Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Oct 25 23:04:45 2017
| Host         : AE5UPH16 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.278     -187.454                    571                26453        0.005        0.000                      0                26453        1.000        0.000                       0                  8843  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
sata_clk_in       {0.000 25.000}       50.000          20.000          
  adc_clk         {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 25.000}       50.000          20.000          
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_3             -0.030       -0.030                      1                 1718        0.043        0.000                      0                 1718        1.000        0.000                       0                   835  
sata_clk_in                                                                                                                                                         2.633        0.000                       0                     1  
  adc_clk              -1.278     -186.507                    566                24222        0.033        0.000                      0                24222        2.750        0.000                       0                  7735  
  clk_fb                                                                                                                                                            2.633        0.000                       0                     2  
  pll_dac_clk_1x        0.465        0.000                      0                   45        0.235        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.401       -0.916                      4                  408        0.069        0.000                      0                  408        1.500        0.000                       0                   215  
  pll_ser_clk                                                                                                                                                      47.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_dac_clk_1x        1.683        0.000                      0                   28        0.005        0.000                      0                   28  
adc_clk         pll_pwm_clk           0.457        0.000                      0                   96        0.102        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            1  Failing Endpoint ,  Worst Slack       -0.030ns,  Total Violation       -0.030ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.916ns (23.106%)  route 3.048ns (76.894%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y60         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/Q
                         net (fo=2, routed)           0.940     4.434    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
    SLICE_X11Y62         LUT4 (Prop_lut4_I1_O)        0.124     4.558 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.528     5.086    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_3
    SLICE_X11Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.210 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.642     5.852    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[3]
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.150     6.002 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          0.939     6.940    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[6][1]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.903     6.910    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.910    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[1]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.919ns (23.931%)  route 2.921ns (76.069%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.714     3.022    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.492     4.032    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[37]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.156 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.764     4.920    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124     5.044 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[3]_INST_0/O
                         net (fo=5, routed)           0.669     5.713    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I2_O)        0.153     5.866 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_9/O
                         net (fo=1, routed)           0.996     6.862    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[3]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.906     6.907    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 2.689ns (55.739%)  route 2.135ns (44.261%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.615     4.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.124     4.280 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.414     4.694    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     4.818 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.503     5.321    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.445    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.088 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.604     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     6.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.399 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.847 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.847    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.062     7.893    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.668ns (55.545%)  route 2.135ns (44.455%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.615     4.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.124     4.280 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.414     4.694    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     4.818 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.503     5.321    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.445    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.088 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.604     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     6.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.399 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.826 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.826    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.062     7.893    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.594ns (54.850%)  route 2.135ns (45.150%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.615     4.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.124     4.280 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.414     4.694    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     4.818 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.503     5.321    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.445    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.088 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.604     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     6.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.399 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.752    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.062     7.893    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.759ns (20.147%)  route 3.008ns (79.853%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=9, routed)           1.081     4.575    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     4.699 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[8]_INST_0/O
                         net (fo=2, routed)           0.919     5.618    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[3]
    SLICE_X10Y63         LUT3 (Prop_lut3_I2_O)        0.117     5.735 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_4/O
                         net (fo=1, routed)           1.008     6.743    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[8]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[6])
                                                     -0.923     6.890    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.890    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 2.578ns (54.696%)  route 2.135ns (45.304%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.615     4.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.124     4.280 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.414     4.694    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     4.818 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.503     5.321    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.445    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.088 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.604     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     6.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.399 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.736 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.736    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.062     7.893    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[4]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.371%)  route 3.088ns (77.629%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y60         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=22, routed)          1.087     4.581    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1
    SLICE_X10Y62         LUT4 (Prop_lut4_I0_O)        0.124     4.705 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.282     4.987    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X10Y62         LUT5 (Prop_lut5_I4_O)        0.124     5.111 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=1, routed)           0.661     5.771    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[4]
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.895 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_6/O
                         net (fo=25, routed)          1.059     6.954    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[6][2]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 2.575ns (54.667%)  route 2.135ns (45.333%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.615     4.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.124     4.280 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.414     4.694    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     4.818 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.503     5.321    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.445    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.088 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.604     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     6.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.399 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.733 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.733    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.493     7.685    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.062     7.894    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.554ns (54.464%)  route 2.135ns (45.536%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.715     3.023    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.615     4.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.124     4.280 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.414     4.694    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     4.818 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.503     5.321    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.445    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.088 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.604     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.307     6.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     6.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.399 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.712 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.712    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.493     7.685    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.062     7.894    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     1.182    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.849     1.219    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.956    
    SLICE_X0Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.139    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.169    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y50          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y50          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y50          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.560     0.901    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/Q
                         net (fo=1, routed)           0.054     1.096    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.141 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_i_1/O
                         net (fo=1, routed)           0.000     1.141    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.827     1.197    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X10Y65         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_reg/C
                         clock pessimism             -0.283     0.914    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.035    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.564     0.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y56         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.168     1.237    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X8Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.833     1.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.263     0.940    
    SLICE_X8Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.117     1.179    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X0Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.849     1.219    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.263     0.956    
    SLICE_X0Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.065    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.223%)  route 0.169ns (50.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.565     0.906    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X10Y51         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.169     1.239    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X8Y50          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.834     1.204    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y50          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X8Y50          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.180    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.849     1.219    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y59          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.263     0.956    
    SLICE_X0Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.064    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.560     0.901    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X11Y65         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_d1_reg/Q
                         net (fo=2, routed)           0.066     1.108    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_d1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.153 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_i_1/O
                         net (fo=1, routed)           0.000     1.153    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.827     1.197    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X10Y65         FDRE                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_reg/C
                         clock pessimism             -0.283     0.914    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.035    ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.565     0.906    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.102    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X7Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.834     1.204    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.906    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.078     0.984    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.565     0.906    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.102    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X7Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.834     1.204    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.906    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.076     0.982    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y55    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y55    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y55    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y56    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y56    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y56    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y58    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y56    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y50    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y50    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y50    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y50    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y53   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y52   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y53   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y53   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y54   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sata_clk_in
  To Clock:  sata_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sata_clk_in
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { daisy_p_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          566  Failing Endpoints,  Worst Slack       -1.278ns,  Total Violation     -186.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 i_pid/out_2_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 2.220ns (39.251%)  route 3.436ns (60.749%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.667     5.862    i_pid/adc_clk
    SLICE_X19Y15         FDRE                                         r  i_pid/out_2_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     6.318 r  i_pid/out_2_sat_reg[3]/Q
                         net (fo=2, routed)           1.001     7.319    i_pid/pid_dat[1][3]
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.149     7.468 r  i_pid/r01_reg[25]_i_6/O
                         net (fo=2, routed)           0.589     8.057    i_pid/r01_reg[25]_i_6_n_0
    SLICE_X17Y16         LUT4 (Prop_lut4_I3_O)        0.332     8.389 r  i_pid/r01_reg[25]_i_10/O
                         net (fo=1, routed)           0.000     8.389    i_pid/r01_reg[25]_i_10_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  i_pid/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    i_pid/r01_reg_reg[25]_i_2_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  i_pid/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    i_pid/r01_reg_reg[29]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  i_pid/dac_dat_b_reg[13]_i_1/O[1]
                         net (fo=26, routed)          0.828    10.197    i_hk/dac_o_reg[13][1]
    SLICE_X16Y15         LUT5 (Prop_lut5_I1_O)        0.303    10.500 r  i_hk/r01_reg[27]_i_1__0/O
                         net (fo=8, routed)           1.018    11.518    i_scope/i_dfilt1_chb/adc_dat_raw_reg[1][13][9]
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.587    13.439    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.457    13.897    
                         clock uncertainty           -0.121    13.776    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.536    10.240    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 6.416ns (74.737%)  route 2.169ns (25.263%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.567 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.567    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.823 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.715    14.538    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.539    13.294    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.199ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_controller/DigMachs[3].dig_machs/listlen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 0.456ns (5.145%)  route 8.408ns (94.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.723     5.918    ps/axi_slave_gp0/adc_clk
    SLICE_X1Y44          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     6.374 r  ps/axi_slave_gp0/wr_wdata_reg[9]/Q
                         net (fo=88, routed)          8.408    14.782    i_controller/DigMachs[3].dig_machs/wr_wdata_reg[31][7]
    SLICE_X0Y96          FDRE                                         r  i_controller/DigMachs[3].dig_machs/listlen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.537    13.389    i_controller/DigMachs[3].dig_machs/adc_clk
    SLICE_X0Y96          FDRE                                         r  i_controller/DigMachs[3].dig_machs/listlen_reg[9]/C
                         clock pessimism              0.343    13.732    
                         clock uncertainty           -0.121    13.611    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)       -0.028    13.583    i_controller/DigMachs[3].dig_machs/listlen_reg[9]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                 -1.199    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 6.392ns (74.925%)  route 2.139ns (25.075%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.567 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.567    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.799 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[0]
                         net (fo=2, routed)           0.686    14.485    i_scope/i_dfilt1_cha/A_0[20]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.533    13.300    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.300    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 6.374ns (74.876%)  route 2.139ns (25.124%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.781 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/O[3]
                         net (fo=2, routed)           0.685    14.466    i_scope/i_dfilt1_cha/A_0[19]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.545    13.288    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.175ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 6.497ns (76.339%)  route 2.014ns (23.661%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.567 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.567    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.904 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[1]
                         net (fo=2, routed)           0.560    14.464    i_scope/i_dfilt1_cha/A_0[21]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544    13.289    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                 -1.175    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 6.416ns (75.411%)  route 2.092ns (24.589%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.567 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.567    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.823 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.639    14.462    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.539    13.294    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_controller/DigMachs[10].dig_machs/inf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 0.456ns (5.235%)  route 8.254ns (94.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 13.342 - 8.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.724     5.919    ps/axi_slave_gp0/adc_clk
    SLICE_X1Y47          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     6.375 r  ps/axi_slave_gp0/wr_wdata_reg[22]/Q
                         net (fo=60, routed)          8.254    14.630    i_controller/DigMachs[10].dig_machs/Q[20]
    SLICE_X33Y94         FDRE                                         r  i_controller/DigMachs[10].dig_machs/inf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.490    13.342    i_controller/DigMachs[10].dig_machs/adc_clk
    SLICE_X33Y94         FDRE                                         r  i_controller/DigMachs[10].dig_machs/inf_reg[22]/C
                         clock pessimism              0.343    13.685    
                         clock uncertainty           -0.121    13.564    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)       -0.081    13.483    i_controller/DigMachs[10].dig_machs/inf_reg[22]
  -------------------------------------------------------------------
                         required time                         13.483    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 6.416ns (75.609%)  route 2.070ns (24.391%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.567 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.567    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.823 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.616    14.439    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.539    13.294    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 6.416ns (75.609%)  route 2.070ns (24.391%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.759     5.954    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.963 f  i_scope/i_dfilt1_cha/aa_mult/P[24]
                         net (fo=1, routed)           0.803    10.766    i_scope/i_dfilt1_cha/aa_mult_n_81
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.890 r  i_scope/i_dfilt1_cha/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.890    i_scope/i_dfilt1_cha/i__carry_i_4__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.422 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.422    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.650    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.984 r  i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.650    12.634    i_scope/i_dfilt1_cha/r3_sum_inferred__0/i__carry__2_n_6
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.303    12.937 r  i_scope/i_dfilt1_cha/i__carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_scope/i_dfilt1_cha/i__carry__8_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.450 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.450    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.567 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.567    i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__9_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.823 r  i_scope/i_dfilt1_cha/r3_sum_inferred__1/i__carry__10/O[2]
                         net (fo=9, routed)           0.616    14.439    i_scope/i_dfilt1_cha/A_0[22]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.167 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.761    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.585    13.437    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.516    13.954    
                         clock uncertainty           -0.121    13.833    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.539    13.294    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 -1.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_scope/adc_clk
    SLICE_X7Y12          FDRE                                         r  i_scope/axi_a_dat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[10]/Q
                         net (fo=1, routed)           0.106     2.188    i_scope/i_wr0/Q[10]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_scope/adc_clk
    SLICE_X7Y12          FDRE                                         r  i_scope/axi_a_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[12]/Q
                         net (fo=1, routed)           0.106     2.188    i_scope/i_wr0/Q[12]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.941    i_scope/adc_clk
    SLICE_X7Y11          FDRE                                         r  i_scope/axi_a_dat_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[16]/Q
                         net (fo=1, routed)           0.106     2.189    i_scope/i_wr0/Q[14]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.941    i_scope/adc_clk
    SLICE_X7Y11          FDRE                                         r  i_scope/axi_a_dat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[18]/Q
                         net (fo=1, routed)           0.106     2.189    i_scope/i_wr0/Q[16]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.941    i_scope/adc_clk
    SLICE_X7Y11          FDRE                                         r  i_scope/axi_a_dat_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[20]/Q
                         net (fo=1, routed)           0.106     2.189    i_scope/i_wr0/Q[18]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.941    i_scope/adc_clk
    SLICE_X7Y11          FDRE                                         r  i_scope/axi_a_dat_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[22]/Q
                         net (fo=1, routed)           0.106     2.189    i_scope/i_wr0/Q[20]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_controller/DigMachs[12].dig_machs/inf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DigMachs[12].dig_machs/mem/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.942    i_controller/DigMachs[12].dig_machs/adc_clk
    SLICE_X7Y95          FDRE                                         r  i_controller/DigMachs[12].dig_machs/inf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     2.083 r  i_controller/DigMachs[12].dig_machs/inf_reg[11]/Q
                         net (fo=1, routed)           0.106     2.189    i_controller_n_482
    RAMB18_X0Y38         RAMB18E1                                     r  DigMachs[12].dig_machs/mem/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.875     2.378    adc_clk
    RAMB18_X0Y38         RAMB18E1                                     r  DigMachs[12].dig_machs/mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.378     2.000    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     2.155    DigMachs[12].dig_machs/mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.941    i_scope/adc_clk
    SLICE_X7Y10          FDRE                                         r  i_scope/axi_a_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[4]/Q
                         net (fo=1, routed)           0.108     2.190    i_scope/i_wr0/Q[4]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.941    i_scope/adc_clk
    SLICE_X7Y10          FDRE                                         r  i_scope/axi_a_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_scope/axi_a_dat_reg[6]/Q
                         net (fo=1, routed)           0.108     2.190    i_scope/i_wr0/Q[6]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.874     2.377    i_scope/i_wr0/adc_clk
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.377     2.000    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.155     2.155    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_controller/DigMachs[12].dig_machs/inf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DigMachs[12].dig_machs/mem/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.942    i_controller/DigMachs[12].dig_machs/adc_clk
    SLICE_X7Y96          FDRE                                         r  i_controller/DigMachs[12].dig_machs/inf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     2.083 r  i_controller/DigMachs[12].dig_machs/inf_reg[13]/Q
                         net (fo=1, routed)           0.108     2.190    i_controller_n_480
    RAMB18_X0Y38         RAMB18E1                                     r  DigMachs[12].dig_machs/mem/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.930 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.474    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.875     2.378    adc_clk
    RAMB18_X0Y38         RAMB18E1                                     r  DigMachs[12].dig_machs/mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.378     2.000    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     2.155    DigMachs[12].dig_machs/mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y19     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y7      i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X0Y8      i_pid/i_pid12/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y6      i_pid/i_pid22/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y20     i_pid/i_pid11/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y18     i_pid/i_pid21/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X0Y9      i_pid/i_pid12/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y7      i_pid/i_pid22/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y23     i_pid/i_pid21/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y22     i_pid/i_pid11/kd_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y20     ps/axi_master[1]/axi_awfifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y18     ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y18     ps/axi_master[1]/axi_awfifo_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master[0]/axi_wfifo_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y6      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y6      ps/axi_master[0]/axi_wfifo_reg_0_15_42_47/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.518ns (21.883%)  route 1.849ns (78.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 9.392 - 4.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.753     5.948    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.466 r  dac_dat_a_reg[1]/Q
                         net (fo=1, routed)           1.849     8.315    dac_dat_a[1]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.393    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.343     9.735    
                         clock uncertainty           -0.121     9.614    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     8.780    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.456ns (18.756%)  route 1.975ns (81.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 9.397 - 4.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.675     5.870    dac_clk_1x
    SLICE_X31Y49         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     6.326 r  dac_dat_a_reg[13]/Q
                         net (fo=1, routed)           1.975     8.301    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.397    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.343     9.739    
                         clock uncertainty           -0.121     9.618    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     8.784    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.456ns (18.483%)  route 2.011ns (81.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 9.397 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.939    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.011     8.406    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.397    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.457     9.853    
                         clock uncertainty           -0.121     9.733    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     8.935    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.419ns (19.758%)  route 1.702ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 9.388 - 4.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.753     5.948    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.419     6.367 r  dac_dat_a_reg[4]/Q
                         net (fo=1, routed)           1.702     8.069    dac_dat_a[4]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.343     9.730    
                         clock uncertainty           -0.121     9.609    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -1.009     8.600    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.456ns (18.616%)  route 1.993ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 9.397 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.939    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.993     8.389    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.397    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.457     9.853    
                         clock uncertainty           -0.121     9.733    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     8.935    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.478ns (23.050%)  route 1.596ns (76.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 9.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.753     5.948    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478     6.426 r  dac_dat_a_reg[2]/Q
                         net (fo=1, routed)           1.596     8.022    dac_dat_a[2]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.391    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.343     9.733    
                         clock uncertainty           -0.121     9.612    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -1.006     8.606    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.456ns (20.288%)  route 1.792ns (79.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 9.392 - 4.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.753     5.948    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     6.404 r  dac_dat_a_reg[0]/Q
                         net (fo=1, routed)           1.792     8.196    dac_dat_a[0]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.393    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.343     9.735    
                         clock uncertainty           -0.121     9.614    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     8.780    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.103%)  route 1.931ns (80.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 9.388 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.939    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.931     8.326    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.457     9.844    
                         clock uncertainty           -0.121     9.724    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     8.926    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.161%)  route 1.924ns (80.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 9.388 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.939    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.924     8.319    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.457     9.844    
                         clock uncertainty           -0.121     9.724    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     8.926    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.456ns (19.152%)  route 1.925ns (80.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 9.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.340 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.094    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.939    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     6.395 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.925     8.320    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 f  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.167 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.852 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.391    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.457     9.847    
                         clock uncertainty           -0.121     9.727    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     8.929    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.120%)  route 0.596ns (80.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.596     2.706    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.354    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.359     1.995    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.471    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.179%)  route 0.635ns (81.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.635     2.744    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.356    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.359     1.997    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.473    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.076%)  route 0.639ns (81.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.639     2.749    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.354    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.359     1.995    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.471    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.661     2.771    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.354    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.359     1.995    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.471    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.080%)  route 0.736ns (83.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.736     2.845    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.354    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism             -0.359     1.995    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.471    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.153%)  route 0.790ns (84.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.790     2.899    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.354    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.359     1.995    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.471    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.966%)  route 0.801ns (85.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.801     2.911    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.354    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.359     1.995    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.471    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.612%)  route 0.824ns (85.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.824     2.934    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.350    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.359     1.991    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.467    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.507%)  route 0.831ns (85.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.831     2.941    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.352    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.359     1.993    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.469    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.396%)  route 0.838ns (85.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.855 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.352    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     1.969    dac_clk_1x
    SLICE_X43Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.838     2.948    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.356    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.359     1.997    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.473    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X17Y18    dac_dat_b_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y50    dac_rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y49    dac_dat_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X31Y49    dac_dat_a_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y49    dac_dat_a_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y49    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X31Y49    dac_dat_a_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y49    dac_dat_a_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y49    dac_dat_a_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y49    dac_dat_a_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y49    dac_dat_a_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.401ns,  Total Violation       -0.916ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 pwm[3]/v_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.298ns (38.495%)  route 2.074ns (61.505%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 9.407 - 4.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.949    pwm[3]/CLK
    SLICE_X42Y43         FDRE                                         r  pwm[3]/v_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     6.467 r  pwm[3]/v_r_reg[0]/Q
                         net (fo=2, routed)           0.669     7.136    pwm[3]/v_r[0]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.260 r  pwm[3]/pwm_o_i_9/O
                         net (fo=1, routed)           0.586     7.846    pwm[3]/pwm_o_i_9_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.502 r  pwm[3]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.819     9.321    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.555     9.407    pwm[3]/CLK
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.457     9.864    
                         clock uncertainty           -0.110     9.754    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     8.920    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 pwm[1]/v_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.164ns (36.122%)  route 2.058ns (63.878%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 9.409 - 4.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.755     5.950    pwm[1]/CLK
    SLICE_X42Y49         FDRE                                         r  pwm[1]/v_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     6.468 r  pwm[1]/v_r_reg[4]/Q
                         net (fo=2, routed)           0.669     7.137    pwm[1]/v_r[4]
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.261 r  pwm[1]/pwm_o_i_7/O
                         net (fo=1, routed)           0.571     7.832    pwm[1]/pwm_o_i_7_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.354 r  pwm[1]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.818     9.172    pwm[1]/p_1_in
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.409    pwm[1]/CLK
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.457     9.866    
                         clock uncertainty           -0.110     9.756    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     8.922    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.254ns (39.586%)  route 1.914ns (60.414%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 9.409 - 4.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.755     5.950    pwm[2]/CLK
    SLICE_X40Y1          FDRE                                         r  pwm[2]/v_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     6.406 r  pwm[2]/v_r_reg[2]/Q
                         net (fo=2, routed)           0.755     7.161    pwm[2]/v_r[2]
    SLICE_X42Y1          LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  pwm[2]/pwm_o_i_8/O
                         net (fo=1, routed)           0.340     7.625    pwm[2]/pwm_o_i_8_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.299 r  pwm[2]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.819     9.118    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.409    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.457     9.866    
                         clock uncertainty           -0.110     9.756    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     8.922    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 pwm[0]/v_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 1.225ns (40.257%)  route 1.818ns (59.743%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 9.409 - 4.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.754     5.949    pwm[0]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[0]/v_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419     6.368 r  pwm[0]/v_r_reg[3]/Q
                         net (fo=2, routed)           0.610     6.978    pwm[0]/v_r[3]
    SLICE_X42Y47         LUT4 (Prop_lut4_I3_O)        0.299     7.277 r  pwm[0]/pwm_o_i_4/O
                         net (fo=1, routed)           0.323     7.599    pwm[0]/pwm_o_i_4_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.106 r  pwm[0]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.886     8.992    pwm[0]/p_1_in
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.409    pwm[0]/CLK
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.457     9.866    
                         clock uncertainty           -0.110     9.756    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     8.922    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.642ns (22.349%)  route 2.231ns (77.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 9.409 - 4.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.752     5.947    pwm_clk
    SLICE_X42Y40         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     6.465 f  pwm_rstn_reg/Q
                         net (fo=69, routed)          0.546     7.011    pwm[1]/pwm_rstn
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.135 r  pwm[1]/vcnt[7]_i_1/O
                         net (fo=52, routed)          1.685     8.820    pwm[2]/SR[0]
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.409    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.457     9.866    
                         clock uncertainty           -0.110     9.756    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_R)       -0.798     8.958    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.890ns (26.663%)  route 2.448ns (73.337%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.744     5.939    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     6.457 r  pwm[1]/vcnt_reg[3]/Q
                         net (fo=6, routed)           0.740     7.197    pwm[1]/vcnt[3]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.321 f  pwm[1]/vcnt[7]_i_2__1/O
                         net (fo=4, routed)           0.591     7.912    pwm[1]/vcnt[7]_i_2__1_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.036 r  pwm[1]/b[15]_i_1__1/O
                         net (fo=17, routed)          0.632     8.669    pwm[1]/b
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  pwm[1]/v[7]_i_1__1/O
                         net (fo=8, routed)           0.484     9.277    pwm[1]/v[7]_i_1__1_n_0
    SLICE_X41Y47         FDRE                                         r  pwm[1]/v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.577     9.430    pwm[1]/CLK
    SLICE_X41Y47         FDRE                                         r  pwm[1]/v_reg[7]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.110     9.662    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205     9.457    pwm[1]/v_reg[7]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.890ns (27.432%)  route 2.354ns (72.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.744     5.939    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     6.457 r  pwm[1]/vcnt_reg[3]/Q
                         net (fo=6, routed)           0.740     7.197    pwm[1]/vcnt[3]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.321 f  pwm[1]/vcnt[7]_i_2__1/O
                         net (fo=4, routed)           0.591     7.912    pwm[1]/vcnt[7]_i_2__1_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.036 r  pwm[1]/b[15]_i_1__1/O
                         net (fo=17, routed)          0.632     8.669    pwm[1]/b
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  pwm[1]/v[7]_i_1__1/O
                         net (fo=8, routed)           0.391     9.183    pwm[1]/v[7]_i_1__1_n_0
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.577     9.430    pwm[1]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[0]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.110     9.662    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205     9.457    pwm[1]/v_reg[0]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.890ns (27.432%)  route 2.354ns (72.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.744     5.939    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     6.457 r  pwm[1]/vcnt_reg[3]/Q
                         net (fo=6, routed)           0.740     7.197    pwm[1]/vcnt[3]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.321 f  pwm[1]/vcnt[7]_i_2__1/O
                         net (fo=4, routed)           0.591     7.912    pwm[1]/vcnt[7]_i_2__1_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.036 r  pwm[1]/b[15]_i_1__1/O
                         net (fo=17, routed)          0.632     8.669    pwm[1]/b
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  pwm[1]/v[7]_i_1__1/O
                         net (fo=8, routed)           0.391     9.183    pwm[1]/v[7]_i_1__1_n_0
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.577     9.430    pwm[1]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[1]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.110     9.662    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205     9.457    pwm[1]/v_reg[1]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.890ns (27.432%)  route 2.354ns (72.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.744     5.939    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     6.457 r  pwm[1]/vcnt_reg[3]/Q
                         net (fo=6, routed)           0.740     7.197    pwm[1]/vcnt[3]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.321 f  pwm[1]/vcnt[7]_i_2__1/O
                         net (fo=4, routed)           0.591     7.912    pwm[1]/vcnt[7]_i_2__1_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.036 r  pwm[1]/b[15]_i_1__1/O
                         net (fo=17, routed)          0.632     8.669    pwm[1]/b
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  pwm[1]/v[7]_i_1__1/O
                         net (fo=8, routed)           0.391     9.183    pwm[1]/v[7]_i_1__1_n_0
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.577     9.430    pwm[1]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[2]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.110     9.662    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205     9.457    pwm[1]/v_reg[2]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.890ns (27.432%)  route 2.354ns (72.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.340 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.094    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.744     5.939    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     6.457 r  pwm[1]/vcnt_reg[3]/Q
                         net (fo=6, routed)           0.740     7.197    pwm[1]/vcnt[3]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.321 f  pwm[1]/vcnt[7]_i_2__1/O
                         net (fo=4, routed)           0.591     7.912    pwm[1]/vcnt[7]_i_2__1_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.036 r  pwm[1]/b[15]_i_1__1/O
                         net (fo=17, routed)          0.632     8.669    pwm[1]/b
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  pwm[1]/v[7]_i_1__1/O
                         net (fo=8, routed)           0.391     9.183    pwm[1]/v[7]_i_1__1_n_0
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.577     9.430    pwm[1]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[3]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.110     9.662    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205     9.457    pwm[1]/v_reg[3]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.934%)  route 0.237ns (59.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.591     1.969    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     2.133 r  pwm[1]/vcnt_reg[4]/Q
                         net (fo=6, routed)           0.237     2.369    pwm[1]/vcnt[4]
    SLICE_X42Y49         FDRE                                         r  pwm[1]/vcnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.862     2.365    pwm[1]/CLK
    SLICE_X42Y49         FDRE                                         r  pwm[1]/vcnt_r_reg[4]/C
                         clock pessimism             -0.125     2.240    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.060     2.300    pwm[1]/vcnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.777%)  route 0.349ns (65.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.593     1.970    pwm[1]/CLK
    SLICE_X40Y49         FDRE                                         r  pwm[1]/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  pwm[1]/vcnt_reg[0]/Q
                         net (fo=11, routed)          0.349     2.460    pwm[1]/vcnt[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.505 r  pwm[1]/vcnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.505    pwm[1]/vcnt[4]_i_1__1_n_0
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.364    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[4]/C
                         clock pessimism             -0.125     2.239    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     2.360    pwm[1]/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pwm[2]/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.590     1.967    pwm[2]/CLK
    SLICE_X40Y39         FDRE                                         r  pwm[2]/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     2.109 r  pwm[2]/b_reg[1]/Q
                         net (fo=1, routed)           0.086     2.194    pwm[2]/b_reg_n_0_[1]
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.239 r  pwm[2]/b[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.239    pwm[2]/p_0_in[0]
    SLICE_X41Y39         FDRE                                         r  pwm[2]/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.859     2.362    pwm[2]/CLK
    SLICE_X41Y39         FDRE                                         r  pwm[2]/b_reg[0]/C
                         clock pessimism             -0.381     1.980    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     2.071    pwm[2]/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.779%)  route 0.093ns (33.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.593     1.970    pwm[1]/CLK
    SLICE_X41Y49         FDRE                                         r  pwm[1]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  pwm[1]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.093     2.204    pwm[1]/vcnt[5]
    SLICE_X40Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  pwm[1]/vcnt[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.249    pwm[1]/vcnt[7]_i_1__1_n_0
    SLICE_X40Y49         FDRE                                         r  pwm[1]/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.862     2.365    pwm[1]/CLK
    SLICE_X40Y49         FDRE                                         r  pwm[1]/vcnt_reg[7]/C
                         clock pessimism             -0.381     1.984    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     2.076    pwm[1]/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pwm[0]/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.914%)  route 0.124ns (40.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.592     1.970    pwm[0]/CLK
    SLICE_X40Y45         FDRE                                         r  pwm[0]/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  pwm[0]/v_reg[3]/Q
                         net (fo=3, routed)           0.124     2.235    pwm[0]/v_reg_n_0_[3]
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.280 r  pwm[0]/v_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.280    pwm[0]/v_r[4]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  pwm[0]/v_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.364    pwm[0]/CLK
    SLICE_X42Y46         FDRE                                         r  pwm[0]/v_r_reg[4]/C
                         clock pessimism             -0.378     1.986    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120     2.105    pwm[0]/v_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pwm[2]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.579     1.957    pwm[2]/CLK
    SLICE_X43Y25         FDRE                                         r  pwm[2]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     2.098 f  pwm[2]/vcnt_reg[4]/Q
                         net (fo=6, routed)           0.125     2.222    pwm[2]/vcnt[4]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.045     2.267 r  pwm[2]/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.267    pwm[2]/vcnt[2]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  pwm[2]/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.845     2.348    pwm[2]/CLK
    SLICE_X42Y25         FDRE                                         r  pwm[2]/vcnt_reg[2]/C
                         clock pessimism             -0.378     1.970    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.120     2.089    pwm[2]/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pwm[2]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.102%)  route 0.129ns (40.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.579     1.957    pwm[2]/CLK
    SLICE_X43Y25         FDRE                                         r  pwm[2]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     2.098 f  pwm[2]/vcnt_reg[4]/Q
                         net (fo=6, routed)           0.129     2.226    pwm[2]/vcnt[4]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.045     2.271 r  pwm[2]/vcnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.271    pwm[2]/vcnt[3]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  pwm[2]/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.845     2.348    pwm[2]/CLK
    SLICE_X42Y25         FDRE                                         r  pwm[2]/vcnt_reg[3]/C
                         clock pessimism             -0.378     1.970    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121     2.091    pwm[2]/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.828%)  route 0.136ns (49.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.593     1.970    pwm[1]/CLK
    SLICE_X40Y49         FDRE                                         r  pwm[1]/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  pwm[1]/vcnt_reg[7]/Q
                         net (fo=4, routed)           0.136     2.248    pwm[1]/vcnt[7]
    SLICE_X43Y48         FDRE                                         r  pwm[1]/vcnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.862     2.365    pwm[1]/CLK
    SLICE_X43Y48         FDRE                                         r  pwm[1]/vcnt_r_reg[7]/C
                         clock pessimism             -0.378     1.987    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070     2.056    pwm[1]/vcnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.860%)  route 0.398ns (68.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.593     1.970    pwm[1]/CLK
    SLICE_X40Y49         FDRE                                         r  pwm[1]/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  pwm[1]/vcnt_reg[0]/Q
                         net (fo=11, routed)          0.398     2.509    pwm[1]/vcnt[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.554 r  pwm[1]/vcnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.554    pwm[1]/vcnt[3]_i_1__1_n_0
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.861     2.364    pwm[1]/CLK
    SLICE_X42Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
                         clock pessimism             -0.125     2.239    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     2.360    pwm[1]/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pwm[0]/v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.992%)  route 0.155ns (45.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.855 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.352    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.592     1.970    pwm[0]/CLK
    SLICE_X41Y46         FDRE                                         r  pwm[0]/v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  pwm[0]/v_reg[0]/Q
                         net (fo=6, routed)           0.155     2.265    pwm[0]/v_reg_n_0_[0]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.048     2.313 r  pwm[0]/v_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.313    pwm[0]/v_r[1]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  pwm[0]/v_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.862     2.365    pwm[0]/CLK
    SLICE_X42Y47         FDRE                                         r  pwm[0]/v_r_reg[1]/C
                         clock pessimism             -0.378     1.987    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.131     2.118    pwm[0]/v_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    pwm[0]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    pwm[1]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     pwm[2]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    pwm[3]/pwm_o_reg/C
Min Period        n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X39Y45    pwm[0]/b_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X33Y44    pwm[0]/b_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X33Y44    pwm[0]/b_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X35Y44    pwm[0]/b_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X36Y42    pwm[3]/b_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X36Y42    pwm[3]/b_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y42    pwm[3]/b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y42    pwm[3]/b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y42    pwm[3]/b_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y42    pwm[3]/b_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y42    pwm[3]/b_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y42    pwm[3]/b_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X36Y41    pwm[3]/b_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X36Y41    pwm[3]/b_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y45    pwm[0]/b_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X33Y44    pwm[0]/b_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X33Y44    pwm[0]/b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X33Y44    pwm[0]/b_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X33Y44    pwm[0]/b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y44    pwm[0]/b_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y44    pwm[0]/b_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y44    pwm[0]/b_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y44    pwm[0]/b_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X35Y44    pwm[0]/b_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   bufg_ser_clk/I
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.428ns (41.261%)  route 3.456ns (58.739%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.675     5.870    i_pid/adc_clk
    SLICE_X30Y47         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.478     6.348 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=2, routed)           1.047     7.395    i_pid/pid_dat[0][4]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.323     7.718 r  i_pid/r01_reg[25]_i_5__0/O
                         net (fo=2, routed)           0.469     8.187    i_pid/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.326     8.513 r  i_pid/r01_reg[25]_i_9__0/O
                         net (fo=1, routed)           0.000     8.513    i_pid/r01_reg[25]_i_9__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.063    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.177    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 f  i_pid/dac_dat_a_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.941    11.452    i_pid_n_33
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.303    11.755 r  dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000    11.755    dac_dat_a[10]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.576    13.429    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.241    13.361    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077    13.438    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.450ns (41.480%)  route 3.456ns (58.520%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.675     5.870    i_pid/adc_clk
    SLICE_X30Y47         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.478     6.348 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=2, routed)           1.047     7.395    i_pid/pid_dat[0][4]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.323     7.718 r  i_pid/r01_reg[25]_i_5__0/O
                         net (fo=2, routed)           0.469     8.187    i_pid/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.326     8.513 r  i_pid/r01_reg[25]_i_9__0/O
                         net (fo=1, routed)           0.000     8.513    i_pid/r01_reg[25]_i_9__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.063    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.177    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 f  i_pid/dac_dat_a_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.941    11.452    i_pid_n_33
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.325    11.777 r  dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000    11.777    dac_dat_a[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.576    13.429    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.241    13.361    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.118    13.479    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.428ns (42.281%)  route 3.314ns (57.719%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.675     5.870    i_pid/adc_clk
    SLICE_X30Y47         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.478     6.348 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=2, routed)           1.047     7.395    i_pid/pid_dat[0][4]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.323     7.718 r  i_pid/r01_reg[25]_i_5__0/O
                         net (fo=2, routed)           0.469     8.187    i_pid/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.326     8.513 r  i_pid/r01_reg[25]_i_9__0/O
                         net (fo=1, routed)           0.000     8.513    i_pid/r01_reg[25]_i_9__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.063    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.177    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 f  i_pid/dac_dat_a_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.799    11.310    i_pid_n_33
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.303    11.613 r  dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000    11.613    dac_dat_a[11]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.576    13.429    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.241    13.361    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.081    13.442    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.454ns (42.542%)  route 3.314ns (57.458%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.675     5.870    i_pid/adc_clk
    SLICE_X30Y47         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.478     6.348 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=2, routed)           1.047     7.395    i_pid/pid_dat[0][4]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.323     7.718 r  i_pid/r01_reg[25]_i_5__0/O
                         net (fo=2, routed)           0.469     8.187    i_pid/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.326     8.513 r  i_pid/r01_reg[25]_i_9__0/O
                         net (fo=1, routed)           0.000     8.513    i_pid/r01_reg[25]_i_9__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.063    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.177    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 f  i_pid/dac_dat_a_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.799    11.310    i_pid_n_33
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.329    11.639 r  dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000    11.639    dac_dat_a[12]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.576    13.429    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.241    13.361    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.118    13.479    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 2.428ns (44.579%)  route 3.019ns (55.421%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.675     5.870    i_pid/adc_clk
    SLICE_X30Y47         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.478     6.348 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=2, routed)           1.047     7.395    i_pid/pid_dat[0][4]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.323     7.718 r  i_pid/r01_reg[25]_i_5__0/O
                         net (fo=2, routed)           0.469     8.187    i_pid/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.326     8.513 r  i_pid/r01_reg[25]_i_9__0/O
                         net (fo=1, routed)           0.000     8.513    i_pid/r01_reg[25]_i_9__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.063    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.177    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 f  i_pid/dac_dat_a_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.503    11.014    i_pid_n_33
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.303    11.317 r  dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000    11.317    dac_dat_a[7]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.576    13.429    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.241    13.361    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031    13.392    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 2.458ns (44.882%)  route 3.019ns (55.118%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.675     5.870    i_pid/adc_clk
    SLICE_X30Y47         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.478     6.348 r  i_pid/out_1_sat_reg[4]/Q
                         net (fo=2, routed)           1.047     7.395    i_pid/pid_dat[0][4]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.323     7.718 r  i_pid/r01_reg[25]_i_5__0/O
                         net (fo=2, routed)           0.469     8.187    i_pid/r01_reg[25]_i_5__0_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.326     8.513 r  i_pid/r01_reg[25]_i_9__0/O
                         net (fo=1, routed)           0.000     8.513    i_pid/r01_reg[25]_i_9__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.063 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.063    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.177    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 f  i_pid/dac_dat_a_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.503    11.014    i_pid_n_33
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.333    11.347 r  dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000    11.347    dac_dat_a[8]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.576    13.429    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.241    13.361    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.075    13.436    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 i_pid/out_2_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.220ns (41.583%)  route 3.119ns (58.417%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.667     5.862    i_pid/adc_clk
    SLICE_X19Y15         FDRE                                         r  i_pid/out_2_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     6.318 r  i_pid/out_2_sat_reg[3]/Q
                         net (fo=2, routed)           1.001     7.319    i_pid/pid_dat[1][3]
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.149     7.468 r  i_pid/r01_reg[25]_i_6/O
                         net (fo=2, routed)           0.589     8.057    i_pid/r01_reg[25]_i_6_n_0
    SLICE_X17Y16         LUT4 (Prop_lut4_I3_O)        0.332     8.389 r  i_pid/r01_reg[25]_i_10/O
                         net (fo=1, routed)           0.000     8.389    i_pid/r01_reg[25]_i_10_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  i_pid/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    i_pid/r01_reg_reg[25]_i_2_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  i_pid/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    i_pid/r01_reg_reg[29]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 f  i_pid/dac_dat_b_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.529    10.898    i_pid_n_18
    SLICE_X26Y17         LUT3 (Prop_lut3_I1_O)        0.303    11.201 r  dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000    11.201    p_1_out[1]
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.491    13.344    dac_clk_1x
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism              0.173    13.517    
                         clock uncertainty           -0.241    13.276    
    SLICE_X26Y17         FDRE (Setup_fdre_C_D)        0.031    13.307    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 i_pid/out_2_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.248ns (41.888%)  route 3.119ns (58.112%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.667     5.862    i_pid/adc_clk
    SLICE_X19Y15         FDRE                                         r  i_pid/out_2_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     6.318 r  i_pid/out_2_sat_reg[3]/Q
                         net (fo=2, routed)           1.001     7.319    i_pid/pid_dat[1][3]
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.149     7.468 r  i_pid/r01_reg[25]_i_6/O
                         net (fo=2, routed)           0.589     8.057    i_pid/r01_reg[25]_i_6_n_0
    SLICE_X17Y16         LUT4 (Prop_lut4_I3_O)        0.332     8.389 r  i_pid/r01_reg[25]_i_10/O
                         net (fo=1, routed)           0.000     8.389    i_pid/r01_reg[25]_i_10_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  i_pid/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    i_pid/r01_reg_reg[25]_i_2_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  i_pid/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    i_pid/r01_reg_reg[29]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 f  i_pid/dac_dat_b_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.529    10.898    i_pid_n_18
    SLICE_X26Y17         LUT3 (Prop_lut3_I1_O)        0.331    11.229 r  dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000    11.229    p_1_out[2]
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.491    13.344    dac_clk_1x
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism              0.173    13.517    
                         clock uncertainty           -0.241    13.276    
    SLICE_X26Y17         FDRE (Setup_fdre_C_D)        0.075    13.351    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 i_pid/out_2_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.220ns (42.094%)  route 3.054ns (57.906%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 13.341 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.667     5.862    i_pid/adc_clk
    SLICE_X19Y15         FDRE                                         r  i_pid/out_2_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     6.318 r  i_pid/out_2_sat_reg[3]/Q
                         net (fo=2, routed)           1.001     7.319    i_pid/pid_dat[1][3]
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.149     7.468 r  i_pid/r01_reg[25]_i_6/O
                         net (fo=2, routed)           0.589     8.057    i_pid/r01_reg[25]_i_6_n_0
    SLICE_X17Y16         LUT4 (Prop_lut4_I3_O)        0.332     8.389 r  i_pid/r01_reg[25]_i_10/O
                         net (fo=1, routed)           0.000     8.389    i_pid/r01_reg[25]_i_10_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  i_pid/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    i_pid/r01_reg_reg[25]_i_2_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  i_pid/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    i_pid/r01_reg_reg[29]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 f  i_pid/dac_dat_b_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.464    10.833    i_pid_n_18
    SLICE_X26Y19         LUT3 (Prop_lut3_I1_O)        0.303    11.136 r  dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000    11.136    p_1_out[11]
    SLICE_X26Y19         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.488    13.341    dac_clk_1x
    SLICE_X26Y19         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism              0.173    13.514    
                         clock uncertainty           -0.241    13.273    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.031    13.304    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 i_pid/out_2_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.220ns (42.126%)  route 3.050ns (57.874%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 13.341 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.667     5.862    i_pid/adc_clk
    SLICE_X19Y15         FDRE                                         r  i_pid/out_2_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     6.318 r  i_pid/out_2_sat_reg[3]/Q
                         net (fo=2, routed)           1.001     7.319    i_pid/pid_dat[1][3]
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.149     7.468 r  i_pid/r01_reg[25]_i_6/O
                         net (fo=2, routed)           0.589     8.057    i_pid/r01_reg[25]_i_6_n_0
    SLICE_X17Y16         LUT4 (Prop_lut4_I3_O)        0.332     8.389 r  i_pid/r01_reg[25]_i_10/O
                         net (fo=1, routed)           0.000     8.389    i_pid/r01_reg[25]_i_10_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.921 r  i_pid/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    i_pid/r01_reg_reg[25]_i_2_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  i_pid/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    i_pid/r01_reg_reg[29]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 f  i_pid/dac_dat_b_reg[13]_i_1/O[1]
                         net (fo=26, routed)          1.460    10.829    i_pid_n_18
    SLICE_X26Y19         LUT3 (Prop_lut3_I1_O)        0.303    11.132 r  dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000    11.132    p_1_out[10]
    SLICE_X26Y19         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181    10.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.167 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.761    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.852 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.488    13.341    dac_clk_1x
    SLICE_X26Y19         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism              0.173    13.514    
                         clock uncertainty           -0.241    13.273    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.029    13.302    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  2.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.505ns (75.739%)  route 0.162ns (24.261%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_pid/adc_clk
    SLICE_X30Y46         FDRE                                         r  i_pid/out_1_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     2.089 r  i_pid/out_1_sat_reg[3]/Q
                         net (fo=2, routed)           0.162     2.250    i_pid/pid_dat[0][3]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.099     2.349 r  i_pid/r01_reg[21]_i_6__0/O
                         net (fo=1, routed)           0.000     2.349    i_pid/r01_reg[21]_i_6__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.464 r  i_pid/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.464    i_pid/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.503 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.503    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.542 r  i_pid/r01_reg_reg[29]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.542    i_pid/r01_reg_reg[29]_i_2__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.607 r  i_pid/dac_dat_a_reg[13]_i_1/O[2]
                         net (fo=30, routed)          0.000     2.607    p_0_in[13]
    SLICE_X31Y49         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.832     2.335    dac_clk_1x
    SLICE_X31Y49         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.075     2.260    
                         clock uncertainty            0.241     2.501    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.102     2.603    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.481ns (70.245%)  route 0.204ns (29.755%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.559     1.937    i_asg/ch[1]/adc_clk
    SLICE_X18Y15         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.204     2.281    i_pid/dac_o_reg[12][0]
    SLICE_X17Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.326 r  i_pid/r01_reg[21]_i_9/O
                         net (fo=1, routed)           0.000     2.326    i_pid/r01_reg[21]_i_9_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.478 r  i_pid/r01_reg_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.478    i_pid/r01_reg_reg[21]_i_2_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.517 r  i_pid/r01_reg_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    i_pid/r01_reg_reg[25]_i_2_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.556 r  i_pid/r01_reg_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.556    i_pid/r01_reg_reg[29]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.621 r  i_pid/dac_dat_b_reg[13]_i_1/O[2]
                         net (fo=30, routed)          0.000     2.621    p_1_in0
    SLICE_X17Y18         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.822     2.325    dac_clk_1x
    SLICE_X17Y18         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism             -0.075     2.250    
                         clock uncertainty            0.241     2.491    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.102     2.593    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.386ns (40.513%)  route 0.567ns (59.487%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.942    i_asg/ch[0]/adc_clk
    SLICE_X28Y48         FDRE                                         r  i_asg/ch[0]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.164     2.105 r  i_asg/ch[0]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.179     2.285    i_pid/dac_o_reg[12]_0[0]
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.045     2.330 r  i_pid/r01_reg[21]_i_9__0/O
                         net (fo=1, routed)           0.000     2.330    i_pid/r01_reg[21]_i_9__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.400 f  i_pid/r01_reg_reg[21]_i_2__0/O[0]
                         net (fo=2, routed)           0.388     2.787    i_pid_n_23
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.107     2.894 r  dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.894    dac_dat_a[0]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.363    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     2.621    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.399ns (39.422%)  route 0.613ns (60.578%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.559     1.937    i_asg/ch[1]/adc_clk
    SLICE_X18Y15         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.204     2.281    i_pid/dac_o_reg[12][0]
    SLICE_X17Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.326 r  i_pid/r01_reg[21]_i_9/O
                         net (fo=1, routed)           0.000     2.326    i_pid/r01_reg[21]_i_9_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.432 f  i_pid/r01_reg_reg[21]_i_2/O[1]
                         net (fo=2, routed)           0.409     2.842    i_pid_n_7
    SLICE_X26Y17         LUT3 (Prop_lut3_I2_O)        0.107     2.949 r  dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.949    p_1_out[1]
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.823     2.326    dac_clk_1x
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism             -0.075     2.251    
                         clock uncertainty            0.241     2.492    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.092     2.584    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.363ns (34.750%)  route 0.682ns (65.250%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.559     1.937    i_asg/ch[1]/adc_clk
    SLICE_X18Y15         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           0.204     2.281    i_pid/dac_o_reg[12][0]
    SLICE_X17Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.326 r  i_pid/r01_reg[21]_i_9/O
                         net (fo=1, routed)           0.000     2.326    i_pid/r01_reg[21]_i_9_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.396 f  i_pid/r01_reg_reg[21]_i_2/O[0]
                         net (fo=2, routed)           0.478     2.874    i_pid_n_8
    SLICE_X26Y17         LUT3 (Prop_lut3_I2_O)        0.107     2.981 r  dac_dat_b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.981    p_1_out[0]
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.823     2.326    dac_clk_1x
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism             -0.075     2.251    
                         clock uncertainty            0.241     2.492    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.091     2.583    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.458ns (40.289%)  route 0.679ns (59.711%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.942    i_asg/ch[0]/adc_clk
    SLICE_X28Y48         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.148     2.089 r  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.239     2.329    i_pid/dac_o_reg[12]_0[8]
    SLICE_X31Y48         LUT4 (Prop_lut4_I2_O)        0.099     2.428 r  i_pid/r01_reg[29]_i_10__0/O
                         net (fo=1, routed)           0.000     2.428    i_pid/r01_reg[29]_i_10__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.534 f  i_pid/r01_reg_reg[29]_i_2__0/O[1]
                         net (fo=2, routed)           0.440     2.973    i_pid_n_30
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.105     3.078 r  dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     3.078    dac_dat_a[9]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.363    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.131     2.660    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.420ns (37.875%)  route 0.689ns (62.125%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_pid/adc_clk
    SLICE_X30Y46         FDRE                                         r  i_pid/out_1_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     2.089 r  i_pid/out_1_sat_reg[3]/Q
                         net (fo=2, routed)           0.162     2.250    i_pid/pid_dat[0][3]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.099     2.349 r  i_pid/r01_reg[21]_i_6__0/O
                         net (fo=1, routed)           0.000     2.349    i_pid/r01_reg[21]_i_6__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.412 f  i_pid/r01_reg_reg[21]_i_2__0/O[3]
                         net (fo=2, routed)           0.527     2.939    i_pid_n_20
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.110     3.049 r  dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     3.049    dac_dat_a[3]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.363    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     2.620    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.399ns (36.953%)  route 0.681ns (63.047%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.559     1.937    i_asg/ch[1]/adc_clk
    SLICE_X18Y15         FDRE                                         r  i_asg/ch[1]/dac_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.128     2.065 r  i_asg/ch[1]/dac_o_reg[3]/Q
                         net (fo=2, routed)           0.211     2.276    i_pid/dac_o_reg[12][3]
    SLICE_X17Y15         LUT4 (Prop_lut4_I2_O)        0.098     2.374 r  i_pid/r01_reg[21]_i_6/O
                         net (fo=1, routed)           0.000     2.374    i_pid/r01_reg[21]_i_6_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.437 f  i_pid/r01_reg_reg[21]_i_2/O[3]
                         net (fo=2, routed)           0.469     2.906    i_pid_n_5
    SLICE_X26Y17         LUT3 (Prop_lut3_I2_O)        0.110     3.016 r  dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     3.016    p_1_out[3]
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.823     2.326    dac_clk_1x
    SLICE_X26Y17         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism             -0.075     2.251    
                         clock uncertainty            0.241     2.492    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.092     2.584    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.574ns (49.647%)  route 0.582ns (50.353%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_pid/adc_clk
    SLICE_X30Y46         FDRE                                         r  i_pid/out_1_sat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     2.089 r  i_pid/out_1_sat_reg[3]/Q
                         net (fo=2, routed)           0.162     2.250    i_pid/pid_dat[0][3]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.099     2.349 r  i_pid/r01_reg[21]_i_6__0/O
                         net (fo=1, routed)           0.000     2.349    i_pid/r01_reg[21]_i_6__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.464 r  i_pid/r01_reg_reg[21]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.464    i_pid/r01_reg_reg[21]_i_2__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.503 r  i_pid/r01_reg_reg[25]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.503    i_pid/r01_reg_reg[25]_i_2__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.568 f  i_pid/r01_reg_reg[29]_i_2__0/O[2]
                         net (fo=2, routed)           0.420     2.989    i_pid_n_29
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.108     3.097 r  dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     3.097    dac_dat_a[10]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.363    dac_clk_1x
    SLICE_X38Y49         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     2.649    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_controller/analog_A/ampfull_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.359ns (31.352%)  route 0.786ns (68.648%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.942    i_controller/analog_A/adc_clk
    SLICE_X29Y47         FDRE                                         r  i_controller/analog_A/ampfull_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_controller/analog_A/ampfull_reg[39]/Q
                         net (fo=6, routed)           0.337     2.419    i_pid/ampfull_reg[44]_0[7]
    SLICE_X31Y47         LUT4 (Prop_lut4_I1_O)        0.045     2.464 r  i_pid/r01_reg[25]_i_7__0/O
                         net (fo=1, routed)           0.000     2.464    i_pid/r01_reg[25]_i_7__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.527 f  i_pid/r01_reg_reg[25]_i_2__0/O[3]
                         net (fo=2, routed)           0.450     2.977    i_pid_n_24
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.110     3.087 r  dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     3.087    dac_dat_a[7]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.930 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.474    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.363    dac_clk_1x
    SLICE_X37Y49         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     2.621    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.580ns (19.435%)  route 2.404ns (80.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.752     5.947    i_ams/adc_clk
    SLICE_X36Y45         FDRE                                         r  i_ams/dac_b_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     6.403 r  i_ams/dac_b_o_reg[12]/Q
                         net (fo=2, routed)           2.404     8.807    pwm[1]/Q[12]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.931 r  pwm[1]/b[12]_i_1__1/O
                         net (fo=1, routed)           0.000     8.931    pwm[1]/p_0_in[12]
    SLICE_X37Y46         FDRE                                         r  pwm[1]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.428    pwm[1]/CLK
    SLICE_X37Y46         FDRE                                         r  pwm[1]/b_reg[12]/C
                         clock pessimism              0.173     9.601    
                         clock uncertainty           -0.241     9.360    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029     9.389    pwm[1]/b_reg[12]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.580ns (20.136%)  route 2.300ns (79.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.752     5.947    i_ams/adc_clk
    SLICE_X36Y46         FDRE                                         r  i_ams/dac_b_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     6.403 r  i_ams/dac_b_o_reg[5]/Q
                         net (fo=2, routed)           2.300     8.703    pwm[1]/Q[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.827 r  pwm[1]/b[5]_i_1__1/O
                         net (fo=1, routed)           0.000     8.827    pwm[1]/p_0_in[5]
    SLICE_X39Y47         FDRE                                         r  pwm[1]/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.576     9.429    pwm[1]/CLK
    SLICE_X39Y47         FDRE                                         r  pwm[1]/b_reg[5]/C
                         clock pessimism              0.173     9.602    
                         clock uncertainty           -0.241     9.361    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.031     9.392    pwm[1]/b_reg[5]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.580ns (21.135%)  route 2.164ns (78.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.752     5.947    i_ams/adc_clk
    SLICE_X36Y46         FDRE                                         r  i_ams/dac_b_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     6.403 r  i_ams/dac_b_o_reg[14]/Q
                         net (fo=2, routed)           2.164     8.567    pwm[1]/Q[14]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.691 r  pwm[1]/b[14]_i_1__1/O
                         net (fo=1, routed)           0.000     8.691    pwm[1]/p_0_in[14]
    SLICE_X37Y46         FDRE                                         r  pwm[1]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.428    pwm[1]/CLK
    SLICE_X37Y46         FDRE                                         r  pwm[1]/b_reg[14]/C
                         clock pessimism              0.173     9.601    
                         clock uncertainty           -0.241     9.360    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031     9.391    pwm[1]/b_reg[14]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.364%)  route 2.135ns (78.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.752     5.947    i_ams/adc_clk
    SLICE_X36Y45         FDRE                                         r  i_ams/dac_b_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     6.403 r  i_ams/dac_b_o_reg[13]/Q
                         net (fo=2, routed)           2.135     8.538    pwm[1]/Q[13]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.662 r  pwm[1]/b[13]_i_1__1/O
                         net (fo=1, routed)           0.000     8.662    pwm[1]/p_0_in[13]
    SLICE_X37Y46         FDRE                                         r  pwm[1]/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.575     9.428    pwm[1]/CLK
    SLICE_X37Y46         FDRE                                         r  pwm[1]/b_reg[13]/C
                         clock pessimism              0.173     9.601    
                         clock uncertainty           -0.241     9.360    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031     9.391    pwm[1]/b_reg[13]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.381%)  route 2.133ns (78.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 9.353 - 4.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.674     5.869    i_ams/adc_clk
    SLICE_X33Y43         FDRE                                         r  i_ams/dac_a_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     6.325 r  i_ams/dac_a_o_reg[10]/Q
                         net (fo=2, routed)           2.133     8.458    pwm[0]/dac_a_o_reg[23][10]
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.582 r  pwm[0]/b[10]_i_1__2/O
                         net (fo=1, routed)           0.000     8.582    pwm[0]/p_0_in[10]
    SLICE_X33Y44         FDRE                                         r  pwm[0]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.500     9.353    pwm[0]/CLK
    SLICE_X33Y44         FDRE                                         r  pwm[0]/b_reg[10]/C
                         clock pessimism              0.173     9.526    
                         clock uncertainty           -0.241     9.285    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)        0.029     9.314    pwm[0]/b_reg[10]
  -------------------------------------------------------------------
                         required time                          9.314    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.642ns (23.184%)  route 2.127ns (76.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 9.427 - 4.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.674     5.869    i_ams/adc_clk
    SLICE_X32Y43         FDRE                                         r  i_ams/dac_d_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     6.387 r  i_ams/dac_d_o_reg[9]/Q
                         net (fo=2, routed)           2.127     8.514    pwm[3]/dac_d_o_reg[23][9]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.638 r  pwm[3]/b[9]_i_1/O
                         net (fo=1, routed)           0.000     8.638    pwm[3]/p_0_in[9]
    SLICE_X36Y42         FDRE                                         r  pwm[3]/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.574     9.427    pwm[3]/CLK
    SLICE_X36Y42         FDRE                                         r  pwm[3]/b_reg[9]/C
                         clock pessimism              0.173     9.600    
                         clock uncertainty           -0.241     9.359    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.032     9.391    pwm[3]/b_reg[9]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.518ns (19.748%)  route 2.105ns (80.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 9.415 - 4.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.666     5.861    i_ams/adc_clk
    SLICE_X24Y38         FDSE                                         r  i_ams/dac_c_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDSE (Prop_fdse_C_Q)         0.518     6.379 r  i_ams/dac_c_o_reg[16]/Q
                         net (fo=2, routed)           2.105     8.484    pwm[2]/dac_c_o_reg[23][16]
    SLICE_X40Y27         FDRE                                         r  pwm[2]/v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.562     9.415    pwm[2]/CLK
    SLICE_X40Y27         FDRE                                         r  pwm[2]/v_reg[0]/C
                         clock pessimism              0.173     9.588    
                         clock uncertainty           -0.241     9.347    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.095     9.252    pwm[2]/v_reg[0]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.518ns (20.254%)  route 2.039ns (79.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 9.414 - 4.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.750     5.945    i_ams/adc_clk
    SLICE_X38Y40         FDSE                                         r  i_ams/dac_c_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     6.463 r  i_ams/dac_c_o_reg[21]/Q
                         net (fo=2, routed)           2.039     8.503    pwm[2]/dac_c_o_reg[23][21]
    SLICE_X39Y27         FDRE                                         r  pwm[2]/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.561     9.414    pwm[2]/CLK
    SLICE_X39Y27         FDRE                                         r  pwm[2]/v_reg[5]/C
                         clock pessimism              0.173     9.587    
                         clock uncertainty           -0.241     9.346    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)       -0.067     9.279    pwm[2]/v_reg[5]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.642ns (24.071%)  route 2.025ns (75.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 9.353 - 4.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.674     5.869    i_ams/adc_clk
    SLICE_X30Y44         FDRE                                         r  i_ams/dac_a_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     6.387 r  i_ams/dac_a_o_reg[12]/Q
                         net (fo=2, routed)           2.025     8.412    pwm[0]/dac_a_o_reg[23][12]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.536 r  pwm[0]/b[12]_i_1__2/O
                         net (fo=1, routed)           0.000     8.536    pwm[0]/p_0_in[12]
    SLICE_X35Y44         FDRE                                         r  pwm[0]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.500     9.353    pwm[0]/CLK
    SLICE_X35Y44         FDRE                                         r  pwm[0]/b_reg[12]/C
                         clock pessimism              0.173     9.526    
                         clock uncertainty           -0.241     9.285    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.029     9.314    pwm[0]/b_reg[12]
  -------------------------------------------------------------------
                         required time                          9.314    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.478ns (19.279%)  route 2.001ns (80.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 9.415 - 4.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_clk_s/O
                         net (fo=1, routed)           1.306     2.251    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.340 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.094    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.195 r  bufg_adc_clk/O
                         net (fo=7742, routed)        1.666     5.861    i_ams/adc_clk
    SLICE_X24Y38         FDRE                                         r  i_ams/dac_c_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.478     6.339 r  i_ams/dac_c_o_reg[23]/Q
                         net (fo=2, routed)           2.001     8.340    pwm[2]/dac_c_o_reg[23][23]
    SLICE_X40Y27         FDRE                                         r  pwm[2]/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     4.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     4.902 r  i_clk_s/O
                         net (fo=1, routed)           1.181     6.083    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.167 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.761    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.852 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.562     9.415    pwm[2]/CLK
    SLICE_X40Y27         FDRE                                         r  pwm[2]/v_reg[7]/C
                         clock pessimism              0.173     9.588    
                         clock uncertainty           -0.241     9.347    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.214     9.133    pwm[2]/v_reg[7]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.755%)  route 0.572ns (73.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.562     1.940    i_ams/adc_clk
    SLICE_X34Y42         FDRE                                         r  i_ams/dac_c_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     2.104 r  i_ams/dac_c_o_reg[11]/Q
                         net (fo=2, routed)           0.572     2.676    pwm[2]/dac_c_o_reg[23][11]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.045     2.721 r  pwm[2]/b[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.721    pwm[2]/p_0_in[11]
    SLICE_X39Y40         FDRE                                         r  pwm[2]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.858     2.361    pwm[2]/CLK
    SLICE_X39Y40         FDRE                                         r  pwm[2]/b_reg[11]/C
                         clock pessimism             -0.075     2.286    
                         clock uncertainty            0.241     2.527    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     2.619    pwm[2]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.226ns (29.628%)  route 0.537ns (70.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.590     1.967    i_ams/adc_clk
    SLICE_X36Y45         FDRE                                         r  i_ams/dac_b_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     2.095 r  i_ams/dac_b_o_reg[8]/Q
                         net (fo=2, routed)           0.537     2.632    pwm[1]/Q[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.098     2.730 r  pwm[1]/b[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.730    pwm[1]/p_0_in[8]
    SLICE_X37Y47         FDRE                                         r  pwm[1]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.363    pwm[1]/CLK
    SLICE_X37Y47         FDRE                                         r  pwm[1]/b_reg[8]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     2.621    pwm[1]/b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.622%)  route 0.601ns (76.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_ams/adc_clk
    SLICE_X33Y43         FDRE                                         r  i_ams/dac_a_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_ams/dac_a_o_reg[11]/Q
                         net (fo=2, routed)           0.601     2.683    pwm[0]/dac_a_o_reg[23][11]
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.728 r  pwm[0]/b[11]_i_1__2/O
                         net (fo=1, routed)           0.000     2.728    pwm[0]/p_0_in[11]
    SLICE_X33Y44         FDRE                                         r  pwm[0]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.831     2.334    pwm[0]/CLK
    SLICE_X33Y44         FDRE                                         r  pwm[0]/b_reg[11]/C
                         clock pessimism             -0.075     2.259    
                         clock uncertainty            0.241     2.500    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.092     2.592    pwm[0]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.236%)  route 0.588ns (73.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.588     1.966    i_ams/adc_clk
    SLICE_X38Y39         FDRE                                         r  i_ams/dac_c_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     2.130 r  i_ams/dac_c_o_reg[12]/Q
                         net (fo=2, routed)           0.588     2.717    pwm[2]/dac_c_o_reg[23][12]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.762 r  pwm[2]/b[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.762    pwm[2]/p_0_in[12]
    SLICE_X39Y39         FDRE                                         r  pwm[2]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.857     2.360    pwm[2]/CLK
    SLICE_X39Y39         FDRE                                         r  pwm[2]/b_reg[12]/C
                         clock pessimism             -0.075     2.285    
                         clock uncertainty            0.241     2.526    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091     2.617    pwm[2]/b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.226ns (28.321%)  route 0.572ns (71.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.590     1.967    i_ams/adc_clk
    SLICE_X36Y43         FDRE                                         r  i_ams/dac_d_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.128     2.095 r  i_ams/dac_d_o_reg[6]/Q
                         net (fo=2, routed)           0.572     2.667    pwm[3]/dac_d_o_reg[23][6]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.098     2.765 r  pwm[3]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.765    pwm[3]/p_0_in[6]
    SLICE_X36Y41         FDRE                                         r  pwm[3]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.858     2.361    pwm[3]/CLK
    SLICE_X36Y41         FDRE                                         r  pwm[3]/b_reg[6]/C
                         clock pessimism             -0.075     2.286    
                         clock uncertainty            0.241     2.527    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.092     2.619    pwm[3]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.490%)  route 0.641ns (77.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.562     1.940    i_ams/adc_clk
    SLICE_X35Y42         FDRE                                         r  i_ams/dac_c_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  i_ams/dac_c_o_reg[7]/Q
                         net (fo=2, routed)           0.641     2.722    pwm[2]/dac_c_o_reg[23][7]
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.045     2.767 r  pwm[2]/b[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.767    pwm[2]/p_0_in[7]
    SLICE_X41Y40         FDRE                                         r  pwm[2]/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.363    pwm[2]/CLK
    SLICE_X41Y40         FDRE                                         r  pwm[2]/b_reg[7]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091     2.620    pwm[2]/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.192%)  route 0.648ns (79.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.564     1.942    i_ams/adc_clk
    SLICE_X28Y47         FDRE                                         r  i_ams/dac_b_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     2.105 r  i_ams/dac_b_o_reg[21]/Q
                         net (fo=2, routed)           0.648     2.754    pwm[1]/Q[21]
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.862     2.365    pwm[1]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[1]/v_reg[5]/C
                         clock pessimism             -0.075     2.290    
                         clock uncertainty            0.241     2.531    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.071     2.602    pwm[1]/v_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.052%)  route 0.621ns (76.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.589     1.967    i_ams/adc_clk
    SLICE_X37Y41         FDRE                                         r  i_ams/dac_c_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     2.108 r  i_ams/dac_c_o_reg[6]/Q
                         net (fo=2, routed)           0.621     2.728    pwm[2]/dac_c_o_reg[23][6]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.045     2.773 r  pwm[2]/b[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.773    pwm[2]/p_0_in[6]
    SLICE_X40Y40         FDRE                                         r  pwm[2]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.363    pwm[2]/CLK
    SLICE_X40Y40         FDRE                                         r  pwm[2]/b_reg[6]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.241     2.529    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.092     2.621    pwm[2]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.227ns (27.135%)  route 0.610ns (72.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_ams/adc_clk
    SLICE_X33Y43         FDRE                                         r  i_ams/dac_a_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.128     2.069 r  i_ams/dac_a_o_reg[7]/Q
                         net (fo=2, routed)           0.610     2.678    pwm[0]/dac_a_o_reg[23][7]
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.099     2.777 r  pwm[0]/b[7]_i_1__2/O
                         net (fo=1, routed)           0.000     2.777    pwm[0]/p_0_in[7]
    SLICE_X34Y44         FDRE                                         r  pwm[0]/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.335    pwm[0]/CLK
    SLICE_X34Y44         FDRE                                         r  pwm[0]/b_reg[7]/C
                         clock pessimism             -0.075     2.260    
                         clock uncertainty            0.241     2.501    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.120     2.621    pwm[0]/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.983%)  route 0.623ns (77.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_clk_s/O
                         net (fo=1, routed)           0.440     0.804    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.855 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.352    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.378 r  bufg_adc_clk/O
                         net (fo=7742, routed)        0.563     1.941    i_ams/adc_clk
    SLICE_X33Y43         FDRE                                         r  i_ams/dac_a_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  i_ams/dac_a_o_reg[13]/Q
                         net (fo=2, routed)           0.623     2.705    pwm[0]/dac_a_o_reg[23][13]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.750 r  pwm[0]/b[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.750    pwm[0]/p_0_in[13]
    SLICE_X35Y44         FDRE                                         r  pwm[0]/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_clk_s/O
                         net (fo=1, routed)           0.481     0.876    pll/sata_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.930 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.474    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.503 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.832     2.335    pwm[0]/CLK
    SLICE_X35Y44         FDRE                                         r  pwm[0]/b_reg[13]/C
                         clock pessimism             -0.075     2.260    
                         clock uncertainty            0.241     2.501    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.092     2.593    pwm[0]/b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.157    





