<project>
    <config simulation_directory='simulation'/>
    <config synthesis_directory='synthesis'/>
    <config simulator='modelsim'/>
    <config synthesiser='ise'/>
    <config part='xc6slx9-csg324-2'/>

    <unittest path='max_hold_tests.py'/>
    <constraints path='max_hold.ucf'/>
    <generic data_width='3'/>

    <library name='lib_max_hold'>
        <file path='max_hold.vhd'/>
        <file path='pkg_max_hold.vhd'/>
    </library>
    <library name='lib_tb_max_hold'>
        <file 
            path='tb_max_hold.vhd'
            synthesise='false'
        />
    </library>
</project>