#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x564260e95680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564260e485c0 .scope module, "matrix_comp_out_tb" "matrix_comp_out_tb" 3 4;
 .timescale -9 -12;
v0x564260eb9c60_0 .net "axiod_bit", 1 0, v0x564260e8ef40_0;  1 drivers
v0x564260eb9d40_0 .net "axiod_eth", 1 0, v0x564260eb57a0_0;  1 drivers
v0x564260eb9e00_0 .net "axiov_bit", 0 0, v0x564260eb4190_0;  1 drivers
v0x564260eb9f20_0 .net "axiov_eth", 0 0, v0x564260eb5840_0;  1 drivers
v0x564260eb9fc0_0 .net "byte_out", 7 0, v0x564260eb8950_0;  1 drivers
v0x564260eba100_0 .var "clk", 0 0;
v0x564260eba1a0_0 .var "col_addr", 4 0;
v0x564260eba240_0 .net "compile_done", 0 0, v0x564260eb8ab0_0;  1 drivers
v0x564260eba330_0 .net "data_request", 0 0, v0x564260eb5a70_0;  1 drivers
v0x564260eba3d0_0 .var "matrix_element", 7 0;
v0x564260eba470_0 .var "row_addr", 4 0;
v0x564260eba510_0 .var "rst", 0 0;
v0x564260eba5b0_0 .var "valid_data_in", 0 0;
v0x564260eba650_0 .net "valid_data_out", 0 0, v0x564260eb9910_0;  1 drivers
S_0x564260e48750 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 80, 3 80 0, S_0x564260e485c0;
 .timescale -9 -12;
v0x564260e7e470_0 .var/2s "i", 31 0;
S_0x564260e387d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 82, 3 82 0, S_0x564260e48750;
 .timescale -9 -12;
v0x564260e78dd0_0 .var/2s "j", 31 0;
S_0x564260eb3cb0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 102, 3 102 0, S_0x564260e485c0;
 .timescale -9 -12;
v0x564260e741c0_0 .var/2s "i", 31 0;
S_0x564260eb3ef0 .scope module, "test_bitorder" "bitorder_out" 3 38, 4 5 0, S_0x564260e485c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
v0x564260e2db80_0 .net "axiid", 7 0, v0x564260eb8950_0;  alias, 1 drivers
v0x564260e94b20_0 .net "axiiv", 0 0, v0x564260eb9910_0;  alias, 1 drivers
v0x564260e8ef40_0 .var "axiod", 1 0;
v0x564260eb4190_0 .var "axiov", 0 0;
v0x564260eb4250_0 .net "clk", 0 0, v0x564260eba100_0;  1 drivers
v0x564260eb4360_0 .var "counter_in", 1 0;
v0x564260eb4440_0 .var "downtime", 0 0;
v0x564260eb4500_0 .var "flipping", 0 0;
v0x564260eb45c0_0 .net "rst", 0 0, v0x564260eba510_0;  1 drivers
E_0x564260e51b10 .event posedge, v0x564260eb4250_0;
S_0x564260eb4740 .scope module, "test_ether" "ether_out" 3 50, 5 4 0, S_0x564260e485c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /INPUT 1 "preamble_signal";
    .port_info 5 /OUTPUT 1 "axiov";
    .port_info 6 /OUTPUT 2 "axiod";
    .port_info 7 /OUTPUT 1 "data_request";
L_0x7f9113cdc018 .functor BUFT 1, C4<01010101010101010101010101010101010101010101010101010101010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111001000000000000>, C4<0>, C4<0>, C4<0>;
v0x564260eb5540_0 .net "HEADER", 175 0, L_0x7f9113cdc018;  1 drivers
v0x564260eb5640_0 .net "axiid", 1 0, v0x564260e8ef40_0;  alias, 1 drivers
v0x564260eb5700_0 .net "axiiv", 0 0, v0x564260eb4190_0;  alias, 1 drivers
v0x564260eb57a0_0 .var "axiod", 1 0;
v0x564260eb5840_0 .var "axiov", 0 0;
v0x564260eb58e0_0 .net "clk", 0 0, v0x564260eba100_0;  alias, 1 drivers
v0x564260eb59d0_0 .var "crc_rst", 0 0;
v0x564260eb5a70_0 .var "data_request", 0 0;
v0x564260eb5b10_0 .var "downtime", 0 0;
v0x564260eb5bd0_0 .var "fcs_counter", 3 0;
v0x564260eb5cb0_0 .var "fcs_hold", 31 0;
v0x564260eb5d90_0 .var "fcs_in", 1 0;
v0x564260eb5e50_0 .var "fcs_in_valid", 0 0;
v0x564260eb5f20_0 .net "fcs_out", 31 0, L_0x564260e7e310;  1 drivers
L_0x7f9113cdc060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564260eb5ff0_0 .net "fcs_out_valid", 0 0, L_0x7f9113cdc060;  1 drivers
v0x564260eb60c0_0 .var "gap_counter", 4 0;
v0x564260eb6160_0 .var "header_counter", 6 0;
v0x564260eb6220_0 .net "preamble_signal", 0 0, v0x564260eb8ab0_0;  alias, 1 drivers
v0x564260eb62e0_0 .net "rst", 0 0, v0x564260eba510_0;  alias, 1 drivers
v0x564260eb63b0_0 .var "transmit_data", 0 0;
v0x564260eb6450_0 .var "transmit_fcs", 0 0;
v0x564260eb6510_0 .var "transmit_gap", 0 0;
v0x564260eb65d0_0 .var "transmit_header", 0 0;
E_0x564260e518d0 .event edge, v0x564260eb65d0_0, v0x564260eb63b0_0, v0x564260eb45c0_0;
S_0x564260eb4a30 .scope module, "my_crc" "crc32" 5 36, 6 22 0, S_0x564260eb4740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
L_0x564260e7e310 .functor NOT 32, v0x564260eb5050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564260eb4d10_0 .net "axiid", 1 0, v0x564260eb5d90_0;  1 drivers
v0x564260eb4e10_0 .net "axiiv", 0 0, v0x564260eb5e50_0;  1 drivers
v0x564260eb4ed0_0 .net "axiod", 31 0, L_0x564260e7e310;  alias, 1 drivers
v0x564260eb4f90_0 .net "axiov", 0 0, L_0x7f9113cdc060;  alias, 1 drivers
v0x564260eb5050_0 .var "caxiod", 31 0;
v0x564260eb5180_0 .net "clk", 0 0, v0x564260eba100_0;  alias, 1 drivers
v0x564260eb5220_0 .var/i "i", 31 0;
v0x564260eb52e0_0 .net "rst", 0 0, v0x564260eb59d0_0;  1 drivers
v0x564260eb53a0_0 .var "saxiod", 31 0;
E_0x564260e515d0 .event edge, v0x564260eb5050_0, v0x564260eb4d10_0;
S_0x564260eb6790 .scope module, "uut" "matrix_compiler" 3 19, 7 4 0, S_0x564260e485c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "valid_data_in";
    .port_info 4 /INPUT 5 "row_addr";
    .port_info 5 /INPUT 5 "col_addr";
    .port_info 6 /INPUT 8 "matrix_element";
    .port_info 7 /INPUT 1 "data_request";
    .port_info 8 /OUTPUT 1 "compile_done";
    .port_info 9 /OUTPUT 8 "byte_out";
    .port_info 10 /OUTPUT 1 "valid_data_out";
P_0x564260eb6970 .param/l "MAX_ELEMENT_SIZE" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x564260eb69b0 .param/l "MAX_SIZE_A" 0 7 5, +C4<00000000000000000000000000100000>;
P_0x564260eb69f0 .param/l "MAX_SIZE_B" 0 7 6, +C4<00000000000000000000000000100000>;
v0x564260eb8600_0 .var "addra", 9 0;
v0x564260eb86e0_0 .var "addrb", 9 0;
v0x564260eb87b0_0 .var "bram_rst", 0 0;
v0x564260eb88b0_0 .var "bram_tracker", 1023 0;
v0x564260eb8950_0 .var "byte_out", 7 0;
v0x564260eb89f0_0 .net "col_addr", 4 0, v0x564260eba1a0_0;  1 drivers
v0x564260eb8ab0_0 .var "compile_done", 0 0;
v0x564260eb8b80_0 .net "data_request", 0 0, v0x564260eb5a70_0;  alias, 1 drivers
v0x564260eb8c50_0 .var "delay", 2 0;
v0x564260eb8cf0_0 .var "dina", 7 0;
v0x564260eb8de0_0 .net "doutb", 7 0, L_0x564260e78c70;  1 drivers
v0x564260eb8eb0_0 .var "downtime", 0 0;
v0x564260eb8f50_0 .var "element_counter", 1 0;
v0x564260eb9030_0 .var "enb", 0 0;
v0x564260eb9100_0 .net "eth_refclk", 0 0, v0x564260eba100_0;  alias, 1 drivers
v0x564260eb91a0_0 .net "inter_refclk", 0 0, v0x564260eba100_0;  alias, 1 drivers
v0x564260eb9240_0 .var "loading", 0 0;
v0x564260eb92e0_0 .net "matrix_element", 7 0, v0x564260eba3d0_0;  1 drivers
v0x564260eb93c0_0 .var "old", 0 0;
v0x564260eb9480_0 .var "output_counter", 1 0;
v0x564260eb9560_0 .var "regceb", 0 0;
v0x564260eb9630_0 .net "row_addr", 4 0, v0x564260eba470_0;  1 drivers
v0x564260eb96f0_0 .net "rst", 0 0, v0x564260eba510_0;  alias, 1 drivers
v0x564260eb9790_0 .var "transmit", 0 0;
v0x564260eb9850_0 .net "valid_data_in", 0 0, v0x564260eba5b0_0;  1 drivers
v0x564260eb9910_0 .var "valid_data_out", 0 0;
v0x564260eb99b0_0 .var "waiting", 0 0;
v0x564260eb9a50_0 .var "wea", 0 0;
E_0x564260e50770 .event edge, v0x564260eb7fa0_0, v0x564260eb45c0_0, v0x564260eb93c0_0;
S_0x564260eb6bd0 .scope module, "matrix_output" "xilinx_simple_dual_port_2_clock_ram" 7 164, 8 7 0, S_0x564260eb6790;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 8 "doutb";
P_0x564260e1d9d0 .param/str "INIT_FILE" 0 8 11, "\000";
P_0x564260e1da10 .param/l "RAM_DEPTH" 0 8 9, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0x564260e1da50 .param/str "RAM_PERFORMANCE" 0 8 10, "HIGH_PERFORMANCE";
P_0x564260e1da90 .param/l "RAM_WIDTH" 0 8 8, +C4<00000000000000000000000000001000>;
v0x564260eb7a80 .array "BRAM", 0 1023, 7 0;
v0x564260eb7b60_0 .net "addra", 9 0, v0x564260eb8600_0;  1 drivers
v0x564260eb7c40_0 .net "addrb", 9 0, v0x564260eb86e0_0;  1 drivers
v0x564260eb7d30_0 .net "clka", 0 0, v0x564260eba100_0;  alias, 1 drivers
v0x564260eb7dd0_0 .net "clkb", 0 0, v0x564260eba100_0;  alias, 1 drivers
v0x564260eb7ec0_0 .net "dina", 7 0, v0x564260eb8cf0_0;  1 drivers
v0x564260eb7fa0_0 .net "doutb", 7 0, L_0x564260e78c70;  alias, 1 drivers
v0x564260eb8080_0 .net "enb", 0 0, v0x564260eb9030_0;  1 drivers
v0x564260eb8140_0 .var "ram_data", 7 0;
v0x564260eb8220_0 .net "regceb", 0 0, v0x564260eb9560_0;  1 drivers
v0x564260eb82e0_0 .net "rstb", 0 0, v0x564260eb87b0_0;  1 drivers
v0x564260eb83a0_0 .net "wea", 0 0, v0x564260eb9a50_0;  1 drivers
S_0x564260eb70d0 .scope function.vec4.u32, "clogb2" "clogb2" 8 74, 8 74 0, S_0x564260eb6bd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x564260eb70d0
v0x564260eb73d0_0 .var/i "depth", 31 0;
TD_matrix_comp_out_tb.uut.matrix_output.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x564260eb73d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x564260eb73d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x564260eb73d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x564260eb74b0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 8 30, 8 30 0, S_0x564260eb6bd0;
 .timescale -9 -12;
v0x564260eb76b0_0 .var/i "ram_index", 31 0;
S_0x564260eb7790 .scope generate, "output_register" "output_register" 8 51, 8 51 0, S_0x564260eb6bd0;
 .timescale -9 -12;
L_0x564260e78c70 .functor BUFZ 8, v0x564260eb79a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x564260eb79a0_0 .var "doutb_reg", 7 0;
    .scope S_0x564260eb74b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564260eb76b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x564260eb76b0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x564260eb76b0_0;
    %store/vec4a v0x564260eb7a80, 4, 0;
    %load/vec4 v0x564260eb76b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564260eb76b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x564260eb7790;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564260eb79a0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x564260eb7790;
T_3 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb82e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564260eb79a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564260eb8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x564260eb8140_0;
    %assign/vec4 v0x564260eb79a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564260eb6bd0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564260eb8140_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x564260eb6bd0;
T_5 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb83a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x564260eb7ec0_0;
    %load/vec4 v0x564260eb7b60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564260eb7a80, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564260eb6bd0;
T_6 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x564260eb7c40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x564260eb7a80, 4;
    %assign/vec4 v0x564260eb8140_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564260eb6790;
T_7 ;
Ewait_0 .event/or E_0x564260e50770, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x564260eb8de0_0;
    %store/vec4 v0x564260eb8950_0, 0, 8;
    %load/vec4 v0x564260eb96f0_0;
    %load/vec4 v0x564260eb93c0_0;
    %or;
    %store/vec4 v0x564260eb87b0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564260eb6790;
T_8 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb96f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9560_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x564260eb88b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb8ab0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564260eb8eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x564260eb9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb8eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x564260eb9630_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x564260eb89f0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x564260eb88b0_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x564260eb9240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x564260eb9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
    %load/vec4 v0x564260eb92e0_0;
    %assign/vec4 v0x564260eb8cf0_0, 0;
    %load/vec4 v0x564260eb9630_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x564260eb89f0_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x564260eb8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x564260eb9630_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x564260eb89f0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x564260eb88b0_0, 4, 5;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
T_8.9 ;
    %load/vec4 v0x564260eb88b0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb99b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb8ab0_0, 0;
T_8.10 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x564260eb99b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x564260eb88b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb8ab0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x564260eb9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9a50_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x564260eb88b0_0, 0;
T_8.14 ;
T_8.13 ;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564260eb6790;
T_9 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb96f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9560_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x564260eb86e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb93c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb8f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb9480_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564260eb99b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x564260eb86e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb9480_0, 0;
    %load/vec4 v0x564260eb8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb99b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564260eb8c50_0, 0;
T_9.4 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x564260eb9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x564260eb8c50_0;
    %cmpi/u 5, 0, 3;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0x564260eb8c50_0;
    %add;
    %assign/vec4 v0x564260eb8c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9910_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9910_0, 0;
T_9.9 ;
    %load/vec4 v0x564260eb9480_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x564260eb9480_0;
    %addi 1, 0, 2;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %assign/vec4 v0x564260eb9480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9560_0, 0;
    %load/vec4 v0x564260eb9480_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.12, 8;
    %load/vec4 v0x564260eb86e0_0;
    %addi 1, 0, 10;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x564260eb86e0_0;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %assign/vec4 v0x564260eb86e0_0, 0;
    %load/vec4 v0x564260eb86e0_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb93c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564260eb8c50_0, 0;
T_9.14 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x564260eb8c50_0;
    %cmpi/u 5, 0, 3;
    %flag_mov 8, 5;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %assign/vec4 v0x564260eb9910_0, 0;
    %load/vec4 v0x564260eb8c50_0;
    %cmpi/u 4, 0, 3;
    %jmp/0xz  T_9.18, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9910_0, 0;
    %load/vec4 v0x564260eb8c50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564260eb8c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb9560_0, 0;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb9560_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x564260eb86e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb93c0_0, 0;
T_9.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb9480_0, 0;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564260eb3ef0;
T_10 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb45c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb4440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb4500_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564260eb4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x564260e94b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb4500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb4440_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564260eb4360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb4190_0, 0;
    %load/vec4 v0x564260e2db80_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x564260e8ef40_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb4190_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x564260eb4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x564260e94b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x564260eb4360_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x564260eb4360_0;
    %addi 1, 0, 2;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %assign/vec4 v0x564260eb4360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb4190_0, 0;
    %load/vec4 v0x564260e2db80_0;
    %load/vec4 v0x564260eb4360_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %part/u 2;
    %assign/vec4 v0x564260e8ef40_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb4440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb4500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb4190_0, 0;
T_10.9 ;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564260eb4a30;
T_11 ;
    %wait E_0x564260e515d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564260eb5220_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x564260eb5220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x564260eb5220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.2 ;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.3 ;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.4 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.5 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.6 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.7 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.8 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.9 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.10 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.11 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.12 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.13 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.14 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.15 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.16 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.17 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.18 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.19 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.20 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.21 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.22 ;
    %load/vec4 v0x564260eb5050_0;
    %load/vec4 v0x564260eb5220_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x564260eb5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x564260eb4d10_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x564260eb5220_0;
    %store/vec4 v0x564260eb53a0_0, 4, 1;
    %jmp T_11.24;
T_11.24 ;
    %pop/vec4 1;
    %load/vec4 v0x564260eb5220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564260eb5220_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564260eb4a30;
T_12 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb52e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x564260eb5050_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x564260eb4e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %load/vec4 v0x564260eb53a0_0;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x564260eb5050_0;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v0x564260eb5050_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564260eb4740;
T_13 ;
Ewait_1 .event/or E_0x564260e518d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x564260eb65d0_0;
    %load/vec4 v0x564260eb63b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x564260eb62e0_0;
    %store/vec4 v0x564260eb59d0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564260eb59d0_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x564260eb4740;
T_14 ;
    %wait E_0x564260e51b10;
    %load/vec4 v0x564260eb62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564260eb60c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x564260eb6160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564260eb5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb65d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb63b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb6510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb5b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb5d90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x564260eb5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x564260eb6220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb65d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5b10_0, 0;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb5d90_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x564260eb65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x564260eb6160_0;
    %cmpi/e 79, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v0x564260eb5a70_0, 0;
    %load/vec4 v0x564260eb6160_0;
    %cmpi/e 87, 0, 7;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb65d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb63b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x564260eb6160_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x564260eb6160_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x564260eb6160_0, 0;
T_14.11 ;
    %load/vec4 v0x564260eb5540_0;
    %pushi/vec4 175, 0, 32;
    %load/vec4 v0x564260eb6160_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %assign/vec4 v0x564260eb57a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb5840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %load/vec4 v0x564260eb5540_0;
    %pushi/vec4 175, 0, 32;
    %load/vec4 v0x564260eb6160_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %assign/vec4 v0x564260eb5d90_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x564260eb63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0x564260eb5700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb63b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb6450_0, 0;
    %load/vec4 v0x564260eb5f20_0;
    %parti/s 2, 30, 6;
    %assign/vec4 v0x564260eb57a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb5840_0, 0;
    %load/vec4 v0x564260eb5f20_0;
    %assign/vec4 v0x564260eb5cb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564260eb5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb5d90_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x564260eb5640_0;
    %assign/vec4 v0x564260eb57a0_0, 0;
    %load/vec4 v0x564260eb5700_0;
    %assign/vec4 v0x564260eb5840_0, 0;
    %load/vec4 v0x564260eb5700_0;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %load/vec4 v0x564260eb5640_0;
    %assign/vec4 v0x564260eb5d90_0, 0;
T_14.15 ;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x564260eb6450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0x564260eb5bd0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb6450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564260eb6510_0, 0;
T_14.18 ;
    %load/vec4 v0x564260eb5cb0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x564260eb5bd0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %assign/vec4 v0x564260eb57a0_0, 0;
    %load/vec4 v0x564260eb5bd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564260eb5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb5d90_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x564260eb6510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %load/vec4 v0x564260eb60c0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_14.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb6510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5b10_0, 0;
T_14.22 ;
    %load/vec4 v0x564260eb60c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x564260eb60c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb5d90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564260eb57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564260eb5840_0, 0;
T_14.20 ;
T_14.17 ;
T_14.13 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x564260e485c0;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v0x564260eba100_0;
    %nor/r;
    %store/vec4 v0x564260eba100_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x564260e485c0;
T_16 ;
    %vpi_call/w 3 67 "$dumpfile", "matrix_comp_out.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564260e485c0 {0 0 0};
    %vpi_call/w 3 69 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564260eba100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564260eba510_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564260eba510_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564260eba510_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_1, S_0x564260e48750;
    %jmp t_0;
    .scope S_0x564260e48750;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564260e7e470_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x564260e7e470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.1, 5;
    %fork t_3, S_0x564260e387d0;
    %jmp t_2;
    .scope S_0x564260e387d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564260e78dd0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x564260e78dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564260eba5b0_0, 0, 1;
    %load/vec4 v0x564260e78dd0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %pushi/vec4 170, 0, 8;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %store/vec4 v0x564260eba3d0_0, 0, 8;
    %load/vec4 v0x564260e7e470_0;
    %pad/s 5;
    %store/vec4 v0x564260eba470_0, 0, 5;
    %load/vec4 v0x564260e78dd0_0;
    %pad/s 5;
    %store/vec4 v0x564260eba1a0_0, 0, 5;
    %delay 20000, 0;
    %load/vec4 v0x564260e78dd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x564260e78dd0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .scope S_0x564260e48750;
t_2 %join;
    %load/vec4 v0x564260e7e470_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x564260e7e470_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x564260e485c0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564260eba5b0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_5, S_0x564260eb3cb0;
    %jmp t_4;
    .scope S_0x564260eb3cb0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564260e741c0_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x564260e741c0_0;
    %cmpi/s 10260, 0, 32;
    %jmp/0xz T_16.7, 5;
    %delay 20000, 0;
    %load/vec4 v0x564260e741c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x564260e741c0_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
    %end;
    .scope S_0x564260e485c0;
t_4 %join;
    %vpi_call/w 3 106 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 107 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_comp_out_tb.sv";
    "src/bitorder_out.sv";
    "src/ether_out.sv";
    "src/crc32.sv";
    "src/matrix_compiler.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
