// Seed: 3514131175
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri id_7
);
  assign #id_9 id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd68
) (
    input  tri  _id_0,
    output wand id_1,
    output wire id_2,
    input  tri1 id_3,
    output tri0 id_4,
    input  wire id_5,
    input  tri  id_6
);
  assign id_1 = 1;
  tri [id_0 : 1  ==  -1] id_8;
  generate
    assign id_8 = 1;
  endgenerate
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_5,
      id_5,
      id_2,
      id_6
  );
  assign modCall_1.id_7 = 0;
endmodule
