Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 09:13:22 2020
| Host         : LAPTOP-FAE0D0IA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file modul_principal_nexys_timing_summary_routed.rpt -pb modul_principal_nexys_timing_summary_routed.pb -rpx modul_principal_nexys_timing_summary_routed.rpx -warn_on_violation
| Design       : modul_principal_nexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.425        0.000                      0                  374        0.099        0.000                      0                  374        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.425        0.000                      0                  374        0.099        0.000                      0                  374        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 accelerometru/CntBit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.040ns (20.681%)  route 3.989ns (79.319%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.709     5.311    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  accelerometru/CntBit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  accelerometru/CntBit_reg[30]/Q
                         net (fo=2, routed)           0.811     6.641    accelerometru/CntBit_reg_n_0_[30]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.765 f  accelerometru/FSM_onehot_St[2]_i_6/O
                         net (fo=2, routed)           0.966     7.730    accelerometru/FSM_onehot_St[2]_i_6_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.854 f  accelerometru/FSM_onehot_St[2]_i_2/O
                         net (fo=2, routed)           0.786     8.640    accelerometru/FSM_onehot_St[2]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.764 f  accelerometru/reg_sgn[7][3]_i_2/O
                         net (fo=8, routed)           0.886     9.650    accelerometru/reg_sgn[7][3]_i_2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.150     9.800 r  accelerometru/reg_sgn[4][3]_i_1/O
                         net (fo=4, routed)           0.540    10.340    accelerometru/reg_sgn[4]_3
    SLICE_X0Y93          FDRE                                         r  accelerometru/reg_sgn_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    accelerometru/Clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  accelerometru/reg_sgn_reg[4][0]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.407    14.765    accelerometru/reg_sgn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 accelerometru/CntBit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.040ns (20.681%)  route 3.989ns (79.319%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.709     5.311    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  accelerometru/CntBit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  accelerometru/CntBit_reg[30]/Q
                         net (fo=2, routed)           0.811     6.641    accelerometru/CntBit_reg_n_0_[30]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.765 f  accelerometru/FSM_onehot_St[2]_i_6/O
                         net (fo=2, routed)           0.966     7.730    accelerometru/FSM_onehot_St[2]_i_6_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.854 f  accelerometru/FSM_onehot_St[2]_i_2/O
                         net (fo=2, routed)           0.786     8.640    accelerometru/FSM_onehot_St[2]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.764 f  accelerometru/reg_sgn[7][3]_i_2/O
                         net (fo=8, routed)           0.886     9.650    accelerometru/reg_sgn[7][3]_i_2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.150     9.800 r  accelerometru/reg_sgn[4][3]_i_1/O
                         net (fo=4, routed)           0.540    10.340    accelerometru/reg_sgn[4]_3
    SLICE_X0Y93          FDRE                                         r  accelerometru/reg_sgn_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    accelerometru/Clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  accelerometru/reg_sgn_reg[4][1]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.407    14.765    accelerometru/reg_sgn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 accelerometru/CntBit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.040ns (20.681%)  route 3.989ns (79.319%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.709     5.311    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  accelerometru/CntBit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  accelerometru/CntBit_reg[30]/Q
                         net (fo=2, routed)           0.811     6.641    accelerometru/CntBit_reg_n_0_[30]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.765 f  accelerometru/FSM_onehot_St[2]_i_6/O
                         net (fo=2, routed)           0.966     7.730    accelerometru/FSM_onehot_St[2]_i_6_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.854 f  accelerometru/FSM_onehot_St[2]_i_2/O
                         net (fo=2, routed)           0.786     8.640    accelerometru/FSM_onehot_St[2]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.764 f  accelerometru/reg_sgn[7][3]_i_2/O
                         net (fo=8, routed)           0.886     9.650    accelerometru/reg_sgn[7][3]_i_2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.150     9.800 r  accelerometru/reg_sgn[4][3]_i_1/O
                         net (fo=4, routed)           0.540    10.340    accelerometru/reg_sgn[4]_3
    SLICE_X0Y93          FDRE                                         r  accelerometru/reg_sgn_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    accelerometru/Clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  accelerometru/reg_sgn_reg[4][2]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.407    14.765    accelerometru/reg_sgn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 accelerometru/controller_SPI/Cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/controller_SPI/Cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.952ns (19.034%)  route 4.050ns (80.966%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.724     5.327    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  accelerometru/controller_SPI/Cnt_reg[14]/Q
                         net (fo=2, routed)           0.816     6.599    accelerometru/controller_SPI/Cnt[14]
    SLICE_X5Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.723 f  accelerometru/controller_SPI/Cnt[0]_i_7/O
                         net (fo=1, routed)           0.481     7.204    accelerometru/controller_SPI/Cnt[0]_i_7_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.328 f  accelerometru/controller_SPI/Cnt[0]_i_4/O
                         net (fo=2, routed)           0.798     8.127    accelerometru/controller_SPI/Cnt[0]_i_4_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.251 f  accelerometru/controller_SPI/Cnt[31]_i_2/O
                         net (fo=4, routed)           1.133     9.384    accelerometru/controller_SPI/Cnt[31]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.508 r  accelerometru/controller_SPI/Cnt[31]_i_1/O
                         net (fo=31, routed)          0.821    10.328    accelerometru/controller_SPI/SCLK_int
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    15.026    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[13]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    accelerometru/controller_SPI/Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 accelerometru/controller_SPI/Cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/controller_SPI/Cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.952ns (19.034%)  route 4.050ns (80.966%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.724     5.327    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  accelerometru/controller_SPI/Cnt_reg[14]/Q
                         net (fo=2, routed)           0.816     6.599    accelerometru/controller_SPI/Cnt[14]
    SLICE_X5Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.723 f  accelerometru/controller_SPI/Cnt[0]_i_7/O
                         net (fo=1, routed)           0.481     7.204    accelerometru/controller_SPI/Cnt[0]_i_7_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.328 f  accelerometru/controller_SPI/Cnt[0]_i_4/O
                         net (fo=2, routed)           0.798     8.127    accelerometru/controller_SPI/Cnt[0]_i_4_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.251 f  accelerometru/controller_SPI/Cnt[31]_i_2/O
                         net (fo=4, routed)           1.133     9.384    accelerometru/controller_SPI/Cnt[31]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.508 r  accelerometru/controller_SPI/Cnt[31]_i_1/O
                         net (fo=31, routed)          0.821    10.328    accelerometru/controller_SPI/SCLK_int
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    15.026    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[14]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    accelerometru/controller_SPI/Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 accelerometru/controller_SPI/Cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/controller_SPI/Cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.952ns (19.034%)  route 4.050ns (80.966%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.724     5.327    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  accelerometru/controller_SPI/Cnt_reg[14]/Q
                         net (fo=2, routed)           0.816     6.599    accelerometru/controller_SPI/Cnt[14]
    SLICE_X5Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.723 f  accelerometru/controller_SPI/Cnt[0]_i_7/O
                         net (fo=1, routed)           0.481     7.204    accelerometru/controller_SPI/Cnt[0]_i_7_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.328 f  accelerometru/controller_SPI/Cnt[0]_i_4/O
                         net (fo=2, routed)           0.798     8.127    accelerometru/controller_SPI/Cnt[0]_i_4_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.251 f  accelerometru/controller_SPI/Cnt[31]_i_2/O
                         net (fo=4, routed)           1.133     9.384    accelerometru/controller_SPI/Cnt[31]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.508 r  accelerometru/controller_SPI/Cnt[31]_i_1/O
                         net (fo=31, routed)          0.821    10.328    accelerometru/controller_SPI/SCLK_int
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    15.026    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[15]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    accelerometru/controller_SPI/Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 accelerometru/controller_SPI/Cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/controller_SPI/Cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.952ns (19.034%)  route 4.050ns (80.966%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.724     5.327    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  accelerometru/controller_SPI/Cnt_reg[14]/Q
                         net (fo=2, routed)           0.816     6.599    accelerometru/controller_SPI/Cnt[14]
    SLICE_X5Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.723 f  accelerometru/controller_SPI/Cnt[0]_i_7/O
                         net (fo=1, routed)           0.481     7.204    accelerometru/controller_SPI/Cnt[0]_i_7_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.328 f  accelerometru/controller_SPI/Cnt[0]_i_4/O
                         net (fo=2, routed)           0.798     8.127    accelerometru/controller_SPI/Cnt[0]_i_4_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.251 f  accelerometru/controller_SPI/Cnt[31]_i_2/O
                         net (fo=4, routed)           1.133     9.384    accelerometru/controller_SPI/Cnt[31]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.508 r  accelerometru/controller_SPI/Cnt[31]_i_1/O
                         net (fo=31, routed)          0.821    10.328    accelerometru/controller_SPI/SCLK_int
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.603    15.026    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  accelerometru/controller_SPI/Cnt_reg[16]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429    14.862    accelerometru/controller_SPI/Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 accelerometru/CntBit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.042ns (21.236%)  route 3.865ns (78.764%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.709     5.311    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  accelerometru/CntBit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  accelerometru/CntBit_reg[30]/Q
                         net (fo=2, routed)           0.811     6.641    accelerometru/CntBit_reg_n_0_[30]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.765 f  accelerometru/FSM_onehot_St[2]_i_6/O
                         net (fo=2, routed)           0.966     7.730    accelerometru/FSM_onehot_St[2]_i_6_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.854 f  accelerometru/FSM_onehot_St[2]_i_2/O
                         net (fo=2, routed)           0.786     8.640    accelerometru/FSM_onehot_St[2]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.764 f  accelerometru/reg_sgn[7][3]_i_2/O
                         net (fo=8, routed)           0.820     9.584    accelerometru/reg_sgn[7][3]_i_2_n_0
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.152     9.736 r  accelerometru/reg_sgn[6][3]_i_1/O
                         net (fo=4, routed)           0.482    10.218    accelerometru/reg_sgn[6]_4
    SLICE_X2Y95          FDRE                                         r  accelerometru/reg_sgn_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  accelerometru/reg_sgn_reg[6][2]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.377    14.795    accelerometru/reg_sgn_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 accelerometru/CntBit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.040ns (21.358%)  route 3.829ns (78.642%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.709     5.311    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  accelerometru/CntBit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  accelerometru/CntBit_reg[30]/Q
                         net (fo=2, routed)           0.811     6.641    accelerometru/CntBit_reg_n_0_[30]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.765 f  accelerometru/FSM_onehot_St[2]_i_6/O
                         net (fo=2, routed)           0.966     7.730    accelerometru/FSM_onehot_St[2]_i_6_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.854 f  accelerometru/FSM_onehot_St[2]_i_2/O
                         net (fo=2, routed)           0.786     8.640    accelerometru/FSM_onehot_St[2]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.764 f  accelerometru/reg_sgn[7][3]_i_2/O
                         net (fo=8, routed)           0.884     9.648    accelerometru/reg_sgn[7][3]_i_2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.150     9.798 r  accelerometru/reg_sgn[7][3]_i_1/O
                         net (fo=4, routed)           0.383    10.181    accelerometru/reg_sgn[7]_7
    SLICE_X1Y95          FDRE                                         r  accelerometru/reg_sgn_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    accelerometru/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  accelerometru/reg_sgn_reg[7][0]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.413    14.759    accelerometru/reg_sgn_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 accelerometru/CntBit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.040ns (21.358%)  route 3.829ns (78.642%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.709     5.311    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  accelerometru/CntBit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  accelerometru/CntBit_reg[30]/Q
                         net (fo=2, routed)           0.811     6.641    accelerometru/CntBit_reg_n_0_[30]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.765 f  accelerometru/FSM_onehot_St[2]_i_6/O
                         net (fo=2, routed)           0.966     7.730    accelerometru/FSM_onehot_St[2]_i_6_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.854 f  accelerometru/FSM_onehot_St[2]_i_2/O
                         net (fo=2, routed)           0.786     8.640    accelerometru/FSM_onehot_St[2]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.764 f  accelerometru/reg_sgn[7][3]_i_2/O
                         net (fo=8, routed)           0.884     9.648    accelerometru/reg_sgn[7][3]_i_2_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.150     9.798 r  accelerometru/reg_sgn[7][3]_i_1/O
                         net (fo=4, routed)           0.383    10.181    accelerometru/reg_sgn[7]_7
    SLICE_X1Y95          FDRE                                         r  accelerometru/reg_sgn_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.605    15.028    accelerometru/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  accelerometru/reg_sgn_reg[7][1]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.413    14.759    accelerometru/reg_sgn_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  accelerometru/CntBit_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    accelerometru/in3[17]
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  accelerometru/CntBit_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    accelerometru/in3[19]
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.061 r  accelerometru/CntBit_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    accelerometru/in3[18]
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.063 r  accelerometru/CntBit_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    accelerometru/in3[20]
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  accelerometru/CntBit_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  accelerometru/CntBit_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    accelerometru/CntBit_reg[20]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.065 r  accelerometru/CntBit_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    accelerometru/in3[21]
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  accelerometru/CntBit_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    accelerometru/CntBit_reg[20]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.078 r  accelerometru/CntBit_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.078    accelerometru/in3[23]
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  accelerometru/CntBit_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    accelerometru/CntBit_reg[20]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.101 r  accelerometru/CntBit_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.101    accelerometru/in3[22]
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/FSM_onehot_St_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.604     1.523    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  accelerometru/CntBit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  accelerometru/CntBit_reg[3]/Q
                         net (fo=4, routed)           0.073     1.761    accelerometru/CntBit_reg_n_0_[3]
    SLICE_X3Y96          LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  accelerometru/FSM_onehot_St[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    accelerometru/FSM_onehot_St[1]_i_1_n_0
    SLICE_X3Y96          FDSE                                         r  accelerometru/FSM_onehot_St_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     2.042    accelerometru/Clk_IBUF_BUFG
    SLICE_X3Y96          FDSE                                         r  accelerometru/FSM_onehot_St_reg[1]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y96          FDSE (Hold_fdse_C_D)         0.092     1.628    accelerometru/FSM_onehot_St_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometru/CntBit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/CntBit_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.605     1.524    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  accelerometru/CntBit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  accelerometru/CntBit_reg[15]/Q
                         net (fo=2, routed)           0.127     1.815    accelerometru/CntBit_reg_n_0_[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  accelerometru/CntBit_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    accelerometru/CntBit_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  accelerometru/CntBit_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    accelerometru/CntBit_reg[20]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.103 r  accelerometru/CntBit_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.103    accelerometru/in3[24]
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    accelerometru/Clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  accelerometru/CntBit_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    accelerometru/CntBit_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometru/controller_SPI/Q_TxRx_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometru/reg_sgn_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.280%)  route 0.124ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.604     1.523    accelerometru/controller_SPI/Clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  accelerometru/controller_SPI/Q_TxRx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accelerometru/controller_SPI/Q_TxRx_reg_reg[0]/Q
                         net (fo=8, routed)           0.124     1.788    accelerometru/controller_SPI_n_6
    SLICE_X1Y96          FDRE                                         r  accelerometru/reg_sgn_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     2.042    accelerometru/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  accelerometru/reg_sgn_reg[6][0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.070     1.609    accelerometru/reg_sgn_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     Display/Num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     Display/Num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     Display/Num_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     Display/Num_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     Display/Num_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     Display/Num_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     Display/Num_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     accelerometru/CntBit_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     accelerometru/CntBit_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Display/Num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Display/Num_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Display/Num_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     accelerometru/CntBit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     accelerometru/CntBit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     accelerometru/CntBit_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     accelerometru/CntBit_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     accelerometru/CntBit_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     accelerometru/FSM_onehot_St_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     accelerometru/FSM_onehot_St_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Display/Num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Display/Num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     Display/Num_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     Display/Num_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     Display/Num_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     Display/Num_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     Display/Num_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     accelerometru/CntBit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     accelerometru/CntBit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     accelerometru/CntBit_reg[10]/C



