# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 12:03:52  March 29, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY control
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:03:52  MARCH 29, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "QuestaSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_Y2 -to clk
set_location_assignment PIN_M23 -to rst
set_global_assignment -name VERILOG_FILE version_1.2/pulse_1s.v
set_global_assignment -name VERILOG_FILE version_1.2/fsm_state_handler.v
set_global_assignment -name VERILOG_FILE version_1.2/fsm_mode.v
set_global_assignment -name VERILOG_FILE version_1.2/fsm.v
set_global_assignment -name VERILOG_FILE version_1.2/control_display_switch.v
set_global_assignment -name VERILOG_FILE version_1.2/control_display_7seg.v
set_global_assignment -name VERILOG_FILE version_1.2/control_cnt.v
set_global_assignment -name VERILOG_FILE version_1.2/control_bcd.v
set_global_assignment -name VERILOG_FILE version_1.2/control.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_y_thousand_hundred.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_y_ten_unit.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_s.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_mo.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_mi.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_h.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_d.v
set_global_assignment -name VERILOG_FILE version_1.2/cnt_button_press.v
set_global_assignment -name VERILOG_FILE version_1.2/century_clock.v
set_global_assignment -name VERILOG_FILE version_1.2/button_detect.v
set_location_assignment PIN_M21 -to mode_button
set_location_assignment PIN_N21 -to decrease_button
set_location_assignment PIN_R24 -to increase_button
set_location_assignment PIN_AB28 -to display_switch
set_location_assignment PIN_G18 -to FPGA_led_8[0]
set_location_assignment PIN_F22 -to FPGA_led_8[1]
set_location_assignment PIN_E17 -to FPGA_led_8[2]
set_location_assignment PIN_L26 -to FPGA_led_8[3]
set_location_assignment PIN_L25 -to FPGA_led_8[4]
set_location_assignment PIN_J22 -to FPGA_led_8[5]
set_location_assignment PIN_H22 -to FPGA_led_8[6]
set_location_assignment PIN_M24 -to FPGA_led_7[0]
set_location_assignment PIN_Y22 -to FPGA_led_7[1]
set_location_assignment PIN_W21 -to FPGA_led_7[2]
set_location_assignment PIN_W22 -to FPGA_led_7[3]
set_location_assignment PIN_W25 -to FPGA_led_7[4]
set_location_assignment PIN_U23 -to FPGA_led_7[5]
set_location_assignment PIN_U24 -to FPGA_led_7[6]
set_location_assignment PIN_AA25 -to FPGA_led_6[0]
set_location_assignment PIN_AA26 -to FPGA_led_6[1]
set_location_assignment PIN_Y25 -to FPGA_led_6[2]
set_location_assignment PIN_W26 -to FPGA_led_6[3]
set_location_assignment PIN_Y26 -to FPGA_led_6[4]
set_location_assignment PIN_W27 -to FPGA_led_6[5]
set_location_assignment PIN_W28 -to FPGA_led_6[6]
set_location_assignment PIN_V21 -to FPGA_led_5[0]
set_location_assignment PIN_U21 -to FPGA_led_5[1]
set_location_assignment PIN_AB20 -to FPGA_led_5[2]
set_location_assignment PIN_AA21 -to FPGA_led_5[3]
set_location_assignment PIN_AD24 -to FPGA_led_5[4]
set_location_assignment PIN_AF23 -to FPGA_led_5[5]
set_location_assignment PIN_Y19 -to FPGA_led_5[6]
set_location_assignment PIN_AB19 -to FPGA_led_4[0]
set_location_assignment PIN_AA19 -to FPGA_led_4[1]
set_location_assignment PIN_AG21 -to FPGA_led_4[2]
set_location_assignment PIN_AH21 -to FPGA_led_4[3]
set_location_assignment PIN_AE19 -to FPGA_led_4[4]
set_location_assignment PIN_AF19 -to FPGA_led_4[5]
set_location_assignment PIN_AE18 -to FPGA_led_4[6]
set_location_assignment PIN_AD18 -to FPGA_led_3[0]
set_location_assignment PIN_AC18 -to FPGA_led_3[1]
set_location_assignment PIN_AB18 -to FPGA_led_3[2]
set_location_assignment PIN_AH19 -to FPGA_led_3[3]
set_location_assignment PIN_AG19 -to FPGA_led_3[4]
set_location_assignment PIN_AF18 -to FPGA_led_3[5]
set_location_assignment PIN_AH18 -to FPGA_led_3[6]
set_location_assignment PIN_AA17 -to FPGA_led_2[0]
set_location_assignment PIN_AB16 -to FPGA_led_2[1]
set_location_assignment PIN_AA16 -to FPGA_led_2[2]
set_location_assignment PIN_AB17 -to FPGA_led_2[3]
set_location_assignment PIN_AB15 -to FPGA_led_2[4]
set_location_assignment PIN_AA15 -to FPGA_led_2[5]
set_location_assignment PIN_AC17 -to FPGA_led_2[6]
set_location_assignment PIN_AD17 -to FPGA_led_1[0]
set_location_assignment PIN_AE17 -to FPGA_led_1[1]
set_location_assignment PIN_AG17 -to FPGA_led_1[2]
set_location_assignment PIN_AH17 -to FPGA_led_1[3]
set_location_assignment PIN_AF17 -to FPGA_led_1[4]
set_location_assignment PIN_AG18 -to FPGA_led_1[5]
set_location_assignment PIN_AA14 -to FPGA_led_1[6]
set_location_assignment PIN_AC28 -to enable_pulse_1s
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top