nussinov_refsrc_6_Isrc_5_19_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_5_19_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_7_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_7_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_9_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_9_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_11_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_11_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_7_Isrc_6_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((6 * 5) - (2 - B0)))
nussinov_refsrc_7_Isrc_6_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((6 * 5) - (2 - B0)))
nussinov_refsrc_7_Isrc_7_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 + 4) - (0 - B0)))
nussinov_refsrc_7_Isrc_7_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 + 4) - (0 - B0)))
nussinov_refsrc_7_Isrc_16_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc0 - 4))
nussinov_refsrc_7_Isrc_16_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc0 - 4))
nussinov_refsrc_7_Isrc_12_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else (B0 - 1))
nussinov_refsrc_7_Isrc_12_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else (B0 - 1))
nussinov_refsrc_7_Isrc_14_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else ((B0 * 6) - (B0 + 1)))
nussinov_refsrc_7_Isrc_14_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else ((B0 * 6) - (B0 + 1)))
nussinov_refsrc_8_Isrc_0_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((Isrc1 * 5) - 2))
nussinov_refsrc_8_Isrc_0_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((Isrc1 * 5) - 2))
nussinov_refsrc_8_Isrc_1_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 4) - (3 * 3)))
nussinov_refsrc_8_Isrc_1_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 4) - (3 * 3)))
nussinov_refsrc_8_Isrc_5_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (5 * 4)))
nussinov_refsrc_8_Isrc_5_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (5 * 4)))
nussinov_refsrc_8_Isrc_10_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 5))
nussinov_refsrc_8_Isrc_10_12_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (3 * 5))
nussinov_refsrc_8_Isrc_10_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc1 + 6))
nussinov_refsrc_8_Isrc_10_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (Isrc1 + 6))
nussinov_refsrc_8_Isrc_13_16_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 1))
nussinov_refsrc_8_Isrc_13_16_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 1))
nussinov_refsrc_9_Isrc_5_19_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * B0) - (4 - 6)))
nussinov_refsrc_9_Isrc_5_19_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * B0) - (4 - 6)))
nussinov_refsrc_9_Isrc_8_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (6 + (Isrc1 + Isrc0)))
nussinov_refsrc_9_Isrc_8_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (6 + (Isrc1 + Isrc0)))
nussinov_refsrc_9_Isrc_8_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (if (B0 < (Isrc1 + 2)) then ((B0 + 5) + (B0 * 5)) else ((B0 * Isrc1) + (1 - B0))))
nussinov_refsrc_9_Isrc_8_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (if (B0 < (Isrc1 + 2)) then ((B0 + 5) + (B0 * 5)) else ((B0 * Isrc1) + (1 - B0))))
nussinov_refsrc_9_Isrc_10_19_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((Isrc1 * Isrc0) - (B0 + 3)))
nussinov_refsrc_9_Isrc_10_19_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((Isrc1 * Isrc0) - (B0 + 3)))
nussinov_refsrc_9_Isrc_13_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 + 1) - (0 - 6)))
nussinov_refsrc_9_Isrc_13_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 + 1) - (0 - 6)))
nussinov_refsrc_9_Isrc_14_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 5))
nussinov_refsrc_9_Isrc_14_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 5))
nussinov_refsrc_10_Isrc_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_10_Isrc_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_10_Isrc_1_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_1_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_2_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_2_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_5_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_5_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_7_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_7_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_7_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_10_Isrc_7_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_1_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_1_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_4_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_4_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_5_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_5_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_11_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_11_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_15_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_15_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_14_Isrc_0_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_0_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_0_19_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_0_19_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_1_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_1_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_2_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_2_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_14_Isrc_5_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
nussinov_refsrc_14_Isrc_5_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 3)
nussinov_refsrc_15_Isrc_3_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B0 + B0)) && ((B0 + 1) < (Isrc1 + Isrc0))) then 0 else ((2 - 6) * (5 - B0)))
nussinov_refsrc_15_Isrc_3_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B0 + B0)) && ((B0 + 1) < (Isrc1 + Isrc0))) then 0 else ((2 - 6) * (5 - B0)))
nussinov_refsrc_15_Isrc_0_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((3 + 4) + (B0 * 3)))
nussinov_refsrc_15_Isrc_0_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((3 + 4) + (B0 * 3)))
nussinov_refsrc_15_Isrc_3_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc0)) then 4 else (5 + (Isrc1 * 2))))
nussinov_refsrc_15_Isrc_3_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc0)) then 4 else (5 + (Isrc1 * 2))))
nussinov_refsrc_15_Isrc_5_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (6 + (5 * 5)))
nussinov_refsrc_15_Isrc_5_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (6 + (5 * 5)))
nussinov_refsrc_15_Isrc_10_19_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_15_Isrc_10_19_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_15_Isrc_14_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (B0 - 1))
nussinov_refsrc_15_Isrc_14_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (B0 - 1))
nussinov_refsrc_15_Isrc_0_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_15_Isrc_0_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_0_Isrc_2_19_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_0_Isrc_2_19_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_15_Isrc_1_19_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_15_Isrc_1_19_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_0_Isrc_4_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_0_Isrc_4_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_15_Isrc_5_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_15_Isrc_5_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_0_Isrc_6_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_0_Isrc_6_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_15_Isrc_6_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_15_Isrc_6_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_0_Isrc_10_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_0_Isrc_10_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_15_Isrc_7_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_15_Isrc_7_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_0_Isrc_10_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_0_Isrc_10_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_16_Isrc_2_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (6 * 6)))
nussinov_refsrc_16_Isrc_2_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (6 * 6)))
nussinov_refsrc_0_Isrc_13_19_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_0_Isrc_13_19_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_16_Isrc_4_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + (Isrc1 * 3)))
nussinov_refsrc_16_Isrc_4_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (5 + (Isrc1 * 3)))
nussinov_refsrc_0_Isrc_6_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
nussinov_refsrc_0_Isrc_6_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
nussinov_refsrc_1_Isrc_2_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_2_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_16_Isrc_7_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (6 + (5 * 5)))
nussinov_refsrc_16_Isrc_7_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (6 + (5 * 5)))
nussinov_refsrc_1_Isrc_5_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_5_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_5_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_5_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_16_Isrc_12_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 * 5))
nussinov_refsrc_16_Isrc_12_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 * 5))
nussinov_refsrc_1_Isrc_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_16_Isrc_14_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 5))
nussinov_refsrc_16_Isrc_14_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 5))
nussinov_refsrc_1_Isrc_7_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_7_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_16_Isrc_15_19_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 5) - (3 + 4)))
nussinov_refsrc_16_Isrc_15_19_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 5) - (3 + 4)))
nussinov_refsrc_1_Isrc_11_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_1_Isrc_11_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_0_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_0_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_1_Isrc_4_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (6 + (Isrc1 + 5)))
nussinov_refsrc_1_Isrc_4_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (6 + (Isrc1 + 5)))
nussinov_refsrc_17_Isrc_6_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_6_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_9_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_9_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_4_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_4_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_14_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_14_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_2_Isrc_4_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_2_Isrc_4_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_2_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc1 + 2)) then 0 else 2)
nussinov_refsrc_17_Isrc_2_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < (Isrc1 + 2)) then 0 else 2)
nussinov_refsrc_2_Isrc_5_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_2_Isrc_5_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_2_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B0 + B0)) && (B0 < (Isrc1 + 2))) then 0 else ((B0 * B0) - (B0 + 3)))
nussinov_refsrc_17_Isrc_2_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (((B0 + Isrc1) < (B0 + B0)) && (B0 < (Isrc1 + 2))) then 0 else ((B0 * B0) - (B0 + 3)))
nussinov_refsrc_2_Isrc_7_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_7_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_8_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_2_Isrc_8_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_1_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_1_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_12_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_12_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_2_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_2_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_2_Isrc_15_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_2_Isrc_15_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_2_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_2_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_3_Isrc_0_11_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_0_11_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_17_Isrc_4_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_4_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_3_Isrc_1_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
nussinov_refsrc_3_Isrc_1_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
nussinov_refsrc_17_Isrc_8_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_17_Isrc_8_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_3_Isrc_2_15_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_2_15_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_17_Isrc_9_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_17_Isrc_9_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_3_Isrc_5_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_5_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_9_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_9_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_11_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
nussinov_refsrc_3_Isrc_11_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 2)
nussinov_refsrc_3_Isrc_12_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_3_Isrc_12_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 2)
nussinov_refsrc_4_Isrc_5_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (6 + (Isrc1 + 5)))
nussinov_refsrc_4_Isrc_5_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (6 + (Isrc1 + 5)))
nussinov_refsrc_4_Isrc_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_2_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_2_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_2_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_2_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_2_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_11_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_11_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_13_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_4_Isrc_13_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 3)
nussinov_refsrc_5_Isrc_0_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_5_Isrc_0_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_5_Isrc_1_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_5_Isrc_1_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_5_Isrc_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_5_Isrc_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_5_Isrc_6_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_5_Isrc_6_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 1)
nussinov_refsrc_5_Isrc_15_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_5_Isrc_15_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_5_Isrc_15_19_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_5_Isrc_15_19_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 1)
nussinov_refsrc_6_Isrc_0_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
nussinov_refsrc_6_Isrc_0_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 4)
nussinov_refsrc_6_Isrc_1_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
nussinov_refsrc_6_Isrc_1_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 4)
