#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 23 09:23:21 2021
# Process ID: 2516
# Current directory: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18308 C:\Users\louis\Desktop\AMNS_IMPLEMENTATION\VIVADO\AMNS_arith_co_design\AMNS_arith_co_design.xpr
# Log file: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/vivado.log
# Journal file: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_AMNS_arith_ip_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1143.469 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_25M
Adding component instance block -- xilinx.com:user:AMNS_arith_ip:1.0 - AMNS_arith_ip_0
Successfully read diagram <design_1> from block design file <C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1171.426 ; gain = 27.957
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AMNS_arith_ip:1.0 [get_ips  design_1_AMNS_arith_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AMNS_arith_ip_0_0 (AMNS_arith_ip 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\louis\Desktop\AMNS_IMPLEMENTATION\VIVADO\AMNS_arith_co_design\AMNS_arith_co_design.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AMNS_arith_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\louis\Desktop\AMNS_IMPLEMENTATION\VIVADO\AMNS_arith_co_design\AMNS_arith_co_design.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMNS_arith_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1455.453 ; gain = 177.051
catch { config_ip_cache -export [get_ips -all design_1_AMNS_arith_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = ef23415e05883761; cache size = 27.588 MB.
export_ip_user_files -of_objects [get_files C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_AMNS_arith_ip_0_0_synth_1 -jobs 4
[Tue Mar 23 09:28:55 2021] Launched design_1_AMNS_arith_ip_0_0_synth_1...
Run output will be captured here: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.runs/design_1_AMNS_arith_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files -ipstatic_source_dir C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/modelsim} {questa=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/questa} {riviera=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/riviera} {activehdl=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files -ipstatic_source_dir C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/modelsim} {questa=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/questa} {riviera=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/riviera} {activehdl=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files -ipstatic_source_dir C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/modelsim} {questa=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/questa} {riviera=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/riviera} {activehdl=C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 23 09:38:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.runs/synth_1/runme.log
[Tue Mar 23 09:38:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/2020.2/data\embeddedsw) loading 4 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/louis/Desktop/AMNS_IMPLEMENTATION/VIVADO/AMNS_arith_co_design/AMNS_arith_co_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1688.484 ; gain = 188.523
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 10:25:17 2021...
