
stm32_PIP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5b4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  0800a6c4  0800a6c4  0001a6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a908  0800a908  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  0800a908  0800a908  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a908  0800a908  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a908  0800a908  0001a908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a90c  0800a90c  0001a90c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800a910  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001080  200000b0  0800a9bc  000200b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001130  0800a9bc  00021130  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d914  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de3  00000000  00000000  0003d9e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  000417d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001538  00000000  00000000  00042e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1fc  00000000  00000000  00044390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019230  00000000  00000000  0005f58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b674  00000000  00000000  000787bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00113e30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006384  00000000  00000000  00113e84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000b0 	.word	0x200000b0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a6ac 	.word	0x0800a6ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000b4 	.word	0x200000b4
 800014c:	0800a6ac 	.word	0x0800a6ac

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2f>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000724:	bf24      	itt	cs
 8000726:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800072a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800072e:	d90d      	bls.n	800074c <__aeabi_d2f+0x30>
 8000730:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000734:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000738:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800073c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000740:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000744:	bf08      	it	eq
 8000746:	f020 0001 	biceq.w	r0, r0, #1
 800074a:	4770      	bx	lr
 800074c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000750:	d121      	bne.n	8000796 <__aeabi_d2f+0x7a>
 8000752:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000756:	bfbc      	itt	lt
 8000758:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800075c:	4770      	bxlt	lr
 800075e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000762:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000766:	f1c2 0218 	rsb	r2, r2, #24
 800076a:	f1c2 0c20 	rsb	ip, r2, #32
 800076e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000772:	fa20 f002 	lsr.w	r0, r0, r2
 8000776:	bf18      	it	ne
 8000778:	f040 0001 	orrne.w	r0, r0, #1
 800077c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000780:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000784:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000788:	ea40 000c 	orr.w	r0, r0, ip
 800078c:	fa23 f302 	lsr.w	r3, r3, r2
 8000790:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000794:	e7cc      	b.n	8000730 <__aeabi_d2f+0x14>
 8000796:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800079a:	d107      	bne.n	80007ac <__aeabi_d2f+0x90>
 800079c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007a0:	bf1e      	ittt	ne
 80007a2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80007a6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80007aa:	4770      	bxne	lr
 80007ac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80007b0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80007b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <__aeabi_frsub>:
 80007bc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80007c0:	e002      	b.n	80007c8 <__addsf3>
 80007c2:	bf00      	nop

080007c4 <__aeabi_fsub>:
 80007c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080007c8 <__addsf3>:
 80007c8:	0042      	lsls	r2, r0, #1
 80007ca:	bf1f      	itttt	ne
 80007cc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007d0:	ea92 0f03 	teqne	r2, r3
 80007d4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007d8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007dc:	d06a      	beq.n	80008b4 <__addsf3+0xec>
 80007de:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007e2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007e6:	bfc1      	itttt	gt
 80007e8:	18d2      	addgt	r2, r2, r3
 80007ea:	4041      	eorgt	r1, r0
 80007ec:	4048      	eorgt	r0, r1
 80007ee:	4041      	eorgt	r1, r0
 80007f0:	bfb8      	it	lt
 80007f2:	425b      	neglt	r3, r3
 80007f4:	2b19      	cmp	r3, #25
 80007f6:	bf88      	it	hi
 80007f8:	4770      	bxhi	lr
 80007fa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000802:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000806:	bf18      	it	ne
 8000808:	4240      	negne	r0, r0
 800080a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800080e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000812:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000816:	bf18      	it	ne
 8000818:	4249      	negne	r1, r1
 800081a:	ea92 0f03 	teq	r2, r3
 800081e:	d03f      	beq.n	80008a0 <__addsf3+0xd8>
 8000820:	f1a2 0201 	sub.w	r2, r2, #1
 8000824:	fa41 fc03 	asr.w	ip, r1, r3
 8000828:	eb10 000c 	adds.w	r0, r0, ip
 800082c:	f1c3 0320 	rsb	r3, r3, #32
 8000830:	fa01 f103 	lsl.w	r1, r1, r3
 8000834:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000838:	d502      	bpl.n	8000840 <__addsf3+0x78>
 800083a:	4249      	negs	r1, r1
 800083c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000840:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000844:	d313      	bcc.n	800086e <__addsf3+0xa6>
 8000846:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800084a:	d306      	bcc.n	800085a <__addsf3+0x92>
 800084c:	0840      	lsrs	r0, r0, #1
 800084e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000852:	f102 0201 	add.w	r2, r2, #1
 8000856:	2afe      	cmp	r2, #254	; 0xfe
 8000858:	d251      	bcs.n	80008fe <__addsf3+0x136>
 800085a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800085e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000862:	bf08      	it	eq
 8000864:	f020 0001 	biceq.w	r0, r0, #1
 8000868:	ea40 0003 	orr.w	r0, r0, r3
 800086c:	4770      	bx	lr
 800086e:	0049      	lsls	r1, r1, #1
 8000870:	eb40 0000 	adc.w	r0, r0, r0
 8000874:	3a01      	subs	r2, #1
 8000876:	bf28      	it	cs
 8000878:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800087c:	d2ed      	bcs.n	800085a <__addsf3+0x92>
 800087e:	fab0 fc80 	clz	ip, r0
 8000882:	f1ac 0c08 	sub.w	ip, ip, #8
 8000886:	ebb2 020c 	subs.w	r2, r2, ip
 800088a:	fa00 f00c 	lsl.w	r0, r0, ip
 800088e:	bfaa      	itet	ge
 8000890:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000894:	4252      	neglt	r2, r2
 8000896:	4318      	orrge	r0, r3
 8000898:	bfbc      	itt	lt
 800089a:	40d0      	lsrlt	r0, r2
 800089c:	4318      	orrlt	r0, r3
 800089e:	4770      	bx	lr
 80008a0:	f092 0f00 	teq	r2, #0
 80008a4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80008a8:	bf06      	itte	eq
 80008aa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80008ae:	3201      	addeq	r2, #1
 80008b0:	3b01      	subne	r3, #1
 80008b2:	e7b5      	b.n	8000820 <__addsf3+0x58>
 80008b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008bc:	bf18      	it	ne
 80008be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008c2:	d021      	beq.n	8000908 <__addsf3+0x140>
 80008c4:	ea92 0f03 	teq	r2, r3
 80008c8:	d004      	beq.n	80008d4 <__addsf3+0x10c>
 80008ca:	f092 0f00 	teq	r2, #0
 80008ce:	bf08      	it	eq
 80008d0:	4608      	moveq	r0, r1
 80008d2:	4770      	bx	lr
 80008d4:	ea90 0f01 	teq	r0, r1
 80008d8:	bf1c      	itt	ne
 80008da:	2000      	movne	r0, #0
 80008dc:	4770      	bxne	lr
 80008de:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80008e2:	d104      	bne.n	80008ee <__addsf3+0x126>
 80008e4:	0040      	lsls	r0, r0, #1
 80008e6:	bf28      	it	cs
 80008e8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80008ec:	4770      	bx	lr
 80008ee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80008f2:	bf3c      	itt	cc
 80008f4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80008f8:	4770      	bxcc	lr
 80008fa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80008fe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000902:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000906:	4770      	bx	lr
 8000908:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800090c:	bf16      	itet	ne
 800090e:	4608      	movne	r0, r1
 8000910:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000914:	4601      	movne	r1, r0
 8000916:	0242      	lsls	r2, r0, #9
 8000918:	bf06      	itte	eq
 800091a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800091e:	ea90 0f01 	teqeq	r0, r1
 8000922:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000926:	4770      	bx	lr

08000928 <__aeabi_ui2f>:
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	e004      	b.n	8000938 <__aeabi_i2f+0x8>
 800092e:	bf00      	nop

08000930 <__aeabi_i2f>:
 8000930:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000934:	bf48      	it	mi
 8000936:	4240      	negmi	r0, r0
 8000938:	ea5f 0c00 	movs.w	ip, r0
 800093c:	bf08      	it	eq
 800093e:	4770      	bxeq	lr
 8000940:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000944:	4601      	mov	r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	e01c      	b.n	8000986 <__aeabi_l2f+0x2a>

0800094c <__aeabi_ul2f>:
 800094c:	ea50 0201 	orrs.w	r2, r0, r1
 8000950:	bf08      	it	eq
 8000952:	4770      	bxeq	lr
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	e00a      	b.n	8000970 <__aeabi_l2f+0x14>
 800095a:	bf00      	nop

0800095c <__aeabi_l2f>:
 800095c:	ea50 0201 	orrs.w	r2, r0, r1
 8000960:	bf08      	it	eq
 8000962:	4770      	bxeq	lr
 8000964:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000968:	d502      	bpl.n	8000970 <__aeabi_l2f+0x14>
 800096a:	4240      	negs	r0, r0
 800096c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000970:	ea5f 0c01 	movs.w	ip, r1
 8000974:	bf02      	ittt	eq
 8000976:	4684      	moveq	ip, r0
 8000978:	4601      	moveq	r1, r0
 800097a:	2000      	moveq	r0, #0
 800097c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000980:	bf08      	it	eq
 8000982:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000986:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800098a:	fabc f28c 	clz	r2, ip
 800098e:	3a08      	subs	r2, #8
 8000990:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000994:	db10      	blt.n	80009b8 <__aeabi_l2f+0x5c>
 8000996:	fa01 fc02 	lsl.w	ip, r1, r2
 800099a:	4463      	add	r3, ip
 800099c:	fa00 fc02 	lsl.w	ip, r0, r2
 80009a0:	f1c2 0220 	rsb	r2, r2, #32
 80009a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80009a8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ac:	eb43 0002 	adc.w	r0, r3, r2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f102 0220 	add.w	r2, r2, #32
 80009bc:	fa01 fc02 	lsl.w	ip, r1, r2
 80009c0:	f1c2 0220 	rsb	r2, r2, #32
 80009c4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009c8:	fa21 f202 	lsr.w	r2, r1, r2
 80009cc:	eb43 0002 	adc.w	r0, r3, r2
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009d6:	4770      	bx	lr

080009d8 <__aeabi_fmul>:
 80009d8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009e0:	bf1e      	ittt	ne
 80009e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009e6:	ea92 0f0c 	teqne	r2, ip
 80009ea:	ea93 0f0c 	teqne	r3, ip
 80009ee:	d06f      	beq.n	8000ad0 <__aeabi_fmul+0xf8>
 80009f0:	441a      	add	r2, r3
 80009f2:	ea80 0c01 	eor.w	ip, r0, r1
 80009f6:	0240      	lsls	r0, r0, #9
 80009f8:	bf18      	it	ne
 80009fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009fe:	d01e      	beq.n	8000a3e <__aeabi_fmul+0x66>
 8000a00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000a04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000a18:	bf3e      	ittt	cc
 8000a1a:	0049      	lslcc	r1, r1, #1
 8000a1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	ea40 0001 	orr.w	r0, r0, r1
 8000a26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000a2a:	2afd      	cmp	r2, #253	; 0xfd
 8000a2c:	d81d      	bhi.n	8000a6a <__aeabi_fmul+0x92>
 8000a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000a32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a36:	bf08      	it	eq
 8000a38:	f020 0001 	biceq.w	r0, r0, #1
 8000a3c:	4770      	bx	lr
 8000a3e:	f090 0f00 	teq	r0, #0
 8000a42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a46:	bf08      	it	eq
 8000a48:	0249      	lsleq	r1, r1, #9
 8000a4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a52:	3a7f      	subs	r2, #127	; 0x7f
 8000a54:	bfc2      	ittt	gt
 8000a56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a5e:	4770      	bxgt	lr
 8000a60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	3a01      	subs	r2, #1
 8000a6a:	dc5d      	bgt.n	8000b28 <__aeabi_fmul+0x150>
 8000a6c:	f112 0f19 	cmn.w	r2, #25
 8000a70:	bfdc      	itt	le
 8000a72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000a76:	4770      	bxle	lr
 8000a78:	f1c2 0200 	rsb	r2, r2, #0
 8000a7c:	0041      	lsls	r1, r0, #1
 8000a7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a82:	f1c2 0220 	rsb	r2, r2, #32
 8000a86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a8e:	f140 0000 	adc.w	r0, r0, #0
 8000a92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a96:	bf08      	it	eq
 8000a98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a9c:	4770      	bx	lr
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fmul+0xce>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fmul+0xe6>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e78f      	b.n	80009f0 <__aeabi_fmul+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	bf18      	it	ne
 8000ada:	ea93 0f0c 	teqne	r3, ip
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_fmul+0x11e>
 8000ae0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ae4:	bf18      	it	ne
 8000ae6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000aea:	d1d8      	bne.n	8000a9e <__aeabi_fmul+0xc6>
 8000aec:	ea80 0001 	eor.w	r0, r0, r1
 8000af0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000af4:	4770      	bx	lr
 8000af6:	f090 0f00 	teq	r0, #0
 8000afa:	bf17      	itett	ne
 8000afc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000b00:	4608      	moveq	r0, r1
 8000b02:	f091 0f00 	teqne	r1, #0
 8000b06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000b0a:	d014      	beq.n	8000b36 <__aeabi_fmul+0x15e>
 8000b0c:	ea92 0f0c 	teq	r2, ip
 8000b10:	d101      	bne.n	8000b16 <__aeabi_fmul+0x13e>
 8000b12:	0242      	lsls	r2, r0, #9
 8000b14:	d10f      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b16:	ea93 0f0c 	teq	r3, ip
 8000b1a:	d103      	bne.n	8000b24 <__aeabi_fmul+0x14c>
 8000b1c:	024b      	lsls	r3, r1, #9
 8000b1e:	bf18      	it	ne
 8000b20:	4608      	movne	r0, r1
 8000b22:	d108      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b24:	ea80 0001 	eor.w	r0, r0, r1
 8000b28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b34:	4770      	bx	lr
 8000b36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_fdiv>:
 8000b40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b48:	bf1e      	ittt	ne
 8000b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4e:	ea92 0f0c 	teqne	r2, ip
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d069      	beq.n	8000c2c <__aeabi_fdiv+0xec>
 8000b58:	eba2 0203 	sub.w	r2, r2, r3
 8000b5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b60:	0249      	lsls	r1, r1, #9
 8000b62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b66:	d037      	beq.n	8000bd8 <__aeabi_fdiv+0x98>
 8000b68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b78:	428b      	cmp	r3, r1
 8000b7a:	bf38      	it	cc
 8000b7c:	005b      	lslcc	r3, r3, #1
 8000b7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000b82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000b86:	428b      	cmp	r3, r1
 8000b88:	bf24      	itt	cs
 8000b8a:	1a5b      	subcs	r3, r3, r1
 8000b8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b94:	bf24      	itt	cs
 8000b96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ba2:	bf24      	itt	cs
 8000ba4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ba8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bb0:	bf24      	itt	cs
 8000bb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bba:	011b      	lsls	r3, r3, #4
 8000bbc:	bf18      	it	ne
 8000bbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bc2:	d1e0      	bne.n	8000b86 <__aeabi_fdiv+0x46>
 8000bc4:	2afd      	cmp	r2, #253	; 0xfd
 8000bc6:	f63f af50 	bhi.w	8000a6a <__aeabi_fmul+0x92>
 8000bca:	428b      	cmp	r3, r1
 8000bcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000be0:	327f      	adds	r2, #127	; 0x7f
 8000be2:	bfc2      	ittt	gt
 8000be4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000be8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bec:	4770      	bxgt	lr
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	e737      	b.n	8000a6a <__aeabi_fmul+0x92>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c02:	bf02      	ittt	eq
 8000c04:	0040      	lsleq	r0, r0, #1
 8000c06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c0a:	3a01      	subeq	r2, #1
 8000c0c:	d0f9      	beq.n	8000c02 <__aeabi_fdiv+0xc2>
 8000c0e:	ea40 000c 	orr.w	r0, r0, ip
 8000c12:	f093 0f00 	teq	r3, #0
 8000c16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c1a:	bf02      	ittt	eq
 8000c1c:	0049      	lsleq	r1, r1, #1
 8000c1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c22:	3b01      	subeq	r3, #1
 8000c24:	d0f9      	beq.n	8000c1a <__aeabi_fdiv+0xda>
 8000c26:	ea41 010c 	orr.w	r1, r1, ip
 8000c2a:	e795      	b.n	8000b58 <__aeabi_fdiv+0x18>
 8000c2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c30:	ea92 0f0c 	teq	r2, ip
 8000c34:	d108      	bne.n	8000c48 <__aeabi_fdiv+0x108>
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	f47f af7d 	bne.w	8000b36 <__aeabi_fmul+0x15e>
 8000c3c:	ea93 0f0c 	teq	r3, ip
 8000c40:	f47f af70 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c44:	4608      	mov	r0, r1
 8000c46:	e776      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c48:	ea93 0f0c 	teq	r3, ip
 8000c4c:	d104      	bne.n	8000c58 <__aeabi_fdiv+0x118>
 8000c4e:	024b      	lsls	r3, r1, #9
 8000c50:	f43f af4c 	beq.w	8000aec <__aeabi_fmul+0x114>
 8000c54:	4608      	mov	r0, r1
 8000c56:	e76e      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c5c:	bf18      	it	ne
 8000c5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c62:	d1ca      	bne.n	8000bfa <__aeabi_fdiv+0xba>
 8000c64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000c68:	f47f af5c 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000c70:	f47f af3c 	bne.w	8000aec <__aeabi_fmul+0x114>
 8000c74:	e75f      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c76:	bf00      	nop

08000c78 <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	460b      	mov	r3, r1
 8000c82:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	78fa      	ldrb	r2, [r7, #3]
 8000c90:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8000c98:	3301      	adds	r3, #1
 8000c9a:	425a      	negs	r2, r3
 8000c9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ca0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000ca4:	bf58      	it	pl
 8000ca6:	4253      	negpl	r3, r2
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000cb6:	2b80      	cmp	r3, #128	; 0x80
 8000cb8:	d113      	bne.n	8000ce2 <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8000cc8:	3301      	adds	r3, #1
 8000cca:	425a      	negs	r2, r3
 8000ccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000cd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000cd4:	bf58      	it	pl
 8000cd6:	4253      	negpl	r3, r2
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 8000ce0:	e00b      	b.n	8000cfa <RingAdd+0x82>
		xRingBuffer->overflow = false;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8available++;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	b2da      	uxtb	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000d14:	461a      	mov	r2, r3
 8000d16:	6839      	ldr	r1, [r7, #0]
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f000 f805 	bl	8000d28 <RingGetNBytes>
 8000d1e:	4603      	mov	r3, r0
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	4613      	mov	r3, r2
 8000d34:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d002      	beq.n	8000d46 <RingGetNBytes+0x1e>
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <RingGetNBytes+0x22>
 8000d46:	2300      	movs	r3, #0
 8000d48:	e03e      	b.n	8000dc8 <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b80      	cmp	r3, #128	; 0x80
 8000d4e:	d901      	bls.n	8000d54 <RingGetNBytes+0x2c>
 8000d50:	2300      	movs	r3, #0
 8000d52:	e039      	b.n	8000dc8 <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8000d54:	2300      	movs	r3, #0
 8000d56:	75fb      	strb	r3, [r7, #23]
 8000d58:	e01b      	b.n	8000d92 <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8000d60:	4619      	mov	r1, r3
 8000d62:	7dfb      	ldrb	r3, [r7, #23]
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	4413      	add	r3, r2
 8000d68:	68fa      	ldr	r2, [r7, #12]
 8000d6a:	5c52      	ldrb	r2, [r2, r1]
 8000d6c:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8000d74:	3301      	adds	r3, #1
 8000d76:	425a      	negs	r2, r3
 8000d78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d7c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000d80:	bf58      	it	pl
 8000d82:	4253      	negpl	r3, r2
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8000d8c:	7dfb      	ldrb	r3, [r7, #23]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	75fb      	strb	r3, [r7, #23]
 8000d92:	7dfa      	ldrb	r2, [r7, #23]
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d205      	bcs.n	8000da6 <RingGetNBytes+0x7e>
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000da0:	7dfa      	ldrb	r2, [r7, #23]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d3d9      	bcc.n	8000d5a <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8000dac:	7dfb      	ldrb	r3, [r7, #23]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	xRingBuffer->overflow = false;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	RingClear(xRingBuffer);
 8000dc0:	68f8      	ldr	r0, [r7, #12]
 8000dc2:	f000 f805 	bl	8000dd0 <RingClear>

	return uCounter;
 8000dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
xRingBuffer->u8end = 0;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2200      	movs	r2, #0
 8000de4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
xRingBuffer->u8available = 0;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2200      	movs	r2, #0
 8000dec:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
xRingBuffer->overflow = false;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2200      	movs	r2, #0
 8000df4:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
	...

08000e04 <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af02      	add	r7, sp, #8
 8000e0a:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 8000e0c:	4b42      	ldr	r3, [pc, #264]	; (8000f18 <ModbusInit+0x114>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d87d      	bhi.n	8000f10 <ModbusInit+0x10c>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	33bc      	adds	r3, #188	; 0xbc
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ffd9 	bl	8000dd0 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b03      	cmp	r3, #3
 8000e24:	d109      	bne.n	8000e3a <ModbusInit+0x36>
		  }
		  else{
			  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 8000e26:	4a3d      	ldr	r2, [pc, #244]	; (8000f1c <ModbusInit+0x118>)
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	483d      	ldr	r0, [pc, #244]	; (8000f20 <ModbusInit+0x11c>)
 8000e2c:	f005 fdb8 	bl	80069a0 <osThreadNew>
 8000e30:	4602      	mov	r2, r0
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8000e38:	e033      	b.n	8000ea2 <ModbusInit+0x9e>
#endif


	  }
	  else if (modH->uModbusType == MB_MASTER)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	d12e      	bne.n	8000ea0 <ModbusInit+0x9c>
		  else
		  {
		     modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8000e42:	4a38      	ldr	r2, [pc, #224]	; (8000f24 <ModbusInit+0x120>)
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	4838      	ldr	r0, [pc, #224]	; (8000f28 <ModbusInit+0x124>)
 8000e48:	f005 fdaa 	bl	80069a0 <osThreadNew>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif



		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	; 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8000e5a:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8000e62:	4a32      	ldr	r2, [pc, #200]	; (8000f2c <ModbusInit+0x128>)
 8000e64:	9200      	str	r2, [sp, #0]
 8000e66:	2200      	movs	r2, #0
 8000e68:	4831      	ldr	r0, [pc, #196]	; (8000f30 <ModbusInit+0x12c>)
 8000e6a:	f008 fa73 	bl	8009354 <xTimerCreate>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d100      	bne.n	8000e82 <ModbusInit+0x7e>
		  {
			  while(1); //error creating timer, check heap and stack size
 8000e80:	e7fe      	b.n	8000e80 <ModbusInit+0x7c>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8000e82:	4a2c      	ldr	r2, [pc, #176]	; (8000f34 <ModbusInit+0x130>)
 8000e84:	2110      	movs	r1, #16
 8000e86:	2002      	movs	r0, #2
 8000e88:	f005 fefe 	bl	8006c88 <osMessageQueueNew>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

		  if(modH->QueueTelegramHandle == NULL)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <ModbusInit+0x9e>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 8000e9e:	e7fe      	b.n	8000e9e <ModbusInit+0x9a>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 8000ea0:	e7fe      	b.n	8000ea0 <ModbusInit+0x9c>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d100      	bne.n	8000eae <ModbusInit+0xaa>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 8000eac:	e7fe      	b.n	8000eac <ModbusInit+0xa8>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 8000eb4:	4a20      	ldr	r2, [pc, #128]	; (8000f38 <ModbusInit+0x134>)
 8000eb6:	9200      	str	r2, [sp, #0]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2105      	movs	r1, #5
 8000ebc:	481f      	ldr	r0, [pc, #124]	; (8000f3c <ModbusInit+0x138>)
 8000ebe:	f008 fa49 	bl	8009354 <xTimerCreate>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d100      	bne.n	8000ed6 <ModbusInit+0xd2>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8000ed4:	e7fe      	b.n	8000ed4 <ModbusInit+0xd0>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8000ed6:	4a1a      	ldr	r2, [pc, #104]	; (8000f40 <ModbusInit+0x13c>)
 8000ed8:	2101      	movs	r1, #1
 8000eda:	2001      	movs	r0, #1
 8000edc:	f005 fe38 	bl	8006b50 <osSemaphoreNew>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	  if(modH->ModBusSphrHandle == NULL)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d100      	bne.n	8000ef4 <ModbusInit+0xf0>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 8000ef2:	e7fe      	b.n	8000ef2 <ModbusInit+0xee>
	  }

	  mHandlers[numberHandlers] = modH;
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <ModbusInit+0x114>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <ModbusInit+0x140>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <ModbusInit+0x114>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	4b03      	ldr	r3, [pc, #12]	; (8000f18 <ModbusInit+0x114>)
 8000f0c:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 8000f0e:	e000      	b.n	8000f12 <ModbusInit+0x10e>
	  while(1); //error no more Modbus handlers supported
 8000f10:	e7fe      	b.n	8000f10 <ModbusInit+0x10c>
}
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	200000cc 	.word	0x200000cc
 8000f1c:	0800a7b4 	.word	0x0800a7b4
 8000f20:	08001131 	.word	0x08001131
 8000f24:	0800a7d8 	.word	0x0800a7d8
 8000f28:	080015a5 	.word	0x080015a5
 8000f2c:	080010d5 	.word	0x080010d5
 8000f30:	0800a708 	.word	0x0800a708
 8000f34:	0800a79c 	.word	0x0800a79c
 8000f38:	08001051 	.word	0x08001051
 8000f3c:	0800a718 	.word	0x0800a718
 8000f40:	0800a7fc 	.word	0x0800a7fc
 8000f44:	20000de4 	.word	0x20000de4

08000f48 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != TCP_HW && modH->xTypeHW != USB_CDC_HW  && modH->xTypeHW != USART_HW_DMA )
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d00f      	beq.n	8000f7a <ModbusStart+0x32>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f60:	2b03      	cmp	r3, #3
 8000f62:	d00a      	beq.n	8000f7a <ModbusStart+0x32>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d005      	beq.n	8000f7a <ModbusStart+0x32>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f74:	2b04      	cmp	r3, #4
 8000f76:	d000      	beq.n	8000f7a <ModbusStart+0x32>
	{

		while(1); //ERROR select the type of hardware
 8000f78:	e7fe      	b.n	8000f78 <ModbusStart+0x30>
	}

	if (modH->xTypeHW == USART_HW_DMA && ENABLE_USART_DMA == 0  )
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f80:	2b04      	cmp	r3, #4
 8000f82:	d100      	bne.n	8000f86 <ModbusStart+0x3e>
	{
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
 8000f84:	e7fe      	b.n	8000f84 <ModbusStart+0x3c>
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d004      	beq.n	8000f9a <ModbusStart+0x52>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000f96:	2b04      	cmp	r3, #4
 8000f98:	d13c      	bne.n	8001014 <ModbusStart+0xcc>
	{

	      if (modH->EN_Port != NULL )
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d007      	beq.n	8000fb2 <ModbusStart+0x6a>
          {
              // return RS485 transceiver to transmit mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	68d8      	ldr	r0, [r3, #12]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	8a1b      	ldrh	r3, [r3, #16]
 8000faa:	2200      	movs	r2, #0
 8000fac:	4619      	mov	r1, r3
 8000fae:	f003 fa0d 	bl	80043cc <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regs == NULL )
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b03      	cmp	r3, #3
 8000fb8:	d105      	bne.n	8000fc6 <ModbusStart+0x7e>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d100      	bne.n	8000fc6 <ModbusStart+0x7e>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 8000fc4:	e7fe      	b.n	8000fc4 <ModbusStart+0x7c>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 8000fc6:	bf00      	nop
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f005 fa34 	bl	800643a <HAL_UART_GetState>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b20      	cmp	r3, #32
 8000fd6:	d1f7      	bne.n	8000fc8 <ModbusStart+0x80>
          }


#else
          // Receive data from serial port for Modbus using interrupt
          if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6858      	ldr	r0, [r3, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	33a6      	adds	r3, #166	; 0xa6
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f004 ff62 	bl	8005eac <HAL_UART_Receive_IT>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d000      	beq.n	8000ff0 <ModbusStart+0xa8>
          {
                while(1)
 8000fee:	e7fe      	b.n	8000fee <ModbusStart+0xa6>
                 }
          }

#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	7a1b      	ldrb	r3, [r3, #8]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d004      	beq.n	8001002 <ModbusStart+0xba>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b04      	cmp	r3, #4
 8000ffe:	d100      	bne.n	8001002 <ModbusStart+0xba>
          {
        	  while(1)
 8001000:	e7fe      	b.n	8001000 <ModbusStart+0xb8>
        	     	  //error Master ID must be zero
        	  }

          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	7a1b      	ldrb	r3, [r3, #8]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d104      	bne.n	8001014 <ModbusStart+0xcc>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b03      	cmp	r3, #3
 8001010:	d100      	bne.n	8001014 <ModbusStart+0xcc>
          {
             	  while(1)
 8001012:	e7fe      	b.n	8001012 <ModbusStart+0xca>


#endif


    modH->u8lastRec = modH->u8BufferSize = 0;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2200      	movs	r2, #0
 8001018:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f893 2093 	ldrb.w	r2, [r3, #147]	; 0x93
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f8b3 209e 	ldrh.w	r2, [r3, #158]	; 0x9e
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c

}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af02      	add	r7, sp, #8
 8001056:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8001058:	2300      	movs	r3, #0
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	e02a      	b.n	80010b4 <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 800105e:	4a1b      	ldr	r2, [pc, #108]	; (80010cc <vTimerCallbackT35+0x7c>)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001066:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	429a      	cmp	r2, r3
 800106e:	d11e      	bne.n	80010ae <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 8001070:	4a16      	ldr	r2, [pc, #88]	; (80010cc <vTimerCallbackT35+0x7c>)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b04      	cmp	r3, #4
 800107c:	d10c      	bne.n	8001098 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 800107e:	4a13      	ldr	r2, [pc, #76]	; (80010cc <vTimerCallbackT35+0x7c>)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001086:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 800108a:	2300      	movs	r3, #0
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2300      	movs	r3, #0
 8001090:	2200      	movs	r2, #0
 8001092:	2103      	movs	r1, #3
 8001094:	f008 f9b2 	bl	80093fc <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8001098:	4a0c      	ldr	r2, [pc, #48]	; (80010cc <vTimerCallbackT35+0x7c>)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a0:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 80010a4:	2300      	movs	r3, #0
 80010a6:	2203      	movs	r2, #3
 80010a8:	2100      	movs	r1, #0
 80010aa:	f007 ff49 	bl	8008f40 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3301      	adds	r3, #1
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <vTimerCallbackT35+0x80>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	461a      	mov	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4293      	cmp	r3, r2
 80010be:	dbce      	blt.n	800105e <vTimerCallbackT35+0xe>
		}

	}
}
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000de4 	.word	0x20000de4
 80010d0:	200000cc 	.word	0x200000cc

080010d4 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80010dc:	2300      	movs	r3, #0
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	e017      	b.n	8001112 <vTimerCallbackTimeout+0x3e>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 80010e2:	4a11      	ldr	r2, [pc, #68]	; (8001128 <vTimerCallbackTimeout+0x54>)
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d10b      	bne.n	800110c <vTimerCallbackTimeout+0x38>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 80010f4:	4a0c      	ldr	r2, [pc, #48]	; (8001128 <vTimerCallbackTimeout+0x54>)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fc:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 8001100:	2300      	movs	r3, #0
 8001102:	2203      	movs	r2, #3
 8001104:	f06f 0107 	mvn.w	r1, #7
 8001108:	f007 ff1a 	bl	8008f40 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	3301      	adds	r3, #1
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <vTimerCallbackTimeout+0x58>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	4293      	cmp	r3, r2
 800111c:	dbe1      	blt.n	80010e2 <vTimerCallbackTimeout+0xe>
		}

	}

}
 800111e:	bf00      	nop
 8001120:	bf00      	nop
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000de4 	.word	0x20000de4
 800112c:	200000cc 	.word	0x200000cc

08001130 <StartTaskModbusSlave>:
#endif



void StartTaskModbusSlave(void *argument)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	60fb      	str	r3, [r7, #12]
#endif

  for(;;)
  {

	modH->i8lastError = 0;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2200      	movs	r2, #0
 8001140:	749a      	strb	r2, [r3, #18]

	  }
#endif


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001148:	2b01      	cmp	r3, #1
 800114a:	d004      	beq.n	8001156 <StartTaskModbusSlave+0x26>
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001152:	2b04      	cmp	r3, #4
 8001154:	d117      	bne.n	8001186 <StartTaskModbusSlave+0x56>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 8001156:	f04f 31ff 	mov.w	r1, #4294967295
 800115a:	2001      	movs	r0, #1
 800115c:	f007 fea8 	bl	8008eb0 <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f000 fbe9 	bl	8001938 <getRxBuffer>
 8001166:	4603      	mov	r3, r0
 8001168:	f113 0f03 	cmn.w	r3, #3
 800116c:	d10b      	bne.n	8001186 <StartTaskModbusSlave+0x56>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	22fd      	movs	r2, #253	; 0xfd
 8001172:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800117a:	3301      	adds	r3, #1
 800117c:	b29a      	uxth	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  continue;
 8001184:	e0a1      	b.n	80012ca <StartTaskModbusSlave+0x19a>
	  }
	   //modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
   }

   if (modH->u8BufferSize < 7)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800118c:	2b06      	cmp	r3, #6
 800118e:	d80b      	bhi.n	80011a8 <StartTaskModbusSlave+0x78>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	22fa      	movs	r2, #250	; 0xfa
 8001194:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800119c:	3301      	adds	r3, #1
 800119e:	b29a      	uxth	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	  {
		  netconn_close(modH->newconn);
		  netconn_delete(modH->newconn);
	  }
  #endif
	  continue;
 80011a6:	e090      	b.n	80012ca <StartTaskModbusSlave+0x19a>
    }

		// check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id)   //for Modbus TCP this is not validated, user should modify accordingly if needed
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	7cda      	ldrb	r2, [r3, #19]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	7a1b      	ldrb	r3, [r3, #8]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	f040 8089 	bne.w	80012c8 <StartTaskModbusSlave+0x198>
        #endif
		continue;
	 }

	  // validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f000 fc08 	bl	80019cc <validateRequest>
 80011bc:	4603      	mov	r3, r0
 80011be:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00c      	beq.n	80011e0 <StartTaskModbusSlave+0xb0>
	{
	    if (u8exception != ERR_TIME_OUT)
		{
		    buildException( u8exception, modH);
 80011c6:	7afb      	ldrb	r3, [r7, #11]
 80011c8:	68f9      	ldr	r1, [r7, #12]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 fda0 	bl	8001d10 <buildException>
			sendTxBuffer(modH);
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f000 fdbb 	bl	8001d4c <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 80011d6:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	749a      	strb	r2, [r3, #18]
		{
		    netconn_close(modH->newconn);
		  	netconn_delete(modH->newconn);
		}
        #endif
		continue;
 80011de:	e074      	b.n	80012ca <StartTaskModbusSlave+0x19a>
	 }

	 modH->i8lastError = 0;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	2200      	movs	r2, #0
 80011e4:	749a      	strb	r2, [r3, #18]
	 xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80011ec:	f04f 31ff 	mov.w	r1, #4294967295
 80011f0:	4618      	mov	r0, r3
 80011f2:	f006 fb43 	bl	800787c <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	7d1b      	ldrb	r3, [r3, #20]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	2b0f      	cmp	r3, #15
 80011fe:	d859      	bhi.n	80012b4 <StartTaskModbusSlave+0x184>
 8001200:	a201      	add	r2, pc, #4	; (adr r2, 8001208 <StartTaskModbusSlave+0xd8>)
 8001202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001206:	bf00      	nop
 8001208:	08001249 	.word	0x08001249
 800120c:	08001249 	.word	0x08001249
 8001210:	0800125b 	.word	0x0800125b
 8001214:	0800125b 	.word	0x0800125b
 8001218:	0800126d 	.word	0x0800126d
 800121c:	0800127f 	.word	0x0800127f
 8001220:	080012b5 	.word	0x080012b5
 8001224:	080012b5 	.word	0x080012b5
 8001228:	080012b5 	.word	0x080012b5
 800122c:	080012b5 	.word	0x080012b5
 8001230:	080012b5 	.word	0x080012b5
 8001234:	080012b5 	.word	0x080012b5
 8001238:	080012b5 	.word	0x080012b5
 800123c:	080012b5 	.word	0x080012b5
 8001240:	08001291 	.word	0x08001291
 8001244:	080012a3 	.word	0x080012a3
	 {
			case MB_FC_READ_COILS:
			case MB_FC_READ_DISCRETE_INPUT:
				modH->i8state = process_FC1(modH);
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f000 fe0f 	bl	8001e6c <process_FC1>
 800124e:	4603      	mov	r3, r0
 8001250:	461a      	mov	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 8001258:	e02d      	b.n	80012b6 <StartTaskModbusSlave+0x186>
			case MB_FC_READ_INPUT_REGISTER:
			case MB_FC_READ_REGISTERS :
				modH->i8state = process_FC3(modH);
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f000 febb 	bl	8001fd6 <process_FC3>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 800126a:	e024      	b.n	80012b6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_COIL:
				modH->i8state = process_FC5(modH);
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	f000 ff1d 	bl	80020ac <process_FC5>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 800127c:	e01b      	b.n	80012b6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_REGISTER :
				modH->i8state = process_FC6(modH);
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f000 ff6d 	bl	800215e <process_FC6>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 800128e:	e012      	b.n	80012b6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_COILS:
				modH->i8state = process_FC15(modH);
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 ff96 	bl	80021c2 <process_FC15>
 8001296:	4603      	mov	r3, r0
 8001298:	461a      	mov	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 80012a0:	e009      	b.n	80012b6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_REGISTERS :
				modH->i8state = process_FC16(modH);
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f001 f81b 	bl	80022de <process_FC16>
 80012a8:	4603      	mov	r3, r0
 80012aa:	461a      	mov	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 80012b2:	e000      	b.n	80012b6 <StartTaskModbusSlave+0x186>
			default:
				break;
 80012b4:	bf00      	nop
	    netconn_close(modH->newconn);
	  	netconn_delete(modH->newconn);
	 }
   #endif

	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 80012bc:	2300      	movs	r3, #0
 80012be:	2200      	movs	r2, #0
 80012c0:	2100      	movs	r1, #0
 80012c2:	f006 f865 	bl	8007390 <xQueueGenericSend>

	 continue;
 80012c6:	e000      	b.n	80012ca <StartTaskModbusSlave+0x19a>
		continue;
 80012c8:	bf00      	nop
  {
 80012ca:	e737      	b.n	800113c <StartTaskModbusSlave+0xc>

080012cc <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 80012cc:	b084      	sub	sp, #16
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b084      	sub	sp, #16
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	f107 001c 	add.w	r0, r7, #28
 80012da:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80012e8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ec:	4618      	mov	r0, r3
 80012ee:	f006 fac5 	bl	800787c <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	7a1b      	ldrb	r3, [r3, #8]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SendQuery+0x32>
 80012fa:	23ff      	movs	r3, #255	; 0xff
 80012fc:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f993 30a7 	ldrsb.w	r3, [r3, #167]	; 0xa7
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SendQuery+0x40>
 8001308:	23fe      	movs	r3, #254	; 0xfe
 800130a:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 800130c:	7f3b      	ldrb	r3, [r7, #28]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <SendQuery+0x4c>
 8001312:	7f3b      	ldrb	r3, [r7, #28]
 8001314:	2bf7      	cmp	r3, #247	; 0xf7
 8001316:	d901      	bls.n	800131c <SendQuery+0x50>
 8001318:	23f7      	movs	r3, #247	; 0xf7
 800131a:	73bb      	strb	r3, [r7, #14]

	if(error)
 800131c:	7bbb      	ldrb	r3, [r7, #14]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d00e      	beq.n	8001340 <SendQuery+0x74>
	{
		 modH->i8lastError = error;
 8001322:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8001330:	2300      	movs	r3, #0
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	f006 f82b 	bl	8007390 <xQueueGenericSend>
		 return error;
 800133a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800133e:	e129      	b.n	8001594 <SendQuery+0x2c8>
	}


	modH->u16regs = telegram.u16reg;
 8001340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 8001348:	7f3a      	ldrb	r2, [r7, #28]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 800134e:	7f7a      	ldrb	r2, [r7, #29]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8001354:	8bfb      	ldrh	r3, [r7, #30]
 8001356:	0a1b      	lsrs	r3, r3, #8
 8001358:	b29b      	uxth	r3, r3
 800135a:	b2da      	uxtb	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 8001360:	8bfb      	ldrh	r3, [r7, #30]
 8001362:	b2da      	uxtb	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8001368:	7f7b      	ldrb	r3, [r7, #29]
 800136a:	3b01      	subs	r3, #1
 800136c:	2b0f      	cmp	r3, #15
 800136e:	f200 80fe 	bhi.w	800156e <SendQuery+0x2a2>
 8001372:	a201      	add	r2, pc, #4	; (adr r2, 8001378 <SendQuery+0xac>)
 8001374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001378:	080013b9 	.word	0x080013b9
 800137c:	080013b9 	.word	0x080013b9
 8001380:	080013b9 	.word	0x080013b9
 8001384:	080013b9 	.word	0x080013b9
 8001388:	080013d7 	.word	0x080013d7
 800138c:	080013f9 	.word	0x080013f9
 8001390:	0800156f 	.word	0x0800156f
 8001394:	0800156f 	.word	0x0800156f
 8001398:	0800156f 	.word	0x0800156f
 800139c:	0800156f 	.word	0x0800156f
 80013a0:	0800156f 	.word	0x0800156f
 80013a4:	0800156f 	.word	0x0800156f
 80013a8:	0800156f 	.word	0x0800156f
 80013ac:	0800156f 	.word	0x0800156f
 80013b0:	0800141b 	.word	0x0800141b
 80013b4:	080014d9 	.word	0x080014d9
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 80013b8:	8c3b      	ldrh	r3, [r7, #32]
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b29b      	uxth	r3, r3
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 80013c4:	8c3b      	ldrh	r3, [r7, #32]
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2206      	movs	r2, #6
 80013d0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 80013d4:	e0cb      	b.n	800156e <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 80013d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <SendQuery+0x116>
 80013de:	22ff      	movs	r2, #255	; 0xff
 80013e0:	e000      	b.n	80013e4 <SendQuery+0x118>
 80013e2:	2200      	movs	r2, #0
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2206      	movs	r2, #6
 80013f2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 80013f6:	e0ba      	b.n	800156e <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 80013f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	0a1b      	lsrs	r3, r3, #8
 80013fe:	b29b      	uxth	r3, r3
 8001400:	b2da      	uxtb	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 8001406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	b2da      	uxtb	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2206      	movs	r2, #6
 8001414:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8001418:	e0a9      	b.n	800156e <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 800141a:	8c3b      	ldrh	r3, [r7, #32]
 800141c:	091b      	lsrs	r3, r3, #4
 800141e:	b29b      	uxth	r3, r3
 8001420:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 8001422:	7a7b      	ldrb	r3, [r7, #9]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8001428:	8c3b      	ldrh	r3, [r7, #32]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	b29b      	uxth	r3, r3
 8001430:	2b00      	cmp	r3, #0
 8001432:	d005      	beq.n	8001440 <SendQuery+0x174>
	    {
	        u8bytesno++;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	3301      	adds	r3, #1
 8001438:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 800143a:	7a7b      	ldrb	r3, [r7, #9]
 800143c:	3301      	adds	r3, #1
 800143e:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8001440:	8c3b      	ldrh	r3, [r7, #32]
 8001442:	0a1b      	lsrs	r3, r3, #8
 8001444:	b29b      	uxth	r3, r3
 8001446:	b2da      	uxtb	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800144c:	8c3b      	ldrh	r3, [r7, #32]
 800144e:	b2da      	uxtb	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7bfa      	ldrb	r2, [r7, #15]
 8001458:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2207      	movs	r2, #7
 800145e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 8001462:	2300      	movs	r3, #0
 8001464:	81bb      	strh	r3, [r7, #12]
 8001466:	e031      	b.n	80014cc <SendQuery+0x200>
	    {
	        if(i%2)
 8001468:	89bb      	ldrh	r3, [r7, #12]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	b29b      	uxth	r3, r3
 8001470:	2b00      	cmp	r3, #0
 8001472:	d00f      	beq.n	8001494 <SendQuery+0x1c8>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 8001474:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001476:	89bb      	ldrh	r3, [r7, #12]
 8001478:	085b      	lsrs	r3, r3, #1
 800147a:	b29b      	uxth	r3, r3
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	4413      	add	r3, r2
 8001480:	881a      	ldrh	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001488:	4619      	mov	r1, r3
 800148a:	b2d2      	uxtb	r2, r2
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	440b      	add	r3, r1
 8001490:	74da      	strb	r2, [r3, #19]
 8001492:	e010      	b.n	80014b6 <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 8001494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001496:	89bb      	ldrh	r3, [r7, #12]
 8001498:	085b      	lsrs	r3, r3, #1
 800149a:	b29b      	uxth	r3, r3
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	4413      	add	r3, r2
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80014ac:	4619      	mov	r1, r3
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	440b      	add	r3, r1
 80014b4:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80014bc:	3301      	adds	r3, #1
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 80014c6:	89bb      	ldrh	r3, [r7, #12]
 80014c8:	3301      	adds	r3, #1
 80014ca:	81bb      	strh	r3, [r7, #12]
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	89ba      	ldrh	r2, [r7, #12]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d3c8      	bcc.n	8001468 <SendQuery+0x19c>
	    }
	    break;
 80014d6:	e04a      	b.n	800156e <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 80014d8:	8c3b      	ldrh	r3, [r7, #32]
 80014da:	0a1b      	lsrs	r3, r3, #8
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 80014e4:	8c3b      	ldrh	r3, [r7, #32]
 80014e6:	b2da      	uxtb	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 80014ec:	8c3b      	ldrh	r3, [r7, #32]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2207      	movs	r2, #7
 80014fc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8001500:	2300      	movs	r3, #0
 8001502:	817b      	strh	r3, [r7, #10]
 8001504:	e02e      	b.n	8001564 <SendQuery+0x298>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 8001506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001508:	897b      	ldrh	r3, [r7, #10]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4413      	add	r3, r2
 800150e:	881b      	ldrh	r3, [r3, #0]
 8001510:	0a1b      	lsrs	r3, r3, #8
 8001512:	b29a      	uxth	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800151a:	4619      	mov	r1, r3
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	440b      	add	r3, r1
 8001522:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800152a:	3301      	adds	r3, #1
 800152c:	b2da      	uxtb	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 8001534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001536:	897b      	ldrh	r3, [r7, #10]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	881a      	ldrh	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001544:	4619      	mov	r1, r3
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	440b      	add	r3, r1
 800154c:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001554:	3301      	adds	r3, #1
 8001556:	b2da      	uxtb	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800155e:	897b      	ldrh	r3, [r7, #10]
 8001560:	3301      	adds	r3, #1
 8001562:	817b      	strh	r3, [r7, #10]
 8001564:	8c3b      	ldrh	r3, [r7, #32]
 8001566:	897a      	ldrh	r2, [r7, #10]
 8001568:	429a      	cmp	r2, r3
 800156a:	d3cc      	bcc.n	8001506 <SendQuery+0x23a>
	    }
	    break;
 800156c:	bf00      	nop
	}

	sendTxBuffer(modH);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f000 fbec 	bl	8001d4c <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 800157a:	2300      	movs	r3, #0
 800157c:	2200      	movs	r2, #0
 800157e:	2100      	movs	r1, #0
 8001580:	f005 ff06 	bl	8007390 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2201      	movs	r2, #1
 8001588:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
	modH->i8lastError = 0;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	749a      	strb	r2, [r3, #18]
	return 0;
 8001592:	2300      	movs	r3, #0


}
 8001594:	4618      	mov	r0, r3
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800159e:	b004      	add	sp, #16
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop

080015a4 <StartTaskModbusMaster>:
}

#endif

void StartTaskModbusMaster(void *argument)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08c      	sub	sp, #48	; 0x30
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 80015b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80015b6:	f107 010c 	add.w	r1, r7, #12
 80015ba:	f04f 32ff 	mov.w	r2, #4294967295
 80015be:	4618      	mov	r0, r3
 80015c0:	f006 f87c 	bl	80076bc <xQueueReceive>
       /* Block until a Modbus Frame arrives or query timeouts*/
   	   ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
#else
     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	f107 030c 	add.w	r3, r7, #12
 80015cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015d0:	f7ff fe7c 	bl	80012cc <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80015d4:	f04f 31ff 	mov.w	r1, #4294967295
 80015d8:	2001      	movs	r0, #1
 80015da:	f007 fc69 	bl	8008eb0 <ulTaskNotifyTake>
 80015de:	6238      	str	r0, [r7, #32]

#endif

	  // notify the task the request timeout
      modH->i8lastError = 0;
 80015e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e2:	2200      	movs	r2, #0
 80015e4:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 80015e6:	6a3b      	ldr	r3, [r7, #32]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d018      	beq.n	800161e <StartTaskModbusMaster+0x7a>
      {
    	  modH->i8state = COM_IDLE;
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
    	  modH->i8lastError = ERR_TIME_OUT;
 80015f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f6:	22f8      	movs	r2, #248	; 0xf8
 80015f8:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 80015fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fc:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001600:	3301      	adds	r3, #1
 8001602:	b29a      	uxth	r2, r3
 8001604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001606:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800160a:	69b8      	ldr	r0, [r7, #24]
 800160c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001612:	4619      	mov	r1, r3
 8001614:	2300      	movs	r3, #0
 8001616:	2203      	movs	r2, #3
 8001618:	f007 fc92 	bl	8008f40 <xTaskGenericNotify>
    	  continue;
 800161c:	e097      	b.n	800174e <StartTaskModbusMaster+0x1aa>
      {
    	  getRxBuffer(modH);
      }

#else
      getRxBuffer(modH);
 800161e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001620:	f000 f98a 	bl	8001938 <getRxBuffer>
#endif



	  if ( modH->u8BufferSize < 6){
 8001624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001626:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800162a:	2b05      	cmp	r3, #5
 800162c:	d818      	bhi.n	8001660 <StartTaskModbusMaster+0xbc>

		  modH->i8state = COM_IDLE;
 800162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001630:	2200      	movs	r2, #0
 8001632:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
		  modH->i8lastError = ERR_BAD_SIZE;
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	22fa      	movs	r2, #250	; 0xfa
 800163a:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 800163c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001642:	3301      	adds	r3, #1
 8001644:	b29a      	uxth	r2, r3
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800164c:	69b8      	ldr	r0, [r7, #24]
 800164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001650:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001654:	4619      	mov	r1, r3
 8001656:	2300      	movs	r3, #0
 8001658:	2203      	movs	r2, #3
 800165a:	f007 fc71 	bl	8008f40 <xTaskGenericNotify>
		  continue;
 800165e:	e076      	b.n	800174e <StartTaskModbusMaster+0x1aa>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8001660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001662:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 8001666:	2300      	movs	r3, #0
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	2300      	movs	r3, #0
 800166c:	2200      	movs	r2, #0
 800166e:	2103      	movs	r1, #3
 8001670:	f007 fec4 	bl	80093fc <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8001674:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001676:	f000 f8f1 	bl	800185c <validateAnswer>
 800167a:	4603      	mov	r3, r0
 800167c:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 800167e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d010      	beq.n	80016a8 <StartTaskModbusMaster+0x104>
	  {
		 modH->i8state = COM_IDLE;
 8001686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001688:	2200      	movs	r2, #0
 800168a:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
         modH->i8lastError = u8exception;
 800168e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001690:	7ffa      	ldrb	r2, [r7, #31]
 8001692:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8001694:	69b8      	ldr	r0, [r7, #24]
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800169c:	4619      	mov	r1, r3
 800169e:	2300      	movs	r3, #0
 80016a0:	2203      	movs	r2, #3
 80016a2:	f007 fc4d 	bl	8008f40 <xTaskGenericNotify>
	     continue;
 80016a6:	e052      	b.n	800174e <StartTaskModbusMaster+0x1aa>
	  }

	  modH->i8lastError = u8exception;
 80016a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016aa:	7ffa      	ldrb	r2, [r7, #31]
 80016ac:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80016b4:	f04f 31ff 	mov.w	r1, #4294967295
 80016b8:	4618      	mov	r0, r3
 80016ba:	f006 f8df 	bl	800787c <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	7d1b      	ldrb	r3, [r3, #20]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	2b0f      	cmp	r3, #15
 80016c6:	d82b      	bhi.n	8001720 <StartTaskModbusMaster+0x17c>
 80016c8:	a201      	add	r2, pc, #4	; (adr r2, 80016d0 <StartTaskModbusMaster+0x12c>)
 80016ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ce:	bf00      	nop
 80016d0:	08001711 	.word	0x08001711
 80016d4:	08001711 	.word	0x08001711
 80016d8:	08001719 	.word	0x08001719
 80016dc:	08001719 	.word	0x08001719
 80016e0:	08001721 	.word	0x08001721
 80016e4:	08001721 	.word	0x08001721
 80016e8:	08001721 	.word	0x08001721
 80016ec:	08001721 	.word	0x08001721
 80016f0:	08001721 	.word	0x08001721
 80016f4:	08001721 	.word	0x08001721
 80016f8:	08001721 	.word	0x08001721
 80016fc:	08001721 	.word	0x08001721
 8001700:	08001721 	.word	0x08001721
 8001704:	08001721 	.word	0x08001721
 8001708:	08001721 	.word	0x08001721
 800170c:	08001721 	.word	0x08001721
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 8001710:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001712:	f000 f81d 	bl	8001750 <get_FC1>
	      break;
 8001716:	e004      	b.n	8001722 <StartTaskModbusMaster+0x17e>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 8001718:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800171a:	f000 f870 	bl	80017fe <get_FC3>
	      break;
 800171e:	e000      	b.n	8001722 <StartTaskModbusMaster+0x17e>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8001720:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	2200      	movs	r2, #0
 8001726:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7

	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8001730:	2300      	movs	r3, #0
 8001732:	2200      	movs	r2, #0
 8001734:	2100      	movs	r1, #0
 8001736:	f005 fe2b 	bl	8007390 <xQueueGenericSend>
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800173a:	69b8      	ldr	r0, [r7, #24]
 800173c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001742:	4619      	mov	r1, r3
 8001744:	2300      	movs	r3, #0
 8001746:	2203      	movs	r2, #3
 8001748:	f007 fbfa 	bl	8008f40 <xTaskGenericNotify>
	  continue;
 800174c:	bf00      	nop
  {
 800174e:	e72f      	b.n	80015b0 <StartTaskModbusMaster+0xc>

08001750 <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8001758:	2303      	movs	r3, #3
 800175a:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
 8001760:	e043      	b.n	80017ea <get_FC1+0x9a>

        if(i%2)
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d01c      	beq.n	80017a8 <get_FC1+0x58>
        {
        	modH->u16regs[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regs[i/2]));
 800176e:	7bfa      	ldrb	r2, [r7, #15]
 8001770:	7bbb      	ldrb	r3, [r7, #14]
 8001772:	4413      	add	r3, r2
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	4413      	add	r3, r2
 8001778:	7cd8      	ldrb	r0, [r3, #19]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	085b      	lsrs	r3, r3, #1
 8001784:	b2db      	uxtb	r3, r3
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	4413      	add	r3, r2
 800178a:	881b      	ldrh	r3, [r3, #0]
 800178c:	b2d9      	uxtb	r1, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	085b      	lsrs	r3, r3, #1
 8001798:	b2db      	uxtb	r3, r3
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	18d4      	adds	r4, r2, r3
 800179e:	f000 fa5f 	bl	8001c60 <word>
 80017a2:	4603      	mov	r3, r0
 80017a4:	8023      	strh	r3, [r4, #0]
 80017a6:	e01d      	b.n	80017e4 <get_FC1+0x94>
        }
        else
        {

        	modH->u16regs[i/2]= word(highByte(modH->u16regs[i/2]), modH->u8Buffer[i+u8byte]);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	085b      	lsrs	r3, r3, #1
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b2d8      	uxtb	r0, r3
 80017c0:	7bfa      	ldrb	r2, [r7, #15]
 80017c2:	7bbb      	ldrb	r3, [r7, #14]
 80017c4:	4413      	add	r3, r2
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	7cd9      	ldrb	r1, [r3, #19]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	085b      	lsrs	r3, r3, #1
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	18d4      	adds	r4, r2, r3
 80017dc:	f000 fa40 	bl	8001c60 <word>
 80017e0:	4603      	mov	r3, r0
 80017e2:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	3301      	adds	r3, #1
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	7d5b      	ldrb	r3, [r3, #21]
 80017ee:	7bfa      	ldrb	r2, [r7, #15]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d3b6      	bcc.n	8001762 <get_FC1+0x12>
        }

     }
}
 80017f4:	bf00      	nop
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd90      	pop	{r4, r7, pc}

080017fe <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 80017fe:	b590      	push	{r4, r7, lr}
 8001800:	b085      	sub	sp, #20
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8001806:	2303      	movs	r3, #3
 8001808:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800180a:	2300      	movs	r3, #0
 800180c:	73bb      	strb	r3, [r7, #14]
 800180e:	e018      	b.n	8001842 <get_FC3+0x44>
    {
    	modH->u16regs[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	7cd8      	ldrb	r0, [r3, #19]
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	3301      	adds	r3, #1
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	4413      	add	r3, r2
 8001820:	7cd9      	ldrb	r1, [r3, #19]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001828:	7bbb      	ldrb	r3, [r7, #14]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	18d4      	adds	r4, r2, r3
 800182e:	f000 fa17 	bl	8001c60 <word>
 8001832:	4603      	mov	r3, r0
 8001834:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	3302      	adds	r3, #2
 800183a:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800183c:	7bbb      	ldrb	r3, [r7, #14]
 800183e:	3301      	adds	r3, #1
 8001840:	73bb      	strb	r3, [r7, #14]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	7d5b      	ldrb	r3, [r3, #21]
 8001846:	085b      	lsrs	r3, r3, #1
 8001848:	b2db      	uxtb	r3, r3
 800184a:	7bba      	ldrb	r2, [r7, #14]
 800184c:	429a      	cmp	r2, r3
 800184e:	d3df      	bcc.n	8001810 <get_FC3+0x12>
    }
}
 8001850:	bf00      	nop
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bd90      	pop	{r4, r7, pc}
	...

0800185c <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
#if ENABLE_TCP ==1
	if(modH->xTypeHW != TCP_HW)
	{
#endif
	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800186a:	3b02      	subs	r3, #2
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	4413      	add	r3, r2
 8001870:	7cdb      	ldrb	r3, [r3, #19]
 8001872:	021b      	lsls	r3, r3, #8
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8001874:	b21a      	sxth	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800187c:	3b01      	subs	r3, #1
 800187e:	6879      	ldr	r1, [r7, #4]
 8001880:	440b      	add	r3, r1
 8001882:	7cdb      	ldrb	r3, [r3, #19]
 8001884:	b21b      	sxth	r3, r3
 8001886:	4313      	orrs	r3, r2
 8001888:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 800188a:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f103 0213 	add.w	r2, r3, #19
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001898:	3b02      	subs	r3, #2
 800189a:	b2db      	uxtb	r3, r3
 800189c:	4619      	mov	r1, r3
 800189e:	4610      	mov	r0, r2
 80018a0:	f000 f9f0 	bl	8001c84 <calcCRC>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461a      	mov	r2, r3
 80018a8:	89bb      	ldrh	r3, [r7, #12]
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d009      	beq.n	80018c2 <validateAnswer+0x66>
    {
    	modH->u16errCnt ++;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80018b4:	3301      	adds	r3, #1
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_BAD_CRC;
 80018be:	23fc      	movs	r3, #252	; 0xfc
 80018c0:	e034      	b.n	800192c <validateAnswer+0xd0>
	}
#endif


    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	7d1b      	ldrb	r3, [r3, #20]
 80018c6:	b25b      	sxtb	r3, r3
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	da09      	bge.n	80018e0 <validateAnswer+0x84>
    {
    	modH->u16errCnt ++;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80018d2:	3301      	adds	r3, #1
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_EXCEPTION;
 80018dc:	23fb      	movs	r3, #251	; 0xfb
 80018de:	e025      	b.n	800192c <validateAnswer+0xd0>
    }

    // check fct code
    bool isSupported = false;
 80018e0:	2300      	movs	r3, #0
 80018e2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	73bb      	strb	r3, [r7, #14]
 80018e8:	e00c      	b.n	8001904 <validateAnswer+0xa8>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 80018ea:	7bbb      	ldrb	r3, [r7, #14]
 80018ec:	4a11      	ldr	r2, [pc, #68]	; (8001934 <validateAnswer+0xd8>)
 80018ee:	5cd2      	ldrb	r2, [r2, r3]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7d1b      	ldrb	r3, [r3, #20]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d102      	bne.n	80018fe <validateAnswer+0xa2>
        {
            isSupported = 1;
 80018f8:	2301      	movs	r3, #1
 80018fa:	73fb      	strb	r3, [r7, #15]
            break;
 80018fc:	e005      	b.n	800190a <validateAnswer+0xae>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 80018fe:	7bbb      	ldrb	r3, [r7, #14]
 8001900:	3301      	adds	r3, #1
 8001902:	73bb      	strb	r3, [r7, #14]
 8001904:	7bbb      	ldrb	r3, [r7, #14]
 8001906:	2b07      	cmp	r3, #7
 8001908:	d9ef      	bls.n	80018ea <validateAnswer+0x8e>
        }
    }
    if (!isSupported)
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	f083 0301 	eor.w	r3, r3, #1
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d009      	beq.n	800192a <validateAnswer+0xce>
    {
    	modH->u16errCnt ++;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800191c:	3301      	adds	r3, #1
 800191e:	b29a      	uxth	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return EXC_FUNC_CODE;
 8001926:	2301      	movs	r3, #1
 8001928:	e000      	b.n	800192c <validateAnswer+0xd0>
    }

    return 0; // OK, no exception code thrown
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	0800a80c 	.word	0x0800a80c

08001938 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001946:	2b01      	cmp	r3, #1
 8001948:	d104      	bne.n	8001954 <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	4618      	mov	r0, r3
 8001950:	f004 fadc 	bl	8005f0c <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 800195a:	2b00      	cmp	r3, #0
 800195c:	d008      	beq.n	8001970 <getRxBuffer+0x38>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	33bc      	adds	r3, #188	; 0xbc
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fa34 	bl	8000dd0 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 8001968:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 800196c:	81fb      	strh	r3, [r7, #14]
 800196e:	e019      	b.n	80019a4 <getRxBuffer+0x6c>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3313      	adds	r3, #19
 800197a:	4619      	mov	r1, r3
 800197c:	4610      	mov	r0, r2
 800197e:	f7ff f9c1 	bl	8000d04 <RingGetAllBytes>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
		modH->u16InCnt++;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8001992:	3301      	adds	r3, #1
 8001994:	b29a      	uxth	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		i16result = modH->u8BufferSize;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80019a2:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d107      	bne.n	80019be <getRxBuffer+0x86>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6858      	ldr	r0, [r3, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	33a6      	adds	r3, #166	; 0xa6
 80019b6:	2201      	movs	r2, #1
 80019b8:	4619      	mov	r1, r3
 80019ba:	f004 fa77 	bl	8005eac <HAL_UART_Receive_IT>
	}

    return i16result;
 80019be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	    		return ERR_BAD_CRC;
	    		}
	    }
#else
	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80019da:	3b02      	subs	r3, #2
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	4413      	add	r3, r2
 80019e0:	7cdb      	ldrb	r3, [r3, #19]
 80019e2:	021b      	lsls	r3, r3, #8
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 80019e4:	b21a      	sxth	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80019ec:	3b01      	subs	r3, #1
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	440b      	add	r3, r1
 80019f2:	7cdb      	ldrb	r3, [r3, #19]
 80019f4:	b21b      	sxth	r3, r3
 80019f6:	4313      	orrs	r3, r2
 80019f8:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 80019fa:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f103 0213 	add.w	r2, r3, #19
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001a08:	3b02      	subs	r3, #2
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4610      	mov	r0, r2
 8001a10:	f000 f938 	bl	8001c84 <calcCRC>
 8001a14:	4603      	mov	r3, r0
 8001a16:	461a      	mov	r2, r3
 8001a18:	893b      	ldrh	r3, [r7, #8]
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d009      	beq.n	8001a32 <validateRequest+0x66>
	    {
	       		modH->u16errCnt ++;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001a24:	3301      	adds	r3, #1
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	       		return ERR_BAD_CRC;
 8001a2e:	23fc      	movs	r3, #252	; 0xfc
 8001a30:	e10f      	b.n	8001c52 <validateRequest+0x286>


#endif

	    // check fct code
	    bool isSupported = false;
 8001a32:	2300      	movs	r3, #0
 8001a34:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	73bb      	strb	r3, [r7, #14]
 8001a3a:	e00c      	b.n	8001a56 <validateRequest+0x8a>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8001a3c:	7bbb      	ldrb	r3, [r7, #14]
 8001a3e:	4a87      	ldr	r2, [pc, #540]	; (8001c5c <validateRequest+0x290>)
 8001a40:	5cd2      	ldrb	r2, [r2, r3]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7d1b      	ldrb	r3, [r3, #20]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d102      	bne.n	8001a50 <validateRequest+0x84>
	        {
	            isSupported = 1;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	73fb      	strb	r3, [r7, #15]
	            break;
 8001a4e:	e005      	b.n	8001a5c <validateRequest+0x90>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8001a50:	7bbb      	ldrb	r3, [r7, #14]
 8001a52:	3301      	adds	r3, #1
 8001a54:	73bb      	strb	r3, [r7, #14]
 8001a56:	7bbb      	ldrb	r3, [r7, #14]
 8001a58:	2b07      	cmp	r3, #7
 8001a5a:	d9ef      	bls.n	8001a3c <validateRequest+0x70>
	        }
	    }
	    if (!isSupported)
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	f083 0301 	eor.w	r3, r3, #1
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d009      	beq.n	8001a7c <validateRequest+0xb0>
	    {
	    	modH->u16errCnt ++;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001a6e:	3301      	adds	r3, #1
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	        return EXC_FUNC_CODE;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e0ea      	b.n	8001c52 <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	7d1b      	ldrb	r3, [r3, #20]
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	2b0f      	cmp	r3, #15
 8001a8c:	f200 80e0 	bhi.w	8001c50 <validateRequest+0x284>
 8001a90:	a201      	add	r2, pc, #4	; (adr r2, 8001a98 <validateRequest+0xcc>)
 8001a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a96:	bf00      	nop
 8001a98:	08001ad9 	.word	0x08001ad9
 8001a9c:	08001ad9 	.word	0x08001ad9
 8001aa0:	08001bf1 	.word	0x08001bf1
 8001aa4:	08001bf1 	.word	0x08001bf1
 8001aa8:	08001b85 	.word	0x08001b85
 8001aac:	08001bcd 	.word	0x08001bcd
 8001ab0:	08001c51 	.word	0x08001c51
 8001ab4:	08001c51 	.word	0x08001c51
 8001ab8:	08001c51 	.word	0x08001c51
 8001abc:	08001c51 	.word	0x08001c51
 8001ac0:	08001c51 	.word	0x08001c51
 8001ac4:	08001c51 	.word	0x08001c51
 8001ac8:	08001c51 	.word	0x08001c51
 8001acc:	08001c51 	.word	0x08001c51
 8001ad0:	08001ad9 	.word	0x08001ad9
 8001ad4:	08001bf1 	.word	0x08001bf1
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7d5a      	ldrb	r2, [r3, #21]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	7d9b      	ldrb	r3, [r3, #22]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	f000 f8bc 	bl	8001c60 <word>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	091b      	lsrs	r3, r3, #4
 8001aec:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	7dda      	ldrb	r2, [r3, #23]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	7e1b      	ldrb	r3, [r3, #24]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4610      	mov	r0, r2
 8001afa:	f000 f8b1 	bl	8001c60 <word>
 8001afe:	4603      	mov	r3, r0
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7dda      	ldrb	r2, [r3, #23]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7e1b      	ldrb	r3, [r3, #24]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4610      	mov	r0, r2
 8001b10:	f000 f8a6 	bl	8001c60 <word>
 8001b14:	4603      	mov	r3, r0
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d002      	beq.n	8001b26 <validateRequest+0x15a>
 8001b20:	897b      	ldrh	r3, [r7, #10]
 8001b22:	3301      	adds	r3, #1
 8001b24:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regsize) return EXC_ADDR_RANGE;
 8001b26:	89ba      	ldrh	r2, [r7, #12]
 8001b28:	897b      	ldrh	r3, [r7, #10]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	; 0xa4
 8001b32:	4293      	cmp	r3, r2
 8001b34:	dd01      	ble.n	8001b3a <validateRequest+0x16e>
 8001b36:	2302      	movs	r3, #2
 8001b38:	e08b      	b.n	8001c52 <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	7dda      	ldrb	r2, [r3, #23]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	7e1b      	ldrb	r3, [r3, #24]
 8001b42:	4619      	mov	r1, r3
 8001b44:	4610      	mov	r0, r2
 8001b46:	f000 f88b 	bl	8001c60 <word>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	08db      	lsrs	r3, r3, #3
 8001b4e:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	7dda      	ldrb	r2, [r3, #23]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	7e1b      	ldrb	r3, [r3, #24]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4610      	mov	r0, r2
 8001b5c:	f000 f880 	bl	8001c60 <word>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <validateRequest+0x1a6>
 8001b6c:	897b      	ldrh	r3, [r7, #10]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 8001b72:	897b      	ldrh	r3, [r7, #10]
 8001b74:	3305      	adds	r3, #5
 8001b76:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 8001b78:	897b      	ldrh	r3, [r7, #10]
 8001b7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b7e:	d960      	bls.n	8001c42 <validateRequest+0x276>
 8001b80:	2303      	movs	r3, #3
 8001b82:	e066      	b.n	8001c52 <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	7d5a      	ldrb	r2, [r3, #21]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	7d9b      	ldrb	r3, [r3, #22]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4610      	mov	r0, r2
 8001b90:	f000 f866 	bl	8001c60 <word>
 8001b94:	4603      	mov	r3, r0
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	7d5a      	ldrb	r2, [r3, #21]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	7d9b      	ldrb	r3, [r3, #22]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	f000 f85b 	bl	8001c60 <word>
 8001baa:	4603      	mov	r3, r0
 8001bac:	f003 030f 	and.w	r3, r3, #15
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d002      	beq.n	8001bbc <validateRequest+0x1f0>
 8001bb6:	89bb      	ldrh	r3, [r7, #12]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH->u16regsize) return EXC_ADDR_RANGE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8001bc2:	89ba      	ldrh	r2, [r7, #12]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d93e      	bls.n	8001c46 <validateRequest+0x27a>
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e042      	b.n	8001c52 <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7d5a      	ldrb	r2, [r3, #21]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	7d9b      	ldrb	r3, [r3, #22]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	f000 f842 	bl	8001c60 <word>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8001be6:	89ba      	ldrh	r2, [r7, #12]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d92e      	bls.n	8001c4a <validateRequest+0x27e>
 8001bec:	2302      	movs	r3, #2
 8001bee:	e030      	b.n	8001c52 <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	7d5a      	ldrb	r2, [r3, #21]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	7d9b      	ldrb	r3, [r3, #22]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f000 f830 	bl	8001c60 <word>
 8001c00:	4603      	mov	r3, r0
 8001c02:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	7dda      	ldrb	r2, [r3, #23]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7e1b      	ldrb	r3, [r3, #24]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	f000 f826 	bl	8001c60 <word>
 8001c14:	4603      	mov	r3, r0
 8001c16:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regsize) return EXC_ADDR_RANGE;
 8001c18:	89ba      	ldrh	r2, [r7, #12]
 8001c1a:	897b      	ldrh	r3, [r7, #10]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	; 0xa4
 8001c24:	4293      	cmp	r3, r2
 8001c26:	dd01      	ble.n	8001c2c <validateRequest+0x260>
 8001c28:	2302      	movs	r3, #2
 8001c2a:	e012      	b.n	8001c52 <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 8001c2c:	897b      	ldrh	r3, [r7, #10]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	3305      	adds	r3, #5
 8001c34:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 8001c36:	897b      	ldrh	r3, [r7, #10]
 8001c38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c3c:	d907      	bls.n	8001c4e <validateRequest+0x282>
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e007      	b.n	8001c52 <validateRequest+0x286>
	        break;
 8001c42:	bf00      	nop
 8001c44:	e004      	b.n	8001c50 <validateRequest+0x284>
	        break;
 8001c46:	bf00      	nop
 8001c48:	e002      	b.n	8001c50 <validateRequest+0x284>
	        break;
 8001c4a:	bf00      	nop
 8001c4c:	e000      	b.n	8001c50 <validateRequest+0x284>
	        break;
 8001c4e:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 8001c50:	2300      	movs	r3, #0

}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	0800a80c 	.word	0x0800a80c

08001c60 <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	460a      	mov	r2, r1
 8001c6a:	71fb      	strb	r3, [r7, #7]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 8001c70:	79bb      	ldrb	r3, [r7, #6]
 8001c72:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 8001c78:	89bb      	ldrh	r3, [r7, #12]
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b087      	sub	sp, #28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 8001c90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c94:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	74fb      	strb	r3, [r7, #19]
 8001c9a:	e023      	b.n	8001ce4 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 8001c9c:	7cfb      	ldrb	r3, [r7, #19]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	4053      	eors	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 8001cac:	2301      	movs	r3, #1
 8001cae:	74bb      	strb	r3, [r7, #18]
 8001cb0:	e012      	b.n	8001cd8 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	085b      	lsrs	r3, r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
            if (flag)
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d005      	beq.n	8001cd2 <calcCRC+0x4e>
                temp ^= 0xA001;
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 8001ccc:	f083 0301 	eor.w	r3, r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 8001cd2:	7cbb      	ldrb	r3, [r7, #18]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	74bb      	strb	r3, [r7, #18]
 8001cd8:	7cbb      	ldrb	r3, [r7, #18]
 8001cda:	2b08      	cmp	r3, #8
 8001cdc:	d9e9      	bls.n	8001cb2 <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 8001cde:	7cfb      	ldrb	r3, [r7, #19]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	74fb      	strb	r3, [r7, #19]
 8001ce4:	7cfa      	ldrb	r2, [r7, #19]
 8001ce6:	78fb      	ldrb	r3, [r7, #3]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d3d7      	bcc.n	8001c9c <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	0a1b      	lsrs	r3, r3, #8
 8001cf0:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	021b      	lsls	r3, r3, #8
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	b29b      	uxth	r3, r3

}
 8001d06:	4618      	mov	r0, r3
 8001d08:	371c      	adds	r7, #28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	6039      	str	r1, [r7, #0]
 8001d1a:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	7d1b      	ldrb	r3, [r3, #20]
 8001d20:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	7a1a      	ldrb	r2, [r3, #8]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
 8001d2c:	3b80      	subs	r3, #128	; 0x80
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	79fa      	ldrb	r2, [r7, #7]
 8001d38:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	6078      	str	r0, [r7, #4]
#if  ENABLE_TCP == 1
if(modH->xTypeHW != TCP_HW)
	 {
#endif

	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f103 0213 	add.w	r2, r3, #19
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001d60:	4619      	mov	r1, r3
 8001d62:	4610      	mov	r0, r2
 8001d64:	f7ff ff8e 	bl	8001c84 <calcCRC>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 8001d6c:	89fb      	ldrh	r3, [r7, #14]
 8001d6e:	0a1b      	lsrs	r3, r3, #8
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001d78:	4619      	mov	r1, r3
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	440b      	add	r3, r1
 8001d80:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001d88:	3301      	adds	r3, #1
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001d98:	4619      	mov	r1, r3
 8001d9a:	89fb      	ldrh	r3, [r7, #14]
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	440b      	add	r3, r1
 8001da2:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001daa:	3301      	adds	r3, #1
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
#if ENABLE_USB_CDC == 1 || ENABLE_TCP == 1
    if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA )
    {
#endif

    	if (modH->EN_Port != NULL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00c      	beq.n	8001dd6 <sendTxBuffer+0x8a>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f004 fad4 	bl	800636e <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	68d8      	ldr	r0, [r3, #12]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	8a1b      	ldrh	r3, [r3, #16]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f002 fafb 	bl	80043cc <HAL_GPIO_WritePin>
#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6858      	ldr	r0, [r3, #4]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f103 0113 	add.w	r1, r3, #19
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	f004 f81b 	bl	8005e24 <HAL_UART_Transmit_IT>
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 8001dee:	21fa      	movs	r1, #250	; 0xfa
 8001df0:	2001      	movs	r0, #1
 8001df2:	f007 f85d 	bl	8008eb0 <ulTaskNotifyTake>
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4)  
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
#else
          // F429, F103, L152 ...
	  while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8001df6:	bf00      	nop
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f7      	beq.n	8001df8 <sendTxBuffer+0xac>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d00c      	beq.n	8001e2a <sendTxBuffer+0xde>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68d8      	ldr	r0, [r3, #12]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	8a1b      	ldrh	r3, [r3, #16]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f002 fad6 	bl	80043cc <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f004 fad5 	bl	80063d4 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d10c      	bne.n	8001e4c <sendTxBuffer+0x100>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8d3 40b4 	ldr.w	r4, [r3, #180]	; 0xb4
 8001e38:	f006 fb5a 	bl	80084f0 <xTaskGetTickCount>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	2300      	movs	r3, #0
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	2300      	movs	r3, #0
 8001e44:	2102      	movs	r1, #2
 8001e46:	4620      	mov	r0, r4
 8001e48:	f007 fad8 	bl	80093fc <xTimerGenericCommand>

#endif

#endif

     modH->u8BufferSize = 0;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
     // increase message counter
     modH->u16OutCnt++;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f8b3 309e 	ldrh.w	r3, [r3, #158]	; 0x9e
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e


}
 8001e64:	bf00      	nop
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd90      	pop	{r4, r7, pc}

08001e6c <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	7d5a      	ldrb	r2, [r3, #21]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	7d9b      	ldrb	r3, [r3, #22]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4610      	mov	r0, r2
 8001e80:	f7ff feee 	bl	8001c60 <word>
 8001e84:	4603      	mov	r3, r0
 8001e86:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7dda      	ldrb	r2, [r3, #23]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	7e1b      	ldrb	r3, [r3, #24]
 8001e90:	4619      	mov	r1, r3
 8001e92:	4610      	mov	r0, r2
 8001e94:	f7ff fee4 	bl	8001c60 <word>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8001e9c:	8a3b      	ldrh	r3, [r7, #16]
 8001e9e:	08db      	lsrs	r3, r3, #3
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8001ea4:	8a3b      	ldrh	r3, [r7, #16]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <process_FC1+0x4a>
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	75fb      	strb	r3, [r7, #23]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7dfa      	ldrb	r2, [r7, #23]
 8001eba:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2203      	movs	r2, #3
 8001ec0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001eca:	461a      	mov	r2, r3
 8001ecc:	7dfb      	ldrb	r3, [r7, #23]
 8001ece:	4413      	add	r3, r2
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	82bb      	strh	r3, [r7, #20]
 8001ee2:	e058      	b.n	8001f96 <process_FC1+0x12a>
    {
        u16coil = u16StartCoil + u16currentCoil;
 8001ee4:	8a7a      	ldrh	r2, [r7, #18]
 8001ee6:	8abb      	ldrh	r3, [r7, #20]
 8001ee8:	4413      	add	r3, r2
 8001eea:	81bb      	strh	r3, [r7, #12]
        u16currentRegister =  (u16coil / 16);
 8001eec:	89bb      	ldrh	r3, [r7, #12]
 8001eee:	091b      	lsrs	r3, r3, #4
 8001ef0:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8001ef2:	89bb      	ldrh	r3, [r7, #12]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	727b      	strb	r3, [r7, #9]

        bitWrite(
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001f02:	897b      	ldrh	r3, [r7, #10]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	4413      	add	r3, r2
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	7a7b      	ldrb	r3, [r7, #9]
 8001f0e:	fa42 f303 	asr.w	r3, r2, r3
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d014      	beq.n	8001f44 <process_FC1+0xd8>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001f20:	461a      	mov	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	7cda      	ldrb	r2, [r3, #19]
 8001f28:	7dbb      	ldrb	r3, [r7, #22]
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	440b      	add	r3, r1
 8001f40:	74da      	strb	r2, [r3, #19]
 8001f42:	e015      	b.n	8001f70 <process_FC1+0x104>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4413      	add	r3, r2
 8001f50:	7cda      	ldrb	r2, [r3, #19]
 8001f52:	7dbb      	ldrb	r3, [r7, #22]
 8001f54:	2101      	movs	r1, #1
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 8001f66:	4013      	ands	r3, r2
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	440b      	add	r3, r1
 8001f6e:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 8001f70:	7dbb      	ldrb	r3, [r7, #22]
 8001f72:	3301      	adds	r3, #1
 8001f74:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8001f76:	7dbb      	ldrb	r3, [r7, #22]
 8001f78:	2b07      	cmp	r3, #7
 8001f7a:	d909      	bls.n	8001f90 <process_FC1+0x124>
        {
            u8bitsno = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001f86:	3301      	adds	r3, #1
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8001f90:	8abb      	ldrh	r3, [r7, #20]
 8001f92:	3301      	adds	r3, #1
 8001f94:	82bb      	strh	r3, [r7, #20]
 8001f96:	8aba      	ldrh	r2, [r7, #20]
 8001f98:	8a3b      	ldrh	r3, [r7, #16]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d3a2      	bcc.n	8001ee4 <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8001f9e:	8a3b      	ldrh	r3, [r7, #16]
 8001fa0:	f003 0307 	and.w	r3, r3, #7
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <process_FC1+0x14e>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001fc0:	3302      	adds	r3, #2
 8001fc2:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff fec1 	bl	8001d4c <sendTxBuffer>
    return u8CopyBufferSize;
 8001fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b084      	sub	sp, #16
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	7d5a      	ldrb	r2, [r3, #21]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	7d9b      	ldrb	r3, [r3, #22]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4610      	mov	r0, r2
 8001fea:	f7ff fe39 	bl	8001c60 <word>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	81bb      	strh	r3, [r7, #12]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	7dda      	ldrb	r2, [r3, #23]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	7e1b      	ldrb	r3, [r3, #24]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	f7ff fe2f 	bl	8001c60 <word>
 8002002:	4603      	mov	r3, r0
 8002004:	72fb      	strb	r3, [r7, #11]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 8002006:	7afb      	ldrb	r3, [r7, #11]
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	b2da      	uxtb	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2203      	movs	r2, #3
 8002014:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 8002018:	89bb      	ldrh	r3, [r7, #12]
 800201a:	81fb      	strh	r3, [r7, #14]
 800201c:	e032      	b.n	8002084 <process_FC3+0xae>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(modH->u16regs[i]);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002024:	89fb      	ldrh	r3, [r7, #14]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	4413      	add	r3, r2
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	0a1b      	lsrs	r3, r3, #8
 800202e:	b29a      	uxth	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002036:	4619      	mov	r1, r3
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	440b      	add	r3, r1
 800203e:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002046:	3301      	adds	r3, #1
 8002048:	b2da      	uxtb	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(modH->u16regs[i]);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002056:	89fb      	ldrh	r3, [r7, #14]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	4413      	add	r3, r2
 800205c:	881a      	ldrh	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002064:	4619      	mov	r1, r3
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	440b      	add	r3, r1
 800206c:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002074:	3301      	adds	r3, #1
 8002076:	b2da      	uxtb	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800207e:	89fb      	ldrh	r3, [r7, #14]
 8002080:	3301      	adds	r3, #1
 8002082:	81fb      	strh	r3, [r7, #14]
 8002084:	89fa      	ldrh	r2, [r7, #14]
 8002086:	89b9      	ldrh	r1, [r7, #12]
 8002088:	7afb      	ldrb	r3, [r7, #11]
 800208a:	440b      	add	r3, r1
 800208c:	429a      	cmp	r2, r3
 800208e:	dbc6      	blt.n	800201e <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002096:	3302      	adds	r3, #2
 8002098:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff fe56 	bl	8001d4c <sendTxBuffer>

    return u8CopyBufferSize;
 80020a0:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	7d5a      	ldrb	r2, [r3, #21]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7d9b      	ldrb	r3, [r3, #22]
 80020bc:	4619      	mov	r1, r3
 80020be:	4610      	mov	r0, r2
 80020c0:	f7ff fdce 	bl	8001c60 <word>
 80020c4:	4603      	mov	r3, r0
 80020c6:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 80020c8:	89fb      	ldrh	r3, [r7, #14]
 80020ca:	091b      	lsrs	r3, r3, #4
 80020cc:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 80020ce:	89fb      	ldrh	r3, [r7, #14]
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7ddb      	ldrb	r3, [r3, #23]
 80020dc:	2bff      	cmp	r3, #255	; 0xff
 80020de:	d115      	bne.n	800210c <process_FC5+0x60>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80020e6:	89bb      	ldrh	r3, [r7, #12]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	4413      	add	r3, r2
 80020ec:	8819      	ldrh	r1, [r3, #0]
 80020ee:	7afb      	ldrb	r3, [r7, #11]
 80020f0:	2201      	movs	r2, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 80020fe:	89bb      	ldrh	r3, [r7, #12]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4403      	add	r3, r0
 8002104:	430a      	orrs	r2, r1
 8002106:	b292      	uxth	r2, r2
 8002108:	801a      	strh	r2, [r3, #0]
 800210a:	e016      	b.n	800213a <process_FC5+0x8e>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002112:	89bb      	ldrh	r3, [r7, #12]
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	4413      	add	r3, r2
 8002118:	8819      	ldrh	r1, [r3, #0]
 800211a:	7afb      	ldrb	r3, [r7, #11]
 800211c:	2201      	movs	r2, #1
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	b29b      	uxth	r3, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	b29a      	uxth	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800212e:	89bb      	ldrh	r3, [r7, #12]
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4403      	add	r3, r0
 8002134:	400a      	ands	r2, r1
 8002136:	b292      	uxth	r2, r2
 8002138:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2206      	movs	r2, #6
 800213e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002148:	3302      	adds	r3, #2
 800214a:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff fdfd 	bl	8001d4c <sendTxBuffer>

    return u8CopyBufferSize;
 8002152:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b084      	sub	sp, #16
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	7d5a      	ldrb	r2, [r3, #21]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	7d9b      	ldrb	r3, [r3, #22]
 800216e:	4619      	mov	r1, r3
 8002170:	4610      	mov	r0, r2
 8002172:	f7ff fd75 	bl	8001c60 <word>
 8002176:	4603      	mov	r3, r0
 8002178:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	7dda      	ldrb	r2, [r3, #23]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	7e1b      	ldrb	r3, [r3, #24]
 8002182:	4619      	mov	r1, r3
 8002184:	4610      	mov	r0, r2
 8002186:	f7ff fd6b 	bl	8001c60 <word>
 800218a:	4603      	mov	r3, r0
 800218c:	81bb      	strh	r3, [r7, #12]

    modH->u16regs[ u16add ] = u16val;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002194:	89fb      	ldrh	r3, [r7, #14]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	4413      	add	r3, r2
 800219a:	89ba      	ldrh	r2, [r7, #12]
 800219c:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2206      	movs	r2, #6
 80021a2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80021ac:	3302      	adds	r3, #2
 80021ae:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f7ff fdcb 	bl	8001d4c <sendTxBuffer>

    return u8CopyBufferSize;
 80021b6:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	7d5a      	ldrb	r2, [r3, #21]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	7d9b      	ldrb	r3, [r3, #22]
 80021d2:	4619      	mov	r1, r3
 80021d4:	4610      	mov	r0, r2
 80021d6:	f7ff fd43 	bl	8001c60 <word>
 80021da:	4603      	mov	r3, r0
 80021dc:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	7dda      	ldrb	r2, [r3, #23]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	7e1b      	ldrb	r3, [r3, #24]
 80021e6:	4619      	mov	r1, r3
 80021e8:	4610      	mov	r0, r2
 80021ea:	f7ff fd39 	bl	8001c60 <word>
 80021ee:	4603      	mov	r3, r0
 80021f0:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 80021f6:	2307      	movs	r3, #7
 80021f8:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	82bb      	strh	r3, [r7, #20]
 80021fe:	e058      	b.n	80022b2 <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 8002200:	8a7a      	ldrh	r2, [r7, #18]
 8002202:	8abb      	ldrh	r3, [r7, #20]
 8002204:	4413      	add	r3, r2
 8002206:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 8002208:	89bb      	ldrh	r3, [r7, #12]
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 800220e:	89bb      	ldrh	r3, [r7, #12]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 8002218:	7dfb      	ldrb	r3, [r7, #23]
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	7cdb      	ldrb	r3, [r3, #19]
 8002220:	461a      	mov	r2, r3
 8002222:	7dbb      	ldrb	r3, [r7, #22]
 8002224:	fa42 f303 	asr.w	r3, r2, r3
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	bf14      	ite	ne
 8002230:	2301      	movne	r3, #1
 8002232:	2300      	moveq	r3, #0
 8002234:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8002236:	7a3b      	ldrb	r3, [r7, #8]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d015      	beq.n	8002268 <process_FC15+0xa6>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002242:	897b      	ldrh	r3, [r7, #10]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	4413      	add	r3, r2
 8002248:	8819      	ldrh	r1, [r3, #0]
 800224a:	7a7b      	ldrb	r3, [r7, #9]
 800224c:	2201      	movs	r2, #1
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	b29a      	uxth	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800225a:	897b      	ldrh	r3, [r7, #10]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	4403      	add	r3, r0
 8002260:	430a      	orrs	r2, r1
 8002262:	b292      	uxth	r2, r2
 8002264:	801a      	strh	r2, [r3, #0]
 8002266:	e016      	b.n	8002296 <process_FC15+0xd4>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800226e:	897b      	ldrh	r3, [r7, #10]
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	8819      	ldrh	r1, [r3, #0]
 8002276:	7a7b      	ldrb	r3, [r7, #9]
 8002278:	2201      	movs	r2, #1
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	b29b      	uxth	r3, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	b29a      	uxth	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800228a:	897b      	ldrh	r3, [r7, #10]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4403      	add	r3, r0
 8002290:	400a      	ands	r2, r1
 8002292:	b292      	uxth	r2, r2
 8002294:	801a      	strh	r2, [r3, #0]
            modH->u16regs[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8002296:	7dbb      	ldrb	r3, [r7, #22]
 8002298:	3301      	adds	r3, #1
 800229a:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 800229c:	7dbb      	ldrb	r3, [r7, #22]
 800229e:	2b07      	cmp	r3, #7
 80022a0:	d904      	bls.n	80022ac <process_FC15+0xea>
        {
            u8bitsno = 0;
 80022a2:	2300      	movs	r3, #0
 80022a4:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 80022a6:	7dfb      	ldrb	r3, [r7, #23]
 80022a8:	3301      	adds	r3, #1
 80022aa:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80022ac:	8abb      	ldrh	r3, [r7, #20]
 80022ae:	3301      	adds	r3, #1
 80022b0:	82bb      	strh	r3, [r7, #20]
 80022b2:	8aba      	ldrh	r2, [r7, #20]
 80022b4:	8a3b      	ldrh	r3, [r7, #16]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d3a2      	bcc.n	8002200 <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2206      	movs	r2, #6
 80022be:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80022c8:	3302      	adds	r3, #2
 80022ca:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff fd3d 	bl	8001d4c <sendTxBuffer>
    return u8CopyBufferSize;
 80022d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b086      	sub	sp, #24
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7d5b      	ldrb	r3, [r3, #21]
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7d9b      	ldrb	r3, [r3, #22]
 80022f2:	b21b      	sxth	r3, r3
 80022f4:	4313      	orrs	r3, r2
 80022f6:	b21b      	sxth	r3, r3
 80022f8:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	7ddb      	ldrb	r3, [r3, #23]
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	b21a      	sxth	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	7e1b      	ldrb	r3, [r3, #24]
 8002306:	b21b      	sxth	r3, r3
 8002308:	4313      	orrs	r3, r2
 800230a:	b21b      	sxth	r3, r3
 800230c:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 8002314:	8a7b      	ldrh	r3, [r7, #18]
 8002316:	b2da      	uxtb	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2206      	movs	r2, #6
 8002320:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 8002324:	2300      	movs	r3, #0
 8002326:	82fb      	strh	r3, [r7, #22]
 8002328:	e01d      	b.n	8002366 <process_FC16+0x88>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 800232a:	8afb      	ldrh	r3, [r7, #22]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	3307      	adds	r3, #7
        temp = word(
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	4413      	add	r3, r2
 8002334:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8002336:	8afb      	ldrh	r3, [r7, #22]
 8002338:	3304      	adds	r3, #4
 800233a:	005b      	lsls	r3, r3, #1
        temp = word(
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	4413      	add	r3, r2
 8002340:	7cdb      	ldrb	r3, [r3, #19]
 8002342:	4619      	mov	r1, r3
 8002344:	f7ff fc8c 	bl	8001c60 <word>
 8002348:	4603      	mov	r3, r0
 800234a:	81fb      	strh	r3, [r7, #14]

        modH->u16regs[ u16StartAdd + i ] = temp;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002352:	8ab9      	ldrh	r1, [r7, #20]
 8002354:	8afb      	ldrh	r3, [r7, #22]
 8002356:	440b      	add	r3, r1
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	4413      	add	r3, r2
 800235c:	89fa      	ldrh	r2, [r7, #14]
 800235e:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 8002360:	8afb      	ldrh	r3, [r7, #22]
 8002362:	3301      	adds	r3, #1
 8002364:	82fb      	strh	r3, [r7, #22]
 8002366:	8afa      	ldrh	r2, [r7, #22]
 8002368:	8a7b      	ldrh	r3, [r7, #18]
 800236a:	429a      	cmp	r2, r3
 800236c:	d3dd      	bcc.n	800232a <process_FC16+0x4c>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002374:	3302      	adds	r3, #2
 8002376:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff fce7 	bl	8001d4c <sendTxBuffer>

    return u8CopyBufferSize;
 800237e:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af02      	add	r7, sp, #8
 8002392:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002394:	2300      	movs	r3, #0
 8002396:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	e019      	b.n	80023d2 <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 800239e:	4a17      	ldr	r2, [pc, #92]	; (80023fc <HAL_UART_TxCpltCallback+0x70>)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d10e      	bne.n	80023cc <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 80023ae:	4a13      	ldr	r2, [pc, #76]	; (80023fc <HAL_UART_TxCpltCallback+0x70>)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b6:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 80023ba:	f107 0308 	add.w	r3, r7, #8
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	2300      	movs	r3, #0
 80023c2:	2200      	movs	r2, #0
 80023c4:	2100      	movs	r1, #0
 80023c6:	f006 fe5f 	bl	8009088 <xTaskGenericNotifyFromISR>
	   		break;
 80023ca:	e008      	b.n	80023de <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	3301      	adds	r3, #1
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <HAL_UART_TxCpltCallback+0x74>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4293      	cmp	r3, r2
 80023dc:	dbdf      	blt.n	800239e <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d007      	beq.n	80023f4 <HAL_UART_TxCpltCallback+0x68>
 80023e4:	4b07      	ldr	r3, [pc, #28]	; (8002404 <HAL_UART_TxCpltCallback+0x78>)
 80023e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	f3bf 8f4f 	dsb	sy
 80023f0:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 80023f4:	bf00      	nop
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000de4 	.word	0x20000de4
 8002400:	200000cc 	.word	0x200000cc
 8002404:	e000ed04 	.word	0xe000ed04

08002408 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b087      	sub	sp, #28
 800240c:	af02      	add	r7, sp, #8
 800240e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002410:	2300      	movs	r3, #0
 8002412:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8002414:	2300      	movs	r3, #0
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	e042      	b.n	80024a0 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 800241a:	4a2d      	ldr	r2, [pc, #180]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	429a      	cmp	r2, r3
 8002428:	d137      	bne.n	800249a <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 800242a:	4a29      	ldr	r2, [pc, #164]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002432:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8002436:	2b01      	cmp	r3, #1
 8002438:	d139      	bne.n	80024ae <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 800243a:	4a25      	ldr	r2, [pc, #148]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002442:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8002446:	4922      	ldr	r1, [pc, #136]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800244e:	f893 30a6 	ldrb.w	r3, [r3, #166]	; 0xa6
 8002452:	4619      	mov	r1, r3
 8002454:	4610      	mov	r0, r2
 8002456:	f7fe fc0f 	bl	8000c78 <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 800245a:	4a1d      	ldr	r2, [pc, #116]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002462:	6858      	ldr	r0, [r3, #4]
 8002464:	4a1a      	ldr	r2, [pc, #104]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246c:	33a6      	adds	r3, #166	; 0xa6
 800246e:	2201      	movs	r2, #1
 8002470:	4619      	mov	r1, r3
 8002472:	f003 fd1b 	bl	8005eac <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8002476:	4a16      	ldr	r2, [pc, #88]	; (80024d0 <HAL_UART_RxCpltCallback+0xc8>)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800247e:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 8002482:	f006 f843 	bl	800850c <xTaskGetTickCountFromISR>
 8002486:	4602      	mov	r2, r0
 8002488:	f107 0308 	add.w	r3, r7, #8
 800248c:	2100      	movs	r1, #0
 800248e:	9100      	str	r1, [sp, #0]
 8002490:	2107      	movs	r1, #7
 8002492:	4620      	mov	r0, r4
 8002494:	f006 ffb2 	bl	80093fc <xTimerGenericCommand>
    		}
    		break;
 8002498:	e009      	b.n	80024ae <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	3301      	adds	r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <HAL_UART_RxCpltCallback+0xcc>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	461a      	mov	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4293      	cmp	r3, r2
 80024aa:	dbb6      	blt.n	800241a <HAL_UART_RxCpltCallback+0x12>
 80024ac:	e000      	b.n	80024b0 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 80024ae:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <HAL_UART_RxCpltCallback+0xbe>
 80024b6:	4b08      	ldr	r3, [pc, #32]	; (80024d8 <HAL_UART_RxCpltCallback+0xd0>)
 80024b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd90      	pop	{r4, r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000de4 	.word	0x20000de4
 80024d4:	200000cc 	.word	0x200000cc
 80024d8:	e000ed04 	.word	0xe000ed04
 80024dc:	00000000 	.word	0x00000000

080024e0 <HAL_GPIO_EXTI_Callback>:




// Si se interrumpe por flanco ascendente del pin 0 (Enconder optico)
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 80024e0:	b5b0      	push	{r4, r5, r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == D01_Encoder_Pin){
 80024ea:	88fb      	ldrh	r3, [r7, #6]
 80024ec:	2b40      	cmp	r3, #64	; 0x40
 80024ee:	f040 8106 	bne.w	80026fe <HAL_GPIO_EXTI_Callback+0x21e>
		uint32_t ticksAux = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	60fb      	str	r3, [r7, #12]
		ticksAux = ticksPrev;
 80024f6:	4b88      	ldr	r3, [pc, #544]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	60fb      	str	r3, [r7, #12]
		ticksPrev = ticksNow;
 80024fc:	4b87      	ldr	r3, [pc, #540]	; (800271c <HAL_GPIO_EXTI_Callback+0x23c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a85      	ldr	r2, [pc, #532]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 8002502:	6013      	str	r3, [r2, #0]
		ticksNow = __HAL_TIM_GetCounter(&htim2);
 8002504:	4b86      	ldr	r3, [pc, #536]	; (8002720 <HAL_GPIO_EXTI_Callback+0x240>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250a:	4a84      	ldr	r2, [pc, #528]	; (800271c <HAL_GPIO_EXTI_Callback+0x23c>)
 800250c:	6013      	str	r3, [r2, #0]

		if (overflow == 0){
 800250e:	4b85      	ldr	r3, [pc, #532]	; (8002724 <HAL_GPIO_EXTI_Callback+0x244>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d172      	bne.n	80025fc <HAL_GPIO_EXTI_Callback+0x11c>
			// Todo cool, calculo normal
			deltaTicks = (uint64_t)(ticksNow - ticksPrev);
 8002516:	4b81      	ldr	r3, [pc, #516]	; (800271c <HAL_GPIO_EXTI_Callback+0x23c>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	4b7f      	ldr	r3, [pc, #508]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	461a      	mov	r2, r3
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	4980      	ldr	r1, [pc, #512]	; (8002728 <HAL_GPIO_EXTI_Callback+0x248>)
 8002528:	e9c1 2300 	strd	r2, r3, [r1]
			if (deltaTicks > tickFilter){
 800252c:	4b7e      	ldr	r3, [pc, #504]	; (8002728 <HAL_GPIO_EXTI_Callback+0x248>)
 800252e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002532:	497e      	ldr	r1, [pc, #504]	; (800272c <HAL_GPIO_EXTI_Callback+0x24c>)
 8002534:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002538:	4299      	cmp	r1, r3
 800253a:	bf08      	it	eq
 800253c:	4290      	cmpeq	r0, r2
 800253e:	d255      	bcs.n	80025ec <HAL_GPIO_EXTI_Callback+0x10c>
				velocidad = ((1/(float)ranuras)/((float)deltaTicks/(float)fsTmr2));
 8002540:	4b7b      	ldr	r3, [pc, #492]	; (8002730 <HAL_GPIO_EXTI_Callback+0x250>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe f9ef 	bl	8000928 <__aeabi_ui2f>
 800254a:	4603      	mov	r3, r0
 800254c:	4619      	mov	r1, r3
 800254e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002552:	f7fe faf5 	bl	8000b40 <__aeabi_fdiv>
 8002556:	4603      	mov	r3, r0
 8002558:	461d      	mov	r5, r3
 800255a:	4b73      	ldr	r3, [pc, #460]	; (8002728 <HAL_GPIO_EXTI_Callback+0x248>)
 800255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002560:	4610      	mov	r0, r2
 8002562:	4619      	mov	r1, r3
 8002564:	f7fe f9f2 	bl	800094c <__aeabi_ul2f>
 8002568:	4604      	mov	r4, r0
 800256a:	4b72      	ldr	r3, [pc, #456]	; (8002734 <HAL_GPIO_EXTI_Callback+0x254>)
 800256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe f9ea 	bl	800094c <__aeabi_ul2f>
 8002578:	4603      	mov	r3, r0
 800257a:	4619      	mov	r1, r3
 800257c:	4620      	mov	r0, r4
 800257e:	f7fe fadf 	bl	8000b40 <__aeabi_fdiv>
 8002582:	4603      	mov	r3, r0
 8002584:	4619      	mov	r1, r3
 8002586:	4628      	mov	r0, r5
 8002588:	f7fe fada 	bl	8000b40 <__aeabi_fdiv>
 800258c:	4603      	mov	r3, r0
 800258e:	461a      	mov	r2, r3
 8002590:	4b69      	ldr	r3, [pc, #420]	; (8002738 <HAL_GPIO_EXTI_Callback+0x258>)
 8002592:	601a      	str	r2, [r3, #0]

				//Filtro IIR
				velocidad_prima2 = velocidad_prima1;
 8002594:	4b69      	ldr	r3, [pc, #420]	; (800273c <HAL_GPIO_EXTI_Callback+0x25c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a69      	ldr	r2, [pc, #420]	; (8002740 <HAL_GPIO_EXTI_Callback+0x260>)
 800259a:	6013      	str	r3, [r2, #0]
				velocidad_prima1 = 0.9*velocidad_prima2 + 0.1*velocidad;
 800259c:	4b68      	ldr	r3, [pc, #416]	; (8002740 <HAL_GPIO_EXTI_Callback+0x260>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fe f863 	bl	800066c <__aeabi_f2d>
 80025a6:	a358      	add	r3, pc, #352	; (adr r3, 8002708 <HAL_GPIO_EXTI_Callback+0x228>)
 80025a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ac:	f7fd fdd0 	bl	8000150 <__aeabi_dmul>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4614      	mov	r4, r2
 80025b6:	461d      	mov	r5, r3
 80025b8:	4b5f      	ldr	r3, [pc, #380]	; (8002738 <HAL_GPIO_EXTI_Callback+0x258>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fe f855 	bl	800066c <__aeabi_f2d>
 80025c2:	a353      	add	r3, pc, #332	; (adr r3, 8002710 <HAL_GPIO_EXTI_Callback+0x230>)
 80025c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c8:	f7fd fdc2 	bl	8000150 <__aeabi_dmul>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4620      	mov	r0, r4
 80025d2:	4629      	mov	r1, r5
 80025d4:	f7fd feec 	bl	80003b0 <__adddf3>
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	4610      	mov	r0, r2
 80025de:	4619      	mov	r1, r3
 80025e0:	f7fe f89c 	bl	800071c <__aeabi_d2f>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4a55      	ldr	r2, [pc, #340]	; (800273c <HAL_GPIO_EXTI_Callback+0x25c>)
 80025e8:	6013      	str	r3, [r2, #0]
		//			velocidad = 0;
		//
		//	 }
	}

}
 80025ea:	e088      	b.n	80026fe <HAL_GPIO_EXTI_Callback+0x21e>
				ticksNow = ticksPrev;
 80025ec:	4b4a      	ldr	r3, [pc, #296]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a4a      	ldr	r2, [pc, #296]	; (800271c <HAL_GPIO_EXTI_Callback+0x23c>)
 80025f2:	6013      	str	r3, [r2, #0]
				ticksPrev = ticksAux;
 80025f4:	4a48      	ldr	r2, [pc, #288]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6013      	str	r3, [r2, #0]
}
 80025fa:	e080      	b.n	80026fe <HAL_GPIO_EXTI_Callback+0x21e>
			deltaTicks = (uint64_t)(ticksNow + overflow * cantTicksTmr2)- ticksPrev;
 80025fc:	4b49      	ldr	r3, [pc, #292]	; (8002724 <HAL_GPIO_EXTI_Callback+0x244>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a50      	ldr	r2, [pc, #320]	; (8002744 <HAL_GPIO_EXTI_Callback+0x264>)
 8002602:	6812      	ldr	r2, [r2, #0]
 8002604:	fb02 f203 	mul.w	r2, r2, r3
 8002608:	4b44      	ldr	r3, [pc, #272]	; (800271c <HAL_GPIO_EXTI_Callback+0x23c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4413      	add	r3, r2
 800260e:	4618      	mov	r0, r3
 8002610:	f04f 0100 	mov.w	r1, #0
 8002614:	4b40      	ldr	r3, [pc, #256]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	f04f 0300 	mov.w	r3, #0
 800261e:	1a84      	subs	r4, r0, r2
 8002620:	eb61 0503 	sbc.w	r5, r1, r3
 8002624:	4b40      	ldr	r3, [pc, #256]	; (8002728 <HAL_GPIO_EXTI_Callback+0x248>)
 8002626:	e9c3 4500 	strd	r4, r5, [r3]
			if (deltaTicks > tickFilter){
 800262a:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <HAL_GPIO_EXTI_Callback+0x248>)
 800262c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002630:	493e      	ldr	r1, [pc, #248]	; (800272c <HAL_GPIO_EXTI_Callback+0x24c>)
 8002632:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002636:	4299      	cmp	r1, r3
 8002638:	bf08      	it	eq
 800263a:	4290      	cmpeq	r0, r2
 800263c:	d258      	bcs.n	80026f0 <HAL_GPIO_EXTI_Callback+0x210>
				velocidad = ((1/(float)ranuras)/((float)deltaTicks/(float)fsTmr2));
 800263e:	4b3c      	ldr	r3, [pc, #240]	; (8002730 <HAL_GPIO_EXTI_Callback+0x250>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f7fe f970 	bl	8000928 <__aeabi_ui2f>
 8002648:	4603      	mov	r3, r0
 800264a:	4619      	mov	r1, r3
 800264c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002650:	f7fe fa76 	bl	8000b40 <__aeabi_fdiv>
 8002654:	4603      	mov	r3, r0
 8002656:	461d      	mov	r5, r3
 8002658:	4b33      	ldr	r3, [pc, #204]	; (8002728 <HAL_GPIO_EXTI_Callback+0x248>)
 800265a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265e:	4610      	mov	r0, r2
 8002660:	4619      	mov	r1, r3
 8002662:	f7fe f973 	bl	800094c <__aeabi_ul2f>
 8002666:	4604      	mov	r4, r0
 8002668:	4b32      	ldr	r3, [pc, #200]	; (8002734 <HAL_GPIO_EXTI_Callback+0x254>)
 800266a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266e:	4610      	mov	r0, r2
 8002670:	4619      	mov	r1, r3
 8002672:	f7fe f96b 	bl	800094c <__aeabi_ul2f>
 8002676:	4603      	mov	r3, r0
 8002678:	4619      	mov	r1, r3
 800267a:	4620      	mov	r0, r4
 800267c:	f7fe fa60 	bl	8000b40 <__aeabi_fdiv>
 8002680:	4603      	mov	r3, r0
 8002682:	4619      	mov	r1, r3
 8002684:	4628      	mov	r0, r5
 8002686:	f7fe fa5b 	bl	8000b40 <__aeabi_fdiv>
 800268a:	4603      	mov	r3, r0
 800268c:	461a      	mov	r2, r3
 800268e:	4b2a      	ldr	r3, [pc, #168]	; (8002738 <HAL_GPIO_EXTI_Callback+0x258>)
 8002690:	601a      	str	r2, [r3, #0]
				velocidad_prima2 = velocidad_prima1;
 8002692:	4b2a      	ldr	r3, [pc, #168]	; (800273c <HAL_GPIO_EXTI_Callback+0x25c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a2a      	ldr	r2, [pc, #168]	; (8002740 <HAL_GPIO_EXTI_Callback+0x260>)
 8002698:	6013      	str	r3, [r2, #0]
				velocidad_prima1 = 0.9*velocidad_prima2 + 0.1*velocidad;
 800269a:	4b29      	ldr	r3, [pc, #164]	; (8002740 <HAL_GPIO_EXTI_Callback+0x260>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd ffe4 	bl	800066c <__aeabi_f2d>
 80026a4:	a318      	add	r3, pc, #96	; (adr r3, 8002708 <HAL_GPIO_EXTI_Callback+0x228>)
 80026a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026aa:	f7fd fd51 	bl	8000150 <__aeabi_dmul>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4614      	mov	r4, r2
 80026b4:	461d      	mov	r5, r3
 80026b6:	4b20      	ldr	r3, [pc, #128]	; (8002738 <HAL_GPIO_EXTI_Callback+0x258>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd ffd6 	bl	800066c <__aeabi_f2d>
 80026c0:	a313      	add	r3, pc, #76	; (adr r3, 8002710 <HAL_GPIO_EXTI_Callback+0x230>)
 80026c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c6:	f7fd fd43 	bl	8000150 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4620      	mov	r0, r4
 80026d0:	4629      	mov	r1, r5
 80026d2:	f7fd fe6d 	bl	80003b0 <__adddf3>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4610      	mov	r0, r2
 80026dc:	4619      	mov	r1, r3
 80026de:	f7fe f81d 	bl	800071c <__aeabi_d2f>
 80026e2:	4603      	mov	r3, r0
 80026e4:	4a15      	ldr	r2, [pc, #84]	; (800273c <HAL_GPIO_EXTI_Callback+0x25c>)
 80026e6:	6013      	str	r3, [r2, #0]
				overflow = 0;
 80026e8:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <HAL_GPIO_EXTI_Callback+0x244>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
}
 80026ee:	e006      	b.n	80026fe <HAL_GPIO_EXTI_Callback+0x21e>
				ticksNow = ticksPrev;
 80026f0:	4b09      	ldr	r3, [pc, #36]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a09      	ldr	r2, [pc, #36]	; (800271c <HAL_GPIO_EXTI_Callback+0x23c>)
 80026f6:	6013      	str	r3, [r2, #0]
				ticksPrev = ticksAux;
 80026f8:	4a07      	ldr	r2, [pc, #28]	; (8002718 <HAL_GPIO_EXTI_Callback+0x238>)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6013      	str	r3, [r2, #0]
}
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bdb0      	pop	{r4, r5, r7, pc}
 8002706:	bf00      	nop
 8002708:	cccccccd 	.word	0xcccccccd
 800270c:	3feccccc 	.word	0x3feccccc
 8002710:	9999999a 	.word	0x9999999a
 8002714:	3fb99999 	.word	0x3fb99999
 8002718:	200000d4 	.word	0x200000d4
 800271c:	200000d8 	.word	0x200000d8
 8002720:	20001040 	.word	0x20001040
 8002724:	200000dc 	.word	0x200000dc
 8002728:	200000e0 	.word	0x200000e0
 800272c:	20000030 	.word	0x20000030
 8002730:	20000020 	.word	0x20000020
 8002734:	20000028 	.word	0x20000028
 8002738:	200000d0 	.word	0x200000d0
 800273c:	2000103c 	.word	0x2000103c
 8002740:	20000fac 	.word	0x20000fac
 8002744:	20000024 	.word	0x20000024

08002748 <Sentido>:
//	 overflow += 1;
//  }
//  /* USER CODE END Callback 1 */
//}

void Sentido(uint16_t valor){
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	80fb      	strh	r3, [r7, #6]
	//Motor gira en un sentido
	if(valor == 0){
 8002752:	88fb      	ldrh	r3, [r7, #6]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d10c      	bne.n	8002772 <Sentido+0x2a>
		HAL_GPIO_WritePin(OUT1_2_GPIO_Port, OUT1_2_Pin, SET);
 8002758:	2201      	movs	r2, #1
 800275a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800275e:	4815      	ldr	r0, [pc, #84]	; (80027b4 <Sentido+0x6c>)
 8002760:	f001 fe34 	bl	80043cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT1_1_GPIO_Port, OUT1_1_Pin, RESET);
 8002764:	2200      	movs	r2, #0
 8002766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800276a:	4812      	ldr	r0, [pc, #72]	; (80027b4 <Sentido+0x6c>)
 800276c:	f001 fe2e 	bl	80043cc <HAL_GPIO_WritePin>
	}
	else{ // Break
		HAL_GPIO_WritePin(OUT1_2_GPIO_Port, OUT1_2_Pin, RESET);
		HAL_GPIO_WritePin(OUT1_1_GPIO_Port, OUT1_1_Pin, RESET);
	}
}
 8002770:	e01b      	b.n	80027aa <Sentido+0x62>
	else if(valor == 1){
 8002772:	88fb      	ldrh	r3, [r7, #6]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d10c      	bne.n	8002792 <Sentido+0x4a>
		HAL_GPIO_WritePin(OUT1_2_GPIO_Port, OUT1_2_Pin, RESET);
 8002778:	2200      	movs	r2, #0
 800277a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800277e:	480d      	ldr	r0, [pc, #52]	; (80027b4 <Sentido+0x6c>)
 8002780:	f001 fe24 	bl	80043cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT1_1_GPIO_Port, OUT1_1_Pin, SET);
 8002784:	2201      	movs	r2, #1
 8002786:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800278a:	480a      	ldr	r0, [pc, #40]	; (80027b4 <Sentido+0x6c>)
 800278c:	f001 fe1e 	bl	80043cc <HAL_GPIO_WritePin>
}
 8002790:	e00b      	b.n	80027aa <Sentido+0x62>
		HAL_GPIO_WritePin(OUT1_2_GPIO_Port, OUT1_2_Pin, RESET);
 8002792:	2200      	movs	r2, #0
 8002794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002798:	4806      	ldr	r0, [pc, #24]	; (80027b4 <Sentido+0x6c>)
 800279a:	f001 fe17 	bl	80043cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT1_1_GPIO_Port, OUT1_1_Pin, RESET);
 800279e:	2200      	movs	r2, #0
 80027a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027a4:	4803      	ldr	r0, [pc, #12]	; (80027b4 <Sentido+0x6c>)
 80027a6:	f001 fe11 	bl	80043cc <HAL_GPIO_WritePin>
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40010c00 	.word	0x40010c00

080027b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027bc:	f000 fe70 	bl	80034a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027c0:	f000 f884 	bl	80028cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027c4:	f000 fa9c 	bl	8002d00 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80027c8:	f000 fa52 	bl	8002c70 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80027cc:	f000 f93e 	bl	8002a4c <MX_TIM1_Init>
  MX_DMA_Init();
 80027d0:	f000 fa78 	bl	8002cc4 <MX_DMA_Init>
  MX_ADC1_Init();
 80027d4:	f000 f8d6 	bl	8002984 <MX_ADC1_Init>
  MX_TIM2_Init();
 80027d8:	f000 f9fc 	bl	8002bd4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	// Definiciones para la biblioteca de modbus
	ModbusH.uModbusType = MB_SLAVE;
 80027dc:	4b29      	ldr	r3, [pc, #164]	; (8002884 <main+0xcc>)
 80027de:	2203      	movs	r2, #3
 80027e0:	701a      	strb	r2, [r3, #0]
	ModbusH.port =  &huart3;
 80027e2:	4b28      	ldr	r3, [pc, #160]	; (8002884 <main+0xcc>)
 80027e4:	4a28      	ldr	r2, [pc, #160]	; (8002888 <main+0xd0>)
 80027e6:	605a      	str	r2, [r3, #4]
	ModbusH.u8id = 1; //Modbus slave ID
 80027e8:	4b26      	ldr	r3, [pc, #152]	; (8002884 <main+0xcc>)
 80027ea:	2201      	movs	r2, #1
 80027ec:	721a      	strb	r2, [r3, #8]
	ModbusH.u16timeOut = 1000;
 80027ee:	4b25      	ldr	r3, [pc, #148]	; (8002884 <main+0xcc>)
 80027f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027f4:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
	ModbusH.EN_Port = NULL;
 80027f8:	4b22      	ldr	r3, [pc, #136]	; (8002884 <main+0xcc>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	60da      	str	r2, [r3, #12]
	ModbusH.u16regs = ModbusDATA;
 80027fe:	4b21      	ldr	r3, [pc, #132]	; (8002884 <main+0xcc>)
 8002800:	4a22      	ldr	r2, [pc, #136]	; (800288c <main+0xd4>)
 8002802:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ModbusH.u16regsize= sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 8002806:	4b1f      	ldr	r3, [pc, #124]	; (8002884 <main+0xcc>)
 8002808:	220d      	movs	r2, #13
 800280a:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	ModbusH.xTypeHW = USART_HW;
 800280e:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <main+0xcc>)
 8002810:	2201      	movs	r2, #1
 8002812:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140

	//Initialize Modbus library
	ModbusInit(&ModbusH);
 8002816:	481b      	ldr	r0, [pc, #108]	; (8002884 <main+0xcc>)
 8002818:	f7fe faf4 	bl	8000e04 <ModbusInit>
	//Start capturing traffic on serial Port
	ModbusStart(&ModbusH);
 800281c:	4819      	ldr	r0, [pc, #100]	; (8002884 <main+0xcc>)
 800281e:	f7fe fb93 	bl	8000f48 <ModbusStart>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002822:	2100      	movs	r1, #0
 8002824:	481a      	ldr	r0, [pc, #104]	; (8002890 <main+0xd8>)
 8002826:	f002 fbfb 	bl	8005020 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800282a:	f004 f853 	bl	80068d4 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueDataADC */
  QueueDataADCHandle = osMessageQueueNew (16, sizeof(uint16_t), &QueueDataADC_attributes);
 800282e:	4a19      	ldr	r2, [pc, #100]	; (8002894 <main+0xdc>)
 8002830:	2102      	movs	r1, #2
 8002832:	2010      	movs	r0, #16
 8002834:	f004 fa28 	bl	8006c88 <osMessageQueueNew>
 8002838:	4603      	mov	r3, r0
 800283a:	4a17      	ldr	r2, [pc, #92]	; (8002898 <main+0xe0>)
 800283c:	6013      	str	r3, [r2, #0]
	//  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Modbus */
  ModbusHandle = osThreadNew(StartModbus, NULL, &Modbus_attributes);
 800283e:	4a17      	ldr	r2, [pc, #92]	; (800289c <main+0xe4>)
 8002840:	2100      	movs	r1, #0
 8002842:	4817      	ldr	r0, [pc, #92]	; (80028a0 <main+0xe8>)
 8002844:	f004 f8ac 	bl	80069a0 <osThreadNew>
 8002848:	4603      	mov	r3, r0
 800284a:	4a16      	ldr	r2, [pc, #88]	; (80028a4 <main+0xec>)
 800284c:	6013      	str	r3, [r2, #0]

  /* creation of ADC */
  ADCHandle = osThreadNew(StartADC, NULL, &ADC_attributes);
 800284e:	4a16      	ldr	r2, [pc, #88]	; (80028a8 <main+0xf0>)
 8002850:	2100      	movs	r1, #0
 8002852:	4816      	ldr	r0, [pc, #88]	; (80028ac <main+0xf4>)
 8002854:	f004 f8a4 	bl	80069a0 <osThreadNew>
 8002858:	4603      	mov	r3, r0
 800285a:	4a15      	ldr	r2, [pc, #84]	; (80028b0 <main+0xf8>)
 800285c:	6013      	str	r3, [r2, #0]

  /* creation of Encoders */
  EncodersHandle = osThreadNew(StartEncoders, NULL, &Encoders_attributes);
 800285e:	4a15      	ldr	r2, [pc, #84]	; (80028b4 <main+0xfc>)
 8002860:	2100      	movs	r1, #0
 8002862:	4815      	ldr	r0, [pc, #84]	; (80028b8 <main+0x100>)
 8002864:	f004 f89c 	bl	80069a0 <osThreadNew>
 8002868:	4603      	mov	r3, r0
 800286a:	4a14      	ldr	r2, [pc, #80]	; (80028bc <main+0x104>)
 800286c:	6013      	str	r3, [r2, #0]

  /* creation of Control */
  ControlHandle = osThreadNew(StartControl, NULL, &Control_attributes);
 800286e:	4a14      	ldr	r2, [pc, #80]	; (80028c0 <main+0x108>)
 8002870:	2100      	movs	r1, #0
 8002872:	4814      	ldr	r0, [pc, #80]	; (80028c4 <main+0x10c>)
 8002874:	f004 f894 	bl	80069a0 <osThreadNew>
 8002878:	4603      	mov	r3, r0
 800287a:	4a13      	ldr	r2, [pc, #76]	; (80028c8 <main+0x110>)
 800287c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800287e:	f004 f85b 	bl	8006938 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002882:	e7fe      	b.n	8002882 <main+0xca>
 8002884:	20000dec 	.word	0x20000dec
 8002888:	20000f34 	.word	0x20000f34
 800288c:	20000000 	.word	0x20000000
 8002890:	20000ff4 	.word	0x20000ff4
 8002894:	0800a8a4 	.word	0x0800a8a4
 8002898:	2000108c 	.word	0x2000108c
 800289c:	0800a814 	.word	0x0800a814
 80028a0:	08002e39 	.word	0x08002e39
 80028a4:	20001090 	.word	0x20001090
 80028a8:	0800a838 	.word	0x0800a838
 80028ac:	08002e8d 	.word	0x08002e8d
 80028b0:	20001088 	.word	0x20001088
 80028b4:	0800a85c 	.word	0x0800a85c
 80028b8:	08002ea1 	.word	0x08002ea1
 80028bc:	20000f30 	.word	0x20000f30
 80028c0:	0800a880 	.word	0x0800a880
 80028c4:	08002f51 	.word	0x08002f51
 80028c8:	20000f78 	.word	0x20000f78

080028cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b094      	sub	sp, #80	; 0x50
 80028d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028d6:	2228      	movs	r2, #40	; 0x28
 80028d8:	2100      	movs	r1, #0
 80028da:	4618      	mov	r0, r3
 80028dc:	f007 fab2 	bl	8009e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028e0:	f107 0314 	add.w	r3, r7, #20
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	60da      	str	r2, [r3, #12]
 80028ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	609a      	str	r2, [r3, #8]
 80028fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028fc:	2301      	movs	r3, #1
 80028fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002900:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002904:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002906:	2300      	movs	r3, #0
 8002908:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800290a:	2301      	movs	r3, #1
 800290c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800290e:	2302      	movs	r3, #2
 8002910:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002912:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002916:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002918:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800291c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800291e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002922:	4618      	mov	r0, r3
 8002924:	f001 fd82 	bl	800442c <HAL_RCC_OscConfig>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800292e:	f000 fb35 	bl	8002f9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002932:	230f      	movs	r3, #15
 8002934:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002936:	2302      	movs	r3, #2
 8002938:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800293e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002942:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002944:	2300      	movs	r3, #0
 8002946:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	2102      	movs	r1, #2
 800294e:	4618      	mov	r0, r3
 8002950:	f001 ffec 	bl	800492c <HAL_RCC_ClockConfig>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800295a:	f000 fb1f 	bl	8002f9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800295e:	2302      	movs	r3, #2
 8002960:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002966:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	4618      	mov	r0, r3
 800296c:	f002 f9a8 	bl	8004cc0 <HAL_RCCEx_PeriphCLKConfig>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002976:	f000 fb11 	bl	8002f9c <Error_Handler>
  }
}
 800297a:	bf00      	nop
 800297c:	3750      	adds	r7, #80	; 0x50
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
	...

08002984 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800298a:	1d3b      	adds	r3, r7, #4
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	605a      	str	r2, [r3, #4]
 8002992:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002994:	4b2b      	ldr	r3, [pc, #172]	; (8002a44 <MX_ADC1_Init+0xc0>)
 8002996:	4a2c      	ldr	r2, [pc, #176]	; (8002a48 <MX_ADC1_Init+0xc4>)
 8002998:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800299a:	4b2a      	ldr	r3, [pc, #168]	; (8002a44 <MX_ADC1_Init+0xc0>)
 800299c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80029a2:	4b28      	ldr	r3, [pc, #160]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80029a8:	4b26      	ldr	r3, [pc, #152]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80029ae:	4b25      	ldr	r3, [pc, #148]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029b0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80029b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80029b6:	4b23      	ldr	r3, [pc, #140]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80029bc:	4b21      	ldr	r3, [pc, #132]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029be:	2204      	movs	r2, #4
 80029c0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80029c2:	4820      	ldr	r0, [pc, #128]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029c4:	f000 fd9e 	bl	8003504 <HAL_ADC_Init>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80029ce:	f000 fae5 	bl	8002f9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80029d6:	2301      	movs	r3, #1
 80029d8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80029da:	2300      	movs	r3, #0
 80029dc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029de:	1d3b      	adds	r3, r7, #4
 80029e0:	4619      	mov	r1, r3
 80029e2:	4818      	ldr	r0, [pc, #96]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029e4:	f000 ff3c 	bl	8003860 <HAL_ADC_ConfigChannel>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80029ee:	f000 fad5 	bl	8002f9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80029f2:	2302      	movs	r3, #2
 80029f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029f6:	1d3b      	adds	r3, r7, #4
 80029f8:	4619      	mov	r1, r3
 80029fa:	4812      	ldr	r0, [pc, #72]	; (8002a44 <MX_ADC1_Init+0xc0>)
 80029fc:	f000 ff30 	bl	8003860 <HAL_ADC_ConfigChannel>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002a06:	f000 fac9 	bl	8002f9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a0e:	1d3b      	adds	r3, r7, #4
 8002a10:	4619      	mov	r1, r3
 8002a12:	480c      	ldr	r0, [pc, #48]	; (8002a44 <MX_ADC1_Init+0xc0>)
 8002a14:	f000 ff24 	bl	8003860 <HAL_ADC_ConfigChannel>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002a1e:	f000 fabd 	bl	8002f9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002a22:	2304      	movs	r3, #4
 8002a24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a26:	1d3b      	adds	r3, r7, #4
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4806      	ldr	r0, [pc, #24]	; (8002a44 <MX_ADC1_Init+0xc0>)
 8002a2c:	f000 ff18 	bl	8003860 <HAL_ADC_ConfigChannel>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8002a36:	f000 fab1 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000f7c 	.word	0x20000f7c
 8002a48:	40012400 	.word	0x40012400

08002a4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b096      	sub	sp, #88	; 0x58
 8002a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a52:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
 8002a5c:	609a      	str	r2, [r3, #8]
 8002a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]
 8002a78:	611a      	str	r2, [r3, #16]
 8002a7a:	615a      	str	r2, [r3, #20]
 8002a7c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	2220      	movs	r2, #32
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f007 f9dd 	bl	8009e44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a8a:	4b50      	ldr	r3, [pc, #320]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002a8c:	4a50      	ldr	r2, [pc, #320]	; (8002bd0 <MX_TIM1_Init+0x184>)
 8002a8e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002a90:	4b4e      	ldr	r3, [pc, #312]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002a92:	2247      	movs	r2, #71	; 0x47
 8002a94:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a96:	4b4d      	ldr	r3, [pc, #308]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8002a9c:	4b4b      	ldr	r3, [pc, #300]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002a9e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002aa2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aa4:	4b49      	ldr	r3, [pc, #292]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002aaa:	4b48      	ldr	r3, [pc, #288]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ab0:	4b46      	ldr	r3, [pc, #280]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ab6:	4845      	ldr	r0, [pc, #276]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002ab8:	f002 f9b8 	bl	8004e2c <HAL_TIM_Base_Init>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002ac2:	f000 fa6b 	bl	8002f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aca:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002acc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	483e      	ldr	r0, [pc, #248]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002ad4:	f002 fd0c 	bl	80054f0 <HAL_TIM_ConfigClockSource>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002ade:	f000 fa5d 	bl	8002f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ae2:	483a      	ldr	r0, [pc, #232]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002ae4:	f002 fa44 	bl	8004f70 <HAL_TIM_PWM_Init>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002aee:	f000 fa55 	bl	8002f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002af2:	2300      	movs	r3, #0
 8002af4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002af6:	2300      	movs	r3, #0
 8002af8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002afa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002afe:	4619      	mov	r1, r3
 8002b00:	4832      	ldr	r0, [pc, #200]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002b02:	f003 f881 	bl	8005c08 <HAL_TIMEx_MasterConfigSynchronization>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002b0c:	f000 fa46 	bl	8002f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b10:	2360      	movs	r3, #96	; 0x60
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b20:	2300      	movs	r3, #0
 8002b22:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b24:	2300      	movs	r3, #0
 8002b26:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b30:	2200      	movs	r2, #0
 8002b32:	4619      	mov	r1, r3
 8002b34:	4825      	ldr	r0, [pc, #148]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002b36:	f002 fc1d 	bl	8005374 <HAL_TIM_PWM_ConfigChannel>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002b40:	f000 fa2c 	bl	8002f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b48:	2204      	movs	r2, #4
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	481f      	ldr	r0, [pc, #124]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002b4e:	f002 fc11 	bl	8005374 <HAL_TIM_PWM_ConfigChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002b58:	f000 fa20 	bl	8002f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b60:	2208      	movs	r2, #8
 8002b62:	4619      	mov	r1, r3
 8002b64:	4819      	ldr	r0, [pc, #100]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002b66:	f002 fc05 	bl	8005374 <HAL_TIM_PWM_ConfigChannel>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002b70:	f000 fa14 	bl	8002f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b78:	220c      	movs	r2, #12
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4813      	ldr	r0, [pc, #76]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002b7e:	f002 fbf9 	bl	8005374 <HAL_TIM_PWM_ConfigChannel>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002b88:	f000 fa08 	bl	8002f9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b90:	2300      	movs	r3, #0
 8002b92:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b94:	2300      	movs	r3, #0
 8002b96:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ba0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ba4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002baa:	1d3b      	adds	r3, r7, #4
 8002bac:	4619      	mov	r1, r3
 8002bae:	4807      	ldr	r0, [pc, #28]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002bb0:	f003 f888 	bl	8005cc4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002bba:	f000 f9ef 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002bbe:	4803      	ldr	r0, [pc, #12]	; (8002bcc <MX_TIM1_Init+0x180>)
 8002bc0:	f000 fad2 	bl	8003168 <HAL_TIM_MspPostInit>

}
 8002bc4:	bf00      	nop
 8002bc6:	3758      	adds	r7, #88	; 0x58
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000ff4 	.word	0x20000ff4
 8002bd0:	40012c00 	.word	0x40012c00

08002bd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bda:	f107 0308 	add.w	r3, r7, #8
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	605a      	str	r2, [r3, #4]
 8002be4:	609a      	str	r2, [r3, #8]
 8002be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be8:	463b      	mov	r3, r7
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bf0:	4b1e      	ldr	r3, [pc, #120]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002bf2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bf6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440-1;
 8002bf8:	4b1c      	ldr	r3, [pc, #112]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002bfa:	f240 529f 	movw	r2, #1439	; 0x59f
 8002bfe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c00:	4b1a      	ldr	r3, [pc, #104]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 8002c06:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c08:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002c0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c0e:	4b17      	ldr	r3, [pc, #92]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c14:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c16:	2280      	movs	r2, #128	; 0x80
 8002c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c1a:	4814      	ldr	r0, [pc, #80]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c1c:	f002 f906 	bl	8004e2c <HAL_TIM_Base_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002c26:	f000 f9b9 	bl	8002f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c30:	f107 0308 	add.w	r3, r7, #8
 8002c34:	4619      	mov	r1, r3
 8002c36:	480d      	ldr	r0, [pc, #52]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c38:	f002 fc5a 	bl	80054f0 <HAL_TIM_ConfigClockSource>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002c42:	f000 f9ab 	bl	8002f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c46:	2300      	movs	r3, #0
 8002c48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c4e:	463b      	mov	r3, r7
 8002c50:	4619      	mov	r1, r3
 8002c52:	4806      	ldr	r0, [pc, #24]	; (8002c6c <MX_TIM2_Init+0x98>)
 8002c54:	f002 ffd8 	bl	8005c08 <HAL_TIMEx_MasterConfigSynchronization>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002c5e:	f000 f99d 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c62:	bf00      	nop
 8002c64:	3718      	adds	r7, #24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20001040 	.word	0x20001040

08002c70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002c74:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c76:	4a12      	ldr	r2, [pc, #72]	; (8002cc0 <MX_USART3_UART_Init+0x50>)
 8002c78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c82:	4b0e      	ldr	r3, [pc, #56]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c88:	4b0c      	ldr	r3, [pc, #48]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c94:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c96:	220c      	movs	r2, #12
 8002c98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9a:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ca6:	4805      	ldr	r0, [pc, #20]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002ca8:	f003 f86f 	bl	8005d8a <HAL_UART_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002cb2:	f000 f973 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000f34 	.word	0x20000f34
 8002cc0:	40004800 	.word	0x40004800

08002cc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cca:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <MX_DMA_Init+0x38>)
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	4a0b      	ldr	r2, [pc, #44]	; (8002cfc <MX_DMA_Init+0x38>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6153      	str	r3, [r2, #20]
 8002cd6:	4b09      	ldr	r3, [pc, #36]	; (8002cfc <MX_DMA_Init+0x38>)
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	607b      	str	r3, [r7, #4]
 8002ce0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2105      	movs	r1, #5
 8002ce6:	200b      	movs	r0, #11
 8002ce8:	f000 ffb1 	bl	8003c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002cec:	200b      	movs	r0, #11
 8002cee:	f000 ffca 	bl	8003c86 <HAL_NVIC_EnableIRQ>

}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	40021000 	.word	0x40021000

08002d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d06:	f107 0310 	add.w	r3, r7, #16
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	609a      	str	r2, [r3, #8]
 8002d12:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d14:	4b43      	ldr	r3, [pc, #268]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	4a42      	ldr	r2, [pc, #264]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d1a:	f043 0310 	orr.w	r3, r3, #16
 8002d1e:	6193      	str	r3, [r2, #24]
 8002d20:	4b40      	ldr	r3, [pc, #256]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f003 0310 	and.w	r3, r3, #16
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d2c:	4b3d      	ldr	r3, [pc, #244]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	4a3c      	ldr	r2, [pc, #240]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d32:	f043 0320 	orr.w	r3, r3, #32
 8002d36:	6193      	str	r3, [r2, #24]
 8002d38:	4b3a      	ldr	r3, [pc, #232]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	f003 0320 	and.w	r3, r3, #32
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d44:	4b37      	ldr	r3, [pc, #220]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	4a36      	ldr	r2, [pc, #216]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d4a:	f043 0304 	orr.w	r3, r3, #4
 8002d4e:	6193      	str	r3, [r2, #24]
 8002d50:	4b34      	ldr	r3, [pc, #208]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	607b      	str	r3, [r7, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5c:	4b31      	ldr	r3, [pc, #196]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	4a30      	ldr	r2, [pc, #192]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d62:	f043 0308 	orr.w	r3, r3, #8
 8002d66:	6193      	str	r3, [r2, #24]
 8002d68:	4b2e      	ldr	r3, [pc, #184]	; (8002e24 <MX_GPIO_Init+0x124>)
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	603b      	str	r3, [r7, #0]
 8002d72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002d74:	2200      	movs	r2, #0
 8002d76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d7a:	482b      	ldr	r0, [pc, #172]	; (8002e28 <MX_GPIO_Init+0x128>)
 8002d7c:	f001 fb26 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT2_1_Pin|OUT2_2_Pin|OUT1_2_Pin|OUT1_1_Pin
 8002d80:	2200      	movs	r2, #0
 8002d82:	f24f 0118 	movw	r1, #61464	; 0xf018
 8002d86:	4829      	ldr	r0, [pc, #164]	; (8002e2c <MX_GPIO_Init+0x12c>)
 8002d88:	f001 fb20 	bl	80043cc <HAL_GPIO_WritePin>
                          |OUT3_2_Pin|OUT3_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT4_1_Pin|OUT4_2_Pin, GPIO_PIN_RESET);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 8002d92:	4827      	ldr	r0, [pc, #156]	; (8002e30 <MX_GPIO_Init+0x130>)
 8002d94:	f001 fb1a 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002d98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da6:	2302      	movs	r3, #2
 8002da8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002daa:	f107 0310 	add.w	r3, r7, #16
 8002dae:	4619      	mov	r1, r3
 8002db0:	481d      	ldr	r0, [pc, #116]	; (8002e28 <MX_GPIO_Init+0x128>)
 8002db2:	f001 f987 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT2_1_Pin OUT2_2_Pin OUT1_2_Pin OUT1_1_Pin
                           OUT3_2_Pin OUT3_1_Pin */
  GPIO_InitStruct.Pin = OUT2_1_Pin|OUT2_2_Pin|OUT1_2_Pin|OUT1_1_Pin
 8002db6:	f24f 0318 	movw	r3, #61464	; 0xf018
 8002dba:	613b      	str	r3, [r7, #16]
                          |OUT3_2_Pin|OUT3_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc8:	f107 0310 	add.w	r3, r7, #16
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4817      	ldr	r0, [pc, #92]	; (8002e2c <MX_GPIO_Init+0x12c>)
 8002dd0:	f001 f978 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT4_1_Pin OUT4_2_Pin */
  GPIO_InitStruct.Pin = OUT4_1_Pin|OUT4_2_Pin;
 8002dd4:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8002dd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de2:	2302      	movs	r3, #2
 8002de4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de6:	f107 0310 	add.w	r3, r7, #16
 8002dea:	4619      	mov	r1, r3
 8002dec:	4810      	ldr	r0, [pc, #64]	; (8002e30 <MX_GPIO_Init+0x130>)
 8002dee:	f001 f969 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D01_Encoder_Pin D02_Encoder_Pin D03_Encoder_Pin D04_Encoder_Pin */
  GPIO_InitStruct.Pin = D01_Encoder_Pin|D02_Encoder_Pin|D03_Encoder_Pin|D04_Encoder_Pin;
 8002df2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002df6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002df8:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <MX_GPIO_Init+0x134>)
 8002dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e00:	f107 0310 	add.w	r3, r7, #16
 8002e04:	4619      	mov	r1, r3
 8002e06:	4809      	ldr	r0, [pc, #36]	; (8002e2c <MX_GPIO_Init+0x12c>)
 8002e08:	f001 f95c 	bl	80040c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	2105      	movs	r1, #5
 8002e10:	2017      	movs	r0, #23
 8002e12:	f000 ff1c 	bl	8003c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e16:	2017      	movs	r0, #23
 8002e18:	f000 ff35 	bl	8003c86 <HAL_NVIC_EnableIRQ>

}
 8002e1c:	bf00      	nop
 8002e1e:	3720      	adds	r7, #32
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40021000 	.word	0x40021000
 8002e28:	40011000 	.word	0x40011000
 8002e2c:	40010c00 	.word	0x40010c00
 8002e30:	40010800 	.word	0x40010800
 8002e34:	10110000 	.word	0x10110000

08002e38 <StartModbus>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartModbus */
void StartModbus(void *argument)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//	int i =0;
	//	char buff[64];
	uint16_t valor =1234;
 8002e40:	f240 43d2 	movw	r3, #1234	; 0x4d2
 8002e44:	81fb      	strh	r3, [r7, #14]
	osStatus_t status;
	/* Infinite loop */
	for(;;)
	{
		//	  osMessageGet( QueueDataADCHandle, &valor, 0 );
		prt=pvPortMalloc(100*sizeof (char));
 8002e46:	2064      	movs	r0, #100	; 0x64
 8002e48:	f006 ff90 	bl	8009d6c <pvPortMalloc>
 8002e4c:	6178      	str	r0, [r7, #20]
		sprintf(prt,"Dato leido de la Queue: %u \n",valor);
 8002e4e:	89fb      	ldrh	r3, [r7, #14]
 8002e50:	461a      	mov	r2, r3
 8002e52:	490c      	ldr	r1, [pc, #48]	; (8002e84 <StartModbus+0x4c>)
 8002e54:	6978      	ldr	r0, [r7, #20]
 8002e56:	f007 f8b3 	bl	8009fc0 <siprintf>

		status = osMessageQueueGet(QueueDataADCHandle, &valor, NULL, 5000);   // wait for message
 8002e5a:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <StartModbus+0x50>)
 8002e5c:	6818      	ldr	r0, [r3, #0]
 8002e5e:	f107 010e 	add.w	r1, r7, #14
 8002e62:	f241 3388 	movw	r3, #5000	; 0x1388
 8002e66:	2200      	movs	r2, #0
 8002e68:	f003 ff94 	bl	8006d94 <osMessageQueueGet>
 8002e6c:	6138      	str	r0, [r7, #16]
		if (status == osOK) {
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d102      	bne.n	8002e7a <StartModbus+0x42>
			//	HAL_UART_Transmit(&huart3, (uint8_t*)prt, strlen(prt), 100);
			vPortFree(prt);
 8002e74:	6978      	ldr	r0, [r7, #20]
 8002e76:	f006 ff8b 	bl	8009d90 <vPortFree>
			; // process data
		}

		osDelay(900);
 8002e7a:	f44f 7061 	mov.w	r0, #900	; 0x384
 8002e7e:	f003 fe39 	bl	8006af4 <osDelay>
		prt=pvPortMalloc(100*sizeof (char));
 8002e82:	e7e0      	b.n	8002e46 <StartModbus+0xe>
 8002e84:	0800a754 	.word	0x0800a754
 8002e88:	2000108c 	.word	0x2000108c

08002e8c <StartADC>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartADC */
void StartADC(void *argument)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
		//	adc1 = HAL_ADC_PollForConversion(&hadc1, 5000);
		//	osMessageQueuePut(QueueDataADCHandle, &adc1, 5000);
		//	osMessageQueuePut(QueueDataADCHandle, &adc1[0], NULL, 5000);
		//	osThreadYield();

		osDelay(1000);
 8002e94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e98:	f003 fe2c 	bl	8006af4 <osDelay>
 8002e9c:	e7fa      	b.n	8002e94 <StartADC+0x8>
	...

08002ea0 <StartEncoders>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEncoders */
void StartEncoders(void *argument)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
	uint16_t pasador[2];
	uint16_t delta[2];// para mandar los deltaticks
	uint16_t meanData[2];


	HAL_TIM_Base_Start_IT(&htim2);
 8002ea8:	4821      	ldr	r0, [pc, #132]	; (8002f30 <StartEncoders+0x90>)
 8002eaa:	f002 f80f 	bl	8004ecc <HAL_TIM_Base_Start_IT>
	/* Infinite loop */
	for(;;)
	{

		//    Velocidad(ModbusDATA[0]);// Calculo la velocidad para devolver por modbus
		osDelay(Ts);// Delta T
 8002eae:	4b21      	ldr	r3, [pc, #132]	; (8002f34 <StartEncoders+0x94>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f003 fe1e 	bl	8006af4 <osDelay>
		Sentido(ModbusDATA[0]);
 8002eb8:	4b1f      	ldr	r3, [pc, #124]	; (8002f38 <StartEncoders+0x98>)
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fc43 	bl	8002748 <Sentido>

		memcpy(meanData, &deltaTicks, sizeof(deltaTicks));
 8002ec2:	f107 030c 	add.w	r3, r7, #12
 8002ec6:	2208      	movs	r2, #8
 8002ec8:	491c      	ldr	r1, [pc, #112]	; (8002f3c <StartEncoders+0x9c>)
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f006 ffac 	bl	8009e28 <memcpy>
		ModbusDATA[4]=meanData[0];
 8002ed0:	89ba      	ldrh	r2, [r7, #12]
 8002ed2:	4b19      	ldr	r3, [pc, #100]	; (8002f38 <StartEncoders+0x98>)
 8002ed4:	811a      	strh	r2, [r3, #8]
		ModbusDATA[5]=meanData[1];
 8002ed6:	89fa      	ldrh	r2, [r7, #14]
 8002ed8:	4b17      	ldr	r3, [pc, #92]	; (8002f38 <StartEncoders+0x98>)
 8002eda:	815a      	strh	r2, [r3, #10]
 8002edc:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <StartEncoders+0xa0>)
 8002ede:	681b      	ldr	r3, [r3, #0]


		memcpy(pasador, &velocidad_prima1, sizeof(velocidad_prima1));
 8002ee0:	617b      	str	r3, [r7, #20]
		ModbusDATA[8]=pasador[0];
 8002ee2:	8aba      	ldrh	r2, [r7, #20]
 8002ee4:	4b14      	ldr	r3, [pc, #80]	; (8002f38 <StartEncoders+0x98>)
 8002ee6:	821a      	strh	r2, [r3, #16]
		ModbusDATA[9]=pasador[1];
 8002ee8:	8afa      	ldrh	r2, [r7, #22]
 8002eea:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <StartEncoders+0x98>)
 8002eec:	825a      	strh	r2, [r3, #18]
 8002eee:	4b15      	ldr	r3, [pc, #84]	; (8002f44 <StartEncoders+0xa4>)
 8002ef0:	681b      	ldr	r3, [r3, #0]

		memcpy(delta, &velocidad, sizeof(velocidad));
 8002ef2:	613b      	str	r3, [r7, #16]
		ModbusDATA[10]=delta[0];
 8002ef4:	8a3a      	ldrh	r2, [r7, #16]
 8002ef6:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <StartEncoders+0x98>)
 8002ef8:	829a      	strh	r2, [r3, #20]
		ModbusDATA[11]=delta[1];
 8002efa:	8a7a      	ldrh	r2, [r7, #18]
 8002efc:	4b0e      	ldr	r3, [pc, #56]	; (8002f38 <StartEncoders+0x98>)
 8002efe:	82da      	strh	r2, [r3, #22]

		htim1.Instance->CCR1 = ModbusDATA[1];
 8002f00:	4b0d      	ldr	r3, [pc, #52]	; (8002f38 <StartEncoders+0x98>)
 8002f02:	885a      	ldrh	r2, [r3, #2]
 8002f04:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <StartEncoders+0xa8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	635a      	str	r2, [r3, #52]	; 0x34

		ModbusDATA[6] = overflow;
 8002f0a:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <StartEncoders+0xac>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <StartEncoders+0x98>)
 8002f12:	819a      	strh	r2, [r3, #12]
		if(overflow >= 2){
 8002f14:	4b0d      	ldr	r3, [pc, #52]	; (8002f4c <StartEncoders+0xac>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d9c8      	bls.n	8002eae <StartEncoders+0xe>
			velocidad = 0;
 8002f1c:	4b09      	ldr	r3, [pc, #36]	; (8002f44 <StartEncoders+0xa4>)
 8002f1e:	f04f 0200 	mov.w	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
			velocidad_prima1 = 0;
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <StartEncoders+0xa0>)
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]
		osDelay(Ts);// Delta T
 8002f2c:	e7bf      	b.n	8002eae <StartEncoders+0xe>
 8002f2e:	bf00      	nop
 8002f30:	20001040 	.word	0x20001040
 8002f34:	2000001c 	.word	0x2000001c
 8002f38:	20000000 	.word	0x20000000
 8002f3c:	200000e0 	.word	0x200000e0
 8002f40:	2000103c 	.word	0x2000103c
 8002f44:	200000d0 	.word	0x200000d0
 8002f48:	20000ff4 	.word	0x20000ff4
 8002f4c:	200000dc 	.word	0x200000dc

08002f50 <StartControl>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartControl */
void StartControl(void *argument)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControl */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002f58:	2001      	movs	r0, #1
 8002f5a:	f003 fdcb 	bl	8006af4 <osDelay>
 8002f5e:	e7fb      	b.n	8002f58 <StartControl+0x8>

08002f60 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
//  // ESTO ES DE FREERTOS
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a09      	ldr	r2, [pc, #36]	; (8002f94 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d101      	bne.n	8002f76 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002f72:	f000 faab 	bl	80034cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM2){
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7e:	d104      	bne.n	8002f8a <HAL_TIM_PeriodElapsedCallback+0x2a>
	 overflow += 1;
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3301      	adds	r3, #1
 8002f86:	4a04      	ldr	r2, [pc, #16]	; (8002f98 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002f88:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40000800 	.word	0x40000800
 8002f98:	200000dc 	.word	0x200000dc

08002f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa0:	b672      	cpsid	i
}
 8002fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002fa4:	e7fe      	b.n	8002fa4 <Error_Handler+0x8>
	...

08002fa8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002fae:	4b18      	ldr	r3, [pc, #96]	; (8003010 <HAL_MspInit+0x68>)
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	4a17      	ldr	r2, [pc, #92]	; (8003010 <HAL_MspInit+0x68>)
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	6193      	str	r3, [r2, #24]
 8002fba:	4b15      	ldr	r3, [pc, #84]	; (8003010 <HAL_MspInit+0x68>)
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	60bb      	str	r3, [r7, #8]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fc6:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_MspInit+0x68>)
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	4a11      	ldr	r2, [pc, #68]	; (8003010 <HAL_MspInit+0x68>)
 8002fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fd0:	61d3      	str	r3, [r2, #28]
 8002fd2:	4b0f      	ldr	r3, [pc, #60]	; (8003010 <HAL_MspInit+0x68>)
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fda:	607b      	str	r3, [r7, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	210f      	movs	r1, #15
 8002fe2:	f06f 0001 	mvn.w	r0, #1
 8002fe6:	f000 fe32 	bl	8003c4e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002fea:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <HAL_MspInit+0x6c>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	4a04      	ldr	r2, [pc, #16]	; (8003014 <HAL_MspInit+0x6c>)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003006:	bf00      	nop
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000
 8003014:	40010000 	.word	0x40010000

08003018 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003020:	f107 0310 	add.w	r3, r7, #16
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a2c      	ldr	r2, [pc, #176]	; (80030e4 <HAL_ADC_MspInit+0xcc>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d151      	bne.n	80030dc <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003038:	4b2b      	ldr	r3, [pc, #172]	; (80030e8 <HAL_ADC_MspInit+0xd0>)
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	4a2a      	ldr	r2, [pc, #168]	; (80030e8 <HAL_ADC_MspInit+0xd0>)
 800303e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003042:	6193      	str	r3, [r2, #24]
 8003044:	4b28      	ldr	r3, [pc, #160]	; (80030e8 <HAL_ADC_MspInit+0xd0>)
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <HAL_ADC_MspInit+0xd0>)
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	4a24      	ldr	r2, [pc, #144]	; (80030e8 <HAL_ADC_MspInit+0xd0>)
 8003056:	f043 0304 	orr.w	r3, r3, #4
 800305a:	6193      	str	r3, [r2, #24]
 800305c:	4b22      	ldr	r3, [pc, #136]	; (80030e8 <HAL_ADC_MspInit+0xd0>)
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	60bb      	str	r3, [r7, #8]
 8003066:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003068:	230f      	movs	r3, #15
 800306a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800306c:	2303      	movs	r3, #3
 800306e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003070:	f107 0310 	add.w	r3, r7, #16
 8003074:	4619      	mov	r1, r3
 8003076:	481d      	ldr	r0, [pc, #116]	; (80030ec <HAL_ADC_MspInit+0xd4>)
 8003078:	f001 f824 	bl	80040c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800307c:	4b1c      	ldr	r3, [pc, #112]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 800307e:	4a1d      	ldr	r2, [pc, #116]	; (80030f4 <HAL_ADC_MspInit+0xdc>)
 8003080:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003082:	4b1b      	ldr	r3, [pc, #108]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 8003084:	2200      	movs	r2, #0
 8003086:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003088:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 800308a:	2200      	movs	r2, #0
 800308c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800308e:	4b18      	ldr	r3, [pc, #96]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 8003090:	2280      	movs	r2, #128	; 0x80
 8003092:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003094:	4b16      	ldr	r3, [pc, #88]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 8003096:	f44f 7280 	mov.w	r2, #256	; 0x100
 800309a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800309c:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 800309e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80030a4:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80030aa:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80030b0:	480f      	ldr	r0, [pc, #60]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 80030b2:	f000 fdf7 	bl	8003ca4 <HAL_DMA_Init>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80030bc:	f7ff ff6e 	bl	8002f9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a0b      	ldr	r2, [pc, #44]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 80030c4:	621a      	str	r2, [r3, #32]
 80030c6:	4a0a      	ldr	r2, [pc, #40]	; (80030f0 <HAL_ADC_MspInit+0xd8>)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80030cc:	2200      	movs	r2, #0
 80030ce:	2105      	movs	r1, #5
 80030d0:	2012      	movs	r0, #18
 80030d2:	f000 fdbc 	bl	8003c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80030d6:	2012      	movs	r0, #18
 80030d8:	f000 fdd5 	bl	8003c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80030dc:	bf00      	nop
 80030de:	3720      	adds	r7, #32
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40012400 	.word	0x40012400
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40010800 	.word	0x40010800
 80030f0:	20000fb0 	.word	0x20000fb0
 80030f4:	40020008 	.word	0x40020008

080030f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a16      	ldr	r2, [pc, #88]	; (8003160 <HAL_TIM_Base_MspInit+0x68>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d10c      	bne.n	8003124 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800310a:	4b16      	ldr	r3, [pc, #88]	; (8003164 <HAL_TIM_Base_MspInit+0x6c>)
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	4a15      	ldr	r2, [pc, #84]	; (8003164 <HAL_TIM_Base_MspInit+0x6c>)
 8003110:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003114:	6193      	str	r3, [r2, #24]
 8003116:	4b13      	ldr	r3, [pc, #76]	; (8003164 <HAL_TIM_Base_MspInit+0x6c>)
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003122:	e018      	b.n	8003156 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312c:	d113      	bne.n	8003156 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <HAL_TIM_Base_MspInit+0x6c>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	4a0c      	ldr	r2, [pc, #48]	; (8003164 <HAL_TIM_Base_MspInit+0x6c>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	61d3      	str	r3, [r2, #28]
 800313a:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <HAL_TIM_Base_MspInit+0x6c>)
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	60bb      	str	r3, [r7, #8]
 8003144:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003146:	2200      	movs	r2, #0
 8003148:	2105      	movs	r1, #5
 800314a:	201c      	movs	r0, #28
 800314c:	f000 fd7f 	bl	8003c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003150:	201c      	movs	r0, #28
 8003152:	f000 fd98 	bl	8003c86 <HAL_NVIC_EnableIRQ>
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40012c00 	.word	0x40012c00
 8003164:	40021000 	.word	0x40021000

08003168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b088      	sub	sp, #32
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003170:	f107 0310 	add.w	r3, r7, #16
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a10      	ldr	r2, [pc, #64]	; (80031c4 <HAL_TIM_MspPostInit+0x5c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d118      	bne.n	80031ba <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003188:	4b0f      	ldr	r3, [pc, #60]	; (80031c8 <HAL_TIM_MspPostInit+0x60>)
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	4a0e      	ldr	r2, [pc, #56]	; (80031c8 <HAL_TIM_MspPostInit+0x60>)
 800318e:	f043 0304 	orr.w	r3, r3, #4
 8003192:	6193      	str	r3, [r2, #24]
 8003194:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <HAL_TIM_MspPostInit+0x60>)
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_01_Pin|PWM_02_Pin|PWM_03_Pin|PWM_04_Pin;
 80031a0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80031a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a6:	2302      	movs	r3, #2
 80031a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031aa:	2302      	movs	r3, #2
 80031ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ae:	f107 0310 	add.w	r3, r7, #16
 80031b2:	4619      	mov	r1, r3
 80031b4:	4805      	ldr	r0, [pc, #20]	; (80031cc <HAL_TIM_MspPostInit+0x64>)
 80031b6:	f000 ff85 	bl	80040c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80031ba:	bf00      	nop
 80031bc:	3720      	adds	r7, #32
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40012c00 	.word	0x40012c00
 80031c8:	40021000 	.word	0x40021000
 80031cc:	40010800 	.word	0x40010800

080031d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 0310 	add.w	r3, r7, #16
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a20      	ldr	r2, [pc, #128]	; (800326c <HAL_UART_MspInit+0x9c>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d139      	bne.n	8003264 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80031f0:	4b1f      	ldr	r3, [pc, #124]	; (8003270 <HAL_UART_MspInit+0xa0>)
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	4a1e      	ldr	r2, [pc, #120]	; (8003270 <HAL_UART_MspInit+0xa0>)
 80031f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031fa:	61d3      	str	r3, [r2, #28]
 80031fc:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <HAL_UART_MspInit+0xa0>)
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003208:	4b19      	ldr	r3, [pc, #100]	; (8003270 <HAL_UART_MspInit+0xa0>)
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	4a18      	ldr	r2, [pc, #96]	; (8003270 <HAL_UART_MspInit+0xa0>)
 800320e:	f043 0308 	orr.w	r3, r3, #8
 8003212:	6193      	str	r3, [r2, #24]
 8003214:	4b16      	ldr	r3, [pc, #88]	; (8003270 <HAL_UART_MspInit+0xa0>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003226:	2302      	movs	r3, #2
 8003228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800322a:	2303      	movs	r3, #3
 800322c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800322e:	f107 0310 	add.w	r3, r7, #16
 8003232:	4619      	mov	r1, r3
 8003234:	480f      	ldr	r0, [pc, #60]	; (8003274 <HAL_UART_MspInit+0xa4>)
 8003236:	f000 ff45 	bl	80040c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800323a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800323e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003244:	2300      	movs	r3, #0
 8003246:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003248:	f107 0310 	add.w	r3, r7, #16
 800324c:	4619      	mov	r1, r3
 800324e:	4809      	ldr	r0, [pc, #36]	; (8003274 <HAL_UART_MspInit+0xa4>)
 8003250:	f000 ff38 	bl	80040c4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003254:	2200      	movs	r2, #0
 8003256:	2105      	movs	r1, #5
 8003258:	2027      	movs	r0, #39	; 0x27
 800325a:	f000 fcf8 	bl	8003c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800325e:	2027      	movs	r0, #39	; 0x27
 8003260:	f000 fd11 	bl	8003c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003264:	bf00      	nop
 8003266:	3720      	adds	r7, #32
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40004800 	.word	0x40004800
 8003270:	40021000 	.word	0x40021000
 8003274:	40010c00 	.word	0x40010c00

08003278 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b08c      	sub	sp, #48	; 0x30
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003280:	2300      	movs	r3, #0
 8003282:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003284:	2300      	movs	r3, #0
 8003286:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8003288:	2200      	movs	r2, #0
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	201e      	movs	r0, #30
 800328e:	f000 fcde 	bl	8003c4e <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003292:	201e      	movs	r0, #30
 8003294:	f000 fcf7 	bl	8003c86 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003298:	4b1f      	ldr	r3, [pc, #124]	; (8003318 <HAL_InitTick+0xa0>)
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	4a1e      	ldr	r2, [pc, #120]	; (8003318 <HAL_InitTick+0xa0>)
 800329e:	f043 0304 	orr.w	r3, r3, #4
 80032a2:	61d3      	str	r3, [r2, #28]
 80032a4:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <HAL_InitTick+0xa0>)
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032b0:	f107 0210 	add.w	r2, r7, #16
 80032b4:	f107 0314 	add.w	r3, r7, #20
 80032b8:	4611      	mov	r1, r2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f001 fcb2 	bl	8004c24 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80032c0:	f001 fc88 	bl	8004bd4 <HAL_RCC_GetPCLK1Freq>
 80032c4:	4603      	mov	r3, r0
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032cc:	4a13      	ldr	r2, [pc, #76]	; (800331c <HAL_InitTick+0xa4>)
 80032ce:	fba2 2303 	umull	r2, r3, r2, r3
 80032d2:	0c9b      	lsrs	r3, r3, #18
 80032d4:	3b01      	subs	r3, #1
 80032d6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80032d8:	4b11      	ldr	r3, [pc, #68]	; (8003320 <HAL_InitTick+0xa8>)
 80032da:	4a12      	ldr	r2, [pc, #72]	; (8003324 <HAL_InitTick+0xac>)
 80032dc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80032de:	4b10      	ldr	r3, [pc, #64]	; (8003320 <HAL_InitTick+0xa8>)
 80032e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80032e4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80032e6:	4a0e      	ldr	r2, [pc, #56]	; (8003320 <HAL_InitTick+0xa8>)
 80032e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ea:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80032ec:	4b0c      	ldr	r3, [pc, #48]	; (8003320 <HAL_InitTick+0xa8>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032f2:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_InitTick+0xa8>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80032f8:	4809      	ldr	r0, [pc, #36]	; (8003320 <HAL_InitTick+0xa8>)
 80032fa:	f001 fd97 	bl	8004e2c <HAL_TIM_Base_Init>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d104      	bne.n	800330e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8003304:	4806      	ldr	r0, [pc, #24]	; (8003320 <HAL_InitTick+0xa8>)
 8003306:	f001 fde1 	bl	8004ecc <HAL_TIM_Base_Start_IT>
 800330a:	4603      	mov	r3, r0
 800330c:	e000      	b.n	8003310 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
}
 8003310:	4618      	mov	r0, r3
 8003312:	3730      	adds	r7, #48	; 0x30
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40021000 	.word	0x40021000
 800331c:	431bde83 	.word	0x431bde83
 8003320:	20001094 	.word	0x20001094
 8003324:	40000800 	.word	0x40000800

08003328 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800332c:	e7fe      	b.n	800332c <NMI_Handler+0x4>

0800332e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800332e:	b480      	push	{r7}
 8003330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003332:	e7fe      	b.n	8003332 <HardFault_Handler+0x4>

08003334 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003338:	e7fe      	b.n	8003338 <MemManage_Handler+0x4>

0800333a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800333a:	b480      	push	{r7}
 800333c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800333e:	e7fe      	b.n	800333e <BusFault_Handler+0x4>

08003340 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003344:	e7fe      	b.n	8003344 <UsageFault_Handler+0x4>

08003346 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003346:	b480      	push	{r7}
 8003348:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800334a:	bf00      	nop
 800334c:	46bd      	mov	sp, r7
 800334e:	bc80      	pop	{r7}
 8003350:	4770      	bx	lr
	...

08003354 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003358:	4802      	ldr	r0, [pc, #8]	; (8003364 <DMA1_Channel1_IRQHandler+0x10>)
 800335a:	f000 fdad 	bl	8003eb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800335e:	bf00      	nop
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	20000fb0 	.word	0x20000fb0

08003368 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800336c:	4802      	ldr	r0, [pc, #8]	; (8003378 <ADC1_2_IRQHandler+0x10>)
 800336e:	f000 f9a1 	bl	80036b4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003372:	bf00      	nop
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000f7c 	.word	0x20000f7c

0800337c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D01_Encoder_Pin);
 8003380:	2040      	movs	r0, #64	; 0x40
 8003382:	f001 f83b 	bl	80043fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(D02_Encoder_Pin);
 8003386:	2080      	movs	r0, #128	; 0x80
 8003388:	f001 f838 	bl	80043fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PWM_01_Pin);
 800338c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003390:	f001 f834 	bl	80043fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PWM_02_Pin);
 8003394:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003398:	f001 f830 	bl	80043fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800339c:	bf00      	nop
 800339e:	bd80      	pop	{r7, pc}

080033a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033a4:	4802      	ldr	r0, [pc, #8]	; (80033b0 <TIM2_IRQHandler+0x10>)
 80033a6:	f001 fedd 	bl	8005164 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033aa:	bf00      	nop
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	20001040 	.word	0x20001040

080033b4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80033b8:	4802      	ldr	r0, [pc, #8]	; (80033c4 <TIM4_IRQHandler+0x10>)
 80033ba:	f001 fed3 	bl	8005164 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20001094 	.word	0x20001094

080033c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80033cc:	4802      	ldr	r0, [pc, #8]	; (80033d8 <USART3_IRQHandler+0x10>)
 80033ce:	f002 fe07 	bl	8005fe0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80033d2:	bf00      	nop
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	20000f34 	.word	0x20000f34

080033dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033e4:	4a14      	ldr	r2, [pc, #80]	; (8003438 <_sbrk+0x5c>)
 80033e6:	4b15      	ldr	r3, [pc, #84]	; (800343c <_sbrk+0x60>)
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033f0:	4b13      	ldr	r3, [pc, #76]	; (8003440 <_sbrk+0x64>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d102      	bne.n	80033fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033f8:	4b11      	ldr	r3, [pc, #68]	; (8003440 <_sbrk+0x64>)
 80033fa:	4a12      	ldr	r2, [pc, #72]	; (8003444 <_sbrk+0x68>)
 80033fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033fe:	4b10      	ldr	r3, [pc, #64]	; (8003440 <_sbrk+0x64>)
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4413      	add	r3, r2
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	429a      	cmp	r2, r3
 800340a:	d207      	bcs.n	800341c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800340c:	f006 fcd2 	bl	8009db4 <__errno>
 8003410:	4603      	mov	r3, r0
 8003412:	220c      	movs	r2, #12
 8003414:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003416:	f04f 33ff 	mov.w	r3, #4294967295
 800341a:	e009      	b.n	8003430 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800341c:	4b08      	ldr	r3, [pc, #32]	; (8003440 <_sbrk+0x64>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003422:	4b07      	ldr	r3, [pc, #28]	; (8003440 <_sbrk+0x64>)
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4413      	add	r3, r2
 800342a:	4a05      	ldr	r2, [pc, #20]	; (8003440 <_sbrk+0x64>)
 800342c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800342e:	68fb      	ldr	r3, [r7, #12]
}
 8003430:	4618      	mov	r0, r3
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20005000 	.word	0x20005000
 800343c:	00000400 	.word	0x00000400
 8003440:	200000e8 	.word	0x200000e8
 8003444:	20001130 	.word	0x20001130

08003448 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800344c:	bf00      	nop
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr

08003454 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003454:	480c      	ldr	r0, [pc, #48]	; (8003488 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003456:	490d      	ldr	r1, [pc, #52]	; (800348c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003458:	4a0d      	ldr	r2, [pc, #52]	; (8003490 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800345a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800345c:	e002      	b.n	8003464 <LoopCopyDataInit>

0800345e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800345e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003462:	3304      	adds	r3, #4

08003464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003468:	d3f9      	bcc.n	800345e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800346a:	4a0a      	ldr	r2, [pc, #40]	; (8003494 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800346c:	4c0a      	ldr	r4, [pc, #40]	; (8003498 <LoopFillZerobss+0x22>)
  movs r3, #0
 800346e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003470:	e001      	b.n	8003476 <LoopFillZerobss>

08003472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003474:	3204      	adds	r2, #4

08003476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003478:	d3fb      	bcc.n	8003472 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800347a:	f7ff ffe5 	bl	8003448 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800347e:	f006 fc9f 	bl	8009dc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003482:	f7ff f999 	bl	80027b8 <main>
  bx lr
 8003486:	4770      	bx	lr
  ldr r0, =_sdata
 8003488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800348c:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8003490:	0800a910 	.word	0x0800a910
  ldr r2, =_sbss
 8003494:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8003498:	20001130 	.word	0x20001130

0800349c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800349c:	e7fe      	b.n	800349c <CAN1_RX1_IRQHandler>
	...

080034a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a4:	4b08      	ldr	r3, [pc, #32]	; (80034c8 <HAL_Init+0x28>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a07      	ldr	r2, [pc, #28]	; (80034c8 <HAL_Init+0x28>)
 80034aa:	f043 0310 	orr.w	r3, r3, #16
 80034ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b0:	2003      	movs	r0, #3
 80034b2:	f000 fbc1 	bl	8003c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034b6:	200f      	movs	r0, #15
 80034b8:	f7ff fede 	bl	8003278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034bc:	f7ff fd74 	bl	8002fa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40022000 	.word	0x40022000

080034cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034d0:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <HAL_IncTick+0x1c>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	461a      	mov	r2, r3
 80034d6:	4b05      	ldr	r3, [pc, #20]	; (80034ec <HAL_IncTick+0x20>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4413      	add	r3, r2
 80034dc:	4a03      	ldr	r2, [pc, #12]	; (80034ec <HAL_IncTick+0x20>)
 80034de:	6013      	str	r3, [r2, #0]
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr
 80034e8:	20000040 	.word	0x20000040
 80034ec:	200010dc 	.word	0x200010dc

080034f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return uwTick;
 80034f4:	4b02      	ldr	r3, [pc, #8]	; (8003500 <HAL_GetTick+0x10>)
 80034f6:	681b      	ldr	r3, [r3, #0]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr
 8003500:	200010dc 	.word	0x200010dc

08003504 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800350c:	2300      	movs	r3, #0
 800350e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003514:	2300      	movs	r3, #0
 8003516:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e0be      	b.n	80036a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003530:	2b00      	cmp	r3, #0
 8003532:	d109      	bne.n	8003548 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7ff fd68 	bl	8003018 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 fa81 	bl	8003a50 <ADC_ConversionStop_Disable>
 800354e:	4603      	mov	r3, r0
 8003550:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b00      	cmp	r3, #0
 800355c:	f040 8099 	bne.w	8003692 <HAL_ADC_Init+0x18e>
 8003560:	7dfb      	ldrb	r3, [r7, #23]
 8003562:	2b00      	cmp	r3, #0
 8003564:	f040 8095 	bne.w	8003692 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003570:	f023 0302 	bic.w	r3, r3, #2
 8003574:	f043 0202 	orr.w	r2, r3, #2
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003584:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	7b1b      	ldrb	r3, [r3, #12]
 800358a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800358c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	4313      	orrs	r3, r2
 8003592:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800359c:	d003      	beq.n	80035a6 <HAL_ADC_Init+0xa2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d102      	bne.n	80035ac <HAL_ADC_Init+0xa8>
 80035a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035aa:	e000      	b.n	80035ae <HAL_ADC_Init+0xaa>
 80035ac:	2300      	movs	r3, #0
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	7d1b      	ldrb	r3, [r3, #20]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d119      	bne.n	80035f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	7b1b      	ldrb	r3, [r3, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d109      	bne.n	80035d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	3b01      	subs	r3, #1
 80035ca:	035a      	lsls	r2, r3, #13
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	e00b      	b.n	80035f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035dc:	f043 0220 	orr.w	r2, r3, #32
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e8:	f043 0201 	orr.w	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	430a      	orrs	r2, r1
 8003602:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	4b28      	ldr	r3, [pc, #160]	; (80036ac <HAL_ADC_Init+0x1a8>)
 800360c:	4013      	ands	r3, r2
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6812      	ldr	r2, [r2, #0]
 8003612:	68b9      	ldr	r1, [r7, #8]
 8003614:	430b      	orrs	r3, r1
 8003616:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003620:	d003      	beq.n	800362a <HAL_ADC_Init+0x126>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d104      	bne.n	8003634 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	3b01      	subs	r3, #1
 8003630:	051b      	lsls	r3, r3, #20
 8003632:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	430a      	orrs	r2, r1
 8003646:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	4b18      	ldr	r3, [pc, #96]	; (80036b0 <HAL_ADC_Init+0x1ac>)
 8003650:	4013      	ands	r3, r2
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	429a      	cmp	r2, r3
 8003656:	d10b      	bne.n	8003670 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003662:	f023 0303 	bic.w	r3, r3, #3
 8003666:	f043 0201 	orr.w	r2, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800366e:	e018      	b.n	80036a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003674:	f023 0312 	bic.w	r3, r3, #18
 8003678:	f043 0210 	orr.w	r2, r3, #16
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003684:	f043 0201 	orr.w	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003690:	e007      	b.n	80036a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003696:	f043 0210 	orr.w	r2, r3, #16
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	ffe1f7fd 	.word	0xffe1f7fd
 80036b0:	ff1f0efe 	.word	0xff1f0efe

080036b4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f003 0320 	and.w	r3, r3, #32
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	d140      	bne.n	800374c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d139      	bne.n	800374c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036dc:	f003 0310 	and.w	r3, r3, #16
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d105      	bne.n	80036f0 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80036fa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80036fe:	d11d      	bne.n	800373c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003704:	2b00      	cmp	r3, #0
 8003706:	d119      	bne.n	800373c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0220 	bic.w	r2, r2, #32
 8003716:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003728:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d105      	bne.n	800373c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003734:	f043 0201 	orr.w	r2, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 f87c 	bl	800383a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f06f 0212 	mvn.w	r2, #18
 800374a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003756:	2b80      	cmp	r3, #128	; 0x80
 8003758:	d14f      	bne.n	80037fa <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	2b04      	cmp	r3, #4
 8003766:	d148      	bne.n	80037fa <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376c:	f003 0310 	and.w	r3, r3, #16
 8003770:	2b00      	cmp	r3, #0
 8003772:	d105      	bne.n	8003780 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003778:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800378a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800378e:	d012      	beq.n	80037b6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800379a:	2b00      	cmp	r3, #0
 800379c:	d125      	bne.n	80037ea <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80037a8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80037ac:	d11d      	bne.n	80037ea <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d119      	bne.n	80037ea <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037c4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d105      	bne.n	80037ea <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e2:	f043 0201 	orr.w	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f971 	bl	8003ad2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f06f 020c 	mvn.w	r2, #12
 80037f8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003804:	2b40      	cmp	r3, #64	; 0x40
 8003806:	d114      	bne.n	8003832 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b01      	cmp	r3, #1
 8003814:	d10d      	bne.n	8003832 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f812 	bl	800384c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0201 	mvn.w	r2, #1
 8003830:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003832:	bf00      	nop
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800383a:	b480      	push	{r7}
 800383c:	b083      	sub	sp, #12
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	bc80      	pop	{r7}
 800385c:	4770      	bx	lr
	...

08003860 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003878:	2b01      	cmp	r3, #1
 800387a:	d101      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x20>
 800387c:	2302      	movs	r3, #2
 800387e:	e0dc      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x1da>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b06      	cmp	r3, #6
 800388e:	d81c      	bhi.n	80038ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	3b05      	subs	r3, #5
 80038a2:	221f      	movs	r2, #31
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43db      	mvns	r3, r3
 80038aa:	4019      	ands	r1, r3
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	3b05      	subs	r3, #5
 80038bc:	fa00 f203 	lsl.w	r2, r0, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	430a      	orrs	r2, r1
 80038c6:	635a      	str	r2, [r3, #52]	; 0x34
 80038c8:	e03c      	b.n	8003944 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2b0c      	cmp	r3, #12
 80038d0:	d81c      	bhi.n	800390c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	3b23      	subs	r3, #35	; 0x23
 80038e4:	221f      	movs	r2, #31
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	4019      	ands	r1, r3
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	6818      	ldr	r0, [r3, #0]
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	4613      	mov	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	4413      	add	r3, r2
 80038fc:	3b23      	subs	r3, #35	; 0x23
 80038fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	631a      	str	r2, [r3, #48]	; 0x30
 800390a:	e01b      	b.n	8003944 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	4413      	add	r3, r2
 800391c:	3b41      	subs	r3, #65	; 0x41
 800391e:	221f      	movs	r2, #31
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	43db      	mvns	r3, r3
 8003926:	4019      	ands	r1, r3
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	6818      	ldr	r0, [r3, #0]
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	3b41      	subs	r3, #65	; 0x41
 8003938:	fa00 f203 	lsl.w	r2, r0, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b09      	cmp	r3, #9
 800394a:	d91c      	bls.n	8003986 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68d9      	ldr	r1, [r3, #12]
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	4613      	mov	r3, r2
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	4413      	add	r3, r2
 800395c:	3b1e      	subs	r3, #30
 800395e:	2207      	movs	r2, #7
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	4019      	ands	r1, r3
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	6898      	ldr	r0, [r3, #8]
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	4613      	mov	r3, r2
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	4413      	add	r3, r2
 8003976:	3b1e      	subs	r3, #30
 8003978:	fa00 f203 	lsl.w	r2, r0, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	430a      	orrs	r2, r1
 8003982:	60da      	str	r2, [r3, #12]
 8003984:	e019      	b.n	80039ba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6919      	ldr	r1, [r3, #16]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4613      	mov	r3, r2
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	4413      	add	r3, r2
 8003996:	2207      	movs	r2, #7
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	4019      	ands	r1, r3
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	6898      	ldr	r0, [r3, #8]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4613      	mov	r3, r2
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	4413      	add	r3, r2
 80039ae:	fa00 f203 	lsl.w	r2, r0, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b10      	cmp	r3, #16
 80039c0:	d003      	beq.n	80039ca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039c6:	2b11      	cmp	r3, #17
 80039c8:	d132      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a1d      	ldr	r2, [pc, #116]	; (8003a44 <HAL_ADC_ConfigChannel+0x1e4>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d125      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d126      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80039f0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b10      	cmp	r3, #16
 80039f8:	d11a      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039fa:	4b13      	ldr	r3, [pc, #76]	; (8003a48 <HAL_ADC_ConfigChannel+0x1e8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a13      	ldr	r2, [pc, #76]	; (8003a4c <HAL_ADC_ConfigChannel+0x1ec>)
 8003a00:	fba2 2303 	umull	r2, r3, r2, r3
 8003a04:	0c9a      	lsrs	r2, r3, #18
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a10:	e002      	b.n	8003a18 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1f9      	bne.n	8003a12 <HAL_ADC_ConfigChannel+0x1b2>
 8003a1e:	e007      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a24:	f043 0220 	orr.w	r2, r3, #32
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr
 8003a44:	40012400 	.word	0x40012400
 8003a48:	20000038 	.word	0x20000038
 8003a4c:	431bde83 	.word	0x431bde83

08003a50 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d12e      	bne.n	8003ac8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0201 	bic.w	r2, r2, #1
 8003a78:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a7a:	f7ff fd39 	bl	80034f0 <HAL_GetTick>
 8003a7e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a80:	e01b      	b.n	8003aba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a82:	f7ff fd35 	bl	80034f0 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d914      	bls.n	8003aba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d10d      	bne.n	8003aba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa2:	f043 0210 	orr.w	r2, r3, #16
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aae:	f043 0201 	orr.w	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e007      	b.n	8003aca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d0dc      	beq.n	8003a82 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc80      	pop	{r7}
 8003ae2:	4770      	bx	lr

08003ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003af4:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <__NVIC_SetPriorityGrouping+0x44>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b00:	4013      	ands	r3, r2
 8003b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b16:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <__NVIC_SetPriorityGrouping+0x44>)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	60d3      	str	r3, [r2, #12]
}
 8003b1c:	bf00      	nop
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	e000ed00 	.word	0xe000ed00

08003b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b30:	4b04      	ldr	r3, [pc, #16]	; (8003b44 <__NVIC_GetPriorityGrouping+0x18>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	0a1b      	lsrs	r3, r3, #8
 8003b36:	f003 0307 	and.w	r3, r3, #7
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	e000ed00 	.word	0xe000ed00

08003b48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	db0b      	blt.n	8003b72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	f003 021f 	and.w	r2, r3, #31
 8003b60:	4906      	ldr	r1, [pc, #24]	; (8003b7c <__NVIC_EnableIRQ+0x34>)
 8003b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	2001      	movs	r0, #1
 8003b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b72:	bf00      	nop
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr
 8003b7c:	e000e100 	.word	0xe000e100

08003b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	6039      	str	r1, [r7, #0]
 8003b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	db0a      	blt.n	8003baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	490c      	ldr	r1, [pc, #48]	; (8003bcc <__NVIC_SetPriority+0x4c>)
 8003b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9e:	0112      	lsls	r2, r2, #4
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ba8:	e00a      	b.n	8003bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	4908      	ldr	r1, [pc, #32]	; (8003bd0 <__NVIC_SetPriority+0x50>)
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	f003 030f 	and.w	r3, r3, #15
 8003bb6:	3b04      	subs	r3, #4
 8003bb8:	0112      	lsls	r2, r2, #4
 8003bba:	b2d2      	uxtb	r2, r2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	761a      	strb	r2, [r3, #24]
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bc80      	pop	{r7}
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	e000e100 	.word	0xe000e100
 8003bd0:	e000ed00 	.word	0xe000ed00

08003bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b089      	sub	sp, #36	; 0x24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	f1c3 0307 	rsb	r3, r3, #7
 8003bee:	2b04      	cmp	r3, #4
 8003bf0:	bf28      	it	cs
 8003bf2:	2304      	movcs	r3, #4
 8003bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	2b06      	cmp	r3, #6
 8003bfc:	d902      	bls.n	8003c04 <NVIC_EncodePriority+0x30>
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	3b03      	subs	r3, #3
 8003c02:	e000      	b.n	8003c06 <NVIC_EncodePriority+0x32>
 8003c04:	2300      	movs	r3, #0
 8003c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c08:	f04f 32ff 	mov.w	r2, #4294967295
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	43da      	mvns	r2, r3
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	401a      	ands	r2, r3
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	fa01 f303 	lsl.w	r3, r1, r3
 8003c26:	43d9      	mvns	r1, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c2c:	4313      	orrs	r3, r2
         );
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3724      	adds	r7, #36	; 0x24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr

08003c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7ff ff4f 	bl	8003ae4 <__NVIC_SetPriorityGrouping>
}
 8003c46:	bf00      	nop
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b086      	sub	sp, #24
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	4603      	mov	r3, r0
 8003c56:	60b9      	str	r1, [r7, #8]
 8003c58:	607a      	str	r2, [r7, #4]
 8003c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c60:	f7ff ff64 	bl	8003b2c <__NVIC_GetPriorityGrouping>
 8003c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	6978      	ldr	r0, [r7, #20]
 8003c6c:	f7ff ffb2 	bl	8003bd4 <NVIC_EncodePriority>
 8003c70:	4602      	mov	r2, r0
 8003c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c76:	4611      	mov	r1, r2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff ff81 	bl	8003b80 <__NVIC_SetPriority>
}
 8003c7e:	bf00      	nop
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7ff ff57 	bl	8003b48 <__NVIC_EnableIRQ>
}
 8003c9a:	bf00      	nop
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
	...

08003ca4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e043      	b.n	8003d42 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4b22      	ldr	r3, [pc, #136]	; (8003d4c <HAL_DMA_Init+0xa8>)
 8003cc2:	4413      	add	r3, r2
 8003cc4:	4a22      	ldr	r2, [pc, #136]	; (8003d50 <HAL_DMA_Init+0xac>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	009a      	lsls	r2, r3, #2
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a1f      	ldr	r2, [pc, #124]	; (8003d54 <HAL_DMA_Init+0xb0>)
 8003cd6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003cee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003cf2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3714      	adds	r7, #20
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bc80      	pop	{r7}
 8003d4a:	4770      	bx	lr
 8003d4c:	bffdfff8 	.word	0xbffdfff8
 8003d50:	cccccccd 	.word	0xcccccccd
 8003d54:	40020000 	.word	0x40020000

08003d58 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d60:	2300      	movs	r3, #0
 8003d62:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d008      	beq.n	8003d80 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2204      	movs	r2, #4
 8003d72:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e020      	b.n	8003dc2 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 020e 	bic.w	r2, r2, #14
 8003d8e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0201 	bic.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da8:	2101      	movs	r1, #1
 8003daa:	fa01 f202 	lsl.w	r2, r1, r2
 8003dae:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3714      	adds	r7, #20
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr

08003dcc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d005      	beq.n	8003dee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2204      	movs	r2, #4
 8003de6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
 8003dec:	e051      	b.n	8003e92 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 020e 	bic.w	r2, r2, #14
 8003dfc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0201 	bic.w	r2, r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a22      	ldr	r2, [pc, #136]	; (8003e9c <HAL_DMA_Abort_IT+0xd0>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d029      	beq.n	8003e6c <HAL_DMA_Abort_IT+0xa0>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a20      	ldr	r2, [pc, #128]	; (8003ea0 <HAL_DMA_Abort_IT+0xd4>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d022      	beq.n	8003e68 <HAL_DMA_Abort_IT+0x9c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a1f      	ldr	r2, [pc, #124]	; (8003ea4 <HAL_DMA_Abort_IT+0xd8>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d01a      	beq.n	8003e62 <HAL_DMA_Abort_IT+0x96>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a1d      	ldr	r2, [pc, #116]	; (8003ea8 <HAL_DMA_Abort_IT+0xdc>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d012      	beq.n	8003e5c <HAL_DMA_Abort_IT+0x90>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a1c      	ldr	r2, [pc, #112]	; (8003eac <HAL_DMA_Abort_IT+0xe0>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d00a      	beq.n	8003e56 <HAL_DMA_Abort_IT+0x8a>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1a      	ldr	r2, [pc, #104]	; (8003eb0 <HAL_DMA_Abort_IT+0xe4>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d102      	bne.n	8003e50 <HAL_DMA_Abort_IT+0x84>
 8003e4a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e4e:	e00e      	b.n	8003e6e <HAL_DMA_Abort_IT+0xa2>
 8003e50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e54:	e00b      	b.n	8003e6e <HAL_DMA_Abort_IT+0xa2>
 8003e56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e5a:	e008      	b.n	8003e6e <HAL_DMA_Abort_IT+0xa2>
 8003e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e60:	e005      	b.n	8003e6e <HAL_DMA_Abort_IT+0xa2>
 8003e62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e66:	e002      	b.n	8003e6e <HAL_DMA_Abort_IT+0xa2>
 8003e68:	2310      	movs	r3, #16
 8003e6a:	e000      	b.n	8003e6e <HAL_DMA_Abort_IT+0xa2>
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	4a11      	ldr	r2, [pc, #68]	; (8003eb4 <HAL_DMA_Abort_IT+0xe8>)
 8003e70:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	4798      	blx	r3
    } 
  }
  return status;
 8003e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	40020008 	.word	0x40020008
 8003ea0:	4002001c 	.word	0x4002001c
 8003ea4:	40020030 	.word	0x40020030
 8003ea8:	40020044 	.word	0x40020044
 8003eac:	40020058 	.word	0x40020058
 8003eb0:	4002006c 	.word	0x4002006c
 8003eb4:	40020000 	.word	0x40020000

08003eb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed4:	2204      	movs	r2, #4
 8003ed6:	409a      	lsls	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4013      	ands	r3, r2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d04f      	beq.n	8003f80 <HAL_DMA_IRQHandler+0xc8>
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d04a      	beq.n	8003f80 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d107      	bne.n	8003f08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0204 	bic.w	r2, r2, #4
 8003f06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a66      	ldr	r2, [pc, #408]	; (80040a8 <HAL_DMA_IRQHandler+0x1f0>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d029      	beq.n	8003f66 <HAL_DMA_IRQHandler+0xae>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a65      	ldr	r2, [pc, #404]	; (80040ac <HAL_DMA_IRQHandler+0x1f4>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d022      	beq.n	8003f62 <HAL_DMA_IRQHandler+0xaa>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a63      	ldr	r2, [pc, #396]	; (80040b0 <HAL_DMA_IRQHandler+0x1f8>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d01a      	beq.n	8003f5c <HAL_DMA_IRQHandler+0xa4>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a62      	ldr	r2, [pc, #392]	; (80040b4 <HAL_DMA_IRQHandler+0x1fc>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d012      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x9e>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a60      	ldr	r2, [pc, #384]	; (80040b8 <HAL_DMA_IRQHandler+0x200>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d00a      	beq.n	8003f50 <HAL_DMA_IRQHandler+0x98>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a5f      	ldr	r2, [pc, #380]	; (80040bc <HAL_DMA_IRQHandler+0x204>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d102      	bne.n	8003f4a <HAL_DMA_IRQHandler+0x92>
 8003f44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f48:	e00e      	b.n	8003f68 <HAL_DMA_IRQHandler+0xb0>
 8003f4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003f4e:	e00b      	b.n	8003f68 <HAL_DMA_IRQHandler+0xb0>
 8003f50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f54:	e008      	b.n	8003f68 <HAL_DMA_IRQHandler+0xb0>
 8003f56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f5a:	e005      	b.n	8003f68 <HAL_DMA_IRQHandler+0xb0>
 8003f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f60:	e002      	b.n	8003f68 <HAL_DMA_IRQHandler+0xb0>
 8003f62:	2340      	movs	r3, #64	; 0x40
 8003f64:	e000      	b.n	8003f68 <HAL_DMA_IRQHandler+0xb0>
 8003f66:	2304      	movs	r3, #4
 8003f68:	4a55      	ldr	r2, [pc, #340]	; (80040c0 <HAL_DMA_IRQHandler+0x208>)
 8003f6a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 8094 	beq.w	800409e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003f7e:	e08e      	b.n	800409e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f84:	2202      	movs	r2, #2
 8003f86:	409a      	lsls	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d056      	beq.n	800403e <HAL_DMA_IRQHandler+0x186>
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d051      	beq.n	800403e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0320 	and.w	r3, r3, #32
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d10b      	bne.n	8003fc0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 020a 	bic.w	r2, r2, #10
 8003fb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a38      	ldr	r2, [pc, #224]	; (80040a8 <HAL_DMA_IRQHandler+0x1f0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d029      	beq.n	800401e <HAL_DMA_IRQHandler+0x166>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a37      	ldr	r2, [pc, #220]	; (80040ac <HAL_DMA_IRQHandler+0x1f4>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d022      	beq.n	800401a <HAL_DMA_IRQHandler+0x162>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a35      	ldr	r2, [pc, #212]	; (80040b0 <HAL_DMA_IRQHandler+0x1f8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d01a      	beq.n	8004014 <HAL_DMA_IRQHandler+0x15c>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a34      	ldr	r2, [pc, #208]	; (80040b4 <HAL_DMA_IRQHandler+0x1fc>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d012      	beq.n	800400e <HAL_DMA_IRQHandler+0x156>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a32      	ldr	r2, [pc, #200]	; (80040b8 <HAL_DMA_IRQHandler+0x200>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d00a      	beq.n	8004008 <HAL_DMA_IRQHandler+0x150>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a31      	ldr	r2, [pc, #196]	; (80040bc <HAL_DMA_IRQHandler+0x204>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d102      	bne.n	8004002 <HAL_DMA_IRQHandler+0x14a>
 8003ffc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004000:	e00e      	b.n	8004020 <HAL_DMA_IRQHandler+0x168>
 8004002:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004006:	e00b      	b.n	8004020 <HAL_DMA_IRQHandler+0x168>
 8004008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800400c:	e008      	b.n	8004020 <HAL_DMA_IRQHandler+0x168>
 800400e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004012:	e005      	b.n	8004020 <HAL_DMA_IRQHandler+0x168>
 8004014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004018:	e002      	b.n	8004020 <HAL_DMA_IRQHandler+0x168>
 800401a:	2320      	movs	r3, #32
 800401c:	e000      	b.n	8004020 <HAL_DMA_IRQHandler+0x168>
 800401e:	2302      	movs	r3, #2
 8004020:	4a27      	ldr	r2, [pc, #156]	; (80040c0 <HAL_DMA_IRQHandler+0x208>)
 8004022:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004030:	2b00      	cmp	r3, #0
 8004032:	d034      	beq.n	800409e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800403c:	e02f      	b.n	800409e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	2208      	movs	r2, #8
 8004044:	409a      	lsls	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	4013      	ands	r3, r2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d028      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x1e8>
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f003 0308 	and.w	r3, r3, #8
 8004054:	2b00      	cmp	r3, #0
 8004056:	d023      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 020e 	bic.w	r2, r2, #14
 8004066:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004070:	2101      	movs	r1, #1
 8004072:	fa01 f202 	lsl.w	r2, r1, r2
 8004076:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	2b00      	cmp	r3, #0
 8004094:	d004      	beq.n	80040a0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	4798      	blx	r3
    }
  }
  return;
 800409e:	bf00      	nop
 80040a0:	bf00      	nop
}
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40020008 	.word	0x40020008
 80040ac:	4002001c 	.word	0x4002001c
 80040b0:	40020030 	.word	0x40020030
 80040b4:	40020044 	.word	0x40020044
 80040b8:	40020058 	.word	0x40020058
 80040bc:	4002006c 	.word	0x4002006c
 80040c0:	40020000 	.word	0x40020000

080040c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b08b      	sub	sp, #44	; 0x2c
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040ce:	2300      	movs	r3, #0
 80040d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80040d2:	2300      	movs	r3, #0
 80040d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040d6:	e169      	b.n	80043ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80040d8:	2201      	movs	r2, #1
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	f040 8158 	bne.w	80043a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	4a9a      	ldr	r2, [pc, #616]	; (8004364 <HAL_GPIO_Init+0x2a0>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d05e      	beq.n	80041be <HAL_GPIO_Init+0xfa>
 8004100:	4a98      	ldr	r2, [pc, #608]	; (8004364 <HAL_GPIO_Init+0x2a0>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d875      	bhi.n	80041f2 <HAL_GPIO_Init+0x12e>
 8004106:	4a98      	ldr	r2, [pc, #608]	; (8004368 <HAL_GPIO_Init+0x2a4>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d058      	beq.n	80041be <HAL_GPIO_Init+0xfa>
 800410c:	4a96      	ldr	r2, [pc, #600]	; (8004368 <HAL_GPIO_Init+0x2a4>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d86f      	bhi.n	80041f2 <HAL_GPIO_Init+0x12e>
 8004112:	4a96      	ldr	r2, [pc, #600]	; (800436c <HAL_GPIO_Init+0x2a8>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d052      	beq.n	80041be <HAL_GPIO_Init+0xfa>
 8004118:	4a94      	ldr	r2, [pc, #592]	; (800436c <HAL_GPIO_Init+0x2a8>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d869      	bhi.n	80041f2 <HAL_GPIO_Init+0x12e>
 800411e:	4a94      	ldr	r2, [pc, #592]	; (8004370 <HAL_GPIO_Init+0x2ac>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d04c      	beq.n	80041be <HAL_GPIO_Init+0xfa>
 8004124:	4a92      	ldr	r2, [pc, #584]	; (8004370 <HAL_GPIO_Init+0x2ac>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d863      	bhi.n	80041f2 <HAL_GPIO_Init+0x12e>
 800412a:	4a92      	ldr	r2, [pc, #584]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d046      	beq.n	80041be <HAL_GPIO_Init+0xfa>
 8004130:	4a90      	ldr	r2, [pc, #576]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d85d      	bhi.n	80041f2 <HAL_GPIO_Init+0x12e>
 8004136:	2b12      	cmp	r3, #18
 8004138:	d82a      	bhi.n	8004190 <HAL_GPIO_Init+0xcc>
 800413a:	2b12      	cmp	r3, #18
 800413c:	d859      	bhi.n	80041f2 <HAL_GPIO_Init+0x12e>
 800413e:	a201      	add	r2, pc, #4	; (adr r2, 8004144 <HAL_GPIO_Init+0x80>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	080041bf 	.word	0x080041bf
 8004148:	08004199 	.word	0x08004199
 800414c:	080041ab 	.word	0x080041ab
 8004150:	080041ed 	.word	0x080041ed
 8004154:	080041f3 	.word	0x080041f3
 8004158:	080041f3 	.word	0x080041f3
 800415c:	080041f3 	.word	0x080041f3
 8004160:	080041f3 	.word	0x080041f3
 8004164:	080041f3 	.word	0x080041f3
 8004168:	080041f3 	.word	0x080041f3
 800416c:	080041f3 	.word	0x080041f3
 8004170:	080041f3 	.word	0x080041f3
 8004174:	080041f3 	.word	0x080041f3
 8004178:	080041f3 	.word	0x080041f3
 800417c:	080041f3 	.word	0x080041f3
 8004180:	080041f3 	.word	0x080041f3
 8004184:	080041f3 	.word	0x080041f3
 8004188:	080041a1 	.word	0x080041a1
 800418c:	080041b5 	.word	0x080041b5
 8004190:	4a79      	ldr	r2, [pc, #484]	; (8004378 <HAL_GPIO_Init+0x2b4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d013      	beq.n	80041be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004196:	e02c      	b.n	80041f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	623b      	str	r3, [r7, #32]
          break;
 800419e:	e029      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	3304      	adds	r3, #4
 80041a6:	623b      	str	r3, [r7, #32]
          break;
 80041a8:	e024      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	3308      	adds	r3, #8
 80041b0:	623b      	str	r3, [r7, #32]
          break;
 80041b2:	e01f      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	330c      	adds	r3, #12
 80041ba:	623b      	str	r3, [r7, #32]
          break;
 80041bc:	e01a      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d102      	bne.n	80041cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80041c6:	2304      	movs	r3, #4
 80041c8:	623b      	str	r3, [r7, #32]
          break;
 80041ca:	e013      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d105      	bne.n	80041e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80041d4:	2308      	movs	r3, #8
 80041d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	69fa      	ldr	r2, [r7, #28]
 80041dc:	611a      	str	r2, [r3, #16]
          break;
 80041de:	e009      	b.n	80041f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80041e0:	2308      	movs	r3, #8
 80041e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69fa      	ldr	r2, [r7, #28]
 80041e8:	615a      	str	r2, [r3, #20]
          break;
 80041ea:	e003      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80041ec:	2300      	movs	r3, #0
 80041ee:	623b      	str	r3, [r7, #32]
          break;
 80041f0:	e000      	b.n	80041f4 <HAL_GPIO_Init+0x130>
          break;
 80041f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	2bff      	cmp	r3, #255	; 0xff
 80041f8:	d801      	bhi.n	80041fe <HAL_GPIO_Init+0x13a>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	e001      	b.n	8004202 <HAL_GPIO_Init+0x13e>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	3304      	adds	r3, #4
 8004202:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	2bff      	cmp	r3, #255	; 0xff
 8004208:	d802      	bhi.n	8004210 <HAL_GPIO_Init+0x14c>
 800420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	e002      	b.n	8004216 <HAL_GPIO_Init+0x152>
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	3b08      	subs	r3, #8
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	210f      	movs	r1, #15
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	fa01 f303 	lsl.w	r3, r1, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	401a      	ands	r2, r3
 8004228:	6a39      	ldr	r1, [r7, #32]
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	fa01 f303 	lsl.w	r3, r1, r3
 8004230:	431a      	orrs	r2, r3
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 80b1 	beq.w	80043a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004244:	4b4d      	ldr	r3, [pc, #308]	; (800437c <HAL_GPIO_Init+0x2b8>)
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	4a4c      	ldr	r2, [pc, #304]	; (800437c <HAL_GPIO_Init+0x2b8>)
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	6193      	str	r3, [r2, #24]
 8004250:	4b4a      	ldr	r3, [pc, #296]	; (800437c <HAL_GPIO_Init+0x2b8>)
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800425c:	4a48      	ldr	r2, [pc, #288]	; (8004380 <HAL_GPIO_Init+0x2bc>)
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	089b      	lsrs	r3, r3, #2
 8004262:	3302      	adds	r3, #2
 8004264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004268:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	f003 0303 	and.w	r3, r3, #3
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	220f      	movs	r2, #15
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	43db      	mvns	r3, r3
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	4013      	ands	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a40      	ldr	r2, [pc, #256]	; (8004384 <HAL_GPIO_Init+0x2c0>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d013      	beq.n	80042b0 <HAL_GPIO_Init+0x1ec>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a3f      	ldr	r2, [pc, #252]	; (8004388 <HAL_GPIO_Init+0x2c4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d00d      	beq.n	80042ac <HAL_GPIO_Init+0x1e8>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4a3e      	ldr	r2, [pc, #248]	; (800438c <HAL_GPIO_Init+0x2c8>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d007      	beq.n	80042a8 <HAL_GPIO_Init+0x1e4>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a3d      	ldr	r2, [pc, #244]	; (8004390 <HAL_GPIO_Init+0x2cc>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d101      	bne.n	80042a4 <HAL_GPIO_Init+0x1e0>
 80042a0:	2303      	movs	r3, #3
 80042a2:	e006      	b.n	80042b2 <HAL_GPIO_Init+0x1ee>
 80042a4:	2304      	movs	r3, #4
 80042a6:	e004      	b.n	80042b2 <HAL_GPIO_Init+0x1ee>
 80042a8:	2302      	movs	r3, #2
 80042aa:	e002      	b.n	80042b2 <HAL_GPIO_Init+0x1ee>
 80042ac:	2301      	movs	r3, #1
 80042ae:	e000      	b.n	80042b2 <HAL_GPIO_Init+0x1ee>
 80042b0:	2300      	movs	r3, #0
 80042b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042b4:	f002 0203 	and.w	r2, r2, #3
 80042b8:	0092      	lsls	r2, r2, #2
 80042ba:	4093      	lsls	r3, r2
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80042c2:	492f      	ldr	r1, [pc, #188]	; (8004380 <HAL_GPIO_Init+0x2bc>)
 80042c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c6:	089b      	lsrs	r3, r3, #2
 80042c8:	3302      	adds	r3, #2
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d006      	beq.n	80042ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80042dc:	4b2d      	ldr	r3, [pc, #180]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	492c      	ldr	r1, [pc, #176]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	600b      	str	r3, [r1, #0]
 80042e8:	e006      	b.n	80042f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80042ea:	4b2a      	ldr	r3, [pc, #168]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	43db      	mvns	r3, r3
 80042f2:	4928      	ldr	r1, [pc, #160]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d006      	beq.n	8004312 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004304:	4b23      	ldr	r3, [pc, #140]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	4922      	ldr	r1, [pc, #136]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	4313      	orrs	r3, r2
 800430e:	604b      	str	r3, [r1, #4]
 8004310:	e006      	b.n	8004320 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004312:	4b20      	ldr	r3, [pc, #128]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	43db      	mvns	r3, r3
 800431a:	491e      	ldr	r1, [pc, #120]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 800431c:	4013      	ands	r3, r2
 800431e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d006      	beq.n	800433a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800432c:	4b19      	ldr	r3, [pc, #100]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	4918      	ldr	r1, [pc, #96]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	4313      	orrs	r3, r2
 8004336:	608b      	str	r3, [r1, #8]
 8004338:	e006      	b.n	8004348 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800433a:	4b16      	ldr	r3, [pc, #88]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	43db      	mvns	r3, r3
 8004342:	4914      	ldr	r1, [pc, #80]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 8004344:	4013      	ands	r3, r2
 8004346:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d021      	beq.n	8004398 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004354:	4b0f      	ldr	r3, [pc, #60]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	490e      	ldr	r1, [pc, #56]	; (8004394 <HAL_GPIO_Init+0x2d0>)
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	4313      	orrs	r3, r2
 800435e:	60cb      	str	r3, [r1, #12]
 8004360:	e021      	b.n	80043a6 <HAL_GPIO_Init+0x2e2>
 8004362:	bf00      	nop
 8004364:	10320000 	.word	0x10320000
 8004368:	10310000 	.word	0x10310000
 800436c:	10220000 	.word	0x10220000
 8004370:	10210000 	.word	0x10210000
 8004374:	10120000 	.word	0x10120000
 8004378:	10110000 	.word	0x10110000
 800437c:	40021000 	.word	0x40021000
 8004380:	40010000 	.word	0x40010000
 8004384:	40010800 	.word	0x40010800
 8004388:	40010c00 	.word	0x40010c00
 800438c:	40011000 	.word	0x40011000
 8004390:	40011400 	.word	0x40011400
 8004394:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004398:	4b0b      	ldr	r3, [pc, #44]	; (80043c8 <HAL_GPIO_Init+0x304>)
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	43db      	mvns	r3, r3
 80043a0:	4909      	ldr	r1, [pc, #36]	; (80043c8 <HAL_GPIO_Init+0x304>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80043a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a8:	3301      	adds	r3, #1
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b2:	fa22 f303 	lsr.w	r3, r2, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f47f ae8e 	bne.w	80040d8 <HAL_GPIO_Init+0x14>
  }
}
 80043bc:	bf00      	nop
 80043be:	bf00      	nop
 80043c0:	372c      	adds	r7, #44	; 0x2c
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr
 80043c8:	40010400 	.word	0x40010400

080043cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	460b      	mov	r3, r1
 80043d6:	807b      	strh	r3, [r7, #2]
 80043d8:	4613      	mov	r3, r2
 80043da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043dc:	787b      	ldrb	r3, [r7, #1]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043e2:	887a      	ldrh	r2, [r7, #2]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80043e8:	e003      	b.n	80043f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80043ea:	887b      	ldrh	r3, [r7, #2]
 80043ec:	041a      	lsls	r2, r3, #16
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	611a      	str	r2, [r3, #16]
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bc80      	pop	{r7}
 80043fa:	4770      	bx	lr

080043fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004406:	4b08      	ldr	r3, [pc, #32]	; (8004428 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004408:	695a      	ldr	r2, [r3, #20]
 800440a:	88fb      	ldrh	r3, [r7, #6]
 800440c:	4013      	ands	r3, r2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d006      	beq.n	8004420 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004412:	4a05      	ldr	r2, [pc, #20]	; (8004428 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004414:	88fb      	ldrh	r3, [r7, #6]
 8004416:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	4618      	mov	r0, r3
 800441c:	f7fe f860 	bl	80024e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004420:	bf00      	nop
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40010400 	.word	0x40010400

0800442c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e26c      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 8087 	beq.w	800455a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800444c:	4b92      	ldr	r3, [pc, #584]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 030c 	and.w	r3, r3, #12
 8004454:	2b04      	cmp	r3, #4
 8004456:	d00c      	beq.n	8004472 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004458:	4b8f      	ldr	r3, [pc, #572]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 030c 	and.w	r3, r3, #12
 8004460:	2b08      	cmp	r3, #8
 8004462:	d112      	bne.n	800448a <HAL_RCC_OscConfig+0x5e>
 8004464:	4b8c      	ldr	r3, [pc, #560]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800446c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004470:	d10b      	bne.n	800448a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004472:	4b89      	ldr	r3, [pc, #548]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d06c      	beq.n	8004558 <HAL_RCC_OscConfig+0x12c>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d168      	bne.n	8004558 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e246      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004492:	d106      	bne.n	80044a2 <HAL_RCC_OscConfig+0x76>
 8004494:	4b80      	ldr	r3, [pc, #512]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a7f      	ldr	r2, [pc, #508]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800449a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	e02e      	b.n	8004500 <HAL_RCC_OscConfig+0xd4>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCC_OscConfig+0x98>
 80044aa:	4b7b      	ldr	r3, [pc, #492]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a7a      	ldr	r2, [pc, #488]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	4b78      	ldr	r3, [pc, #480]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a77      	ldr	r2, [pc, #476]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	e01d      	b.n	8004500 <HAL_RCC_OscConfig+0xd4>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044cc:	d10c      	bne.n	80044e8 <HAL_RCC_OscConfig+0xbc>
 80044ce:	4b72      	ldr	r3, [pc, #456]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a71      	ldr	r2, [pc, #452]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	4b6f      	ldr	r3, [pc, #444]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a6e      	ldr	r2, [pc, #440]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	e00b      	b.n	8004500 <HAL_RCC_OscConfig+0xd4>
 80044e8:	4b6b      	ldr	r3, [pc, #428]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a6a      	ldr	r2, [pc, #424]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044f2:	6013      	str	r3, [r2, #0]
 80044f4:	4b68      	ldr	r3, [pc, #416]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a67      	ldr	r2, [pc, #412]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d013      	beq.n	8004530 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004508:	f7fe fff2 	bl	80034f0 <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004510:	f7fe ffee 	bl	80034f0 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b64      	cmp	r3, #100	; 0x64
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e1fa      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004522:	4b5d      	ldr	r3, [pc, #372]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0xe4>
 800452e:	e014      	b.n	800455a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004530:	f7fe ffde 	bl	80034f0 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004538:	f7fe ffda 	bl	80034f0 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	; 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e1e6      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800454a:	4b53      	ldr	r3, [pc, #332]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f0      	bne.n	8004538 <HAL_RCC_OscConfig+0x10c>
 8004556:	e000      	b.n	800455a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d063      	beq.n	800462e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004566:	4b4c      	ldr	r3, [pc, #304]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f003 030c 	and.w	r3, r3, #12
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00b      	beq.n	800458a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004572:	4b49      	ldr	r3, [pc, #292]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f003 030c 	and.w	r3, r3, #12
 800457a:	2b08      	cmp	r3, #8
 800457c:	d11c      	bne.n	80045b8 <HAL_RCC_OscConfig+0x18c>
 800457e:	4b46      	ldr	r3, [pc, #280]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d116      	bne.n	80045b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800458a:	4b43      	ldr	r3, [pc, #268]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <HAL_RCC_OscConfig+0x176>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d001      	beq.n	80045a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e1ba      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045a2:	4b3d      	ldr	r3, [pc, #244]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	4939      	ldr	r1, [pc, #228]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b6:	e03a      	b.n	800462e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d020      	beq.n	8004602 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045c0:	4b36      	ldr	r3, [pc, #216]	; (800469c <HAL_RCC_OscConfig+0x270>)
 80045c2:	2201      	movs	r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c6:	f7fe ff93 	bl	80034f0 <HAL_GetTick>
 80045ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ce:	f7fe ff8f 	bl	80034f0 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e19b      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e0:	4b2d      	ldr	r3, [pc, #180]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0f0      	beq.n	80045ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ec:	4b2a      	ldr	r3, [pc, #168]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4927      	ldr	r1, [pc, #156]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	600b      	str	r3, [r1, #0]
 8004600:	e015      	b.n	800462e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004602:	4b26      	ldr	r3, [pc, #152]	; (800469c <HAL_RCC_OscConfig+0x270>)
 8004604:	2200      	movs	r2, #0
 8004606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004608:	f7fe ff72 	bl	80034f0 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004610:	f7fe ff6e 	bl	80034f0 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e17a      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004622:	4b1d      	ldr	r3, [pc, #116]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d03a      	beq.n	80046b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d019      	beq.n	8004676 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004642:	4b17      	ldr	r3, [pc, #92]	; (80046a0 <HAL_RCC_OscConfig+0x274>)
 8004644:	2201      	movs	r2, #1
 8004646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004648:	f7fe ff52 	bl	80034f0 <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004650:	f7fe ff4e 	bl	80034f0 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e15a      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f0      	beq.n	8004650 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800466e:	2001      	movs	r0, #1
 8004670:	f000 fb08 	bl	8004c84 <RCC_Delay>
 8004674:	e01c      	b.n	80046b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004676:	4b0a      	ldr	r3, [pc, #40]	; (80046a0 <HAL_RCC_OscConfig+0x274>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800467c:	f7fe ff38 	bl	80034f0 <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004682:	e00f      	b.n	80046a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004684:	f7fe ff34 	bl	80034f0 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d908      	bls.n	80046a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e140      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
 8004696:	bf00      	nop
 8004698:	40021000 	.word	0x40021000
 800469c:	42420000 	.word	0x42420000
 80046a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a4:	4b9e      	ldr	r3, [pc, #632]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e9      	bne.n	8004684 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f000 80a6 	beq.w	800480a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046be:	2300      	movs	r3, #0
 80046c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046c2:	4b97      	ldr	r3, [pc, #604]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10d      	bne.n	80046ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ce:	4b94      	ldr	r3, [pc, #592]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	4a93      	ldr	r2, [pc, #588]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d8:	61d3      	str	r3, [r2, #28]
 80046da:	4b91      	ldr	r3, [pc, #580]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046e2:	60bb      	str	r3, [r7, #8]
 80046e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046e6:	2301      	movs	r3, #1
 80046e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ea:	4b8e      	ldr	r3, [pc, #568]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d118      	bne.n	8004728 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046f6:	4b8b      	ldr	r3, [pc, #556]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a8a      	ldr	r2, [pc, #552]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 80046fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004702:	f7fe fef5 	bl	80034f0 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800470a:	f7fe fef1 	bl	80034f0 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b64      	cmp	r3, #100	; 0x64
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e0fd      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800471c:	4b81      	ldr	r3, [pc, #516]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f0      	beq.n	800470a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d106      	bne.n	800473e <HAL_RCC_OscConfig+0x312>
 8004730:	4b7b      	ldr	r3, [pc, #492]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	4a7a      	ldr	r2, [pc, #488]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004736:	f043 0301 	orr.w	r3, r3, #1
 800473a:	6213      	str	r3, [r2, #32]
 800473c:	e02d      	b.n	800479a <HAL_RCC_OscConfig+0x36e>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d10c      	bne.n	8004760 <HAL_RCC_OscConfig+0x334>
 8004746:	4b76      	ldr	r3, [pc, #472]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	4a75      	ldr	r2, [pc, #468]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800474c:	f023 0301 	bic.w	r3, r3, #1
 8004750:	6213      	str	r3, [r2, #32]
 8004752:	4b73      	ldr	r3, [pc, #460]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	4a72      	ldr	r2, [pc, #456]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004758:	f023 0304 	bic.w	r3, r3, #4
 800475c:	6213      	str	r3, [r2, #32]
 800475e:	e01c      	b.n	800479a <HAL_RCC_OscConfig+0x36e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	2b05      	cmp	r3, #5
 8004766:	d10c      	bne.n	8004782 <HAL_RCC_OscConfig+0x356>
 8004768:	4b6d      	ldr	r3, [pc, #436]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	4a6c      	ldr	r2, [pc, #432]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800476e:	f043 0304 	orr.w	r3, r3, #4
 8004772:	6213      	str	r3, [r2, #32]
 8004774:	4b6a      	ldr	r3, [pc, #424]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	4a69      	ldr	r2, [pc, #420]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800477a:	f043 0301 	orr.w	r3, r3, #1
 800477e:	6213      	str	r3, [r2, #32]
 8004780:	e00b      	b.n	800479a <HAL_RCC_OscConfig+0x36e>
 8004782:	4b67      	ldr	r3, [pc, #412]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	4a66      	ldr	r2, [pc, #408]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004788:	f023 0301 	bic.w	r3, r3, #1
 800478c:	6213      	str	r3, [r2, #32]
 800478e:	4b64      	ldr	r3, [pc, #400]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	4a63      	ldr	r2, [pc, #396]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004794:	f023 0304 	bic.w	r3, r3, #4
 8004798:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d015      	beq.n	80047ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a2:	f7fe fea5 	bl	80034f0 <HAL_GetTick>
 80047a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a8:	e00a      	b.n	80047c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047aa:	f7fe fea1 	bl	80034f0 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e0ab      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c0:	4b57      	ldr	r3, [pc, #348]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0ee      	beq.n	80047aa <HAL_RCC_OscConfig+0x37e>
 80047cc:	e014      	b.n	80047f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ce:	f7fe fe8f 	bl	80034f0 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047d4:	e00a      	b.n	80047ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d6:	f7fe fe8b 	bl	80034f0 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e095      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ec:	4b4c      	ldr	r3, [pc, #304]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1ee      	bne.n	80047d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047f8:	7dfb      	ldrb	r3, [r7, #23]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d105      	bne.n	800480a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047fe:	4b48      	ldr	r3, [pc, #288]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	4a47      	ldr	r2, [pc, #284]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004804:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004808:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	2b00      	cmp	r3, #0
 8004810:	f000 8081 	beq.w	8004916 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004814:	4b42      	ldr	r3, [pc, #264]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f003 030c 	and.w	r3, r3, #12
 800481c:	2b08      	cmp	r3, #8
 800481e:	d061      	beq.n	80048e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d146      	bne.n	80048b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004828:	4b3f      	ldr	r3, [pc, #252]	; (8004928 <HAL_RCC_OscConfig+0x4fc>)
 800482a:	2200      	movs	r2, #0
 800482c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482e:	f7fe fe5f 	bl	80034f0 <HAL_GetTick>
 8004832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004834:	e008      	b.n	8004848 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004836:	f7fe fe5b 	bl	80034f0 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e067      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004848:	4b35      	ldr	r3, [pc, #212]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f0      	bne.n	8004836 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485c:	d108      	bne.n	8004870 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800485e:	4b30      	ldr	r3, [pc, #192]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	492d      	ldr	r1, [pc, #180]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800486c:	4313      	orrs	r3, r2
 800486e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004870:	4b2b      	ldr	r3, [pc, #172]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a19      	ldr	r1, [r3, #32]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	430b      	orrs	r3, r1
 8004882:	4927      	ldr	r1, [pc, #156]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004884:	4313      	orrs	r3, r2
 8004886:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004888:	4b27      	ldr	r3, [pc, #156]	; (8004928 <HAL_RCC_OscConfig+0x4fc>)
 800488a:	2201      	movs	r2, #1
 800488c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488e:	f7fe fe2f 	bl	80034f0 <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004894:	e008      	b.n	80048a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004896:	f7fe fe2b 	bl	80034f0 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e037      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048a8:	4b1d      	ldr	r3, [pc, #116]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0f0      	beq.n	8004896 <HAL_RCC_OscConfig+0x46a>
 80048b4:	e02f      	b.n	8004916 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b6:	4b1c      	ldr	r3, [pc, #112]	; (8004928 <HAL_RCC_OscConfig+0x4fc>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048bc:	f7fe fe18 	bl	80034f0 <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048c2:	e008      	b.n	80048d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c4:	f7fe fe14 	bl	80034f0 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e020      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1f0      	bne.n	80048c4 <HAL_RCC_OscConfig+0x498>
 80048e2:	e018      	b.n	8004916 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	69db      	ldr	r3, [r3, #28]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e013      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a1b      	ldr	r3, [r3, #32]
 8004900:	429a      	cmp	r2, r3
 8004902:	d106      	bne.n	8004912 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800490e:	429a      	cmp	r2, r3
 8004910:	d001      	beq.n	8004916 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40021000 	.word	0x40021000
 8004924:	40007000 	.word	0x40007000
 8004928:	42420060 	.word	0x42420060

0800492c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e0d0      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004940:	4b6a      	ldr	r3, [pc, #424]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0307 	and.w	r3, r3, #7
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	429a      	cmp	r2, r3
 800494c:	d910      	bls.n	8004970 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494e:	4b67      	ldr	r3, [pc, #412]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f023 0207 	bic.w	r2, r3, #7
 8004956:	4965      	ldr	r1, [pc, #404]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	4313      	orrs	r3, r2
 800495c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800495e:	4b63      	ldr	r3, [pc, #396]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0b8      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d020      	beq.n	80049be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004988:	4b59      	ldr	r3, [pc, #356]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	4a58      	ldr	r2, [pc, #352]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 800498e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004992:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049a0:	4b53      	ldr	r3, [pc, #332]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	4a52      	ldr	r2, [pc, #328]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80049aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ac:	4b50      	ldr	r3, [pc, #320]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	494d      	ldr	r1, [pc, #308]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d040      	beq.n	8004a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d107      	bne.n	80049e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049d2:	4b47      	ldr	r3, [pc, #284]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d115      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e07f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d107      	bne.n	80049fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ea:	4b41      	ldr	r3, [pc, #260]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d109      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e073      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049fa:	4b3d      	ldr	r3, [pc, #244]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e06b      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a0a:	4b39      	ldr	r3, [pc, #228]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f023 0203 	bic.w	r2, r3, #3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	4936      	ldr	r1, [pc, #216]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a1c:	f7fe fd68 	bl	80034f0 <HAL_GetTick>
 8004a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a22:	e00a      	b.n	8004a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a24:	f7fe fd64 	bl	80034f0 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e053      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a3a:	4b2d      	ldr	r3, [pc, #180]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f003 020c 	and.w	r2, r3, #12
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d1eb      	bne.n	8004a24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a4c:	4b27      	ldr	r3, [pc, #156]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d210      	bcs.n	8004a7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a5a:	4b24      	ldr	r3, [pc, #144]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f023 0207 	bic.w	r2, r3, #7
 8004a62:	4922      	ldr	r1, [pc, #136]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6a:	4b20      	ldr	r3, [pc, #128]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e032      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d008      	beq.n	8004a9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a88:	4b19      	ldr	r3, [pc, #100]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4916      	ldr	r1, [pc, #88]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d009      	beq.n	8004aba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004aa6:	4b12      	ldr	r3, [pc, #72]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	00db      	lsls	r3, r3, #3
 8004ab4:	490e      	ldr	r1, [pc, #56]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aba:	f000 f821 	bl	8004b00 <HAL_RCC_GetSysClockFreq>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	490a      	ldr	r1, [pc, #40]	; (8004af4 <HAL_RCC_ClockConfig+0x1c8>)
 8004acc:	5ccb      	ldrb	r3, [r1, r3]
 8004ace:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad2:	4a09      	ldr	r2, [pc, #36]	; (8004af8 <HAL_RCC_ClockConfig+0x1cc>)
 8004ad4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ad6:	4b09      	ldr	r3, [pc, #36]	; (8004afc <HAL_RCC_ClockConfig+0x1d0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe fbcc 	bl	8003278 <HAL_InitTick>

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40022000 	.word	0x40022000
 8004af0:	40021000 	.word	0x40021000
 8004af4:	0800a8bc 	.word	0x0800a8bc
 8004af8:	20000038 	.word	0x20000038
 8004afc:	2000003c 	.word	0x2000003c

08004b00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b00:	b490      	push	{r4, r7}
 8004b02:	b08a      	sub	sp, #40	; 0x28
 8004b04:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004b06:	4b2a      	ldr	r3, [pc, #168]	; (8004bb0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b08:	1d3c      	adds	r4, r7, #4
 8004b0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004b10:	f240 2301 	movw	r3, #513	; 0x201
 8004b14:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	61fb      	str	r3, [r7, #28]
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	2300      	movs	r3, #0
 8004b20:	627b      	str	r3, [r7, #36]	; 0x24
 8004b22:	2300      	movs	r3, #0
 8004b24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b26:	2300      	movs	r3, #0
 8004b28:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b2a:	4b22      	ldr	r3, [pc, #136]	; (8004bb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f003 030c 	and.w	r3, r3, #12
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d002      	beq.n	8004b40 <HAL_RCC_GetSysClockFreq+0x40>
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d003      	beq.n	8004b46 <HAL_RCC_GetSysClockFreq+0x46>
 8004b3e:	e02d      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b40:	4b1d      	ldr	r3, [pc, #116]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b42:	623b      	str	r3, [r7, #32]
      break;
 8004b44:	e02d      	b.n	8004ba2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	0c9b      	lsrs	r3, r3, #18
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b52:	4413      	add	r3, r2
 8004b54:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b58:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d013      	beq.n	8004b8c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b64:	4b13      	ldr	r3, [pc, #76]	; (8004bb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	0c5b      	lsrs	r3, r3, #17
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b72:	4413      	add	r3, r2
 8004b74:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b78:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	4a0e      	ldr	r2, [pc, #56]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b7e:	fb02 f203 	mul.w	r2, r2, r3
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
 8004b8a:	e004      	b.n	8004b96 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	4a0b      	ldr	r2, [pc, #44]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b90:	fb02 f303 	mul.w	r3, r2, r3
 8004b94:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	623b      	str	r3, [r7, #32]
      break;
 8004b9a:	e002      	b.n	8004ba2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b9c:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b9e:	623b      	str	r3, [r7, #32]
      break;
 8004ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3728      	adds	r7, #40	; 0x28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc90      	pop	{r4, r7}
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	0800a774 	.word	0x0800a774
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	007a1200 	.word	0x007a1200
 8004bbc:	003d0900 	.word	0x003d0900

08004bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bc4:	4b02      	ldr	r3, [pc, #8]	; (8004bd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr
 8004bd0:	20000038 	.word	0x20000038

08004bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bd8:	f7ff fff2 	bl	8004bc0 <HAL_RCC_GetHCLKFreq>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	4b05      	ldr	r3, [pc, #20]	; (8004bf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	0a1b      	lsrs	r3, r3, #8
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	4903      	ldr	r1, [pc, #12]	; (8004bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bea:	5ccb      	ldrb	r3, [r1, r3]
 8004bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	0800a8cc 	.word	0x0800a8cc

08004bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c00:	f7ff ffde 	bl	8004bc0 <HAL_RCC_GetHCLKFreq>
 8004c04:	4602      	mov	r2, r0
 8004c06:	4b05      	ldr	r3, [pc, #20]	; (8004c1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	0adb      	lsrs	r3, r3, #11
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	4903      	ldr	r1, [pc, #12]	; (8004c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c12:	5ccb      	ldrb	r3, [r1, r3]
 8004c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	0800a8cc 	.word	0x0800a8cc

08004c24 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	220f      	movs	r2, #15
 8004c32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c34:	4b11      	ldr	r3, [pc, #68]	; (8004c7c <HAL_RCC_GetClockConfig+0x58>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f003 0203 	and.w	r2, r3, #3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c40:	4b0e      	ldr	r3, [pc, #56]	; (8004c7c <HAL_RCC_GetClockConfig+0x58>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_RCC_GetClockConfig+0x58>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004c58:	4b08      	ldr	r3, [pc, #32]	; (8004c7c <HAL_RCC_GetClockConfig+0x58>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	08db      	lsrs	r3, r3, #3
 8004c5e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c66:	4b06      	ldr	r3, [pc, #24]	; (8004c80 <HAL_RCC_GetClockConfig+0x5c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0207 	and.w	r2, r3, #7
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	40022000 	.word	0x40022000

08004c84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c8c:	4b0a      	ldr	r3, [pc, #40]	; (8004cb8 <RCC_Delay+0x34>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a0a      	ldr	r2, [pc, #40]	; (8004cbc <RCC_Delay+0x38>)
 8004c92:	fba2 2303 	umull	r2, r3, r2, r3
 8004c96:	0a5b      	lsrs	r3, r3, #9
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	fb02 f303 	mul.w	r3, r2, r3
 8004c9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ca0:	bf00      	nop
  }
  while (Delay --);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	1e5a      	subs	r2, r3, #1
 8004ca6:	60fa      	str	r2, [r7, #12]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1f9      	bne.n	8004ca0 <RCC_Delay+0x1c>
}
 8004cac:	bf00      	nop
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr
 8004cb8:	20000038 	.word	0x20000038
 8004cbc:	10624dd3 	.word	0x10624dd3

08004cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	613b      	str	r3, [r7, #16]
 8004ccc:	2300      	movs	r3, #0
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d07d      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ce0:	4b4f      	ldr	r3, [pc, #316]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10d      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cec:	4b4c      	ldr	r3, [pc, #304]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cee:	69db      	ldr	r3, [r3, #28]
 8004cf0:	4a4b      	ldr	r2, [pc, #300]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cf6:	61d3      	str	r3, [r2, #28]
 8004cf8:	4b49      	ldr	r3, [pc, #292]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d04:	2301      	movs	r3, #1
 8004d06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d08:	4b46      	ldr	r3, [pc, #280]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d118      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d14:	4b43      	ldr	r3, [pc, #268]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a42      	ldr	r2, [pc, #264]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d20:	f7fe fbe6 	bl	80034f0 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d26:	e008      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d28:	f7fe fbe2 	bl	80034f0 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b64      	cmp	r3, #100	; 0x64
 8004d34:	d901      	bls.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e06d      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3a:	4b3a      	ldr	r3, [pc, #232]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d0f0      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d46:	4b36      	ldr	r3, [pc, #216]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d02e      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d027      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d64:	4b2e      	ldr	r3, [pc, #184]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d6e:	4b2e      	ldr	r3, [pc, #184]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d70:	2201      	movs	r2, #1
 8004d72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d74:	4b2c      	ldr	r3, [pc, #176]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d76:	2200      	movs	r2, #0
 8004d78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d7a:	4a29      	ldr	r2, [pc, #164]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d014      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8a:	f7fe fbb1 	bl	80034f0 <HAL_GetTick>
 8004d8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d90:	e00a      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d92:	f7fe fbad 	bl	80034f0 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d901      	bls.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e036      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da8:	4b1d      	ldr	r3, [pc, #116]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	f003 0302 	and.w	r3, r3, #2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0ee      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004db4:	4b1a      	ldr	r3, [pc, #104]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	4917      	ldr	r1, [pc, #92]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004dc6:	7dfb      	ldrb	r3, [r7, #23]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d105      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dcc:	4b14      	ldr	r3, [pc, #80]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	4a13      	ldr	r2, [pc, #76]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d008      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004de4:	4b0e      	ldr	r3, [pc, #56]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	490b      	ldr	r1, [pc, #44]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0310 	and.w	r3, r3, #16
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d008      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e02:	4b07      	ldr	r3, [pc, #28]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	4904      	ldr	r1, [pc, #16]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	40021000 	.word	0x40021000
 8004e24:	40007000 	.word	0x40007000
 8004e28:	42420440 	.word	0x42420440

08004e2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e041      	b.n	8004ec2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d106      	bne.n	8004e58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f7fe f950 	bl	80030f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3304      	adds	r3, #4
 8004e68:	4619      	mov	r1, r3
 8004e6a:	4610      	mov	r0, r2
 8004e6c:	f000 fc28 	bl	80056c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d001      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e03a      	b.n	8004f5a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f042 0201 	orr.w	r2, r2, #1
 8004efa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a18      	ldr	r2, [pc, #96]	; (8004f64 <HAL_TIM_Base_Start_IT+0x98>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00e      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x58>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f0e:	d009      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x58>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a14      	ldr	r2, [pc, #80]	; (8004f68 <HAL_TIM_Base_Start_IT+0x9c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d004      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x58>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a13      	ldr	r2, [pc, #76]	; (8004f6c <HAL_TIM_Base_Start_IT+0xa0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d111      	bne.n	8004f48 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2b06      	cmp	r3, #6
 8004f34:	d010      	beq.n	8004f58 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f042 0201 	orr.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f46:	e007      	b.n	8004f58 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr
 8004f64:	40012c00 	.word	0x40012c00
 8004f68:	40000400 	.word	0x40000400
 8004f6c:	40000800 	.word	0x40000800

08004f70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e041      	b.n	8005006 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d106      	bne.n	8004f9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f839 	bl	800500e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	3304      	adds	r3, #4
 8004fac:	4619      	mov	r1, r3
 8004fae:	4610      	mov	r0, r2
 8004fb0:	f000 fb86 	bl	80056c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d109      	bne.n	8005044 <HAL_TIM_PWM_Start+0x24>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b01      	cmp	r3, #1
 800503a:	bf14      	ite	ne
 800503c:	2301      	movne	r3, #1
 800503e:	2300      	moveq	r3, #0
 8005040:	b2db      	uxtb	r3, r3
 8005042:	e022      	b.n	800508a <HAL_TIM_PWM_Start+0x6a>
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	2b04      	cmp	r3, #4
 8005048:	d109      	bne.n	800505e <HAL_TIM_PWM_Start+0x3e>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b01      	cmp	r3, #1
 8005054:	bf14      	ite	ne
 8005056:	2301      	movne	r3, #1
 8005058:	2300      	moveq	r3, #0
 800505a:	b2db      	uxtb	r3, r3
 800505c:	e015      	b.n	800508a <HAL_TIM_PWM_Start+0x6a>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b08      	cmp	r3, #8
 8005062:	d109      	bne.n	8005078 <HAL_TIM_PWM_Start+0x58>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b01      	cmp	r3, #1
 800506e:	bf14      	ite	ne
 8005070:	2301      	movne	r3, #1
 8005072:	2300      	moveq	r3, #0
 8005074:	b2db      	uxtb	r3, r3
 8005076:	e008      	b.n	800508a <HAL_TIM_PWM_Start+0x6a>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b01      	cmp	r3, #1
 8005082:	bf14      	ite	ne
 8005084:	2301      	movne	r3, #1
 8005086:	2300      	moveq	r3, #0
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e05e      	b.n	8005150 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d104      	bne.n	80050a2 <HAL_TIM_PWM_Start+0x82>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2202      	movs	r2, #2
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050a0:	e013      	b.n	80050ca <HAL_TIM_PWM_Start+0xaa>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d104      	bne.n	80050b2 <HAL_TIM_PWM_Start+0x92>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2202      	movs	r2, #2
 80050ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050b0:	e00b      	b.n	80050ca <HAL_TIM_PWM_Start+0xaa>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b08      	cmp	r3, #8
 80050b6:	d104      	bne.n	80050c2 <HAL_TIM_PWM_Start+0xa2>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050c0:	e003      	b.n	80050ca <HAL_TIM_PWM_Start+0xaa>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2202      	movs	r2, #2
 80050c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2201      	movs	r2, #1
 80050d0:	6839      	ldr	r1, [r7, #0]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 fd74 	bl	8005bc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a1e      	ldr	r2, [pc, #120]	; (8005158 <HAL_TIM_PWM_Start+0x138>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d107      	bne.n	80050f2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a18      	ldr	r2, [pc, #96]	; (8005158 <HAL_TIM_PWM_Start+0x138>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d00e      	beq.n	800511a <HAL_TIM_PWM_Start+0xfa>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005104:	d009      	beq.n	800511a <HAL_TIM_PWM_Start+0xfa>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a14      	ldr	r2, [pc, #80]	; (800515c <HAL_TIM_PWM_Start+0x13c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d004      	beq.n	800511a <HAL_TIM_PWM_Start+0xfa>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a12      	ldr	r2, [pc, #72]	; (8005160 <HAL_TIM_PWM_Start+0x140>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d111      	bne.n	800513e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2b06      	cmp	r3, #6
 800512a:	d010      	beq.n	800514e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0201 	orr.w	r2, r2, #1
 800513a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800513c:	e007      	b.n	800514e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f042 0201 	orr.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	40012c00 	.word	0x40012c00
 800515c:	40000400 	.word	0x40000400
 8005160:	40000800 	.word	0x40000800

08005164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b02      	cmp	r3, #2
 8005178:	d122      	bne.n	80051c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b02      	cmp	r3, #2
 8005186:	d11b      	bne.n	80051c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f06f 0202 	mvn.w	r2, #2
 8005190:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	f003 0303 	and.w	r3, r3, #3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fa6f 	bl	800568a <HAL_TIM_IC_CaptureCallback>
 80051ac:	e005      	b.n	80051ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 fa62 	bl	8005678 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 fa71 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	f003 0304 	and.w	r3, r3, #4
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	d122      	bne.n	8005214 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f003 0304 	and.w	r3, r3, #4
 80051d8:	2b04      	cmp	r3, #4
 80051da:	d11b      	bne.n	8005214 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f06f 0204 	mvn.w	r2, #4
 80051e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2202      	movs	r2, #2
 80051ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d003      	beq.n	8005202 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fa45 	bl	800568a <HAL_TIM_IC_CaptureCallback>
 8005200:	e005      	b.n	800520e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fa38 	bl	8005678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fa47 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	f003 0308 	and.w	r3, r3, #8
 800521e:	2b08      	cmp	r3, #8
 8005220:	d122      	bne.n	8005268 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f003 0308 	and.w	r3, r3, #8
 800522c:	2b08      	cmp	r3, #8
 800522e:	d11b      	bne.n	8005268 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f06f 0208 	mvn.w	r2, #8
 8005238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2204      	movs	r2, #4
 800523e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	f003 0303 	and.w	r3, r3, #3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 fa1b 	bl	800568a <HAL_TIM_IC_CaptureCallback>
 8005254:	e005      	b.n	8005262 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 fa0e 	bl	8005678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 fa1d 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	f003 0310 	and.w	r3, r3, #16
 8005272:	2b10      	cmp	r3, #16
 8005274:	d122      	bne.n	80052bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	f003 0310 	and.w	r3, r3, #16
 8005280:	2b10      	cmp	r3, #16
 8005282:	d11b      	bne.n	80052bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f06f 0210 	mvn.w	r2, #16
 800528c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2208      	movs	r2, #8
 8005292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	69db      	ldr	r3, [r3, #28]
 800529a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f9f1 	bl	800568a <HAL_TIM_IC_CaptureCallback>
 80052a8:	e005      	b.n	80052b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f9e4 	bl	8005678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f9f3 	bl	800569c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d10e      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d107      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0201 	mvn.w	r2, #1
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fd fe3c 	bl	8002f60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f2:	2b80      	cmp	r3, #128	; 0x80
 80052f4:	d10e      	bne.n	8005314 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005300:	2b80      	cmp	r3, #128	; 0x80
 8005302:	d107      	bne.n	8005314 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800530c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fd32 	bl	8005d78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800531e:	2b40      	cmp	r3, #64	; 0x40
 8005320:	d10e      	bne.n	8005340 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532c:	2b40      	cmp	r3, #64	; 0x40
 800532e:	d107      	bne.n	8005340 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f9b7 	bl	80056ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b20      	cmp	r3, #32
 800534c:	d10e      	bne.n	800536c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f003 0320 	and.w	r3, r3, #32
 8005358:	2b20      	cmp	r3, #32
 800535a:	d107      	bne.n	800536c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f06f 0220 	mvn.w	r2, #32
 8005364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 fcfd 	bl	8005d66 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800536c:	bf00      	nop
 800536e:	3708      	adds	r7, #8
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005386:	2b01      	cmp	r3, #1
 8005388:	d101      	bne.n	800538e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800538a:	2302      	movs	r3, #2
 800538c:	e0ac      	b.n	80054e8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b0c      	cmp	r3, #12
 800539a:	f200 809f 	bhi.w	80054dc <HAL_TIM_PWM_ConfigChannel+0x168>
 800539e:	a201      	add	r2, pc, #4	; (adr r2, 80053a4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80053a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a4:	080053d9 	.word	0x080053d9
 80053a8:	080054dd 	.word	0x080054dd
 80053ac:	080054dd 	.word	0x080054dd
 80053b0:	080054dd 	.word	0x080054dd
 80053b4:	08005419 	.word	0x08005419
 80053b8:	080054dd 	.word	0x080054dd
 80053bc:	080054dd 	.word	0x080054dd
 80053c0:	080054dd 	.word	0x080054dd
 80053c4:	0800545b 	.word	0x0800545b
 80053c8:	080054dd 	.word	0x080054dd
 80053cc:	080054dd 	.word	0x080054dd
 80053d0:	080054dd 	.word	0x080054dd
 80053d4:	0800549b 	.word	0x0800549b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68b9      	ldr	r1, [r7, #8]
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 f9d0 	bl	8005784 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699a      	ldr	r2, [r3, #24]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f042 0208 	orr.w	r2, r2, #8
 80053f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699a      	ldr	r2, [r3, #24]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0204 	bic.w	r2, r2, #4
 8005402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6999      	ldr	r1, [r3, #24]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	691a      	ldr	r2, [r3, #16]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	619a      	str	r2, [r3, #24]
      break;
 8005416:	e062      	b.n	80054de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68b9      	ldr	r1, [r7, #8]
 800541e:	4618      	mov	r0, r3
 8005420:	f000 fa16 	bl	8005850 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	699a      	ldr	r2, [r3, #24]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005432:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005442:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6999      	ldr	r1, [r3, #24]
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	021a      	lsls	r2, r3, #8
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	619a      	str	r2, [r3, #24]
      break;
 8005458:	e041      	b.n	80054de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	4618      	mov	r0, r3
 8005462:	f000 fa5f 	bl	8005924 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69da      	ldr	r2, [r3, #28]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f042 0208 	orr.w	r2, r2, #8
 8005474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	69da      	ldr	r2, [r3, #28]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0204 	bic.w	r2, r2, #4
 8005484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	69d9      	ldr	r1, [r3, #28]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	691a      	ldr	r2, [r3, #16]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	430a      	orrs	r2, r1
 8005496:	61da      	str	r2, [r3, #28]
      break;
 8005498:	e021      	b.n	80054de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68b9      	ldr	r1, [r7, #8]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f000 faa9 	bl	80059f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	69da      	ldr	r2, [r3, #28]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	69da      	ldr	r2, [r3, #28]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	69d9      	ldr	r1, [r3, #28]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	021a      	lsls	r2, r3, #8
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	61da      	str	r2, [r3, #28]
      break;
 80054da:	e000      	b.n	80054de <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80054dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005500:	2b01      	cmp	r3, #1
 8005502:	d101      	bne.n	8005508 <HAL_TIM_ConfigClockSource+0x18>
 8005504:	2302      	movs	r3, #2
 8005506:	e0b3      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x180>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005526:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800552e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005540:	d03e      	beq.n	80055c0 <HAL_TIM_ConfigClockSource+0xd0>
 8005542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005546:	f200 8087 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x168>
 800554a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800554e:	f000 8085 	beq.w	800565c <HAL_TIM_ConfigClockSource+0x16c>
 8005552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005556:	d87f      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005558:	2b70      	cmp	r3, #112	; 0x70
 800555a:	d01a      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0xa2>
 800555c:	2b70      	cmp	r3, #112	; 0x70
 800555e:	d87b      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005560:	2b60      	cmp	r3, #96	; 0x60
 8005562:	d050      	beq.n	8005606 <HAL_TIM_ConfigClockSource+0x116>
 8005564:	2b60      	cmp	r3, #96	; 0x60
 8005566:	d877      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005568:	2b50      	cmp	r3, #80	; 0x50
 800556a:	d03c      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0xf6>
 800556c:	2b50      	cmp	r3, #80	; 0x50
 800556e:	d873      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005570:	2b40      	cmp	r3, #64	; 0x40
 8005572:	d058      	beq.n	8005626 <HAL_TIM_ConfigClockSource+0x136>
 8005574:	2b40      	cmp	r3, #64	; 0x40
 8005576:	d86f      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005578:	2b30      	cmp	r3, #48	; 0x30
 800557a:	d064      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x156>
 800557c:	2b30      	cmp	r3, #48	; 0x30
 800557e:	d86b      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005580:	2b20      	cmp	r3, #32
 8005582:	d060      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x156>
 8005584:	2b20      	cmp	r3, #32
 8005586:	d867      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
 8005588:	2b00      	cmp	r3, #0
 800558a:	d05c      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x156>
 800558c:	2b10      	cmp	r3, #16
 800558e:	d05a      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005590:	e062      	b.n	8005658 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6818      	ldr	r0, [r3, #0]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	6899      	ldr	r1, [r3, #8]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f000 faee 	bl	8005b82 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80055b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	609a      	str	r2, [r3, #8]
      break;
 80055be:	e04e      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6818      	ldr	r0, [r3, #0]
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	6899      	ldr	r1, [r3, #8]
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f000 fad7 	bl	8005b82 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055e2:	609a      	str	r2, [r3, #8]
      break;
 80055e4:	e03b      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6818      	ldr	r0, [r3, #0]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	6859      	ldr	r1, [r3, #4]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	461a      	mov	r2, r3
 80055f4:	f000 fa4e 	bl	8005a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2150      	movs	r1, #80	; 0x50
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 faa5 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 8005604:	e02b      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6818      	ldr	r0, [r3, #0]
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	6859      	ldr	r1, [r3, #4]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	461a      	mov	r2, r3
 8005614:	f000 fa6c 	bl	8005af0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2160      	movs	r1, #96	; 0x60
 800561e:	4618      	mov	r0, r3
 8005620:	f000 fa95 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 8005624:	e01b      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6818      	ldr	r0, [r3, #0]
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	6859      	ldr	r1, [r3, #4]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	461a      	mov	r2, r3
 8005634:	f000 fa2e 	bl	8005a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2140      	movs	r1, #64	; 0x40
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fa85 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 8005644:	e00b      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4619      	mov	r1, r3
 8005650:	4610      	mov	r0, r2
 8005652:	f000 fa7c 	bl	8005b4e <TIM_ITRx_SetConfig>
        break;
 8005656:	e002      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005658:	bf00      	nop
 800565a:	e000      	b.n	800565e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800565c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	bc80      	pop	{r7}
 800569a:	4770      	bx	lr

0800569c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr

080056ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056b6:	bf00      	nop
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bc80      	pop	{r7}
 80056be:	4770      	bx	lr

080056c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a29      	ldr	r2, [pc, #164]	; (8005778 <TIM_Base_SetConfig+0xb8>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d00b      	beq.n	80056f0 <TIM_Base_SetConfig+0x30>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056de:	d007      	beq.n	80056f0 <TIM_Base_SetConfig+0x30>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a26      	ldr	r2, [pc, #152]	; (800577c <TIM_Base_SetConfig+0xbc>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d003      	beq.n	80056f0 <TIM_Base_SetConfig+0x30>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a25      	ldr	r2, [pc, #148]	; (8005780 <TIM_Base_SetConfig+0xc0>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d108      	bne.n	8005702 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a1c      	ldr	r2, [pc, #112]	; (8005778 <TIM_Base_SetConfig+0xb8>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d00b      	beq.n	8005722 <TIM_Base_SetConfig+0x62>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005710:	d007      	beq.n	8005722 <TIM_Base_SetConfig+0x62>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a19      	ldr	r2, [pc, #100]	; (800577c <TIM_Base_SetConfig+0xbc>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d003      	beq.n	8005722 <TIM_Base_SetConfig+0x62>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a18      	ldr	r2, [pc, #96]	; (8005780 <TIM_Base_SetConfig+0xc0>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d108      	bne.n	8005734 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	4313      	orrs	r3, r2
 8005732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	689a      	ldr	r2, [r3, #8]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a07      	ldr	r2, [pc, #28]	; (8005778 <TIM_Base_SetConfig+0xb8>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d103      	bne.n	8005768 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	691a      	ldr	r2, [r3, #16]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	615a      	str	r2, [r3, #20]
}
 800576e:	bf00      	nop
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	bc80      	pop	{r7}
 8005776:	4770      	bx	lr
 8005778:	40012c00 	.word	0x40012c00
 800577c:	40000400 	.word	0x40000400
 8005780:	40000800 	.word	0x40000800

08005784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005784:	b480      	push	{r7}
 8005786:	b087      	sub	sp, #28
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	f023 0201 	bic.w	r2, r3, #1
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0303 	bic.w	r3, r3, #3
 80057ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f023 0302 	bic.w	r3, r3, #2
 80057cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a1c      	ldr	r2, [pc, #112]	; (800584c <TIM_OC1_SetConfig+0xc8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d10c      	bne.n	80057fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f023 0308 	bic.w	r3, r3, #8
 80057e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f023 0304 	bic.w	r3, r3, #4
 80057f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a13      	ldr	r2, [pc, #76]	; (800584c <TIM_OC1_SetConfig+0xc8>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d111      	bne.n	8005826 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005808:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005810:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	693a      	ldr	r2, [r7, #16]
 800582a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685a      	ldr	r2, [r3, #4]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	621a      	str	r2, [r3, #32]
}
 8005840:	bf00      	nop
 8005842:	371c      	adds	r7, #28
 8005844:	46bd      	mov	sp, r7
 8005846:	bc80      	pop	{r7}
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40012c00 	.word	0x40012c00

08005850 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005850:	b480      	push	{r7}
 8005852:	b087      	sub	sp, #28
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	f023 0210 	bic.w	r2, r3, #16
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800587e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	021b      	lsls	r3, r3, #8
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0320 	bic.w	r3, r3, #32
 800589a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	011b      	lsls	r3, r3, #4
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a1d      	ldr	r2, [pc, #116]	; (8005920 <TIM_OC2_SetConfig+0xd0>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d10d      	bne.n	80058cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	011b      	lsls	r3, r3, #4
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a14      	ldr	r2, [pc, #80]	; (8005920 <TIM_OC2_SetConfig+0xd0>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d113      	bne.n	80058fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	621a      	str	r2, [r3, #32]
}
 8005916:	bf00      	nop
 8005918:	371c      	adds	r7, #28
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr
 8005920:	40012c00 	.word	0x40012c00

08005924 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 0303 	bic.w	r3, r3, #3
 800595a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	4313      	orrs	r3, r2
 8005964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800596c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	021b      	lsls	r3, r3, #8
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	4313      	orrs	r3, r2
 8005978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a1d      	ldr	r2, [pc, #116]	; (80059f4 <TIM_OC3_SetConfig+0xd0>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d10d      	bne.n	800599e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	021b      	lsls	r3, r3, #8
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	4313      	orrs	r3, r2
 8005994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800599c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a14      	ldr	r2, [pc, #80]	; (80059f4 <TIM_OC3_SetConfig+0xd0>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d113      	bne.n	80059ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	695b      	ldr	r3, [r3, #20]
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	4313      	orrs	r3, r2
 80059c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	011b      	lsls	r3, r3, #4
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	621a      	str	r2, [r3, #32]
}
 80059e8:	bf00      	nop
 80059ea:	371c      	adds	r7, #28
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bc80      	pop	{r7}
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40012c00 	.word	0x40012c00

080059f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	021b      	lsls	r3, r3, #8
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	031b      	lsls	r3, r3, #12
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a0f      	ldr	r2, [pc, #60]	; (8005a90 <TIM_OC4_SetConfig+0x98>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d109      	bne.n	8005a6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	695b      	ldr	r3, [r3, #20]
 8005a64:	019b      	lsls	r3, r3, #6
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	621a      	str	r2, [r3, #32]
}
 8005a86:	bf00      	nop
 8005a88:	371c      	adds	r7, #28
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr
 8005a90:	40012c00 	.word	0x40012c00

08005a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	f023 0201 	bic.w	r2, r3, #1
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	011b      	lsls	r3, r3, #4
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f023 030a 	bic.w	r3, r3, #10
 8005ad0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	621a      	str	r2, [r3, #32]
}
 8005ae6:	bf00      	nop
 8005ae8:	371c      	adds	r7, #28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bc80      	pop	{r7}
 8005aee:	4770      	bx	lr

08005af0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	f023 0210 	bic.w	r2, r3, #16
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	031b      	lsls	r3, r3, #12
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	011b      	lsls	r3, r3, #4
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	621a      	str	r2, [r3, #32]
}
 8005b44:	bf00      	nop
 8005b46:	371c      	adds	r7, #28
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bc80      	pop	{r7}
 8005b4c:	4770      	bx	lr

08005b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b085      	sub	sp, #20
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f043 0307 	orr.w	r3, r3, #7
 8005b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	609a      	str	r2, [r3, #8]
}
 8005b78:	bf00      	nop
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bc80      	pop	{r7}
 8005b80:	4770      	bx	lr

08005b82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b087      	sub	sp, #28
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	60f8      	str	r0, [r7, #12]
 8005b8a:	60b9      	str	r1, [r7, #8]
 8005b8c:	607a      	str	r2, [r7, #4]
 8005b8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	021a      	lsls	r2, r3, #8
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	609a      	str	r2, [r3, #8]
}
 8005bb6:	bf00      	nop
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr

08005bc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b087      	sub	sp, #28
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f003 031f 	and.w	r3, r3, #31
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6a1a      	ldr	r2, [r3, #32]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	43db      	mvns	r3, r3
 8005be2:	401a      	ands	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6a1a      	ldr	r2, [r3, #32]
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f003 031f 	and.w	r3, r3, #31
 8005bf2:	6879      	ldr	r1, [r7, #4]
 8005bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc80      	pop	{r7}
 8005c06:	4770      	bx	lr

08005c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e046      	b.n	8005cae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a16      	ldr	r2, [pc, #88]	; (8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00e      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c6c:	d009      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a12      	ldr	r2, [pc, #72]	; (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d004      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a10      	ldr	r2, [pc, #64]	; (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d10c      	bne.n	8005c9c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bc80      	pop	{r7}
 8005cb6:	4770      	bx	lr
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40000400 	.word	0x40000400
 8005cc0:	40000800 	.word	0x40000800

08005cc4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d101      	bne.n	8005ce0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005cdc:	2302      	movs	r3, #2
 8005cde:	e03d      	b.n	8005d5c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3714      	adds	r7, #20
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr

08005d66 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b083      	sub	sp, #12
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d6e:	bf00      	nop
 8005d70:	370c      	adds	r7, #12
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bc80      	pop	{r7}
 8005d76:	4770      	bx	lr

08005d78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bc80      	pop	{r7}
 8005d88:	4770      	bx	lr

08005d8a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b082      	sub	sp, #8
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d101      	bne.n	8005d9c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e03f      	b.n	8005e1c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d106      	bne.n	8005db6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f7fd fa0d 	bl	80031d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2224      	movs	r2, #36	; 0x24
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68da      	ldr	r2, [r3, #12]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dcc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fcf2 	bl	80067b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	691a      	ldr	r2, [r3, #16]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005de2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	695a      	ldr	r2, [r3, #20]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005df2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68da      	ldr	r2, [r3, #12]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e02:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3708      	adds	r7, #8
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b20      	cmp	r3, #32
 8005e3c:	d130      	bne.n	8005ea0 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d002      	beq.n	8005e4a <HAL_UART_Transmit_IT+0x26>
 8005e44:	88fb      	ldrh	r3, [r7, #6]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d101      	bne.n	8005e4e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e029      	b.n	8005ea2 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_UART_Transmit_IT+0x38>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e022      	b.n	8005ea2 <HAL_UART_Transmit_IT+0x7e>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	88fa      	ldrh	r2, [r7, #6]
 8005e6e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	88fa      	ldrh	r2, [r7, #6]
 8005e74:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2221      	movs	r2, #33	; 0x21
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68da      	ldr	r2, [r3, #12]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e9a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	e000      	b.n	8005ea2 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005ea0:	2302      	movs	r3, #2
  }
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr

08005eac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b20      	cmp	r3, #32
 8005ec4:	d11d      	bne.n	8005f02 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <HAL_UART_Receive_IT+0x26>
 8005ecc:	88fb      	ldrh	r3, [r7, #6]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e016      	b.n	8005f04 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d101      	bne.n	8005ee4 <HAL_UART_Receive_IT+0x38>
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e00f      	b.n	8005f04 <HAL_UART_Receive_IT+0x58>
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005ef2:	88fb      	ldrh	r3, [r7, #6]
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	68b9      	ldr	r1, [r7, #8]
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 fabb 	bl	8006474 <UART_Start_Receive_IT>
 8005efe:	4603      	mov	r3, r0
 8005f00:	e000      	b.n	8005f04 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005f02:	2302      	movs	r3, #2
  }
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68da      	ldr	r2, [r3, #12]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f22:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	695a      	ldr	r2, [r3, #20]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 0201 	bic.w	r2, r2, #1
 8005f32:	615a      	str	r2, [r3, #20]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d107      	bne.n	8005f4c <HAL_UART_AbortReceive_IT+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f022 0210 	bic.w	r2, r2, #16
 8005f4a:	60da      	str	r2, [r3, #12]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	695b      	ldr	r3, [r3, #20]
 8005f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d02d      	beq.n	8005fb6 <HAL_UART_AbortReceive_IT+0xaa>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	695a      	ldr	r2, [r3, #20]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f68:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d013      	beq.n	8005f9a <HAL_UART_AbortReceive_IT+0x8e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f76:	4a19      	ldr	r2, [pc, #100]	; (8005fdc <HAL_UART_AbortReceive_IT+0xd0>)
 8005f78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f7fd ff24 	bl	8003dcc <HAL_DMA_Abort_IT>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d022      	beq.n	8005fd0 <HAL_UART_AbortReceive_IT+0xc4>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f94:	4610      	mov	r0, r2
 8005f96:	4798      	blx	r3
 8005f98:	e01a      	b.n	8005fd0 <HAL_UART_AbortReceive_IT+0xc4>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f9c9 	bl	8006346 <HAL_UART_AbortReceiveCpltCallback>
 8005fb4:	e00c      	b.n	8005fd0 <HAL_UART_AbortReceive_IT+0xc4>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 f9bb 	bl	8006346 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3708      	adds	r7, #8
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	08006567 	.word	0x08006567

08005fe0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b08a      	sub	sp, #40	; 0x28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006000:	2300      	movs	r3, #0
 8006002:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006004:	2300      	movs	r3, #0
 8006006:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	f003 030f 	and.w	r3, r3, #15
 800600e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10d      	bne.n	8006032 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006018:	f003 0320 	and.w	r3, r3, #32
 800601c:	2b00      	cmp	r3, #0
 800601e:	d008      	beq.n	8006032 <HAL_UART_IRQHandler+0x52>
 8006020:	6a3b      	ldr	r3, [r7, #32]
 8006022:	f003 0320 	and.w	r3, r3, #32
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fb1a 	bl	8006664 <UART_Receive_IT>
      return;
 8006030:	e17b      	b.n	800632a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 80b1 	beq.w	800619c <HAL_UART_IRQHandler+0x1bc>
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	2b00      	cmp	r3, #0
 8006042:	d105      	bne.n	8006050 <HAL_UART_IRQHandler+0x70>
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800604a:	2b00      	cmp	r3, #0
 800604c:	f000 80a6 	beq.w	800619c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00a      	beq.n	8006070 <HAL_UART_IRQHandler+0x90>
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006060:	2b00      	cmp	r3, #0
 8006062:	d005      	beq.n	8006070 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006068:	f043 0201 	orr.w	r2, r3, #1
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006072:	f003 0304 	and.w	r3, r3, #4
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00a      	beq.n	8006090 <HAL_UART_IRQHandler+0xb0>
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	f003 0301 	and.w	r3, r3, #1
 8006080:	2b00      	cmp	r3, #0
 8006082:	d005      	beq.n	8006090 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006088:	f043 0202 	orr.w	r2, r3, #2
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00a      	beq.n	80060b0 <HAL_UART_IRQHandler+0xd0>
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d005      	beq.n	80060b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a8:	f043 0204 	orr.w	r2, r3, #4
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80060b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b2:	f003 0308 	and.w	r3, r3, #8
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00f      	beq.n	80060da <HAL_UART_IRQHandler+0xfa>
 80060ba:	6a3b      	ldr	r3, [r7, #32]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d104      	bne.n	80060ce <HAL_UART_IRQHandler+0xee>
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f003 0301 	and.w	r3, r3, #1
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d005      	beq.n	80060da <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d2:	f043 0208 	orr.w	r2, r3, #8
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 811e 	beq.w	8006320 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d007      	beq.n	80060fe <HAL_UART_IRQHandler+0x11e>
 80060ee:	6a3b      	ldr	r3, [r7, #32]
 80060f0:	f003 0320 	and.w	r3, r3, #32
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d002      	beq.n	80060fe <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 fab3 	bl	8006664 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006108:	2b00      	cmp	r3, #0
 800610a:	bf14      	ite	ne
 800610c:	2301      	movne	r3, #1
 800610e:	2300      	moveq	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b00      	cmp	r3, #0
 800611e:	d102      	bne.n	8006126 <HAL_UART_IRQHandler+0x146>
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d031      	beq.n	800618a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f9dd 	bl	80064e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006136:	2b00      	cmp	r3, #0
 8006138:	d023      	beq.n	8006182 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	695a      	ldr	r2, [r3, #20]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006148:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614e:	2b00      	cmp	r3, #0
 8006150:	d013      	beq.n	800617a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006156:	4a76      	ldr	r2, [pc, #472]	; (8006330 <HAL_UART_IRQHandler+0x350>)
 8006158:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615e:	4618      	mov	r0, r3
 8006160:	f7fd fe34 	bl	8003dcc <HAL_DMA_Abort_IT>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d016      	beq.n	8006198 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006174:	4610      	mov	r0, r2
 8006176:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006178:	e00e      	b.n	8006198 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 f8da 	bl	8006334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006180:	e00a      	b.n	8006198 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f8d6 	bl	8006334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006188:	e006      	b.n	8006198 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 f8d2 	bl	8006334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006196:	e0c3      	b.n	8006320 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006198:	bf00      	nop
    return;
 800619a:	e0c1      	b.n	8006320 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	f040 80a1 	bne.w	80062e8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f000 809b 	beq.w	80062e8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80061b2:	6a3b      	ldr	r3, [r7, #32]
 80061b4:	f003 0310 	and.w	r3, r3, #16
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f000 8095 	beq.w	80062e8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061be:	2300      	movs	r3, #0
 80061c0:	60fb      	str	r3, [r7, #12]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	60fb      	str	r3, [r7, #12]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	60fb      	str	r3, [r7, #12]
 80061d2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d04e      	beq.n	8006280 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80061ec:	8a3b      	ldrh	r3, [r7, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 8098 	beq.w	8006324 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061f8:	8a3a      	ldrh	r2, [r7, #16]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	f080 8092 	bcs.w	8006324 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	8a3a      	ldrh	r2, [r7, #16]
 8006204:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	2b20      	cmp	r3, #32
 800620e:	d02b      	beq.n	8006268 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68da      	ldr	r2, [r3, #12]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800621e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	695a      	ldr	r2, [r3, #20]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f022 0201 	bic.w	r2, r2, #1
 800622e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	695a      	ldr	r2, [r3, #20]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800623e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f022 0210 	bic.w	r2, r2, #16
 800625c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	4618      	mov	r0, r3
 8006264:	f7fd fd78 	bl	8003d58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006270:	b29b      	uxth	r3, r3
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	b29b      	uxth	r3, r3
 8006276:	4619      	mov	r1, r3
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f86d 	bl	8006358 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800627e:	e051      	b.n	8006324 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006288:	b29b      	uxth	r3, r3
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006292:	b29b      	uxth	r3, r3
 8006294:	2b00      	cmp	r3, #0
 8006296:	d047      	beq.n	8006328 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006298:	8a7b      	ldrh	r3, [r7, #18]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d044      	beq.n	8006328 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68da      	ldr	r2, [r3, #12]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80062ac:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	695a      	ldr	r2, [r3, #20]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0201 	bic.w	r2, r2, #1
 80062bc:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2220      	movs	r2, #32
 80062c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68da      	ldr	r2, [r3, #12]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0210 	bic.w	r2, r2, #16
 80062da:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062dc:	8a7b      	ldrh	r3, [r7, #18]
 80062de:	4619      	mov	r1, r3
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 f839 	bl	8006358 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80062e6:	e01f      	b.n	8006328 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80062e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d008      	beq.n	8006304 <HAL_UART_IRQHandler+0x324>
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 f94a 	bl	8006596 <UART_Transmit_IT>
    return;
 8006302:	e012      	b.n	800632a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00d      	beq.n	800632a <HAL_UART_IRQHandler+0x34a>
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006314:	2b00      	cmp	r3, #0
 8006316:	d008      	beq.n	800632a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f98b 	bl	8006634 <UART_EndTransmit_IT>
    return;
 800631e:	e004      	b.n	800632a <HAL_UART_IRQHandler+0x34a>
    return;
 8006320:	bf00      	nop
 8006322:	e002      	b.n	800632a <HAL_UART_IRQHandler+0x34a>
      return;
 8006324:	bf00      	nop
 8006326:	e000      	b.n	800632a <HAL_UART_IRQHandler+0x34a>
      return;
 8006328:	bf00      	nop
  }
}
 800632a:	3728      	adds	r7, #40	; 0x28
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	0800653f 	.word	0x0800653f

08006334 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr

08006346 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	bc80      	pop	{r7}
 8006356:	4770      	bx	lr

08006358 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	460b      	mov	r3, r1
 8006362:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	bc80      	pop	{r7}
 800636c:	4770      	bx	lr

0800636e <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800636e:	b480      	push	{r7}
 8006370:	b085      	sub	sp, #20
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006376:	2300      	movs	r3, #0
 8006378:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8006384:	2302      	movs	r3, #2
 8006386:	e020      	b.n	80063ca <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2224      	movs	r2, #36	; 0x24
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f023 030c 	bic.w	r3, r3, #12
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f043 0308 	orr.w	r3, r3, #8
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2220      	movs	r2, #32
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bc80      	pop	{r7}
 80063d2:	4770      	bx	lr

080063d4 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80063dc:	2300      	movs	r3, #0
 80063de:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d101      	bne.n	80063ee <HAL_HalfDuplex_EnableReceiver+0x1a>
 80063ea:	2302      	movs	r3, #2
 80063ec:	e020      	b.n	8006430 <HAL_HalfDuplex_EnableReceiver+0x5c>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2224      	movs	r2, #36	; 0x24
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f023 030c 	bic.w	r3, r3, #12
 800640c:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f043 0304 	orr.w	r3, r3, #4
 8006414:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2220      	movs	r2, #32
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	bc80      	pop	{r7}
 8006438:	4770      	bx	lr

0800643a <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800643a:	b480      	push	{r7}
 800643c:	b085      	sub	sp, #20
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8006442:	2300      	movs	r3, #0
 8006444:	60fb      	str	r3, [r7, #12]
 8006446:	2300      	movs	r3, #0
 8006448:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006450:	b2db      	uxtb	r3, r3
 8006452:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800645a:	b2db      	uxtb	r3, r3
 800645c:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	b2da      	uxtb	r2, r3
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	b2db      	uxtb	r3, r3
 8006466:	4313      	orrs	r3, r2
 8006468:	b2db      	uxtb	r3, r3
}
 800646a:	4618      	mov	r0, r3
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	bc80      	pop	{r7}
 8006472:	4770      	bx	lr

08006474 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	4613      	mov	r3, r2
 8006480:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	88fa      	ldrh	r2, [r7, #6]
 800648c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	88fa      	ldrh	r2, [r7, #6]
 8006492:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2222      	movs	r2, #34	; 0x22
 800649e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68da      	ldr	r2, [r3, #12]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064b8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	695a      	ldr	r2, [r3, #20]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f042 0201 	orr.w	r2, r2, #1
 80064c8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68da      	ldr	r2, [r3, #12]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f042 0220 	orr.w	r2, r2, #32
 80064d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3714      	adds	r7, #20
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bc80      	pop	{r7}
 80064e4:	4770      	bx	lr

080064e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064e6:	b480      	push	{r7}
 80064e8:	b083      	sub	sp, #12
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064fc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	695a      	ldr	r2, [r3, #20]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f022 0201 	bic.w	r2, r2, #1
 800650c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006512:	2b01      	cmp	r3, #1
 8006514:	d107      	bne.n	8006526 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68da      	ldr	r2, [r3, #12]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0210 	bic.w	r2, r2, #16
 8006524:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2220      	movs	r2, #32
 800652a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	bc80      	pop	{r7}
 800653c:	4770      	bx	lr

0800653e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f7ff feeb 	bl	8006334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800655e:	bf00      	nop
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b084      	sub	sp, #16
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2220      	movs	r2, #32
 800657e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f7ff fedc 	bl	8006346 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800658e:	bf00      	nop
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006596:	b480      	push	{r7}
 8006598:	b085      	sub	sp, #20
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b21      	cmp	r3, #33	; 0x21
 80065a8:	d13e      	bne.n	8006628 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065b2:	d114      	bne.n	80065de <UART_Transmit_IT+0x48>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d110      	bne.n	80065de <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a1b      	ldr	r3, [r3, #32]
 80065c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	881b      	ldrh	r3, [r3, #0]
 80065c6:	461a      	mov	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	1c9a      	adds	r2, r3, #2
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	621a      	str	r2, [r3, #32]
 80065dc:	e008      	b.n	80065f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	1c59      	adds	r1, r3, #1
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6211      	str	r1, [r2, #32]
 80065e8:	781a      	ldrb	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	3b01      	subs	r3, #1
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	4619      	mov	r1, r3
 80065fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10f      	bne.n	8006624 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006612:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006622:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	e000      	b.n	800662a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006628:	2302      	movs	r3, #2
  }
}
 800662a:	4618      	mov	r0, r3
 800662c:	3714      	adds	r7, #20
 800662e:	46bd      	mov	sp, r7
 8006630:	bc80      	pop	{r7}
 8006632:	4770      	bx	lr

08006634 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800664a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2220      	movs	r2, #32
 8006650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f7fb fe99 	bl	800238c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b22      	cmp	r3, #34	; 0x22
 8006676:	f040 8099 	bne.w	80067ac <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006682:	d117      	bne.n	80066b4 <UART_Receive_IT+0x50>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d113      	bne.n	80066b4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800668c:	2300      	movs	r3, #0
 800668e:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006694:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	b29b      	uxth	r3, r3
 800669e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ac:	1c9a      	adds	r2, r3, #2
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	629a      	str	r2, [r3, #40]	; 0x28
 80066b2:	e026      	b.n	8006702 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c6:	d007      	beq.n	80066d8 <UART_Receive_IT+0x74>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10a      	bne.n	80066e6 <UART_Receive_IT+0x82>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d106      	bne.n	80066e6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	b2da      	uxtb	r2, r3
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	701a      	strb	r2, [r3, #0]
 80066e4:	e008      	b.n	80066f8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fc:	1c5a      	adds	r2, r3, #1
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006706:	b29b      	uxth	r3, r3
 8006708:	3b01      	subs	r3, #1
 800670a:	b29b      	uxth	r3, r3
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	4619      	mov	r1, r3
 8006710:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006712:	2b00      	cmp	r3, #0
 8006714:	d148      	bne.n	80067a8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68da      	ldr	r2, [r3, #12]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f022 0220 	bic.w	r2, r2, #32
 8006724:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68da      	ldr	r2, [r3, #12]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006734:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	695a      	ldr	r2, [r3, #20]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0201 	bic.w	r2, r2, #1
 8006744:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2220      	movs	r2, #32
 800674a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006752:	2b01      	cmp	r3, #1
 8006754:	d123      	bne.n	800679e <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68da      	ldr	r2, [r3, #12]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f022 0210 	bic.w	r2, r2, #16
 800676a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0310 	and.w	r3, r3, #16
 8006776:	2b10      	cmp	r3, #16
 8006778:	d10a      	bne.n	8006790 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	60fb      	str	r3, [r7, #12]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	60fb      	str	r3, [r7, #12]
 800678e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006794:	4619      	mov	r1, r3
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f7ff fdde 	bl	8006358 <HAL_UARTEx_RxEventCallback>
 800679c:	e002      	b.n	80067a4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f7fb fe32 	bl	8002408 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	e002      	b.n	80067ae <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80067a8:	2300      	movs	r3, #0
 80067aa:	e000      	b.n	80067ae <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80067ac:	2302      	movs	r3, #2
  }
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
	...

080067b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	689a      	ldr	r2, [r3, #8]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	431a      	orrs	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80067f2:	f023 030c 	bic.w	r3, r3, #12
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	6812      	ldr	r2, [r2, #0]
 80067fa:	68b9      	ldr	r1, [r7, #8]
 80067fc:	430b      	orrs	r3, r1
 80067fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	699a      	ldr	r2, [r3, #24]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	430a      	orrs	r2, r1
 8006814:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a2c      	ldr	r2, [pc, #176]	; (80068cc <UART_SetConfig+0x114>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d103      	bne.n	8006828 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006820:	f7fe f9ec 	bl	8004bfc <HAL_RCC_GetPCLK2Freq>
 8006824:	60f8      	str	r0, [r7, #12]
 8006826:	e002      	b.n	800682e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006828:	f7fe f9d4 	bl	8004bd4 <HAL_RCC_GetPCLK1Freq>
 800682c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4613      	mov	r3, r2
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4413      	add	r3, r2
 8006836:	009a      	lsls	r2, r3, #2
 8006838:	441a      	add	r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	fbb2 f3f3 	udiv	r3, r2, r3
 8006844:	4a22      	ldr	r2, [pc, #136]	; (80068d0 <UART_SetConfig+0x118>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	0119      	lsls	r1, r3, #4
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	4613      	mov	r3, r2
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	4413      	add	r3, r2
 8006856:	009a      	lsls	r2, r3, #2
 8006858:	441a      	add	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	fbb2 f2f3 	udiv	r2, r2, r3
 8006864:	4b1a      	ldr	r3, [pc, #104]	; (80068d0 <UART_SetConfig+0x118>)
 8006866:	fba3 0302 	umull	r0, r3, r3, r2
 800686a:	095b      	lsrs	r3, r3, #5
 800686c:	2064      	movs	r0, #100	; 0x64
 800686e:	fb00 f303 	mul.w	r3, r0, r3
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	011b      	lsls	r3, r3, #4
 8006876:	3332      	adds	r3, #50	; 0x32
 8006878:	4a15      	ldr	r2, [pc, #84]	; (80068d0 <UART_SetConfig+0x118>)
 800687a:	fba2 2303 	umull	r2, r3, r2, r3
 800687e:	095b      	lsrs	r3, r3, #5
 8006880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006884:	4419      	add	r1, r3
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	4613      	mov	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	009a      	lsls	r2, r3, #2
 8006890:	441a      	add	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	fbb2 f2f3 	udiv	r2, r2, r3
 800689c:	4b0c      	ldr	r3, [pc, #48]	; (80068d0 <UART_SetConfig+0x118>)
 800689e:	fba3 0302 	umull	r0, r3, r3, r2
 80068a2:	095b      	lsrs	r3, r3, #5
 80068a4:	2064      	movs	r0, #100	; 0x64
 80068a6:	fb00 f303 	mul.w	r3, r0, r3
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	011b      	lsls	r3, r3, #4
 80068ae:	3332      	adds	r3, #50	; 0x32
 80068b0:	4a07      	ldr	r2, [pc, #28]	; (80068d0 <UART_SetConfig+0x118>)
 80068b2:	fba2 2303 	umull	r2, r3, r2, r3
 80068b6:	095b      	lsrs	r3, r3, #5
 80068b8:	f003 020f 	and.w	r2, r3, #15
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	440a      	add	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80068c4:	bf00      	nop
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40013800 	.word	0x40013800
 80068d0:	51eb851f 	.word	0x51eb851f

080068d4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068da:	f3ef 8305 	mrs	r3, IPSR
 80068de:	60bb      	str	r3, [r7, #8]
  return(result);
 80068e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10f      	bne.n	8006906 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068e6:	f3ef 8310 	mrs	r3, PRIMASK
 80068ea:	607b      	str	r3, [r7, #4]
  return(result);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d109      	bne.n	8006906 <osKernelInitialize+0x32>
 80068f2:	4b10      	ldr	r3, [pc, #64]	; (8006934 <osKernelInitialize+0x60>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d109      	bne.n	800690e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80068fa:	f3ef 8311 	mrs	r3, BASEPRI
 80068fe:	603b      	str	r3, [r7, #0]
  return(result);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006906:	f06f 0305 	mvn.w	r3, #5
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	e00c      	b.n	8006928 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800690e:	4b09      	ldr	r3, [pc, #36]	; (8006934 <osKernelInitialize+0x60>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d105      	bne.n	8006922 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8006916:	4b07      	ldr	r3, [pc, #28]	; (8006934 <osKernelInitialize+0x60>)
 8006918:	2201      	movs	r2, #1
 800691a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800691c:	2300      	movs	r3, #0
 800691e:	60fb      	str	r3, [r7, #12]
 8006920:	e002      	b.n	8006928 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006922:	f04f 33ff 	mov.w	r3, #4294967295
 8006926:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006928:	68fb      	ldr	r3, [r7, #12]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3714      	adds	r7, #20
 800692e:	46bd      	mov	sp, r7
 8006930:	bc80      	pop	{r7}
 8006932:	4770      	bx	lr
 8006934:	200000ec 	.word	0x200000ec

08006938 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800693e:	f3ef 8305 	mrs	r3, IPSR
 8006942:	60bb      	str	r3, [r7, #8]
  return(result);
 8006944:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10f      	bne.n	800696a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800694a:	f3ef 8310 	mrs	r3, PRIMASK
 800694e:	607b      	str	r3, [r7, #4]
  return(result);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d109      	bne.n	800696a <osKernelStart+0x32>
 8006956:	4b11      	ldr	r3, [pc, #68]	; (800699c <osKernelStart+0x64>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2b02      	cmp	r3, #2
 800695c:	d109      	bne.n	8006972 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800695e:	f3ef 8311 	mrs	r3, BASEPRI
 8006962:	603b      	str	r3, [r7, #0]
  return(result);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <osKernelStart+0x3a>
    stat = osErrorISR;
 800696a:	f06f 0305 	mvn.w	r3, #5
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	e00e      	b.n	8006990 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8006972:	4b0a      	ldr	r3, [pc, #40]	; (800699c <osKernelStart+0x64>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d107      	bne.n	800698a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800697a:	4b08      	ldr	r3, [pc, #32]	; (800699c <osKernelStart+0x64>)
 800697c:	2202      	movs	r2, #2
 800697e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8006980:	f001 fca4 	bl	80082cc <vTaskStartScheduler>
      stat = osOK;
 8006984:	2300      	movs	r3, #0
 8006986:	60fb      	str	r3, [r7, #12]
 8006988:	e002      	b.n	8006990 <osKernelStart+0x58>
    } else {
      stat = osError;
 800698a:	f04f 33ff 	mov.w	r3, #4294967295
 800698e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006990:	68fb      	ldr	r3, [r7, #12]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	200000ec 	.word	0x200000ec

080069a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b092      	sub	sp, #72	; 0x48
 80069a4:	af04      	add	r7, sp, #16
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80069ac:	2300      	movs	r3, #0
 80069ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069b0:	f3ef 8305 	mrs	r3, IPSR
 80069b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80069b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f040 8094 	bne.w	8006ae6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069be:	f3ef 8310 	mrs	r3, PRIMASK
 80069c2:	623b      	str	r3, [r7, #32]
  return(result);
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	f040 808d 	bne.w	8006ae6 <osThreadNew+0x146>
 80069cc:	4b48      	ldr	r3, [pc, #288]	; (8006af0 <osThreadNew+0x150>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d106      	bne.n	80069e2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80069d4:	f3ef 8311 	mrs	r3, BASEPRI
 80069d8:	61fb      	str	r3, [r7, #28]
  return(result);
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f040 8082 	bne.w	8006ae6 <osThreadNew+0x146>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d07e      	beq.n	8006ae6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80069e8:	2380      	movs	r3, #128	; 0x80
 80069ea:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80069ec:	2318      	movs	r3, #24
 80069ee:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80069f0:	2300      	movs	r3, #0
 80069f2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80069f4:	f107 031b 	add.w	r3, r7, #27
 80069f8:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 80069fa:	f04f 33ff 	mov.w	r3, #4294967295
 80069fe:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d045      	beq.n	8006a92 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <osThreadNew+0x74>
        name = attr->name;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	699b      	ldr	r3, [r3, #24]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d002      	beq.n	8006a22 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d008      	beq.n	8006a3a <osThreadNew+0x9a>
 8006a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a2a:	2b38      	cmp	r3, #56	; 0x38
 8006a2c:	d805      	bhi.n	8006a3a <osThreadNew+0x9a>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <osThreadNew+0x9e>
        return (NULL);
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	e054      	b.n	8006ae8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	089b      	lsrs	r3, r3, #2
 8006a4c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00e      	beq.n	8006a74 <osThreadNew+0xd4>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	2b5b      	cmp	r3, #91	; 0x5b
 8006a5c:	d90a      	bls.n	8006a74 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d006      	beq.n	8006a74 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d002      	beq.n	8006a74 <osThreadNew+0xd4>
        mem = 1;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a72:	e010      	b.n	8006a96 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d10c      	bne.n	8006a96 <osThreadNew+0xf6>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d108      	bne.n	8006a96 <osThreadNew+0xf6>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d104      	bne.n	8006a96 <osThreadNew+0xf6>
          mem = 0;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a90:	e001      	b.n	8006a96 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8006a92:	2300      	movs	r3, #0
 8006a94:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8006a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d110      	bne.n	8006abe <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006aa4:	9202      	str	r2, [sp, #8]
 8006aa6:	9301      	str	r3, [sp, #4]
 8006aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aaa:	9300      	str	r3, [sp, #0]
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ab0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f001 fa3e 	bl	8007f34 <xTaskCreateStatic>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	617b      	str	r3, [r7, #20]
 8006abc:	e013      	b.n	8006ae6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8006abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d110      	bne.n	8006ae6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	f107 0314 	add.w	r3, r7, #20
 8006acc:	9301      	str	r3, [sp, #4]
 8006ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f001 fa88 	bl	8007fec <xTaskCreate>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d001      	beq.n	8006ae6 <osThreadNew+0x146>
          hTask = NULL;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006ae6:	697b      	ldr	r3, [r7, #20]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3738      	adds	r7, #56	; 0x38
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	200000ec 	.word	0x200000ec

08006af4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b086      	sub	sp, #24
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006afc:	f3ef 8305 	mrs	r3, IPSR
 8006b00:	613b      	str	r3, [r7, #16]
  return(result);
 8006b02:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10f      	bne.n	8006b28 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b08:	f3ef 8310 	mrs	r3, PRIMASK
 8006b0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d109      	bne.n	8006b28 <osDelay+0x34>
 8006b14:	4b0d      	ldr	r3, [pc, #52]	; (8006b4c <osDelay+0x58>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d109      	bne.n	8006b30 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b1c:	f3ef 8311 	mrs	r3, BASEPRI
 8006b20:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <osDelay+0x3c>
    stat = osErrorISR;
 8006b28:	f06f 0305 	mvn.w	r3, #5
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	e007      	b.n	8006b40 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f001 fb92 	bl	8008264 <vTaskDelay>
    }
  }

  return (stat);
 8006b40:	697b      	ldr	r3, [r7, #20]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	200000ec 	.word	0x200000ec

08006b50 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b08c      	sub	sp, #48	; 0x30
 8006b54:	af02      	add	r7, sp, #8
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b60:	f3ef 8305 	mrs	r3, IPSR
 8006b64:	61bb      	str	r3, [r7, #24]
  return(result);
 8006b66:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f040 8086 	bne.w	8006c7a <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8006b72:	617b      	str	r3, [r7, #20]
  return(result);
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d17f      	bne.n	8006c7a <osSemaphoreNew+0x12a>
 8006b7a:	4b42      	ldr	r3, [pc, #264]	; (8006c84 <osSemaphoreNew+0x134>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d105      	bne.n	8006b8e <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b82:	f3ef 8311 	mrs	r3, BASEPRI
 8006b86:	613b      	str	r3, [r7, #16]
  return(result);
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d175      	bne.n	8006c7a <osSemaphoreNew+0x12a>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d072      	beq.n	8006c7a <osSemaphoreNew+0x12a>
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d86e      	bhi.n	8006c7a <osSemaphoreNew+0x12a>
    mem = -1;
 8006b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d015      	beq.n	8006bd4 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d006      	beq.n	8006bbe <osSemaphoreNew+0x6e>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	2b4f      	cmp	r3, #79	; 0x4f
 8006bb6:	d902      	bls.n	8006bbe <osSemaphoreNew+0x6e>
        mem = 1;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	623b      	str	r3, [r7, #32]
 8006bbc:	e00c      	b.n	8006bd8 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d108      	bne.n	8006bd8 <osSemaphoreNew+0x88>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d104      	bne.n	8006bd8 <osSemaphoreNew+0x88>
          mem = 0;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	623b      	str	r3, [r7, #32]
 8006bd2:	e001      	b.n	8006bd8 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bde:	d04c      	beq.n	8006c7a <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d128      	bne.n	8006c38 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8006be6:	6a3b      	ldr	r3, [r7, #32]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d10a      	bne.n	8006c02 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	2203      	movs	r2, #3
 8006bf2:	9200      	str	r2, [sp, #0]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	2001      	movs	r0, #1
 8006bfa:	f000 fa87 	bl	800710c <xQueueGenericCreateStatic>
 8006bfe:	6278      	str	r0, [r7, #36]	; 0x24
 8006c00:	e005      	b.n	8006c0e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8006c02:	2203      	movs	r2, #3
 8006c04:	2100      	movs	r1, #0
 8006c06:	2001      	movs	r0, #1
 8006c08:	f000 faf7 	bl	80071fa <xQueueGenericCreate>
 8006c0c:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d022      	beq.n	8006c5a <osSemaphoreNew+0x10a>
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d01f      	beq.n	8006c5a <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	2100      	movs	r1, #0
 8006c20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c22:	f000 fbb5 	bl	8007390 <xQueueGenericSend>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d016      	beq.n	8006c5a <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8006c2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c2e:	f000 ffb1 	bl	8007b94 <vQueueDelete>
            hSemaphore = NULL;
 8006c32:	2300      	movs	r3, #0
 8006c34:	627b      	str	r3, [r7, #36]	; 0x24
 8006c36:	e010      	b.n	8006c5a <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d108      	bne.n	8006c50 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	461a      	mov	r2, r3
 8006c44:	68b9      	ldr	r1, [r7, #8]
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f000 fb38 	bl	80072bc <xQueueCreateCountingSemaphoreStatic>
 8006c4c:	6278      	str	r0, [r7, #36]	; 0x24
 8006c4e:	e004      	b.n	8006c5a <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006c50:	68b9      	ldr	r1, [r7, #8]
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 fb69 	bl	800732a <xQueueCreateCountingSemaphore>
 8006c58:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00c      	beq.n	8006c7a <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d003      	beq.n	8006c6e <osSemaphoreNew+0x11e>
          name = attr->name;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	61fb      	str	r3, [r7, #28]
 8006c6c:	e001      	b.n	8006c72 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006c72:	69f9      	ldr	r1, [r7, #28]
 8006c74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c76:	f001 f8d7 	bl	8007e28 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3728      	adds	r7, #40	; 0x28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	200000ec 	.word	0x200000ec

08006c88 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b08c      	sub	sp, #48	; 0x30
 8006c8c:	af02      	add	r7, sp, #8
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006c94:	2300      	movs	r3, #0
 8006c96:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c98:	f3ef 8305 	mrs	r3, IPSR
 8006c9c:	61bb      	str	r3, [r7, #24]
  return(result);
 8006c9e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d16f      	bne.n	8006d84 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ca4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ca8:	617b      	str	r3, [r7, #20]
  return(result);
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d169      	bne.n	8006d84 <osMessageQueueNew+0xfc>
 8006cb0:	4b37      	ldr	r3, [pc, #220]	; (8006d90 <osMessageQueueNew+0x108>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d105      	bne.n	8006cc4 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006cb8:	f3ef 8311 	mrs	r3, BASEPRI
 8006cbc:	613b      	str	r3, [r7, #16]
  return(result);
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d15f      	bne.n	8006d84 <osMessageQueueNew+0xfc>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d05c      	beq.n	8006d84 <osMessageQueueNew+0xfc>
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d059      	beq.n	8006d84 <osMessageQueueNew+0xfc>
    mem = -1;
 8006cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d029      	beq.n	8006d30 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d012      	beq.n	8006d0a <osMessageQueueNew+0x82>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	2b4f      	cmp	r3, #79	; 0x4f
 8006cea:	d90e      	bls.n	8006d0a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00a      	beq.n	8006d0a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	695a      	ldr	r2, [r3, #20]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	68b9      	ldr	r1, [r7, #8]
 8006cfc:	fb01 f303 	mul.w	r3, r1, r3
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d302      	bcc.n	8006d0a <osMessageQueueNew+0x82>
        mem = 1;
 8006d04:	2301      	movs	r3, #1
 8006d06:	623b      	str	r3, [r7, #32]
 8006d08:	e014      	b.n	8006d34 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d110      	bne.n	8006d34 <osMessageQueueNew+0xac>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10c      	bne.n	8006d34 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d108      	bne.n	8006d34 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d104      	bne.n	8006d34 <osMessageQueueNew+0xac>
          mem = 0;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	623b      	str	r3, [r7, #32]
 8006d2e:	e001      	b.n	8006d34 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8006d30:	2300      	movs	r3, #0
 8006d32:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d10b      	bne.n	8006d52 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	691a      	ldr	r2, [r3, #16]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	2100      	movs	r1, #0
 8006d44:	9100      	str	r1, [sp, #0]
 8006d46:	68b9      	ldr	r1, [r7, #8]
 8006d48:	68f8      	ldr	r0, [r7, #12]
 8006d4a:	f000 f9df 	bl	800710c <xQueueGenericCreateStatic>
 8006d4e:	6278      	str	r0, [r7, #36]	; 0x24
 8006d50:	e008      	b.n	8006d64 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8006d58:	2200      	movs	r2, #0
 8006d5a:	68b9      	ldr	r1, [r7, #8]
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 fa4c 	bl	80071fa <xQueueGenericCreate>
 8006d62:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00c      	beq.n	8006d84 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <osMessageQueueNew+0xf0>
        name = attr->name;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	61fb      	str	r3, [r7, #28]
 8006d76:	e001      	b.n	8006d7c <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8006d7c:	69f9      	ldr	r1, [r7, #28]
 8006d7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d80:	f001 f852 	bl	8007e28 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3728      	adds	r7, #40	; 0x28
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	200000ec 	.word	0x200000ec

08006d94 <osMessageQueueGet>:
  }

  return (stat);
}

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08a      	sub	sp, #40	; 0x28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
 8006da0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006da6:	2300      	movs	r3, #0
 8006da8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006daa:	f3ef 8305 	mrs	r3, IPSR
 8006dae:	61fb      	str	r3, [r7, #28]
  return(result);
 8006db0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10f      	bne.n	8006dd6 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006db6:	f3ef 8310 	mrs	r3, PRIMASK
 8006dba:	61bb      	str	r3, [r7, #24]
  return(result);
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d109      	bne.n	8006dd6 <osMessageQueueGet+0x42>
 8006dc2:	4b2b      	ldr	r3, [pc, #172]	; (8006e70 <osMessageQueueGet+0xdc>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d12e      	bne.n	8006e28 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006dca:	f3ef 8311 	mrs	r3, BASEPRI
 8006dce:	617b      	str	r3, [r7, #20]
  return(result);
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d028      	beq.n	8006e28 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006dd6:	6a3b      	ldr	r3, [r7, #32]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d005      	beq.n	8006de8 <osMessageQueueGet+0x54>
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d002      	beq.n	8006de8 <osMessageQueueGet+0x54>
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8006de8:	f06f 0303 	mvn.w	r3, #3
 8006dec:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006dee:	e038      	b.n	8006e62 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8006df0:	2300      	movs	r3, #0
 8006df2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006df4:	f107 0310 	add.w	r3, r7, #16
 8006df8:	461a      	mov	r2, r3
 8006dfa:	68b9      	ldr	r1, [r7, #8]
 8006dfc:	6a38      	ldr	r0, [r7, #32]
 8006dfe:	f000 fe49 	bl	8007a94 <xQueueReceiveFromISR>
 8006e02:	4603      	mov	r3, r0
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d003      	beq.n	8006e10 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8006e08:	f06f 0302 	mvn.w	r3, #2
 8006e0c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006e0e:	e028      	b.n	8006e62 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d025      	beq.n	8006e62 <osMessageQueueGet+0xce>
 8006e16:	4b17      	ldr	r3, [pc, #92]	; (8006e74 <osMessageQueueGet+0xe0>)
 8006e18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006e26:	e01c      	b.n	8006e62 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006e28:	6a3b      	ldr	r3, [r7, #32]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d002      	beq.n	8006e34 <osMessageQueueGet+0xa0>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d103      	bne.n	8006e3c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8006e34:	f06f 0303 	mvn.w	r3, #3
 8006e38:	627b      	str	r3, [r7, #36]	; 0x24
 8006e3a:	e013      	b.n	8006e64 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006e3c:	683a      	ldr	r2, [r7, #0]
 8006e3e:	68b9      	ldr	r1, [r7, #8]
 8006e40:	6a38      	ldr	r0, [r7, #32]
 8006e42:	f000 fc3b 	bl	80076bc <xQueueReceive>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d00b      	beq.n	8006e64 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8006e52:	f06f 0301 	mvn.w	r3, #1
 8006e56:	627b      	str	r3, [r7, #36]	; 0x24
 8006e58:	e004      	b.n	8006e64 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8006e5a:	f06f 0302 	mvn.w	r3, #2
 8006e5e:	627b      	str	r3, [r7, #36]	; 0x24
 8006e60:	e000      	b.n	8006e64 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006e62:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8006e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3728      	adds	r7, #40	; 0x28
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	200000ec 	.word	0x200000ec
 8006e74:	e000ed04 	.word	0xe000ed04

08006e78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	4a06      	ldr	r2, [pc, #24]	; (8006ea0 <vApplicationGetIdleTaskMemory+0x28>)
 8006e88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	4a05      	ldr	r2, [pc, #20]	; (8006ea4 <vApplicationGetIdleTaskMemory+0x2c>)
 8006e8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2280      	movs	r2, #128	; 0x80
 8006e94:	601a      	str	r2, [r3, #0]
}
 8006e96:	bf00      	nop
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr
 8006ea0:	200000f0 	.word	0x200000f0
 8006ea4:	2000014c 	.word	0x2000014c

08006ea8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	4a07      	ldr	r2, [pc, #28]	; (8006ed4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006eb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	4a06      	ldr	r2, [pc, #24]	; (8006ed8 <vApplicationGetTimerTaskMemory+0x30>)
 8006ebe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006ec6:	601a      	str	r2, [r3, #0]
}
 8006ec8:	bf00      	nop
 8006eca:	3714      	adds	r7, #20
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bc80      	pop	{r7}
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	2000034c 	.word	0x2000034c
 8006ed8:	200003a8 	.word	0x200003a8

08006edc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f103 0208 	add.w	r2, r3, #8
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f103 0208 	add.w	r2, r3, #8
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f103 0208 	add.w	r2, r3, #8
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006f10:	bf00      	nop
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bc80      	pop	{r7}
 8006f18:	4770      	bx	lr

08006f1a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006f1a:	b480      	push	{r7}
 8006f1c:	b083      	sub	sp, #12
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bc80      	pop	{r7}
 8006f30:	4770      	bx	lr

08006f32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f32:	b480      	push	{r7}
 8006f34:	b085      	sub	sp, #20
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
 8006f3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	689a      	ldr	r2, [r3, #8]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	683a      	ldr	r2, [r7, #0]
 8006f5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	601a      	str	r2, [r3, #0]
}
 8006f6e:	bf00      	nop
 8006f70:	3714      	adds	r7, #20
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bc80      	pop	{r7}
 8006f76:	4770      	bx	lr

08006f78 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8e:	d103      	bne.n	8006f98 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	60fb      	str	r3, [r7, #12]
 8006f96:	e00c      	b.n	8006fb2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3308      	adds	r3, #8
 8006f9c:	60fb      	str	r3, [r7, #12]
 8006f9e:	e002      	b.n	8006fa6 <vListInsert+0x2e>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	60fb      	str	r3, [r7, #12]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d2f6      	bcs.n	8006fa0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	683a      	ldr	r2, [r7, #0]
 8006fc0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	683a      	ldr	r2, [r7, #0]
 8006fcc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	601a      	str	r2, [r3, #0]
}
 8006fde:	bf00      	nop
 8006fe0:	3714      	adds	r7, #20
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bc80      	pop	{r7}
 8006fe6:	4770      	bx	lr

08006fe8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	6892      	ldr	r2, [r2, #8]
 8006ffe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6852      	ldr	r2, [r2, #4]
 8007008:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	429a      	cmp	r2, r3
 8007012:	d103      	bne.n	800701c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	689a      	ldr	r2, [r3, #8]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	1e5a      	subs	r2, r3, #1
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	bc80      	pop	{r7}
 8007038:	4770      	bx	lr
	...

0800703c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10a      	bne.n	8007066 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007062:	bf00      	nop
 8007064:	e7fe      	b.n	8007064 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007066:	f002 fd81 	bl	8009b6c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007072:	68f9      	ldr	r1, [r7, #12]
 8007074:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007076:	fb01 f303 	mul.w	r3, r1, r3
 800707a:	441a      	add	r2, r3
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2200      	movs	r2, #0
 8007084:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007096:	3b01      	subs	r3, #1
 8007098:	68f9      	ldr	r1, [r7, #12]
 800709a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800709c:	fb01 f303 	mul.w	r3, r1, r3
 80070a0:	441a      	add	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	22ff      	movs	r2, #255	; 0xff
 80070aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	22ff      	movs	r2, #255	; 0xff
 80070b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d114      	bne.n	80070e6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	691b      	ldr	r3, [r3, #16]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d01a      	beq.n	80070fa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	3310      	adds	r3, #16
 80070c8:	4618      	mov	r0, r3
 80070ca:	f001 fb9b 	bl	8008804 <xTaskRemoveFromEventList>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d012      	beq.n	80070fa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80070d4:	4b0c      	ldr	r3, [pc, #48]	; (8007108 <xQueueGenericReset+0xcc>)
 80070d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070da:	601a      	str	r2, [r3, #0]
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	e009      	b.n	80070fa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	3310      	adds	r3, #16
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7ff fef6 	bl	8006edc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	3324      	adds	r3, #36	; 0x24
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7ff fef1 	bl	8006edc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80070fa:	f002 fd67 	bl	8009bcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80070fe:	2301      	movs	r3, #1
}
 8007100:	4618      	mov	r0, r3
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	e000ed04 	.word	0xe000ed04

0800710c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800710c:	b580      	push	{r7, lr}
 800710e:	b08e      	sub	sp, #56	; 0x38
 8007110:	af02      	add	r7, sp, #8
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
 8007118:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d10a      	bne.n	8007136 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007132:	bf00      	nop
 8007134:	e7fe      	b.n	8007134 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d10a      	bne.n	8007152 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800713c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007140:	f383 8811 	msr	BASEPRI, r3
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800714e:	bf00      	nop
 8007150:	e7fe      	b.n	8007150 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <xQueueGenericCreateStatic+0x52>
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d001      	beq.n	8007162 <xQueueGenericCreateStatic+0x56>
 800715e:	2301      	movs	r3, #1
 8007160:	e000      	b.n	8007164 <xQueueGenericCreateStatic+0x58>
 8007162:	2300      	movs	r3, #0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10a      	bne.n	800717e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800716c:	f383 8811 	msr	BASEPRI, r3
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	623b      	str	r3, [r7, #32]
}
 800717a:	bf00      	nop
 800717c:	e7fe      	b.n	800717c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d102      	bne.n	800718a <xQueueGenericCreateStatic+0x7e>
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <xQueueGenericCreateStatic+0x82>
 800718a:	2301      	movs	r3, #1
 800718c:	e000      	b.n	8007190 <xQueueGenericCreateStatic+0x84>
 800718e:	2300      	movs	r3, #0
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10a      	bne.n	80071aa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	61fb      	str	r3, [r7, #28]
}
 80071a6:	bf00      	nop
 80071a8:	e7fe      	b.n	80071a8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80071aa:	2350      	movs	r3, #80	; 0x50
 80071ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	2b50      	cmp	r3, #80	; 0x50
 80071b2:	d00a      	beq.n	80071ca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	61bb      	str	r3, [r7, #24]
}
 80071c6:	bf00      	nop
 80071c8:	e7fe      	b.n	80071c8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80071ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00d      	beq.n	80071f0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80071d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071dc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80071e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e2:	9300      	str	r3, [sp, #0]
 80071e4:	4613      	mov	r3, r2
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	68b9      	ldr	r1, [r7, #8]
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 f843 	bl	8007276 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80071f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3730      	adds	r7, #48	; 0x30
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b08a      	sub	sp, #40	; 0x28
 80071fe:	af02      	add	r7, sp, #8
 8007200:	60f8      	str	r0, [r7, #12]
 8007202:	60b9      	str	r1, [r7, #8]
 8007204:	4613      	mov	r3, r2
 8007206:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10a      	bne.n	8007224 <xQueueGenericCreate+0x2a>
	__asm volatile
 800720e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007212:	f383 8811 	msr	BASEPRI, r3
 8007216:	f3bf 8f6f 	isb	sy
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	613b      	str	r3, [r7, #16]
}
 8007220:	bf00      	nop
 8007222:	e7fe      	b.n	8007222 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d102      	bne.n	8007230 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800722a:	2300      	movs	r3, #0
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	e004      	b.n	800723a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	fb02 f303 	mul.w	r3, r2, r3
 8007238:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	3350      	adds	r3, #80	; 0x50
 800723e:	4618      	mov	r0, r3
 8007240:	f002 fd94 	bl	8009d6c <pvPortMalloc>
 8007244:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00f      	beq.n	800726c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	3350      	adds	r3, #80	; 0x50
 8007250:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800725a:	79fa      	ldrb	r2, [r7, #7]
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	9300      	str	r3, [sp, #0]
 8007260:	4613      	mov	r3, r2
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	68b9      	ldr	r1, [r7, #8]
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 f805 	bl	8007276 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800726c:	69bb      	ldr	r3, [r7, #24]
	}
 800726e:	4618      	mov	r0, r3
 8007270:	3720      	adds	r7, #32
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b084      	sub	sp, #16
 800727a:	af00      	add	r7, sp, #0
 800727c:	60f8      	str	r0, [r7, #12]
 800727e:	60b9      	str	r1, [r7, #8]
 8007280:	607a      	str	r2, [r7, #4]
 8007282:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d103      	bne.n	8007292 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	69ba      	ldr	r2, [r7, #24]
 800728e:	601a      	str	r2, [r3, #0]
 8007290:	e002      	b.n	8007298 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072a4:	2101      	movs	r1, #1
 80072a6:	69b8      	ldr	r0, [r7, #24]
 80072a8:	f7ff fec8 	bl	800703c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	78fa      	ldrb	r2, [r7, #3]
 80072b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80072b4:	bf00      	nop
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b08a      	sub	sp, #40	; 0x28
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10a      	bne.n	80072e4 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	61bb      	str	r3, [r7, #24]
}
 80072e0:	bf00      	nop
 80072e2:	e7fe      	b.n	80072e2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d90a      	bls.n	8007302 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80072ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f0:	f383 8811 	msr	BASEPRI, r3
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	617b      	str	r3, [r7, #20]
}
 80072fe:	bf00      	nop
 8007300:	e7fe      	b.n	8007300 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007302:	2302      	movs	r3, #2
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	2100      	movs	r1, #0
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f7ff fefd 	bl	800710c <xQueueGenericCreateStatic>
 8007312:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007320:	69fb      	ldr	r3, [r7, #28]
	}
 8007322:	4618      	mov	r0, r3
 8007324:	3720      	adds	r7, #32
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800732a:	b580      	push	{r7, lr}
 800732c:	b086      	sub	sp, #24
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
 8007332:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10a      	bne.n	8007350 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800733a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	613b      	str	r3, [r7, #16]
}
 800734c:	bf00      	nop
 800734e:	e7fe      	b.n	800734e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007350:	683a      	ldr	r2, [r7, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	429a      	cmp	r2, r3
 8007356:	d90a      	bls.n	800736e <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8007358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735c:	f383 8811 	msr	BASEPRI, r3
 8007360:	f3bf 8f6f 	isb	sy
 8007364:	f3bf 8f4f 	dsb	sy
 8007368:	60fb      	str	r3, [r7, #12]
}
 800736a:	bf00      	nop
 800736c:	e7fe      	b.n	800736c <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800736e:	2202      	movs	r2, #2
 8007370:	2100      	movs	r1, #0
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7ff ff41 	bl	80071fa <xQueueGenericCreate>
 8007378:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d002      	beq.n	8007386 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007386:	697b      	ldr	r3, [r7, #20]
	}
 8007388:	4618      	mov	r0, r3
 800738a:	3718      	adds	r7, #24
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b08e      	sub	sp, #56	; 0x38
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	607a      	str	r2, [r7, #4]
 800739c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800739e:	2300      	movs	r3, #0
 80073a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80073a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10a      	bne.n	80073c2 <xQueueGenericSend+0x32>
	__asm volatile
 80073ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b0:	f383 8811 	msr	BASEPRI, r3
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	f3bf 8f4f 	dsb	sy
 80073bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80073be:	bf00      	nop
 80073c0:	e7fe      	b.n	80073c0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d103      	bne.n	80073d0 <xQueueGenericSend+0x40>
 80073c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <xQueueGenericSend+0x44>
 80073d0:	2301      	movs	r3, #1
 80073d2:	e000      	b.n	80073d6 <xQueueGenericSend+0x46>
 80073d4:	2300      	movs	r3, #0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10a      	bne.n	80073f0 <xQueueGenericSend+0x60>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80073ec:	bf00      	nop
 80073ee:	e7fe      	b.n	80073ee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d103      	bne.n	80073fe <xQueueGenericSend+0x6e>
 80073f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d101      	bne.n	8007402 <xQueueGenericSend+0x72>
 80073fe:	2301      	movs	r3, #1
 8007400:	e000      	b.n	8007404 <xQueueGenericSend+0x74>
 8007402:	2300      	movs	r3, #0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10a      	bne.n	800741e <xQueueGenericSend+0x8e>
	__asm volatile
 8007408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740c:	f383 8811 	msr	BASEPRI, r3
 8007410:	f3bf 8f6f 	isb	sy
 8007414:	f3bf 8f4f 	dsb	sy
 8007418:	623b      	str	r3, [r7, #32]
}
 800741a:	bf00      	nop
 800741c:	e7fe      	b.n	800741c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800741e:	f001 fbb3 	bl	8008b88 <xTaskGetSchedulerState>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d102      	bne.n	800742e <xQueueGenericSend+0x9e>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <xQueueGenericSend+0xa2>
 800742e:	2301      	movs	r3, #1
 8007430:	e000      	b.n	8007434 <xQueueGenericSend+0xa4>
 8007432:	2300      	movs	r3, #0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10a      	bne.n	800744e <xQueueGenericSend+0xbe>
	__asm volatile
 8007438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800743c:	f383 8811 	msr	BASEPRI, r3
 8007440:	f3bf 8f6f 	isb	sy
 8007444:	f3bf 8f4f 	dsb	sy
 8007448:	61fb      	str	r3, [r7, #28]
}
 800744a:	bf00      	nop
 800744c:	e7fe      	b.n	800744c <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800744e:	f002 fb8d 	bl	8009b6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800745a:	429a      	cmp	r2, r3
 800745c:	d302      	bcc.n	8007464 <xQueueGenericSend+0xd4>
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b02      	cmp	r3, #2
 8007462:	d129      	bne.n	80074b8 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007464:	683a      	ldr	r2, [r7, #0]
 8007466:	68b9      	ldr	r1, [r7, #8]
 8007468:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800746a:	f000 fbcd 	bl	8007c08 <prvCopyDataToQueue>
 800746e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007474:	2b00      	cmp	r3, #0
 8007476:	d010      	beq.n	800749a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747a:	3324      	adds	r3, #36	; 0x24
 800747c:	4618      	mov	r0, r3
 800747e:	f001 f9c1 	bl	8008804 <xTaskRemoveFromEventList>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d013      	beq.n	80074b0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007488:	4b3f      	ldr	r3, [pc, #252]	; (8007588 <xQueueGenericSend+0x1f8>)
 800748a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800748e:	601a      	str	r2, [r3, #0]
 8007490:	f3bf 8f4f 	dsb	sy
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	e00a      	b.n	80074b0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800749a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749c:	2b00      	cmp	r3, #0
 800749e:	d007      	beq.n	80074b0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074a0:	4b39      	ldr	r3, [pc, #228]	; (8007588 <xQueueGenericSend+0x1f8>)
 80074a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074a6:	601a      	str	r2, [r3, #0]
 80074a8:	f3bf 8f4f 	dsb	sy
 80074ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074b0:	f002 fb8c 	bl	8009bcc <vPortExitCritical>
				return pdPASS;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e063      	b.n	8007580 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d103      	bne.n	80074c6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074be:	f002 fb85 	bl	8009bcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074c2:	2300      	movs	r3, #0
 80074c4:	e05c      	b.n	8007580 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d106      	bne.n	80074da <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074cc:	f107 0314 	add.w	r3, r7, #20
 80074d0:	4618      	mov	r0, r3
 80074d2:	f001 f9fb 	bl	80088cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074d6:	2301      	movs	r3, #1
 80074d8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074da:	f002 fb77 	bl	8009bcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074de:	f000 ff5b 	bl	8008398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074e2:	f002 fb43 	bl	8009b6c <vPortEnterCritical>
 80074e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074ec:	b25b      	sxtb	r3, r3
 80074ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f2:	d103      	bne.n	80074fc <xQueueGenericSend+0x16c>
 80074f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007502:	b25b      	sxtb	r3, r3
 8007504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007508:	d103      	bne.n	8007512 <xQueueGenericSend+0x182>
 800750a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800750c:	2200      	movs	r2, #0
 800750e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007512:	f002 fb5b 	bl	8009bcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007516:	1d3a      	adds	r2, r7, #4
 8007518:	f107 0314 	add.w	r3, r7, #20
 800751c:	4611      	mov	r1, r2
 800751e:	4618      	mov	r0, r3
 8007520:	f001 f9ea 	bl	80088f8 <xTaskCheckForTimeOut>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d124      	bne.n	8007574 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800752a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800752c:	f000 fc64 	bl	8007df8 <prvIsQueueFull>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d018      	beq.n	8007568 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007538:	3310      	adds	r3, #16
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	4611      	mov	r1, r2
 800753e:	4618      	mov	r0, r3
 8007540:	f001 f910 	bl	8008764 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007544:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007546:	f000 fbef 	bl	8007d28 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800754a:	f000 ff33 	bl	80083b4 <xTaskResumeAll>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	f47f af7c 	bne.w	800744e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007556:	4b0c      	ldr	r3, [pc, #48]	; (8007588 <xQueueGenericSend+0x1f8>)
 8007558:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800755c:	601a      	str	r2, [r3, #0]
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	f3bf 8f6f 	isb	sy
 8007566:	e772      	b.n	800744e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007568:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800756a:	f000 fbdd 	bl	8007d28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800756e:	f000 ff21 	bl	80083b4 <xTaskResumeAll>
 8007572:	e76c      	b.n	800744e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007574:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007576:	f000 fbd7 	bl	8007d28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800757a:	f000 ff1b 	bl	80083b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800757e:	2300      	movs	r3, #0
		}
	}
}
 8007580:	4618      	mov	r0, r3
 8007582:	3738      	adds	r7, #56	; 0x38
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	e000ed04 	.word	0xe000ed04

0800758c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b08e      	sub	sp, #56	; 0x38
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
 8007598:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800759e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10a      	bne.n	80075ba <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80075a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a8:	f383 8811 	msr	BASEPRI, r3
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	f3bf 8f4f 	dsb	sy
 80075b4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80075b6:	bf00      	nop
 80075b8:	e7fe      	b.n	80075b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d103      	bne.n	80075c8 <xQueueGenericSendFromISR+0x3c>
 80075c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d101      	bne.n	80075cc <xQueueGenericSendFromISR+0x40>
 80075c8:	2301      	movs	r3, #1
 80075ca:	e000      	b.n	80075ce <xQueueGenericSendFromISR+0x42>
 80075cc:	2300      	movs	r3, #0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10a      	bne.n	80075e8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80075d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d6:	f383 8811 	msr	BASEPRI, r3
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	623b      	str	r3, [r7, #32]
}
 80075e4:	bf00      	nop
 80075e6:	e7fe      	b.n	80075e6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d103      	bne.n	80075f6 <xQueueGenericSendFromISR+0x6a>
 80075ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d101      	bne.n	80075fa <xQueueGenericSendFromISR+0x6e>
 80075f6:	2301      	movs	r3, #1
 80075f8:	e000      	b.n	80075fc <xQueueGenericSendFromISR+0x70>
 80075fa:	2300      	movs	r3, #0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10a      	bne.n	8007616 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	61fb      	str	r3, [r7, #28]
}
 8007612:	bf00      	nop
 8007614:	e7fe      	b.n	8007614 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007616:	f002 fb6b 	bl	8009cf0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800761a:	f3ef 8211 	mrs	r2, BASEPRI
 800761e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	61ba      	str	r2, [r7, #24]
 8007630:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007632:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007634:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800763a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800763e:	429a      	cmp	r2, r3
 8007640:	d302      	bcc.n	8007648 <xQueueGenericSendFromISR+0xbc>
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	2b02      	cmp	r3, #2
 8007646:	d12c      	bne.n	80076a2 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007652:	683a      	ldr	r2, [r7, #0]
 8007654:	68b9      	ldr	r1, [r7, #8]
 8007656:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007658:	f000 fad6 	bl	8007c08 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800765c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007664:	d112      	bne.n	800768c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766a:	2b00      	cmp	r3, #0
 800766c:	d016      	beq.n	800769c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800766e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007670:	3324      	adds	r3, #36	; 0x24
 8007672:	4618      	mov	r0, r3
 8007674:	f001 f8c6 	bl	8008804 <xTaskRemoveFromEventList>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00e      	beq.n	800769c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00b      	beq.n	800769c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	e007      	b.n	800769c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800768c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007690:	3301      	adds	r3, #1
 8007692:	b2db      	uxtb	r3, r3
 8007694:	b25a      	sxtb	r2, r3
 8007696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007698:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800769c:	2301      	movs	r3, #1
 800769e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80076a0:	e001      	b.n	80076a6 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076a2:	2300      	movs	r3, #0
 80076a4:	637b      	str	r3, [r7, #52]	; 0x34
 80076a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3738      	adds	r7, #56	; 0x38
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b08c      	sub	sp, #48	; 0x30
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80076c8:	2300      	movs	r3, #0
 80076ca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d10a      	bne.n	80076ec <xQueueReceive+0x30>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	623b      	str	r3, [r7, #32]
}
 80076e8:	bf00      	nop
 80076ea:	e7fe      	b.n	80076ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d103      	bne.n	80076fa <xQueueReceive+0x3e>
 80076f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d101      	bne.n	80076fe <xQueueReceive+0x42>
 80076fa:	2301      	movs	r3, #1
 80076fc:	e000      	b.n	8007700 <xQueueReceive+0x44>
 80076fe:	2300      	movs	r3, #0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d10a      	bne.n	800771a <xQueueReceive+0x5e>
	__asm volatile
 8007704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007708:	f383 8811 	msr	BASEPRI, r3
 800770c:	f3bf 8f6f 	isb	sy
 8007710:	f3bf 8f4f 	dsb	sy
 8007714:	61fb      	str	r3, [r7, #28]
}
 8007716:	bf00      	nop
 8007718:	e7fe      	b.n	8007718 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800771a:	f001 fa35 	bl	8008b88 <xTaskGetSchedulerState>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d102      	bne.n	800772a <xQueueReceive+0x6e>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d101      	bne.n	800772e <xQueueReceive+0x72>
 800772a:	2301      	movs	r3, #1
 800772c:	e000      	b.n	8007730 <xQueueReceive+0x74>
 800772e:	2300      	movs	r3, #0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d10a      	bne.n	800774a <xQueueReceive+0x8e>
	__asm volatile
 8007734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007738:	f383 8811 	msr	BASEPRI, r3
 800773c:	f3bf 8f6f 	isb	sy
 8007740:	f3bf 8f4f 	dsb	sy
 8007744:	61bb      	str	r3, [r7, #24]
}
 8007746:	bf00      	nop
 8007748:	e7fe      	b.n	8007748 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800774a:	f002 fa0f 	bl	8009b6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800774e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007752:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	2b00      	cmp	r3, #0
 8007758:	d01f      	beq.n	800779a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800775a:	68b9      	ldr	r1, [r7, #8]
 800775c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800775e:	f000 fabd 	bl	8007cdc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007764:	1e5a      	subs	r2, r3, #1
 8007766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007768:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800776a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00f      	beq.n	8007792 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007774:	3310      	adds	r3, #16
 8007776:	4618      	mov	r0, r3
 8007778:	f001 f844 	bl	8008804 <xTaskRemoveFromEventList>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d007      	beq.n	8007792 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007782:	4b3d      	ldr	r3, [pc, #244]	; (8007878 <xQueueReceive+0x1bc>)
 8007784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007788:	601a      	str	r2, [r3, #0]
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007792:	f002 fa1b 	bl	8009bcc <vPortExitCritical>
				return pdPASS;
 8007796:	2301      	movs	r3, #1
 8007798:	e069      	b.n	800786e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d103      	bne.n	80077a8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077a0:	f002 fa14 	bl	8009bcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077a4:	2300      	movs	r3, #0
 80077a6:	e062      	b.n	800786e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d106      	bne.n	80077bc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077ae:	f107 0310 	add.w	r3, r7, #16
 80077b2:	4618      	mov	r0, r3
 80077b4:	f001 f88a 	bl	80088cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077b8:	2301      	movs	r3, #1
 80077ba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077bc:	f002 fa06 	bl	8009bcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077c0:	f000 fdea 	bl	8008398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077c4:	f002 f9d2 	bl	8009b6c <vPortEnterCritical>
 80077c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077ce:	b25b      	sxtb	r3, r3
 80077d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d4:	d103      	bne.n	80077de <xQueueReceive+0x122>
 80077d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077e4:	b25b      	sxtb	r3, r3
 80077e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ea:	d103      	bne.n	80077f4 <xQueueReceive+0x138>
 80077ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077f4:	f002 f9ea 	bl	8009bcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077f8:	1d3a      	adds	r2, r7, #4
 80077fa:	f107 0310 	add.w	r3, r7, #16
 80077fe:	4611      	mov	r1, r2
 8007800:	4618      	mov	r0, r3
 8007802:	f001 f879 	bl	80088f8 <xTaskCheckForTimeOut>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d123      	bne.n	8007854 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800780c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800780e:	f000 fadd 	bl	8007dcc <prvIsQueueEmpty>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d017      	beq.n	8007848 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781a:	3324      	adds	r3, #36	; 0x24
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	4611      	mov	r1, r2
 8007820:	4618      	mov	r0, r3
 8007822:	f000 ff9f 	bl	8008764 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007826:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007828:	f000 fa7e 	bl	8007d28 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800782c:	f000 fdc2 	bl	80083b4 <xTaskResumeAll>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d189      	bne.n	800774a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007836:	4b10      	ldr	r3, [pc, #64]	; (8007878 <xQueueReceive+0x1bc>)
 8007838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	f3bf 8f6f 	isb	sy
 8007846:	e780      	b.n	800774a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007848:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800784a:	f000 fa6d 	bl	8007d28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800784e:	f000 fdb1 	bl	80083b4 <xTaskResumeAll>
 8007852:	e77a      	b.n	800774a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007854:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007856:	f000 fa67 	bl	8007d28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800785a:	f000 fdab 	bl	80083b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800785e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007860:	f000 fab4 	bl	8007dcc <prvIsQueueEmpty>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	f43f af6f 	beq.w	800774a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800786c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800786e:	4618      	mov	r0, r3
 8007870:	3730      	adds	r7, #48	; 0x30
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	e000ed04 	.word	0xe000ed04

0800787c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b08e      	sub	sp, #56	; 0x38
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007886:	2300      	movs	r3, #0
 8007888:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800788e:	2300      	movs	r3, #0
 8007890:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10a      	bne.n	80078ae <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	623b      	str	r3, [r7, #32]
}
 80078aa:	bf00      	nop
 80078ac:	e7fe      	b.n	80078ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80078ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00a      	beq.n	80078cc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80078b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ba:	f383 8811 	msr	BASEPRI, r3
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	61fb      	str	r3, [r7, #28]
}
 80078c8:	bf00      	nop
 80078ca:	e7fe      	b.n	80078ca <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80078cc:	f001 f95c 	bl	8008b88 <xTaskGetSchedulerState>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d102      	bne.n	80078dc <xQueueSemaphoreTake+0x60>
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d101      	bne.n	80078e0 <xQueueSemaphoreTake+0x64>
 80078dc:	2301      	movs	r3, #1
 80078de:	e000      	b.n	80078e2 <xQueueSemaphoreTake+0x66>
 80078e0:	2300      	movs	r3, #0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d10a      	bne.n	80078fc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80078e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	61bb      	str	r3, [r7, #24]
}
 80078f8:	bf00      	nop
 80078fa:	e7fe      	b.n	80078fa <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80078fc:	f002 f936 	bl	8009b6c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007904:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007908:	2b00      	cmp	r3, #0
 800790a:	d024      	beq.n	8007956 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800790c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800790e:	1e5a      	subs	r2, r3, #1
 8007910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007912:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d104      	bne.n	8007926 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800791c:	f001 fab4 	bl	8008e88 <pvTaskIncrementMutexHeldCount>
 8007920:	4602      	mov	r2, r0
 8007922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007924:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00f      	beq.n	800794e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800792e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007930:	3310      	adds	r3, #16
 8007932:	4618      	mov	r0, r3
 8007934:	f000 ff66 	bl	8008804 <xTaskRemoveFromEventList>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d007      	beq.n	800794e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800793e:	4b54      	ldr	r3, [pc, #336]	; (8007a90 <xQueueSemaphoreTake+0x214>)
 8007940:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007944:	601a      	str	r2, [r3, #0]
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800794e:	f002 f93d 	bl	8009bcc <vPortExitCritical>
				return pdPASS;
 8007952:	2301      	movs	r3, #1
 8007954:	e097      	b.n	8007a86 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d111      	bne.n	8007980 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800795c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800795e:	2b00      	cmp	r3, #0
 8007960:	d00a      	beq.n	8007978 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007966:	f383 8811 	msr	BASEPRI, r3
 800796a:	f3bf 8f6f 	isb	sy
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	617b      	str	r3, [r7, #20]
}
 8007974:	bf00      	nop
 8007976:	e7fe      	b.n	8007976 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007978:	f002 f928 	bl	8009bcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800797c:	2300      	movs	r3, #0
 800797e:	e082      	b.n	8007a86 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007982:	2b00      	cmp	r3, #0
 8007984:	d106      	bne.n	8007994 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007986:	f107 030c 	add.w	r3, r7, #12
 800798a:	4618      	mov	r0, r3
 800798c:	f000 ff9e 	bl	80088cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007990:	2301      	movs	r3, #1
 8007992:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007994:	f002 f91a 	bl	8009bcc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007998:	f000 fcfe 	bl	8008398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800799c:	f002 f8e6 	bl	8009b6c <vPortEnterCritical>
 80079a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079a6:	b25b      	sxtb	r3, r3
 80079a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ac:	d103      	bne.n	80079b6 <xQueueSemaphoreTake+0x13a>
 80079ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079bc:	b25b      	sxtb	r3, r3
 80079be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c2:	d103      	bne.n	80079cc <xQueueSemaphoreTake+0x150>
 80079c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079cc:	f002 f8fe 	bl	8009bcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80079d0:	463a      	mov	r2, r7
 80079d2:	f107 030c 	add.w	r3, r7, #12
 80079d6:	4611      	mov	r1, r2
 80079d8:	4618      	mov	r0, r3
 80079da:	f000 ff8d 	bl	80088f8 <xTaskCheckForTimeOut>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d132      	bne.n	8007a4a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80079e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80079e6:	f000 f9f1 	bl	8007dcc <prvIsQueueEmpty>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d026      	beq.n	8007a3e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d109      	bne.n	8007a0c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80079f8:	f002 f8b8 	bl	8009b6c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80079fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 f8df 	bl	8008bc4 <xTaskPriorityInherit>
 8007a06:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007a08:	f002 f8e0 	bl	8009bcc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a0e:	3324      	adds	r3, #36	; 0x24
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	4611      	mov	r1, r2
 8007a14:	4618      	mov	r0, r3
 8007a16:	f000 fea5 	bl	8008764 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a1c:	f000 f984 	bl	8007d28 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a20:	f000 fcc8 	bl	80083b4 <xTaskResumeAll>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	f47f af68 	bne.w	80078fc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007a2c:	4b18      	ldr	r3, [pc, #96]	; (8007a90 <xQueueSemaphoreTake+0x214>)
 8007a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a32:	601a      	str	r2, [r3, #0]
 8007a34:	f3bf 8f4f 	dsb	sy
 8007a38:	f3bf 8f6f 	isb	sy
 8007a3c:	e75e      	b.n	80078fc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007a3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a40:	f000 f972 	bl	8007d28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a44:	f000 fcb6 	bl	80083b4 <xTaskResumeAll>
 8007a48:	e758      	b.n	80078fc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007a4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a4c:	f000 f96c 	bl	8007d28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a50:	f000 fcb0 	bl	80083b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a56:	f000 f9b9 	bl	8007dcc <prvIsQueueEmpty>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f43f af4d 	beq.w	80078fc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00d      	beq.n	8007a84 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007a68:	f002 f880 	bl	8009b6c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007a6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a6e:	f000 f8b4 	bl	8007bda <prvGetDisinheritPriorityAfterTimeout>
 8007a72:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f001 f97e 	bl	8008d7c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007a80:	f002 f8a4 	bl	8009bcc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007a84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3738      	adds	r7, #56	; 0x38
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	e000ed04 	.word	0xe000ed04

08007a94 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b08e      	sub	sp, #56	; 0x38
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10a      	bne.n	8007ac0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aae:	f383 8811 	msr	BASEPRI, r3
 8007ab2:	f3bf 8f6f 	isb	sy
 8007ab6:	f3bf 8f4f 	dsb	sy
 8007aba:	623b      	str	r3, [r7, #32]
}
 8007abc:	bf00      	nop
 8007abe:	e7fe      	b.n	8007abe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d103      	bne.n	8007ace <xQueueReceiveFromISR+0x3a>
 8007ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <xQueueReceiveFromISR+0x3e>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e000      	b.n	8007ad4 <xQueueReceiveFromISR+0x40>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d10a      	bne.n	8007aee <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007adc:	f383 8811 	msr	BASEPRI, r3
 8007ae0:	f3bf 8f6f 	isb	sy
 8007ae4:	f3bf 8f4f 	dsb	sy
 8007ae8:	61fb      	str	r3, [r7, #28]
}
 8007aea:	bf00      	nop
 8007aec:	e7fe      	b.n	8007aec <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007aee:	f002 f8ff 	bl	8009cf0 <vPortValidateInterruptPriority>
	__asm volatile
 8007af2:	f3ef 8211 	mrs	r2, BASEPRI
 8007af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afa:	f383 8811 	msr	BASEPRI, r3
 8007afe:	f3bf 8f6f 	isb	sy
 8007b02:	f3bf 8f4f 	dsb	sy
 8007b06:	61ba      	str	r2, [r7, #24]
 8007b08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007b0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b12:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d02f      	beq.n	8007b7a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b24:	68b9      	ldr	r1, [r7, #8]
 8007b26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007b28:	f000 f8d8 	bl	8007cdc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2e:	1e5a      	subs	r2, r3, #1
 8007b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b32:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007b34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3c:	d112      	bne.n	8007b64 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d016      	beq.n	8007b74 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b48:	3310      	adds	r3, #16
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 fe5a 	bl	8008804 <xTaskRemoveFromEventList>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00e      	beq.n	8007b74 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00b      	beq.n	8007b74 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	601a      	str	r2, [r3, #0]
 8007b62:	e007      	b.n	8007b74 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007b64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b68:	3301      	adds	r3, #1
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	b25a      	sxtb	r2, r3
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007b74:	2301      	movs	r3, #1
 8007b76:	637b      	str	r3, [r7, #52]	; 0x34
 8007b78:	e001      	b.n	8007b7e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	637b      	str	r3, [r7, #52]	; 0x34
 8007b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f383 8811 	msr	BASEPRI, r3
}
 8007b88:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3738      	adds	r7, #56	; 0x38
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d10a      	bne.n	8007bbc <vQueueDelete+0x28>
	__asm volatile
 8007ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007baa:	f383 8811 	msr	BASEPRI, r3
 8007bae:	f3bf 8f6f 	isb	sy
 8007bb2:	f3bf 8f4f 	dsb	sy
 8007bb6:	60bb      	str	r3, [r7, #8]
}
 8007bb8:	bf00      	nop
 8007bba:	e7fe      	b.n	8007bba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f000 f95b 	bl	8007e78 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d102      	bne.n	8007bd2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f002 f8df 	bl	8009d90 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007bd2:	bf00      	nop
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007bda:	b480      	push	{r7}
 8007bdc:	b085      	sub	sp, #20
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d006      	beq.n	8007bf8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007bf4:	60fb      	str	r3, [r7, #12]
 8007bf6:	e001      	b.n	8007bfc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
	}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr

08007c08 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c14:	2300      	movs	r3, #0
 8007c16:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10d      	bne.n	8007c42 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d14d      	bne.n	8007cca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	4618      	mov	r0, r3
 8007c34:	f001 f834 	bl	8008ca0 <xTaskPriorityDisinherit>
 8007c38:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	605a      	str	r2, [r3, #4]
 8007c40:	e043      	b.n	8007cca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d119      	bne.n	8007c7c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	6898      	ldr	r0, [r3, #8]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c50:	461a      	mov	r2, r3
 8007c52:	68b9      	ldr	r1, [r7, #8]
 8007c54:	f002 f8e8 	bl	8009e28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	689a      	ldr	r2, [r3, #8]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c60:	441a      	add	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	689a      	ldr	r2, [r3, #8]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d32b      	bcc.n	8007cca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	609a      	str	r2, [r3, #8]
 8007c7a:	e026      	b.n	8007cca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	68d8      	ldr	r0, [r3, #12]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c84:	461a      	mov	r2, r3
 8007c86:	68b9      	ldr	r1, [r7, #8]
 8007c88:	f002 f8ce 	bl	8009e28 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	68da      	ldr	r2, [r3, #12]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c94:	425b      	negs	r3, r3
 8007c96:	441a      	add	r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	68da      	ldr	r2, [r3, #12]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d207      	bcs.n	8007cb8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	685a      	ldr	r2, [r3, #4]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb0:	425b      	negs	r3, r3
 8007cb2:	441a      	add	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d105      	bne.n	8007cca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d002      	beq.n	8007cca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	1c5a      	adds	r2, r3, #1
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007cd2:	697b      	ldr	r3, [r7, #20]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3718      	adds	r7, #24
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d018      	beq.n	8007d20 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf6:	441a      	add	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	68da      	ldr	r2, [r3, #12]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d303      	bcc.n	8007d10 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68d9      	ldr	r1, [r3, #12]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d18:	461a      	mov	r2, r3
 8007d1a:	6838      	ldr	r0, [r7, #0]
 8007d1c:	f002 f884 	bl	8009e28 <memcpy>
	}
}
 8007d20:	bf00      	nop
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d30:	f001 ff1c 	bl	8009b6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d3a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d3c:	e011      	b.n	8007d62 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d012      	beq.n	8007d6c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	3324      	adds	r3, #36	; 0x24
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 fd5a 	bl	8008804 <xTaskRemoveFromEventList>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d001      	beq.n	8007d5a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007d56:	f000 fe31 	bl	80089bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007d5a:	7bfb      	ldrb	r3, [r7, #15]
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	dce9      	bgt.n	8007d3e <prvUnlockQueue+0x16>
 8007d6a:	e000      	b.n	8007d6e <prvUnlockQueue+0x46>
					break;
 8007d6c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	22ff      	movs	r2, #255	; 0xff
 8007d72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007d76:	f001 ff29 	bl	8009bcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007d7a:	f001 fef7 	bl	8009b6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d84:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d86:	e011      	b.n	8007dac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d012      	beq.n	8007db6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	3310      	adds	r3, #16
 8007d94:	4618      	mov	r0, r3
 8007d96:	f000 fd35 	bl	8008804 <xTaskRemoveFromEventList>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d001      	beq.n	8007da4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007da0:	f000 fe0c 	bl	80089bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007da4:	7bbb      	ldrb	r3, [r7, #14]
 8007da6:	3b01      	subs	r3, #1
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007dac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	dce9      	bgt.n	8007d88 <prvUnlockQueue+0x60>
 8007db4:	e000      	b.n	8007db8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007db6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	22ff      	movs	r2, #255	; 0xff
 8007dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007dc0:	f001 ff04 	bl	8009bcc <vPortExitCritical>
}
 8007dc4:	bf00      	nop
 8007dc6:	3710      	adds	r7, #16
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007dd4:	f001 feca 	bl	8009b6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d102      	bne.n	8007de6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007de0:	2301      	movs	r3, #1
 8007de2:	60fb      	str	r3, [r7, #12]
 8007de4:	e001      	b.n	8007dea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007de6:	2300      	movs	r3, #0
 8007de8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007dea:	f001 feef 	bl	8009bcc <vPortExitCritical>

	return xReturn;
 8007dee:	68fb      	ldr	r3, [r7, #12]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3710      	adds	r7, #16
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b084      	sub	sp, #16
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e00:	f001 feb4 	bl	8009b6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d102      	bne.n	8007e16 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e10:	2301      	movs	r3, #1
 8007e12:	60fb      	str	r3, [r7, #12]
 8007e14:	e001      	b.n	8007e1a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e16:	2300      	movs	r3, #0
 8007e18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e1a:	f001 fed7 	bl	8009bcc <vPortExitCritical>

	return xReturn;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e32:	2300      	movs	r3, #0
 8007e34:	60fb      	str	r3, [r7, #12]
 8007e36:	e014      	b.n	8007e62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e38:	4a0e      	ldr	r2, [pc, #56]	; (8007e74 <vQueueAddToRegistry+0x4c>)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d10b      	bne.n	8007e5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007e44:	490b      	ldr	r1, [pc, #44]	; (8007e74 <vQueueAddToRegistry+0x4c>)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	683a      	ldr	r2, [r7, #0]
 8007e4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007e4e:	4a09      	ldr	r2, [pc, #36]	; (8007e74 <vQueueAddToRegistry+0x4c>)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	00db      	lsls	r3, r3, #3
 8007e54:	4413      	add	r3, r2
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007e5a:	e006      	b.n	8007e6a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	60fb      	str	r3, [r7, #12]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2b07      	cmp	r3, #7
 8007e66:	d9e7      	bls.n	8007e38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007e68:	bf00      	nop
 8007e6a:	bf00      	nop
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bc80      	pop	{r7}
 8007e72:	4770      	bx	lr
 8007e74:	200010e0 	.word	0x200010e0

08007e78 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007e78:	b480      	push	{r7}
 8007e7a:	b085      	sub	sp, #20
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e80:	2300      	movs	r3, #0
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	e016      	b.n	8007eb4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007e86:	4a10      	ldr	r2, [pc, #64]	; (8007ec8 <vQueueUnregisterQueue+0x50>)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	00db      	lsls	r3, r3, #3
 8007e8c:	4413      	add	r3, r2
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d10b      	bne.n	8007eae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007e96:	4a0c      	ldr	r2, [pc, #48]	; (8007ec8 <vQueueUnregisterQueue+0x50>)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007ea0:	4a09      	ldr	r2, [pc, #36]	; (8007ec8 <vQueueUnregisterQueue+0x50>)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	00db      	lsls	r3, r3, #3
 8007ea6:	4413      	add	r3, r2
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	605a      	str	r2, [r3, #4]
				break;
 8007eac:	e006      	b.n	8007ebc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	60fb      	str	r3, [r7, #12]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2b07      	cmp	r3, #7
 8007eb8:	d9e5      	bls.n	8007e86 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007eba:	bf00      	nop
 8007ebc:	bf00      	nop
 8007ebe:	3714      	adds	r7, #20
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	200010e0 	.word	0x200010e0

08007ecc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b086      	sub	sp, #24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007edc:	f001 fe46 	bl	8009b6c <vPortEnterCritical>
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ee6:	b25b      	sxtb	r3, r3
 8007ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eec:	d103      	bne.n	8007ef6 <vQueueWaitForMessageRestricted+0x2a>
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007efc:	b25b      	sxtb	r3, r3
 8007efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f02:	d103      	bne.n	8007f0c <vQueueWaitForMessageRestricted+0x40>
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f0c:	f001 fe5e 	bl	8009bcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d106      	bne.n	8007f26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	3324      	adds	r3, #36	; 0x24
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	68b9      	ldr	r1, [r7, #8]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 fc43 	bl	80087ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007f26:	6978      	ldr	r0, [r7, #20]
 8007f28:	f7ff fefe 	bl	8007d28 <prvUnlockQueue>
	}
 8007f2c:	bf00      	nop
 8007f2e:	3718      	adds	r7, #24
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b08e      	sub	sp, #56	; 0x38
 8007f38:	af04      	add	r7, sp, #16
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
 8007f40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10a      	bne.n	8007f5e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4c:	f383 8811 	msr	BASEPRI, r3
 8007f50:	f3bf 8f6f 	isb	sy
 8007f54:	f3bf 8f4f 	dsb	sy
 8007f58:	623b      	str	r3, [r7, #32]
}
 8007f5a:	bf00      	nop
 8007f5c:	e7fe      	b.n	8007f5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d10a      	bne.n	8007f7a <xTaskCreateStatic+0x46>
	__asm volatile
 8007f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f68:	f383 8811 	msr	BASEPRI, r3
 8007f6c:	f3bf 8f6f 	isb	sy
 8007f70:	f3bf 8f4f 	dsb	sy
 8007f74:	61fb      	str	r3, [r7, #28]
}
 8007f76:	bf00      	nop
 8007f78:	e7fe      	b.n	8007f78 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007f7a:	235c      	movs	r3, #92	; 0x5c
 8007f7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	2b5c      	cmp	r3, #92	; 0x5c
 8007f82:	d00a      	beq.n	8007f9a <xTaskCreateStatic+0x66>
	__asm volatile
 8007f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f88:	f383 8811 	msr	BASEPRI, r3
 8007f8c:	f3bf 8f6f 	isb	sy
 8007f90:	f3bf 8f4f 	dsb	sy
 8007f94:	61bb      	str	r3, [r7, #24]
}
 8007f96:	bf00      	nop
 8007f98:	e7fe      	b.n	8007f98 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d01e      	beq.n	8007fde <xTaskCreateStatic+0xaa>
 8007fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d01b      	beq.n	8007fde <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007fae:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007fb8:	2300      	movs	r3, #0
 8007fba:	9303      	str	r3, [sp, #12]
 8007fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fbe:	9302      	str	r3, [sp, #8]
 8007fc0:	f107 0314 	add.w	r3, r7, #20
 8007fc4:	9301      	str	r3, [sp, #4]
 8007fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	68b9      	ldr	r1, [r7, #8]
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 f850 	bl	8008076 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fd6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007fd8:	f000 f8d4 	bl	8008184 <prvAddNewTaskToReadyList>
 8007fdc:	e001      	b.n	8007fe2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007fe2:	697b      	ldr	r3, [r7, #20]
	}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3728      	adds	r7, #40	; 0x28
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08c      	sub	sp, #48	; 0x30
 8007ff0:	af04      	add	r7, sp, #16
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	603b      	str	r3, [r7, #0]
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ffc:	88fb      	ldrh	r3, [r7, #6]
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4618      	mov	r0, r3
 8008002:	f001 feb3 	bl	8009d6c <pvPortMalloc>
 8008006:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00e      	beq.n	800802c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800800e:	205c      	movs	r0, #92	; 0x5c
 8008010:	f001 feac 	bl	8009d6c <pvPortMalloc>
 8008014:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008016:	69fb      	ldr	r3, [r7, #28]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d003      	beq.n	8008024 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	631a      	str	r2, [r3, #48]	; 0x30
 8008022:	e005      	b.n	8008030 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008024:	6978      	ldr	r0, [r7, #20]
 8008026:	f001 feb3 	bl	8009d90 <vPortFree>
 800802a:	e001      	b.n	8008030 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800802c:	2300      	movs	r3, #0
 800802e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d017      	beq.n	8008066 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	2200      	movs	r2, #0
 800803a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800803e:	88fa      	ldrh	r2, [r7, #6]
 8008040:	2300      	movs	r3, #0
 8008042:	9303      	str	r3, [sp, #12]
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	9302      	str	r3, [sp, #8]
 8008048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804a:	9301      	str	r3, [sp, #4]
 800804c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	68b9      	ldr	r1, [r7, #8]
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	f000 f80e 	bl	8008076 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800805a:	69f8      	ldr	r0, [r7, #28]
 800805c:	f000 f892 	bl	8008184 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008060:	2301      	movs	r3, #1
 8008062:	61bb      	str	r3, [r7, #24]
 8008064:	e002      	b.n	800806c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008066:	f04f 33ff 	mov.w	r3, #4294967295
 800806a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800806c:	69bb      	ldr	r3, [r7, #24]
	}
 800806e:	4618      	mov	r0, r3
 8008070:	3720      	adds	r7, #32
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b088      	sub	sp, #32
 800807a:	af00      	add	r7, sp, #0
 800807c:	60f8      	str	r0, [r7, #12]
 800807e:	60b9      	str	r1, [r7, #8]
 8008080:	607a      	str	r2, [r7, #4]
 8008082:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008086:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	461a      	mov	r2, r3
 800808e:	21a5      	movs	r1, #165	; 0xa5
 8008090:	f001 fed8 	bl	8009e44 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800809e:	3b01      	subs	r3, #1
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	4413      	add	r3, r2
 80080a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	f023 0307 	bic.w	r3, r3, #7
 80080ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	f003 0307 	and.w	r3, r3, #7
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00a      	beq.n	80080ce <prvInitialiseNewTask+0x58>
	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	617b      	str	r3, [r7, #20]
}
 80080ca:	bf00      	nop
 80080cc:	e7fe      	b.n	80080cc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080ce:	2300      	movs	r3, #0
 80080d0:	61fb      	str	r3, [r7, #28]
 80080d2:	e012      	b.n	80080fa <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80080d4:	68ba      	ldr	r2, [r7, #8]
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	4413      	add	r3, r2
 80080da:	7819      	ldrb	r1, [r3, #0]
 80080dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	4413      	add	r3, r2
 80080e2:	3334      	adds	r3, #52	; 0x34
 80080e4:	460a      	mov	r2, r1
 80080e6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	4413      	add	r3, r2
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d006      	beq.n	8008102 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	3301      	adds	r3, #1
 80080f8:	61fb      	str	r3, [r7, #28]
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	2b0f      	cmp	r3, #15
 80080fe:	d9e9      	bls.n	80080d4 <prvInitialiseNewTask+0x5e>
 8008100:	e000      	b.n	8008104 <prvInitialiseNewTask+0x8e>
		{
			break;
 8008102:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008106:	2200      	movs	r2, #0
 8008108:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800810c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810e:	2b37      	cmp	r3, #55	; 0x37
 8008110:	d901      	bls.n	8008116 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008112:	2337      	movs	r3, #55	; 0x37
 8008114:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800811a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800811c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800811e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008120:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008124:	2200      	movs	r2, #0
 8008126:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800812a:	3304      	adds	r3, #4
 800812c:	4618      	mov	r0, r3
 800812e:	f7fe fef4 	bl	8006f1a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008134:	3318      	adds	r3, #24
 8008136:	4618      	mov	r0, r3
 8008138:	f7fe feef 	bl	8006f1a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008140:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008144:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800814c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008150:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008154:	2200      	movs	r2, #0
 8008156:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800815a:	2200      	movs	r2, #0
 800815c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	68f9      	ldr	r1, [r7, #12]
 8008164:	69b8      	ldr	r0, [r7, #24]
 8008166:	f001 fc13 	bl	8009990 <pxPortInitialiseStack>
 800816a:	4602      	mov	r2, r0
 800816c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800816e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800817a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800817c:	bf00      	nop
 800817e:	3720      	adds	r7, #32
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800818c:	f001 fcee 	bl	8009b6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008190:	4b2d      	ldr	r3, [pc, #180]	; (8008248 <prvAddNewTaskToReadyList+0xc4>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	3301      	adds	r3, #1
 8008196:	4a2c      	ldr	r2, [pc, #176]	; (8008248 <prvAddNewTaskToReadyList+0xc4>)
 8008198:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800819a:	4b2c      	ldr	r3, [pc, #176]	; (800824c <prvAddNewTaskToReadyList+0xc8>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d109      	bne.n	80081b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80081a2:	4a2a      	ldr	r2, [pc, #168]	; (800824c <prvAddNewTaskToReadyList+0xc8>)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80081a8:	4b27      	ldr	r3, [pc, #156]	; (8008248 <prvAddNewTaskToReadyList+0xc4>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d110      	bne.n	80081d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80081b0:	f000 fc28 	bl	8008a04 <prvInitialiseTaskLists>
 80081b4:	e00d      	b.n	80081d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80081b6:	4b26      	ldr	r3, [pc, #152]	; (8008250 <prvAddNewTaskToReadyList+0xcc>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d109      	bne.n	80081d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081be:	4b23      	ldr	r3, [pc, #140]	; (800824c <prvAddNewTaskToReadyList+0xc8>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d802      	bhi.n	80081d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80081cc:	4a1f      	ldr	r2, [pc, #124]	; (800824c <prvAddNewTaskToReadyList+0xc8>)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80081d2:	4b20      	ldr	r3, [pc, #128]	; (8008254 <prvAddNewTaskToReadyList+0xd0>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3301      	adds	r3, #1
 80081d8:	4a1e      	ldr	r2, [pc, #120]	; (8008254 <prvAddNewTaskToReadyList+0xd0>)
 80081da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80081dc:	4b1d      	ldr	r3, [pc, #116]	; (8008254 <prvAddNewTaskToReadyList+0xd0>)
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e8:	4b1b      	ldr	r3, [pc, #108]	; (8008258 <prvAddNewTaskToReadyList+0xd4>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d903      	bls.n	80081f8 <prvAddNewTaskToReadyList+0x74>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f4:	4a18      	ldr	r2, [pc, #96]	; (8008258 <prvAddNewTaskToReadyList+0xd4>)
 80081f6:	6013      	str	r3, [r2, #0]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081fc:	4613      	mov	r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4413      	add	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	4a15      	ldr	r2, [pc, #84]	; (800825c <prvAddNewTaskToReadyList+0xd8>)
 8008206:	441a      	add	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	3304      	adds	r3, #4
 800820c:	4619      	mov	r1, r3
 800820e:	4610      	mov	r0, r2
 8008210:	f7fe fe8f 	bl	8006f32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008214:	f001 fcda 	bl	8009bcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008218:	4b0d      	ldr	r3, [pc, #52]	; (8008250 <prvAddNewTaskToReadyList+0xcc>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00e      	beq.n	800823e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008220:	4b0a      	ldr	r3, [pc, #40]	; (800824c <prvAddNewTaskToReadyList+0xc8>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800822a:	429a      	cmp	r2, r3
 800822c:	d207      	bcs.n	800823e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800822e:	4b0c      	ldr	r3, [pc, #48]	; (8008260 <prvAddNewTaskToReadyList+0xdc>)
 8008230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008234:	601a      	str	r2, [r3, #0]
 8008236:	f3bf 8f4f 	dsb	sy
 800823a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800823e:	bf00      	nop
 8008240:	3708      	adds	r7, #8
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	20000c7c 	.word	0x20000c7c
 800824c:	200007a8 	.word	0x200007a8
 8008250:	20000c88 	.word	0x20000c88
 8008254:	20000c98 	.word	0x20000c98
 8008258:	20000c84 	.word	0x20000c84
 800825c:	200007ac 	.word	0x200007ac
 8008260:	e000ed04 	.word	0xe000ed04

08008264 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800826c:	2300      	movs	r3, #0
 800826e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d017      	beq.n	80082a6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008276:	4b13      	ldr	r3, [pc, #76]	; (80082c4 <vTaskDelay+0x60>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00a      	beq.n	8008294 <vTaskDelay+0x30>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	60bb      	str	r3, [r7, #8]
}
 8008290:	bf00      	nop
 8008292:	e7fe      	b.n	8008292 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008294:	f000 f880 	bl	8008398 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008298:	2100      	movs	r1, #0
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 ffbe 	bl	800921c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80082a0:	f000 f888 	bl	80083b4 <xTaskResumeAll>
 80082a4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d107      	bne.n	80082bc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80082ac:	4b06      	ldr	r3, [pc, #24]	; (80082c8 <vTaskDelay+0x64>)
 80082ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082b2:	601a      	str	r2, [r3, #0]
 80082b4:	f3bf 8f4f 	dsb	sy
 80082b8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082bc:	bf00      	nop
 80082be:	3710      	adds	r7, #16
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	20000ca4 	.word	0x20000ca4
 80082c8:	e000ed04 	.word	0xe000ed04

080082cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08a      	sub	sp, #40	; 0x28
 80082d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80082d2:	2300      	movs	r3, #0
 80082d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80082d6:	2300      	movs	r3, #0
 80082d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80082da:	463a      	mov	r2, r7
 80082dc:	1d39      	adds	r1, r7, #4
 80082de:	f107 0308 	add.w	r3, r7, #8
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7fe fdc8 	bl	8006e78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80082e8:	6839      	ldr	r1, [r7, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	9202      	str	r2, [sp, #8]
 80082f0:	9301      	str	r3, [sp, #4]
 80082f2:	2300      	movs	r3, #0
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	2300      	movs	r3, #0
 80082f8:	460a      	mov	r2, r1
 80082fa:	4921      	ldr	r1, [pc, #132]	; (8008380 <vTaskStartScheduler+0xb4>)
 80082fc:	4821      	ldr	r0, [pc, #132]	; (8008384 <vTaskStartScheduler+0xb8>)
 80082fe:	f7ff fe19 	bl	8007f34 <xTaskCreateStatic>
 8008302:	4603      	mov	r3, r0
 8008304:	4a20      	ldr	r2, [pc, #128]	; (8008388 <vTaskStartScheduler+0xbc>)
 8008306:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008308:	4b1f      	ldr	r3, [pc, #124]	; (8008388 <vTaskStartScheduler+0xbc>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d002      	beq.n	8008316 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008310:	2301      	movs	r3, #1
 8008312:	617b      	str	r3, [r7, #20]
 8008314:	e001      	b.n	800831a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008316:	2300      	movs	r3, #0
 8008318:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d102      	bne.n	8008326 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008320:	f000 ffd0 	bl	80092c4 <xTimerCreateTimerTask>
 8008324:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	2b01      	cmp	r3, #1
 800832a:	d116      	bne.n	800835a <vTaskStartScheduler+0x8e>
	__asm volatile
 800832c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008330:	f383 8811 	msr	BASEPRI, r3
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	613b      	str	r3, [r7, #16]
}
 800833e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008340:	4b12      	ldr	r3, [pc, #72]	; (800838c <vTaskStartScheduler+0xc0>)
 8008342:	f04f 32ff 	mov.w	r2, #4294967295
 8008346:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008348:	4b11      	ldr	r3, [pc, #68]	; (8008390 <vTaskStartScheduler+0xc4>)
 800834a:	2201      	movs	r2, #1
 800834c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800834e:	4b11      	ldr	r3, [pc, #68]	; (8008394 <vTaskStartScheduler+0xc8>)
 8008350:	2200      	movs	r2, #0
 8008352:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008354:	f001 fb98 	bl	8009a88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008358:	e00e      	b.n	8008378 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008360:	d10a      	bne.n	8008378 <vTaskStartScheduler+0xac>
	__asm volatile
 8008362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008366:	f383 8811 	msr	BASEPRI, r3
 800836a:	f3bf 8f6f 	isb	sy
 800836e:	f3bf 8f4f 	dsb	sy
 8008372:	60fb      	str	r3, [r7, #12]
}
 8008374:	bf00      	nop
 8008376:	e7fe      	b.n	8008376 <vTaskStartScheduler+0xaa>
}
 8008378:	bf00      	nop
 800837a:	3718      	adds	r7, #24
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	0800a784 	.word	0x0800a784
 8008384:	080089d5 	.word	0x080089d5
 8008388:	20000ca0 	.word	0x20000ca0
 800838c:	20000c9c 	.word	0x20000c9c
 8008390:	20000c88 	.word	0x20000c88
 8008394:	20000c80 	.word	0x20000c80

08008398 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008398:	b480      	push	{r7}
 800839a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800839c:	4b04      	ldr	r3, [pc, #16]	; (80083b0 <vTaskSuspendAll+0x18>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	3301      	adds	r3, #1
 80083a2:	4a03      	ldr	r2, [pc, #12]	; (80083b0 <vTaskSuspendAll+0x18>)
 80083a4:	6013      	str	r3, [r2, #0]
}
 80083a6:	bf00      	nop
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bc80      	pop	{r7}
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	20000ca4 	.word	0x20000ca4

080083b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80083ba:	2300      	movs	r3, #0
 80083bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80083be:	2300      	movs	r3, #0
 80083c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80083c2:	4b42      	ldr	r3, [pc, #264]	; (80084cc <xTaskResumeAll+0x118>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d10a      	bne.n	80083e0 <xTaskResumeAll+0x2c>
	__asm volatile
 80083ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ce:	f383 8811 	msr	BASEPRI, r3
 80083d2:	f3bf 8f6f 	isb	sy
 80083d6:	f3bf 8f4f 	dsb	sy
 80083da:	603b      	str	r3, [r7, #0]
}
 80083dc:	bf00      	nop
 80083de:	e7fe      	b.n	80083de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80083e0:	f001 fbc4 	bl	8009b6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80083e4:	4b39      	ldr	r3, [pc, #228]	; (80084cc <xTaskResumeAll+0x118>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	4a38      	ldr	r2, [pc, #224]	; (80084cc <xTaskResumeAll+0x118>)
 80083ec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083ee:	4b37      	ldr	r3, [pc, #220]	; (80084cc <xTaskResumeAll+0x118>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d162      	bne.n	80084bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80083f6:	4b36      	ldr	r3, [pc, #216]	; (80084d0 <xTaskResumeAll+0x11c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d05e      	beq.n	80084bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083fe:	e02f      	b.n	8008460 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008400:	4b34      	ldr	r3, [pc, #208]	; (80084d4 <xTaskResumeAll+0x120>)
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3318      	adds	r3, #24
 800840c:	4618      	mov	r0, r3
 800840e:	f7fe fdeb 	bl	8006fe8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	3304      	adds	r3, #4
 8008416:	4618      	mov	r0, r3
 8008418:	f7fe fde6 	bl	8006fe8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008420:	4b2d      	ldr	r3, [pc, #180]	; (80084d8 <xTaskResumeAll+0x124>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	429a      	cmp	r2, r3
 8008426:	d903      	bls.n	8008430 <xTaskResumeAll+0x7c>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800842c:	4a2a      	ldr	r2, [pc, #168]	; (80084d8 <xTaskResumeAll+0x124>)
 800842e:	6013      	str	r3, [r2, #0]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008434:	4613      	mov	r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	4413      	add	r3, r2
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	4a27      	ldr	r2, [pc, #156]	; (80084dc <xTaskResumeAll+0x128>)
 800843e:	441a      	add	r2, r3
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	3304      	adds	r3, #4
 8008444:	4619      	mov	r1, r3
 8008446:	4610      	mov	r0, r2
 8008448:	f7fe fd73 	bl	8006f32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008450:	4b23      	ldr	r3, [pc, #140]	; (80084e0 <xTaskResumeAll+0x12c>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008456:	429a      	cmp	r2, r3
 8008458:	d302      	bcc.n	8008460 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800845a:	4b22      	ldr	r3, [pc, #136]	; (80084e4 <xTaskResumeAll+0x130>)
 800845c:	2201      	movs	r2, #1
 800845e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008460:	4b1c      	ldr	r3, [pc, #112]	; (80084d4 <xTaskResumeAll+0x120>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1cb      	bne.n	8008400 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d001      	beq.n	8008472 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800846e:	f000 fb67 	bl	8008b40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008472:	4b1d      	ldr	r3, [pc, #116]	; (80084e8 <xTaskResumeAll+0x134>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d010      	beq.n	80084a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800847e:	f000 f857 	bl	8008530 <xTaskIncrementTick>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d002      	beq.n	800848e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008488:	4b16      	ldr	r3, [pc, #88]	; (80084e4 <xTaskResumeAll+0x130>)
 800848a:	2201      	movs	r2, #1
 800848c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	3b01      	subs	r3, #1
 8008492:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1f1      	bne.n	800847e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800849a:	4b13      	ldr	r3, [pc, #76]	; (80084e8 <xTaskResumeAll+0x134>)
 800849c:	2200      	movs	r2, #0
 800849e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80084a0:	4b10      	ldr	r3, [pc, #64]	; (80084e4 <xTaskResumeAll+0x130>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d009      	beq.n	80084bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80084a8:	2301      	movs	r3, #1
 80084aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80084ac:	4b0f      	ldr	r3, [pc, #60]	; (80084ec <xTaskResumeAll+0x138>)
 80084ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084b2:	601a      	str	r2, [r3, #0]
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084bc:	f001 fb86 	bl	8009bcc <vPortExitCritical>

	return xAlreadyYielded;
 80084c0:	68bb      	ldr	r3, [r7, #8]
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	20000ca4 	.word	0x20000ca4
 80084d0:	20000c7c 	.word	0x20000c7c
 80084d4:	20000c3c 	.word	0x20000c3c
 80084d8:	20000c84 	.word	0x20000c84
 80084dc:	200007ac 	.word	0x200007ac
 80084e0:	200007a8 	.word	0x200007a8
 80084e4:	20000c90 	.word	0x20000c90
 80084e8:	20000c8c 	.word	0x20000c8c
 80084ec:	e000ed04 	.word	0xe000ed04

080084f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80084f6:	4b04      	ldr	r3, [pc, #16]	; (8008508 <xTaskGetTickCount+0x18>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80084fc:	687b      	ldr	r3, [r7, #4]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	370c      	adds	r7, #12
 8008502:	46bd      	mov	sp, r7
 8008504:	bc80      	pop	{r7}
 8008506:	4770      	bx	lr
 8008508:	20000c80 	.word	0x20000c80

0800850c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008512:	f001 fbed 	bl	8009cf0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008516:	2300      	movs	r3, #0
 8008518:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800851a:	4b04      	ldr	r3, [pc, #16]	; (800852c <xTaskGetTickCountFromISR+0x20>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008520:	683b      	ldr	r3, [r7, #0]
}
 8008522:	4618      	mov	r0, r3
 8008524:	3708      	adds	r7, #8
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20000c80 	.word	0x20000c80

08008530 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008536:	2300      	movs	r3, #0
 8008538:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800853a:	4b51      	ldr	r3, [pc, #324]	; (8008680 <xTaskIncrementTick+0x150>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	f040 808e 	bne.w	8008660 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008544:	4b4f      	ldr	r3, [pc, #316]	; (8008684 <xTaskIncrementTick+0x154>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3301      	adds	r3, #1
 800854a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800854c:	4a4d      	ldr	r2, [pc, #308]	; (8008684 <xTaskIncrementTick+0x154>)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d120      	bne.n	800859a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008558:	4b4b      	ldr	r3, [pc, #300]	; (8008688 <xTaskIncrementTick+0x158>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00a      	beq.n	8008578 <xTaskIncrementTick+0x48>
	__asm volatile
 8008562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008566:	f383 8811 	msr	BASEPRI, r3
 800856a:	f3bf 8f6f 	isb	sy
 800856e:	f3bf 8f4f 	dsb	sy
 8008572:	603b      	str	r3, [r7, #0]
}
 8008574:	bf00      	nop
 8008576:	e7fe      	b.n	8008576 <xTaskIncrementTick+0x46>
 8008578:	4b43      	ldr	r3, [pc, #268]	; (8008688 <xTaskIncrementTick+0x158>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	60fb      	str	r3, [r7, #12]
 800857e:	4b43      	ldr	r3, [pc, #268]	; (800868c <xTaskIncrementTick+0x15c>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a41      	ldr	r2, [pc, #260]	; (8008688 <xTaskIncrementTick+0x158>)
 8008584:	6013      	str	r3, [r2, #0]
 8008586:	4a41      	ldr	r2, [pc, #260]	; (800868c <xTaskIncrementTick+0x15c>)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6013      	str	r3, [r2, #0]
 800858c:	4b40      	ldr	r3, [pc, #256]	; (8008690 <xTaskIncrementTick+0x160>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	3301      	adds	r3, #1
 8008592:	4a3f      	ldr	r2, [pc, #252]	; (8008690 <xTaskIncrementTick+0x160>)
 8008594:	6013      	str	r3, [r2, #0]
 8008596:	f000 fad3 	bl	8008b40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800859a:	4b3e      	ldr	r3, [pc, #248]	; (8008694 <xTaskIncrementTick+0x164>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d34e      	bcc.n	8008642 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085a4:	4b38      	ldr	r3, [pc, #224]	; (8008688 <xTaskIncrementTick+0x158>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d101      	bne.n	80085b2 <xTaskIncrementTick+0x82>
 80085ae:	2301      	movs	r3, #1
 80085b0:	e000      	b.n	80085b4 <xTaskIncrementTick+0x84>
 80085b2:	2300      	movs	r3, #0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d004      	beq.n	80085c2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085b8:	4b36      	ldr	r3, [pc, #216]	; (8008694 <xTaskIncrementTick+0x164>)
 80085ba:	f04f 32ff 	mov.w	r2, #4294967295
 80085be:	601a      	str	r2, [r3, #0]
					break;
 80085c0:	e03f      	b.n	8008642 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80085c2:	4b31      	ldr	r3, [pc, #196]	; (8008688 <xTaskIncrementTick+0x158>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d203      	bcs.n	80085e2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085da:	4a2e      	ldr	r2, [pc, #184]	; (8008694 <xTaskIncrementTick+0x164>)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6013      	str	r3, [r2, #0]
						break;
 80085e0:	e02f      	b.n	8008642 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7fe fcfe 	bl	8006fe8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d004      	beq.n	80085fe <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	3318      	adds	r3, #24
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe fcf5 	bl	8006fe8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008602:	4b25      	ldr	r3, [pc, #148]	; (8008698 <xTaskIncrementTick+0x168>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	429a      	cmp	r2, r3
 8008608:	d903      	bls.n	8008612 <xTaskIncrementTick+0xe2>
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860e:	4a22      	ldr	r2, [pc, #136]	; (8008698 <xTaskIncrementTick+0x168>)
 8008610:	6013      	str	r3, [r2, #0]
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008616:	4613      	mov	r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	4413      	add	r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4a1f      	ldr	r2, [pc, #124]	; (800869c <xTaskIncrementTick+0x16c>)
 8008620:	441a      	add	r2, r3
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	3304      	adds	r3, #4
 8008626:	4619      	mov	r1, r3
 8008628:	4610      	mov	r0, r2
 800862a:	f7fe fc82 	bl	8006f32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008632:	4b1b      	ldr	r3, [pc, #108]	; (80086a0 <xTaskIncrementTick+0x170>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008638:	429a      	cmp	r2, r3
 800863a:	d3b3      	bcc.n	80085a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800863c:	2301      	movs	r3, #1
 800863e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008640:	e7b0      	b.n	80085a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008642:	4b17      	ldr	r3, [pc, #92]	; (80086a0 <xTaskIncrementTick+0x170>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008648:	4914      	ldr	r1, [pc, #80]	; (800869c <xTaskIncrementTick+0x16c>)
 800864a:	4613      	mov	r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	440b      	add	r3, r1
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d907      	bls.n	800866a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800865a:	2301      	movs	r3, #1
 800865c:	617b      	str	r3, [r7, #20]
 800865e:	e004      	b.n	800866a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008660:	4b10      	ldr	r3, [pc, #64]	; (80086a4 <xTaskIncrementTick+0x174>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3301      	adds	r3, #1
 8008666:	4a0f      	ldr	r2, [pc, #60]	; (80086a4 <xTaskIncrementTick+0x174>)
 8008668:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800866a:	4b0f      	ldr	r3, [pc, #60]	; (80086a8 <xTaskIncrementTick+0x178>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d001      	beq.n	8008676 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8008672:	2301      	movs	r3, #1
 8008674:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008676:	697b      	ldr	r3, [r7, #20]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	20000ca4 	.word	0x20000ca4
 8008684:	20000c80 	.word	0x20000c80
 8008688:	20000c34 	.word	0x20000c34
 800868c:	20000c38 	.word	0x20000c38
 8008690:	20000c94 	.word	0x20000c94
 8008694:	20000c9c 	.word	0x20000c9c
 8008698:	20000c84 	.word	0x20000c84
 800869c:	200007ac 	.word	0x200007ac
 80086a0:	200007a8 	.word	0x200007a8
 80086a4:	20000c8c 	.word	0x20000c8c
 80086a8:	20000c90 	.word	0x20000c90

080086ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80086b2:	4b27      	ldr	r3, [pc, #156]	; (8008750 <vTaskSwitchContext+0xa4>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d003      	beq.n	80086c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80086ba:	4b26      	ldr	r3, [pc, #152]	; (8008754 <vTaskSwitchContext+0xa8>)
 80086bc:	2201      	movs	r2, #1
 80086be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80086c0:	e041      	b.n	8008746 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80086c2:	4b24      	ldr	r3, [pc, #144]	; (8008754 <vTaskSwitchContext+0xa8>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80086c8:	4b23      	ldr	r3, [pc, #140]	; (8008758 <vTaskSwitchContext+0xac>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	60fb      	str	r3, [r7, #12]
 80086ce:	e010      	b.n	80086f2 <vTaskSwitchContext+0x46>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d10a      	bne.n	80086ec <vTaskSwitchContext+0x40>
	__asm volatile
 80086d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086da:	f383 8811 	msr	BASEPRI, r3
 80086de:	f3bf 8f6f 	isb	sy
 80086e2:	f3bf 8f4f 	dsb	sy
 80086e6:	607b      	str	r3, [r7, #4]
}
 80086e8:	bf00      	nop
 80086ea:	e7fe      	b.n	80086ea <vTaskSwitchContext+0x3e>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	3b01      	subs	r3, #1
 80086f0:	60fb      	str	r3, [r7, #12]
 80086f2:	491a      	ldr	r1, [pc, #104]	; (800875c <vTaskSwitchContext+0xb0>)
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	4613      	mov	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	440b      	add	r3, r1
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d0e4      	beq.n	80086d0 <vTaskSwitchContext+0x24>
 8008706:	68fa      	ldr	r2, [r7, #12]
 8008708:	4613      	mov	r3, r2
 800870a:	009b      	lsls	r3, r3, #2
 800870c:	4413      	add	r3, r2
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4a12      	ldr	r2, [pc, #72]	; (800875c <vTaskSwitchContext+0xb0>)
 8008712:	4413      	add	r3, r2
 8008714:	60bb      	str	r3, [r7, #8]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	605a      	str	r2, [r3, #4]
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	685a      	ldr	r2, [r3, #4]
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	3308      	adds	r3, #8
 8008728:	429a      	cmp	r2, r3
 800872a:	d104      	bne.n	8008736 <vTaskSwitchContext+0x8a>
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	685a      	ldr	r2, [r3, #4]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	605a      	str	r2, [r3, #4]
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	4a08      	ldr	r2, [pc, #32]	; (8008760 <vTaskSwitchContext+0xb4>)
 800873e:	6013      	str	r3, [r2, #0]
 8008740:	4a05      	ldr	r2, [pc, #20]	; (8008758 <vTaskSwitchContext+0xac>)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6013      	str	r3, [r2, #0]
}
 8008746:	bf00      	nop
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	bc80      	pop	{r7}
 800874e:	4770      	bx	lr
 8008750:	20000ca4 	.word	0x20000ca4
 8008754:	20000c90 	.word	0x20000c90
 8008758:	20000c84 	.word	0x20000c84
 800875c:	200007ac 	.word	0x200007ac
 8008760:	200007a8 	.word	0x200007a8

08008764 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d10a      	bne.n	800878a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008778:	f383 8811 	msr	BASEPRI, r3
 800877c:	f3bf 8f6f 	isb	sy
 8008780:	f3bf 8f4f 	dsb	sy
 8008784:	60fb      	str	r3, [r7, #12]
}
 8008786:	bf00      	nop
 8008788:	e7fe      	b.n	8008788 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800878a:	4b07      	ldr	r3, [pc, #28]	; (80087a8 <vTaskPlaceOnEventList+0x44>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	3318      	adds	r3, #24
 8008790:	4619      	mov	r1, r3
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f7fe fbf0 	bl	8006f78 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008798:	2101      	movs	r1, #1
 800879a:	6838      	ldr	r0, [r7, #0]
 800879c:	f000 fd3e 	bl	800921c <prvAddCurrentTaskToDelayedList>
}
 80087a0:	bf00      	nop
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}
 80087a8:	200007a8 	.word	0x200007a8

080087ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b086      	sub	sp, #24
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d10a      	bne.n	80087d4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	617b      	str	r3, [r7, #20]
}
 80087d0:	bf00      	nop
 80087d2:	e7fe      	b.n	80087d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80087d4:	4b0a      	ldr	r3, [pc, #40]	; (8008800 <vTaskPlaceOnEventListRestricted+0x54>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3318      	adds	r3, #24
 80087da:	4619      	mov	r1, r3
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f7fe fba8 	bl	8006f32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d002      	beq.n	80087ee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80087e8:	f04f 33ff 	mov.w	r3, #4294967295
 80087ec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80087ee:	6879      	ldr	r1, [r7, #4]
 80087f0:	68b8      	ldr	r0, [r7, #8]
 80087f2:	f000 fd13 	bl	800921c <prvAddCurrentTaskToDelayedList>
	}
 80087f6:	bf00      	nop
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	200007a8 	.word	0x200007a8

08008804 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68db      	ldr	r3, [r3, #12]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10a      	bne.n	8008830 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800881a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800881e:	f383 8811 	msr	BASEPRI, r3
 8008822:	f3bf 8f6f 	isb	sy
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	60fb      	str	r3, [r7, #12]
}
 800882c:	bf00      	nop
 800882e:	e7fe      	b.n	800882e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	3318      	adds	r3, #24
 8008834:	4618      	mov	r0, r3
 8008836:	f7fe fbd7 	bl	8006fe8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800883a:	4b1e      	ldr	r3, [pc, #120]	; (80088b4 <xTaskRemoveFromEventList+0xb0>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d11d      	bne.n	800887e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	3304      	adds	r3, #4
 8008846:	4618      	mov	r0, r3
 8008848:	f7fe fbce 	bl	8006fe8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008850:	4b19      	ldr	r3, [pc, #100]	; (80088b8 <xTaskRemoveFromEventList+0xb4>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	429a      	cmp	r2, r3
 8008856:	d903      	bls.n	8008860 <xTaskRemoveFromEventList+0x5c>
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800885c:	4a16      	ldr	r2, [pc, #88]	; (80088b8 <xTaskRemoveFromEventList+0xb4>)
 800885e:	6013      	str	r3, [r2, #0]
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008864:	4613      	mov	r3, r2
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	4413      	add	r3, r2
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	4a13      	ldr	r2, [pc, #76]	; (80088bc <xTaskRemoveFromEventList+0xb8>)
 800886e:	441a      	add	r2, r3
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	3304      	adds	r3, #4
 8008874:	4619      	mov	r1, r3
 8008876:	4610      	mov	r0, r2
 8008878:	f7fe fb5b 	bl	8006f32 <vListInsertEnd>
 800887c:	e005      	b.n	800888a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	3318      	adds	r3, #24
 8008882:	4619      	mov	r1, r3
 8008884:	480e      	ldr	r0, [pc, #56]	; (80088c0 <xTaskRemoveFromEventList+0xbc>)
 8008886:	f7fe fb54 	bl	8006f32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800888e:	4b0d      	ldr	r3, [pc, #52]	; (80088c4 <xTaskRemoveFromEventList+0xc0>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008894:	429a      	cmp	r2, r3
 8008896:	d905      	bls.n	80088a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008898:	2301      	movs	r3, #1
 800889a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800889c:	4b0a      	ldr	r3, [pc, #40]	; (80088c8 <xTaskRemoveFromEventList+0xc4>)
 800889e:	2201      	movs	r2, #1
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	e001      	b.n	80088a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80088a4:	2300      	movs	r3, #0
 80088a6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80088a8:	697b      	ldr	r3, [r7, #20]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20000ca4 	.word	0x20000ca4
 80088b8:	20000c84 	.word	0x20000c84
 80088bc:	200007ac 	.word	0x200007ac
 80088c0:	20000c3c 	.word	0x20000c3c
 80088c4:	200007a8 	.word	0x200007a8
 80088c8:	20000c90 	.word	0x20000c90

080088cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80088d4:	4b06      	ldr	r3, [pc, #24]	; (80088f0 <vTaskInternalSetTimeOutState+0x24>)
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80088dc:	4b05      	ldr	r3, [pc, #20]	; (80088f4 <vTaskInternalSetTimeOutState+0x28>)
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	605a      	str	r2, [r3, #4]
}
 80088e4:	bf00      	nop
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bc80      	pop	{r7}
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	20000c94 	.word	0x20000c94
 80088f4:	20000c80 	.word	0x20000c80

080088f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b088      	sub	sp, #32
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d10a      	bne.n	800891e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890c:	f383 8811 	msr	BASEPRI, r3
 8008910:	f3bf 8f6f 	isb	sy
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	613b      	str	r3, [r7, #16]
}
 800891a:	bf00      	nop
 800891c:	e7fe      	b.n	800891c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10a      	bne.n	800893a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	60fb      	str	r3, [r7, #12]
}
 8008936:	bf00      	nop
 8008938:	e7fe      	b.n	8008938 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800893a:	f001 f917 	bl	8009b6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800893e:	4b1d      	ldr	r3, [pc, #116]	; (80089b4 <xTaskCheckForTimeOut+0xbc>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	69ba      	ldr	r2, [r7, #24]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008956:	d102      	bne.n	800895e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008958:	2300      	movs	r3, #0
 800895a:	61fb      	str	r3, [r7, #28]
 800895c:	e023      	b.n	80089a6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	4b15      	ldr	r3, [pc, #84]	; (80089b8 <xTaskCheckForTimeOut+0xc0>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	429a      	cmp	r2, r3
 8008968:	d007      	beq.n	800897a <xTaskCheckForTimeOut+0x82>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	69ba      	ldr	r2, [r7, #24]
 8008970:	429a      	cmp	r2, r3
 8008972:	d302      	bcc.n	800897a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008974:	2301      	movs	r3, #1
 8008976:	61fb      	str	r3, [r7, #28]
 8008978:	e015      	b.n	80089a6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	697a      	ldr	r2, [r7, #20]
 8008980:	429a      	cmp	r2, r3
 8008982:	d20b      	bcs.n	800899c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	1ad2      	subs	r2, r2, r3
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f7ff ff9b 	bl	80088cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008996:	2300      	movs	r3, #0
 8008998:	61fb      	str	r3, [r7, #28]
 800899a:	e004      	b.n	80089a6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2200      	movs	r2, #0
 80089a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80089a2:	2301      	movs	r3, #1
 80089a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80089a6:	f001 f911 	bl	8009bcc <vPortExitCritical>

	return xReturn;
 80089aa:	69fb      	ldr	r3, [r7, #28]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3720      	adds	r7, #32
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	20000c80 	.word	0x20000c80
 80089b8:	20000c94 	.word	0x20000c94

080089bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80089bc:	b480      	push	{r7}
 80089be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80089c0:	4b03      	ldr	r3, [pc, #12]	; (80089d0 <vTaskMissedYield+0x14>)
 80089c2:	2201      	movs	r2, #1
 80089c4:	601a      	str	r2, [r3, #0]
}
 80089c6:	bf00      	nop
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bc80      	pop	{r7}
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	20000c90 	.word	0x20000c90

080089d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b082      	sub	sp, #8
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089dc:	f000 f852 	bl	8008a84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089e0:	4b06      	ldr	r3, [pc, #24]	; (80089fc <prvIdleTask+0x28>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d9f9      	bls.n	80089dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80089e8:	4b05      	ldr	r3, [pc, #20]	; (8008a00 <prvIdleTask+0x2c>)
 80089ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089ee:	601a      	str	r2, [r3, #0]
 80089f0:	f3bf 8f4f 	dsb	sy
 80089f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80089f8:	e7f0      	b.n	80089dc <prvIdleTask+0x8>
 80089fa:	bf00      	nop
 80089fc:	200007ac 	.word	0x200007ac
 8008a00:	e000ed04 	.word	0xe000ed04

08008a04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b082      	sub	sp, #8
 8008a08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	607b      	str	r3, [r7, #4]
 8008a0e:	e00c      	b.n	8008a2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	4613      	mov	r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	009b      	lsls	r3, r3, #2
 8008a1a:	4a12      	ldr	r2, [pc, #72]	; (8008a64 <prvInitialiseTaskLists+0x60>)
 8008a1c:	4413      	add	r3, r2
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7fe fa5c 	bl	8006edc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	3301      	adds	r3, #1
 8008a28:	607b      	str	r3, [r7, #4]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2b37      	cmp	r3, #55	; 0x37
 8008a2e:	d9ef      	bls.n	8008a10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a30:	480d      	ldr	r0, [pc, #52]	; (8008a68 <prvInitialiseTaskLists+0x64>)
 8008a32:	f7fe fa53 	bl	8006edc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a36:	480d      	ldr	r0, [pc, #52]	; (8008a6c <prvInitialiseTaskLists+0x68>)
 8008a38:	f7fe fa50 	bl	8006edc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a3c:	480c      	ldr	r0, [pc, #48]	; (8008a70 <prvInitialiseTaskLists+0x6c>)
 8008a3e:	f7fe fa4d 	bl	8006edc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a42:	480c      	ldr	r0, [pc, #48]	; (8008a74 <prvInitialiseTaskLists+0x70>)
 8008a44:	f7fe fa4a 	bl	8006edc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a48:	480b      	ldr	r0, [pc, #44]	; (8008a78 <prvInitialiseTaskLists+0x74>)
 8008a4a:	f7fe fa47 	bl	8006edc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a4e:	4b0b      	ldr	r3, [pc, #44]	; (8008a7c <prvInitialiseTaskLists+0x78>)
 8008a50:	4a05      	ldr	r2, [pc, #20]	; (8008a68 <prvInitialiseTaskLists+0x64>)
 8008a52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a54:	4b0a      	ldr	r3, [pc, #40]	; (8008a80 <prvInitialiseTaskLists+0x7c>)
 8008a56:	4a05      	ldr	r2, [pc, #20]	; (8008a6c <prvInitialiseTaskLists+0x68>)
 8008a58:	601a      	str	r2, [r3, #0]
}
 8008a5a:	bf00      	nop
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	200007ac 	.word	0x200007ac
 8008a68:	20000c0c 	.word	0x20000c0c
 8008a6c:	20000c20 	.word	0x20000c20
 8008a70:	20000c3c 	.word	0x20000c3c
 8008a74:	20000c50 	.word	0x20000c50
 8008a78:	20000c68 	.word	0x20000c68
 8008a7c:	20000c34 	.word	0x20000c34
 8008a80:	20000c38 	.word	0x20000c38

08008a84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b082      	sub	sp, #8
 8008a88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a8a:	e019      	b.n	8008ac0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008a8c:	f001 f86e 	bl	8009b6c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008a90:	4b10      	ldr	r3, [pc, #64]	; (8008ad4 <prvCheckTasksWaitingTermination+0x50>)
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	3304      	adds	r3, #4
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7fe faa3 	bl	8006fe8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008aa2:	4b0d      	ldr	r3, [pc, #52]	; (8008ad8 <prvCheckTasksWaitingTermination+0x54>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	4a0b      	ldr	r2, [pc, #44]	; (8008ad8 <prvCheckTasksWaitingTermination+0x54>)
 8008aaa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008aac:	4b0b      	ldr	r3, [pc, #44]	; (8008adc <prvCheckTasksWaitingTermination+0x58>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	4a0a      	ldr	r2, [pc, #40]	; (8008adc <prvCheckTasksWaitingTermination+0x58>)
 8008ab4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008ab6:	f001 f889 	bl	8009bcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 f810 	bl	8008ae0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ac0:	4b06      	ldr	r3, [pc, #24]	; (8008adc <prvCheckTasksWaitingTermination+0x58>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1e1      	bne.n	8008a8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ac8:	bf00      	nop
 8008aca:	bf00      	nop
 8008acc:	3708      	adds	r7, #8
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	bf00      	nop
 8008ad4:	20000c50 	.word	0x20000c50
 8008ad8:	20000c7c 	.word	0x20000c7c
 8008adc:	20000c64 	.word	0x20000c64

08008ae0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d108      	bne.n	8008b04 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af6:	4618      	mov	r0, r3
 8008af8:	f001 f94a 	bl	8009d90 <vPortFree>
				vPortFree( pxTCB );
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f001 f947 	bl	8009d90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b02:	e018      	b.n	8008b36 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d103      	bne.n	8008b16 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f001 f93e 	bl	8009d90 <vPortFree>
	}
 8008b14:	e00f      	b.n	8008b36 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d00a      	beq.n	8008b36 <prvDeleteTCB+0x56>
	__asm volatile
 8008b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	60fb      	str	r3, [r7, #12]
}
 8008b32:	bf00      	nop
 8008b34:	e7fe      	b.n	8008b34 <prvDeleteTCB+0x54>
	}
 8008b36:	bf00      	nop
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
	...

08008b40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b46:	4b0e      	ldr	r3, [pc, #56]	; (8008b80 <prvResetNextTaskUnblockTime+0x40>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d101      	bne.n	8008b54 <prvResetNextTaskUnblockTime+0x14>
 8008b50:	2301      	movs	r3, #1
 8008b52:	e000      	b.n	8008b56 <prvResetNextTaskUnblockTime+0x16>
 8008b54:	2300      	movs	r3, #0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d004      	beq.n	8008b64 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b5a:	4b0a      	ldr	r3, [pc, #40]	; (8008b84 <prvResetNextTaskUnblockTime+0x44>)
 8008b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b60:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b62:	e008      	b.n	8008b76 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008b64:	4b06      	ldr	r3, [pc, #24]	; (8008b80 <prvResetNextTaskUnblockTime+0x40>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	4a04      	ldr	r2, [pc, #16]	; (8008b84 <prvResetNextTaskUnblockTime+0x44>)
 8008b74:	6013      	str	r3, [r2, #0]
}
 8008b76:	bf00      	nop
 8008b78:	370c      	adds	r7, #12
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bc80      	pop	{r7}
 8008b7e:	4770      	bx	lr
 8008b80:	20000c34 	.word	0x20000c34
 8008b84:	20000c9c 	.word	0x20000c9c

08008b88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008b88:	b480      	push	{r7}
 8008b8a:	b083      	sub	sp, #12
 8008b8c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008b8e:	4b0b      	ldr	r3, [pc, #44]	; (8008bbc <xTaskGetSchedulerState+0x34>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d102      	bne.n	8008b9c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008b96:	2301      	movs	r3, #1
 8008b98:	607b      	str	r3, [r7, #4]
 8008b9a:	e008      	b.n	8008bae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b9c:	4b08      	ldr	r3, [pc, #32]	; (8008bc0 <xTaskGetSchedulerState+0x38>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d102      	bne.n	8008baa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	607b      	str	r3, [r7, #4]
 8008ba8:	e001      	b.n	8008bae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008baa:	2300      	movs	r3, #0
 8008bac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008bae:	687b      	ldr	r3, [r7, #4]
	}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bc80      	pop	{r7}
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	20000c88 	.word	0x20000c88
 8008bc0:	20000ca4 	.word	0x20000ca4

08008bc4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b084      	sub	sp, #16
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d056      	beq.n	8008c88 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bde:	4b2d      	ldr	r3, [pc, #180]	; (8008c94 <xTaskPriorityInherit+0xd0>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d246      	bcs.n	8008c76 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	699b      	ldr	r3, [r3, #24]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	db06      	blt.n	8008bfe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bf0:	4b28      	ldr	r3, [pc, #160]	; (8008c94 <xTaskPriorityInherit+0xd0>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bf6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	6959      	ldr	r1, [r3, #20]
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c06:	4613      	mov	r3, r2
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	4413      	add	r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4a22      	ldr	r2, [pc, #136]	; (8008c98 <xTaskPriorityInherit+0xd4>)
 8008c10:	4413      	add	r3, r2
 8008c12:	4299      	cmp	r1, r3
 8008c14:	d101      	bne.n	8008c1a <xTaskPriorityInherit+0x56>
 8008c16:	2301      	movs	r3, #1
 8008c18:	e000      	b.n	8008c1c <xTaskPriorityInherit+0x58>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d022      	beq.n	8008c66 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	3304      	adds	r3, #4
 8008c24:	4618      	mov	r0, r3
 8008c26:	f7fe f9df 	bl	8006fe8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c2a:	4b1a      	ldr	r3, [pc, #104]	; (8008c94 <xTaskPriorityInherit+0xd0>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c38:	4b18      	ldr	r3, [pc, #96]	; (8008c9c <xTaskPriorityInherit+0xd8>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d903      	bls.n	8008c48 <xTaskPriorityInherit+0x84>
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c44:	4a15      	ldr	r2, [pc, #84]	; (8008c9c <xTaskPriorityInherit+0xd8>)
 8008c46:	6013      	str	r3, [r2, #0]
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4a10      	ldr	r2, [pc, #64]	; (8008c98 <xTaskPriorityInherit+0xd4>)
 8008c56:	441a      	add	r2, r3
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	4610      	mov	r0, r2
 8008c60:	f7fe f967 	bl	8006f32 <vListInsertEnd>
 8008c64:	e004      	b.n	8008c70 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c66:	4b0b      	ldr	r3, [pc, #44]	; (8008c94 <xTaskPriorityInherit+0xd0>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008c70:	2301      	movs	r3, #1
 8008c72:	60fb      	str	r3, [r7, #12]
 8008c74:	e008      	b.n	8008c88 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c7a:	4b06      	ldr	r3, [pc, #24]	; (8008c94 <xTaskPriorityInherit+0xd0>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d201      	bcs.n	8008c88 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008c84:	2301      	movs	r3, #1
 8008c86:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c88:	68fb      	ldr	r3, [r7, #12]
	}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	200007a8 	.word	0x200007a8
 8008c98:	200007ac 	.word	0x200007ac
 8008c9c:	20000c84 	.word	0x20000c84

08008ca0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b086      	sub	sp, #24
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008cac:	2300      	movs	r3, #0
 8008cae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d056      	beq.n	8008d64 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008cb6:	4b2e      	ldr	r3, [pc, #184]	; (8008d70 <xTaskPriorityDisinherit+0xd0>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	693a      	ldr	r2, [r7, #16]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d00a      	beq.n	8008cd6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
}
 8008cd2:	bf00      	nop
 8008cd4:	e7fe      	b.n	8008cd4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d10a      	bne.n	8008cf4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	60bb      	str	r3, [r7, #8]
}
 8008cf0:	bf00      	nop
 8008cf2:	e7fe      	b.n	8008cf2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cf8:	1e5a      	subs	r2, r3, #1
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d02c      	beq.n	8008d64 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d128      	bne.n	8008d64 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	3304      	adds	r3, #4
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7fe f966 	bl	8006fe8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d28:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d34:	4b0f      	ldr	r3, [pc, #60]	; (8008d74 <xTaskPriorityDisinherit+0xd4>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d903      	bls.n	8008d44 <xTaskPriorityDisinherit+0xa4>
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d40:	4a0c      	ldr	r2, [pc, #48]	; (8008d74 <xTaskPriorityDisinherit+0xd4>)
 8008d42:	6013      	str	r3, [r2, #0]
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d48:	4613      	mov	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	4413      	add	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4a09      	ldr	r2, [pc, #36]	; (8008d78 <xTaskPriorityDisinherit+0xd8>)
 8008d52:	441a      	add	r2, r3
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	3304      	adds	r3, #4
 8008d58:	4619      	mov	r1, r3
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	f7fe f8e9 	bl	8006f32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d60:	2301      	movs	r3, #1
 8008d62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d64:	697b      	ldr	r3, [r7, #20]
	}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3718      	adds	r7, #24
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	200007a8 	.word	0x200007a8
 8008d74:	20000c84 	.word	0x20000c84
 8008d78:	200007ac 	.word	0x200007ac

08008d7c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b088      	sub	sp, #32
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d06f      	beq.n	8008e74 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d10a      	bne.n	8008db2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	60fb      	str	r3, [r7, #12]
}
 8008dae:	bf00      	nop
 8008db0:	e7fe      	b.n	8008db0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d902      	bls.n	8008dc2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	61fb      	str	r3, [r7, #28]
 8008dc0:	e002      	b.n	8008dc8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008dc2:	69bb      	ldr	r3, [r7, #24]
 8008dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dc6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008dc8:	69bb      	ldr	r3, [r7, #24]
 8008dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dcc:	69fa      	ldr	r2, [r7, #28]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d050      	beq.n	8008e74 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008dd2:	69bb      	ldr	r3, [r7, #24]
 8008dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d14b      	bne.n	8008e74 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008ddc:	4b27      	ldr	r3, [pc, #156]	; (8008e7c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	69ba      	ldr	r2, [r7, #24]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d10a      	bne.n	8008dfc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dea:	f383 8811 	msr	BASEPRI, r3
 8008dee:	f3bf 8f6f 	isb	sy
 8008df2:	f3bf 8f4f 	dsb	sy
 8008df6:	60bb      	str	r3, [r7, #8]
}
 8008df8:	bf00      	nop
 8008dfa:	e7fe      	b.n	8008dfa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008dfc:	69bb      	ldr	r3, [r7, #24]
 8008dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e00:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	69fa      	ldr	r2, [r7, #28]
 8008e06:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	699b      	ldr	r3, [r3, #24]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	db04      	blt.n	8008e1a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	6959      	ldr	r1, [r3, #20]
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	4613      	mov	r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	4413      	add	r3, r2
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	4a15      	ldr	r2, [pc, #84]	; (8008e80 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008e2a:	4413      	add	r3, r2
 8008e2c:	4299      	cmp	r1, r3
 8008e2e:	d101      	bne.n	8008e34 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8008e30:	2301      	movs	r3, #1
 8008e32:	e000      	b.n	8008e36 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8008e34:	2300      	movs	r3, #0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d01c      	beq.n	8008e74 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7fe f8d2 	bl	8006fe8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e48:	4b0e      	ldr	r3, [pc, #56]	; (8008e84 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d903      	bls.n	8008e58 <vTaskPriorityDisinheritAfterTimeout+0xdc>
 8008e50:	69bb      	ldr	r3, [r7, #24]
 8008e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e54:	4a0b      	ldr	r2, [pc, #44]	; (8008e84 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008e56:	6013      	str	r3, [r2, #0]
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e5c:	4613      	mov	r3, r2
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	4413      	add	r3, r2
 8008e62:	009b      	lsls	r3, r3, #2
 8008e64:	4a06      	ldr	r2, [pc, #24]	; (8008e80 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008e66:	441a      	add	r2, r3
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	3304      	adds	r3, #4
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	4610      	mov	r0, r2
 8008e70:	f7fe f85f 	bl	8006f32 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e74:	bf00      	nop
 8008e76:	3720      	adds	r7, #32
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}
 8008e7c:	200007a8 	.word	0x200007a8
 8008e80:	200007ac 	.word	0x200007ac
 8008e84:	20000c84 	.word	0x20000c84

08008e88 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008e88:	b480      	push	{r7}
 8008e8a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008e8c:	4b07      	ldr	r3, [pc, #28]	; (8008eac <pvTaskIncrementMutexHeldCount+0x24>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d004      	beq.n	8008e9e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008e94:	4b05      	ldr	r3, [pc, #20]	; (8008eac <pvTaskIncrementMutexHeldCount+0x24>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008e9a:	3201      	adds	r2, #1
 8008e9c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008e9e:	4b03      	ldr	r3, [pc, #12]	; (8008eac <pvTaskIncrementMutexHeldCount+0x24>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
	}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bc80      	pop	{r7}
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	200007a8 	.word	0x200007a8

08008eb0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8008eba:	f000 fe57 	bl	8009b6c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008ebe:	4b1e      	ldr	r3, [pc, #120]	; (8008f38 <ulTaskNotifyTake+0x88>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d113      	bne.n	8008ef0 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008ec8:	4b1b      	ldr	r3, [pc, #108]	; (8008f38 <ulTaskNotifyTake+0x88>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d00b      	beq.n	8008ef0 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ed8:	2101      	movs	r1, #1
 8008eda:	6838      	ldr	r0, [r7, #0]
 8008edc:	f000 f99e 	bl	800921c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008ee0:	4b16      	ldr	r3, [pc, #88]	; (8008f3c <ulTaskNotifyTake+0x8c>)
 8008ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ee6:	601a      	str	r2, [r3, #0]
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008ef0:	f000 fe6c 	bl	8009bcc <vPortExitCritical>

		taskENTER_CRITICAL();
 8008ef4:	f000 fe3a 	bl	8009b6c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008ef8:	4b0f      	ldr	r3, [pc, #60]	; (8008f38 <ulTaskNotifyTake+0x88>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008efe:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00c      	beq.n	8008f20 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d004      	beq.n	8008f16 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008f0c:	4b0a      	ldr	r3, [pc, #40]	; (8008f38 <ulTaskNotifyTake+0x88>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2200      	movs	r2, #0
 8008f12:	655a      	str	r2, [r3, #84]	; 0x54
 8008f14:	e004      	b.n	8008f20 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008f16:	4b08      	ldr	r3, [pc, #32]	; (8008f38 <ulTaskNotifyTake+0x88>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	3a01      	subs	r2, #1
 8008f1e:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f20:	4b05      	ldr	r3, [pc, #20]	; (8008f38 <ulTaskNotifyTake+0x88>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2200      	movs	r2, #0
 8008f26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8008f2a:	f000 fe4f 	bl	8009bcc <vPortExitCritical>

		return ulReturn;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
	}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3710      	adds	r7, #16
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	200007a8 	.word	0x200007a8
 8008f3c:	e000ed04 	.word	0xe000ed04

08008f40 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b08a      	sub	sp, #40	; 0x28
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	603b      	str	r3, [r7, #0]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008f50:	2301      	movs	r3, #1
 8008f52:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d10a      	bne.n	8008f70 <xTaskGenericNotify+0x30>
	__asm volatile
 8008f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5e:	f383 8811 	msr	BASEPRI, r3
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	61bb      	str	r3, [r7, #24]
}
 8008f6c:	bf00      	nop
 8008f6e:	e7fe      	b.n	8008f6e <xTaskGenericNotify+0x2e>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008f74:	f000 fdfa 	bl	8009b6c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d003      	beq.n	8008f86 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008f86:	6a3b      	ldr	r3, [r7, #32]
 8008f88:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008f8c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008f8e:	6a3b      	ldr	r3, [r7, #32]
 8008f90:	2202      	movs	r2, #2
 8008f92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8008f96:	79fb      	ldrb	r3, [r7, #7]
 8008f98:	2b04      	cmp	r3, #4
 8008f9a:	d828      	bhi.n	8008fee <xTaskGenericNotify+0xae>
 8008f9c:	a201      	add	r2, pc, #4	; (adr r2, 8008fa4 <xTaskGenericNotify+0x64>)
 8008f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa2:	bf00      	nop
 8008fa4:	08008fef 	.word	0x08008fef
 8008fa8:	08008fb9 	.word	0x08008fb9
 8008fac:	08008fc7 	.word	0x08008fc7
 8008fb0:	08008fd3 	.word	0x08008fd3
 8008fb4:	08008fdb 	.word	0x08008fdb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008fb8:	6a3b      	ldr	r3, [r7, #32]
 8008fba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	6a3b      	ldr	r3, [r7, #32]
 8008fc2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008fc4:	e013      	b.n	8008fee <xTaskGenericNotify+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fca:	1c5a      	adds	r2, r3, #1
 8008fcc:	6a3b      	ldr	r3, [r7, #32]
 8008fce:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008fd0:	e00d      	b.n	8008fee <xTaskGenericNotify+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008fd2:	6a3b      	ldr	r3, [r7, #32]
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008fd8:	e009      	b.n	8008fee <xTaskGenericNotify+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008fda:	7ffb      	ldrb	r3, [r7, #31]
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d003      	beq.n	8008fe8 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008fe0:	6a3b      	ldr	r3, [r7, #32]
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008fe6:	e001      	b.n	8008fec <xTaskGenericNotify+0xac>
						xReturn = pdFAIL;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8008fec:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008fee:	7ffb      	ldrb	r3, [r7, #31]
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d13a      	bne.n	800906a <xTaskGenericNotify+0x12a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ff4:	6a3b      	ldr	r3, [r7, #32]
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fd fff5 	bl	8006fe8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008ffe:	6a3b      	ldr	r3, [r7, #32]
 8009000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009002:	4b1d      	ldr	r3, [pc, #116]	; (8009078 <xTaskGenericNotify+0x138>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	429a      	cmp	r2, r3
 8009008:	d903      	bls.n	8009012 <xTaskGenericNotify+0xd2>
 800900a:	6a3b      	ldr	r3, [r7, #32]
 800900c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800900e:	4a1a      	ldr	r2, [pc, #104]	; (8009078 <xTaskGenericNotify+0x138>)
 8009010:	6013      	str	r3, [r2, #0]
 8009012:	6a3b      	ldr	r3, [r7, #32]
 8009014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009016:	4613      	mov	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	4413      	add	r3, r2
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	4a17      	ldr	r2, [pc, #92]	; (800907c <xTaskGenericNotify+0x13c>)
 8009020:	441a      	add	r2, r3
 8009022:	6a3b      	ldr	r3, [r7, #32]
 8009024:	3304      	adds	r3, #4
 8009026:	4619      	mov	r1, r3
 8009028:	4610      	mov	r0, r2
 800902a:	f7fd ff82 	bl	8006f32 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <xTaskGenericNotify+0x10c>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	617b      	str	r3, [r7, #20]
}
 8009048:	bf00      	nop
 800904a:	e7fe      	b.n	800904a <xTaskGenericNotify+0x10a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800904c:	6a3b      	ldr	r3, [r7, #32]
 800904e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009050:	4b0b      	ldr	r3, [pc, #44]	; (8009080 <xTaskGenericNotify+0x140>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009056:	429a      	cmp	r2, r3
 8009058:	d907      	bls.n	800906a <xTaskGenericNotify+0x12a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800905a:	4b0a      	ldr	r3, [pc, #40]	; (8009084 <xTaskGenericNotify+0x144>)
 800905c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800906a:	f000 fdaf 	bl	8009bcc <vPortExitCritical>

		return xReturn;
 800906e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009070:	4618      	mov	r0, r3
 8009072:	3728      	adds	r7, #40	; 0x28
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}
 8009078:	20000c84 	.word	0x20000c84
 800907c:	200007ac 	.word	0x200007ac
 8009080:	200007a8 	.word	0x200007a8
 8009084:	e000ed04 	.word	0xe000ed04

08009088 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009088:	b580      	push	{r7, lr}
 800908a:	b08e      	sub	sp, #56	; 0x38
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	603b      	str	r3, [r7, #0]
 8009094:	4613      	mov	r3, r2
 8009096:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009098:	2301      	movs	r3, #1
 800909a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d10a      	bne.n	80090b8 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 80090a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a6:	f383 8811 	msr	BASEPRI, r3
 80090aa:	f3bf 8f6f 	isb	sy
 80090ae:	f3bf 8f4f 	dsb	sy
 80090b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80090b4:	bf00      	nop
 80090b6:	e7fe      	b.n	80090b6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090b8:	f000 fe1a 	bl	8009cf0 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80090c0:	f3ef 8211 	mrs	r2, BASEPRI
 80090c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	623a      	str	r2, [r7, #32]
 80090d6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80090d8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090da:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d003      	beq.n	80090ea <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80090e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80090ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ec:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80090f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80090f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f6:	2202      	movs	r2, #2
 80090f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 80090fc:	79fb      	ldrb	r3, [r7, #7]
 80090fe:	2b04      	cmp	r3, #4
 8009100:	d828      	bhi.n	8009154 <xTaskGenericNotifyFromISR+0xcc>
 8009102:	a201      	add	r2, pc, #4	; (adr r2, 8009108 <xTaskGenericNotifyFromISR+0x80>)
 8009104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009108:	08009155 	.word	0x08009155
 800910c:	0800911d 	.word	0x0800911d
 8009110:	0800912b 	.word	0x0800912b
 8009114:	08009137 	.word	0x08009137
 8009118:	0800913f 	.word	0x0800913f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800911c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	431a      	orrs	r2, r3
 8009124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009126:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8009128:	e014      	b.n	8009154 <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800912a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800912c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800912e:	1c5a      	adds	r2, r3, #1
 8009130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009132:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8009134:	e00e      	b.n	8009154 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009138:	68ba      	ldr	r2, [r7, #8]
 800913a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800913c:	e00a      	b.n	8009154 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800913e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009142:	2b02      	cmp	r3, #2
 8009144:	d003      	beq.n	800914e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009148:	68ba      	ldr	r2, [r7, #8]
 800914a:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800914c:	e001      	b.n	8009152 <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 800914e:	2300      	movs	r3, #0
 8009150:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8009152:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009154:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009158:	2b01      	cmp	r3, #1
 800915a:	d147      	bne.n	80091ec <xTaskGenericNotifyFromISR+0x164>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800915c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00a      	beq.n	800917a <xTaskGenericNotifyFromISR+0xf2>
	__asm volatile
 8009164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	61bb      	str	r3, [r7, #24]
}
 8009176:	bf00      	nop
 8009178:	e7fe      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf0>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800917a:	4b22      	ldr	r3, [pc, #136]	; (8009204 <xTaskGenericNotifyFromISR+0x17c>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d11d      	bne.n	80091be <xTaskGenericNotifyFromISR+0x136>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009184:	3304      	adds	r3, #4
 8009186:	4618      	mov	r0, r3
 8009188:	f7fd ff2e 	bl	8006fe8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800918c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800918e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009190:	4b1d      	ldr	r3, [pc, #116]	; (8009208 <xTaskGenericNotifyFromISR+0x180>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	429a      	cmp	r2, r3
 8009196:	d903      	bls.n	80091a0 <xTaskGenericNotifyFromISR+0x118>
 8009198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800919c:	4a1a      	ldr	r2, [pc, #104]	; (8009208 <xTaskGenericNotifyFromISR+0x180>)
 800919e:	6013      	str	r3, [r2, #0]
 80091a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091a4:	4613      	mov	r3, r2
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	4413      	add	r3, r2
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	4a17      	ldr	r2, [pc, #92]	; (800920c <xTaskGenericNotifyFromISR+0x184>)
 80091ae:	441a      	add	r2, r3
 80091b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091b2:	3304      	adds	r3, #4
 80091b4:	4619      	mov	r1, r3
 80091b6:	4610      	mov	r0, r2
 80091b8:	f7fd febb 	bl	8006f32 <vListInsertEnd>
 80091bc:	e005      	b.n	80091ca <xTaskGenericNotifyFromISR+0x142>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80091be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c0:	3318      	adds	r3, #24
 80091c2:	4619      	mov	r1, r3
 80091c4:	4812      	ldr	r0, [pc, #72]	; (8009210 <xTaskGenericNotifyFromISR+0x188>)
 80091c6:	f7fd feb4 	bl	8006f32 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091ce:	4b11      	ldr	r3, [pc, #68]	; (8009214 <xTaskGenericNotifyFromISR+0x18c>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d909      	bls.n	80091ec <xTaskGenericNotifyFromISR+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80091d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d003      	beq.n	80091e6 <xTaskGenericNotifyFromISR+0x15e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80091de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091e0:	2201      	movs	r2, #1
 80091e2:	601a      	str	r2, [r3, #0]
 80091e4:	e002      	b.n	80091ec <xTaskGenericNotifyFromISR+0x164>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 80091e6:	4b0c      	ldr	r3, [pc, #48]	; (8009218 <xTaskGenericNotifyFromISR+0x190>)
 80091e8:	2201      	movs	r2, #1
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ee:	617b      	str	r3, [r7, #20]
	__asm volatile
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	f383 8811 	msr	BASEPRI, r3
}
 80091f6:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80091f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3738      	adds	r7, #56	; 0x38
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	20000ca4 	.word	0x20000ca4
 8009208:	20000c84 	.word	0x20000c84
 800920c:	200007ac 	.word	0x200007ac
 8009210:	20000c3c 	.word	0x20000c3c
 8009214:	200007a8 	.word	0x200007a8
 8009218:	20000c90 	.word	0x20000c90

0800921c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009226:	4b21      	ldr	r3, [pc, #132]	; (80092ac <prvAddCurrentTaskToDelayedList+0x90>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800922c:	4b20      	ldr	r3, [pc, #128]	; (80092b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3304      	adds	r3, #4
 8009232:	4618      	mov	r0, r3
 8009234:	f7fd fed8 	bl	8006fe8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800923e:	d10a      	bne.n	8009256 <prvAddCurrentTaskToDelayedList+0x3a>
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d007      	beq.n	8009256 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009246:	4b1a      	ldr	r3, [pc, #104]	; (80092b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	3304      	adds	r3, #4
 800924c:	4619      	mov	r1, r3
 800924e:	4819      	ldr	r0, [pc, #100]	; (80092b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009250:	f7fd fe6f 	bl	8006f32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009254:	e026      	b.n	80092a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009256:	68fa      	ldr	r2, [r7, #12]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4413      	add	r3, r2
 800925c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800925e:	4b14      	ldr	r3, [pc, #80]	; (80092b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009266:	68ba      	ldr	r2, [r7, #8]
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	429a      	cmp	r2, r3
 800926c:	d209      	bcs.n	8009282 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800926e:	4b12      	ldr	r3, [pc, #72]	; (80092b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	4b0f      	ldr	r3, [pc, #60]	; (80092b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	3304      	adds	r3, #4
 8009278:	4619      	mov	r1, r3
 800927a:	4610      	mov	r0, r2
 800927c:	f7fd fe7c 	bl	8006f78 <vListInsert>
}
 8009280:	e010      	b.n	80092a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009282:	4b0e      	ldr	r3, [pc, #56]	; (80092bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	4b0a      	ldr	r3, [pc, #40]	; (80092b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	3304      	adds	r3, #4
 800928c:	4619      	mov	r1, r3
 800928e:	4610      	mov	r0, r2
 8009290:	f7fd fe72 	bl	8006f78 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009294:	4b0a      	ldr	r3, [pc, #40]	; (80092c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68ba      	ldr	r2, [r7, #8]
 800929a:	429a      	cmp	r2, r3
 800929c:	d202      	bcs.n	80092a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800929e:	4a08      	ldr	r2, [pc, #32]	; (80092c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	6013      	str	r3, [r2, #0]
}
 80092a4:	bf00      	nop
 80092a6:	3710      	adds	r7, #16
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}
 80092ac:	20000c80 	.word	0x20000c80
 80092b0:	200007a8 	.word	0x200007a8
 80092b4:	20000c68 	.word	0x20000c68
 80092b8:	20000c38 	.word	0x20000c38
 80092bc:	20000c34 	.word	0x20000c34
 80092c0:	20000c9c 	.word	0x20000c9c

080092c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b08a      	sub	sp, #40	; 0x28
 80092c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80092ca:	2300      	movs	r3, #0
 80092cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80092ce:	f000 fb1f 	bl	8009910 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80092d2:	4b1c      	ldr	r3, [pc, #112]	; (8009344 <xTimerCreateTimerTask+0x80>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d021      	beq.n	800931e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80092da:	2300      	movs	r3, #0
 80092dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80092de:	2300      	movs	r3, #0
 80092e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80092e2:	1d3a      	adds	r2, r7, #4
 80092e4:	f107 0108 	add.w	r1, r7, #8
 80092e8:	f107 030c 	add.w	r3, r7, #12
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7fd fddb 	bl	8006ea8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80092f2:	6879      	ldr	r1, [r7, #4]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	9202      	str	r2, [sp, #8]
 80092fa:	9301      	str	r3, [sp, #4]
 80092fc:	2302      	movs	r3, #2
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	2300      	movs	r3, #0
 8009302:	460a      	mov	r2, r1
 8009304:	4910      	ldr	r1, [pc, #64]	; (8009348 <xTimerCreateTimerTask+0x84>)
 8009306:	4811      	ldr	r0, [pc, #68]	; (800934c <xTimerCreateTimerTask+0x88>)
 8009308:	f7fe fe14 	bl	8007f34 <xTaskCreateStatic>
 800930c:	4603      	mov	r3, r0
 800930e:	4a10      	ldr	r2, [pc, #64]	; (8009350 <xTimerCreateTimerTask+0x8c>)
 8009310:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009312:	4b0f      	ldr	r3, [pc, #60]	; (8009350 <xTimerCreateTimerTask+0x8c>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d001      	beq.n	800931e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800931a:	2301      	movs	r3, #1
 800931c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10a      	bne.n	800933a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	613b      	str	r3, [r7, #16]
}
 8009336:	bf00      	nop
 8009338:	e7fe      	b.n	8009338 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800933a:	697b      	ldr	r3, [r7, #20]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3718      	adds	r7, #24
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	20000cd8 	.word	0x20000cd8
 8009348:	0800a78c 	.word	0x0800a78c
 800934c:	08009519 	.word	0x08009519
 8009350:	20000cdc 	.word	0x20000cdc

08009354 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009354:	b580      	push	{r7, lr}
 8009356:	b088      	sub	sp, #32
 8009358:	af02      	add	r7, sp, #8
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	60b9      	str	r1, [r7, #8]
 800935e:	607a      	str	r2, [r7, #4]
 8009360:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8009362:	2030      	movs	r0, #48	; 0x30
 8009364:	f000 fd02 	bl	8009d6c <pvPortMalloc>
 8009368:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00d      	beq.n	800938c <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	6a3b      	ldr	r3, [r7, #32]
 8009376:	9300      	str	r3, [sp, #0]
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	68b9      	ldr	r1, [r7, #8]
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f000 f809 	bl	8009396 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800938c:	697b      	ldr	r3, [r7, #20]
	}
 800938e:	4618      	mov	r0, r3
 8009390:	3718      	adds	r7, #24
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b086      	sub	sp, #24
 800939a:	af00      	add	r7, sp, #0
 800939c:	60f8      	str	r0, [r7, #12]
 800939e:	60b9      	str	r1, [r7, #8]
 80093a0:	607a      	str	r2, [r7, #4]
 80093a2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d10a      	bne.n	80093c0 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 80093aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ae:	f383 8811 	msr	BASEPRI, r3
 80093b2:	f3bf 8f6f 	isb	sy
 80093b6:	f3bf 8f4f 	dsb	sy
 80093ba:	617b      	str	r3, [r7, #20]
}
 80093bc:	bf00      	nop
 80093be:	e7fe      	b.n	80093be <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80093c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d015      	beq.n	80093f2 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80093c6:	f000 faa3 	bl	8009910 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80093ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80093d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d2:	68ba      	ldr	r2, [r7, #8]
 80093d4:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 80093d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 80093dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093de:	683a      	ldr	r2, [r7, #0]
 80093e0:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80093e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093e4:	6a3a      	ldr	r2, [r7, #32]
 80093e6:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80093e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ea:	3304      	adds	r3, #4
 80093ec:	4618      	mov	r0, r3
 80093ee:	f7fd fd94 	bl	8006f1a <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80093f2:	bf00      	nop
 80093f4:	3718      	adds	r7, #24
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b08a      	sub	sp, #40	; 0x28
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	60b9      	str	r1, [r7, #8]
 8009406:	607a      	str	r2, [r7, #4]
 8009408:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800940a:	2300      	movs	r3, #0
 800940c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d10a      	bne.n	800942a <xTimerGenericCommand+0x2e>
	__asm volatile
 8009414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009418:	f383 8811 	msr	BASEPRI, r3
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f3bf 8f4f 	dsb	sy
 8009424:	623b      	str	r3, [r7, #32]
}
 8009426:	bf00      	nop
 8009428:	e7fe      	b.n	8009428 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800942a:	4b1a      	ldr	r3, [pc, #104]	; (8009494 <xTimerGenericCommand+0x98>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d02a      	beq.n	8009488 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	2b05      	cmp	r3, #5
 8009442:	dc18      	bgt.n	8009476 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009444:	f7ff fba0 	bl	8008b88 <xTaskGetSchedulerState>
 8009448:	4603      	mov	r3, r0
 800944a:	2b02      	cmp	r3, #2
 800944c:	d109      	bne.n	8009462 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800944e:	4b11      	ldr	r3, [pc, #68]	; (8009494 <xTimerGenericCommand+0x98>)
 8009450:	6818      	ldr	r0, [r3, #0]
 8009452:	f107 0110 	add.w	r1, r7, #16
 8009456:	2300      	movs	r3, #0
 8009458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800945a:	f7fd ff99 	bl	8007390 <xQueueGenericSend>
 800945e:	6278      	str	r0, [r7, #36]	; 0x24
 8009460:	e012      	b.n	8009488 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009462:	4b0c      	ldr	r3, [pc, #48]	; (8009494 <xTimerGenericCommand+0x98>)
 8009464:	6818      	ldr	r0, [r3, #0]
 8009466:	f107 0110 	add.w	r1, r7, #16
 800946a:	2300      	movs	r3, #0
 800946c:	2200      	movs	r2, #0
 800946e:	f7fd ff8f 	bl	8007390 <xQueueGenericSend>
 8009472:	6278      	str	r0, [r7, #36]	; 0x24
 8009474:	e008      	b.n	8009488 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009476:	4b07      	ldr	r3, [pc, #28]	; (8009494 <xTimerGenericCommand+0x98>)
 8009478:	6818      	ldr	r0, [r3, #0]
 800947a:	f107 0110 	add.w	r1, r7, #16
 800947e:	2300      	movs	r3, #0
 8009480:	683a      	ldr	r2, [r7, #0]
 8009482:	f7fe f883 	bl	800758c <xQueueGenericSendFromISR>
 8009486:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800948a:	4618      	mov	r0, r3
 800948c:	3728      	adds	r7, #40	; 0x28
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	20000cd8 	.word	0x20000cd8

08009498 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b088      	sub	sp, #32
 800949c:	af02      	add	r7, sp, #8
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80094a2:	4b1c      	ldr	r3, [pc, #112]	; (8009514 <prvProcessExpiredTimer+0x7c>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	3304      	adds	r3, #4
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7fd fd99 	bl	8006fe8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	69db      	ldr	r3, [r3, #28]
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d122      	bne.n	8009504 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	699a      	ldr	r2, [r3, #24]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	18d1      	adds	r1, r2, r3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	683a      	ldr	r2, [r7, #0]
 80094ca:	6978      	ldr	r0, [r7, #20]
 80094cc:	f000 f8c8 	bl	8009660 <prvInsertTimerInActiveList>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d016      	beq.n	8009504 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80094d6:	2300      	movs	r3, #0
 80094d8:	9300      	str	r3, [sp, #0]
 80094da:	2300      	movs	r3, #0
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	2100      	movs	r1, #0
 80094e0:	6978      	ldr	r0, [r7, #20]
 80094e2:	f7ff ff8b 	bl	80093fc <xTimerGenericCommand>
 80094e6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d10a      	bne.n	8009504 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80094ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f2:	f383 8811 	msr	BASEPRI, r3
 80094f6:	f3bf 8f6f 	isb	sy
 80094fa:	f3bf 8f4f 	dsb	sy
 80094fe:	60fb      	str	r3, [r7, #12]
}
 8009500:	bf00      	nop
 8009502:	e7fe      	b.n	8009502 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009508:	6978      	ldr	r0, [r7, #20]
 800950a:	4798      	blx	r3
}
 800950c:	bf00      	nop
 800950e:	3718      	adds	r7, #24
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}
 8009514:	20000cd0 	.word	0x20000cd0

08009518 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009520:	f107 0308 	add.w	r3, r7, #8
 8009524:	4618      	mov	r0, r3
 8009526:	f000 f857 	bl	80095d8 <prvGetNextExpireTime>
 800952a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	4619      	mov	r1, r3
 8009530:	68f8      	ldr	r0, [r7, #12]
 8009532:	f000 f803 	bl	800953c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009536:	f000 f8d5 	bl	80096e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800953a:	e7f1      	b.n	8009520 <prvTimerTask+0x8>

0800953c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009546:	f7fe ff27 	bl	8008398 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800954a:	f107 0308 	add.w	r3, r7, #8
 800954e:	4618      	mov	r0, r3
 8009550:	f000 f866 	bl	8009620 <prvSampleTimeNow>
 8009554:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d130      	bne.n	80095be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d10a      	bne.n	8009578 <prvProcessTimerOrBlockTask+0x3c>
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	429a      	cmp	r2, r3
 8009568:	d806      	bhi.n	8009578 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800956a:	f7fe ff23 	bl	80083b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800956e:	68f9      	ldr	r1, [r7, #12]
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f7ff ff91 	bl	8009498 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009576:	e024      	b.n	80095c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d008      	beq.n	8009590 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800957e:	4b13      	ldr	r3, [pc, #76]	; (80095cc <prvProcessTimerOrBlockTask+0x90>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	bf0c      	ite	eq
 8009588:	2301      	moveq	r3, #1
 800958a:	2300      	movne	r3, #0
 800958c:	b2db      	uxtb	r3, r3
 800958e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009590:	4b0f      	ldr	r3, [pc, #60]	; (80095d0 <prvProcessTimerOrBlockTask+0x94>)
 8009592:	6818      	ldr	r0, [r3, #0]
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	683a      	ldr	r2, [r7, #0]
 800959c:	4619      	mov	r1, r3
 800959e:	f7fe fc95 	bl	8007ecc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80095a2:	f7fe ff07 	bl	80083b4 <xTaskResumeAll>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d10a      	bne.n	80095c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80095ac:	4b09      	ldr	r3, [pc, #36]	; (80095d4 <prvProcessTimerOrBlockTask+0x98>)
 80095ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095b2:	601a      	str	r2, [r3, #0]
 80095b4:	f3bf 8f4f 	dsb	sy
 80095b8:	f3bf 8f6f 	isb	sy
}
 80095bc:	e001      	b.n	80095c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80095be:	f7fe fef9 	bl	80083b4 <xTaskResumeAll>
}
 80095c2:	bf00      	nop
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	20000cd4 	.word	0x20000cd4
 80095d0:	20000cd8 	.word	0x20000cd8
 80095d4:	e000ed04 	.word	0xe000ed04

080095d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80095e0:	4b0e      	ldr	r3, [pc, #56]	; (800961c <prvGetNextExpireTime+0x44>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	bf0c      	ite	eq
 80095ea:	2301      	moveq	r3, #1
 80095ec:	2300      	movne	r3, #0
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	461a      	mov	r2, r3
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d105      	bne.n	800960a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80095fe:	4b07      	ldr	r3, [pc, #28]	; (800961c <prvGetNextExpireTime+0x44>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60fb      	str	r3, [r7, #12]
 8009608:	e001      	b.n	800960e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800960a:	2300      	movs	r3, #0
 800960c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800960e:	68fb      	ldr	r3, [r7, #12]
}
 8009610:	4618      	mov	r0, r3
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	bc80      	pop	{r7}
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	20000cd0 	.word	0x20000cd0

08009620 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009628:	f7fe ff62 	bl	80084f0 <xTaskGetTickCount>
 800962c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800962e:	4b0b      	ldr	r3, [pc, #44]	; (800965c <prvSampleTimeNow+0x3c>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	68fa      	ldr	r2, [r7, #12]
 8009634:	429a      	cmp	r2, r3
 8009636:	d205      	bcs.n	8009644 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009638:	f000 f908 	bl	800984c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2201      	movs	r2, #1
 8009640:	601a      	str	r2, [r3, #0]
 8009642:	e002      	b.n	800964a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800964a:	4a04      	ldr	r2, [pc, #16]	; (800965c <prvSampleTimeNow+0x3c>)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009650:	68fb      	ldr	r3, [r7, #12]
}
 8009652:	4618      	mov	r0, r3
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	20000ce0 	.word	0x20000ce0

08009660 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b086      	sub	sp, #24
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
 800966c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800966e:	2300      	movs	r3, #0
 8009670:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	68ba      	ldr	r2, [r7, #8]
 8009676:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	68fa      	ldr	r2, [r7, #12]
 800967c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800967e:	68ba      	ldr	r2, [r7, #8]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	429a      	cmp	r2, r3
 8009684:	d812      	bhi.n	80096ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	1ad2      	subs	r2, r2, r3
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	429a      	cmp	r2, r3
 8009692:	d302      	bcc.n	800969a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009694:	2301      	movs	r3, #1
 8009696:	617b      	str	r3, [r7, #20]
 8009698:	e01b      	b.n	80096d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800969a:	4b10      	ldr	r3, [pc, #64]	; (80096dc <prvInsertTimerInActiveList+0x7c>)
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	3304      	adds	r3, #4
 80096a2:	4619      	mov	r1, r3
 80096a4:	4610      	mov	r0, r2
 80096a6:	f7fd fc67 	bl	8006f78 <vListInsert>
 80096aa:	e012      	b.n	80096d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d206      	bcs.n	80096c2 <prvInsertTimerInActiveList+0x62>
 80096b4:	68ba      	ldr	r2, [r7, #8]
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d302      	bcc.n	80096c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80096bc:	2301      	movs	r3, #1
 80096be:	617b      	str	r3, [r7, #20]
 80096c0:	e007      	b.n	80096d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80096c2:	4b07      	ldr	r3, [pc, #28]	; (80096e0 <prvInsertTimerInActiveList+0x80>)
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	3304      	adds	r3, #4
 80096ca:	4619      	mov	r1, r3
 80096cc:	4610      	mov	r0, r2
 80096ce:	f7fd fc53 	bl	8006f78 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80096d2:	697b      	ldr	r3, [r7, #20]
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3718      	adds	r7, #24
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	20000cd4 	.word	0x20000cd4
 80096e0:	20000cd0 	.word	0x20000cd0

080096e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b08e      	sub	sp, #56	; 0x38
 80096e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096ea:	e09d      	b.n	8009828 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	da18      	bge.n	8009724 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80096f2:	1d3b      	adds	r3, r7, #4
 80096f4:	3304      	adds	r3, #4
 80096f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80096f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d10a      	bne.n	8009714 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80096fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009702:	f383 8811 	msr	BASEPRI, r3
 8009706:	f3bf 8f6f 	isb	sy
 800970a:	f3bf 8f4f 	dsb	sy
 800970e:	61fb      	str	r3, [r7, #28]
}
 8009710:	bf00      	nop
 8009712:	e7fe      	b.n	8009712 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800971a:	6850      	ldr	r0, [r2, #4]
 800971c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800971e:	6892      	ldr	r2, [r2, #8]
 8009720:	4611      	mov	r1, r2
 8009722:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	db7d      	blt.n	8009826 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800972e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d004      	beq.n	8009740 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009738:	3304      	adds	r3, #4
 800973a:	4618      	mov	r0, r3
 800973c:	f7fd fc54 	bl	8006fe8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009740:	463b      	mov	r3, r7
 8009742:	4618      	mov	r0, r3
 8009744:	f7ff ff6c 	bl	8009620 <prvSampleTimeNow>
 8009748:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2b09      	cmp	r3, #9
 800974e:	d86b      	bhi.n	8009828 <prvProcessReceivedCommands+0x144>
 8009750:	a201      	add	r2, pc, #4	; (adr r2, 8009758 <prvProcessReceivedCommands+0x74>)
 8009752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009756:	bf00      	nop
 8009758:	08009781 	.word	0x08009781
 800975c:	08009781 	.word	0x08009781
 8009760:	08009781 	.word	0x08009781
 8009764:	08009829 	.word	0x08009829
 8009768:	080097dd 	.word	0x080097dd
 800976c:	08009815 	.word	0x08009815
 8009770:	08009781 	.word	0x08009781
 8009774:	08009781 	.word	0x08009781
 8009778:	08009829 	.word	0x08009829
 800977c:	080097dd 	.word	0x080097dd
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	18d1      	adds	r1, r2, r3
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800978c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800978e:	f7ff ff67 	bl	8009660 <prvInsertTimerInActiveList>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d047      	beq.n	8009828 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800979a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800979c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800979e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80097a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a2:	69db      	ldr	r3, [r3, #28]
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d13f      	bne.n	8009828 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ac:	699b      	ldr	r3, [r3, #24]
 80097ae:	441a      	add	r2, r3
 80097b0:	2300      	movs	r3, #0
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	2300      	movs	r3, #0
 80097b6:	2100      	movs	r1, #0
 80097b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097ba:	f7ff fe1f 	bl	80093fc <xTimerGenericCommand>
 80097be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80097c0:	6a3b      	ldr	r3, [r7, #32]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d130      	bne.n	8009828 <prvProcessReceivedCommands+0x144>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	61bb      	str	r3, [r7, #24]
}
 80097d8:	bf00      	nop
 80097da:	e7fe      	b.n	80097da <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80097dc:	68ba      	ldr	r2, [r7, #8]
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80097e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e4:	699b      	ldr	r3, [r3, #24]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d10a      	bne.n	8009800 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 80097ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ee:	f383 8811 	msr	BASEPRI, r3
 80097f2:	f3bf 8f6f 	isb	sy
 80097f6:	f3bf 8f4f 	dsb	sy
 80097fa:	617b      	str	r3, [r7, #20]
}
 80097fc:	bf00      	nop
 80097fe:	e7fe      	b.n	80097fe <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009802:	699a      	ldr	r2, [r3, #24]
 8009804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009806:	18d1      	adds	r1, r2, r3
 8009808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800980c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800980e:	f7ff ff27 	bl	8009660 <prvInsertTimerInActiveList>
					break;
 8009812:	e009      	b.n	8009828 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009816:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800981a:	2b00      	cmp	r3, #0
 800981c:	d104      	bne.n	8009828 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800981e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009820:	f000 fab6 	bl	8009d90 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009824:	e000      	b.n	8009828 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009826:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009828:	4b07      	ldr	r3, [pc, #28]	; (8009848 <prvProcessReceivedCommands+0x164>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	1d39      	adds	r1, r7, #4
 800982e:	2200      	movs	r2, #0
 8009830:	4618      	mov	r0, r3
 8009832:	f7fd ff43 	bl	80076bc <xQueueReceive>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	f47f af57 	bne.w	80096ec <prvProcessReceivedCommands+0x8>
	}
}
 800983e:	bf00      	nop
 8009840:	bf00      	nop
 8009842:	3730      	adds	r7, #48	; 0x30
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	20000cd8 	.word	0x20000cd8

0800984c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b088      	sub	sp, #32
 8009850:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009852:	e045      	b.n	80098e0 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009854:	4b2c      	ldr	r3, [pc, #176]	; (8009908 <prvSwitchTimerLists+0xbc>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800985e:	4b2a      	ldr	r3, [pc, #168]	; (8009908 <prvSwitchTimerLists+0xbc>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	68db      	ldr	r3, [r3, #12]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	3304      	adds	r3, #4
 800986c:	4618      	mov	r0, r3
 800986e:	f7fd fbbb 	bl	8006fe8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009876:	68f8      	ldr	r0, [r7, #12]
 8009878:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	69db      	ldr	r3, [r3, #28]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d12e      	bne.n	80098e0 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	693a      	ldr	r2, [r7, #16]
 8009888:	4413      	add	r3, r2
 800988a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800988c:	68ba      	ldr	r2, [r7, #8]
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	429a      	cmp	r2, r3
 8009892:	d90e      	bls.n	80098b2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098a0:	4b19      	ldr	r3, [pc, #100]	; (8009908 <prvSwitchTimerLists+0xbc>)
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	3304      	adds	r3, #4
 80098a8:	4619      	mov	r1, r3
 80098aa:	4610      	mov	r0, r2
 80098ac:	f7fd fb64 	bl	8006f78 <vListInsert>
 80098b0:	e016      	b.n	80098e0 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098b2:	2300      	movs	r3, #0
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	2300      	movs	r3, #0
 80098b8:	693a      	ldr	r2, [r7, #16]
 80098ba:	2100      	movs	r1, #0
 80098bc:	68f8      	ldr	r0, [r7, #12]
 80098be:	f7ff fd9d 	bl	80093fc <xTimerGenericCommand>
 80098c2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d10a      	bne.n	80098e0 <prvSwitchTimerLists+0x94>
	__asm volatile
 80098ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ce:	f383 8811 	msr	BASEPRI, r3
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	f3bf 8f4f 	dsb	sy
 80098da:	603b      	str	r3, [r7, #0]
}
 80098dc:	bf00      	nop
 80098de:	e7fe      	b.n	80098de <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098e0:	4b09      	ldr	r3, [pc, #36]	; (8009908 <prvSwitchTimerLists+0xbc>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1b4      	bne.n	8009854 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80098ea:	4b07      	ldr	r3, [pc, #28]	; (8009908 <prvSwitchTimerLists+0xbc>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80098f0:	4b06      	ldr	r3, [pc, #24]	; (800990c <prvSwitchTimerLists+0xc0>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a04      	ldr	r2, [pc, #16]	; (8009908 <prvSwitchTimerLists+0xbc>)
 80098f6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80098f8:	4a04      	ldr	r2, [pc, #16]	; (800990c <prvSwitchTimerLists+0xc0>)
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	6013      	str	r3, [r2, #0]
}
 80098fe:	bf00      	nop
 8009900:	3718      	adds	r7, #24
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	20000cd0 	.word	0x20000cd0
 800990c:	20000cd4 	.word	0x20000cd4

08009910 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009916:	f000 f929 	bl	8009b6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800991a:	4b15      	ldr	r3, [pc, #84]	; (8009970 <prvCheckForValidListAndQueue+0x60>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d120      	bne.n	8009964 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009922:	4814      	ldr	r0, [pc, #80]	; (8009974 <prvCheckForValidListAndQueue+0x64>)
 8009924:	f7fd fada 	bl	8006edc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009928:	4813      	ldr	r0, [pc, #76]	; (8009978 <prvCheckForValidListAndQueue+0x68>)
 800992a:	f7fd fad7 	bl	8006edc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800992e:	4b13      	ldr	r3, [pc, #76]	; (800997c <prvCheckForValidListAndQueue+0x6c>)
 8009930:	4a10      	ldr	r2, [pc, #64]	; (8009974 <prvCheckForValidListAndQueue+0x64>)
 8009932:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009934:	4b12      	ldr	r3, [pc, #72]	; (8009980 <prvCheckForValidListAndQueue+0x70>)
 8009936:	4a10      	ldr	r2, [pc, #64]	; (8009978 <prvCheckForValidListAndQueue+0x68>)
 8009938:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800993a:	2300      	movs	r3, #0
 800993c:	9300      	str	r3, [sp, #0]
 800993e:	4b11      	ldr	r3, [pc, #68]	; (8009984 <prvCheckForValidListAndQueue+0x74>)
 8009940:	4a11      	ldr	r2, [pc, #68]	; (8009988 <prvCheckForValidListAndQueue+0x78>)
 8009942:	2110      	movs	r1, #16
 8009944:	200a      	movs	r0, #10
 8009946:	f7fd fbe1 	bl	800710c <xQueueGenericCreateStatic>
 800994a:	4603      	mov	r3, r0
 800994c:	4a08      	ldr	r2, [pc, #32]	; (8009970 <prvCheckForValidListAndQueue+0x60>)
 800994e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009950:	4b07      	ldr	r3, [pc, #28]	; (8009970 <prvCheckForValidListAndQueue+0x60>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d005      	beq.n	8009964 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009958:	4b05      	ldr	r3, [pc, #20]	; (8009970 <prvCheckForValidListAndQueue+0x60>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	490b      	ldr	r1, [pc, #44]	; (800998c <prvCheckForValidListAndQueue+0x7c>)
 800995e:	4618      	mov	r0, r3
 8009960:	f7fe fa62 	bl	8007e28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009964:	f000 f932 	bl	8009bcc <vPortExitCritical>
}
 8009968:	bf00      	nop
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	20000cd8 	.word	0x20000cd8
 8009974:	20000ca8 	.word	0x20000ca8
 8009978:	20000cbc 	.word	0x20000cbc
 800997c:	20000cd0 	.word	0x20000cd0
 8009980:	20000cd4 	.word	0x20000cd4
 8009984:	20000d84 	.word	0x20000d84
 8009988:	20000ce4 	.word	0x20000ce4
 800998c:	0800a794 	.word	0x0800a794

08009990 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	60f8      	str	r0, [r7, #12]
 8009998:	60b9      	str	r1, [r7, #8]
 800999a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	3b04      	subs	r3, #4
 80099a0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80099a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	3b04      	subs	r3, #4
 80099ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	f023 0201 	bic.w	r2, r3, #1
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	3b04      	subs	r3, #4
 80099be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099c0:	4a08      	ldr	r2, [pc, #32]	; (80099e4 <pxPortInitialiseStack+0x54>)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	3b14      	subs	r3, #20
 80099ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3b20      	subs	r3, #32
 80099d6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80099d8:	68fb      	ldr	r3, [r7, #12]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3714      	adds	r7, #20
 80099de:	46bd      	mov	sp, r7
 80099e0:	bc80      	pop	{r7}
 80099e2:	4770      	bx	lr
 80099e4:	080099e9 	.word	0x080099e9

080099e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80099e8:	b480      	push	{r7}
 80099ea:	b085      	sub	sp, #20
 80099ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80099ee:	2300      	movs	r3, #0
 80099f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80099f2:	4b12      	ldr	r3, [pc, #72]	; (8009a3c <prvTaskExitError+0x54>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099fa:	d00a      	beq.n	8009a12 <prvTaskExitError+0x2a>
	__asm volatile
 80099fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a00:	f383 8811 	msr	BASEPRI, r3
 8009a04:	f3bf 8f6f 	isb	sy
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	60fb      	str	r3, [r7, #12]
}
 8009a0e:	bf00      	nop
 8009a10:	e7fe      	b.n	8009a10 <prvTaskExitError+0x28>
	__asm volatile
 8009a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a16:	f383 8811 	msr	BASEPRI, r3
 8009a1a:	f3bf 8f6f 	isb	sy
 8009a1e:	f3bf 8f4f 	dsb	sy
 8009a22:	60bb      	str	r3, [r7, #8]
}
 8009a24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a26:	bf00      	nop
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d0fc      	beq.n	8009a28 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a2e:	bf00      	nop
 8009a30:	bf00      	nop
 8009a32:	3714      	adds	r7, #20
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bc80      	pop	{r7}
 8009a38:	4770      	bx	lr
 8009a3a:	bf00      	nop
 8009a3c:	20000044 	.word	0x20000044

08009a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a40:	4b07      	ldr	r3, [pc, #28]	; (8009a60 <pxCurrentTCBConst2>)
 8009a42:	6819      	ldr	r1, [r3, #0]
 8009a44:	6808      	ldr	r0, [r1, #0]
 8009a46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009a4a:	f380 8809 	msr	PSP, r0
 8009a4e:	f3bf 8f6f 	isb	sy
 8009a52:	f04f 0000 	mov.w	r0, #0
 8009a56:	f380 8811 	msr	BASEPRI, r0
 8009a5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009a5e:	4770      	bx	lr

08009a60 <pxCurrentTCBConst2>:
 8009a60:	200007a8 	.word	0x200007a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009a64:	bf00      	nop
 8009a66:	bf00      	nop

08009a68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009a68:	4806      	ldr	r0, [pc, #24]	; (8009a84 <prvPortStartFirstTask+0x1c>)
 8009a6a:	6800      	ldr	r0, [r0, #0]
 8009a6c:	6800      	ldr	r0, [r0, #0]
 8009a6e:	f380 8808 	msr	MSP, r0
 8009a72:	b662      	cpsie	i
 8009a74:	b661      	cpsie	f
 8009a76:	f3bf 8f4f 	dsb	sy
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	df00      	svc	0
 8009a80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009a82:	bf00      	nop
 8009a84:	e000ed08 	.word	0xe000ed08

08009a88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a8e:	4b32      	ldr	r3, [pc, #200]	; (8009b58 <xPortStartScheduler+0xd0>)
 8009a90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	22ff      	movs	r2, #255	; 0xff
 8009a9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009aa8:	78fb      	ldrb	r3, [r7, #3]
 8009aaa:	b2db      	uxtb	r3, r3
 8009aac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	4b2a      	ldr	r3, [pc, #168]	; (8009b5c <xPortStartScheduler+0xd4>)
 8009ab4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ab6:	4b2a      	ldr	r3, [pc, #168]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009ab8:	2207      	movs	r2, #7
 8009aba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009abc:	e009      	b.n	8009ad2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009abe:	4b28      	ldr	r3, [pc, #160]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	4a26      	ldr	r2, [pc, #152]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009ac6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ac8:	78fb      	ldrb	r3, [r7, #3]
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	005b      	lsls	r3, r3, #1
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ad2:	78fb      	ldrb	r3, [r7, #3]
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ada:	2b80      	cmp	r3, #128	; 0x80
 8009adc:	d0ef      	beq.n	8009abe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009ade:	4b20      	ldr	r3, [pc, #128]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f1c3 0307 	rsb	r3, r3, #7
 8009ae6:	2b04      	cmp	r3, #4
 8009ae8:	d00a      	beq.n	8009b00 <xPortStartScheduler+0x78>
	__asm volatile
 8009aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	60bb      	str	r3, [r7, #8]
}
 8009afc:	bf00      	nop
 8009afe:	e7fe      	b.n	8009afe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b00:	4b17      	ldr	r3, [pc, #92]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	021b      	lsls	r3, r3, #8
 8009b06:	4a16      	ldr	r2, [pc, #88]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009b08:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009b0a:	4b15      	ldr	r3, [pc, #84]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009b12:	4a13      	ldr	r2, [pc, #76]	; (8009b60 <xPortStartScheduler+0xd8>)
 8009b14:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	b2da      	uxtb	r2, r3
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009b1e:	4b11      	ldr	r3, [pc, #68]	; (8009b64 <xPortStartScheduler+0xdc>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4a10      	ldr	r2, [pc, #64]	; (8009b64 <xPortStartScheduler+0xdc>)
 8009b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009b28:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009b2a:	4b0e      	ldr	r3, [pc, #56]	; (8009b64 <xPortStartScheduler+0xdc>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a0d      	ldr	r2, [pc, #52]	; (8009b64 <xPortStartScheduler+0xdc>)
 8009b30:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009b34:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009b36:	f000 f8b9 	bl	8009cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009b3a:	4b0b      	ldr	r3, [pc, #44]	; (8009b68 <xPortStartScheduler+0xe0>)
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009b40:	f7ff ff92 	bl	8009a68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009b44:	f7fe fdb2 	bl	80086ac <vTaskSwitchContext>
	prvTaskExitError();
 8009b48:	f7ff ff4e 	bl	80099e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3710      	adds	r7, #16
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}
 8009b56:	bf00      	nop
 8009b58:	e000e400 	.word	0xe000e400
 8009b5c:	20000dd4 	.word	0x20000dd4
 8009b60:	20000dd8 	.word	0x20000dd8
 8009b64:	e000ed20 	.word	0xe000ed20
 8009b68:	20000044 	.word	0x20000044

08009b6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
	__asm volatile
 8009b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b76:	f383 8811 	msr	BASEPRI, r3
 8009b7a:	f3bf 8f6f 	isb	sy
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	607b      	str	r3, [r7, #4]
}
 8009b84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b86:	4b0f      	ldr	r3, [pc, #60]	; (8009bc4 <vPortEnterCritical+0x58>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	4a0d      	ldr	r2, [pc, #52]	; (8009bc4 <vPortEnterCritical+0x58>)
 8009b8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b90:	4b0c      	ldr	r3, [pc, #48]	; (8009bc4 <vPortEnterCritical+0x58>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d10f      	bne.n	8009bb8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b98:	4b0b      	ldr	r3, [pc, #44]	; (8009bc8 <vPortEnterCritical+0x5c>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d00a      	beq.n	8009bb8 <vPortEnterCritical+0x4c>
	__asm volatile
 8009ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba6:	f383 8811 	msr	BASEPRI, r3
 8009baa:	f3bf 8f6f 	isb	sy
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	603b      	str	r3, [r7, #0]
}
 8009bb4:	bf00      	nop
 8009bb6:	e7fe      	b.n	8009bb6 <vPortEnterCritical+0x4a>
	}
}
 8009bb8:	bf00      	nop
 8009bba:	370c      	adds	r7, #12
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bc80      	pop	{r7}
 8009bc0:	4770      	bx	lr
 8009bc2:	bf00      	nop
 8009bc4:	20000044 	.word	0x20000044
 8009bc8:	e000ed04 	.word	0xe000ed04

08009bcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009bd2:	4b11      	ldr	r3, [pc, #68]	; (8009c18 <vPortExitCritical+0x4c>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d10a      	bne.n	8009bf0 <vPortExitCritical+0x24>
	__asm volatile
 8009bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bde:	f383 8811 	msr	BASEPRI, r3
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	f3bf 8f4f 	dsb	sy
 8009bea:	607b      	str	r3, [r7, #4]
}
 8009bec:	bf00      	nop
 8009bee:	e7fe      	b.n	8009bee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009bf0:	4b09      	ldr	r3, [pc, #36]	; (8009c18 <vPortExitCritical+0x4c>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	4a08      	ldr	r2, [pc, #32]	; (8009c18 <vPortExitCritical+0x4c>)
 8009bf8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009bfa:	4b07      	ldr	r3, [pc, #28]	; (8009c18 <vPortExitCritical+0x4c>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d105      	bne.n	8009c0e <vPortExitCritical+0x42>
 8009c02:	2300      	movs	r3, #0
 8009c04:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	f383 8811 	msr	BASEPRI, r3
}
 8009c0c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009c0e:	bf00      	nop
 8009c10:	370c      	adds	r7, #12
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bc80      	pop	{r7}
 8009c16:	4770      	bx	lr
 8009c18:	20000044 	.word	0x20000044
 8009c1c:	00000000 	.word	0x00000000

08009c20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009c20:	f3ef 8009 	mrs	r0, PSP
 8009c24:	f3bf 8f6f 	isb	sy
 8009c28:	4b0d      	ldr	r3, [pc, #52]	; (8009c60 <pxCurrentTCBConst>)
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009c30:	6010      	str	r0, [r2, #0]
 8009c32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009c36:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009c3a:	f380 8811 	msr	BASEPRI, r0
 8009c3e:	f7fe fd35 	bl	80086ac <vTaskSwitchContext>
 8009c42:	f04f 0000 	mov.w	r0, #0
 8009c46:	f380 8811 	msr	BASEPRI, r0
 8009c4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009c4e:	6819      	ldr	r1, [r3, #0]
 8009c50:	6808      	ldr	r0, [r1, #0]
 8009c52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009c56:	f380 8809 	msr	PSP, r0
 8009c5a:	f3bf 8f6f 	isb	sy
 8009c5e:	4770      	bx	lr

08009c60 <pxCurrentTCBConst>:
 8009c60:	200007a8 	.word	0x200007a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c64:	bf00      	nop
 8009c66:	bf00      	nop

08009c68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c72:	f383 8811 	msr	BASEPRI, r3
 8009c76:	f3bf 8f6f 	isb	sy
 8009c7a:	f3bf 8f4f 	dsb	sy
 8009c7e:	607b      	str	r3, [r7, #4]
}
 8009c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c82:	f7fe fc55 	bl	8008530 <xTaskIncrementTick>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d003      	beq.n	8009c94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c8c:	4b06      	ldr	r3, [pc, #24]	; (8009ca8 <SysTick_Handler+0x40>)
 8009c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c92:	601a      	str	r2, [r3, #0]
 8009c94:	2300      	movs	r3, #0
 8009c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	f383 8811 	msr	BASEPRI, r3
}
 8009c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009ca0:	bf00      	nop
 8009ca2:	3708      	adds	r7, #8
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	e000ed04 	.word	0xe000ed04

08009cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009cac:	b480      	push	{r7}
 8009cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009cb0:	4b0a      	ldr	r3, [pc, #40]	; (8009cdc <vPortSetupTimerInterrupt+0x30>)
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009cb6:	4b0a      	ldr	r3, [pc, #40]	; (8009ce0 <vPortSetupTimerInterrupt+0x34>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009cbc:	4b09      	ldr	r3, [pc, #36]	; (8009ce4 <vPortSetupTimerInterrupt+0x38>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a09      	ldr	r2, [pc, #36]	; (8009ce8 <vPortSetupTimerInterrupt+0x3c>)
 8009cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc6:	099b      	lsrs	r3, r3, #6
 8009cc8:	4a08      	ldr	r2, [pc, #32]	; (8009cec <vPortSetupTimerInterrupt+0x40>)
 8009cca:	3b01      	subs	r3, #1
 8009ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009cce:	4b03      	ldr	r3, [pc, #12]	; (8009cdc <vPortSetupTimerInterrupt+0x30>)
 8009cd0:	2207      	movs	r2, #7
 8009cd2:	601a      	str	r2, [r3, #0]
}
 8009cd4:	bf00      	nop
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bc80      	pop	{r7}
 8009cda:	4770      	bx	lr
 8009cdc:	e000e010 	.word	0xe000e010
 8009ce0:	e000e018 	.word	0xe000e018
 8009ce4:	20000038 	.word	0x20000038
 8009ce8:	10624dd3 	.word	0x10624dd3
 8009cec:	e000e014 	.word	0xe000e014

08009cf0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009cf6:	f3ef 8305 	mrs	r3, IPSR
 8009cfa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2b0f      	cmp	r3, #15
 8009d00:	d914      	bls.n	8009d2c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009d02:	4a16      	ldr	r2, [pc, #88]	; (8009d5c <vPortValidateInterruptPriority+0x6c>)
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	4413      	add	r3, r2
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009d0c:	4b14      	ldr	r3, [pc, #80]	; (8009d60 <vPortValidateInterruptPriority+0x70>)
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	7afa      	ldrb	r2, [r7, #11]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d20a      	bcs.n	8009d2c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d1a:	f383 8811 	msr	BASEPRI, r3
 8009d1e:	f3bf 8f6f 	isb	sy
 8009d22:	f3bf 8f4f 	dsb	sy
 8009d26:	607b      	str	r3, [r7, #4]
}
 8009d28:	bf00      	nop
 8009d2a:	e7fe      	b.n	8009d2a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009d2c:	4b0d      	ldr	r3, [pc, #52]	; (8009d64 <vPortValidateInterruptPriority+0x74>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009d34:	4b0c      	ldr	r3, [pc, #48]	; (8009d68 <vPortValidateInterruptPriority+0x78>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d90a      	bls.n	8009d52 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d40:	f383 8811 	msr	BASEPRI, r3
 8009d44:	f3bf 8f6f 	isb	sy
 8009d48:	f3bf 8f4f 	dsb	sy
 8009d4c:	603b      	str	r3, [r7, #0]
}
 8009d4e:	bf00      	nop
 8009d50:	e7fe      	b.n	8009d50 <vPortValidateInterruptPriority+0x60>
	}
 8009d52:	bf00      	nop
 8009d54:	3714      	adds	r7, #20
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bc80      	pop	{r7}
 8009d5a:	4770      	bx	lr
 8009d5c:	e000e3f0 	.word	0xe000e3f0
 8009d60:	20000dd4 	.word	0x20000dd4
 8009d64:	e000ed0c 	.word	0xe000ed0c
 8009d68:	20000dd8 	.word	0x20000dd8

08009d6c <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 8009d74:	f7fe fb10 	bl	8008398 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f845 	bl	8009e08 <malloc>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009d82:	f7fe fb17 	bl	80083b4 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8009d86:	68fb      	ldr	r3, [r7, #12]
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3710      	adds	r7, #16
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
	if( pv )
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d006      	beq.n	8009dac <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 8009d9e:	f7fe fafb 	bl	8008398 <vTaskSuspendAll>
		{
			free( pv );
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 f838 	bl	8009e18 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 8009da8:	f7fe fb04 	bl	80083b4 <xTaskResumeAll>
	}
}
 8009dac:	bf00      	nop
 8009dae:	3708      	adds	r7, #8
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <__errno>:
 8009db4:	4b01      	ldr	r3, [pc, #4]	; (8009dbc <__errno+0x8>)
 8009db6:	6818      	ldr	r0, [r3, #0]
 8009db8:	4770      	bx	lr
 8009dba:	bf00      	nop
 8009dbc:	20000048 	.word	0x20000048

08009dc0 <__libc_init_array>:
 8009dc0:	b570      	push	{r4, r5, r6, lr}
 8009dc2:	2600      	movs	r6, #0
 8009dc4:	4d0c      	ldr	r5, [pc, #48]	; (8009df8 <__libc_init_array+0x38>)
 8009dc6:	4c0d      	ldr	r4, [pc, #52]	; (8009dfc <__libc_init_array+0x3c>)
 8009dc8:	1b64      	subs	r4, r4, r5
 8009dca:	10a4      	asrs	r4, r4, #2
 8009dcc:	42a6      	cmp	r6, r4
 8009dce:	d109      	bne.n	8009de4 <__libc_init_array+0x24>
 8009dd0:	f000 fc6c 	bl	800a6ac <_init>
 8009dd4:	2600      	movs	r6, #0
 8009dd6:	4d0a      	ldr	r5, [pc, #40]	; (8009e00 <__libc_init_array+0x40>)
 8009dd8:	4c0a      	ldr	r4, [pc, #40]	; (8009e04 <__libc_init_array+0x44>)
 8009dda:	1b64      	subs	r4, r4, r5
 8009ddc:	10a4      	asrs	r4, r4, #2
 8009dde:	42a6      	cmp	r6, r4
 8009de0:	d105      	bne.n	8009dee <__libc_init_array+0x2e>
 8009de2:	bd70      	pop	{r4, r5, r6, pc}
 8009de4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009de8:	4798      	blx	r3
 8009dea:	3601      	adds	r6, #1
 8009dec:	e7ee      	b.n	8009dcc <__libc_init_array+0xc>
 8009dee:	f855 3b04 	ldr.w	r3, [r5], #4
 8009df2:	4798      	blx	r3
 8009df4:	3601      	adds	r6, #1
 8009df6:	e7f2      	b.n	8009dde <__libc_init_array+0x1e>
 8009df8:	0800a908 	.word	0x0800a908
 8009dfc:	0800a908 	.word	0x0800a908
 8009e00:	0800a908 	.word	0x0800a908
 8009e04:	0800a90c 	.word	0x0800a90c

08009e08 <malloc>:
 8009e08:	4b02      	ldr	r3, [pc, #8]	; (8009e14 <malloc+0xc>)
 8009e0a:	4601      	mov	r1, r0
 8009e0c:	6818      	ldr	r0, [r3, #0]
 8009e0e:	f000 b86d 	b.w	8009eec <_malloc_r>
 8009e12:	bf00      	nop
 8009e14:	20000048 	.word	0x20000048

08009e18 <free>:
 8009e18:	4b02      	ldr	r3, [pc, #8]	; (8009e24 <free+0xc>)
 8009e1a:	4601      	mov	r1, r0
 8009e1c:	6818      	ldr	r0, [r3, #0]
 8009e1e:	f000 b819 	b.w	8009e54 <_free_r>
 8009e22:	bf00      	nop
 8009e24:	20000048 	.word	0x20000048

08009e28 <memcpy>:
 8009e28:	440a      	add	r2, r1
 8009e2a:	4291      	cmp	r1, r2
 8009e2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e30:	d100      	bne.n	8009e34 <memcpy+0xc>
 8009e32:	4770      	bx	lr
 8009e34:	b510      	push	{r4, lr}
 8009e36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e3a:	4291      	cmp	r1, r2
 8009e3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e40:	d1f9      	bne.n	8009e36 <memcpy+0xe>
 8009e42:	bd10      	pop	{r4, pc}

08009e44 <memset>:
 8009e44:	4603      	mov	r3, r0
 8009e46:	4402      	add	r2, r0
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d100      	bne.n	8009e4e <memset+0xa>
 8009e4c:	4770      	bx	lr
 8009e4e:	f803 1b01 	strb.w	r1, [r3], #1
 8009e52:	e7f9      	b.n	8009e48 <memset+0x4>

08009e54 <_free_r>:
 8009e54:	b538      	push	{r3, r4, r5, lr}
 8009e56:	4605      	mov	r5, r0
 8009e58:	2900      	cmp	r1, #0
 8009e5a:	d043      	beq.n	8009ee4 <_free_r+0x90>
 8009e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e60:	1f0c      	subs	r4, r1, #4
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bfb8      	it	lt
 8009e66:	18e4      	addlt	r4, r4, r3
 8009e68:	f000 f8ca 	bl	800a000 <__malloc_lock>
 8009e6c:	4a1e      	ldr	r2, [pc, #120]	; (8009ee8 <_free_r+0x94>)
 8009e6e:	6813      	ldr	r3, [r2, #0]
 8009e70:	4610      	mov	r0, r2
 8009e72:	b933      	cbnz	r3, 8009e82 <_free_r+0x2e>
 8009e74:	6063      	str	r3, [r4, #4]
 8009e76:	6014      	str	r4, [r2, #0]
 8009e78:	4628      	mov	r0, r5
 8009e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e7e:	f000 b8c5 	b.w	800a00c <__malloc_unlock>
 8009e82:	42a3      	cmp	r3, r4
 8009e84:	d90a      	bls.n	8009e9c <_free_r+0x48>
 8009e86:	6821      	ldr	r1, [r4, #0]
 8009e88:	1862      	adds	r2, r4, r1
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	bf01      	itttt	eq
 8009e8e:	681a      	ldreq	r2, [r3, #0]
 8009e90:	685b      	ldreq	r3, [r3, #4]
 8009e92:	1852      	addeq	r2, r2, r1
 8009e94:	6022      	streq	r2, [r4, #0]
 8009e96:	6063      	str	r3, [r4, #4]
 8009e98:	6004      	str	r4, [r0, #0]
 8009e9a:	e7ed      	b.n	8009e78 <_free_r+0x24>
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	b10b      	cbz	r3, 8009ea6 <_free_r+0x52>
 8009ea2:	42a3      	cmp	r3, r4
 8009ea4:	d9fa      	bls.n	8009e9c <_free_r+0x48>
 8009ea6:	6811      	ldr	r1, [r2, #0]
 8009ea8:	1850      	adds	r0, r2, r1
 8009eaa:	42a0      	cmp	r0, r4
 8009eac:	d10b      	bne.n	8009ec6 <_free_r+0x72>
 8009eae:	6820      	ldr	r0, [r4, #0]
 8009eb0:	4401      	add	r1, r0
 8009eb2:	1850      	adds	r0, r2, r1
 8009eb4:	4283      	cmp	r3, r0
 8009eb6:	6011      	str	r1, [r2, #0]
 8009eb8:	d1de      	bne.n	8009e78 <_free_r+0x24>
 8009eba:	6818      	ldr	r0, [r3, #0]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	4401      	add	r1, r0
 8009ec0:	6011      	str	r1, [r2, #0]
 8009ec2:	6053      	str	r3, [r2, #4]
 8009ec4:	e7d8      	b.n	8009e78 <_free_r+0x24>
 8009ec6:	d902      	bls.n	8009ece <_free_r+0x7a>
 8009ec8:	230c      	movs	r3, #12
 8009eca:	602b      	str	r3, [r5, #0]
 8009ecc:	e7d4      	b.n	8009e78 <_free_r+0x24>
 8009ece:	6820      	ldr	r0, [r4, #0]
 8009ed0:	1821      	adds	r1, r4, r0
 8009ed2:	428b      	cmp	r3, r1
 8009ed4:	bf01      	itttt	eq
 8009ed6:	6819      	ldreq	r1, [r3, #0]
 8009ed8:	685b      	ldreq	r3, [r3, #4]
 8009eda:	1809      	addeq	r1, r1, r0
 8009edc:	6021      	streq	r1, [r4, #0]
 8009ede:	6063      	str	r3, [r4, #4]
 8009ee0:	6054      	str	r4, [r2, #4]
 8009ee2:	e7c9      	b.n	8009e78 <_free_r+0x24>
 8009ee4:	bd38      	pop	{r3, r4, r5, pc}
 8009ee6:	bf00      	nop
 8009ee8:	20000ddc 	.word	0x20000ddc

08009eec <_malloc_r>:
 8009eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eee:	1ccd      	adds	r5, r1, #3
 8009ef0:	f025 0503 	bic.w	r5, r5, #3
 8009ef4:	3508      	adds	r5, #8
 8009ef6:	2d0c      	cmp	r5, #12
 8009ef8:	bf38      	it	cc
 8009efa:	250c      	movcc	r5, #12
 8009efc:	2d00      	cmp	r5, #0
 8009efe:	4606      	mov	r6, r0
 8009f00:	db01      	blt.n	8009f06 <_malloc_r+0x1a>
 8009f02:	42a9      	cmp	r1, r5
 8009f04:	d903      	bls.n	8009f0e <_malloc_r+0x22>
 8009f06:	230c      	movs	r3, #12
 8009f08:	6033      	str	r3, [r6, #0]
 8009f0a:	2000      	movs	r0, #0
 8009f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f0e:	f000 f877 	bl	800a000 <__malloc_lock>
 8009f12:	4921      	ldr	r1, [pc, #132]	; (8009f98 <_malloc_r+0xac>)
 8009f14:	680a      	ldr	r2, [r1, #0]
 8009f16:	4614      	mov	r4, r2
 8009f18:	b99c      	cbnz	r4, 8009f42 <_malloc_r+0x56>
 8009f1a:	4f20      	ldr	r7, [pc, #128]	; (8009f9c <_malloc_r+0xb0>)
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	b923      	cbnz	r3, 8009f2a <_malloc_r+0x3e>
 8009f20:	4621      	mov	r1, r4
 8009f22:	4630      	mov	r0, r6
 8009f24:	f000 f83c 	bl	8009fa0 <_sbrk_r>
 8009f28:	6038      	str	r0, [r7, #0]
 8009f2a:	4629      	mov	r1, r5
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f000 f837 	bl	8009fa0 <_sbrk_r>
 8009f32:	1c43      	adds	r3, r0, #1
 8009f34:	d123      	bne.n	8009f7e <_malloc_r+0x92>
 8009f36:	230c      	movs	r3, #12
 8009f38:	4630      	mov	r0, r6
 8009f3a:	6033      	str	r3, [r6, #0]
 8009f3c:	f000 f866 	bl	800a00c <__malloc_unlock>
 8009f40:	e7e3      	b.n	8009f0a <_malloc_r+0x1e>
 8009f42:	6823      	ldr	r3, [r4, #0]
 8009f44:	1b5b      	subs	r3, r3, r5
 8009f46:	d417      	bmi.n	8009f78 <_malloc_r+0x8c>
 8009f48:	2b0b      	cmp	r3, #11
 8009f4a:	d903      	bls.n	8009f54 <_malloc_r+0x68>
 8009f4c:	6023      	str	r3, [r4, #0]
 8009f4e:	441c      	add	r4, r3
 8009f50:	6025      	str	r5, [r4, #0]
 8009f52:	e004      	b.n	8009f5e <_malloc_r+0x72>
 8009f54:	6863      	ldr	r3, [r4, #4]
 8009f56:	42a2      	cmp	r2, r4
 8009f58:	bf0c      	ite	eq
 8009f5a:	600b      	streq	r3, [r1, #0]
 8009f5c:	6053      	strne	r3, [r2, #4]
 8009f5e:	4630      	mov	r0, r6
 8009f60:	f000 f854 	bl	800a00c <__malloc_unlock>
 8009f64:	f104 000b 	add.w	r0, r4, #11
 8009f68:	1d23      	adds	r3, r4, #4
 8009f6a:	f020 0007 	bic.w	r0, r0, #7
 8009f6e:	1ac2      	subs	r2, r0, r3
 8009f70:	d0cc      	beq.n	8009f0c <_malloc_r+0x20>
 8009f72:	1a1b      	subs	r3, r3, r0
 8009f74:	50a3      	str	r3, [r4, r2]
 8009f76:	e7c9      	b.n	8009f0c <_malloc_r+0x20>
 8009f78:	4622      	mov	r2, r4
 8009f7a:	6864      	ldr	r4, [r4, #4]
 8009f7c:	e7cc      	b.n	8009f18 <_malloc_r+0x2c>
 8009f7e:	1cc4      	adds	r4, r0, #3
 8009f80:	f024 0403 	bic.w	r4, r4, #3
 8009f84:	42a0      	cmp	r0, r4
 8009f86:	d0e3      	beq.n	8009f50 <_malloc_r+0x64>
 8009f88:	1a21      	subs	r1, r4, r0
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f000 f808 	bl	8009fa0 <_sbrk_r>
 8009f90:	3001      	adds	r0, #1
 8009f92:	d1dd      	bne.n	8009f50 <_malloc_r+0x64>
 8009f94:	e7cf      	b.n	8009f36 <_malloc_r+0x4a>
 8009f96:	bf00      	nop
 8009f98:	20000ddc 	.word	0x20000ddc
 8009f9c:	20000de0 	.word	0x20000de0

08009fa0 <_sbrk_r>:
 8009fa0:	b538      	push	{r3, r4, r5, lr}
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	4d05      	ldr	r5, [pc, #20]	; (8009fbc <_sbrk_r+0x1c>)
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	4608      	mov	r0, r1
 8009faa:	602b      	str	r3, [r5, #0]
 8009fac:	f7f9 fa16 	bl	80033dc <_sbrk>
 8009fb0:	1c43      	adds	r3, r0, #1
 8009fb2:	d102      	bne.n	8009fba <_sbrk_r+0x1a>
 8009fb4:	682b      	ldr	r3, [r5, #0]
 8009fb6:	b103      	cbz	r3, 8009fba <_sbrk_r+0x1a>
 8009fb8:	6023      	str	r3, [r4, #0]
 8009fba:	bd38      	pop	{r3, r4, r5, pc}
 8009fbc:	20001120 	.word	0x20001120

08009fc0 <siprintf>:
 8009fc0:	b40e      	push	{r1, r2, r3}
 8009fc2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009fc6:	b500      	push	{lr}
 8009fc8:	b09c      	sub	sp, #112	; 0x70
 8009fca:	ab1d      	add	r3, sp, #116	; 0x74
 8009fcc:	9002      	str	r0, [sp, #8]
 8009fce:	9006      	str	r0, [sp, #24]
 8009fd0:	9107      	str	r1, [sp, #28]
 8009fd2:	9104      	str	r1, [sp, #16]
 8009fd4:	4808      	ldr	r0, [pc, #32]	; (8009ff8 <siprintf+0x38>)
 8009fd6:	4909      	ldr	r1, [pc, #36]	; (8009ffc <siprintf+0x3c>)
 8009fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fdc:	9105      	str	r1, [sp, #20]
 8009fde:	6800      	ldr	r0, [r0, #0]
 8009fe0:	a902      	add	r1, sp, #8
 8009fe2:	9301      	str	r3, [sp, #4]
 8009fe4:	f000 f874 	bl	800a0d0 <_svfiprintf_r>
 8009fe8:	2200      	movs	r2, #0
 8009fea:	9b02      	ldr	r3, [sp, #8]
 8009fec:	701a      	strb	r2, [r3, #0]
 8009fee:	b01c      	add	sp, #112	; 0x70
 8009ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ff4:	b003      	add	sp, #12
 8009ff6:	4770      	bx	lr
 8009ff8:	20000048 	.word	0x20000048
 8009ffc:	ffff0208 	.word	0xffff0208

0800a000 <__malloc_lock>:
 800a000:	4801      	ldr	r0, [pc, #4]	; (800a008 <__malloc_lock+0x8>)
 800a002:	f000 bafb 	b.w	800a5fc <__retarget_lock_acquire_recursive>
 800a006:	bf00      	nop
 800a008:	20001128 	.word	0x20001128

0800a00c <__malloc_unlock>:
 800a00c:	4801      	ldr	r0, [pc, #4]	; (800a014 <__malloc_unlock+0x8>)
 800a00e:	f000 baf6 	b.w	800a5fe <__retarget_lock_release_recursive>
 800a012:	bf00      	nop
 800a014:	20001128 	.word	0x20001128

0800a018 <__ssputs_r>:
 800a018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a01c:	688e      	ldr	r6, [r1, #8]
 800a01e:	4682      	mov	sl, r0
 800a020:	429e      	cmp	r6, r3
 800a022:	460c      	mov	r4, r1
 800a024:	4690      	mov	r8, r2
 800a026:	461f      	mov	r7, r3
 800a028:	d838      	bhi.n	800a09c <__ssputs_r+0x84>
 800a02a:	898a      	ldrh	r2, [r1, #12]
 800a02c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a030:	d032      	beq.n	800a098 <__ssputs_r+0x80>
 800a032:	6825      	ldr	r5, [r4, #0]
 800a034:	6909      	ldr	r1, [r1, #16]
 800a036:	3301      	adds	r3, #1
 800a038:	eba5 0901 	sub.w	r9, r5, r1
 800a03c:	6965      	ldr	r5, [r4, #20]
 800a03e:	444b      	add	r3, r9
 800a040:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a044:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a048:	106d      	asrs	r5, r5, #1
 800a04a:	429d      	cmp	r5, r3
 800a04c:	bf38      	it	cc
 800a04e:	461d      	movcc	r5, r3
 800a050:	0553      	lsls	r3, r2, #21
 800a052:	d531      	bpl.n	800a0b8 <__ssputs_r+0xa0>
 800a054:	4629      	mov	r1, r5
 800a056:	f7ff ff49 	bl	8009eec <_malloc_r>
 800a05a:	4606      	mov	r6, r0
 800a05c:	b950      	cbnz	r0, 800a074 <__ssputs_r+0x5c>
 800a05e:	230c      	movs	r3, #12
 800a060:	f04f 30ff 	mov.w	r0, #4294967295
 800a064:	f8ca 3000 	str.w	r3, [sl]
 800a068:	89a3      	ldrh	r3, [r4, #12]
 800a06a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a06e:	81a3      	strh	r3, [r4, #12]
 800a070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a074:	464a      	mov	r2, r9
 800a076:	6921      	ldr	r1, [r4, #16]
 800a078:	f7ff fed6 	bl	8009e28 <memcpy>
 800a07c:	89a3      	ldrh	r3, [r4, #12]
 800a07e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a086:	81a3      	strh	r3, [r4, #12]
 800a088:	6126      	str	r6, [r4, #16]
 800a08a:	444e      	add	r6, r9
 800a08c:	6026      	str	r6, [r4, #0]
 800a08e:	463e      	mov	r6, r7
 800a090:	6165      	str	r5, [r4, #20]
 800a092:	eba5 0509 	sub.w	r5, r5, r9
 800a096:	60a5      	str	r5, [r4, #8]
 800a098:	42be      	cmp	r6, r7
 800a09a:	d900      	bls.n	800a09e <__ssputs_r+0x86>
 800a09c:	463e      	mov	r6, r7
 800a09e:	4632      	mov	r2, r6
 800a0a0:	4641      	mov	r1, r8
 800a0a2:	6820      	ldr	r0, [r4, #0]
 800a0a4:	f000 faba 	bl	800a61c <memmove>
 800a0a8:	68a3      	ldr	r3, [r4, #8]
 800a0aa:	6822      	ldr	r2, [r4, #0]
 800a0ac:	1b9b      	subs	r3, r3, r6
 800a0ae:	4432      	add	r2, r6
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	60a3      	str	r3, [r4, #8]
 800a0b4:	6022      	str	r2, [r4, #0]
 800a0b6:	e7db      	b.n	800a070 <__ssputs_r+0x58>
 800a0b8:	462a      	mov	r2, r5
 800a0ba:	f000 fac9 	bl	800a650 <_realloc_r>
 800a0be:	4606      	mov	r6, r0
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	d1e1      	bne.n	800a088 <__ssputs_r+0x70>
 800a0c4:	4650      	mov	r0, sl
 800a0c6:	6921      	ldr	r1, [r4, #16]
 800a0c8:	f7ff fec4 	bl	8009e54 <_free_r>
 800a0cc:	e7c7      	b.n	800a05e <__ssputs_r+0x46>
	...

0800a0d0 <_svfiprintf_r>:
 800a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d4:	4698      	mov	r8, r3
 800a0d6:	898b      	ldrh	r3, [r1, #12]
 800a0d8:	4607      	mov	r7, r0
 800a0da:	061b      	lsls	r3, r3, #24
 800a0dc:	460d      	mov	r5, r1
 800a0de:	4614      	mov	r4, r2
 800a0e0:	b09d      	sub	sp, #116	; 0x74
 800a0e2:	d50e      	bpl.n	800a102 <_svfiprintf_r+0x32>
 800a0e4:	690b      	ldr	r3, [r1, #16]
 800a0e6:	b963      	cbnz	r3, 800a102 <_svfiprintf_r+0x32>
 800a0e8:	2140      	movs	r1, #64	; 0x40
 800a0ea:	f7ff feff 	bl	8009eec <_malloc_r>
 800a0ee:	6028      	str	r0, [r5, #0]
 800a0f0:	6128      	str	r0, [r5, #16]
 800a0f2:	b920      	cbnz	r0, 800a0fe <_svfiprintf_r+0x2e>
 800a0f4:	230c      	movs	r3, #12
 800a0f6:	603b      	str	r3, [r7, #0]
 800a0f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0fc:	e0d1      	b.n	800a2a2 <_svfiprintf_r+0x1d2>
 800a0fe:	2340      	movs	r3, #64	; 0x40
 800a100:	616b      	str	r3, [r5, #20]
 800a102:	2300      	movs	r3, #0
 800a104:	9309      	str	r3, [sp, #36]	; 0x24
 800a106:	2320      	movs	r3, #32
 800a108:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a10c:	2330      	movs	r3, #48	; 0x30
 800a10e:	f04f 0901 	mov.w	r9, #1
 800a112:	f8cd 800c 	str.w	r8, [sp, #12]
 800a116:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a2bc <_svfiprintf_r+0x1ec>
 800a11a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a11e:	4623      	mov	r3, r4
 800a120:	469a      	mov	sl, r3
 800a122:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a126:	b10a      	cbz	r2, 800a12c <_svfiprintf_r+0x5c>
 800a128:	2a25      	cmp	r2, #37	; 0x25
 800a12a:	d1f9      	bne.n	800a120 <_svfiprintf_r+0x50>
 800a12c:	ebba 0b04 	subs.w	fp, sl, r4
 800a130:	d00b      	beq.n	800a14a <_svfiprintf_r+0x7a>
 800a132:	465b      	mov	r3, fp
 800a134:	4622      	mov	r2, r4
 800a136:	4629      	mov	r1, r5
 800a138:	4638      	mov	r0, r7
 800a13a:	f7ff ff6d 	bl	800a018 <__ssputs_r>
 800a13e:	3001      	adds	r0, #1
 800a140:	f000 80aa 	beq.w	800a298 <_svfiprintf_r+0x1c8>
 800a144:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a146:	445a      	add	r2, fp
 800a148:	9209      	str	r2, [sp, #36]	; 0x24
 800a14a:	f89a 3000 	ldrb.w	r3, [sl]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	f000 80a2 	beq.w	800a298 <_svfiprintf_r+0x1c8>
 800a154:	2300      	movs	r3, #0
 800a156:	f04f 32ff 	mov.w	r2, #4294967295
 800a15a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a15e:	f10a 0a01 	add.w	sl, sl, #1
 800a162:	9304      	str	r3, [sp, #16]
 800a164:	9307      	str	r3, [sp, #28]
 800a166:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a16a:	931a      	str	r3, [sp, #104]	; 0x68
 800a16c:	4654      	mov	r4, sl
 800a16e:	2205      	movs	r2, #5
 800a170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a174:	4851      	ldr	r0, [pc, #324]	; (800a2bc <_svfiprintf_r+0x1ec>)
 800a176:	f000 fa43 	bl	800a600 <memchr>
 800a17a:	9a04      	ldr	r2, [sp, #16]
 800a17c:	b9d8      	cbnz	r0, 800a1b6 <_svfiprintf_r+0xe6>
 800a17e:	06d0      	lsls	r0, r2, #27
 800a180:	bf44      	itt	mi
 800a182:	2320      	movmi	r3, #32
 800a184:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a188:	0711      	lsls	r1, r2, #28
 800a18a:	bf44      	itt	mi
 800a18c:	232b      	movmi	r3, #43	; 0x2b
 800a18e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a192:	f89a 3000 	ldrb.w	r3, [sl]
 800a196:	2b2a      	cmp	r3, #42	; 0x2a
 800a198:	d015      	beq.n	800a1c6 <_svfiprintf_r+0xf6>
 800a19a:	4654      	mov	r4, sl
 800a19c:	2000      	movs	r0, #0
 800a19e:	f04f 0c0a 	mov.w	ip, #10
 800a1a2:	9a07      	ldr	r2, [sp, #28]
 800a1a4:	4621      	mov	r1, r4
 800a1a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1aa:	3b30      	subs	r3, #48	; 0x30
 800a1ac:	2b09      	cmp	r3, #9
 800a1ae:	d94e      	bls.n	800a24e <_svfiprintf_r+0x17e>
 800a1b0:	b1b0      	cbz	r0, 800a1e0 <_svfiprintf_r+0x110>
 800a1b2:	9207      	str	r2, [sp, #28]
 800a1b4:	e014      	b.n	800a1e0 <_svfiprintf_r+0x110>
 800a1b6:	eba0 0308 	sub.w	r3, r0, r8
 800a1ba:	fa09 f303 	lsl.w	r3, r9, r3
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	46a2      	mov	sl, r4
 800a1c2:	9304      	str	r3, [sp, #16]
 800a1c4:	e7d2      	b.n	800a16c <_svfiprintf_r+0x9c>
 800a1c6:	9b03      	ldr	r3, [sp, #12]
 800a1c8:	1d19      	adds	r1, r3, #4
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	9103      	str	r1, [sp, #12]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	bfbb      	ittet	lt
 800a1d2:	425b      	neglt	r3, r3
 800a1d4:	f042 0202 	orrlt.w	r2, r2, #2
 800a1d8:	9307      	strge	r3, [sp, #28]
 800a1da:	9307      	strlt	r3, [sp, #28]
 800a1dc:	bfb8      	it	lt
 800a1de:	9204      	strlt	r2, [sp, #16]
 800a1e0:	7823      	ldrb	r3, [r4, #0]
 800a1e2:	2b2e      	cmp	r3, #46	; 0x2e
 800a1e4:	d10c      	bne.n	800a200 <_svfiprintf_r+0x130>
 800a1e6:	7863      	ldrb	r3, [r4, #1]
 800a1e8:	2b2a      	cmp	r3, #42	; 0x2a
 800a1ea:	d135      	bne.n	800a258 <_svfiprintf_r+0x188>
 800a1ec:	9b03      	ldr	r3, [sp, #12]
 800a1ee:	3402      	adds	r4, #2
 800a1f0:	1d1a      	adds	r2, r3, #4
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	9203      	str	r2, [sp, #12]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	bfb8      	it	lt
 800a1fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1fe:	9305      	str	r3, [sp, #20]
 800a200:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2cc <_svfiprintf_r+0x1fc>
 800a204:	2203      	movs	r2, #3
 800a206:	4650      	mov	r0, sl
 800a208:	7821      	ldrb	r1, [r4, #0]
 800a20a:	f000 f9f9 	bl	800a600 <memchr>
 800a20e:	b140      	cbz	r0, 800a222 <_svfiprintf_r+0x152>
 800a210:	2340      	movs	r3, #64	; 0x40
 800a212:	eba0 000a 	sub.w	r0, r0, sl
 800a216:	fa03 f000 	lsl.w	r0, r3, r0
 800a21a:	9b04      	ldr	r3, [sp, #16]
 800a21c:	3401      	adds	r4, #1
 800a21e:	4303      	orrs	r3, r0
 800a220:	9304      	str	r3, [sp, #16]
 800a222:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a226:	2206      	movs	r2, #6
 800a228:	4825      	ldr	r0, [pc, #148]	; (800a2c0 <_svfiprintf_r+0x1f0>)
 800a22a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a22e:	f000 f9e7 	bl	800a600 <memchr>
 800a232:	2800      	cmp	r0, #0
 800a234:	d038      	beq.n	800a2a8 <_svfiprintf_r+0x1d8>
 800a236:	4b23      	ldr	r3, [pc, #140]	; (800a2c4 <_svfiprintf_r+0x1f4>)
 800a238:	bb1b      	cbnz	r3, 800a282 <_svfiprintf_r+0x1b2>
 800a23a:	9b03      	ldr	r3, [sp, #12]
 800a23c:	3307      	adds	r3, #7
 800a23e:	f023 0307 	bic.w	r3, r3, #7
 800a242:	3308      	adds	r3, #8
 800a244:	9303      	str	r3, [sp, #12]
 800a246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a248:	4433      	add	r3, r6
 800a24a:	9309      	str	r3, [sp, #36]	; 0x24
 800a24c:	e767      	b.n	800a11e <_svfiprintf_r+0x4e>
 800a24e:	460c      	mov	r4, r1
 800a250:	2001      	movs	r0, #1
 800a252:	fb0c 3202 	mla	r2, ip, r2, r3
 800a256:	e7a5      	b.n	800a1a4 <_svfiprintf_r+0xd4>
 800a258:	2300      	movs	r3, #0
 800a25a:	f04f 0c0a 	mov.w	ip, #10
 800a25e:	4619      	mov	r1, r3
 800a260:	3401      	adds	r4, #1
 800a262:	9305      	str	r3, [sp, #20]
 800a264:	4620      	mov	r0, r4
 800a266:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a26a:	3a30      	subs	r2, #48	; 0x30
 800a26c:	2a09      	cmp	r2, #9
 800a26e:	d903      	bls.n	800a278 <_svfiprintf_r+0x1a8>
 800a270:	2b00      	cmp	r3, #0
 800a272:	d0c5      	beq.n	800a200 <_svfiprintf_r+0x130>
 800a274:	9105      	str	r1, [sp, #20]
 800a276:	e7c3      	b.n	800a200 <_svfiprintf_r+0x130>
 800a278:	4604      	mov	r4, r0
 800a27a:	2301      	movs	r3, #1
 800a27c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a280:	e7f0      	b.n	800a264 <_svfiprintf_r+0x194>
 800a282:	ab03      	add	r3, sp, #12
 800a284:	9300      	str	r3, [sp, #0]
 800a286:	462a      	mov	r2, r5
 800a288:	4638      	mov	r0, r7
 800a28a:	4b0f      	ldr	r3, [pc, #60]	; (800a2c8 <_svfiprintf_r+0x1f8>)
 800a28c:	a904      	add	r1, sp, #16
 800a28e:	f3af 8000 	nop.w
 800a292:	1c42      	adds	r2, r0, #1
 800a294:	4606      	mov	r6, r0
 800a296:	d1d6      	bne.n	800a246 <_svfiprintf_r+0x176>
 800a298:	89ab      	ldrh	r3, [r5, #12]
 800a29a:	065b      	lsls	r3, r3, #25
 800a29c:	f53f af2c 	bmi.w	800a0f8 <_svfiprintf_r+0x28>
 800a2a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2a2:	b01d      	add	sp, #116	; 0x74
 800a2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a8:	ab03      	add	r3, sp, #12
 800a2aa:	9300      	str	r3, [sp, #0]
 800a2ac:	462a      	mov	r2, r5
 800a2ae:	4638      	mov	r0, r7
 800a2b0:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <_svfiprintf_r+0x1f8>)
 800a2b2:	a904      	add	r1, sp, #16
 800a2b4:	f000 f87c 	bl	800a3b0 <_printf_i>
 800a2b8:	e7eb      	b.n	800a292 <_svfiprintf_r+0x1c2>
 800a2ba:	bf00      	nop
 800a2bc:	0800a8d4 	.word	0x0800a8d4
 800a2c0:	0800a8de 	.word	0x0800a8de
 800a2c4:	00000000 	.word	0x00000000
 800a2c8:	0800a019 	.word	0x0800a019
 800a2cc:	0800a8da 	.word	0x0800a8da

0800a2d0 <_printf_common>:
 800a2d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2d4:	4616      	mov	r6, r2
 800a2d6:	4699      	mov	r9, r3
 800a2d8:	688a      	ldr	r2, [r1, #8]
 800a2da:	690b      	ldr	r3, [r1, #16]
 800a2dc:	4607      	mov	r7, r0
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	bfb8      	it	lt
 800a2e2:	4613      	movlt	r3, r2
 800a2e4:	6033      	str	r3, [r6, #0]
 800a2e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2ea:	460c      	mov	r4, r1
 800a2ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a2f0:	b10a      	cbz	r2, 800a2f6 <_printf_common+0x26>
 800a2f2:	3301      	adds	r3, #1
 800a2f4:	6033      	str	r3, [r6, #0]
 800a2f6:	6823      	ldr	r3, [r4, #0]
 800a2f8:	0699      	lsls	r1, r3, #26
 800a2fa:	bf42      	ittt	mi
 800a2fc:	6833      	ldrmi	r3, [r6, #0]
 800a2fe:	3302      	addmi	r3, #2
 800a300:	6033      	strmi	r3, [r6, #0]
 800a302:	6825      	ldr	r5, [r4, #0]
 800a304:	f015 0506 	ands.w	r5, r5, #6
 800a308:	d106      	bne.n	800a318 <_printf_common+0x48>
 800a30a:	f104 0a19 	add.w	sl, r4, #25
 800a30e:	68e3      	ldr	r3, [r4, #12]
 800a310:	6832      	ldr	r2, [r6, #0]
 800a312:	1a9b      	subs	r3, r3, r2
 800a314:	42ab      	cmp	r3, r5
 800a316:	dc28      	bgt.n	800a36a <_printf_common+0x9a>
 800a318:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a31c:	1e13      	subs	r3, r2, #0
 800a31e:	6822      	ldr	r2, [r4, #0]
 800a320:	bf18      	it	ne
 800a322:	2301      	movne	r3, #1
 800a324:	0692      	lsls	r2, r2, #26
 800a326:	d42d      	bmi.n	800a384 <_printf_common+0xb4>
 800a328:	4649      	mov	r1, r9
 800a32a:	4638      	mov	r0, r7
 800a32c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a330:	47c0      	blx	r8
 800a332:	3001      	adds	r0, #1
 800a334:	d020      	beq.n	800a378 <_printf_common+0xa8>
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	68e5      	ldr	r5, [r4, #12]
 800a33a:	f003 0306 	and.w	r3, r3, #6
 800a33e:	2b04      	cmp	r3, #4
 800a340:	bf18      	it	ne
 800a342:	2500      	movne	r5, #0
 800a344:	6832      	ldr	r2, [r6, #0]
 800a346:	f04f 0600 	mov.w	r6, #0
 800a34a:	68a3      	ldr	r3, [r4, #8]
 800a34c:	bf08      	it	eq
 800a34e:	1aad      	subeq	r5, r5, r2
 800a350:	6922      	ldr	r2, [r4, #16]
 800a352:	bf08      	it	eq
 800a354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a358:	4293      	cmp	r3, r2
 800a35a:	bfc4      	itt	gt
 800a35c:	1a9b      	subgt	r3, r3, r2
 800a35e:	18ed      	addgt	r5, r5, r3
 800a360:	341a      	adds	r4, #26
 800a362:	42b5      	cmp	r5, r6
 800a364:	d11a      	bne.n	800a39c <_printf_common+0xcc>
 800a366:	2000      	movs	r0, #0
 800a368:	e008      	b.n	800a37c <_printf_common+0xac>
 800a36a:	2301      	movs	r3, #1
 800a36c:	4652      	mov	r2, sl
 800a36e:	4649      	mov	r1, r9
 800a370:	4638      	mov	r0, r7
 800a372:	47c0      	blx	r8
 800a374:	3001      	adds	r0, #1
 800a376:	d103      	bne.n	800a380 <_printf_common+0xb0>
 800a378:	f04f 30ff 	mov.w	r0, #4294967295
 800a37c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a380:	3501      	adds	r5, #1
 800a382:	e7c4      	b.n	800a30e <_printf_common+0x3e>
 800a384:	2030      	movs	r0, #48	; 0x30
 800a386:	18e1      	adds	r1, r4, r3
 800a388:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a38c:	1c5a      	adds	r2, r3, #1
 800a38e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a392:	4422      	add	r2, r4
 800a394:	3302      	adds	r3, #2
 800a396:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a39a:	e7c5      	b.n	800a328 <_printf_common+0x58>
 800a39c:	2301      	movs	r3, #1
 800a39e:	4622      	mov	r2, r4
 800a3a0:	4649      	mov	r1, r9
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	47c0      	blx	r8
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	d0e6      	beq.n	800a378 <_printf_common+0xa8>
 800a3aa:	3601      	adds	r6, #1
 800a3ac:	e7d9      	b.n	800a362 <_printf_common+0x92>
	...

0800a3b0 <_printf_i>:
 800a3b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3b4:	460c      	mov	r4, r1
 800a3b6:	7e27      	ldrb	r7, [r4, #24]
 800a3b8:	4691      	mov	r9, r2
 800a3ba:	2f78      	cmp	r7, #120	; 0x78
 800a3bc:	4680      	mov	r8, r0
 800a3be:	469a      	mov	sl, r3
 800a3c0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a3c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3c6:	d807      	bhi.n	800a3d8 <_printf_i+0x28>
 800a3c8:	2f62      	cmp	r7, #98	; 0x62
 800a3ca:	d80a      	bhi.n	800a3e2 <_printf_i+0x32>
 800a3cc:	2f00      	cmp	r7, #0
 800a3ce:	f000 80d9 	beq.w	800a584 <_printf_i+0x1d4>
 800a3d2:	2f58      	cmp	r7, #88	; 0x58
 800a3d4:	f000 80a4 	beq.w	800a520 <_printf_i+0x170>
 800a3d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a3dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a3e0:	e03a      	b.n	800a458 <_printf_i+0xa8>
 800a3e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a3e6:	2b15      	cmp	r3, #21
 800a3e8:	d8f6      	bhi.n	800a3d8 <_printf_i+0x28>
 800a3ea:	a001      	add	r0, pc, #4	; (adr r0, 800a3f0 <_printf_i+0x40>)
 800a3ec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a3f0:	0800a449 	.word	0x0800a449
 800a3f4:	0800a45d 	.word	0x0800a45d
 800a3f8:	0800a3d9 	.word	0x0800a3d9
 800a3fc:	0800a3d9 	.word	0x0800a3d9
 800a400:	0800a3d9 	.word	0x0800a3d9
 800a404:	0800a3d9 	.word	0x0800a3d9
 800a408:	0800a45d 	.word	0x0800a45d
 800a40c:	0800a3d9 	.word	0x0800a3d9
 800a410:	0800a3d9 	.word	0x0800a3d9
 800a414:	0800a3d9 	.word	0x0800a3d9
 800a418:	0800a3d9 	.word	0x0800a3d9
 800a41c:	0800a56b 	.word	0x0800a56b
 800a420:	0800a48d 	.word	0x0800a48d
 800a424:	0800a54d 	.word	0x0800a54d
 800a428:	0800a3d9 	.word	0x0800a3d9
 800a42c:	0800a3d9 	.word	0x0800a3d9
 800a430:	0800a58d 	.word	0x0800a58d
 800a434:	0800a3d9 	.word	0x0800a3d9
 800a438:	0800a48d 	.word	0x0800a48d
 800a43c:	0800a3d9 	.word	0x0800a3d9
 800a440:	0800a3d9 	.word	0x0800a3d9
 800a444:	0800a555 	.word	0x0800a555
 800a448:	680b      	ldr	r3, [r1, #0]
 800a44a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a44e:	1d1a      	adds	r2, r3, #4
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	600a      	str	r2, [r1, #0]
 800a454:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a458:	2301      	movs	r3, #1
 800a45a:	e0a4      	b.n	800a5a6 <_printf_i+0x1f6>
 800a45c:	6825      	ldr	r5, [r4, #0]
 800a45e:	6808      	ldr	r0, [r1, #0]
 800a460:	062e      	lsls	r6, r5, #24
 800a462:	f100 0304 	add.w	r3, r0, #4
 800a466:	d50a      	bpl.n	800a47e <_printf_i+0xce>
 800a468:	6805      	ldr	r5, [r0, #0]
 800a46a:	600b      	str	r3, [r1, #0]
 800a46c:	2d00      	cmp	r5, #0
 800a46e:	da03      	bge.n	800a478 <_printf_i+0xc8>
 800a470:	232d      	movs	r3, #45	; 0x2d
 800a472:	426d      	negs	r5, r5
 800a474:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a478:	230a      	movs	r3, #10
 800a47a:	485e      	ldr	r0, [pc, #376]	; (800a5f4 <_printf_i+0x244>)
 800a47c:	e019      	b.n	800a4b2 <_printf_i+0x102>
 800a47e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a482:	6805      	ldr	r5, [r0, #0]
 800a484:	600b      	str	r3, [r1, #0]
 800a486:	bf18      	it	ne
 800a488:	b22d      	sxthne	r5, r5
 800a48a:	e7ef      	b.n	800a46c <_printf_i+0xbc>
 800a48c:	680b      	ldr	r3, [r1, #0]
 800a48e:	6825      	ldr	r5, [r4, #0]
 800a490:	1d18      	adds	r0, r3, #4
 800a492:	6008      	str	r0, [r1, #0]
 800a494:	0628      	lsls	r0, r5, #24
 800a496:	d501      	bpl.n	800a49c <_printf_i+0xec>
 800a498:	681d      	ldr	r5, [r3, #0]
 800a49a:	e002      	b.n	800a4a2 <_printf_i+0xf2>
 800a49c:	0669      	lsls	r1, r5, #25
 800a49e:	d5fb      	bpl.n	800a498 <_printf_i+0xe8>
 800a4a0:	881d      	ldrh	r5, [r3, #0]
 800a4a2:	2f6f      	cmp	r7, #111	; 0x6f
 800a4a4:	bf0c      	ite	eq
 800a4a6:	2308      	moveq	r3, #8
 800a4a8:	230a      	movne	r3, #10
 800a4aa:	4852      	ldr	r0, [pc, #328]	; (800a5f4 <_printf_i+0x244>)
 800a4ac:	2100      	movs	r1, #0
 800a4ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a4b2:	6866      	ldr	r6, [r4, #4]
 800a4b4:	2e00      	cmp	r6, #0
 800a4b6:	bfa8      	it	ge
 800a4b8:	6821      	ldrge	r1, [r4, #0]
 800a4ba:	60a6      	str	r6, [r4, #8]
 800a4bc:	bfa4      	itt	ge
 800a4be:	f021 0104 	bicge.w	r1, r1, #4
 800a4c2:	6021      	strge	r1, [r4, #0]
 800a4c4:	b90d      	cbnz	r5, 800a4ca <_printf_i+0x11a>
 800a4c6:	2e00      	cmp	r6, #0
 800a4c8:	d04d      	beq.n	800a566 <_printf_i+0x1b6>
 800a4ca:	4616      	mov	r6, r2
 800a4cc:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4d0:	fb03 5711 	mls	r7, r3, r1, r5
 800a4d4:	5dc7      	ldrb	r7, [r0, r7]
 800a4d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4da:	462f      	mov	r7, r5
 800a4dc:	42bb      	cmp	r3, r7
 800a4de:	460d      	mov	r5, r1
 800a4e0:	d9f4      	bls.n	800a4cc <_printf_i+0x11c>
 800a4e2:	2b08      	cmp	r3, #8
 800a4e4:	d10b      	bne.n	800a4fe <_printf_i+0x14e>
 800a4e6:	6823      	ldr	r3, [r4, #0]
 800a4e8:	07df      	lsls	r7, r3, #31
 800a4ea:	d508      	bpl.n	800a4fe <_printf_i+0x14e>
 800a4ec:	6923      	ldr	r3, [r4, #16]
 800a4ee:	6861      	ldr	r1, [r4, #4]
 800a4f0:	4299      	cmp	r1, r3
 800a4f2:	bfde      	ittt	le
 800a4f4:	2330      	movle	r3, #48	; 0x30
 800a4f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4fe:	1b92      	subs	r2, r2, r6
 800a500:	6122      	str	r2, [r4, #16]
 800a502:	464b      	mov	r3, r9
 800a504:	4621      	mov	r1, r4
 800a506:	4640      	mov	r0, r8
 800a508:	f8cd a000 	str.w	sl, [sp]
 800a50c:	aa03      	add	r2, sp, #12
 800a50e:	f7ff fedf 	bl	800a2d0 <_printf_common>
 800a512:	3001      	adds	r0, #1
 800a514:	d14c      	bne.n	800a5b0 <_printf_i+0x200>
 800a516:	f04f 30ff 	mov.w	r0, #4294967295
 800a51a:	b004      	add	sp, #16
 800a51c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a520:	4834      	ldr	r0, [pc, #208]	; (800a5f4 <_printf_i+0x244>)
 800a522:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a526:	680e      	ldr	r6, [r1, #0]
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	f856 5b04 	ldr.w	r5, [r6], #4
 800a52e:	061f      	lsls	r7, r3, #24
 800a530:	600e      	str	r6, [r1, #0]
 800a532:	d514      	bpl.n	800a55e <_printf_i+0x1ae>
 800a534:	07d9      	lsls	r1, r3, #31
 800a536:	bf44      	itt	mi
 800a538:	f043 0320 	orrmi.w	r3, r3, #32
 800a53c:	6023      	strmi	r3, [r4, #0]
 800a53e:	b91d      	cbnz	r5, 800a548 <_printf_i+0x198>
 800a540:	6823      	ldr	r3, [r4, #0]
 800a542:	f023 0320 	bic.w	r3, r3, #32
 800a546:	6023      	str	r3, [r4, #0]
 800a548:	2310      	movs	r3, #16
 800a54a:	e7af      	b.n	800a4ac <_printf_i+0xfc>
 800a54c:	6823      	ldr	r3, [r4, #0]
 800a54e:	f043 0320 	orr.w	r3, r3, #32
 800a552:	6023      	str	r3, [r4, #0]
 800a554:	2378      	movs	r3, #120	; 0x78
 800a556:	4828      	ldr	r0, [pc, #160]	; (800a5f8 <_printf_i+0x248>)
 800a558:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a55c:	e7e3      	b.n	800a526 <_printf_i+0x176>
 800a55e:	065e      	lsls	r6, r3, #25
 800a560:	bf48      	it	mi
 800a562:	b2ad      	uxthmi	r5, r5
 800a564:	e7e6      	b.n	800a534 <_printf_i+0x184>
 800a566:	4616      	mov	r6, r2
 800a568:	e7bb      	b.n	800a4e2 <_printf_i+0x132>
 800a56a:	680b      	ldr	r3, [r1, #0]
 800a56c:	6826      	ldr	r6, [r4, #0]
 800a56e:	1d1d      	adds	r5, r3, #4
 800a570:	6960      	ldr	r0, [r4, #20]
 800a572:	600d      	str	r5, [r1, #0]
 800a574:	0635      	lsls	r5, r6, #24
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	d501      	bpl.n	800a57e <_printf_i+0x1ce>
 800a57a:	6018      	str	r0, [r3, #0]
 800a57c:	e002      	b.n	800a584 <_printf_i+0x1d4>
 800a57e:	0671      	lsls	r1, r6, #25
 800a580:	d5fb      	bpl.n	800a57a <_printf_i+0x1ca>
 800a582:	8018      	strh	r0, [r3, #0]
 800a584:	2300      	movs	r3, #0
 800a586:	4616      	mov	r6, r2
 800a588:	6123      	str	r3, [r4, #16]
 800a58a:	e7ba      	b.n	800a502 <_printf_i+0x152>
 800a58c:	680b      	ldr	r3, [r1, #0]
 800a58e:	1d1a      	adds	r2, r3, #4
 800a590:	600a      	str	r2, [r1, #0]
 800a592:	681e      	ldr	r6, [r3, #0]
 800a594:	2100      	movs	r1, #0
 800a596:	4630      	mov	r0, r6
 800a598:	6862      	ldr	r2, [r4, #4]
 800a59a:	f000 f831 	bl	800a600 <memchr>
 800a59e:	b108      	cbz	r0, 800a5a4 <_printf_i+0x1f4>
 800a5a0:	1b80      	subs	r0, r0, r6
 800a5a2:	6060      	str	r0, [r4, #4]
 800a5a4:	6863      	ldr	r3, [r4, #4]
 800a5a6:	6123      	str	r3, [r4, #16]
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5ae:	e7a8      	b.n	800a502 <_printf_i+0x152>
 800a5b0:	4632      	mov	r2, r6
 800a5b2:	4649      	mov	r1, r9
 800a5b4:	4640      	mov	r0, r8
 800a5b6:	6923      	ldr	r3, [r4, #16]
 800a5b8:	47d0      	blx	sl
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	d0ab      	beq.n	800a516 <_printf_i+0x166>
 800a5be:	6823      	ldr	r3, [r4, #0]
 800a5c0:	079b      	lsls	r3, r3, #30
 800a5c2:	d413      	bmi.n	800a5ec <_printf_i+0x23c>
 800a5c4:	68e0      	ldr	r0, [r4, #12]
 800a5c6:	9b03      	ldr	r3, [sp, #12]
 800a5c8:	4298      	cmp	r0, r3
 800a5ca:	bfb8      	it	lt
 800a5cc:	4618      	movlt	r0, r3
 800a5ce:	e7a4      	b.n	800a51a <_printf_i+0x16a>
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	4632      	mov	r2, r6
 800a5d4:	4649      	mov	r1, r9
 800a5d6:	4640      	mov	r0, r8
 800a5d8:	47d0      	blx	sl
 800a5da:	3001      	adds	r0, #1
 800a5dc:	d09b      	beq.n	800a516 <_printf_i+0x166>
 800a5de:	3501      	adds	r5, #1
 800a5e0:	68e3      	ldr	r3, [r4, #12]
 800a5e2:	9903      	ldr	r1, [sp, #12]
 800a5e4:	1a5b      	subs	r3, r3, r1
 800a5e6:	42ab      	cmp	r3, r5
 800a5e8:	dcf2      	bgt.n	800a5d0 <_printf_i+0x220>
 800a5ea:	e7eb      	b.n	800a5c4 <_printf_i+0x214>
 800a5ec:	2500      	movs	r5, #0
 800a5ee:	f104 0619 	add.w	r6, r4, #25
 800a5f2:	e7f5      	b.n	800a5e0 <_printf_i+0x230>
 800a5f4:	0800a8e5 	.word	0x0800a8e5
 800a5f8:	0800a8f6 	.word	0x0800a8f6

0800a5fc <__retarget_lock_acquire_recursive>:
 800a5fc:	4770      	bx	lr

0800a5fe <__retarget_lock_release_recursive>:
 800a5fe:	4770      	bx	lr

0800a600 <memchr>:
 800a600:	4603      	mov	r3, r0
 800a602:	b510      	push	{r4, lr}
 800a604:	b2c9      	uxtb	r1, r1
 800a606:	4402      	add	r2, r0
 800a608:	4293      	cmp	r3, r2
 800a60a:	4618      	mov	r0, r3
 800a60c:	d101      	bne.n	800a612 <memchr+0x12>
 800a60e:	2000      	movs	r0, #0
 800a610:	e003      	b.n	800a61a <memchr+0x1a>
 800a612:	7804      	ldrb	r4, [r0, #0]
 800a614:	3301      	adds	r3, #1
 800a616:	428c      	cmp	r4, r1
 800a618:	d1f6      	bne.n	800a608 <memchr+0x8>
 800a61a:	bd10      	pop	{r4, pc}

0800a61c <memmove>:
 800a61c:	4288      	cmp	r0, r1
 800a61e:	b510      	push	{r4, lr}
 800a620:	eb01 0402 	add.w	r4, r1, r2
 800a624:	d902      	bls.n	800a62c <memmove+0x10>
 800a626:	4284      	cmp	r4, r0
 800a628:	4623      	mov	r3, r4
 800a62a:	d807      	bhi.n	800a63c <memmove+0x20>
 800a62c:	1e43      	subs	r3, r0, #1
 800a62e:	42a1      	cmp	r1, r4
 800a630:	d008      	beq.n	800a644 <memmove+0x28>
 800a632:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a636:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a63a:	e7f8      	b.n	800a62e <memmove+0x12>
 800a63c:	4601      	mov	r1, r0
 800a63e:	4402      	add	r2, r0
 800a640:	428a      	cmp	r2, r1
 800a642:	d100      	bne.n	800a646 <memmove+0x2a>
 800a644:	bd10      	pop	{r4, pc}
 800a646:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a64a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a64e:	e7f7      	b.n	800a640 <memmove+0x24>

0800a650 <_realloc_r>:
 800a650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a652:	4607      	mov	r7, r0
 800a654:	4614      	mov	r4, r2
 800a656:	460e      	mov	r6, r1
 800a658:	b921      	cbnz	r1, 800a664 <_realloc_r+0x14>
 800a65a:	4611      	mov	r1, r2
 800a65c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a660:	f7ff bc44 	b.w	8009eec <_malloc_r>
 800a664:	b922      	cbnz	r2, 800a670 <_realloc_r+0x20>
 800a666:	f7ff fbf5 	bl	8009e54 <_free_r>
 800a66a:	4625      	mov	r5, r4
 800a66c:	4628      	mov	r0, r5
 800a66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a670:	f000 f814 	bl	800a69c <_malloc_usable_size_r>
 800a674:	42a0      	cmp	r0, r4
 800a676:	d20f      	bcs.n	800a698 <_realloc_r+0x48>
 800a678:	4621      	mov	r1, r4
 800a67a:	4638      	mov	r0, r7
 800a67c:	f7ff fc36 	bl	8009eec <_malloc_r>
 800a680:	4605      	mov	r5, r0
 800a682:	2800      	cmp	r0, #0
 800a684:	d0f2      	beq.n	800a66c <_realloc_r+0x1c>
 800a686:	4631      	mov	r1, r6
 800a688:	4622      	mov	r2, r4
 800a68a:	f7ff fbcd 	bl	8009e28 <memcpy>
 800a68e:	4631      	mov	r1, r6
 800a690:	4638      	mov	r0, r7
 800a692:	f7ff fbdf 	bl	8009e54 <_free_r>
 800a696:	e7e9      	b.n	800a66c <_realloc_r+0x1c>
 800a698:	4635      	mov	r5, r6
 800a69a:	e7e7      	b.n	800a66c <_realloc_r+0x1c>

0800a69c <_malloc_usable_size_r>:
 800a69c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6a0:	1f18      	subs	r0, r3, #4
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	bfbc      	itt	lt
 800a6a6:	580b      	ldrlt	r3, [r1, r0]
 800a6a8:	18c0      	addlt	r0, r0, r3
 800a6aa:	4770      	bx	lr

0800a6ac <_init>:
 800a6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ae:	bf00      	nop
 800a6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6b2:	bc08      	pop	{r3}
 800a6b4:	469e      	mov	lr, r3
 800a6b6:	4770      	bx	lr

0800a6b8 <_fini>:
 800a6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ba:	bf00      	nop
 800a6bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6be:	bc08      	pop	{r3}
 800a6c0:	469e      	mov	lr, r3
 800a6c2:	4770      	bx	lr
