/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the AMDGPU target                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*134 cases */, 95|128,8/*1119*/, TARGET_VAL(ISD::STORE),// ->1124
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'st' chained node
/*7*/         OPC_RecordChild1, // #1 = $value
/*8*/         OPC_Scope, 122|128,1/*250*/, /*->261*/ // 4 children in Scope
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*16*/          OPC_CheckPredicate, 1, // Predicate_store
/*18*/          OPC_Scope, 47, /*->67*/ // 7 children in Scope
/*20*/            OPC_CheckPredicate, 2, // Predicate_local_store
/*22*/            OPC_CheckPredicate, 3, // Predicate_local_store_aligned8bytes
/*24*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26*/            OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*29*/            OPC_EmitMergeInputChains1_0,
/*30*/            OPC_EmitInteger, MVT::i1, 0, 
/*33*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*36*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                  // Src: (st v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>><<P:Predicate_local_store_aligned8bytes>> - Complexity = 113
                  // Dst: (DS_WRITE_B64 0:i1, ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*67*/          /*Scope*/ 21, /*->89*/
/*68*/            OPC_CheckPredicate, 4, // Predicate_global_store
/*70*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*72*/            OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*75*/            OPC_EmitMergeInputChains1_0,
/*76*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*89*/          /*Scope*/ 31, /*->121*/
/*90*/            OPC_CheckPredicate, 5, // Predicate_store_private
/*92*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*94*/            OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*97*/            OPC_EmitMergeInputChains1_0,
/*98*/            OPC_EmitInteger, MVT::i1, 0, 
/*101*/           OPC_EmitInteger, MVT::i1, 0, 
/*104*/           OPC_EmitInteger, MVT::i1, 0, 
/*107*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*121*/         /*Scope*/ 18, /*->140*/
/*122*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*124*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*126*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*129*/           OPC_EmitMergeInputChains1_0,
/*130*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                  // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*140*/         /*Scope*/ 68, /*->209*/
/*141*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*143*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*145*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*148*/           OPC_EmitMergeInputChains1_0,
/*149*/           OPC_EmitInteger, MVT::i1, 0, 
/*152*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*155*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 7,  // Results = #8
/*164*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*167*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 9,  // Results = #10
/*176*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*188*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*196*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 6, 3, 8, 10, 4, 5, 12, 
                  // Src: (st v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 0:i1, ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, (S_MOV_B32:i32 -1:i32))
/*209*/         /*Scope*/ 34, /*->244*/
/*210*/           OPC_CheckChild2Type, MVT::i32,
/*212*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*214*/           OPC_Scope, 11, /*->227*/ // 2 children in Scope
/*216*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*218*/             OPC_EmitMergeInputChains1_0,
/*219*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*227*/           /*Scope*/ 15, /*->243*/
/*228*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*230*/             OPC_EmitMergeInputChains1_0,
/*231*/             OPC_EmitInteger, MVT::i32, 0, 
/*234*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*243*/           0, /*End of Scope*/
/*244*/         /*Scope*/ 15, /*->260*/
/*245*/           OPC_CheckChild2Type, MVT::i64,
/*247*/           OPC_CheckPredicate, 6, // Predicate_flat_store
/*249*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*251*/           OPC_EmitMergeInputChains1_0,
/*252*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr)
/*260*/         0, /*End of Scope*/
/*261*/       /*Scope*/ 60|128,5/*700*/, /*->963*/
/*263*/         OPC_CheckChild1Type, MVT::i32,
/*265*/         OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*266*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*268*/         OPC_Scope, 52, /*->322*/ // 10 children in Scope
/*270*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*272*/           OPC_Scope, 23, /*->297*/ // 2 children in Scope
/*274*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*276*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*278*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*280*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*283*/             OPC_EmitMergeInputChains1_0,
/*284*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*297*/           /*Scope*/ 23, /*->321*/
/*298*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*300*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*302*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*304*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*307*/             OPC_EmitMergeInputChains1_0,
/*308*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*321*/           0, /*End of Scope*/
/*322*/         /*Scope*/ 23, /*->346*/
/*323*/           OPC_CheckPredicate, 1, // Predicate_store
/*325*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*327*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*329*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*332*/           OPC_EmitMergeInputChains1_0,
/*333*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*346*/         /*Scope*/ 72, /*->419*/
/*347*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*349*/           OPC_Scope, 33, /*->384*/ // 2 children in Scope
/*351*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*353*/             OPC_CheckPredicate, 12, // Predicate_truncstorei8_private
/*355*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*357*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*360*/             OPC_EmitMergeInputChains1_0,
/*361*/             OPC_EmitInteger, MVT::i1, 0, 
/*364*/             OPC_EmitInteger, MVT::i1, 0, 
/*367*/             OPC_EmitInteger, MVT::i1, 0, 
/*370*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*384*/           /*Scope*/ 33, /*->418*/
/*385*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*387*/             OPC_CheckPredicate, 13, // Predicate_truncstorei16_private
/*389*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*391*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*394*/             OPC_EmitMergeInputChains1_0,
/*395*/             OPC_EmitInteger, MVT::i1, 0, 
/*398*/             OPC_EmitInteger, MVT::i1, 0, 
/*401*/             OPC_EmitInteger, MVT::i1, 0, 
/*404*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*418*/           0, /*End of Scope*/
/*419*/         /*Scope*/ 33, /*->453*/
/*420*/           OPC_CheckPredicate, 1, // Predicate_store
/*422*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*424*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*426*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*429*/           OPC_EmitMergeInputChains1_0,
/*430*/           OPC_EmitInteger, MVT::i1, 0, 
/*433*/           OPC_EmitInteger, MVT::i1, 0, 
/*436*/           OPC_EmitInteger, MVT::i1, 0, 
/*439*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*453*/         /*Scope*/ 46, /*->500*/
/*454*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*456*/           OPC_Scope, 20, /*->478*/ // 2 children in Scope
/*458*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*460*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*462*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*464*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*467*/             OPC_EmitMergeInputChains1_0,
/*468*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 16
                    // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*478*/           /*Scope*/ 20, /*->499*/
/*479*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*481*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*483*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*485*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*488*/             OPC_EmitMergeInputChains1_0,
/*489*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 16
                    // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*499*/           0, /*End of Scope*/
/*500*/         /*Scope*/ 20, /*->521*/
/*501*/           OPC_CheckPredicate, 1, // Predicate_store
/*503*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*505*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*507*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*510*/           OPC_EmitMergeInputChains1_0,
/*511*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                  // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*521*/         /*Scope*/ 100, /*->622*/
/*522*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*524*/           OPC_Scope, 47, /*->573*/ // 2 children in Scope
/*526*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*528*/             OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*530*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*532*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*535*/             OPC_EmitMergeInputChains1_0,
/*536*/             OPC_EmitInteger, MVT::i1, 0, 
/*539*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*542*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*554*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*562*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*573*/           /*Scope*/ 47, /*->621*/
/*574*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*576*/             OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*578*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*580*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*583*/             OPC_EmitMergeInputChains1_0,
/*584*/             OPC_EmitInteger, MVT::i1, 0, 
/*587*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*590*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*602*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*610*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*621*/           0, /*End of Scope*/
/*622*/         /*Scope*/ 110, /*->733*/
/*623*/           OPC_CheckPredicate, 1, // Predicate_store
/*625*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*627*/           OPC_Scope, 43, /*->672*/ // 2 children in Scope
/*629*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*631*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*634*/             OPC_EmitMergeInputChains1_0,
/*635*/             OPC_EmitInteger, MVT::i1, 0, 
/*638*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*641*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*653*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*661*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*672*/           /*Scope*/ 59, /*->732*/
/*673*/             OPC_CheckChild2Type, MVT::i32,
/*675*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*677*/             OPC_EmitMergeInputChains1_0,
/*678*/             OPC_EmitInteger, MVT::i32, 0, 
/*681*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*693*/             OPC_EmitInteger, MVT::i32, 0, 
/*696*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*708*/             OPC_EmitInteger, MVT::i32, 1, 
/*711*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*714*/             OPC_EmitInteger, MVT::i32, 0, 
/*717*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                    // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                    // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*732*/           0, /*End of Scope*/
/*733*/         /*Scope*/ 41|128,1/*169*/, /*->904*/
/*735*/           OPC_CheckChild2Type, MVT::i32,
/*737*/           OPC_Scope, 0|128,1/*128*/, /*->868*/ // 2 children in Scope
/*740*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*742*/             OPC_Scope, 61, /*->805*/ // 2 children in Scope
/*744*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*746*/               OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*748*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*750*/               OPC_EmitMergeInputChains1_0,
/*751*/               OPC_EmitInteger, MVT::i32, 0, 
/*754*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*766*/               OPC_EmitInteger, MVT::i32, 0, 
/*769*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*781*/               OPC_EmitInteger, MVT::i32, 1, 
/*784*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*787*/               OPC_EmitInteger, MVT::i32, 0, 
/*790*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                      // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*805*/             /*Scope*/ 61, /*->867*/
/*806*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*808*/               OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*810*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*812*/               OPC_EmitMergeInputChains1_0,
/*813*/               OPC_EmitInteger, MVT::i32, 0, 
/*816*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*828*/               OPC_EmitInteger, MVT::i32, 0, 
/*831*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*843*/               OPC_EmitInteger, MVT::i32, 1, 
/*846*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*849*/               OPC_EmitInteger, MVT::i32, 0, 
/*852*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                      // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*867*/             0, /*End of Scope*/
/*868*/           /*Scope*/ 34, /*->903*/
/*869*/             OPC_CheckPredicate, 1, // Predicate_store
/*871*/             OPC_CheckPredicate, 4, // Predicate_global_store
/*873*/             OPC_Scope, 11, /*->886*/ // 2 children in Scope
/*875*/               OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*877*/               OPC_EmitMergeInputChains1_0,
/*878*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*886*/             /*Scope*/ 15, /*->902*/
/*887*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*889*/               OPC_EmitMergeInputChains1_0,
/*890*/               OPC_EmitInteger, MVT::i32, 0, 
/*893*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*902*/             0, /*End of Scope*/
/*903*/           0, /*End of Scope*/
/*904*/         /*Scope*/ 57, /*->962*/
/*905*/           OPC_CheckChild2Type, MVT::i64,
/*907*/           OPC_Scope, 36, /*->945*/ // 2 children in Scope
/*909*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*911*/             OPC_Scope, 15, /*->928*/ // 2 children in Scope
/*913*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*915*/               OPC_CheckPredicate, 16, // Predicate_truncstorei8_flat
/*917*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*919*/               OPC_EmitMergeInputChains1_0,
/*920*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr)
/*928*/             /*Scope*/ 15, /*->944*/
/*929*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*931*/               OPC_CheckPredicate, 17, // Predicate_truncstorei16_flat
/*933*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*935*/               OPC_EmitMergeInputChains1_0,
/*936*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr)
/*944*/             0, /*End of Scope*/
/*945*/           /*Scope*/ 15, /*->961*/
/*946*/             OPC_CheckPredicate, 1, // Predicate_store
/*948*/             OPC_CheckPredicate, 6, // Predicate_flat_store
/*950*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*952*/             OPC_EmitMergeInputChains1_0,
/*953*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr)
/*961*/           0, /*End of Scope*/
/*962*/         0, /*End of Scope*/
/*963*/       /*Scope*/ 7|128,1/*135*/, /*->1100*/
/*965*/         OPC_CheckChild1Type, MVT::v4i32,
/*967*/         OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*968*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*970*/         OPC_CheckPredicate, 1, // Predicate_store
/*972*/         OPC_Scope, 21, /*->995*/ // 5 children in Scope
/*974*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*976*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*978*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*981*/           OPC_EmitMergeInputChains1_0,
/*982*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*995*/         /*Scope*/ 31, /*->1027*/
/*996*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*998*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1000*/          OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*1003*/          OPC_EmitMergeInputChains1_0,
/*1004*/          OPC_EmitInteger, MVT::i1, 0, 
/*1007*/          OPC_EmitInteger, MVT::i1, 0, 
/*1010*/          OPC_EmitInteger, MVT::i1, 0, 
/*1013*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1027*/        /*Scope*/ 35, /*->1063*/
/*1028*/          OPC_CheckPredicate, 4, // Predicate_global_store
/*1030*/          OPC_Scope, 16, /*->1048*/ // 2 children in Scope
/*1032*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1034*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*1037*/            OPC_EmitMergeInputChains1_0,
/*1038*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*1048*/          /*Scope*/ 13, /*->1062*/
/*1049*/            OPC_CheckChild2Type, MVT::i32,
/*1051*/            OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*1053*/            OPC_EmitMergeInputChains1_0,
/*1054*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1062*/          0, /*End of Scope*/
/*1063*/        /*Scope*/ 15, /*->1079*/
/*1064*/          OPC_CheckChild2Type, MVT::i64,
/*1066*/          OPC_CheckPredicate, 6, // Predicate_flat_store
/*1068*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1070*/          OPC_EmitMergeInputChains1_0,
/*1071*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr)
/*1079*/        /*Scope*/ 19, /*->1099*/
/*1080*/          OPC_CheckChild2Type, MVT::i32,
/*1082*/          OPC_CheckPredicate, 4, // Predicate_global_store
/*1084*/          OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*1086*/          OPC_EmitMergeInputChains1_0,
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                  // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1099*/        0, /*End of Scope*/
/*1100*/      /*Scope*/ 22, /*->1123*/
/*1101*/        OPC_CheckChild1Type, MVT::i64,
/*1103*/        OPC_RecordChild2, // #2 = $ptr
/*1104*/        OPC_CheckChild2Type, MVT::i64,
/*1106*/        OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*1108*/        OPC_CheckPredicate, 1, // Predicate_store
/*1110*/        OPC_CheckPredicate, 6, // Predicate_flat_store
/*1112*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1114*/        OPC_EmitMergeInputChains1_0,
/*1115*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr)
/*1123*/      0, /*End of Scope*/
/*1124*/    /*SwitchOpcode*/ 49|128,7/*945*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->2073
/*1128*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1129*/      OPC_Scope, 72|128,6/*840*/, /*->1972*/ // 6 children in Scope
/*1132*/        OPC_CheckChild1Integer, 38|128,33/*4262*/, 
/*1135*/        OPC_RecordChild2, // #1 = $rsrc
/*1136*/        OPC_CheckChild2Type, MVT::v4i32,
/*1138*/        OPC_Scope, 109, /*->1249*/ // 4 children in Scope
/*1140*/          OPC_MoveChild, 3,
/*1142*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1145*/          OPC_CheckType, MVT::i32,
/*1147*/          OPC_MoveParent,
/*1148*/          OPC_RecordChild4, // #2 = $soffset
/*1149*/          OPC_RecordChild5, // #3 = $offset
/*1150*/          OPC_MoveChild, 5,
/*1152*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1155*/          OPC_MoveParent,
/*1156*/          OPC_MoveChild, 6,
/*1158*/          OPC_CheckInteger, 0, 
/*1160*/          OPC_MoveParent,
/*1161*/          OPC_MoveChild, 7,
/*1163*/          OPC_CheckInteger, 0, 
/*1165*/          OPC_MoveParent,
/*1166*/          OPC_MoveChild, 8,
/*1168*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1171*/          OPC_RecordNode, // #4 = $glc
/*1172*/          OPC_MoveParent,
/*1173*/          OPC_MoveChild, 9,
/*1175*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1178*/          OPC_RecordNode, // #5 = $slc
/*1179*/          OPC_MoveParent,
/*1180*/          OPC_MoveChild, 10,
/*1182*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1185*/          OPC_RecordNode, // #6 = $tfe
/*1186*/          OPC_MoveParent,
/*1187*/          OPC_CheckType, MVT::i32,
/*1189*/          OPC_Scope, 28, /*->1219*/ // 2 children in Scope
/*1191*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1193*/            OPC_EmitMergeInputChains1_0,
/*1194*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1197*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1200*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1203*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1206*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1219*/          /*Scope*/ 28, /*->1248*/
/*1220*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1222*/            OPC_EmitMergeInputChains1_0,
/*1223*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1226*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1229*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1232*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1235*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_VI_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORD_VI_OFFSET:i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1248*/          0, /*End of Scope*/
/*1249*/        /*Scope*/ 48|128,2/*304*/, /*->1555*/
/*1251*/          OPC_RecordChild3, // #2 = $vaddr
/*1252*/          OPC_Scope, 74|128,1/*202*/, /*->1457*/ // 2 children in Scope
/*1255*/            OPC_CheckChild3Type, MVT::i32,
/*1257*/            OPC_RecordChild4, // #3 = $soffset
/*1258*/            OPC_RecordChild5, // #4 = $offset
/*1259*/            OPC_MoveChild, 5,
/*1261*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1264*/            OPC_MoveParent,
/*1265*/            OPC_MoveChild, 6,
/*1267*/            OPC_Scope, 93, /*->1362*/ // 2 children in Scope
/*1269*/              OPC_CheckInteger, 1, 
/*1271*/              OPC_MoveParent,
/*1272*/              OPC_MoveChild, 7,
/*1274*/              OPC_CheckInteger, 0, 
/*1276*/              OPC_MoveParent,
/*1277*/              OPC_MoveChild, 8,
/*1279*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1282*/              OPC_RecordNode, // #5 = $glc
/*1283*/              OPC_MoveParent,
/*1284*/              OPC_MoveChild, 9,
/*1286*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1289*/              OPC_RecordNode, // #6 = $slc
/*1290*/              OPC_MoveParent,
/*1291*/              OPC_MoveChild, 10,
/*1293*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1296*/              OPC_RecordNode, // #7 = $tfe
/*1297*/              OPC_MoveParent,
/*1298*/              OPC_CheckType, MVT::i32,
/*1300*/              OPC_Scope, 29, /*->1331*/ // 2 children in Scope
/*1302*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1304*/                OPC_EmitMergeInputChains1_0,
/*1305*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1308*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1311*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1314*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1317*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1331*/              /*Scope*/ 29, /*->1361*/
/*1332*/                OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1334*/                OPC_EmitMergeInputChains1_0,
/*1335*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1338*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1341*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1344*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1347*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_VI_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORD_VI_OFFEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1361*/              0, /*End of Scope*/
/*1362*/            /*Scope*/ 93, /*->1456*/
/*1363*/              OPC_CheckInteger, 0, 
/*1365*/              OPC_MoveParent,
/*1366*/              OPC_MoveChild, 7,
/*1368*/              OPC_CheckInteger, 1, 
/*1370*/              OPC_MoveParent,
/*1371*/              OPC_MoveChild, 8,
/*1373*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1376*/              OPC_RecordNode, // #5 = $glc
/*1377*/              OPC_MoveParent,
/*1378*/              OPC_MoveChild, 9,
/*1380*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1383*/              OPC_RecordNode, // #6 = $slc
/*1384*/              OPC_MoveParent,
/*1385*/              OPC_MoveChild, 10,
/*1387*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1390*/              OPC_RecordNode, // #7 = $tfe
/*1391*/              OPC_MoveParent,
/*1392*/              OPC_CheckType, MVT::i32,
/*1394*/              OPC_Scope, 29, /*->1425*/ // 2 children in Scope
/*1396*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1398*/                OPC_EmitMergeInputChains1_0,
/*1399*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1402*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1405*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1408*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1411*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1425*/              /*Scope*/ 29, /*->1455*/
/*1426*/                OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1428*/                OPC_EmitMergeInputChains1_0,
/*1429*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1432*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1435*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1438*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1441*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_VI_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORD_VI_IDXEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1455*/              0, /*End of Scope*/
/*1456*/            0, /*End of Scope*/
/*1457*/          /*Scope*/ 96, /*->1554*/
/*1458*/            OPC_CheckChild3Type, MVT::v2i32,
/*1460*/            OPC_RecordChild4, // #3 = $soffset
/*1461*/            OPC_MoveChild, 5,
/*1463*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1466*/            OPC_MoveParent,
/*1467*/            OPC_MoveChild, 6,
/*1469*/            OPC_CheckInteger, 1, 
/*1471*/            OPC_MoveParent,
/*1472*/            OPC_MoveChild, 7,
/*1474*/            OPC_CheckInteger, 1, 
/*1476*/            OPC_MoveParent,
/*1477*/            OPC_MoveChild, 8,
/*1479*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1482*/            OPC_RecordNode, // #4 = $glc
/*1483*/            OPC_MoveParent,
/*1484*/            OPC_MoveChild, 9,
/*1486*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1489*/            OPC_RecordNode, // #5 = $slc
/*1490*/            OPC_MoveParent,
/*1491*/            OPC_MoveChild, 10,
/*1493*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1496*/            OPC_RecordNode, // #6 = $tfe
/*1497*/            OPC_MoveParent,
/*1498*/            OPC_CheckType, MVT::i32,
/*1500*/            OPC_Scope, 25, /*->1527*/ // 2 children in Scope
/*1502*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1504*/              OPC_EmitMergeInputChains1_0,
/*1505*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1508*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1511*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1514*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1527*/            /*Scope*/ 25, /*->1553*/
/*1528*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1530*/              OPC_EmitMergeInputChains1_0,
/*1531*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1534*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1537*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1540*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_VI_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:i32 4262:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_VI_BOTHEN:i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1553*/            0, /*End of Scope*/
/*1554*/          0, /*End of Scope*/
/*1555*/        /*Scope*/ 109, /*->1665*/
/*1556*/          OPC_MoveChild, 3,
/*1558*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1561*/          OPC_CheckType, MVT::i32,
/*1563*/          OPC_MoveParent,
/*1564*/          OPC_RecordChild4, // #2 = $soffset
/*1565*/          OPC_RecordChild5, // #3 = $offset
/*1566*/          OPC_MoveChild, 5,
/*1568*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1571*/          OPC_MoveParent,
/*1572*/          OPC_MoveChild, 6,
/*1574*/          OPC_CheckInteger, 0, 
/*1576*/          OPC_MoveParent,
/*1577*/          OPC_MoveChild, 7,
/*1579*/          OPC_CheckInteger, 0, 
/*1581*/          OPC_MoveParent,
/*1582*/          OPC_MoveChild, 8,
/*1584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1587*/          OPC_RecordNode, // #4 = $glc
/*1588*/          OPC_MoveParent,
/*1589*/          OPC_MoveChild, 9,
/*1591*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1594*/          OPC_RecordNode, // #5 = $slc
/*1595*/          OPC_MoveParent,
/*1596*/          OPC_MoveChild, 10,
/*1598*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1601*/          OPC_RecordNode, // #6 = $tfe
/*1602*/          OPC_MoveParent,
/*1603*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1634
/*1606*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1608*/            OPC_EmitMergeInputChains1_0,
/*1609*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1612*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1615*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1618*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1621*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4262:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1634*/          /*SwitchType*/ 28, MVT::v4i32,// ->1664
/*1636*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1638*/            OPC_EmitMergeInputChains1_0,
/*1639*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1642*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1645*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1648*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1651*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4262:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1664*/          0, // EndSwitchType
/*1665*/        /*Scope*/ 48|128,2/*304*/, /*->1971*/
/*1667*/          OPC_RecordChild3, // #2 = $vaddr
/*1668*/          OPC_Scope, 74|128,1/*202*/, /*->1873*/ // 2 children in Scope
/*1671*/            OPC_CheckChild3Type, MVT::i32,
/*1673*/            OPC_RecordChild4, // #3 = $soffset
/*1674*/            OPC_RecordChild5, // #4 = $offset
/*1675*/            OPC_MoveChild, 5,
/*1677*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1680*/            OPC_MoveParent,
/*1681*/            OPC_MoveChild, 6,
/*1683*/            OPC_Scope, 93, /*->1778*/ // 2 children in Scope
/*1685*/              OPC_CheckInteger, 1, 
/*1687*/              OPC_MoveParent,
/*1688*/              OPC_MoveChild, 7,
/*1690*/              OPC_CheckInteger, 0, 
/*1692*/              OPC_MoveParent,
/*1693*/              OPC_MoveChild, 8,
/*1695*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1698*/              OPC_RecordNode, // #5 = $glc
/*1699*/              OPC_MoveParent,
/*1700*/              OPC_MoveChild, 9,
/*1702*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1705*/              OPC_RecordNode, // #6 = $slc
/*1706*/              OPC_MoveParent,
/*1707*/              OPC_MoveChild, 10,
/*1709*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1712*/              OPC_RecordNode, // #7 = $tfe
/*1713*/              OPC_MoveParent,
/*1714*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1746
/*1717*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1719*/                OPC_EmitMergeInputChains1_0,
/*1720*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1723*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1726*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1729*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1732*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1746*/              /*SwitchType*/ 29, MVT::v4i32,// ->1777
/*1748*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1750*/                OPC_EmitMergeInputChains1_0,
/*1751*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1754*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1757*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1760*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1763*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1777*/              0, // EndSwitchType
/*1778*/            /*Scope*/ 93, /*->1872*/
/*1779*/              OPC_CheckInteger, 0, 
/*1781*/              OPC_MoveParent,
/*1782*/              OPC_MoveChild, 7,
/*1784*/              OPC_CheckInteger, 1, 
/*1786*/              OPC_MoveParent,
/*1787*/              OPC_MoveChild, 8,
/*1789*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1792*/              OPC_RecordNode, // #5 = $glc
/*1793*/              OPC_MoveParent,
/*1794*/              OPC_MoveChild, 9,
/*1796*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1799*/              OPC_RecordNode, // #6 = $slc
/*1800*/              OPC_MoveParent,
/*1801*/              OPC_MoveChild, 10,
/*1803*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1806*/              OPC_RecordNode, // #7 = $tfe
/*1807*/              OPC_MoveParent,
/*1808*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1840
/*1811*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1813*/                OPC_EmitMergeInputChains1_0,
/*1814*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1817*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1820*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1823*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1826*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1840*/              /*SwitchType*/ 29, MVT::v4i32,// ->1871
/*1842*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1844*/                OPC_EmitMergeInputChains1_0,
/*1845*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1848*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1851*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1854*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1857*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4262:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1871*/              0, // EndSwitchType
/*1872*/            0, /*End of Scope*/
/*1873*/          /*Scope*/ 96, /*->1970*/
/*1874*/            OPC_CheckChild3Type, MVT::v2i32,
/*1876*/            OPC_RecordChild4, // #3 = $soffset
/*1877*/            OPC_MoveChild, 5,
/*1879*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1882*/            OPC_MoveParent,
/*1883*/            OPC_MoveChild, 6,
/*1885*/            OPC_CheckInteger, 1, 
/*1887*/            OPC_MoveParent,
/*1888*/            OPC_MoveChild, 7,
/*1890*/            OPC_CheckInteger, 1, 
/*1892*/            OPC_MoveParent,
/*1893*/            OPC_MoveChild, 8,
/*1895*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1898*/            OPC_RecordNode, // #4 = $glc
/*1899*/            OPC_MoveParent,
/*1900*/            OPC_MoveChild, 9,
/*1902*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1905*/            OPC_RecordNode, // #5 = $slc
/*1906*/            OPC_MoveParent,
/*1907*/            OPC_MoveChild, 10,
/*1909*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1912*/            OPC_RecordNode, // #6 = $tfe
/*1913*/            OPC_MoveParent,
/*1914*/            OPC_SwitchType /*2 cases */, 25, MVT::v2i32,// ->1942
/*1917*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1919*/              OPC_EmitMergeInputChains1_0,
/*1920*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1923*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1926*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1929*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v2i32 4262:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1942*/            /*SwitchType*/ 25, MVT::v4i32,// ->1969
/*1944*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*1946*/              OPC_EmitMergeInputChains1_0,
/*1947*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1950*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1953*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1956*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v4i32 4262:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1969*/            0, // EndSwitchType
/*1970*/          0, /*End of Scope*/
/*1971*/        0, /*End of Scope*/
/*1972*/      /*Scope*/ 23, /*->1996*/
/*1973*/        OPC_CheckChild1Integer, 71|128,33/*4295*/, 
/*1976*/        OPC_RecordChild2, // #1 = $vcc
/*1977*/        OPC_RecordChild3, // #2 = $target
/*1978*/        OPC_MoveChild, 3,
/*1980*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1983*/        OPC_MoveParent,
/*1984*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1986*/        OPC_EmitMergeInputChains1_0,
/*1987*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4295:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*1996*/      /*Scope*/ 23, /*->2020*/
/*1997*/        OPC_CheckChild1Integer, 39|128,33/*4263*/, 
/*2000*/        OPC_RecordChild2, // #1 = $src
/*2001*/        OPC_RecordChild3, // #2 = $target
/*2002*/        OPC_MoveChild, 3,
/*2004*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2007*/        OPC_MoveParent,
/*2008*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2010*/        OPC_EmitMergeInputChains1_0,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4263:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*2020*/      /*Scope*/ 15, /*->2036*/
/*2021*/        OPC_CheckChild1Integer, 37|128,33/*4261*/, 
/*2024*/        OPC_RecordChild2, // #1 = $src
/*2025*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2027*/        OPC_EmitMergeInputChains1_0,
/*2028*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4261:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*2036*/      /*Scope*/ 17, /*->2054*/
/*2037*/        OPC_CheckChild1Integer, 72|128,33/*4296*/, 
/*2040*/        OPC_RecordChild2, // #1 = $vcc
/*2041*/        OPC_RecordChild3, // #2 = $src
/*2042*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2044*/        OPC_EmitMergeInputChains1_0,
/*2045*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4296:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*2054*/      /*Scope*/ 17, /*->2072*/
/*2055*/        OPC_CheckChild1Integer, 40|128,33/*4264*/, 
/*2058*/        OPC_RecordChild2, // #1 = $src0
/*2059*/        OPC_RecordChild3, // #2 = $src1
/*2060*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2062*/        OPC_EmitMergeInputChains1_0,
/*2063*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4264:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*2072*/      0, /*End of Scope*/
/*2073*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2533
/*2077*/      OPC_RecordMemRef,
/*2078*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*2079*/      OPC_RecordChild1, // #1 = $rsrc
/*2080*/      OPC_RecordChild2, // #2 = $vdata
/*2081*/      OPC_Scope, 111, /*->2194*/ // 3 children in Scope
/*2083*/        OPC_CheckChild2Type, MVT::i32,
/*2085*/        OPC_CheckChild3Integer, 1, 
/*2087*/        OPC_RecordChild4, // #3 = $vaddr
/*2088*/        OPC_RecordChild5, // #4 = $soffset
/*2089*/        OPC_RecordChild6, // #5 = $inst_offset
/*2090*/        OPC_MoveChild, 6,
/*2092*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2095*/        OPC_MoveParent,
/*2096*/        OPC_RecordChild7, // #6 = $dfmt
/*2097*/        OPC_MoveChild, 7,
/*2099*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2102*/        OPC_MoveParent,
/*2103*/        OPC_MoveChild, 8,
/*2105*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2108*/        OPC_RecordNode, // #7 = $nfmt
/*2109*/        OPC_MoveParent,
/*2110*/        OPC_MoveChild, 9,
/*2112*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2115*/        OPC_RecordNode, // #8 = $offen
/*2116*/        OPC_MoveParent,
/*2117*/        OPC_MoveChild, 10,
/*2119*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2122*/        OPC_RecordNode, // #9 = $idxen
/*2123*/        OPC_MoveParent,
/*2124*/        OPC_MoveChild, 11,
/*2126*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/        OPC_RecordNode, // #10 = $glc
/*2130*/        OPC_MoveParent,
/*2131*/        OPC_MoveChild, 12,
/*2133*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2136*/        OPC_RecordNode, // #11 = $slc
/*2137*/        OPC_MoveParent,
/*2138*/        OPC_MoveChild, 13,
/*2140*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2143*/        OPC_RecordNode, // #12 = $tfe
/*2144*/        OPC_MoveParent,
/*2145*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2147*/        OPC_EmitMergeInputChains1_0,
/*2148*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2151*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2154*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2157*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2160*/        OPC_EmitInteger, MVT::i1, 0, 
/*2163*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2166*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2169*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2172*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2175*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2194*/      /*Scope*/ 111, /*->2306*/
/*2195*/        OPC_CheckChild2Type, MVT::v2i32,
/*2197*/        OPC_CheckChild3Integer, 2, 
/*2199*/        OPC_RecordChild4, // #3 = $vaddr
/*2200*/        OPC_RecordChild5, // #4 = $soffset
/*2201*/        OPC_RecordChild6, // #5 = $inst_offset
/*2202*/        OPC_MoveChild, 6,
/*2204*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2207*/        OPC_MoveParent,
/*2208*/        OPC_RecordChild7, // #6 = $dfmt
/*2209*/        OPC_MoveChild, 7,
/*2211*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2214*/        OPC_MoveParent,
/*2215*/        OPC_MoveChild, 8,
/*2217*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2220*/        OPC_RecordNode, // #7 = $nfmt
/*2221*/        OPC_MoveParent,
/*2222*/        OPC_MoveChild, 9,
/*2224*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/        OPC_RecordNode, // #8 = $offen
/*2228*/        OPC_MoveParent,
/*2229*/        OPC_MoveChild, 10,
/*2231*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2234*/        OPC_RecordNode, // #9 = $idxen
/*2235*/        OPC_MoveParent,
/*2236*/        OPC_MoveChild, 11,
/*2238*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2241*/        OPC_RecordNode, // #10 = $glc
/*2242*/        OPC_MoveParent,
/*2243*/        OPC_MoveChild, 12,
/*2245*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2248*/        OPC_RecordNode, // #11 = $slc
/*2249*/        OPC_MoveParent,
/*2250*/        OPC_MoveChild, 13,
/*2252*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2255*/        OPC_RecordNode, // #12 = $tfe
/*2256*/        OPC_MoveParent,
/*2257*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2259*/        OPC_EmitMergeInputChains1_0,
/*2260*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2263*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2266*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2269*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2272*/        OPC_EmitInteger, MVT::i1, 0, 
/*2275*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2278*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2281*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2284*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2287*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2306*/      /*Scope*/ 96|128,1/*224*/, /*->2532*/
/*2308*/        OPC_CheckChild2Type, MVT::v4i32,
/*2310*/        OPC_Scope, 109, /*->2421*/ // 2 children in Scope
/*2312*/          OPC_CheckChild3Integer, 3, 
/*2314*/          OPC_RecordChild4, // #3 = $vaddr
/*2315*/          OPC_RecordChild5, // #4 = $soffset
/*2316*/          OPC_RecordChild6, // #5 = $inst_offset
/*2317*/          OPC_MoveChild, 6,
/*2319*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2322*/          OPC_MoveParent,
/*2323*/          OPC_RecordChild7, // #6 = $dfmt
/*2324*/          OPC_MoveChild, 7,
/*2326*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2329*/          OPC_MoveParent,
/*2330*/          OPC_MoveChild, 8,
/*2332*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2335*/          OPC_RecordNode, // #7 = $nfmt
/*2336*/          OPC_MoveParent,
/*2337*/          OPC_MoveChild, 9,
/*2339*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2342*/          OPC_RecordNode, // #8 = $offen
/*2343*/          OPC_MoveParent,
/*2344*/          OPC_MoveChild, 10,
/*2346*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2349*/          OPC_RecordNode, // #9 = $idxen
/*2350*/          OPC_MoveParent,
/*2351*/          OPC_MoveChild, 11,
/*2353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2356*/          OPC_RecordNode, // #10 = $glc
/*2357*/          OPC_MoveParent,
/*2358*/          OPC_MoveChild, 12,
/*2360*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2363*/          OPC_RecordNode, // #11 = $slc
/*2364*/          OPC_MoveParent,
/*2365*/          OPC_MoveChild, 13,
/*2367*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2370*/          OPC_RecordNode, // #12 = $tfe
/*2371*/          OPC_MoveParent,
/*2372*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2374*/          OPC_EmitMergeInputChains1_0,
/*2375*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2378*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2381*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2384*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2387*/          OPC_EmitInteger, MVT::i1, 0, 
/*2390*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2393*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2396*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2399*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2402*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2421*/        /*Scope*/ 109, /*->2531*/
/*2422*/          OPC_CheckChild3Integer, 4, 
/*2424*/          OPC_RecordChild4, // #3 = $vaddr
/*2425*/          OPC_RecordChild5, // #4 = $soffset
/*2426*/          OPC_RecordChild6, // #5 = $inst_offset
/*2427*/          OPC_MoveChild, 6,
/*2429*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2432*/          OPC_MoveParent,
/*2433*/          OPC_RecordChild7, // #6 = $dfmt
/*2434*/          OPC_MoveChild, 7,
/*2436*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2439*/          OPC_MoveParent,
/*2440*/          OPC_MoveChild, 8,
/*2442*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2445*/          OPC_RecordNode, // #7 = $nfmt
/*2446*/          OPC_MoveParent,
/*2447*/          OPC_MoveChild, 9,
/*2449*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2452*/          OPC_RecordNode, // #8 = $offen
/*2453*/          OPC_MoveParent,
/*2454*/          OPC_MoveChild, 10,
/*2456*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2459*/          OPC_RecordNode, // #9 = $idxen
/*2460*/          OPC_MoveParent,
/*2461*/          OPC_MoveChild, 11,
/*2463*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2466*/          OPC_RecordNode, // #10 = $glc
/*2467*/          OPC_MoveParent,
/*2468*/          OPC_MoveChild, 12,
/*2470*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2473*/          OPC_RecordNode, // #11 = $slc
/*2474*/          OPC_MoveParent,
/*2475*/          OPC_MoveChild, 13,
/*2477*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2480*/          OPC_RecordNode, // #12 = $tfe
/*2481*/          OPC_MoveParent,
/*2482*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2484*/          OPC_EmitMergeInputChains1_0,
/*2485*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2488*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2491*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2494*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2497*/          OPC_EmitInteger, MVT::i1, 0, 
/*2500*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2503*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2506*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2509*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2512*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2531*/        0, /*End of Scope*/
/*2532*/      0, /*End of Scope*/
/*2533*/    /*SwitchOpcode*/ 82|128,23/*3026*/, TARGET_VAL(ISD::LOAD),// ->5563
/*2537*/      OPC_RecordMemRef,
/*2538*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2539*/      OPC_Scope, 52|128,8/*1076*/, /*->3618*/ // 7 children in Scope
/*2542*/        OPC_RecordChild1, // #1 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*2543*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*2545*/        OPC_CheckType, MVT::i32,
/*2547*/        OPC_Scope, 25, /*->2574*/ // 26 children in Scope
/*2549*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2551*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2553*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2555*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2557*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2560*/          OPC_EmitMergeInputChains1_0,
/*2561*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2574*/        /*Scope*/ 25, /*->2600*/
/*2575*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2577*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2579*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2581*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2583*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2586*/          OPC_EmitMergeInputChains1_0,
/*2587*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2600*/        /*Scope*/ 25, /*->2626*/
/*2601*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2603*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2605*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2607*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2609*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2612*/          OPC_EmitMergeInputChains1_0,
/*2613*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2626*/        /*Scope*/ 25, /*->2652*/
/*2627*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2629*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2631*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2633*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2635*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2638*/          OPC_EmitMergeInputChains1_0,
/*2639*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2652*/        /*Scope*/ 46, /*->2699*/
/*2653*/          OPC_CheckPredicate, 29, // Predicate_load
/*2655*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2657*/          OPC_Scope, 19, /*->2678*/ // 2 children in Scope
/*2659*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2661*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2664*/            OPC_EmitMergeInputChains1_0,
/*2665*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2678*/          /*Scope*/ 19, /*->2698*/
/*2679*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2681*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2684*/            OPC_EmitMergeInputChains1_0,
/*2685*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_VI_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_VI_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2698*/          0, /*End of Scope*/
/*2699*/        /*Scope*/ 35, /*->2735*/
/*2700*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2702*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2704*/          OPC_CheckPredicate, 31, // Predicate_sextloadi8_private
/*2706*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2708*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2711*/          OPC_EmitMergeInputChains1_0,
/*2712*/          OPC_EmitInteger, MVT::i1, 0, 
/*2715*/          OPC_EmitInteger, MVT::i1, 0, 
/*2718*/          OPC_EmitInteger, MVT::i1, 0, 
/*2721*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2735*/        /*Scope*/ 35, /*->2771*/
/*2736*/          OPC_CheckPredicate, 32, // Predicate_extload
/*2738*/          OPC_CheckPredicate, 33, // Predicate_extloadi8
/*2740*/          OPC_CheckPredicate, 34, // Predicate_extloadi8_private
/*2742*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2744*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2747*/          OPC_EmitMergeInputChains1_0,
/*2748*/          OPC_EmitInteger, MVT::i1, 0, 
/*2751*/          OPC_EmitInteger, MVT::i1, 0, 
/*2754*/          OPC_EmitInteger, MVT::i1, 0, 
/*2757*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2771*/        /*Scope*/ 35, /*->2807*/
/*2772*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2774*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2776*/          OPC_CheckPredicate, 35, // Predicate_sextloadi16_private
/*2778*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2780*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2783*/          OPC_EmitMergeInputChains1_0,
/*2784*/          OPC_EmitInteger, MVT::i1, 0, 
/*2787*/          OPC_EmitInteger, MVT::i1, 0, 
/*2790*/          OPC_EmitInteger, MVT::i1, 0, 
/*2793*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2807*/        /*Scope*/ 35, /*->2843*/
/*2808*/          OPC_CheckPredicate, 32, // Predicate_extload
/*2810*/          OPC_CheckPredicate, 36, // Predicate_extloadi16
/*2812*/          OPC_CheckPredicate, 37, // Predicate_extloadi16_private
/*2814*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2816*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2819*/          OPC_EmitMergeInputChains1_0,
/*2820*/          OPC_EmitInteger, MVT::i1, 0, 
/*2823*/          OPC_EmitInteger, MVT::i1, 0, 
/*2826*/          OPC_EmitInteger, MVT::i1, 0, 
/*2829*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2843*/        /*Scope*/ 33, /*->2877*/
/*2844*/          OPC_CheckPredicate, 29, // Predicate_load
/*2846*/          OPC_CheckPredicate, 38, // Predicate_load_private
/*2848*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2850*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2853*/          OPC_EmitMergeInputChains1_0,
/*2854*/          OPC_EmitInteger, MVT::i1, 0, 
/*2857*/          OPC_EmitInteger, MVT::i1, 0, 
/*2860*/          OPC_EmitInteger, MVT::i1, 0, 
/*2863*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2877*/        /*Scope*/ 22, /*->2900*/
/*2878*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2880*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2882*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2884*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2886*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2889*/          OPC_EmitMergeInputChains1_0,
/*2890*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2900*/        /*Scope*/ 22, /*->2923*/
/*2901*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2903*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2905*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2907*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2909*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2912*/          OPC_EmitMergeInputChains1_0,
/*2913*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2923*/        /*Scope*/ 22, /*->2946*/
/*2924*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2926*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2928*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2930*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2932*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2935*/          OPC_EmitMergeInputChains1_0,
/*2936*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2946*/        /*Scope*/ 22, /*->2969*/
/*2947*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2949*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2951*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2953*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2955*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2958*/          OPC_EmitMergeInputChains1_0,
/*2959*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2969*/        /*Scope*/ 20, /*->2990*/
/*2970*/          OPC_CheckPredicate, 29, // Predicate_load
/*2972*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2974*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2976*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2979*/          OPC_EmitMergeInputChains1_0,
/*2980*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2990*/        /*Scope*/ 22, /*->3013*/
/*2991*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2993*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2995*/          OPC_CheckPredicate, 39, // Predicate_sextloadi8_constant
/*2997*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2999*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3002*/          OPC_EmitMergeInputChains1_0,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*3013*/        /*Scope*/ 22, /*->3036*/
/*3014*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3016*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3018*/          OPC_CheckPredicate, 40, // Predicate_az_extloadi8_constant
/*3020*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3022*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3025*/          OPC_EmitMergeInputChains1_0,
/*3026*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*3036*/        /*Scope*/ 22, /*->3059*/
/*3037*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3039*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3041*/          OPC_CheckPredicate, 41, // Predicate_sextloadi16_constant
/*3043*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3045*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3048*/          OPC_EmitMergeInputChains1_0,
/*3049*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*3059*/        /*Scope*/ 22, /*->3082*/
/*3060*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3062*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3064*/          OPC_CheckPredicate, 42, // Predicate_az_extloadi16_constant
/*3066*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3068*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3071*/          OPC_EmitMergeInputChains1_0,
/*3072*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*3082*/        /*Scope*/ 20, /*->3103*/
/*3083*/          OPC_CheckPredicate, 29, // Predicate_load
/*3085*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3087*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3089*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3092*/          OPC_EmitMergeInputChains1_0,
/*3093*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*3103*/        /*Scope*/ 8|128,2/*264*/, /*->3369*/
/*3105*/          OPC_CheckChild1Type, MVT::i32,
/*3107*/          OPC_Scope, 44, /*->3153*/ // 8 children in Scope
/*3109*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3111*/            OPC_Scope, 19, /*->3132*/ // 2 children in Scope
/*3113*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3115*/              OPC_CheckPredicate, 44, // Predicate_load_param_exti8
/*3117*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3119*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3122*/              OPC_EmitMergeInputChains1_0,
/*3123*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3132*/            /*Scope*/ 19, /*->3152*/
/*3133*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3135*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti16
/*3137*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3139*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3142*/              OPC_EmitMergeInputChains1_0,
/*3143*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3152*/            0, /*End of Scope*/
/*3153*/          /*Scope*/ 19, /*->3173*/
/*3154*/            OPC_CheckPredicate, 29, // Predicate_load
/*3156*/            OPC_CheckPredicate, 46, // Predicate_load_param
/*3158*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3160*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3163*/            OPC_EmitMergeInputChains1_0,
/*3164*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3173*/          /*Scope*/ 44, /*->3218*/
/*3174*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3176*/            OPC_Scope, 19, /*->3197*/ // 2 children in Scope
/*3178*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3180*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3182*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3184*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3187*/              OPC_EmitMergeInputChains1_0,
/*3188*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3197*/            /*Scope*/ 19, /*->3217*/
/*3198*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3200*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3202*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3204*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3207*/              OPC_EmitMergeInputChains1_0,
/*3208*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3217*/            0, /*End of Scope*/
/*3218*/          /*Scope*/ 19, /*->3238*/
/*3219*/            OPC_CheckPredicate, 29, // Predicate_load
/*3221*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3223*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3225*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3228*/            OPC_EmitMergeInputChains1_0,
/*3229*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3238*/          /*Scope*/ 44, /*->3283*/
/*3239*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3241*/            OPC_Scope, 19, /*->3262*/ // 2 children in Scope
/*3243*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3245*/              OPC_CheckPredicate, 44, // Predicate_load_param_exti8
/*3247*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*3249*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3252*/              OPC_EmitMergeInputChains1_0,
/*3253*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3262*/            /*Scope*/ 19, /*->3282*/
/*3263*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3265*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti16
/*3267*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*3269*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3272*/              OPC_EmitMergeInputChains1_0,
/*3273*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3282*/            0, /*End of Scope*/
/*3283*/          /*Scope*/ 19, /*->3303*/
/*3284*/            OPC_CheckPredicate, 29, // Predicate_load
/*3286*/            OPC_CheckPredicate, 46, // Predicate_load_param
/*3288*/            OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*3290*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3293*/            OPC_EmitMergeInputChains1_0,
/*3294*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3303*/          /*Scope*/ 44, /*->3348*/
/*3304*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3306*/            OPC_Scope, 19, /*->3327*/ // 2 children in Scope
/*3308*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3310*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3312*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*3314*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3317*/              OPC_EmitMergeInputChains1_0,
/*3318*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3327*/            /*Scope*/ 19, /*->3347*/
/*3328*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3330*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3332*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*3334*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3337*/              OPC_EmitMergeInputChains1_0,
/*3338*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3347*/            0, /*End of Scope*/
/*3348*/          /*Scope*/ 19, /*->3368*/
/*3349*/            OPC_CheckPredicate, 29, // Predicate_load
/*3351*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3353*/            OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*3355*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3358*/            OPC_EmitMergeInputChains1_0,
/*3359*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3368*/          0, /*End of Scope*/
/*3369*/        /*Scope*/ 49, /*->3419*/
/*3370*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3372*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3374*/          OPC_CheckPredicate, 47, // Predicate_sextloadi8_local
/*3376*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3378*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3381*/          OPC_EmitMergeInputChains1_0,
/*3382*/          OPC_EmitInteger, MVT::i1, 0, 
/*3385*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3388*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3400*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3408*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3419*/        /*Scope*/ 49, /*->3469*/
/*3420*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3422*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3424*/          OPC_CheckPredicate, 48, // Predicate_az_extloadi8_local
/*3426*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3428*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3431*/          OPC_EmitMergeInputChains1_0,
/*3432*/          OPC_EmitInteger, MVT::i1, 0, 
/*3435*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3438*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3450*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3458*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3469*/        /*Scope*/ 49, /*->3519*/
/*3470*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3472*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3474*/          OPC_CheckPredicate, 49, // Predicate_sextloadi16_local
/*3476*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3478*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3481*/          OPC_EmitMergeInputChains1_0,
/*3482*/          OPC_EmitInteger, MVT::i1, 0, 
/*3485*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3488*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3500*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3508*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3519*/        /*Scope*/ 49, /*->3569*/
/*3520*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3522*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3524*/          OPC_CheckPredicate, 50, // Predicate_az_extloadi16_local
/*3526*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3528*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3531*/          OPC_EmitMergeInputChains1_0,
/*3532*/          OPC_EmitInteger, MVT::i1, 0, 
/*3535*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3538*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3550*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3558*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3569*/        /*Scope*/ 47, /*->3617*/
/*3570*/          OPC_CheckPredicate, 29, // Predicate_load
/*3572*/          OPC_CheckPredicate, 51, // Predicate_local_load
/*3574*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3576*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3579*/          OPC_EmitMergeInputChains1_0,
/*3580*/          OPC_EmitInteger, MVT::i1, 0, 
/*3583*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3586*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3598*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3606*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3617*/        0, /*End of Scope*/
/*3618*/      /*Scope*/ 11|128,1/*139*/, /*->3759*/
/*3620*/        OPC_MoveChild, 1,
/*3622*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3625*/        OPC_RecordChild0, // #1 = $sbase
/*3626*/        OPC_RecordChild1, // #2 = $offset
/*3627*/        OPC_MoveChild, 1,
/*3629*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3632*/        OPC_Scope, 29, /*->3663*/ // 3 children in Scope
/*3634*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i64,
/*3639*/          OPC_MoveParent,
/*3640*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3642*/          OPC_CheckPredicate, 29, // Predicate_load
/*3644*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3646*/          OPC_CheckType, MVT::i32,
/*3648*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3650*/          OPC_EmitMergeInputChains1_0,
/*3651*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3654*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3663*/        /*Scope*/ 29, /*->3693*/
/*3664*/          OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*3666*/          OPC_MoveParent,
/*3667*/          OPC_CheckType, MVT::i64,
/*3669*/          OPC_MoveParent,
/*3670*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3672*/          OPC_CheckPredicate, 29, // Predicate_load
/*3674*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3676*/          OPC_CheckType, MVT::i32,
/*3678*/          OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3680*/          OPC_EmitMergeInputChains1_0,
/*3681*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3684*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*3693*/        /*Scope*/ 64, /*->3758*/
/*3694*/          OPC_CheckPredicate, 54, // Predicate_IMM32bit
/*3696*/          OPC_MoveParent,
/*3697*/          OPC_CheckType, MVT::i64,
/*3699*/          OPC_MoveParent,
/*3700*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3702*/          OPC_CheckPredicate, 29, // Predicate_load
/*3704*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3706*/          OPC_CheckType, MVT::i32,
/*3708*/          OPC_Scope, 23, /*->3733*/ // 2 children in Scope
/*3710*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3712*/            OPC_EmitMergeInputChains1_0,
/*3713*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3716*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3724*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3733*/          /*Scope*/ 23, /*->3757*/
/*3734*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3736*/            OPC_EmitMergeInputChains1_0,
/*3737*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3740*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3748*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3757*/          0, /*End of Scope*/
/*3758*/        0, /*End of Scope*/
/*3759*/      /*Scope*/ 44|128,3/*428*/, /*->4189*/
/*3761*/        OPC_RecordChild1, // #1 = $sbase
/*3762*/        OPC_Scope, 52|128,1/*180*/, /*->3945*/ // 2 children in Scope
/*3765*/          OPC_CheckChild1Type, MVT::i64,
/*3767*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3769*/          OPC_Scope, 40, /*->3811*/ // 7 children in Scope
/*3771*/            OPC_CheckPredicate, 29, // Predicate_load
/*3773*/            OPC_CheckPredicate, 43, // Predicate_constant_load
/*3775*/            OPC_CheckType, MVT::i32,
/*3777*/            OPC_Scope, 15, /*->3794*/ // 2 children in Scope
/*3779*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3781*/              OPC_EmitMergeInputChains1_0,
/*3782*/              OPC_EmitInteger, MVT::i32, 0, 
/*3785*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3794*/            /*Scope*/ 15, /*->3810*/
/*3795*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3797*/              OPC_EmitMergeInputChains1_0,
/*3798*/              OPC_EmitInteger, MVT::i32, 0, 
/*3801*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3810*/            0, /*End of Scope*/
/*3811*/          /*Scope*/ 19, /*->3831*/
/*3812*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3814*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3816*/            OPC_CheckPredicate, 55, // Predicate_sextloadi8_flat
/*3818*/            OPC_CheckType, MVT::i32,
/*3820*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3822*/            OPC_EmitMergeInputChains1_0,
/*3823*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr)
/*3831*/          /*Scope*/ 19, /*->3851*/
/*3832*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3834*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3836*/            OPC_CheckPredicate, 56, // Predicate_az_extloadi8_flat
/*3838*/            OPC_CheckType, MVT::i32,
/*3840*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3842*/            OPC_EmitMergeInputChains1_0,
/*3843*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr)
/*3851*/          /*Scope*/ 19, /*->3871*/
/*3852*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3854*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3856*/            OPC_CheckPredicate, 57, // Predicate_sextloadi16_flat
/*3858*/            OPC_CheckType, MVT::i32,
/*3860*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3862*/            OPC_EmitMergeInputChains1_0,
/*3863*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr)
/*3871*/          /*Scope*/ 19, /*->3891*/
/*3872*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3874*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3876*/            OPC_CheckPredicate, 58, // Predicate_az_extloadi16_flat
/*3878*/            OPC_CheckType, MVT::i32,
/*3880*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3882*/            OPC_EmitMergeInputChains1_0,
/*3883*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr)
/*3891*/          /*Scope*/ 32, /*->3924*/
/*3892*/            OPC_CheckPredicate, 29, // Predicate_load
/*3894*/            OPC_CheckPredicate, 59, // Predicate_flat_load
/*3896*/            OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->3910
/*3899*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3901*/              OPC_EmitMergeInputChains1_0,
/*3902*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr)
/*3910*/            /*SwitchType*/ 11, MVT::i64,// ->3923
/*3912*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3914*/              OPC_EmitMergeInputChains1_0,
/*3915*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3923*/            0, // EndSwitchType
/*3924*/          /*Scope*/ 19, /*->3944*/
/*3925*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3927*/            OPC_CheckPredicate, 60, // Predicate_az_extloadi32
/*3929*/            OPC_CheckPredicate, 61, // Predicate_az_extloadi32_flat
/*3931*/            OPC_CheckType, MVT::i64,
/*3933*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3935*/            OPC_EmitMergeInputChains1_0,
/*3936*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                    // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3944*/          0, /*End of Scope*/
/*3945*/        /*Scope*/ 113|128,1/*241*/, /*->4188*/
/*3947*/          OPC_CheckChild1Type, MVT::i32,
/*3949*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3951*/          OPC_CheckType, MVT::i32,
/*3953*/          OPC_Scope, 44, /*->3999*/ // 5 children in Scope
/*3955*/            OPC_CheckPredicate, 29, // Predicate_load
/*3957*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*3959*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3961*/            OPC_EmitMergeInputChains1_0,
/*3962*/            OPC_EmitInteger, MVT::i32, 0, 
/*3965*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3977*/            OPC_EmitInteger, MVT::i32, 1, 
/*3980*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3983*/            OPC_EmitInteger, MVT::i32, 0, 
/*3986*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*3999*/          /*Scope*/ 46, /*->4046*/
/*4000*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*4002*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*4004*/            OPC_CheckPredicate, 47, // Predicate_sextloadi8_local
/*4006*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4008*/            OPC_EmitMergeInputChains1_0,
/*4009*/            OPC_EmitInteger, MVT::i32, 0, 
/*4012*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4024*/            OPC_EmitInteger, MVT::i32, 1, 
/*4027*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4030*/            OPC_EmitInteger, MVT::i32, 0, 
/*4033*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*4046*/          /*Scope*/ 46, /*->4093*/
/*4047*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*4049*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*4051*/            OPC_CheckPredicate, 48, // Predicate_az_extloadi8_local
/*4053*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4055*/            OPC_EmitMergeInputChains1_0,
/*4056*/            OPC_EmitInteger, MVT::i32, 0, 
/*4059*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4071*/            OPC_EmitInteger, MVT::i32, 1, 
/*4074*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4077*/            OPC_EmitInteger, MVT::i32, 0, 
/*4080*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4093*/          /*Scope*/ 46, /*->4140*/
/*4094*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*4096*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*4098*/            OPC_CheckPredicate, 49, // Predicate_sextloadi16_local
/*4100*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4102*/            OPC_EmitMergeInputChains1_0,
/*4103*/            OPC_EmitInteger, MVT::i32, 0, 
/*4106*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4118*/            OPC_EmitInteger, MVT::i32, 1, 
/*4121*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4124*/            OPC_EmitInteger, MVT::i32, 0, 
/*4127*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4140*/          /*Scope*/ 46, /*->4187*/
/*4141*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*4143*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*4145*/            OPC_CheckPredicate, 50, // Predicate_az_extloadi16_local
/*4147*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4149*/            OPC_EmitMergeInputChains1_0,
/*4150*/            OPC_EmitInteger, MVT::i32, 0, 
/*4153*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4165*/            OPC_EmitInteger, MVT::i32, 1, 
/*4168*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4171*/            OPC_EmitInteger, MVT::i32, 0, 
/*4174*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4187*/          0, /*End of Scope*/
/*4188*/        0, /*End of Scope*/
/*4189*/      /*Scope*/ 11|128,1/*139*/, /*->4330*/
/*4191*/        OPC_MoveChild, 1,
/*4193*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4196*/        OPC_RecordChild0, // #1 = $sbase
/*4197*/        OPC_RecordChild1, // #2 = $offset
/*4198*/        OPC_MoveChild, 1,
/*4200*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4203*/        OPC_Scope, 29, /*->4234*/ // 3 children in Scope
/*4205*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*4207*/          OPC_MoveParent,
/*4208*/          OPC_CheckType, MVT::i64,
/*4210*/          OPC_MoveParent,
/*4211*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4213*/          OPC_CheckPredicate, 29, // Predicate_load
/*4215*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4217*/          OPC_CheckType, MVT::f32,
/*4219*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4221*/          OPC_EmitMergeInputChains1_0,
/*4222*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4225*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4234*/        /*Scope*/ 29, /*->4264*/
/*4235*/          OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*4237*/          OPC_MoveParent,
/*4238*/          OPC_CheckType, MVT::i64,
/*4240*/          OPC_MoveParent,
/*4241*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4243*/          OPC_CheckPredicate, 29, // Predicate_load
/*4245*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4247*/          OPC_CheckType, MVT::f32,
/*4249*/          OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4251*/          OPC_EmitMergeInputChains1_0,
/*4252*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4255*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4264*/        /*Scope*/ 64, /*->4329*/
/*4265*/          OPC_CheckPredicate, 54, // Predicate_IMM32bit
/*4267*/          OPC_MoveParent,
/*4268*/          OPC_CheckType, MVT::i64,
/*4270*/          OPC_MoveParent,
/*4271*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4273*/          OPC_CheckPredicate, 29, // Predicate_load
/*4275*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4277*/          OPC_CheckType, MVT::f32,
/*4279*/          OPC_Scope, 23, /*->4304*/ // 2 children in Scope
/*4281*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4283*/            OPC_EmitMergeInputChains1_0,
/*4284*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4287*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4295*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4304*/          /*Scope*/ 23, /*->4328*/
/*4305*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4307*/            OPC_EmitMergeInputChains1_0,
/*4308*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4311*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4319*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4328*/          0, /*End of Scope*/
/*4329*/        0, /*End of Scope*/
/*4330*/      /*Scope*/ 126|128,3/*510*/, /*->4842*/
/*4332*/        OPC_RecordChild1, // #1 = $sbase
/*4333*/        OPC_Scope, 44, /*->4379*/ // 2 children in Scope
/*4335*/          OPC_CheckChild1Type, MVT::i64,
/*4337*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4339*/          OPC_CheckPredicate, 29, // Predicate_load
/*4341*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4343*/          OPC_CheckType, MVT::f32,
/*4345*/          OPC_Scope, 15, /*->4362*/ // 2 children in Scope
/*4347*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4349*/            OPC_EmitMergeInputChains1_0,
/*4350*/            OPC_EmitInteger, MVT::i32, 0, 
/*4353*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4362*/          /*Scope*/ 15, /*->4378*/
/*4363*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4365*/            OPC_EmitMergeInputChains1_0,
/*4366*/            OPC_EmitInteger, MVT::i32, 0, 
/*4369*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4378*/          0, /*End of Scope*/
/*4379*/        /*Scope*/ 76|128,3/*460*/, /*->4841*/
/*4381*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4383*/          OPC_CheckPredicate, 29, // Predicate_load
/*4385*/          OPC_Scope, 49, /*->4436*/ // 7 children in Scope
/*4387*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*4389*/            OPC_CheckPredicate, 62, // Predicate_local_load_aligned8bytes
/*4391*/            OPC_CheckType, MVT::v2i32,
/*4393*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4395*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4398*/            OPC_EmitMergeInputChains1_0,
/*4399*/            OPC_EmitInteger, MVT::i1, 0, 
/*4402*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4405*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4417*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*4425*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 4, 2, 5, 7, 
                    // Src: (ld:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>><<P:Predicate_local_load_aligned8bytes>> - Complexity = 113
                    // Dst: (DS_READ_B64:v2i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*4436*/          /*Scope*/ 46, /*->4483*/
/*4437*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*4439*/            OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->4461
/*4442*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4444*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4447*/              OPC_EmitMergeInputChains1_0,
/*4448*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4461*/            /*SwitchType*/ 19, MVT::v4i32,// ->4482
/*4463*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4465*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4468*/              OPC_EmitMergeInputChains1_0,
/*4469*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4482*/            0, // EndSwitchType
/*4483*/          /*Scope*/ 66, /*->4550*/
/*4484*/            OPC_CheckPredicate, 38, // Predicate_load_private
/*4486*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4518
/*4489*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4491*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4494*/              OPC_EmitMergeInputChains1_0,
/*4495*/              OPC_EmitInteger, MVT::i1, 0, 
/*4498*/              OPC_EmitInteger, MVT::i1, 0, 
/*4501*/              OPC_EmitInteger, MVT::i1, 0, 
/*4504*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4518*/            /*SwitchType*/ 29, MVT::v4i32,// ->4549
/*4520*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4522*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4525*/              OPC_EmitMergeInputChains1_0,
/*4526*/              OPC_EmitInteger, MVT::i1, 0, 
/*4529*/              OPC_EmitInteger, MVT::i1, 0, 
/*4532*/              OPC_EmitInteger, MVT::i1, 0, 
/*4535*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4549*/            0, // EndSwitchType
/*4550*/          /*Scope*/ 40, /*->4591*/
/*4551*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*4553*/            OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->4572
/*4556*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4558*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4561*/              OPC_EmitMergeInputChains1_0,
/*4562*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*4572*/            /*SwitchType*/ 16, MVT::v4i32,// ->4590
/*4574*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4576*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4579*/              OPC_EmitMergeInputChains1_0,
/*4580*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*4590*/            0, // EndSwitchType
/*4591*/          /*Scope*/ 40, /*->4632*/
/*4592*/            OPC_CheckPredicate, 43, // Predicate_constant_load
/*4594*/            OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->4613
/*4597*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4599*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4602*/              OPC_EmitMergeInputChains1_0,
/*4603*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*4613*/            /*SwitchType*/ 16, MVT::v4i32,// ->4631
/*4615*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4617*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4620*/              OPC_EmitMergeInputChains1_0,
/*4621*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*4631*/            0, // EndSwitchType
/*4632*/          /*Scope*/ 45, /*->4678*/
/*4633*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*4635*/            OPC_CheckType, MVT::v2i32,
/*4637*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4639*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4642*/            OPC_EmitMergeInputChains1_0,
/*4643*/            OPC_EmitInteger, MVT::i1, 0, 
/*4646*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4658*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*4666*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 2, 3, 4, 7, 
                    // Src: (ld:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 16
                    // Dst: (DS_READ2_B32:v2i32 0:i1, ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, (S_MOV_B32:i32 -1:i32))
/*4678*/          /*Scope*/ 32|128,1/*160*/, /*->4840*/
/*4680*/            OPC_CheckChild1Type, MVT::i32,
/*4682*/            OPC_Scope, 38, /*->4722*/ // 4 children in Scope
/*4684*/              OPC_CheckPredicate, 46, // Predicate_load_param
/*4686*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4704
/*4689*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4691*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4694*/                OPC_EmitMergeInputChains1_0,
/*4695*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4704*/              /*SwitchType*/ 15, MVT::v4i32,// ->4721
/*4706*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4708*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4711*/                OPC_EmitMergeInputChains1_0,
/*4712*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4721*/              0, // EndSwitchType
/*4722*/            /*Scope*/ 38, /*->4761*/
/*4723*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4725*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4743
/*4728*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4730*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4733*/                OPC_EmitMergeInputChains1_0,
/*4734*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4743*/              /*SwitchType*/ 15, MVT::v4i32,// ->4760
/*4745*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4747*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4750*/                OPC_EmitMergeInputChains1_0,
/*4751*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4760*/              0, // EndSwitchType
/*4761*/            /*Scope*/ 38, /*->4800*/
/*4762*/              OPC_CheckPredicate, 46, // Predicate_load_param
/*4764*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4782
/*4767*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4769*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4772*/                OPC_EmitMergeInputChains1_0,
/*4773*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4782*/              /*SwitchType*/ 15, MVT::v4i32,// ->4799
/*4784*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4786*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4789*/                OPC_EmitMergeInputChains1_0,
/*4790*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4799*/              0, // EndSwitchType
/*4800*/            /*Scope*/ 38, /*->4839*/
/*4801*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4803*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4821
/*4806*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4808*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4811*/                OPC_EmitMergeInputChains1_0,
/*4812*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4821*/              /*SwitchType*/ 15, MVT::v4i32,// ->4838
/*4823*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4825*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4828*/                OPC_EmitMergeInputChains1_0,
/*4829*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4838*/              0, // EndSwitchType
/*4839*/            0, /*End of Scope*/
/*4840*/          0, /*End of Scope*/
/*4841*/        0, /*End of Scope*/
/*4842*/      /*Scope*/ 106|128,3/*490*/, /*->5334*/
/*4844*/        OPC_MoveChild, 1,
/*4846*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4849*/        OPC_RecordChild0, // #1 = $sbase
/*4850*/        OPC_RecordChild1, // #2 = $offset
/*4851*/        OPC_MoveChild, 1,
/*4853*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4856*/        OPC_Scope, 99, /*->4957*/ // 3 children in Scope
/*4858*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*4860*/          OPC_MoveParent,
/*4861*/          OPC_CheckType, MVT::i64,
/*4863*/          OPC_MoveParent,
/*4864*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4866*/          OPC_CheckPredicate, 29, // Predicate_load
/*4868*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4870*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4888
/*4873*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4875*/            OPC_EmitMergeInputChains1_0,
/*4876*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4879*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4888*/          /*SwitchType*/ 15, MVT::v4i32,// ->4905
/*4890*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4892*/            OPC_EmitMergeInputChains1_0,
/*4893*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4896*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4905*/          /*SwitchType*/ 15, MVT::v32i8,// ->4922
/*4907*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4909*/            OPC_EmitMergeInputChains1_0,
/*4910*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4913*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4922*/          /*SwitchType*/ 15, MVT::v8i32,// ->4939
/*4924*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4926*/            OPC_EmitMergeInputChains1_0,
/*4927*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4930*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4939*/          /*SwitchType*/ 15, MVT::v16i32,// ->4956
/*4941*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4943*/            OPC_EmitMergeInputChains1_0,
/*4944*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4947*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4956*/          0, // EndSwitchType
/*4957*/        /*Scope*/ 99, /*->5057*/
/*4958*/          OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*4960*/          OPC_MoveParent,
/*4961*/          OPC_CheckType, MVT::i64,
/*4963*/          OPC_MoveParent,
/*4964*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4966*/          OPC_CheckPredicate, 29, // Predicate_load
/*4968*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4970*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4988
/*4973*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4975*/            OPC_EmitMergeInputChains1_0,
/*4976*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4979*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4988*/          /*SwitchType*/ 15, MVT::v4i32,// ->5005
/*4990*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4992*/            OPC_EmitMergeInputChains1_0,
/*4993*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4996*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5005*/          /*SwitchType*/ 15, MVT::v32i8,// ->5022
/*5007*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5009*/            OPC_EmitMergeInputChains1_0,
/*5010*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5013*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5022*/          /*SwitchType*/ 15, MVT::v8i32,// ->5039
/*5024*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5026*/            OPC_EmitMergeInputChains1_0,
/*5027*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5030*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5039*/          /*SwitchType*/ 15, MVT::v16i32,// ->5056
/*5041*/            OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5043*/            OPC_EmitMergeInputChains1_0,
/*5044*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5047*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5056*/          0, // EndSwitchType
/*5057*/        /*Scope*/ 18|128,2/*274*/, /*->5333*/
/*5059*/          OPC_CheckPredicate, 54, // Predicate_IMM32bit
/*5061*/          OPC_MoveParent,
/*5062*/          OPC_CheckType, MVT::i64,
/*5064*/          OPC_MoveParent,
/*5065*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*5067*/          OPC_CheckPredicate, 29, // Predicate_load
/*5069*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*5071*/          OPC_SwitchType /*5 cases */, 50, MVT::v2i32,// ->5124
/*5074*/            OPC_Scope, 23, /*->5099*/ // 2 children in Scope
/*5076*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5078*/              OPC_EmitMergeInputChains1_0,
/*5079*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5082*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5090*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5099*/            /*Scope*/ 23, /*->5123*/
/*5100*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5102*/              OPC_EmitMergeInputChains1_0,
/*5103*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5106*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5114*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5123*/            0, /*End of Scope*/
/*5124*/          /*SwitchType*/ 50, MVT::v4i32,// ->5176
/*5126*/            OPC_Scope, 23, /*->5151*/ // 2 children in Scope
/*5128*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5130*/              OPC_EmitMergeInputChains1_0,
/*5131*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5134*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5142*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5151*/            /*Scope*/ 23, /*->5175*/
/*5152*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5154*/              OPC_EmitMergeInputChains1_0,
/*5155*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5158*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5166*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5175*/            0, /*End of Scope*/
/*5176*/          /*SwitchType*/ 50, MVT::v32i8,// ->5228
/*5178*/            OPC_Scope, 23, /*->5203*/ // 2 children in Scope
/*5180*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5182*/              OPC_EmitMergeInputChains1_0,
/*5183*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5186*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5194*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5203*/            /*Scope*/ 23, /*->5227*/
/*5204*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5206*/              OPC_EmitMergeInputChains1_0,
/*5207*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5210*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5218*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5227*/            0, /*End of Scope*/
/*5228*/          /*SwitchType*/ 50, MVT::v8i32,// ->5280
/*5230*/            OPC_Scope, 23, /*->5255*/ // 2 children in Scope
/*5232*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5234*/              OPC_EmitMergeInputChains1_0,
/*5235*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5238*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5246*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5255*/            /*Scope*/ 23, /*->5279*/
/*5256*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5258*/              OPC_EmitMergeInputChains1_0,
/*5259*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5262*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5270*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5279*/            0, /*End of Scope*/
/*5280*/          /*SwitchType*/ 50, MVT::v16i32,// ->5332
/*5282*/            OPC_Scope, 23, /*->5307*/ // 2 children in Scope
/*5284*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5286*/              OPC_EmitMergeInputChains1_0,
/*5287*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5290*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5298*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5307*/            /*Scope*/ 23, /*->5331*/
/*5308*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5310*/              OPC_EmitMergeInputChains1_0,
/*5311*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5314*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5322*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5331*/            0, /*End of Scope*/
/*5332*/          0, // EndSwitchType
/*5333*/        0, /*End of Scope*/
/*5334*/      /*Scope*/ 98|128,1/*226*/, /*->5562*/
/*5336*/        OPC_RecordChild1, // #1 = $sbase
/*5337*/        OPC_CheckChild1Type, MVT::i64,
/*5339*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*5341*/        OPC_CheckPredicate, 29, // Predicate_load
/*5343*/        OPC_Scope, 56|128,1/*184*/, /*->5530*/ // 2 children in Scope
/*5346*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*5348*/          OPC_SwitchType /*5 cases */, 34, MVT::v2i32,// ->5385
/*5351*/            OPC_Scope, 15, /*->5368*/ // 2 children in Scope
/*5353*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5355*/              OPC_EmitMergeInputChains1_0,
/*5356*/              OPC_EmitInteger, MVT::i32, 0, 
/*5359*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5368*/            /*Scope*/ 15, /*->5384*/
/*5369*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5371*/              OPC_EmitMergeInputChains1_0,
/*5372*/              OPC_EmitInteger, MVT::i32, 0, 
/*5375*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5384*/            0, /*End of Scope*/
/*5385*/          /*SwitchType*/ 34, MVT::v4i32,// ->5421
/*5387*/            OPC_Scope, 15, /*->5404*/ // 2 children in Scope
/*5389*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5391*/              OPC_EmitMergeInputChains1_0,
/*5392*/              OPC_EmitInteger, MVT::i32, 0, 
/*5395*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5404*/            /*Scope*/ 15, /*->5420*/
/*5405*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5407*/              OPC_EmitMergeInputChains1_0,
/*5408*/              OPC_EmitInteger, MVT::i32, 0, 
/*5411*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5420*/            0, /*End of Scope*/
/*5421*/          /*SwitchType*/ 34, MVT::v32i8,// ->5457
/*5423*/            OPC_Scope, 15, /*->5440*/ // 2 children in Scope
/*5425*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5427*/              OPC_EmitMergeInputChains1_0,
/*5428*/              OPC_EmitInteger, MVT::i32, 0, 
/*5431*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5440*/            /*Scope*/ 15, /*->5456*/
/*5441*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5443*/              OPC_EmitMergeInputChains1_0,
/*5444*/              OPC_EmitInteger, MVT::i32, 0, 
/*5447*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5456*/            0, /*End of Scope*/
/*5457*/          /*SwitchType*/ 34, MVT::v8i32,// ->5493
/*5459*/            OPC_Scope, 15, /*->5476*/ // 2 children in Scope
/*5461*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5463*/              OPC_EmitMergeInputChains1_0,
/*5464*/              OPC_EmitInteger, MVT::i32, 0, 
/*5467*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5476*/            /*Scope*/ 15, /*->5492*/
/*5477*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5479*/              OPC_EmitMergeInputChains1_0,
/*5480*/              OPC_EmitInteger, MVT::i32, 0, 
/*5483*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5492*/            0, /*End of Scope*/
/*5493*/          /*SwitchType*/ 34, MVT::v16i32,// ->5529
/*5495*/            OPC_Scope, 15, /*->5512*/ // 2 children in Scope
/*5497*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5499*/              OPC_EmitMergeInputChains1_0,
/*5500*/              OPC_EmitInteger, MVT::i32, 0, 
/*5503*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5512*/            /*Scope*/ 15, /*->5528*/
/*5513*/              OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5515*/              OPC_EmitMergeInputChains1_0,
/*5516*/              OPC_EmitInteger, MVT::i32, 0, 
/*5519*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5528*/            0, /*End of Scope*/
/*5529*/          0, // EndSwitchType
/*5530*/        /*Scope*/ 30, /*->5561*/
/*5531*/          OPC_CheckPredicate, 59, // Predicate_flat_load
/*5533*/          OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->5547
/*5536*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5538*/            OPC_EmitMergeInputChains1_0,
/*5539*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr)
/*5547*/          /*SwitchType*/ 11, MVT::v4i32,// ->5560
/*5549*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5551*/            OPC_EmitMergeInputChains1_0,
/*5552*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr)
/*5560*/          0, // EndSwitchType
/*5561*/        0, /*End of Scope*/
/*5562*/      0, /*End of Scope*/
/*5563*/    /*SwitchOpcode*/ 14|128,10/*1294*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->6861
/*5567*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5568*/      OPC_Scope, 79, /*->5649*/ // 12 children in Scope
/*5570*/        OPC_CheckChild1Integer, 42|128,33/*4266*/, 
/*5573*/        OPC_RecordChild2, // #1 = $en
/*5574*/        OPC_MoveChild, 2,
/*5576*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5579*/        OPC_MoveParent,
/*5580*/        OPC_RecordChild3, // #2 = $vm
/*5581*/        OPC_MoveChild, 3,
/*5583*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5586*/        OPC_MoveParent,
/*5587*/        OPC_RecordChild4, // #3 = $done
/*5588*/        OPC_MoveChild, 4,
/*5590*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5593*/        OPC_MoveParent,
/*5594*/        OPC_RecordChild5, // #4 = $tgt
/*5595*/        OPC_MoveChild, 5,
/*5597*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5600*/        OPC_MoveParent,
/*5601*/        OPC_RecordChild6, // #5 = $compr
/*5602*/        OPC_MoveChild, 6,
/*5604*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5607*/        OPC_MoveParent,
/*5608*/        OPC_RecordChild7, // #6 = $src0
/*5609*/        OPC_MoveChild, 8,
/*5611*/        OPC_RecordNode, // #7 = $src1
/*5612*/        OPC_MoveParent,
/*5613*/        OPC_MoveChild, 9,
/*5615*/        OPC_RecordNode, // #8 = $src2
/*5616*/        OPC_MoveParent,
/*5617*/        OPC_MoveChild, 10,
/*5619*/        OPC_RecordNode, // #9 = $src3
/*5620*/        OPC_MoveParent,
/*5621*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5623*/        OPC_EmitMergeInputChains1_0,
/*5624*/        OPC_EmitConvertToTarget, 1,
/*5626*/        OPC_EmitConvertToTarget, 4,
/*5628*/        OPC_EmitConvertToTarget, 5,
/*5630*/        OPC_EmitConvertToTarget, 3,
/*5632*/        OPC_EmitConvertToTarget, 2,
/*5634*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 4266:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5649*/      /*Scope*/ 77|128,2/*333*/, /*->5984*/
/*5651*/        OPC_CheckChild1Integer, 27|128,33/*4251*/, 
/*5654*/        OPC_RecordChild2, // #1 = $src
/*5655*/        OPC_RecordChild3, // #2 = $arraybase
/*5656*/        OPC_MoveChild, 3,
/*5658*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5661*/        OPC_MoveParent,
/*5662*/        OPC_Scope, 79, /*->5743*/ // 4 children in Scope
/*5664*/          OPC_CheckChild4Integer, 0, 
/*5666*/          OPC_RecordChild5, // #3 = $mask
/*5667*/          OPC_MoveChild, 5,
/*5669*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5672*/          OPC_MoveParent,
/*5673*/          OPC_Scope, 33, /*->5708*/ // 2 children in Scope
/*5675*/            OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5677*/            OPC_EmitMergeInputChains1_0,
/*5678*/            OPC_EmitInteger, MVT::i32, 0, 
/*5681*/            OPC_EmitConvertToTarget, 2,
/*5683*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5687*/            OPC_EmitConvertToTarget, 3,
/*5689*/            OPC_EmitInteger, MVT::i32, 32, 
/*5692*/            OPC_EmitInteger, MVT::i32, 0, 
/*5695*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5708*/          /*Scope*/ 33, /*->5742*/
/*5709*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5711*/            OPC_EmitMergeInputChains1_0,
/*5712*/            OPC_EmitInteger, MVT::i32, 0, 
/*5715*/            OPC_EmitConvertToTarget, 2,
/*5717*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5721*/            OPC_EmitConvertToTarget, 3,
/*5723*/            OPC_EmitInteger, MVT::i32, 64, 
/*5726*/            OPC_EmitInteger, MVT::i32, 0, 
/*5729*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5742*/          0, /*End of Scope*/
/*5743*/        /*Scope*/ 79, /*->5823*/
/*5744*/          OPC_CheckChild4Integer, 1, 
/*5746*/          OPC_RecordChild5, // #3 = $mask
/*5747*/          OPC_MoveChild, 5,
/*5749*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5752*/          OPC_MoveParent,
/*5753*/          OPC_Scope, 33, /*->5788*/ // 2 children in Scope
/*5755*/            OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5757*/            OPC_EmitMergeInputChains1_0,
/*5758*/            OPC_EmitInteger, MVT::i32, 0, 
/*5761*/            OPC_EmitConvertToTarget, 2,
/*5763*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5767*/            OPC_EmitConvertToTarget, 3,
/*5769*/            OPC_EmitInteger, MVT::i32, 33, 
/*5772*/            OPC_EmitInteger, MVT::i32, 0, 
/*5775*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*5788*/          /*Scope*/ 33, /*->5822*/
/*5789*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5791*/            OPC_EmitMergeInputChains1_0,
/*5792*/            OPC_EmitInteger, MVT::i32, 0, 
/*5795*/            OPC_EmitConvertToTarget, 2,
/*5797*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5801*/            OPC_EmitConvertToTarget, 3,
/*5803*/            OPC_EmitInteger, MVT::i32, 65, 
/*5806*/            OPC_EmitInteger, MVT::i32, 0, 
/*5809*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*5822*/          0, /*End of Scope*/
/*5823*/        /*Scope*/ 79, /*->5903*/
/*5824*/          OPC_CheckChild4Integer, 2, 
/*5826*/          OPC_RecordChild5, // #3 = $mask
/*5827*/          OPC_MoveChild, 5,
/*5829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5832*/          OPC_MoveParent,
/*5833*/          OPC_Scope, 33, /*->5868*/ // 2 children in Scope
/*5835*/            OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5837*/            OPC_EmitMergeInputChains1_0,
/*5838*/            OPC_EmitInteger, MVT::i32, 0, 
/*5841*/            OPC_EmitConvertToTarget, 2,
/*5843*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5847*/            OPC_EmitConvertToTarget, 3,
/*5849*/            OPC_EmitInteger, MVT::i32, 34, 
/*5852*/            OPC_EmitInteger, MVT::i32, 0, 
/*5855*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*5868*/          /*Scope*/ 33, /*->5902*/
/*5869*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5871*/            OPC_EmitMergeInputChains1_0,
/*5872*/            OPC_EmitInteger, MVT::i32, 0, 
/*5875*/            OPC_EmitConvertToTarget, 2,
/*5877*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5881*/            OPC_EmitConvertToTarget, 3,
/*5883*/            OPC_EmitInteger, MVT::i32, 66, 
/*5886*/            OPC_EmitInteger, MVT::i32, 0, 
/*5889*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5902*/          0, /*End of Scope*/
/*5903*/        /*Scope*/ 79, /*->5983*/
/*5904*/          OPC_CheckChild4Integer, 3, 
/*5906*/          OPC_RecordChild5, // #3 = $mask
/*5907*/          OPC_MoveChild, 5,
/*5909*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5912*/          OPC_MoveParent,
/*5913*/          OPC_Scope, 33, /*->5948*/ // 2 children in Scope
/*5915*/            OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5917*/            OPC_EmitMergeInputChains1_0,
/*5918*/            OPC_EmitInteger, MVT::i32, 0, 
/*5921*/            OPC_EmitConvertToTarget, 2,
/*5923*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5927*/            OPC_EmitConvertToTarget, 3,
/*5929*/            OPC_EmitInteger, MVT::i32, 35, 
/*5932*/            OPC_EmitInteger, MVT::i32, 0, 
/*5935*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5948*/          /*Scope*/ 33, /*->5982*/
/*5949*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5951*/            OPC_EmitMergeInputChains1_0,
/*5952*/            OPC_EmitInteger, MVT::i32, 0, 
/*5955*/            OPC_EmitConvertToTarget, 2,
/*5957*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5961*/            OPC_EmitConvertToTarget, 3,
/*5963*/            OPC_EmitInteger, MVT::i32, 67, 
/*5966*/            OPC_EmitInteger, MVT::i32, 0, 
/*5969*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4251:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5982*/          0, /*End of Scope*/
/*5983*/        0, /*End of Scope*/
/*5984*/      /*Scope*/ 90|128,1/*218*/, /*->6204*/
/*5986*/        OPC_CheckChild1Integer, 24|128,33/*4248*/, 
/*5989*/        OPC_Scope, 104, /*->6095*/ // 2 children in Scope
/*5991*/          OPC_CheckChild2Integer, 1, 
/*5993*/          OPC_Scope, 49, /*->6044*/ // 2 children in Scope
/*5995*/            OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5997*/            OPC_EmitMergeInputChains1_0,
/*5998*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*6005*/            OPC_EmitInteger, MVT::i32, 1, 
/*6008*/            OPC_EmitInteger, MVT::i32, 60, 
/*6011*/            OPC_EmitInteger, MVT::i32, 7, 
/*6014*/            OPC_EmitInteger, MVT::i32, 7, 
/*6017*/            OPC_EmitInteger, MVT::i32, 7, 
/*6020*/            OPC_EmitInteger, MVT::i32, 7, 
/*6023*/            OPC_EmitInteger, MVT::i32, 39, 
/*6026*/            OPC_EmitInteger, MVT::i32, 0, 
/*6029*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4248:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6044*/          /*Scope*/ 49, /*->6094*/
/*6045*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6047*/            OPC_EmitMergeInputChains1_0,
/*6048*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*6055*/            OPC_EmitInteger, MVT::i32, 1, 
/*6058*/            OPC_EmitInteger, MVT::i32, 60, 
/*6061*/            OPC_EmitInteger, MVT::i32, 7, 
/*6064*/            OPC_EmitInteger, MVT::i32, 7, 
/*6067*/            OPC_EmitInteger, MVT::i32, 7, 
/*6070*/            OPC_EmitInteger, MVT::i32, 7, 
/*6073*/            OPC_EmitInteger, MVT::i32, 83, 
/*6076*/            OPC_EmitInteger, MVT::i32, 0, 
/*6079*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4248:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6094*/          0, /*End of Scope*/
/*6095*/        /*Scope*/ 107, /*->6203*/
/*6096*/          OPC_RecordChild2, // #1 = $type
/*6097*/          OPC_MoveChild, 2,
/*6099*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6102*/          OPC_MoveParent,
/*6103*/          OPC_Scope, 48, /*->6153*/ // 2 children in Scope
/*6105*/            OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*6107*/            OPC_EmitMergeInputChains1_0,
/*6108*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6115*/            OPC_EmitConvertToTarget, 1,
/*6117*/            OPC_EmitInteger, MVT::i32, 0, 
/*6120*/            OPC_EmitInteger, MVT::i32, 7, 
/*6123*/            OPC_EmitInteger, MVT::i32, 7, 
/*6126*/            OPC_EmitInteger, MVT::i32, 7, 
/*6129*/            OPC_EmitInteger, MVT::i32, 7, 
/*6132*/            OPC_EmitInteger, MVT::i32, 39, 
/*6135*/            OPC_EmitInteger, MVT::i32, 0, 
/*6138*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4248:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6153*/          /*Scope*/ 48, /*->6202*/
/*6154*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6156*/            OPC_EmitMergeInputChains1_0,
/*6157*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6164*/            OPC_EmitConvertToTarget, 1,
/*6166*/            OPC_EmitInteger, MVT::i32, 0, 
/*6169*/            OPC_EmitInteger, MVT::i32, 7, 
/*6172*/            OPC_EmitInteger, MVT::i32, 7, 
/*6175*/            OPC_EmitInteger, MVT::i32, 7, 
/*6178*/            OPC_EmitInteger, MVT::i32, 7, 
/*6181*/            OPC_EmitInteger, MVT::i32, 83, 
/*6184*/            OPC_EmitInteger, MVT::i32, 0, 
/*6187*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4248:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6202*/          0, /*End of Scope*/
/*6203*/        0, /*End of Scope*/
/*6204*/      /*Scope*/ 24, /*->6229*/
/*6205*/        OPC_CheckChild1Integer, 124|128,33/*4348*/, 
/*6208*/        OPC_RecordChild2, // #1 = $simm16
/*6209*/        OPC_MoveChild, 2,
/*6211*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6214*/        OPC_MoveParent,
/*6215*/        OPC_RecordChild3, // #2 = $m0
/*6216*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6218*/        OPC_EmitMergeInputChains1_0,
/*6219*/        OPC_EmitConvertToTarget, 1,
/*6221*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_void 4348:iPTR, (imm:i32):$simm16, M0Reg:i32:$m0) - Complexity = 11
                // Dst: (S_SENDMSG (imm:i32):$simm16, M0Reg:i32:$m0)
/*6229*/      /*Scope*/ 25, /*->6255*/
/*6230*/        OPC_CheckChild1Integer, 91|128,32/*4187*/, 
/*6233*/        OPC_Scope, 9, /*->6244*/ // 2 children in Scope
/*6235*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6237*/          OPC_EmitMergeInputChains1_0,
/*6238*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4187:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6244*/        /*Scope*/ 9, /*->6254*/
/*6245*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6247*/          OPC_EmitMergeInputChains1_0,
/*6248*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4187:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6254*/        0, /*End of Scope*/
/*6255*/      /*Scope*/ 25, /*->6281*/
/*6256*/        OPC_CheckChild1Integer, 90|128,32/*4186*/, 
/*6259*/        OPC_Scope, 9, /*->6270*/ // 2 children in Scope
/*6261*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6263*/          OPC_EmitMergeInputChains1_0,
/*6264*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4186:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6270*/        /*Scope*/ 9, /*->6280*/
/*6271*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6273*/          OPC_EmitMergeInputChains1_0,
/*6274*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4186:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6280*/        0, /*End of Scope*/
/*6281*/      /*Scope*/ 22, /*->6304*/
/*6282*/        OPC_CheckChild1Integer, 117|128,33/*4341*/, 
/*6285*/        OPC_RecordChild2, // #1 = $saved
/*6286*/        OPC_RecordChild3, // #2 = $target
/*6287*/        OPC_MoveChild, 3,
/*6289*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*6292*/        OPC_MoveParent,
/*6293*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6295*/        OPC_EmitMergeInputChains1_0,
/*6296*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 4341:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*6304*/      /*Scope*/ 14, /*->6319*/
/*6305*/        OPC_CheckChild1Integer, 41|128,33/*4265*/, 
/*6308*/        OPC_RecordChild2, // #1 = $saved
/*6309*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6311*/        OPC_EmitMergeInputChains1_0,
/*6312*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 4265:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*6319*/      /*Scope*/ 2|128,1/*130*/, /*->6451*/
/*6321*/        OPC_CheckChild1Integer, 113|128,32/*4209*/, 
/*6324*/        OPC_RecordChild2, // #1 = $src
/*6325*/        OPC_Scope, 10, /*->6337*/ // 2 children in Scope
/*6327*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6329*/          OPC_EmitMergeInputChains1_0,
/*6330*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4209:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*6337*/        /*Scope*/ 112, /*->6450*/
/*6338*/          OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6340*/          OPC_EmitMergeInputChains1_0,
/*6341*/          OPC_EmitInteger, MVT::i32, 0, 
/*6344*/          OPC_EmitInteger, MVT::i32, 0, 
/*6347*/          OPC_EmitInteger, MVT::i32, 1, 
/*6350*/          OPC_EmitInteger, MVT::i32, 0, 
/*6353*/          OPC_EmitInteger, MVT::i32, 0, 
/*6356*/          OPC_EmitInteger, MVT::i32, 0, 
/*6359*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6362*/          OPC_EmitInteger, MVT::i32, 0, 
/*6365*/          OPC_EmitInteger, MVT::i32, 0, 
/*6368*/          OPC_EmitInteger, MVT::i32, 0, 
/*6371*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6383*/          OPC_EmitInteger, MVT::i32, 0, 
/*6386*/          OPC_EmitInteger, MVT::i32, 0, 
/*6389*/          OPC_EmitInteger, MVT::i32, 0, 
/*6392*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6404*/          OPC_EmitInteger, MVT::i32, 1, 
/*6407*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6410*/          OPC_EmitInteger, MVT::i32, 0, 
/*6413*/          OPC_EmitInteger, MVT::i32, 0, 
/*6416*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6443*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4209:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*6450*/        0, /*End of Scope*/
/*6451*/      /*Scope*/ 11|128,1/*139*/, /*->6592*/
/*6453*/        OPC_CheckChild1Integer, 114|128,32/*4210*/, 
/*6456*/        OPC_Scope, 17, /*->6475*/ // 2 children in Scope
/*6458*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6460*/          OPC_EmitMergeInputChains1_0,
/*6461*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*6468*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4210:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*6475*/        /*Scope*/ 115, /*->6591*/
/*6476*/          OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6478*/          OPC_EmitMergeInputChains1_0,
/*6479*/          OPC_EmitInteger, MVT::i32, 0, 
/*6482*/          OPC_EmitInteger, MVT::i32, 0, 
/*6485*/          OPC_EmitInteger, MVT::i32, 1, 
/*6488*/          OPC_EmitInteger, MVT::i32, 0, 
/*6491*/          OPC_EmitInteger, MVT::i32, 0, 
/*6494*/          OPC_EmitInteger, MVT::i32, 0, 
/*6497*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*6500*/          OPC_EmitInteger, MVT::i32, 0, 
/*6503*/          OPC_EmitInteger, MVT::i32, 0, 
/*6506*/          OPC_EmitInteger, MVT::i32, 0, 
/*6509*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6521*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6524*/          OPC_EmitInteger, MVT::i32, 0, 
/*6527*/          OPC_EmitInteger, MVT::i32, 0, 
/*6530*/          OPC_EmitInteger, MVT::i32, 0, 
/*6533*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6545*/          OPC_EmitInteger, MVT::i32, 1, 
/*6548*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6551*/          OPC_EmitInteger, MVT::i32, 0, 
/*6554*/          OPC_EmitInteger, MVT::i32, 0, 
/*6557*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6584*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4210:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6591*/        0, /*End of Scope*/
/*6592*/      /*Scope*/ 4|128,1/*132*/, /*->6726*/
/*6594*/        OPC_CheckChild1Integer, 25|128,33/*4249*/, 
/*6597*/        OPC_RecordChild2, // #1 = $reg
/*6598*/        OPC_Scope, 62, /*->6662*/ // 2 children in Scope
/*6600*/          OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*6602*/          OPC_EmitMergeInputChains1_0,
/*6603*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6610*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6613*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6623*/          OPC_EmitInteger, MVT::i32, 0, 
/*6626*/          OPC_EmitInteger, MVT::i32, 61, 
/*6629*/          OPC_EmitInteger, MVT::i32, 0, 
/*6632*/          OPC_EmitInteger, MVT::i32, 7, 
/*6635*/          OPC_EmitInteger, MVT::i32, 7, 
/*6638*/          OPC_EmitInteger, MVT::i32, 7, 
/*6641*/          OPC_EmitInteger, MVT::i32, 39, 
/*6644*/          OPC_EmitInteger, MVT::i32, 0, 
/*6647*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4249:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6662*/        /*Scope*/ 62, /*->6725*/
/*6663*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6665*/          OPC_EmitMergeInputChains1_0,
/*6666*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6673*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6676*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6686*/          OPC_EmitInteger, MVT::i32, 0, 
/*6689*/          OPC_EmitInteger, MVT::i32, 61, 
/*6692*/          OPC_EmitInteger, MVT::i32, 0, 
/*6695*/          OPC_EmitInteger, MVT::i32, 7, 
/*6698*/          OPC_EmitInteger, MVT::i32, 7, 
/*6701*/          OPC_EmitInteger, MVT::i32, 7, 
/*6704*/          OPC_EmitInteger, MVT::i32, 83, 
/*6707*/          OPC_EmitInteger, MVT::i32, 0, 
/*6710*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4249:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6725*/        0, /*End of Scope*/
/*6726*/      /*Scope*/ 4|128,1/*132*/, /*->6860*/
/*6728*/        OPC_CheckChild1Integer, 26|128,33/*4250*/, 
/*6731*/        OPC_RecordChild2, // #1 = $reg
/*6732*/        OPC_Scope, 62, /*->6796*/ // 2 children in Scope
/*6734*/          OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*6736*/          OPC_EmitMergeInputChains1_0,
/*6737*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6744*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6747*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6757*/          OPC_EmitInteger, MVT::i32, 0, 
/*6760*/          OPC_EmitInteger, MVT::i32, 61, 
/*6763*/          OPC_EmitInteger, MVT::i32, 7, 
/*6766*/          OPC_EmitInteger, MVT::i32, 0, 
/*6769*/          OPC_EmitInteger, MVT::i32, 7, 
/*6772*/          OPC_EmitInteger, MVT::i32, 7, 
/*6775*/          OPC_EmitInteger, MVT::i32, 39, 
/*6778*/          OPC_EmitInteger, MVT::i32, 0, 
/*6781*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4250:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6796*/        /*Scope*/ 62, /*->6859*/
/*6797*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6799*/          OPC_EmitMergeInputChains1_0,
/*6800*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6807*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6810*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6820*/          OPC_EmitInteger, MVT::i32, 0, 
/*6823*/          OPC_EmitInteger, MVT::i32, 61, 
/*6826*/          OPC_EmitInteger, MVT::i32, 7, 
/*6829*/          OPC_EmitInteger, MVT::i32, 0, 
/*6832*/          OPC_EmitInteger, MVT::i32, 7, 
/*6835*/          OPC_EmitInteger, MVT::i32, 7, 
/*6838*/          OPC_EmitInteger, MVT::i32, 83, 
/*6841*/          OPC_EmitInteger, MVT::i32, 0, 
/*6844*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4250:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6859*/        0, /*End of Scope*/
/*6860*/      0, /*End of Scope*/
/*6861*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->6999
/*6865*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*6866*/      OPC_RecordChild1, // #1 = $src
/*6867*/      OPC_CheckChild1Type, MVT::v4f32,
/*6869*/      OPC_RecordChild2, // #2 = $base
/*6870*/      OPC_MoveChild, 2,
/*6872*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6875*/      OPC_CheckType, MVT::i32,
/*6877*/      OPC_MoveParent,
/*6878*/      OPC_RecordChild3, // #3 = $type
/*6879*/      OPC_MoveChild, 3,
/*6881*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6884*/      OPC_CheckType, MVT::i32,
/*6886*/      OPC_MoveParent,
/*6887*/      OPC_RecordChild4, // #4 = $swz_x
/*6888*/      OPC_MoveChild, 4,
/*6890*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6893*/      OPC_CheckType, MVT::i32,
/*6895*/      OPC_MoveParent,
/*6896*/      OPC_RecordChild5, // #5 = $swz_y
/*6897*/      OPC_MoveChild, 5,
/*6899*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6902*/      OPC_CheckType, MVT::i32,
/*6904*/      OPC_MoveParent,
/*6905*/      OPC_RecordChild6, // #6 = $swz_z
/*6906*/      OPC_MoveChild, 6,
/*6908*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6911*/      OPC_CheckType, MVT::i32,
/*6913*/      OPC_MoveParent,
/*6914*/      OPC_RecordChild7, // #7 = $swz_w
/*6915*/      OPC_MoveChild, 7,
/*6917*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6920*/      OPC_CheckType, MVT::i32,
/*6922*/      OPC_MoveParent,
/*6923*/      OPC_Scope, 36, /*->6961*/ // 2 children in Scope
/*6925*/        OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*6927*/        OPC_EmitMergeInputChains1_0,
/*6928*/        OPC_EmitConvertToTarget, 3,
/*6930*/        OPC_EmitConvertToTarget, 2,
/*6932*/        OPC_EmitConvertToTarget, 4,
/*6934*/        OPC_EmitConvertToTarget, 5,
/*6936*/        OPC_EmitConvertToTarget, 6,
/*6938*/        OPC_EmitConvertToTarget, 7,
/*6940*/        OPC_EmitInteger, MVT::i32, 39, 
/*6943*/        OPC_EmitInteger, MVT::i32, 0, 
/*6946*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*6961*/      /*Scope*/ 36, /*->6998*/
/*6962*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6964*/        OPC_EmitMergeInputChains1_0,
/*6965*/        OPC_EmitConvertToTarget, 3,
/*6967*/        OPC_EmitConvertToTarget, 2,
/*6969*/        OPC_EmitConvertToTarget, 4,
/*6971*/        OPC_EmitConvertToTarget, 5,
/*6973*/        OPC_EmitConvertToTarget, 6,
/*6975*/        OPC_EmitConvertToTarget, 7,
/*6977*/        OPC_EmitInteger, MVT::i32, 83, 
/*6980*/        OPC_EmitInteger, MVT::i32, 0, 
/*6983*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*6998*/      0, /*End of Scope*/
/*6999*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->7219
/*7003*/      OPC_RecordMemRef,
/*7004*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*7005*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7006*/      OPC_Scope, 15|128,1/*143*/, /*->7152*/ // 2 children in Scope
/*7009*/        OPC_RecordChild2, // #2 = $vdata_in
/*7010*/        OPC_Scope, 42, /*->7054*/ // 2 children in Scope
/*7012*/          OPC_CheckPredicate, 63, // Predicate_atomic_swap_global
/*7014*/          OPC_CheckType, MVT::i32,
/*7016*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*7018*/          OPC_Scope, 16, /*->7036*/ // 2 children in Scope
/*7020*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7023*/            OPC_EmitMergeInputChains1_0,
/*7024*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7036*/          /*Scope*/ 16, /*->7053*/
/*7037*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7040*/            OPC_EmitMergeInputChains1_0,
/*7041*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7053*/          0, /*End of Scope*/
/*7054*/        /*Scope*/ 96, /*->7151*/
/*7055*/          OPC_CheckPredicate, 64, // Predicate_atomic_swap_local
/*7057*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7104
/*7060*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7062*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7065*/            OPC_EmitMergeInputChains1_0,
/*7066*/            OPC_EmitInteger, MVT::i1, 0, 
/*7069*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7072*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7084*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7092*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7104*/          /*SwitchType*/ 44, MVT::i64,// ->7150
/*7106*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7108*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7111*/            OPC_EmitMergeInputChains1_0,
/*7112*/            OPC_EmitInteger, MVT::i1, 0, 
/*7115*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7118*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7130*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7138*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7150*/          0, // EndSwitchType
/*7151*/        0, /*End of Scope*/
/*7152*/      /*Scope*/ 65, /*->7218*/
/*7153*/        OPC_CheckChild1Type, MVT::i32,
/*7155*/        OPC_RecordChild2, // #2 = $src1
/*7156*/        OPC_CheckPredicate, 64, // Predicate_atomic_swap_local
/*7158*/        OPC_CheckType, MVT::i32,
/*7160*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7162*/        OPC_EmitMergeInputChains1_0,
/*7163*/        OPC_EmitInteger, MVT::i32, 0, 
/*7166*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7178*/        OPC_EmitInteger, MVT::i32, 0, 
/*7181*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7193*/        OPC_EmitInteger, MVT::i32, 1, 
/*7196*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7199*/        OPC_EmitInteger, MVT::i32, 0, 
/*7202*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7218*/      0, /*End of Scope*/
/*7219*/    /*SwitchOpcode*/ 97|128,2/*353*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->7576
/*7223*/      OPC_RecordMemRef,
/*7224*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*7225*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7226*/      OPC_Scope, 43, /*->7271*/ // 4 children in Scope
/*7228*/        OPC_RecordChild2, // #2 = $vdata_in
/*7229*/        OPC_CheckPredicate, 65, // Predicate_atomic_add_global
/*7231*/        OPC_CheckType, MVT::i32,
/*7233*/        OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*7235*/        OPC_Scope, 16, /*->7253*/ // 2 children in Scope
/*7237*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7240*/          OPC_EmitMergeInputChains1_0,
/*7241*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7253*/        /*Scope*/ 16, /*->7270*/
/*7254*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7257*/          OPC_EmitMergeInputChains1_0,
/*7258*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7270*/        0, /*End of Scope*/
/*7271*/      /*Scope*/ 10|128,1/*138*/, /*->7411*/
/*7273*/        OPC_CheckChild2Integer, 1, 
/*7275*/        OPC_CheckPredicate, 66, // Predicate_atomic_load_add_local
/*7277*/        OPC_SwitchType /*2 cases */, 64, MVT::i32,// ->7344
/*7280*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7282*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7285*/          OPC_EmitMergeInputChains1_0,
/*7286*/          OPC_EmitInteger, MVT::i1, 0, 
/*7289*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7301*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*7309*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7312*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7324*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7332*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7344*/        /*SwitchType*/ 64, MVT::i64,// ->7410
/*7346*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7348*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7351*/          OPC_EmitMergeInputChains1_0,
/*7352*/          OPC_EmitInteger, MVT::i1, 0, 
/*7355*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7367*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 5,  // Results = #6
/*7375*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7378*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7390*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7398*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7410*/        0, // EndSwitchType
/*7411*/      /*Scope*/ 97, /*->7509*/
/*7412*/        OPC_RecordChild2, // #2 = $value
/*7413*/        OPC_CheckPredicate, 66, // Predicate_atomic_load_add_local
/*7415*/        OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7462
/*7418*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7420*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7423*/          OPC_EmitMergeInputChains1_0,
/*7424*/          OPC_EmitInteger, MVT::i1, 0, 
/*7427*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7430*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7442*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7450*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7462*/        /*SwitchType*/ 44, MVT::i64,// ->7508
/*7464*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7466*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7469*/          OPC_EmitMergeInputChains1_0,
/*7470*/          OPC_EmitInteger, MVT::i1, 0, 
/*7473*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7476*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7488*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7496*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7508*/        0, // EndSwitchType
/*7509*/      /*Scope*/ 65, /*->7575*/
/*7510*/        OPC_CheckChild1Type, MVT::i32,
/*7512*/        OPC_RecordChild2, // #2 = $src1
/*7513*/        OPC_CheckPredicate, 66, // Predicate_atomic_load_add_local
/*7515*/        OPC_CheckType, MVT::i32,
/*7517*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7519*/        OPC_EmitMergeInputChains1_0,
/*7520*/        OPC_EmitInteger, MVT::i32, 0, 
/*7523*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7535*/        OPC_EmitInteger, MVT::i32, 0, 
/*7538*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7550*/        OPC_EmitInteger, MVT::i32, 1, 
/*7553*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7556*/        OPC_EmitInteger, MVT::i32, 0, 
/*7559*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7575*/      0, /*End of Scope*/
/*7576*/    /*SwitchOpcode*/ 97|128,2/*353*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7933
/*7580*/      OPC_RecordMemRef,
/*7581*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*7582*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7583*/      OPC_Scope, 43, /*->7628*/ // 4 children in Scope
/*7585*/        OPC_RecordChild2, // #2 = $vdata_in
/*7586*/        OPC_CheckPredicate, 67, // Predicate_atomic_sub_global
/*7588*/        OPC_CheckType, MVT::i32,
/*7590*/        OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*7592*/        OPC_Scope, 16, /*->7610*/ // 2 children in Scope
/*7594*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7597*/          OPC_EmitMergeInputChains1_0,
/*7598*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7610*/        /*Scope*/ 16, /*->7627*/
/*7611*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7614*/          OPC_EmitMergeInputChains1_0,
/*7615*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7627*/        0, /*End of Scope*/
/*7628*/      /*Scope*/ 10|128,1/*138*/, /*->7768*/
/*7630*/        OPC_CheckChild2Integer, 1, 
/*7632*/        OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_local
/*7634*/        OPC_SwitchType /*2 cases */, 64, MVT::i32,// ->7701
/*7637*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7639*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7642*/          OPC_EmitMergeInputChains1_0,
/*7643*/          OPC_EmitInteger, MVT::i1, 0, 
/*7646*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7658*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*7666*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7669*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7681*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7689*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7701*/        /*SwitchType*/ 64, MVT::i64,// ->7767
/*7703*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7705*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7708*/          OPC_EmitMergeInputChains1_0,
/*7709*/          OPC_EmitInteger, MVT::i1, 0, 
/*7712*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7724*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 5,  // Results = #6
/*7732*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7735*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7747*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7755*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7767*/        0, // EndSwitchType
/*7768*/      /*Scope*/ 97, /*->7866*/
/*7769*/        OPC_RecordChild2, // #2 = $value
/*7770*/        OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_local
/*7772*/        OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7819
/*7775*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7777*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7780*/          OPC_EmitMergeInputChains1_0,
/*7781*/          OPC_EmitInteger, MVT::i1, 0, 
/*7784*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7787*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7799*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7807*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7819*/        /*SwitchType*/ 44, MVT::i64,// ->7865
/*7821*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7823*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7826*/          OPC_EmitMergeInputChains1_0,
/*7827*/          OPC_EmitInteger, MVT::i1, 0, 
/*7830*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7833*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7845*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7853*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7865*/        0, // EndSwitchType
/*7866*/      /*Scope*/ 65, /*->7932*/
/*7867*/        OPC_CheckChild1Type, MVT::i32,
/*7869*/        OPC_RecordChild2, // #2 = $src1
/*7870*/        OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_local
/*7872*/        OPC_CheckType, MVT::i32,
/*7874*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7876*/        OPC_EmitMergeInputChains1_0,
/*7877*/        OPC_EmitInteger, MVT::i32, 0, 
/*7880*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7892*/        OPC_EmitInteger, MVT::i32, 0, 
/*7895*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7907*/        OPC_EmitInteger, MVT::i32, 1, 
/*7910*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7913*/        OPC_EmitInteger, MVT::i32, 0, 
/*7916*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7932*/      0, /*End of Scope*/
/*7933*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->8153
/*7937*/      OPC_RecordMemRef,
/*7938*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7939*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7940*/      OPC_Scope, 15|128,1/*143*/, /*->8086*/ // 2 children in Scope
/*7943*/        OPC_RecordChild2, // #2 = $vdata_in
/*7944*/        OPC_Scope, 42, /*->7988*/ // 2 children in Scope
/*7946*/          OPC_CheckPredicate, 69, // Predicate_atomic_min_global
/*7948*/          OPC_CheckType, MVT::i32,
/*7950*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*7952*/          OPC_Scope, 16, /*->7970*/ // 2 children in Scope
/*7954*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7957*/            OPC_EmitMergeInputChains1_0,
/*7958*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7970*/          /*Scope*/ 16, /*->7987*/
/*7971*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7974*/            OPC_EmitMergeInputChains1_0,
/*7975*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7987*/          0, /*End of Scope*/
/*7988*/        /*Scope*/ 96, /*->8085*/
/*7989*/          OPC_CheckPredicate, 70, // Predicate_atomic_load_min_local
/*7991*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8038
/*7994*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7996*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7999*/            OPC_EmitMergeInputChains1_0,
/*8000*/            OPC_EmitInteger, MVT::i1, 0, 
/*8003*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8006*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8018*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8026*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_min:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8038*/          /*SwitchType*/ 44, MVT::i64,// ->8084
/*8040*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8042*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8045*/            OPC_EmitMergeInputChains1_0,
/*8046*/            OPC_EmitInteger, MVT::i1, 0, 
/*8049*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8052*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8064*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8072*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_min:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8084*/          0, // EndSwitchType
/*8085*/        0, /*End of Scope*/
/*8086*/      /*Scope*/ 65, /*->8152*/
/*8087*/        OPC_CheckChild1Type, MVT::i32,
/*8089*/        OPC_RecordChild2, // #2 = $src1
/*8090*/        OPC_CheckPredicate, 70, // Predicate_atomic_load_min_local
/*8092*/        OPC_CheckType, MVT::i32,
/*8094*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8096*/        OPC_EmitMergeInputChains1_0,
/*8097*/        OPC_EmitInteger, MVT::i32, 0, 
/*8100*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8112*/        OPC_EmitInteger, MVT::i32, 0, 
/*8115*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8127*/        OPC_EmitInteger, MVT::i32, 1, 
/*8130*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8133*/        OPC_EmitInteger, MVT::i32, 0, 
/*8136*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8152*/      0, /*End of Scope*/
/*8153*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->8373
/*8157*/      OPC_RecordMemRef,
/*8158*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*8159*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*8160*/      OPC_Scope, 15|128,1/*143*/, /*->8306*/ // 2 children in Scope
/*8163*/        OPC_RecordChild2, // #2 = $vdata_in
/*8164*/        OPC_Scope, 42, /*->8208*/ // 2 children in Scope
/*8166*/          OPC_CheckPredicate, 71, // Predicate_atomic_umin_global
/*8168*/          OPC_CheckType, MVT::i32,
/*8170*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*8172*/          OPC_Scope, 16, /*->8190*/ // 2 children in Scope
/*8174*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*8177*/            OPC_EmitMergeInputChains1_0,
/*8178*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*8190*/          /*Scope*/ 16, /*->8207*/
/*8191*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8194*/            OPC_EmitMergeInputChains1_0,
/*8195*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8207*/          0, /*End of Scope*/
/*8208*/        /*Scope*/ 96, /*->8305*/
/*8209*/          OPC_CheckPredicate, 72, // Predicate_atomic_load_umin_local
/*8211*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8258
/*8214*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8216*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8219*/            OPC_EmitMergeInputChains1_0,
/*8220*/            OPC_EmitInteger, MVT::i1, 0, 
/*8223*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8226*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8238*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8246*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umin:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8258*/          /*SwitchType*/ 44, MVT::i64,// ->8304
/*8260*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8262*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8265*/            OPC_EmitMergeInputChains1_0,
/*8266*/            OPC_EmitInteger, MVT::i1, 0, 
/*8269*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8272*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8284*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8292*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umin:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8304*/          0, // EndSwitchType
/*8305*/        0, /*End of Scope*/
/*8306*/      /*Scope*/ 65, /*->8372*/
/*8307*/        OPC_CheckChild1Type, MVT::i32,
/*8309*/        OPC_RecordChild2, // #2 = $src1
/*8310*/        OPC_CheckPredicate, 72, // Predicate_atomic_load_umin_local
/*8312*/        OPC_CheckType, MVT::i32,
/*8314*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8316*/        OPC_EmitMergeInputChains1_0,
/*8317*/        OPC_EmitInteger, MVT::i32, 0, 
/*8320*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8332*/        OPC_EmitInteger, MVT::i32, 0, 
/*8335*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8347*/        OPC_EmitInteger, MVT::i32, 1, 
/*8350*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8353*/        OPC_EmitInteger, MVT::i32, 0, 
/*8356*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8372*/      0, /*End of Scope*/
/*8373*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->8593
/*8377*/      OPC_RecordMemRef,
/*8378*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*8379*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*8380*/      OPC_Scope, 15|128,1/*143*/, /*->8526*/ // 2 children in Scope
/*8383*/        OPC_RecordChild2, // #2 = $vdata_in
/*8384*/        OPC_Scope, 42, /*->8428*/ // 2 children in Scope
/*8386*/          OPC_CheckPredicate, 73, // Predicate_atomic_max_global
/*8388*/          OPC_CheckType, MVT::i32,
/*8390*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*8392*/          OPC_Scope, 16, /*->8410*/ // 2 children in Scope
/*8394*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*8397*/            OPC_EmitMergeInputChains1_0,
/*8398*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*8410*/          /*Scope*/ 16, /*->8427*/
/*8411*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8414*/            OPC_EmitMergeInputChains1_0,
/*8415*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8427*/          0, /*End of Scope*/
/*8428*/        /*Scope*/ 96, /*->8525*/
/*8429*/          OPC_CheckPredicate, 74, // Predicate_atomic_load_max_local
/*8431*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8478
/*8434*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8436*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8439*/            OPC_EmitMergeInputChains1_0,
/*8440*/            OPC_EmitInteger, MVT::i1, 0, 
/*8443*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8446*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8458*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8466*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_max:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8478*/          /*SwitchType*/ 44, MVT::i64,// ->8524
/*8480*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8482*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8485*/            OPC_EmitMergeInputChains1_0,
/*8486*/            OPC_EmitInteger, MVT::i1, 0, 
/*8489*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8492*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8504*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8512*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_max:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8524*/          0, // EndSwitchType
/*8525*/        0, /*End of Scope*/
/*8526*/      /*Scope*/ 65, /*->8592*/
/*8527*/        OPC_CheckChild1Type, MVT::i32,
/*8529*/        OPC_RecordChild2, // #2 = $src1
/*8530*/        OPC_CheckPredicate, 74, // Predicate_atomic_load_max_local
/*8532*/        OPC_CheckType, MVT::i32,
/*8534*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8536*/        OPC_EmitMergeInputChains1_0,
/*8537*/        OPC_EmitInteger, MVT::i32, 0, 
/*8540*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8552*/        OPC_EmitInteger, MVT::i32, 0, 
/*8555*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8567*/        OPC_EmitInteger, MVT::i32, 1, 
/*8570*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8573*/        OPC_EmitInteger, MVT::i32, 0, 
/*8576*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8592*/      0, /*End of Scope*/
/*8593*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->8813
/*8597*/      OPC_RecordMemRef,
/*8598*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*8599*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*8600*/      OPC_Scope, 15|128,1/*143*/, /*->8746*/ // 2 children in Scope
/*8603*/        OPC_RecordChild2, // #2 = $vdata_in
/*8604*/        OPC_Scope, 42, /*->8648*/ // 2 children in Scope
/*8606*/          OPC_CheckPredicate, 75, // Predicate_atomic_umax_global
/*8608*/          OPC_CheckType, MVT::i32,
/*8610*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*8612*/          OPC_Scope, 16, /*->8630*/ // 2 children in Scope
/*8614*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*8617*/            OPC_EmitMergeInputChains1_0,
/*8618*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*8630*/          /*Scope*/ 16, /*->8647*/
/*8631*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8634*/            OPC_EmitMergeInputChains1_0,
/*8635*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8647*/          0, /*End of Scope*/
/*8648*/        /*Scope*/ 96, /*->8745*/
/*8649*/          OPC_CheckPredicate, 76, // Predicate_atomic_load_umax_local
/*8651*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8698
/*8654*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8656*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8659*/            OPC_EmitMergeInputChains1_0,
/*8660*/            OPC_EmitInteger, MVT::i1, 0, 
/*8663*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8666*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8678*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8686*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umax:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8698*/          /*SwitchType*/ 44, MVT::i64,// ->8744
/*8700*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8702*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8705*/            OPC_EmitMergeInputChains1_0,
/*8706*/            OPC_EmitInteger, MVT::i1, 0, 
/*8709*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8712*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8724*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8732*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umax:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8744*/          0, // EndSwitchType
/*8745*/        0, /*End of Scope*/
/*8746*/      /*Scope*/ 65, /*->8812*/
/*8747*/        OPC_CheckChild1Type, MVT::i32,
/*8749*/        OPC_RecordChild2, // #2 = $src1
/*8750*/        OPC_CheckPredicate, 76, // Predicate_atomic_load_umax_local
/*8752*/        OPC_CheckType, MVT::i32,
/*8754*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8756*/        OPC_EmitMergeInputChains1_0,
/*8757*/        OPC_EmitInteger, MVT::i32, 0, 
/*8760*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8772*/        OPC_EmitInteger, MVT::i32, 0, 
/*8775*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8787*/        OPC_EmitInteger, MVT::i32, 1, 
/*8790*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8793*/        OPC_EmitInteger, MVT::i32, 0, 
/*8796*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8812*/      0, /*End of Scope*/
/*8813*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->9033
/*8817*/      OPC_RecordMemRef,
/*8818*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*8819*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*8820*/      OPC_Scope, 15|128,1/*143*/, /*->8966*/ // 2 children in Scope
/*8823*/        OPC_RecordChild2, // #2 = $vdata_in
/*8824*/        OPC_Scope, 42, /*->8868*/ // 2 children in Scope
/*8826*/          OPC_CheckPredicate, 77, // Predicate_atomic_and_global
/*8828*/          OPC_CheckType, MVT::i32,
/*8830*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*8832*/          OPC_Scope, 16, /*->8850*/ // 2 children in Scope
/*8834*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*8837*/            OPC_EmitMergeInputChains1_0,
/*8838*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*8850*/          /*Scope*/ 16, /*->8867*/
/*8851*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8854*/            OPC_EmitMergeInputChains1_0,
/*8855*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8867*/          0, /*End of Scope*/
/*8868*/        /*Scope*/ 96, /*->8965*/
/*8869*/          OPC_CheckPredicate, 78, // Predicate_atomic_load_and_local
/*8871*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8918
/*8874*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8876*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8879*/            OPC_EmitMergeInputChains1_0,
/*8880*/            OPC_EmitInteger, MVT::i1, 0, 
/*8883*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8886*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8898*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8906*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_and:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8918*/          /*SwitchType*/ 44, MVT::i64,// ->8964
/*8920*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8922*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8925*/            OPC_EmitMergeInputChains1_0,
/*8926*/            OPC_EmitInteger, MVT::i1, 0, 
/*8929*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8932*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8944*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8952*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_and:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8964*/          0, // EndSwitchType
/*8965*/        0, /*End of Scope*/
/*8966*/      /*Scope*/ 65, /*->9032*/
/*8967*/        OPC_CheckChild1Type, MVT::i32,
/*8969*/        OPC_RecordChild2, // #2 = $src1
/*8970*/        OPC_CheckPredicate, 78, // Predicate_atomic_load_and_local
/*8972*/        OPC_CheckType, MVT::i32,
/*8974*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8976*/        OPC_EmitMergeInputChains1_0,
/*8977*/        OPC_EmitInteger, MVT::i32, 0, 
/*8980*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8992*/        OPC_EmitInteger, MVT::i32, 0, 
/*8995*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9007*/        OPC_EmitInteger, MVT::i32, 1, 
/*9010*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9013*/        OPC_EmitInteger, MVT::i32, 0, 
/*9016*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9032*/      0, /*End of Scope*/
/*9033*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->9253
/*9037*/      OPC_RecordMemRef,
/*9038*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*9039*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*9040*/      OPC_Scope, 15|128,1/*143*/, /*->9186*/ // 2 children in Scope
/*9043*/        OPC_RecordChild2, // #2 = $vdata_in
/*9044*/        OPC_Scope, 42, /*->9088*/ // 2 children in Scope
/*9046*/          OPC_CheckPredicate, 79, // Predicate_atomic_or_global
/*9048*/          OPC_CheckType, MVT::i32,
/*9050*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*9052*/          OPC_Scope, 16, /*->9070*/ // 2 children in Scope
/*9054*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*9057*/            OPC_EmitMergeInputChains1_0,
/*9058*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*9070*/          /*Scope*/ 16, /*->9087*/
/*9071*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*9074*/            OPC_EmitMergeInputChains1_0,
/*9075*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*9087*/          0, /*End of Scope*/
/*9088*/        /*Scope*/ 96, /*->9185*/
/*9089*/          OPC_CheckPredicate, 80, // Predicate_atomic_load_or_local
/*9091*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->9138
/*9094*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9096*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9099*/            OPC_EmitMergeInputChains1_0,
/*9100*/            OPC_EmitInteger, MVT::i1, 0, 
/*9103*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9106*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9118*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9126*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_or:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*9138*/          /*SwitchType*/ 44, MVT::i64,// ->9184
/*9140*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9142*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9145*/            OPC_EmitMergeInputChains1_0,
/*9146*/            OPC_EmitInteger, MVT::i1, 0, 
/*9149*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9152*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9164*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9172*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_or:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*9184*/          0, // EndSwitchType
/*9185*/        0, /*End of Scope*/
/*9186*/      /*Scope*/ 65, /*->9252*/
/*9187*/        OPC_CheckChild1Type, MVT::i32,
/*9189*/        OPC_RecordChild2, // #2 = $src1
/*9190*/        OPC_CheckPredicate, 80, // Predicate_atomic_load_or_local
/*9192*/        OPC_CheckType, MVT::i32,
/*9194*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9196*/        OPC_EmitMergeInputChains1_0,
/*9197*/        OPC_EmitInteger, MVT::i32, 0, 
/*9200*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9212*/        OPC_EmitInteger, MVT::i32, 0, 
/*9215*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9227*/        OPC_EmitInteger, MVT::i32, 1, 
/*9230*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9233*/        OPC_EmitInteger, MVT::i32, 0, 
/*9236*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9252*/      0, /*End of Scope*/
/*9253*/    /*SwitchOpcode*/ 88|128,1/*216*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->9473
/*9257*/      OPC_RecordMemRef,
/*9258*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*9259*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*9260*/      OPC_Scope, 15|128,1/*143*/, /*->9406*/ // 2 children in Scope
/*9263*/        OPC_RecordChild2, // #2 = $vdata_in
/*9264*/        OPC_Scope, 42, /*->9308*/ // 2 children in Scope
/*9266*/          OPC_CheckPredicate, 81, // Predicate_atomic_xor_global
/*9268*/          OPC_CheckType, MVT::i32,
/*9270*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*9272*/          OPC_Scope, 16, /*->9290*/ // 2 children in Scope
/*9274*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*9277*/            OPC_EmitMergeInputChains1_0,
/*9278*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*9290*/          /*Scope*/ 16, /*->9307*/
/*9291*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*9294*/            OPC_EmitMergeInputChains1_0,
/*9295*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*9307*/          0, /*End of Scope*/
/*9308*/        /*Scope*/ 96, /*->9405*/
/*9309*/          OPC_CheckPredicate, 82, // Predicate_atomic_load_xor_local
/*9311*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->9358
/*9314*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9316*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9319*/            OPC_EmitMergeInputChains1_0,
/*9320*/            OPC_EmitInteger, MVT::i1, 0, 
/*9323*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9326*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9338*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9346*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_xor:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*9358*/          /*SwitchType*/ 44, MVT::i64,// ->9404
/*9360*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9362*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9365*/            OPC_EmitMergeInputChains1_0,
/*9366*/            OPC_EmitInteger, MVT::i1, 0, 
/*9369*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9372*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9384*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9392*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_xor:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*9404*/          0, // EndSwitchType
/*9405*/        0, /*End of Scope*/
/*9406*/      /*Scope*/ 65, /*->9472*/
/*9407*/        OPC_CheckChild1Type, MVT::i32,
/*9409*/        OPC_RecordChild2, // #2 = $src1
/*9410*/        OPC_CheckPredicate, 82, // Predicate_atomic_load_xor_local
/*9412*/        OPC_CheckType, MVT::i32,
/*9414*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9416*/        OPC_EmitMergeInputChains1_0,
/*9417*/        OPC_EmitInteger, MVT::i32, 0, 
/*9420*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9432*/        OPC_EmitInteger, MVT::i32, 0, 
/*9435*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9447*/        OPC_EmitInteger, MVT::i32, 1, 
/*9450*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9453*/        OPC_EmitInteger, MVT::i32, 0, 
/*9456*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9472*/      0, /*End of Scope*/
/*9473*/    /*SwitchOpcode*/ 18|128,41/*5266*/, TARGET_VAL(ISD::OR),// ->14743
/*9477*/      OPC_Scope, 63|128,39/*5055*/, /*->14535*/ // 2 children in Scope
/*9480*/        OPC_MoveChild, 0,
/*9482*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9485*/        OPC_Scope, 71|128,2/*327*/, /*->9815*/ // 8 children in Scope
/*9488*/          OPC_RecordChild0, // #0 = $y
/*9489*/          OPC_Scope, 1|128,2/*257*/, /*->9749*/ // 2 children in Scope
/*9492*/            OPC_RecordChild1, // #1 = $x
/*9493*/            OPC_MoveParent,
/*9494*/            OPC_MoveChild, 1,
/*9496*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9499*/            OPC_Scope, 10|128,1/*138*/, /*->9640*/ // 4 children in Scope
/*9502*/              OPC_RecordChild0, // #2 = $z
/*9503*/              OPC_MoveChild, 1,
/*9505*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9508*/              OPC_CheckChild0Same, 1,
/*9510*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9521*/              OPC_MoveParent,
/*9522*/              OPC_MoveParent,
/*9523*/              OPC_CheckType, MVT::i32,
/*9525*/              OPC_Scope, 99, /*->9626*/ // 2 children in Scope
/*9527*/                OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9529*/                OPC_EmitInteger, MVT::i32, 0, 
/*9532*/                OPC_EmitInteger, MVT::i32, 0, 
/*9535*/                OPC_EmitInteger, MVT::i32, 0, 
/*9538*/                OPC_EmitInteger, MVT::i32, 0, 
/*9541*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9553*/                OPC_EmitInteger, MVT::i32, 0, 
/*9556*/                OPC_EmitInteger, MVT::i32, 0, 
/*9559*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9571*/                OPC_EmitInteger, MVT::i32, 0, 
/*9574*/                OPC_EmitInteger, MVT::i32, 0, 
/*9577*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9589*/                OPC_EmitInteger, MVT::i32, 1, 
/*9592*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9595*/                OPC_EmitInteger, MVT::i32, 0, 
/*9598*/                OPC_EmitInteger, MVT::i32, 0, 
/*9601*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9626*/              /*Scope*/ 12, /*->9639*/
/*9627*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9629*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9639*/              0, /*End of Scope*/
/*9640*/            /*Scope*/ 35, /*->9676*/
/*9641*/              OPC_MoveChild, 0,
/*9643*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9646*/              OPC_CheckChild0Same, 1,
/*9648*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9659*/              OPC_MoveParent,
/*9660*/              OPC_RecordChild1, // #2 = $z
/*9661*/              OPC_MoveParent,
/*9662*/              OPC_CheckType, MVT::i32,
/*9664*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9666*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9676*/            /*Scope*/ 35, /*->9712*/
/*9677*/              OPC_RecordChild0, // #2 = $z
/*9678*/              OPC_MoveChild, 1,
/*9680*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9683*/              OPC_CheckChild0Same, 0,
/*9685*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9696*/              OPC_MoveParent,
/*9697*/              OPC_MoveParent,
/*9698*/              OPC_CheckType, MVT::i32,
/*9700*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9702*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9712*/            /*Scope*/ 35, /*->9748*/
/*9713*/              OPC_MoveChild, 0,
/*9715*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9718*/              OPC_CheckChild0Same, 0,
/*9720*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9731*/              OPC_MoveParent,
/*9732*/              OPC_RecordChild1, // #2 = $z
/*9733*/              OPC_MoveParent,
/*9734*/              OPC_CheckType, MVT::i32,
/*9736*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9738*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9748*/            0, /*End of Scope*/
/*9749*/          /*Scope*/ 64, /*->9814*/
/*9750*/            OPC_MoveChild, 1,
/*9752*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9755*/            OPC_RecordChild0, // #1 = $x
/*9756*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9767*/            OPC_MoveParent,
/*9768*/            OPC_MoveParent,
/*9769*/            OPC_MoveChild, 1,
/*9771*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9774*/            OPC_Scope, 18, /*->9794*/ // 2 children in Scope
/*9776*/              OPC_RecordChild0, // #2 = $y
/*9777*/              OPC_CheckChild1Same, 1,
/*9779*/              OPC_MoveParent,
/*9780*/              OPC_CheckType, MVT::i32,
/*9782*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9784*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9794*/            /*Scope*/ 18, /*->9813*/
/*9795*/              OPC_CheckChild0Same, 1,
/*9797*/              OPC_RecordChild1, // #2 = $y
/*9798*/              OPC_MoveParent,
/*9799*/              OPC_CheckType, MVT::i32,
/*9801*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9803*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9813*/            0, /*End of Scope*/
/*9814*/          0, /*End of Scope*/
/*9815*/        /*Scope*/ 65, /*->9881*/
/*9816*/          OPC_MoveChild, 0,
/*9818*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9821*/          OPC_RecordChild0, // #0 = $x
/*9822*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9833*/          OPC_MoveParent,
/*9834*/          OPC_RecordChild1, // #1 = $z
/*9835*/          OPC_MoveParent,
/*9836*/          OPC_MoveChild, 1,
/*9838*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9841*/          OPC_Scope, 18, /*->9861*/ // 2 children in Scope
/*9843*/            OPC_RecordChild0, // #2 = $y
/*9844*/            OPC_CheckChild1Same, 0,
/*9846*/            OPC_MoveParent,
/*9847*/            OPC_CheckType, MVT::i32,
/*9849*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9851*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9861*/          /*Scope*/ 18, /*->9880*/
/*9862*/            OPC_CheckChild0Same, 0,
/*9864*/            OPC_RecordChild1, // #2 = $y
/*9865*/            OPC_MoveParent,
/*9866*/            OPC_CheckType, MVT::i32,
/*9868*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9870*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9880*/          0, /*End of Scope*/
/*9881*/        /*Scope*/ 111|128,4/*623*/, /*->10506*/
/*9883*/          OPC_RecordChild0, // #0 = $y
/*9884*/          OPC_Scope, 122|128,2/*378*/, /*->10265*/ // 2 children in Scope
/*9887*/            OPC_RecordChild1, // #1 = $x
/*9888*/            OPC_MoveParent,
/*9889*/            OPC_MoveChild, 1,
/*9891*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9894*/            OPC_Scope, 122, /*->10018*/ // 3 children in Scope
/*9896*/              OPC_MoveChild, 0,
/*9898*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9901*/              OPC_CheckChild0Same, 1,
/*9903*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9914*/              OPC_MoveParent,
/*9915*/              OPC_RecordChild1, // #2 = $z
/*9916*/              OPC_MoveParent,
/*9917*/              OPC_CheckType, MVT::i32,
/*9919*/              OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9921*/              OPC_EmitInteger, MVT::i32, 0, 
/*9924*/              OPC_EmitInteger, MVT::i32, 0, 
/*9927*/              OPC_EmitInteger, MVT::i32, 0, 
/*9930*/              OPC_EmitInteger, MVT::i32, 0, 
/*9933*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9945*/              OPC_EmitInteger, MVT::i32, 0, 
/*9948*/              OPC_EmitInteger, MVT::i32, 0, 
/*9951*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9963*/              OPC_EmitInteger, MVT::i32, 0, 
/*9966*/              OPC_EmitInteger, MVT::i32, 0, 
/*9969*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9981*/              OPC_EmitInteger, MVT::i32, 1, 
/*9984*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9987*/              OPC_EmitInteger, MVT::i32, 0, 
/*9990*/              OPC_EmitInteger, MVT::i32, 0, 
/*9993*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10018*/           /*Scope*/ 122, /*->10141*/
/*10019*/             OPC_RecordChild0, // #2 = $z
/*10020*/             OPC_MoveChild, 1,
/*10022*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10025*/             OPC_CheckChild0Same, 0,
/*10027*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10038*/             OPC_MoveParent,
/*10039*/             OPC_MoveParent,
/*10040*/             OPC_CheckType, MVT::i32,
/*10042*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10044*/             OPC_EmitInteger, MVT::i32, 0, 
/*10047*/             OPC_EmitInteger, MVT::i32, 0, 
/*10050*/             OPC_EmitInteger, MVT::i32, 0, 
/*10053*/             OPC_EmitInteger, MVT::i32, 0, 
/*10056*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10068*/             OPC_EmitInteger, MVT::i32, 0, 
/*10071*/             OPC_EmitInteger, MVT::i32, 0, 
/*10074*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10086*/             OPC_EmitInteger, MVT::i32, 0, 
/*10089*/             OPC_EmitInteger, MVT::i32, 0, 
/*10092*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10104*/             OPC_EmitInteger, MVT::i32, 1, 
/*10107*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10110*/             OPC_EmitInteger, MVT::i32, 0, 
/*10113*/             OPC_EmitInteger, MVT::i32, 0, 
/*10116*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10141*/           /*Scope*/ 122, /*->10264*/
/*10142*/             OPC_MoveChild, 0,
/*10144*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10147*/             OPC_CheckChild0Same, 0,
/*10149*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10160*/             OPC_MoveParent,
/*10161*/             OPC_RecordChild1, // #2 = $z
/*10162*/             OPC_MoveParent,
/*10163*/             OPC_CheckType, MVT::i32,
/*10165*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10167*/             OPC_EmitInteger, MVT::i32, 0, 
/*10170*/             OPC_EmitInteger, MVT::i32, 0, 
/*10173*/             OPC_EmitInteger, MVT::i32, 0, 
/*10176*/             OPC_EmitInteger, MVT::i32, 0, 
/*10179*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10191*/             OPC_EmitInteger, MVT::i32, 0, 
/*10194*/             OPC_EmitInteger, MVT::i32, 0, 
/*10197*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10209*/             OPC_EmitInteger, MVT::i32, 0, 
/*10212*/             OPC_EmitInteger, MVT::i32, 0, 
/*10215*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10227*/             OPC_EmitInteger, MVT::i32, 1, 
/*10230*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10233*/             OPC_EmitInteger, MVT::i32, 0, 
/*10236*/             OPC_EmitInteger, MVT::i32, 0, 
/*10239*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10264*/           0, /*End of Scope*/
/*10265*/         /*Scope*/ 110|128,1/*238*/, /*->10505*/
/*10267*/           OPC_MoveChild, 1,
/*10269*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10272*/           OPC_RecordChild0, // #1 = $x
/*10273*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10284*/           OPC_MoveParent,
/*10285*/           OPC_MoveParent,
/*10286*/           OPC_MoveChild, 1,
/*10288*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10291*/           OPC_Scope, 105, /*->10398*/ // 2 children in Scope
/*10293*/             OPC_RecordChild0, // #2 = $y
/*10294*/             OPC_CheckChild1Same, 1,
/*10296*/             OPC_MoveParent,
/*10297*/             OPC_CheckType, MVT::i32,
/*10299*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10301*/             OPC_EmitInteger, MVT::i32, 0, 
/*10304*/             OPC_EmitInteger, MVT::i32, 0, 
/*10307*/             OPC_EmitInteger, MVT::i32, 0, 
/*10310*/             OPC_EmitInteger, MVT::i32, 0, 
/*10313*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10325*/             OPC_EmitInteger, MVT::i32, 0, 
/*10328*/             OPC_EmitInteger, MVT::i32, 0, 
/*10331*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10343*/             OPC_EmitInteger, MVT::i32, 0, 
/*10346*/             OPC_EmitInteger, MVT::i32, 0, 
/*10349*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10361*/             OPC_EmitInteger, MVT::i32, 1, 
/*10364*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10367*/             OPC_EmitInteger, MVT::i32, 0, 
/*10370*/             OPC_EmitInteger, MVT::i32, 0, 
/*10373*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10398*/           /*Scope*/ 105, /*->10504*/
/*10399*/             OPC_CheckChild0Same, 1,
/*10401*/             OPC_RecordChild1, // #2 = $y
/*10402*/             OPC_MoveParent,
/*10403*/             OPC_CheckType, MVT::i32,
/*10405*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10407*/             OPC_EmitInteger, MVT::i32, 0, 
/*10410*/             OPC_EmitInteger, MVT::i32, 0, 
/*10413*/             OPC_EmitInteger, MVT::i32, 0, 
/*10416*/             OPC_EmitInteger, MVT::i32, 0, 
/*10419*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10431*/             OPC_EmitInteger, MVT::i32, 0, 
/*10434*/             OPC_EmitInteger, MVT::i32, 0, 
/*10437*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10449*/             OPC_EmitInteger, MVT::i32, 0, 
/*10452*/             OPC_EmitInteger, MVT::i32, 0, 
/*10455*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10467*/             OPC_EmitInteger, MVT::i32, 1, 
/*10470*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10473*/             OPC_EmitInteger, MVT::i32, 0, 
/*10476*/             OPC_EmitInteger, MVT::i32, 0, 
/*10479*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10504*/           0, /*End of Scope*/
/*10505*/         0, /*End of Scope*/
/*10506*/       /*Scope*/ 111|128,1/*239*/, /*->10747*/
/*10508*/         OPC_MoveChild, 0,
/*10510*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10513*/         OPC_RecordChild0, // #0 = $x
/*10514*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10525*/         OPC_MoveParent,
/*10526*/         OPC_RecordChild1, // #1 = $z
/*10527*/         OPC_MoveParent,
/*10528*/         OPC_MoveChild, 1,
/*10530*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10533*/         OPC_Scope, 105, /*->10640*/ // 2 children in Scope
/*10535*/           OPC_RecordChild0, // #2 = $y
/*10536*/           OPC_CheckChild1Same, 0,
/*10538*/           OPC_MoveParent,
/*10539*/           OPC_CheckType, MVT::i32,
/*10541*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10543*/           OPC_EmitInteger, MVT::i32, 0, 
/*10546*/           OPC_EmitInteger, MVT::i32, 0, 
/*10549*/           OPC_EmitInteger, MVT::i32, 0, 
/*10552*/           OPC_EmitInteger, MVT::i32, 0, 
/*10555*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10567*/           OPC_EmitInteger, MVT::i32, 0, 
/*10570*/           OPC_EmitInteger, MVT::i32, 0, 
/*10573*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10585*/           OPC_EmitInteger, MVT::i32, 0, 
/*10588*/           OPC_EmitInteger, MVT::i32, 0, 
/*10591*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10603*/           OPC_EmitInteger, MVT::i32, 1, 
/*10606*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10609*/           OPC_EmitInteger, MVT::i32, 0, 
/*10612*/           OPC_EmitInteger, MVT::i32, 0, 
/*10615*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10640*/         /*Scope*/ 105, /*->10746*/
/*10641*/           OPC_CheckChild0Same, 0,
/*10643*/           OPC_RecordChild1, // #2 = $y
/*10644*/           OPC_MoveParent,
/*10645*/           OPC_CheckType, MVT::i32,
/*10647*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10649*/           OPC_EmitInteger, MVT::i32, 0, 
/*10652*/           OPC_EmitInteger, MVT::i32, 0, 
/*10655*/           OPC_EmitInteger, MVT::i32, 0, 
/*10658*/           OPC_EmitInteger, MVT::i32, 0, 
/*10661*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10673*/           OPC_EmitInteger, MVT::i32, 0, 
/*10676*/           OPC_EmitInteger, MVT::i32, 0, 
/*10679*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10691*/           OPC_EmitInteger, MVT::i32, 0, 
/*10694*/           OPC_EmitInteger, MVT::i32, 0, 
/*10697*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10709*/           OPC_EmitInteger, MVT::i32, 1, 
/*10712*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10715*/           OPC_EmitInteger, MVT::i32, 0, 
/*10718*/           OPC_EmitInteger, MVT::i32, 0, 
/*10721*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10746*/         0, /*End of Scope*/
/*10747*/       /*Scope*/ 112|128,4/*624*/, /*->11373*/
/*10749*/         OPC_RecordChild0, // #0 = $x
/*10750*/         OPC_Scope, 108|128,3/*492*/, /*->11245*/ // 2 children in Scope
/*10753*/           OPC_RecordChild1, // #1 = $z
/*10754*/           OPC_MoveParent,
/*10755*/           OPC_MoveChild, 1,
/*10757*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10760*/           OPC_Scope, 16|128,2/*272*/, /*->11035*/ // 4 children in Scope
/*10763*/             OPC_RecordChild0, // #2 = $y
/*10764*/             OPC_MoveChild, 1,
/*10766*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10769*/             OPC_Scope, 104|128,1/*232*/, /*->11004*/ // 2 children in Scope
/*10772*/               OPC_CheckChild0Same, 0,
/*10774*/               OPC_CheckChild1Same, 1,
/*10776*/               OPC_MoveParent,
/*10777*/               OPC_MoveParent,
/*10778*/               OPC_CheckType, MVT::i32,
/*10780*/               OPC_Scope, 70|128,1/*198*/, /*->10981*/ // 2 children in Scope
/*10783*/                 OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10785*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10788*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10791*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10794*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10797*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10800*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10803*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10806*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10809*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10812*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10815*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10818*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10830*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10833*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10836*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10839*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10851*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10854*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10857*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10860*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10863*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10890*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10893*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10896*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10908*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10911*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10914*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10926*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10929*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10932*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10944*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10947*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10950*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10953*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10956*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10981*/               /*Scope*/ 21, /*->11003*/
/*10982*/                 OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10984*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10993*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11003*/               0, /*End of Scope*/
/*11004*/             /*Scope*/ 29, /*->11034*/
/*11005*/               OPC_CheckChild0Same, 1,
/*11007*/               OPC_CheckChild1Same, 0,
/*11009*/               OPC_MoveParent,
/*11010*/               OPC_MoveParent,
/*11011*/               OPC_CheckType, MVT::i32,
/*11013*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11015*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11024*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11034*/             0, /*End of Scope*/
/*11035*/           /*Scope*/ 69, /*->11105*/
/*11036*/             OPC_MoveChild, 0,
/*11038*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11041*/             OPC_Scope, 30, /*->11073*/ // 2 children in Scope
/*11043*/               OPC_CheckChild0Same, 0,
/*11045*/               OPC_CheckChild1Same, 1,
/*11047*/               OPC_MoveParent,
/*11048*/               OPC_RecordChild1, // #2 = $y
/*11049*/               OPC_MoveParent,
/*11050*/               OPC_CheckType, MVT::i32,
/*11052*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11054*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11063*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11073*/             /*Scope*/ 30, /*->11104*/
/*11074*/               OPC_CheckChild0Same, 1,
/*11076*/               OPC_CheckChild1Same, 0,
/*11078*/               OPC_MoveParent,
/*11079*/               OPC_RecordChild1, // #2 = $y
/*11080*/               OPC_MoveParent,
/*11081*/               OPC_CheckType, MVT::i32,
/*11083*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11085*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11094*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11104*/             0, /*End of Scope*/
/*11105*/           /*Scope*/ 68, /*->11174*/
/*11106*/             OPC_RecordChild0, // #2 = $y
/*11107*/             OPC_MoveChild, 1,
/*11109*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11112*/             OPC_Scope, 29, /*->11143*/ // 2 children in Scope
/*11114*/               OPC_CheckChild0Same, 1,
/*11116*/               OPC_CheckChild1Same, 0,
/*11118*/               OPC_MoveParent,
/*11119*/               OPC_MoveParent,
/*11120*/               OPC_CheckType, MVT::i32,
/*11122*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11124*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11133*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11143*/             /*Scope*/ 29, /*->11173*/
/*11144*/               OPC_CheckChild0Same, 0,
/*11146*/               OPC_CheckChild1Same, 1,
/*11148*/               OPC_MoveParent,
/*11149*/               OPC_MoveParent,
/*11150*/               OPC_CheckType, MVT::i32,
/*11152*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11154*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11163*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11173*/             0, /*End of Scope*/
/*11174*/           /*Scope*/ 69, /*->11244*/
/*11175*/             OPC_MoveChild, 0,
/*11177*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11180*/             OPC_Scope, 30, /*->11212*/ // 2 children in Scope
/*11182*/               OPC_CheckChild0Same, 1,
/*11184*/               OPC_CheckChild1Same, 0,
/*11186*/               OPC_MoveParent,
/*11187*/               OPC_RecordChild1, // #2 = $y
/*11188*/               OPC_MoveParent,
/*11189*/               OPC_CheckType, MVT::i32,
/*11191*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11193*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11202*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11212*/             /*Scope*/ 30, /*->11243*/
/*11213*/               OPC_CheckChild0Same, 0,
/*11215*/               OPC_CheckChild1Same, 1,
/*11217*/               OPC_MoveParent,
/*11218*/               OPC_RecordChild1, // #2 = $y
/*11219*/               OPC_MoveParent,
/*11220*/               OPC_CheckType, MVT::i32,
/*11222*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11224*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11233*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11243*/             0, /*End of Scope*/
/*11244*/           0, /*End of Scope*/
/*11245*/         /*Scope*/ 126, /*->11372*/
/*11246*/           OPC_MoveChild, 1,
/*11248*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11251*/           OPC_RecordChild0, // #1 = $x
/*11252*/           OPC_RecordChild1, // #2 = $z
/*11253*/           OPC_MoveParent,
/*11254*/           OPC_MoveParent,
/*11255*/           OPC_MoveChild, 1,
/*11257*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11260*/           OPC_Scope, 28, /*->11290*/ // 3 children in Scope
/*11262*/             OPC_CheckChild0Same, 1,
/*11264*/             OPC_CheckChild1Same, 2,
/*11266*/             OPC_MoveParent,
/*11267*/             OPC_CheckType, MVT::i32,
/*11269*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11271*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11280*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11290*/           /*Scope*/ 51, /*->11342*/
/*11291*/             OPC_CheckChild0Same, 2,
/*11293*/             OPC_CheckChild1Same, 1,
/*11295*/             OPC_MoveParent,
/*11296*/             OPC_CheckType, MVT::i32,
/*11298*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11300*/             OPC_Scope, 19, /*->11321*/ // 2 children in Scope
/*11302*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11311*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11321*/             /*Scope*/ 19, /*->11341*/
/*11322*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11331*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11341*/             0, /*End of Scope*/
/*11342*/           /*Scope*/ 28, /*->11371*/
/*11343*/             OPC_CheckChild0Same, 1,
/*11345*/             OPC_CheckChild1Same, 2,
/*11347*/             OPC_MoveParent,
/*11348*/             OPC_CheckType, MVT::i32,
/*11350*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11352*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11361*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11371*/           0, /*End of Scope*/
/*11372*/         0, /*End of Scope*/
/*11373*/       /*Scope*/ 127, /*->11501*/
/*11374*/         OPC_MoveChild, 0,
/*11376*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11379*/         OPC_RecordChild0, // #0 = $x
/*11380*/         OPC_RecordChild1, // #1 = $z
/*11381*/         OPC_MoveParent,
/*11382*/         OPC_RecordChild1, // #2 = $y
/*11383*/         OPC_MoveParent,
/*11384*/         OPC_MoveChild, 1,
/*11386*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11389*/         OPC_Scope, 28, /*->11419*/ // 3 children in Scope
/*11391*/           OPC_CheckChild0Same, 0,
/*11393*/           OPC_CheckChild1Same, 1,
/*11395*/           OPC_MoveParent,
/*11396*/           OPC_CheckType, MVT::i32,
/*11398*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11400*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11409*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11419*/         /*Scope*/ 51, /*->11471*/
/*11420*/           OPC_CheckChild0Same, 1,
/*11422*/           OPC_CheckChild1Same, 0,
/*11424*/           OPC_MoveParent,
/*11425*/           OPC_CheckType, MVT::i32,
/*11427*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11429*/           OPC_Scope, 19, /*->11450*/ // 2 children in Scope
/*11431*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11440*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11450*/           /*Scope*/ 19, /*->11470*/
/*11451*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11460*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11470*/           0, /*End of Scope*/
/*11471*/         /*Scope*/ 28, /*->11500*/
/*11472*/           OPC_CheckChild0Same, 0,
/*11474*/           OPC_CheckChild1Same, 1,
/*11476*/           OPC_MoveParent,
/*11477*/           OPC_CheckType, MVT::i32,
/*11479*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11481*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11490*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11500*/         0, /*End of Scope*/
/*11501*/       /*Scope*/ 93|128,17/*2269*/, /*->13772*/
/*11503*/         OPC_RecordChild0, // #0 = $x
/*11504*/         OPC_Scope, 95|128,11/*1503*/, /*->13010*/ // 2 children in Scope
/*11507*/           OPC_RecordChild1, // #1 = $z
/*11508*/           OPC_MoveParent,
/*11509*/           OPC_MoveChild, 1,
/*11511*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11514*/           OPC_Scope, 84|128,1/*212*/, /*->11729*/ // 4 children in Scope
/*11517*/             OPC_RecordChild0, // #2 = $y
/*11518*/             OPC_MoveChild, 1,
/*11520*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11523*/             OPC_CheckChild0Same, 1,
/*11525*/             OPC_CheckChild1Same, 0,
/*11527*/             OPC_MoveParent,
/*11528*/             OPC_MoveParent,
/*11529*/             OPC_CheckType, MVT::i32,
/*11531*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11533*/             OPC_EmitInteger, MVT::i32, 0, 
/*11536*/             OPC_EmitInteger, MVT::i32, 0, 
/*11539*/             OPC_EmitInteger, MVT::i32, 0, 
/*11542*/             OPC_EmitInteger, MVT::i32, 0, 
/*11545*/             OPC_EmitInteger, MVT::i32, 1, 
/*11548*/             OPC_EmitInteger, MVT::i32, 0, 
/*11551*/             OPC_EmitInteger, MVT::i32, 0, 
/*11554*/             OPC_EmitInteger, MVT::i32, 0, 
/*11557*/             OPC_EmitInteger, MVT::i32, 0, 
/*11560*/             OPC_EmitInteger, MVT::i32, 0, 
/*11563*/             OPC_EmitInteger, MVT::i32, 0, 
/*11566*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11578*/             OPC_EmitInteger, MVT::i32, 0, 
/*11581*/             OPC_EmitInteger, MVT::i32, 0, 
/*11584*/             OPC_EmitInteger, MVT::i32, 0, 
/*11587*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11599*/             OPC_EmitInteger, MVT::i32, 1, 
/*11602*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11605*/             OPC_EmitInteger, MVT::i32, 0, 
/*11608*/             OPC_EmitInteger, MVT::i32, 0, 
/*11611*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11638*/             OPC_EmitInteger, MVT::i32, 0, 
/*11641*/             OPC_EmitInteger, MVT::i32, 0, 
/*11644*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11656*/             OPC_EmitInteger, MVT::i32, 0, 
/*11659*/             OPC_EmitInteger, MVT::i32, 0, 
/*11662*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11674*/             OPC_EmitInteger, MVT::i32, 0, 
/*11677*/             OPC_EmitInteger, MVT::i32, 0, 
/*11680*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11692*/             OPC_EmitInteger, MVT::i32, 1, 
/*11695*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11698*/             OPC_EmitInteger, MVT::i32, 0, 
/*11701*/             OPC_EmitInteger, MVT::i32, 0, 
/*11704*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11729*/           /*Scope*/ 41|128,3/*425*/, /*->12156*/
/*11731*/             OPC_MoveChild, 0,
/*11733*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11736*/             OPC_Scope, 79|128,1/*207*/, /*->11946*/ // 2 children in Scope
/*11739*/               OPC_CheckChild0Same, 0,
/*11741*/               OPC_CheckChild1Same, 1,
/*11743*/               OPC_MoveParent,
/*11744*/               OPC_RecordChild1, // #2 = $y
/*11745*/               OPC_MoveParent,
/*11746*/               OPC_CheckType, MVT::i32,
/*11748*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11750*/               OPC_EmitInteger, MVT::i32, 0, 
/*11753*/               OPC_EmitInteger, MVT::i32, 0, 
/*11756*/               OPC_EmitInteger, MVT::i32, 0, 
/*11759*/               OPC_EmitInteger, MVT::i32, 0, 
/*11762*/               OPC_EmitInteger, MVT::i32, 1, 
/*11765*/               OPC_EmitInteger, MVT::i32, 0, 
/*11768*/               OPC_EmitInteger, MVT::i32, 0, 
/*11771*/               OPC_EmitInteger, MVT::i32, 0, 
/*11774*/               OPC_EmitInteger, MVT::i32, 0, 
/*11777*/               OPC_EmitInteger, MVT::i32, 0, 
/*11780*/               OPC_EmitInteger, MVT::i32, 0, 
/*11783*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11795*/               OPC_EmitInteger, MVT::i32, 0, 
/*11798*/               OPC_EmitInteger, MVT::i32, 0, 
/*11801*/               OPC_EmitInteger, MVT::i32, 0, 
/*11804*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11816*/               OPC_EmitInteger, MVT::i32, 1, 
/*11819*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11822*/               OPC_EmitInteger, MVT::i32, 0, 
/*11825*/               OPC_EmitInteger, MVT::i32, 0, 
/*11828*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11855*/               OPC_EmitInteger, MVT::i32, 0, 
/*11858*/               OPC_EmitInteger, MVT::i32, 0, 
/*11861*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11873*/               OPC_EmitInteger, MVT::i32, 0, 
/*11876*/               OPC_EmitInteger, MVT::i32, 0, 
/*11879*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11891*/               OPC_EmitInteger, MVT::i32, 0, 
/*11894*/               OPC_EmitInteger, MVT::i32, 0, 
/*11897*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11909*/               OPC_EmitInteger, MVT::i32, 1, 
/*11912*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11915*/               OPC_EmitInteger, MVT::i32, 0, 
/*11918*/               OPC_EmitInteger, MVT::i32, 0, 
/*11921*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11946*/             /*Scope*/ 79|128,1/*207*/, /*->12155*/
/*11948*/               OPC_CheckChild0Same, 1,
/*11950*/               OPC_CheckChild1Same, 0,
/*11952*/               OPC_MoveParent,
/*11953*/               OPC_RecordChild1, // #2 = $y
/*11954*/               OPC_MoveParent,
/*11955*/               OPC_CheckType, MVT::i32,
/*11957*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11959*/               OPC_EmitInteger, MVT::i32, 0, 
/*11962*/               OPC_EmitInteger, MVT::i32, 0, 
/*11965*/               OPC_EmitInteger, MVT::i32, 0, 
/*11968*/               OPC_EmitInteger, MVT::i32, 0, 
/*11971*/               OPC_EmitInteger, MVT::i32, 1, 
/*11974*/               OPC_EmitInteger, MVT::i32, 0, 
/*11977*/               OPC_EmitInteger, MVT::i32, 0, 
/*11980*/               OPC_EmitInteger, MVT::i32, 0, 
/*11983*/               OPC_EmitInteger, MVT::i32, 0, 
/*11986*/               OPC_EmitInteger, MVT::i32, 0, 
/*11989*/               OPC_EmitInteger, MVT::i32, 0, 
/*11992*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12004*/               OPC_EmitInteger, MVT::i32, 0, 
/*12007*/               OPC_EmitInteger, MVT::i32, 0, 
/*12010*/               OPC_EmitInteger, MVT::i32, 0, 
/*12013*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12025*/               OPC_EmitInteger, MVT::i32, 1, 
/*12028*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12031*/               OPC_EmitInteger, MVT::i32, 0, 
/*12034*/               OPC_EmitInteger, MVT::i32, 0, 
/*12037*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12064*/               OPC_EmitInteger, MVT::i32, 0, 
/*12067*/               OPC_EmitInteger, MVT::i32, 0, 
/*12070*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12082*/               OPC_EmitInteger, MVT::i32, 0, 
/*12085*/               OPC_EmitInteger, MVT::i32, 0, 
/*12088*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12100*/               OPC_EmitInteger, MVT::i32, 0, 
/*12103*/               OPC_EmitInteger, MVT::i32, 0, 
/*12106*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12118*/               OPC_EmitInteger, MVT::i32, 1, 
/*12121*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12124*/               OPC_EmitInteger, MVT::i32, 0, 
/*12127*/               OPC_EmitInteger, MVT::i32, 0, 
/*12130*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12155*/             0, /*End of Scope*/
/*12156*/           /*Scope*/ 40|128,3/*424*/, /*->12582*/
/*12158*/             OPC_RecordChild0, // #2 = $y
/*12159*/             OPC_MoveChild, 1,
/*12161*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12164*/             OPC_Scope, 78|128,1/*206*/, /*->12373*/ // 2 children in Scope
/*12167*/               OPC_CheckChild0Same, 1,
/*12169*/               OPC_CheckChild1Same, 0,
/*12171*/               OPC_MoveParent,
/*12172*/               OPC_MoveParent,
/*12173*/               OPC_CheckType, MVT::i32,
/*12175*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12177*/               OPC_EmitInteger, MVT::i32, 0, 
/*12180*/               OPC_EmitInteger, MVT::i32, 0, 
/*12183*/               OPC_EmitInteger, MVT::i32, 0, 
/*12186*/               OPC_EmitInteger, MVT::i32, 0, 
/*12189*/               OPC_EmitInteger, MVT::i32, 1, 
/*12192*/               OPC_EmitInteger, MVT::i32, 0, 
/*12195*/               OPC_EmitInteger, MVT::i32, 0, 
/*12198*/               OPC_EmitInteger, MVT::i32, 0, 
/*12201*/               OPC_EmitInteger, MVT::i32, 0, 
/*12204*/               OPC_EmitInteger, MVT::i32, 0, 
/*12207*/               OPC_EmitInteger, MVT::i32, 0, 
/*12210*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12222*/               OPC_EmitInteger, MVT::i32, 0, 
/*12225*/               OPC_EmitInteger, MVT::i32, 0, 
/*12228*/               OPC_EmitInteger, MVT::i32, 0, 
/*12231*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12243*/               OPC_EmitInteger, MVT::i32, 1, 
/*12246*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12249*/               OPC_EmitInteger, MVT::i32, 0, 
/*12252*/               OPC_EmitInteger, MVT::i32, 0, 
/*12255*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12282*/               OPC_EmitInteger, MVT::i32, 0, 
/*12285*/               OPC_EmitInteger, MVT::i32, 0, 
/*12288*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12300*/               OPC_EmitInteger, MVT::i32, 0, 
/*12303*/               OPC_EmitInteger, MVT::i32, 0, 
/*12306*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12318*/               OPC_EmitInteger, MVT::i32, 0, 
/*12321*/               OPC_EmitInteger, MVT::i32, 0, 
/*12324*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12336*/               OPC_EmitInteger, MVT::i32, 1, 
/*12339*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12342*/               OPC_EmitInteger, MVT::i32, 0, 
/*12345*/               OPC_EmitInteger, MVT::i32, 0, 
/*12348*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12373*/             /*Scope*/ 78|128,1/*206*/, /*->12581*/
/*12375*/               OPC_CheckChild0Same, 0,
/*12377*/               OPC_CheckChild1Same, 1,
/*12379*/               OPC_MoveParent,
/*12380*/               OPC_MoveParent,
/*12381*/               OPC_CheckType, MVT::i32,
/*12383*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12385*/               OPC_EmitInteger, MVT::i32, 0, 
/*12388*/               OPC_EmitInteger, MVT::i32, 0, 
/*12391*/               OPC_EmitInteger, MVT::i32, 0, 
/*12394*/               OPC_EmitInteger, MVT::i32, 0, 
/*12397*/               OPC_EmitInteger, MVT::i32, 1, 
/*12400*/               OPC_EmitInteger, MVT::i32, 0, 
/*12403*/               OPC_EmitInteger, MVT::i32, 0, 
/*12406*/               OPC_EmitInteger, MVT::i32, 0, 
/*12409*/               OPC_EmitInteger, MVT::i32, 0, 
/*12412*/               OPC_EmitInteger, MVT::i32, 0, 
/*12415*/               OPC_EmitInteger, MVT::i32, 0, 
/*12418*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12430*/               OPC_EmitInteger, MVT::i32, 0, 
/*12433*/               OPC_EmitInteger, MVT::i32, 0, 
/*12436*/               OPC_EmitInteger, MVT::i32, 0, 
/*12439*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12451*/               OPC_EmitInteger, MVT::i32, 1, 
/*12454*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12457*/               OPC_EmitInteger, MVT::i32, 0, 
/*12460*/               OPC_EmitInteger, MVT::i32, 0, 
/*12463*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12490*/               OPC_EmitInteger, MVT::i32, 0, 
/*12493*/               OPC_EmitInteger, MVT::i32, 0, 
/*12496*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12508*/               OPC_EmitInteger, MVT::i32, 0, 
/*12511*/               OPC_EmitInteger, MVT::i32, 0, 
/*12514*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12526*/               OPC_EmitInteger, MVT::i32, 0, 
/*12529*/               OPC_EmitInteger, MVT::i32, 0, 
/*12532*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12544*/               OPC_EmitInteger, MVT::i32, 1, 
/*12547*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12550*/               OPC_EmitInteger, MVT::i32, 0, 
/*12553*/               OPC_EmitInteger, MVT::i32, 0, 
/*12556*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12581*/             0, /*End of Scope*/
/*12582*/           /*Scope*/ 41|128,3/*425*/, /*->13009*/
/*12584*/             OPC_MoveChild, 0,
/*12586*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12589*/             OPC_Scope, 79|128,1/*207*/, /*->12799*/ // 2 children in Scope
/*12592*/               OPC_CheckChild0Same, 1,
/*12594*/               OPC_CheckChild1Same, 0,
/*12596*/               OPC_MoveParent,
/*12597*/               OPC_RecordChild1, // #2 = $y
/*12598*/               OPC_MoveParent,
/*12599*/               OPC_CheckType, MVT::i32,
/*12601*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12603*/               OPC_EmitInteger, MVT::i32, 0, 
/*12606*/               OPC_EmitInteger, MVT::i32, 0, 
/*12609*/               OPC_EmitInteger, MVT::i32, 0, 
/*12612*/               OPC_EmitInteger, MVT::i32, 0, 
/*12615*/               OPC_EmitInteger, MVT::i32, 1, 
/*12618*/               OPC_EmitInteger, MVT::i32, 0, 
/*12621*/               OPC_EmitInteger, MVT::i32, 0, 
/*12624*/               OPC_EmitInteger, MVT::i32, 0, 
/*12627*/               OPC_EmitInteger, MVT::i32, 0, 
/*12630*/               OPC_EmitInteger, MVT::i32, 0, 
/*12633*/               OPC_EmitInteger, MVT::i32, 0, 
/*12636*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12648*/               OPC_EmitInteger, MVT::i32, 0, 
/*12651*/               OPC_EmitInteger, MVT::i32, 0, 
/*12654*/               OPC_EmitInteger, MVT::i32, 0, 
/*12657*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12669*/               OPC_EmitInteger, MVT::i32, 1, 
/*12672*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12675*/               OPC_EmitInteger, MVT::i32, 0, 
/*12678*/               OPC_EmitInteger, MVT::i32, 0, 
/*12681*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12708*/               OPC_EmitInteger, MVT::i32, 0, 
/*12711*/               OPC_EmitInteger, MVT::i32, 0, 
/*12714*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12726*/               OPC_EmitInteger, MVT::i32, 0, 
/*12729*/               OPC_EmitInteger, MVT::i32, 0, 
/*12732*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12744*/               OPC_EmitInteger, MVT::i32, 0, 
/*12747*/               OPC_EmitInteger, MVT::i32, 0, 
/*12750*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12762*/               OPC_EmitInteger, MVT::i32, 1, 
/*12765*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12768*/               OPC_EmitInteger, MVT::i32, 0, 
/*12771*/               OPC_EmitInteger, MVT::i32, 0, 
/*12774*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12799*/             /*Scope*/ 79|128,1/*207*/, /*->13008*/
/*12801*/               OPC_CheckChild0Same, 0,
/*12803*/               OPC_CheckChild1Same, 1,
/*12805*/               OPC_MoveParent,
/*12806*/               OPC_RecordChild1, // #2 = $y
/*12807*/               OPC_MoveParent,
/*12808*/               OPC_CheckType, MVT::i32,
/*12810*/               OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12812*/               OPC_EmitInteger, MVT::i32, 0, 
/*12815*/               OPC_EmitInteger, MVT::i32, 0, 
/*12818*/               OPC_EmitInteger, MVT::i32, 0, 
/*12821*/               OPC_EmitInteger, MVT::i32, 0, 
/*12824*/               OPC_EmitInteger, MVT::i32, 1, 
/*12827*/               OPC_EmitInteger, MVT::i32, 0, 
/*12830*/               OPC_EmitInteger, MVT::i32, 0, 
/*12833*/               OPC_EmitInteger, MVT::i32, 0, 
/*12836*/               OPC_EmitInteger, MVT::i32, 0, 
/*12839*/               OPC_EmitInteger, MVT::i32, 0, 
/*12842*/               OPC_EmitInteger, MVT::i32, 0, 
/*12845*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12857*/               OPC_EmitInteger, MVT::i32, 0, 
/*12860*/               OPC_EmitInteger, MVT::i32, 0, 
/*12863*/               OPC_EmitInteger, MVT::i32, 0, 
/*12866*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12878*/               OPC_EmitInteger, MVT::i32, 1, 
/*12881*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12884*/               OPC_EmitInteger, MVT::i32, 0, 
/*12887*/               OPC_EmitInteger, MVT::i32, 0, 
/*12890*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12917*/               OPC_EmitInteger, MVT::i32, 0, 
/*12920*/               OPC_EmitInteger, MVT::i32, 0, 
/*12923*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12935*/               OPC_EmitInteger, MVT::i32, 0, 
/*12938*/               OPC_EmitInteger, MVT::i32, 0, 
/*12941*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12953*/               OPC_EmitInteger, MVT::i32, 0, 
/*12956*/               OPC_EmitInteger, MVT::i32, 0, 
/*12959*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12971*/               OPC_EmitInteger, MVT::i32, 1, 
/*12974*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12977*/               OPC_EmitInteger, MVT::i32, 0, 
/*12980*/               OPC_EmitInteger, MVT::i32, 0, 
/*12983*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13008*/             0, /*End of Scope*/
/*13009*/           0, /*End of Scope*/
/*13010*/         /*Scope*/ 119|128,5/*759*/, /*->13771*/
/*13012*/           OPC_MoveChild, 1,
/*13014*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13017*/           OPC_RecordChild0, // #1 = $x
/*13018*/           OPC_RecordChild1, // #2 = $z
/*13019*/           OPC_MoveParent,
/*13020*/           OPC_MoveParent,
/*13021*/           OPC_MoveChild, 1,
/*13023*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13026*/           OPC_Scope, 77|128,1/*205*/, /*->13234*/ // 3 children in Scope
/*13029*/             OPC_CheckChild0Same, 1,
/*13031*/             OPC_CheckChild1Same, 2,
/*13033*/             OPC_MoveParent,
/*13034*/             OPC_CheckType, MVT::i32,
/*13036*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13038*/             OPC_EmitInteger, MVT::i32, 0, 
/*13041*/             OPC_EmitInteger, MVT::i32, 0, 
/*13044*/             OPC_EmitInteger, MVT::i32, 0, 
/*13047*/             OPC_EmitInteger, MVT::i32, 0, 
/*13050*/             OPC_EmitInteger, MVT::i32, 1, 
/*13053*/             OPC_EmitInteger, MVT::i32, 0, 
/*13056*/             OPC_EmitInteger, MVT::i32, 0, 
/*13059*/             OPC_EmitInteger, MVT::i32, 0, 
/*13062*/             OPC_EmitInteger, MVT::i32, 0, 
/*13065*/             OPC_EmitInteger, MVT::i32, 0, 
/*13068*/             OPC_EmitInteger, MVT::i32, 0, 
/*13071*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13083*/             OPC_EmitInteger, MVT::i32, 0, 
/*13086*/             OPC_EmitInteger, MVT::i32, 0, 
/*13089*/             OPC_EmitInteger, MVT::i32, 0, 
/*13092*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13104*/             OPC_EmitInteger, MVT::i32, 1, 
/*13107*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13110*/             OPC_EmitInteger, MVT::i32, 0, 
/*13113*/             OPC_EmitInteger, MVT::i32, 0, 
/*13116*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13143*/             OPC_EmitInteger, MVT::i32, 0, 
/*13146*/             OPC_EmitInteger, MVT::i32, 0, 
/*13149*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13161*/             OPC_EmitInteger, MVT::i32, 0, 
/*13164*/             OPC_EmitInteger, MVT::i32, 0, 
/*13167*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13179*/             OPC_EmitInteger, MVT::i32, 0, 
/*13182*/             OPC_EmitInteger, MVT::i32, 0, 
/*13185*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13197*/             OPC_EmitInteger, MVT::i32, 1, 
/*13200*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13203*/             OPC_EmitInteger, MVT::i32, 0, 
/*13206*/             OPC_EmitInteger, MVT::i32, 0, 
/*13209*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13234*/           /*Scope*/ 71|128,2/*327*/, /*->13563*/
/*13236*/             OPC_CheckChild0Same, 2,
/*13238*/             OPC_CheckChild1Same, 1,
/*13240*/             OPC_MoveParent,
/*13241*/             OPC_CheckType, MVT::i32,
/*13243*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13245*/             OPC_EmitInteger, MVT::i32, 0, 
/*13248*/             OPC_EmitInteger, MVT::i32, 0, 
/*13251*/             OPC_EmitInteger, MVT::i32, 0, 
/*13254*/             OPC_EmitInteger, MVT::i32, 0, 
/*13257*/             OPC_EmitInteger, MVT::i32, 1, 
/*13260*/             OPC_EmitInteger, MVT::i32, 0, 
/*13263*/             OPC_EmitInteger, MVT::i32, 0, 
/*13266*/             OPC_EmitInteger, MVT::i32, 0, 
/*13269*/             OPC_EmitInteger, MVT::i32, 0, 
/*13272*/             OPC_EmitInteger, MVT::i32, 0, 
/*13275*/             OPC_EmitInteger, MVT::i32, 0, 
/*13278*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13290*/             OPC_EmitInteger, MVT::i32, 0, 
/*13293*/             OPC_EmitInteger, MVT::i32, 0, 
/*13296*/             OPC_EmitInteger, MVT::i32, 0, 
/*13299*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13311*/             OPC_EmitInteger, MVT::i32, 1, 
/*13314*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13317*/             OPC_EmitInteger, MVT::i32, 0, 
/*13320*/             OPC_EmitInteger, MVT::i32, 0, 
/*13323*/             OPC_Scope, 118, /*->13443*/ // 2 children in Scope
/*13325*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13352*/               OPC_EmitInteger, MVT::i32, 0, 
/*13355*/               OPC_EmitInteger, MVT::i32, 0, 
/*13358*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13370*/               OPC_EmitInteger, MVT::i32, 0, 
/*13373*/               OPC_EmitInteger, MVT::i32, 0, 
/*13376*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13388*/               OPC_EmitInteger, MVT::i32, 0, 
/*13391*/               OPC_EmitInteger, MVT::i32, 0, 
/*13394*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13406*/               OPC_EmitInteger, MVT::i32, 1, 
/*13409*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13412*/               OPC_EmitInteger, MVT::i32, 0, 
/*13415*/               OPC_EmitInteger, MVT::i32, 0, 
/*13418*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13443*/             /*Scope*/ 118, /*->13562*/
/*13444*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13471*/               OPC_EmitInteger, MVT::i32, 0, 
/*13474*/               OPC_EmitInteger, MVT::i32, 0, 
/*13477*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13489*/               OPC_EmitInteger, MVT::i32, 0, 
/*13492*/               OPC_EmitInteger, MVT::i32, 0, 
/*13495*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13507*/               OPC_EmitInteger, MVT::i32, 0, 
/*13510*/               OPC_EmitInteger, MVT::i32, 0, 
/*13513*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13525*/               OPC_EmitInteger, MVT::i32, 1, 
/*13528*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13531*/               OPC_EmitInteger, MVT::i32, 0, 
/*13534*/               OPC_EmitInteger, MVT::i32, 0, 
/*13537*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13562*/             0, /*End of Scope*/
/*13563*/           /*Scope*/ 77|128,1/*205*/, /*->13770*/
/*13565*/             OPC_CheckChild0Same, 1,
/*13567*/             OPC_CheckChild1Same, 2,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_CheckType, MVT::i32,
/*13572*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13574*/             OPC_EmitInteger, MVT::i32, 0, 
/*13577*/             OPC_EmitInteger, MVT::i32, 0, 
/*13580*/             OPC_EmitInteger, MVT::i32, 0, 
/*13583*/             OPC_EmitInteger, MVT::i32, 0, 
/*13586*/             OPC_EmitInteger, MVT::i32, 1, 
/*13589*/             OPC_EmitInteger, MVT::i32, 0, 
/*13592*/             OPC_EmitInteger, MVT::i32, 0, 
/*13595*/             OPC_EmitInteger, MVT::i32, 0, 
/*13598*/             OPC_EmitInteger, MVT::i32, 0, 
/*13601*/             OPC_EmitInteger, MVT::i32, 0, 
/*13604*/             OPC_EmitInteger, MVT::i32, 0, 
/*13607*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13619*/             OPC_EmitInteger, MVT::i32, 0, 
/*13622*/             OPC_EmitInteger, MVT::i32, 0, 
/*13625*/             OPC_EmitInteger, MVT::i32, 0, 
/*13628*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13640*/             OPC_EmitInteger, MVT::i32, 1, 
/*13643*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13646*/             OPC_EmitInteger, MVT::i32, 0, 
/*13649*/             OPC_EmitInteger, MVT::i32, 0, 
/*13652*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13679*/             OPC_EmitInteger, MVT::i32, 0, 
/*13682*/             OPC_EmitInteger, MVT::i32, 0, 
/*13685*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13697*/             OPC_EmitInteger, MVT::i32, 0, 
/*13700*/             OPC_EmitInteger, MVT::i32, 0, 
/*13703*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13715*/             OPC_EmitInteger, MVT::i32, 0, 
/*13718*/             OPC_EmitInteger, MVT::i32, 0, 
/*13721*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13733*/             OPC_EmitInteger, MVT::i32, 1, 
/*13736*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13739*/             OPC_EmitInteger, MVT::i32, 0, 
/*13742*/             OPC_EmitInteger, MVT::i32, 0, 
/*13745*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13770*/           0, /*End of Scope*/
/*13771*/         0, /*End of Scope*/
/*13772*/       /*Scope*/ 120|128,5/*760*/, /*->14534*/
/*13774*/         OPC_MoveChild, 0,
/*13776*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13779*/         OPC_RecordChild0, // #0 = $x
/*13780*/         OPC_RecordChild1, // #1 = $z
/*13781*/         OPC_MoveParent,
/*13782*/         OPC_RecordChild1, // #2 = $y
/*13783*/         OPC_MoveParent,
/*13784*/         OPC_MoveChild, 1,
/*13786*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13789*/         OPC_Scope, 77|128,1/*205*/, /*->13997*/ // 3 children in Scope
/*13792*/           OPC_CheckChild0Same, 0,
/*13794*/           OPC_CheckChild1Same, 1,
/*13796*/           OPC_MoveParent,
/*13797*/           OPC_CheckType, MVT::i32,
/*13799*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13801*/           OPC_EmitInteger, MVT::i32, 0, 
/*13804*/           OPC_EmitInteger, MVT::i32, 0, 
/*13807*/           OPC_EmitInteger, MVT::i32, 0, 
/*13810*/           OPC_EmitInteger, MVT::i32, 0, 
/*13813*/           OPC_EmitInteger, MVT::i32, 1, 
/*13816*/           OPC_EmitInteger, MVT::i32, 0, 
/*13819*/           OPC_EmitInteger, MVT::i32, 0, 
/*13822*/           OPC_EmitInteger, MVT::i32, 0, 
/*13825*/           OPC_EmitInteger, MVT::i32, 0, 
/*13828*/           OPC_EmitInteger, MVT::i32, 0, 
/*13831*/           OPC_EmitInteger, MVT::i32, 0, 
/*13834*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13846*/           OPC_EmitInteger, MVT::i32, 0, 
/*13849*/           OPC_EmitInteger, MVT::i32, 0, 
/*13852*/           OPC_EmitInteger, MVT::i32, 0, 
/*13855*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13867*/           OPC_EmitInteger, MVT::i32, 1, 
/*13870*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13873*/           OPC_EmitInteger, MVT::i32, 0, 
/*13876*/           OPC_EmitInteger, MVT::i32, 0, 
/*13879*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13906*/           OPC_EmitInteger, MVT::i32, 0, 
/*13909*/           OPC_EmitInteger, MVT::i32, 0, 
/*13912*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13924*/           OPC_EmitInteger, MVT::i32, 0, 
/*13927*/           OPC_EmitInteger, MVT::i32, 0, 
/*13930*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13942*/           OPC_EmitInteger, MVT::i32, 0, 
/*13945*/           OPC_EmitInteger, MVT::i32, 0, 
/*13948*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13960*/           OPC_EmitInteger, MVT::i32, 1, 
/*13963*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13966*/           OPC_EmitInteger, MVT::i32, 0, 
/*13969*/           OPC_EmitInteger, MVT::i32, 0, 
/*13972*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13997*/         /*Scope*/ 71|128,2/*327*/, /*->14326*/
/*13999*/           OPC_CheckChild0Same, 1,
/*14001*/           OPC_CheckChild1Same, 0,
/*14003*/           OPC_MoveParent,
/*14004*/           OPC_CheckType, MVT::i32,
/*14006*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14008*/           OPC_EmitInteger, MVT::i32, 0, 
/*14011*/           OPC_EmitInteger, MVT::i32, 0, 
/*14014*/           OPC_EmitInteger, MVT::i32, 0, 
/*14017*/           OPC_EmitInteger, MVT::i32, 0, 
/*14020*/           OPC_EmitInteger, MVT::i32, 1, 
/*14023*/           OPC_EmitInteger, MVT::i32, 0, 
/*14026*/           OPC_EmitInteger, MVT::i32, 0, 
/*14029*/           OPC_EmitInteger, MVT::i32, 0, 
/*14032*/           OPC_EmitInteger, MVT::i32, 0, 
/*14035*/           OPC_EmitInteger, MVT::i32, 0, 
/*14038*/           OPC_EmitInteger, MVT::i32, 0, 
/*14041*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14053*/           OPC_EmitInteger, MVT::i32, 0, 
/*14056*/           OPC_EmitInteger, MVT::i32, 0, 
/*14059*/           OPC_EmitInteger, MVT::i32, 0, 
/*14062*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14074*/           OPC_EmitInteger, MVT::i32, 1, 
/*14077*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14080*/           OPC_EmitInteger, MVT::i32, 0, 
/*14083*/           OPC_EmitInteger, MVT::i32, 0, 
/*14086*/           OPC_Scope, 118, /*->14206*/ // 2 children in Scope
/*14088*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14115*/             OPC_EmitInteger, MVT::i32, 0, 
/*14118*/             OPC_EmitInteger, MVT::i32, 0, 
/*14121*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14133*/             OPC_EmitInteger, MVT::i32, 0, 
/*14136*/             OPC_EmitInteger, MVT::i32, 0, 
/*14139*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14151*/             OPC_EmitInteger, MVT::i32, 0, 
/*14154*/             OPC_EmitInteger, MVT::i32, 0, 
/*14157*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14169*/             OPC_EmitInteger, MVT::i32, 1, 
/*14172*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14175*/             OPC_EmitInteger, MVT::i32, 0, 
/*14178*/             OPC_EmitInteger, MVT::i32, 0, 
/*14181*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14206*/           /*Scope*/ 118, /*->14325*/
/*14207*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14234*/             OPC_EmitInteger, MVT::i32, 0, 
/*14237*/             OPC_EmitInteger, MVT::i32, 0, 
/*14240*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14252*/             OPC_EmitInteger, MVT::i32, 0, 
/*14255*/             OPC_EmitInteger, MVT::i32, 0, 
/*14258*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14270*/             OPC_EmitInteger, MVT::i32, 0, 
/*14273*/             OPC_EmitInteger, MVT::i32, 0, 
/*14276*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14288*/             OPC_EmitInteger, MVT::i32, 1, 
/*14291*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14294*/             OPC_EmitInteger, MVT::i32, 0, 
/*14297*/             OPC_EmitInteger, MVT::i32, 0, 
/*14300*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14325*/           0, /*End of Scope*/
/*14326*/         /*Scope*/ 77|128,1/*205*/, /*->14533*/
/*14328*/           OPC_CheckChild0Same, 0,
/*14330*/           OPC_CheckChild1Same, 1,
/*14332*/           OPC_MoveParent,
/*14333*/           OPC_CheckType, MVT::i32,
/*14335*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14337*/           OPC_EmitInteger, MVT::i32, 0, 
/*14340*/           OPC_EmitInteger, MVT::i32, 0, 
/*14343*/           OPC_EmitInteger, MVT::i32, 0, 
/*14346*/           OPC_EmitInteger, MVT::i32, 0, 
/*14349*/           OPC_EmitInteger, MVT::i32, 1, 
/*14352*/           OPC_EmitInteger, MVT::i32, 0, 
/*14355*/           OPC_EmitInteger, MVT::i32, 0, 
/*14358*/           OPC_EmitInteger, MVT::i32, 0, 
/*14361*/           OPC_EmitInteger, MVT::i32, 0, 
/*14364*/           OPC_EmitInteger, MVT::i32, 0, 
/*14367*/           OPC_EmitInteger, MVT::i32, 0, 
/*14370*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14382*/           OPC_EmitInteger, MVT::i32, 0, 
/*14385*/           OPC_EmitInteger, MVT::i32, 0, 
/*14388*/           OPC_EmitInteger, MVT::i32, 0, 
/*14391*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14403*/           OPC_EmitInteger, MVT::i32, 1, 
/*14406*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14409*/           OPC_EmitInteger, MVT::i32, 0, 
/*14412*/           OPC_EmitInteger, MVT::i32, 0, 
/*14415*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14442*/           OPC_EmitInteger, MVT::i32, 0, 
/*14445*/           OPC_EmitInteger, MVT::i32, 0, 
/*14448*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14460*/           OPC_EmitInteger, MVT::i32, 0, 
/*14463*/           OPC_EmitInteger, MVT::i32, 0, 
/*14466*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14478*/           OPC_EmitInteger, MVT::i32, 0, 
/*14481*/           OPC_EmitInteger, MVT::i32, 0, 
/*14484*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14496*/           OPC_EmitInteger, MVT::i32, 1, 
/*14499*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14502*/           OPC_EmitInteger, MVT::i32, 0, 
/*14505*/           OPC_EmitInteger, MVT::i32, 0, 
/*14508*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14533*/         0, /*End of Scope*/
/*14534*/       0, /*End of Scope*/
/*14535*/     /*Scope*/ 77|128,1/*205*/, /*->14742*/
/*14537*/       OPC_RecordChild0, // #0 = $src0
/*14538*/       OPC_RecordChild1, // #1 = $src1
/*14539*/       OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::i32,// ->14692
/*14543*/         OPC_Scope, 101, /*->14646*/ // 2 children in Scope
/*14545*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14547*/           OPC_EmitInteger, MVT::i32, 0, 
/*14550*/           OPC_EmitInteger, MVT::i32, 0, 
/*14553*/           OPC_EmitInteger, MVT::i32, 1, 
/*14556*/           OPC_EmitInteger, MVT::i32, 0, 
/*14559*/           OPC_EmitInteger, MVT::i32, 0, 
/*14562*/           OPC_EmitInteger, MVT::i32, 0, 
/*14565*/           OPC_EmitInteger, MVT::i32, 0, 
/*14568*/           OPC_EmitInteger, MVT::i32, 0, 
/*14571*/           OPC_EmitInteger, MVT::i32, 0, 
/*14574*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14586*/           OPC_EmitInteger, MVT::i32, 0, 
/*14589*/           OPC_EmitInteger, MVT::i32, 0, 
/*14592*/           OPC_EmitInteger, MVT::i32, 0, 
/*14595*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14607*/           OPC_EmitInteger, MVT::i32, 1, 
/*14610*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14613*/           OPC_EmitInteger, MVT::i32, 0, 
/*14616*/           OPC_EmitInteger, MVT::i32, 0, 
/*14619*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14646*/         /*Scope*/ 44, /*->14691*/
/*14647*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14649*/           OPC_Scope, 9, /*->14660*/ // 4 children in Scope
/*14651*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14660*/           /*Scope*/ 9, /*->14670*/
/*14661*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32_si), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_OR_B32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*14670*/           /*Scope*/ 9, /*->14680*/
/*14671*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32_vi), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_OR_B32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*14680*/           /*Scope*/ 9, /*->14690*/
/*14681*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_OR_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*14690*/           0, /*End of Scope*/
/*14691*/         0, /*End of Scope*/
/*14692*/       /*SwitchType*/ 34, MVT::i64,// ->14728
/*14694*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14696*/         OPC_Scope, 9, /*->14707*/ // 3 children in Scope
/*14698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14707*/         /*Scope*/ 9, /*->14717*/
/*14708*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64_si), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_OR_B64_si:i64 i64:i64:$src0, i64:i64:$src1)
/*14717*/         /*Scope*/ 9, /*->14727*/
/*14718*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64_vi), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_OR_B64_vi:i64 i64:i64:$src0, i64:i64:$src1)
/*14727*/         0, /*End of Scope*/
/*14728*/       /*SwitchType*/ 11, MVT::i1,// ->14741
/*14730*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14741*/       0, // EndSwitchType
/*14742*/     0, /*End of Scope*/
/*14743*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->14775
/*14746*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*14747*/     OPC_RecordChild1, // #1 = $addr
/*14748*/     OPC_RecordChild2, // #2 = $chan
/*14749*/     OPC_MoveChild, 2,
/*14751*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14754*/     OPC_CheckType, MVT::i32,
/*14756*/     OPC_MoveParent,
/*14757*/     OPC_CheckType, MVT::i32,
/*14759*/     OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14761*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*14764*/     OPC_EmitMergeInputChains1_0,
/*14765*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*14775*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->14808
/*14778*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*14779*/     OPC_RecordChild1, // #1 = $val
/*14780*/     OPC_CheckChild1Type, MVT::i32,
/*14782*/     OPC_RecordChild2, // #2 = $addr
/*14783*/     OPC_RecordChild3, // #3 = $chan
/*14784*/     OPC_MoveChild, 3,
/*14786*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14789*/     OPC_CheckType, MVT::i32,
/*14791*/     OPC_MoveParent,
/*14792*/     OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14794*/     OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*14797*/     OPC_EmitMergeInputChains1_0,
/*14798*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*14808*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->17816
/*14812*/     OPC_RecordChild0, // #0 = $src0
/*14813*/     OPC_Scope, 25|128,12/*1561*/, /*->16377*/ // 2 children in Scope
/*14816*/       OPC_CheckChild0Type, MVT::f32,
/*14818*/       OPC_Scope, 10|128,7/*906*/, /*->15727*/ // 2 children in Scope
/*14821*/         OPC_RecordChild1, // #1 = $src1
/*14822*/         OPC_Scope, 64|128,3/*448*/, /*->15273*/ // 2 children in Scope
/*14825*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14836*/           OPC_CheckChild3Integer, 0, 
/*14838*/           OPC_MoveChild, 4,
/*14840*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*14843*/           OPC_Scope, 106, /*->14951*/ // 4 children in Scope
/*14845*/             OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*14847*/             OPC_MoveParent,
/*14848*/             OPC_CheckType, MVT::i32,
/*14850*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14852*/             OPC_EmitInteger, MVT::i32, 0, 
/*14855*/             OPC_EmitInteger, MVT::i32, 0, 
/*14858*/             OPC_EmitInteger, MVT::i32, 1, 
/*14861*/             OPC_EmitInteger, MVT::i32, 0, 
/*14864*/             OPC_EmitInteger, MVT::i32, 0, 
/*14867*/             OPC_EmitInteger, MVT::i32, 0, 
/*14870*/             OPC_EmitInteger, MVT::i32, 0, 
/*14873*/             OPC_EmitInteger, MVT::i32, 0, 
/*14876*/             OPC_EmitInteger, MVT::i32, 0, 
/*14879*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14891*/             OPC_EmitInteger, MVT::i32, 0, 
/*14894*/             OPC_EmitInteger, MVT::i32, 0, 
/*14897*/             OPC_EmitInteger, MVT::i32, 0, 
/*14900*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14912*/             OPC_EmitInteger, MVT::i32, 1, 
/*14915*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14918*/             OPC_EmitInteger, MVT::i32, 0, 
/*14921*/             OPC_EmitInteger, MVT::i32, 0, 
/*14924*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*14951*/           /*Scope*/ 106, /*->15058*/
/*14952*/             OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*14954*/             OPC_MoveParent,
/*14955*/             OPC_CheckType, MVT::i32,
/*14957*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14959*/             OPC_EmitInteger, MVT::i32, 0, 
/*14962*/             OPC_EmitInteger, MVT::i32, 0, 
/*14965*/             OPC_EmitInteger, MVT::i32, 1, 
/*14968*/             OPC_EmitInteger, MVT::i32, 0, 
/*14971*/             OPC_EmitInteger, MVT::i32, 0, 
/*14974*/             OPC_EmitInteger, MVT::i32, 0, 
/*14977*/             OPC_EmitInteger, MVT::i32, 0, 
/*14980*/             OPC_EmitInteger, MVT::i32, 0, 
/*14983*/             OPC_EmitInteger, MVT::i32, 0, 
/*14986*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14998*/             OPC_EmitInteger, MVT::i32, 0, 
/*15001*/             OPC_EmitInteger, MVT::i32, 0, 
/*15004*/             OPC_EmitInteger, MVT::i32, 0, 
/*15007*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15019*/             OPC_EmitInteger, MVT::i32, 1, 
/*15022*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15025*/             OPC_EmitInteger, MVT::i32, 0, 
/*15028*/             OPC_EmitInteger, MVT::i32, 0, 
/*15031*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15058*/           /*Scope*/ 106, /*->15165*/
/*15059*/             OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*15061*/             OPC_MoveParent,
/*15062*/             OPC_CheckType, MVT::i32,
/*15064*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15066*/             OPC_EmitInteger, MVT::i32, 0, 
/*15069*/             OPC_EmitInteger, MVT::i32, 0, 
/*15072*/             OPC_EmitInteger, MVT::i32, 1, 
/*15075*/             OPC_EmitInteger, MVT::i32, 0, 
/*15078*/             OPC_EmitInteger, MVT::i32, 0, 
/*15081*/             OPC_EmitInteger, MVT::i32, 0, 
/*15084*/             OPC_EmitInteger, MVT::i32, 0, 
/*15087*/             OPC_EmitInteger, MVT::i32, 0, 
/*15090*/             OPC_EmitInteger, MVT::i32, 0, 
/*15093*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15105*/             OPC_EmitInteger, MVT::i32, 0, 
/*15108*/             OPC_EmitInteger, MVT::i32, 0, 
/*15111*/             OPC_EmitInteger, MVT::i32, 0, 
/*15114*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15126*/             OPC_EmitInteger, MVT::i32, 1, 
/*15129*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15132*/             OPC_EmitInteger, MVT::i32, 0, 
/*15135*/             OPC_EmitInteger, MVT::i32, 0, 
/*15138*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15165*/           /*Scope*/ 106, /*->15272*/
/*15166*/             OPC_CheckPredicate, 86, // Predicate_COND_UNE_NE
/*15168*/             OPC_MoveParent,
/*15169*/             OPC_CheckType, MVT::i32,
/*15171*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15173*/             OPC_EmitInteger, MVT::i32, 0, 
/*15176*/             OPC_EmitInteger, MVT::i32, 0, 
/*15179*/             OPC_EmitInteger, MVT::i32, 1, 
/*15182*/             OPC_EmitInteger, MVT::i32, 0, 
/*15185*/             OPC_EmitInteger, MVT::i32, 0, 
/*15188*/             OPC_EmitInteger, MVT::i32, 0, 
/*15191*/             OPC_EmitInteger, MVT::i32, 0, 
/*15194*/             OPC_EmitInteger, MVT::i32, 0, 
/*15197*/             OPC_EmitInteger, MVT::i32, 0, 
/*15200*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15212*/             OPC_EmitInteger, MVT::i32, 0, 
/*15215*/             OPC_EmitInteger, MVT::i32, 0, 
/*15218*/             OPC_EmitInteger, MVT::i32, 0, 
/*15221*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15233*/             OPC_EmitInteger, MVT::i32, 1, 
/*15236*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15239*/             OPC_EmitInteger, MVT::i32, 0, 
/*15242*/             OPC_EmitInteger, MVT::i32, 0, 
/*15245*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15272*/           0, /*End of Scope*/
/*15273*/         /*Scope*/ 67|128,3/*451*/, /*->15726*/
/*15275*/           OPC_MoveChild, 2,
/*15277*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15280*/           OPC_CheckPredicate, 87, // Predicate_FP_ONE
/*15282*/           OPC_MoveParent,
/*15283*/           OPC_MoveChild, 3,
/*15285*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15288*/           OPC_CheckPredicate, 88, // Predicate_FP_ZERO
/*15290*/           OPC_MoveParent,
/*15291*/           OPC_MoveChild, 4,
/*15293*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15296*/           OPC_Scope, 106, /*->15404*/ // 4 children in Scope
/*15298*/             OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*15300*/             OPC_MoveParent,
/*15301*/             OPC_CheckType, MVT::f32,
/*15303*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15305*/             OPC_EmitInteger, MVT::i32, 0, 
/*15308*/             OPC_EmitInteger, MVT::i32, 0, 
/*15311*/             OPC_EmitInteger, MVT::i32, 1, 
/*15314*/             OPC_EmitInteger, MVT::i32, 0, 
/*15317*/             OPC_EmitInteger, MVT::i32, 0, 
/*15320*/             OPC_EmitInteger, MVT::i32, 0, 
/*15323*/             OPC_EmitInteger, MVT::i32, 0, 
/*15326*/             OPC_EmitInteger, MVT::i32, 0, 
/*15329*/             OPC_EmitInteger, MVT::i32, 0, 
/*15332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15344*/             OPC_EmitInteger, MVT::i32, 0, 
/*15347*/             OPC_EmitInteger, MVT::i32, 0, 
/*15350*/             OPC_EmitInteger, MVT::i32, 0, 
/*15353*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15365*/             OPC_EmitInteger, MVT::i32, 1, 
/*15368*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15371*/             OPC_EmitInteger, MVT::i32, 0, 
/*15374*/             OPC_EmitInteger, MVT::i32, 0, 
/*15377*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*15404*/           /*Scope*/ 106, /*->15511*/
/*15405*/             OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::f32,
/*15410*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15412*/             OPC_EmitInteger, MVT::i32, 0, 
/*15415*/             OPC_EmitInteger, MVT::i32, 0, 
/*15418*/             OPC_EmitInteger, MVT::i32, 1, 
/*15421*/             OPC_EmitInteger, MVT::i32, 0, 
/*15424*/             OPC_EmitInteger, MVT::i32, 0, 
/*15427*/             OPC_EmitInteger, MVT::i32, 0, 
/*15430*/             OPC_EmitInteger, MVT::i32, 0, 
/*15433*/             OPC_EmitInteger, MVT::i32, 0, 
/*15436*/             OPC_EmitInteger, MVT::i32, 0, 
/*15439*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15451*/             OPC_EmitInteger, MVT::i32, 0, 
/*15454*/             OPC_EmitInteger, MVT::i32, 0, 
/*15457*/             OPC_EmitInteger, MVT::i32, 0, 
/*15460*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15472*/             OPC_EmitInteger, MVT::i32, 1, 
/*15475*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15478*/             OPC_EmitInteger, MVT::i32, 0, 
/*15481*/             OPC_EmitInteger, MVT::i32, 0, 
/*15484*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*15511*/           /*Scope*/ 106, /*->15618*/
/*15512*/             OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*15514*/             OPC_MoveParent,
/*15515*/             OPC_CheckType, MVT::f32,
/*15517*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15519*/             OPC_EmitInteger, MVT::i32, 0, 
/*15522*/             OPC_EmitInteger, MVT::i32, 0, 
/*15525*/             OPC_EmitInteger, MVT::i32, 1, 
/*15528*/             OPC_EmitInteger, MVT::i32, 0, 
/*15531*/             OPC_EmitInteger, MVT::i32, 0, 
/*15534*/             OPC_EmitInteger, MVT::i32, 0, 
/*15537*/             OPC_EmitInteger, MVT::i32, 0, 
/*15540*/             OPC_EmitInteger, MVT::i32, 0, 
/*15543*/             OPC_EmitInteger, MVT::i32, 0, 
/*15546*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15558*/             OPC_EmitInteger, MVT::i32, 0, 
/*15561*/             OPC_EmitInteger, MVT::i32, 0, 
/*15564*/             OPC_EmitInteger, MVT::i32, 0, 
/*15567*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15579*/             OPC_EmitInteger, MVT::i32, 1, 
/*15582*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15585*/             OPC_EmitInteger, MVT::i32, 0, 
/*15588*/             OPC_EmitInteger, MVT::i32, 0, 
/*15591*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*15618*/           /*Scope*/ 106, /*->15725*/
/*15619*/             OPC_CheckPredicate, 86, // Predicate_COND_UNE_NE
/*15621*/             OPC_MoveParent,
/*15622*/             OPC_CheckType, MVT::f32,
/*15624*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15626*/             OPC_EmitInteger, MVT::i32, 0, 
/*15629*/             OPC_EmitInteger, MVT::i32, 0, 
/*15632*/             OPC_EmitInteger, MVT::i32, 1, 
/*15635*/             OPC_EmitInteger, MVT::i32, 0, 
/*15638*/             OPC_EmitInteger, MVT::i32, 0, 
/*15641*/             OPC_EmitInteger, MVT::i32, 0, 
/*15644*/             OPC_EmitInteger, MVT::i32, 0, 
/*15647*/             OPC_EmitInteger, MVT::i32, 0, 
/*15650*/             OPC_EmitInteger, MVT::i32, 0, 
/*15653*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15665*/             OPC_EmitInteger, MVT::i32, 0, 
/*15668*/             OPC_EmitInteger, MVT::i32, 0, 
/*15671*/             OPC_EmitInteger, MVT::i32, 0, 
/*15674*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15686*/             OPC_EmitInteger, MVT::i32, 1, 
/*15689*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15692*/             OPC_EmitInteger, MVT::i32, 0, 
/*15695*/             OPC_EmitInteger, MVT::i32, 0, 
/*15698*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*15725*/           0, /*End of Scope*/
/*15726*/         0, /*End of Scope*/
/*15727*/       /*Scope*/ 7|128,5/*647*/, /*->16376*/
/*15729*/         OPC_MoveChild, 1,
/*15731*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15734*/         OPC_CheckPredicate, 88, // Predicate_FP_ZERO
/*15736*/         OPC_MoveParent,
/*15737*/         OPC_RecordChild2, // #1 = $src1
/*15738*/         OPC_RecordChild3, // #2 = $src2
/*15739*/         OPC_MoveChild, 4,
/*15741*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15744*/         OPC_Scope, 104, /*->15850*/ // 6 children in Scope
/*15746*/           OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*15748*/           OPC_MoveParent,
/*15749*/           OPC_CheckType, MVT::f32,
/*15751*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*15753*/           OPC_EmitInteger, MVT::i32, 0, 
/*15756*/           OPC_EmitInteger, MVT::i32, 0, 
/*15759*/           OPC_EmitInteger, MVT::i32, 0, 
/*15762*/           OPC_EmitInteger, MVT::i32, 0, 
/*15765*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15777*/           OPC_EmitInteger, MVT::i32, 0, 
/*15780*/           OPC_EmitInteger, MVT::i32, 0, 
/*15783*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15795*/           OPC_EmitInteger, MVT::i32, 0, 
/*15798*/           OPC_EmitInteger, MVT::i32, 0, 
/*15801*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15813*/           OPC_EmitInteger, MVT::i32, 1, 
/*15816*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15819*/           OPC_EmitInteger, MVT::i32, 0, 
/*15822*/           OPC_EmitInteger, MVT::i32, 0, 
/*15825*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15850*/         /*Scope*/ 104, /*->15955*/
/*15851*/           OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*15853*/           OPC_MoveParent,
/*15854*/           OPC_CheckType, MVT::f32,
/*15856*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*15858*/           OPC_EmitInteger, MVT::i32, 0, 
/*15861*/           OPC_EmitInteger, MVT::i32, 0, 
/*15864*/           OPC_EmitInteger, MVT::i32, 0, 
/*15867*/           OPC_EmitInteger, MVT::i32, 0, 
/*15870*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15882*/           OPC_EmitInteger, MVT::i32, 0, 
/*15885*/           OPC_EmitInteger, MVT::i32, 0, 
/*15888*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15900*/           OPC_EmitInteger, MVT::i32, 0, 
/*15903*/           OPC_EmitInteger, MVT::i32, 0, 
/*15906*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15918*/           OPC_EmitInteger, MVT::i32, 1, 
/*15921*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15924*/           OPC_EmitInteger, MVT::i32, 0, 
/*15927*/           OPC_EmitInteger, MVT::i32, 0, 
/*15930*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15955*/         /*Scope*/ 104, /*->16060*/
/*15956*/           OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*15958*/           OPC_MoveParent,
/*15959*/           OPC_CheckType, MVT::f32,
/*15961*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*15963*/           OPC_EmitInteger, MVT::i32, 0, 
/*15966*/           OPC_EmitInteger, MVT::i32, 0, 
/*15969*/           OPC_EmitInteger, MVT::i32, 0, 
/*15972*/           OPC_EmitInteger, MVT::i32, 0, 
/*15975*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15987*/           OPC_EmitInteger, MVT::i32, 0, 
/*15990*/           OPC_EmitInteger, MVT::i32, 0, 
/*15993*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16005*/           OPC_EmitInteger, MVT::i32, 0, 
/*16008*/           OPC_EmitInteger, MVT::i32, 0, 
/*16011*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16023*/           OPC_EmitInteger, MVT::i32, 1, 
/*16026*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16029*/           OPC_EmitInteger, MVT::i32, 0, 
/*16032*/           OPC_EmitInteger, MVT::i32, 0, 
/*16035*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16060*/         /*Scope*/ 104, /*->16165*/
/*16061*/           OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*16063*/           OPC_MoveParent,
/*16064*/           OPC_CheckType, MVT::f32,
/*16066*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16068*/           OPC_EmitInteger, MVT::i32, 0, 
/*16071*/           OPC_EmitInteger, MVT::i32, 0, 
/*16074*/           OPC_EmitInteger, MVT::i32, 0, 
/*16077*/           OPC_EmitInteger, MVT::i32, 0, 
/*16080*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16092*/           OPC_EmitInteger, MVT::i32, 0, 
/*16095*/           OPC_EmitInteger, MVT::i32, 0, 
/*16098*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16110*/           OPC_EmitInteger, MVT::i32, 0, 
/*16113*/           OPC_EmitInteger, MVT::i32, 0, 
/*16116*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16128*/           OPC_EmitInteger, MVT::i32, 1, 
/*16131*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16134*/           OPC_EmitInteger, MVT::i32, 0, 
/*16137*/           OPC_EmitInteger, MVT::i32, 0, 
/*16140*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16165*/         /*Scope*/ 104, /*->16270*/
/*16166*/           OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*16168*/           OPC_MoveParent,
/*16169*/           OPC_CheckType, MVT::f32,
/*16171*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16173*/           OPC_EmitInteger, MVT::i32, 0, 
/*16176*/           OPC_EmitInteger, MVT::i32, 0, 
/*16179*/           OPC_EmitInteger, MVT::i32, 0, 
/*16182*/           OPC_EmitInteger, MVT::i32, 0, 
/*16185*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16197*/           OPC_EmitInteger, MVT::i32, 0, 
/*16200*/           OPC_EmitInteger, MVT::i32, 0, 
/*16203*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16215*/           OPC_EmitInteger, MVT::i32, 0, 
/*16218*/           OPC_EmitInteger, MVT::i32, 0, 
/*16221*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16233*/           OPC_EmitInteger, MVT::i32, 1, 
/*16236*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16239*/           OPC_EmitInteger, MVT::i32, 0, 
/*16242*/           OPC_EmitInteger, MVT::i32, 0, 
/*16245*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16270*/         /*Scope*/ 104, /*->16375*/
/*16271*/           OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*16273*/           OPC_MoveParent,
/*16274*/           OPC_CheckType, MVT::f32,
/*16276*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16278*/           OPC_EmitInteger, MVT::i32, 0, 
/*16281*/           OPC_EmitInteger, MVT::i32, 0, 
/*16284*/           OPC_EmitInteger, MVT::i32, 0, 
/*16287*/           OPC_EmitInteger, MVT::i32, 0, 
/*16290*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16302*/           OPC_EmitInteger, MVT::i32, 0, 
/*16305*/           OPC_EmitInteger, MVT::i32, 0, 
/*16308*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16320*/           OPC_EmitInteger, MVT::i32, 0, 
/*16323*/           OPC_EmitInteger, MVT::i32, 0, 
/*16326*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16338*/           OPC_EmitInteger, MVT::i32, 1, 
/*16341*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16344*/           OPC_EmitInteger, MVT::i32, 0, 
/*16347*/           OPC_EmitInteger, MVT::i32, 0, 
/*16350*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16375*/         0, /*End of Scope*/
/*16376*/       0, /*End of Scope*/
/*16377*/     /*Scope*/ 28|128,11/*1436*/, /*->17815*/
/*16379*/       OPC_CheckChild0Type, MVT::i32,
/*16381*/       OPC_Scope, 20|128,5/*660*/, /*->17044*/ // 3 children in Scope
/*16384*/         OPC_RecordChild1, // #1 = $src1
/*16385*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16396*/         OPC_CheckChild3Integer, 0, 
/*16398*/         OPC_MoveChild, 4,
/*16400*/         OPC_Scope, 106, /*->16508*/ // 6 children in Scope
/*16402*/           OPC_CheckCondCode, ISD::SETEQ,
/*16404*/           OPC_MoveParent,
/*16405*/           OPC_CheckType, MVT::i32,
/*16407*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16409*/           OPC_EmitInteger, MVT::i32, 0, 
/*16412*/           OPC_EmitInteger, MVT::i32, 0, 
/*16415*/           OPC_EmitInteger, MVT::i32, 1, 
/*16418*/           OPC_EmitInteger, MVT::i32, 0, 
/*16421*/           OPC_EmitInteger, MVT::i32, 0, 
/*16424*/           OPC_EmitInteger, MVT::i32, 0, 
/*16427*/           OPC_EmitInteger, MVT::i32, 0, 
/*16430*/           OPC_EmitInteger, MVT::i32, 0, 
/*16433*/           OPC_EmitInteger, MVT::i32, 0, 
/*16436*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16448*/           OPC_EmitInteger, MVT::i32, 0, 
/*16451*/           OPC_EmitInteger, MVT::i32, 0, 
/*16454*/           OPC_EmitInteger, MVT::i32, 0, 
/*16457*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16469*/           OPC_EmitInteger, MVT::i32, 1, 
/*16472*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16475*/           OPC_EmitInteger, MVT::i32, 0, 
/*16478*/           OPC_EmitInteger, MVT::i32, 0, 
/*16481*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16508*/         /*Scope*/ 106, /*->16615*/
/*16509*/           OPC_CheckCondCode, ISD::SETGT,
/*16511*/           OPC_MoveParent,
/*16512*/           OPC_CheckType, MVT::i32,
/*16514*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16516*/           OPC_EmitInteger, MVT::i32, 0, 
/*16519*/           OPC_EmitInteger, MVT::i32, 0, 
/*16522*/           OPC_EmitInteger, MVT::i32, 1, 
/*16525*/           OPC_EmitInteger, MVT::i32, 0, 
/*16528*/           OPC_EmitInteger, MVT::i32, 0, 
/*16531*/           OPC_EmitInteger, MVT::i32, 0, 
/*16534*/           OPC_EmitInteger, MVT::i32, 0, 
/*16537*/           OPC_EmitInteger, MVT::i32, 0, 
/*16540*/           OPC_EmitInteger, MVT::i32, 0, 
/*16543*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16555*/           OPC_EmitInteger, MVT::i32, 0, 
/*16558*/           OPC_EmitInteger, MVT::i32, 0, 
/*16561*/           OPC_EmitInteger, MVT::i32, 0, 
/*16564*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16576*/           OPC_EmitInteger, MVT::i32, 1, 
/*16579*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16582*/           OPC_EmitInteger, MVT::i32, 0, 
/*16585*/           OPC_EmitInteger, MVT::i32, 0, 
/*16588*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16615*/         /*Scope*/ 106, /*->16722*/
/*16616*/           OPC_CheckCondCode, ISD::SETGE,
/*16618*/           OPC_MoveParent,
/*16619*/           OPC_CheckType, MVT::i32,
/*16621*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16623*/           OPC_EmitInteger, MVT::i32, 0, 
/*16626*/           OPC_EmitInteger, MVT::i32, 0, 
/*16629*/           OPC_EmitInteger, MVT::i32, 1, 
/*16632*/           OPC_EmitInteger, MVT::i32, 0, 
/*16635*/           OPC_EmitInteger, MVT::i32, 0, 
/*16638*/           OPC_EmitInteger, MVT::i32, 0, 
/*16641*/           OPC_EmitInteger, MVT::i32, 0, 
/*16644*/           OPC_EmitInteger, MVT::i32, 0, 
/*16647*/           OPC_EmitInteger, MVT::i32, 0, 
/*16650*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16662*/           OPC_EmitInteger, MVT::i32, 0, 
/*16665*/           OPC_EmitInteger, MVT::i32, 0, 
/*16668*/           OPC_EmitInteger, MVT::i32, 0, 
/*16671*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16683*/           OPC_EmitInteger, MVT::i32, 1, 
/*16686*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16689*/           OPC_EmitInteger, MVT::i32, 0, 
/*16692*/           OPC_EmitInteger, MVT::i32, 0, 
/*16695*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16722*/         /*Scope*/ 106, /*->16829*/
/*16723*/           OPC_CheckCondCode, ISD::SETNE,
/*16725*/           OPC_MoveParent,
/*16726*/           OPC_CheckType, MVT::i32,
/*16728*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16730*/           OPC_EmitInteger, MVT::i32, 0, 
/*16733*/           OPC_EmitInteger, MVT::i32, 0, 
/*16736*/           OPC_EmitInteger, MVT::i32, 1, 
/*16739*/           OPC_EmitInteger, MVT::i32, 0, 
/*16742*/           OPC_EmitInteger, MVT::i32, 0, 
/*16745*/           OPC_EmitInteger, MVT::i32, 0, 
/*16748*/           OPC_EmitInteger, MVT::i32, 0, 
/*16751*/           OPC_EmitInteger, MVT::i32, 0, 
/*16754*/           OPC_EmitInteger, MVT::i32, 0, 
/*16757*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16769*/           OPC_EmitInteger, MVT::i32, 0, 
/*16772*/           OPC_EmitInteger, MVT::i32, 0, 
/*16775*/           OPC_EmitInteger, MVT::i32, 0, 
/*16778*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16790*/           OPC_EmitInteger, MVT::i32, 1, 
/*16793*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16796*/           OPC_EmitInteger, MVT::i32, 0, 
/*16799*/           OPC_EmitInteger, MVT::i32, 0, 
/*16802*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16829*/         /*Scope*/ 106, /*->16936*/
/*16830*/           OPC_CheckCondCode, ISD::SETUGT,
/*16832*/           OPC_MoveParent,
/*16833*/           OPC_CheckType, MVT::i32,
/*16835*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16837*/           OPC_EmitInteger, MVT::i32, 0, 
/*16840*/           OPC_EmitInteger, MVT::i32, 0, 
/*16843*/           OPC_EmitInteger, MVT::i32, 1, 
/*16846*/           OPC_EmitInteger, MVT::i32, 0, 
/*16849*/           OPC_EmitInteger, MVT::i32, 0, 
/*16852*/           OPC_EmitInteger, MVT::i32, 0, 
/*16855*/           OPC_EmitInteger, MVT::i32, 0, 
/*16858*/           OPC_EmitInteger, MVT::i32, 0, 
/*16861*/           OPC_EmitInteger, MVT::i32, 0, 
/*16864*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16876*/           OPC_EmitInteger, MVT::i32, 0, 
/*16879*/           OPC_EmitInteger, MVT::i32, 0, 
/*16882*/           OPC_EmitInteger, MVT::i32, 0, 
/*16885*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16897*/           OPC_EmitInteger, MVT::i32, 1, 
/*16900*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16903*/           OPC_EmitInteger, MVT::i32, 0, 
/*16906*/           OPC_EmitInteger, MVT::i32, 0, 
/*16909*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*16936*/         /*Scope*/ 106, /*->17043*/
/*16937*/           OPC_CheckCondCode, ISD::SETUGE,
/*16939*/           OPC_MoveParent,
/*16940*/           OPC_CheckType, MVT::i32,
/*16942*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16944*/           OPC_EmitInteger, MVT::i32, 0, 
/*16947*/           OPC_EmitInteger, MVT::i32, 0, 
/*16950*/           OPC_EmitInteger, MVT::i32, 1, 
/*16953*/           OPC_EmitInteger, MVT::i32, 0, 
/*16956*/           OPC_EmitInteger, MVT::i32, 0, 
/*16959*/           OPC_EmitInteger, MVT::i32, 0, 
/*16962*/           OPC_EmitInteger, MVT::i32, 0, 
/*16965*/           OPC_EmitInteger, MVT::i32, 0, 
/*16968*/           OPC_EmitInteger, MVT::i32, 0, 
/*16971*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16983*/           OPC_EmitInteger, MVT::i32, 0, 
/*16986*/           OPC_EmitInteger, MVT::i32, 0, 
/*16989*/           OPC_EmitInteger, MVT::i32, 0, 
/*16992*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17004*/           OPC_EmitInteger, MVT::i32, 1, 
/*17007*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17010*/           OPC_EmitInteger, MVT::i32, 0, 
/*17013*/           OPC_EmitInteger, MVT::i32, 0, 
/*17016*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17043*/         0, /*End of Scope*/
/*17044*/       /*Scope*/ 5|128,5/*645*/, /*->17691*/
/*17046*/         OPC_CheckChild1Integer, 0, 
/*17048*/         OPC_RecordChild2, // #1 = $src1
/*17049*/         OPC_RecordChild3, // #2 = $src2
/*17050*/         OPC_MoveChild, 4,
/*17052*/         OPC_Scope, 64|128,2/*320*/, /*->17375*/ // 4 children in Scope
/*17055*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17058*/           OPC_Scope, 104, /*->17164*/ // 3 children in Scope
/*17060*/             OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*17062*/             OPC_MoveParent,
/*17063*/             OPC_CheckType, MVT::i32,
/*17065*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17067*/             OPC_EmitInteger, MVT::i32, 0, 
/*17070*/             OPC_EmitInteger, MVT::i32, 0, 
/*17073*/             OPC_EmitInteger, MVT::i32, 0, 
/*17076*/             OPC_EmitInteger, MVT::i32, 0, 
/*17079*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17091*/             OPC_EmitInteger, MVT::i32, 0, 
/*17094*/             OPC_EmitInteger, MVT::i32, 0, 
/*17097*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17109*/             OPC_EmitInteger, MVT::i32, 0, 
/*17112*/             OPC_EmitInteger, MVT::i32, 0, 
/*17115*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17127*/             OPC_EmitInteger, MVT::i32, 1, 
/*17130*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17133*/             OPC_EmitInteger, MVT::i32, 0, 
/*17136*/             OPC_EmitInteger, MVT::i32, 0, 
/*17139*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17164*/           /*Scope*/ 104, /*->17269*/
/*17165*/             OPC_CheckPredicate, 90, // Predicate_COND_SGE
/*17167*/             OPC_MoveParent,
/*17168*/             OPC_CheckType, MVT::i32,
/*17170*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17172*/             OPC_EmitInteger, MVT::i32, 0, 
/*17175*/             OPC_EmitInteger, MVT::i32, 0, 
/*17178*/             OPC_EmitInteger, MVT::i32, 0, 
/*17181*/             OPC_EmitInteger, MVT::i32, 0, 
/*17184*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17196*/             OPC_EmitInteger, MVT::i32, 0, 
/*17199*/             OPC_EmitInteger, MVT::i32, 0, 
/*17202*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17214*/             OPC_EmitInteger, MVT::i32, 0, 
/*17217*/             OPC_EmitInteger, MVT::i32, 0, 
/*17220*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17232*/             OPC_EmitInteger, MVT::i32, 1, 
/*17235*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17238*/             OPC_EmitInteger, MVT::i32, 0, 
/*17241*/             OPC_EmitInteger, MVT::i32, 0, 
/*17244*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17269*/           /*Scope*/ 104, /*->17374*/
/*17270*/             OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*17272*/             OPC_MoveParent,
/*17273*/             OPC_CheckType, MVT::i32,
/*17275*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17277*/             OPC_EmitInteger, MVT::i32, 0, 
/*17280*/             OPC_EmitInteger, MVT::i32, 0, 
/*17283*/             OPC_EmitInteger, MVT::i32, 0, 
/*17286*/             OPC_EmitInteger, MVT::i32, 0, 
/*17289*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17301*/             OPC_EmitInteger, MVT::i32, 0, 
/*17304*/             OPC_EmitInteger, MVT::i32, 0, 
/*17307*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17319*/             OPC_EmitInteger, MVT::i32, 0, 
/*17322*/             OPC_EmitInteger, MVT::i32, 0, 
/*17325*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17337*/             OPC_EmitInteger, MVT::i32, 1, 
/*17340*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17343*/             OPC_EmitInteger, MVT::i32, 0, 
/*17346*/             OPC_EmitInteger, MVT::i32, 0, 
/*17349*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17374*/           0, /*End of Scope*/
/*17375*/         /*Scope*/ 104, /*->17480*/
/*17376*/           OPC_CheckCondCode, ISD::SETEQ,
/*17378*/           OPC_MoveParent,
/*17379*/           OPC_CheckType, MVT::f32,
/*17381*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17383*/           OPC_EmitInteger, MVT::i32, 0, 
/*17386*/           OPC_EmitInteger, MVT::i32, 0, 
/*17389*/           OPC_EmitInteger, MVT::i32, 0, 
/*17392*/           OPC_EmitInteger, MVT::i32, 0, 
/*17395*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17407*/           OPC_EmitInteger, MVT::i32, 0, 
/*17410*/           OPC_EmitInteger, MVT::i32, 0, 
/*17413*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17425*/           OPC_EmitInteger, MVT::i32, 0, 
/*17428*/           OPC_EmitInteger, MVT::i32, 0, 
/*17431*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17443*/           OPC_EmitInteger, MVT::i32, 1, 
/*17446*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17449*/           OPC_EmitInteger, MVT::i32, 0, 
/*17452*/           OPC_EmitInteger, MVT::i32, 0, 
/*17455*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17480*/         /*Scope*/ 104, /*->17585*/
/*17481*/           OPC_CheckCondCode, ISD::SETGT,
/*17483*/           OPC_MoveParent,
/*17484*/           OPC_CheckType, MVT::f32,
/*17486*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17488*/           OPC_EmitInteger, MVT::i32, 0, 
/*17491*/           OPC_EmitInteger, MVT::i32, 0, 
/*17494*/           OPC_EmitInteger, MVT::i32, 0, 
/*17497*/           OPC_EmitInteger, MVT::i32, 0, 
/*17500*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17512*/           OPC_EmitInteger, MVT::i32, 0, 
/*17515*/           OPC_EmitInteger, MVT::i32, 0, 
/*17518*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17530*/           OPC_EmitInteger, MVT::i32, 0, 
/*17533*/           OPC_EmitInteger, MVT::i32, 0, 
/*17536*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17548*/           OPC_EmitInteger, MVT::i32, 1, 
/*17551*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17554*/           OPC_EmitInteger, MVT::i32, 0, 
/*17557*/           OPC_EmitInteger, MVT::i32, 0, 
/*17560*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17585*/         /*Scope*/ 104, /*->17690*/
/*17586*/           OPC_CheckCondCode, ISD::SETGE,
/*17588*/           OPC_MoveParent,
/*17589*/           OPC_CheckType, MVT::f32,
/*17591*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17593*/           OPC_EmitInteger, MVT::i32, 0, 
/*17596*/           OPC_EmitInteger, MVT::i32, 0, 
/*17599*/           OPC_EmitInteger, MVT::i32, 0, 
/*17602*/           OPC_EmitInteger, MVT::i32, 0, 
/*17605*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17617*/           OPC_EmitInteger, MVT::i32, 0, 
/*17620*/           OPC_EmitInteger, MVT::i32, 0, 
/*17623*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17635*/           OPC_EmitInteger, MVT::i32, 0, 
/*17638*/           OPC_EmitInteger, MVT::i32, 0, 
/*17641*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17653*/           OPC_EmitInteger, MVT::i32, 1, 
/*17656*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17659*/           OPC_EmitInteger, MVT::i32, 0, 
/*17662*/           OPC_EmitInteger, MVT::i32, 0, 
/*17665*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17690*/         0, /*End of Scope*/
/*17691*/       /*Scope*/ 122, /*->17814*/
/*17692*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17703*/         OPC_RecordChild2, // #1 = $src1
/*17704*/         OPC_RecordChild3, // #2 = $src2
/*17705*/         OPC_MoveChild, 4,
/*17707*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17710*/         OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*17712*/         OPC_MoveParent,
/*17713*/         OPC_CheckType, MVT::i32,
/*17715*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17717*/         OPC_EmitInteger, MVT::i32, 0, 
/*17720*/         OPC_EmitInteger, MVT::i32, 0, 
/*17723*/         OPC_EmitInteger, MVT::i32, 0, 
/*17726*/         OPC_EmitInteger, MVT::i32, 0, 
/*17729*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17741*/         OPC_EmitInteger, MVT::i32, 0, 
/*17744*/         OPC_EmitInteger, MVT::i32, 0, 
/*17747*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17759*/         OPC_EmitInteger, MVT::i32, 0, 
/*17762*/         OPC_EmitInteger, MVT::i32, 0, 
/*17765*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17777*/         OPC_EmitInteger, MVT::i32, 1, 
/*17780*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17783*/         OPC_EmitInteger, MVT::i32, 0, 
/*17786*/         OPC_EmitInteger, MVT::i32, 0, 
/*17789*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*17814*/       0, /*End of Scope*/
/*17815*/     0, /*End of Scope*/
/*17816*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->18013
/*17820*/     OPC_RecordMemRef,
/*17821*/     OPC_RecordNode, // #0 = 'atomic_cmp_swap' chained node
/*17822*/     OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*17823*/     OPC_Scope, 102, /*->17927*/ // 2 children in Scope
/*17825*/       OPC_RecordChild2, // #2 = $cmp
/*17826*/       OPC_RecordChild3, // #3 = $swap
/*17827*/       OPC_SwitchType /*2 cases */, 47, MVT::i32,// ->17877
/*17830*/         OPC_CheckPredicate, 92, // Predicate_atomic_cmp_swap_32_local
/*17832*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17834*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*17837*/         OPC_EmitMergeInputChains1_0,
/*17838*/         OPC_EmitInteger, MVT::i1, 0, 
/*17841*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*17844*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17856*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*17864*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 6, 4, 2, 3, 7, 9, 
                  // Src: (atomic_cmp_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*17877*/       /*SwitchType*/ 47, MVT::i64,// ->17926
/*17879*/         OPC_CheckPredicate, 93, // Predicate_atomic_cmp_swap_64_local
/*17881*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17883*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*17886*/         OPC_EmitMergeInputChains1_0,
/*17887*/         OPC_EmitInteger, MVT::i1, 0, 
/*17890*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*17893*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17905*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*17913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 6, 4, 2, 3, 7, 9, 
                  // Src: (atomic_cmp_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*17926*/       0, // EndSwitchType
/*17927*/     /*Scope*/ 84, /*->18012*/
/*17928*/       OPC_CheckChild1Type, MVT::i32,
/*17930*/       OPC_RecordChild2, // #2 = $src1
/*17931*/       OPC_RecordChild3, // #3 = $src2
/*17932*/       OPC_CheckPredicate, 92, // Predicate_atomic_cmp_swap_32_local
/*17934*/       OPC_CheckType, MVT::i32,
/*17936*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17938*/       OPC_EmitMergeInputChains1_0,
/*17939*/       OPC_EmitInteger, MVT::i32, 0, 
/*17942*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17954*/       OPC_EmitInteger, MVT::i32, 0, 
/*17957*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17969*/       OPC_EmitInteger, MVT::i32, 0, 
/*17972*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17984*/       OPC_EmitInteger, MVT::i32, 1, 
/*17987*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17990*/       OPC_EmitInteger, MVT::i32, 0, 
/*17993*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18012*/     0, /*End of Scope*/
/*18013*/   /*SwitchOpcode*/ 65|128,11/*1473*/, TARGET_VAL(ISD::XOR),// ->19490
/*18017*/     OPC_Scope, 83|128,1/*211*/, /*->18231*/ // 5 children in Scope
/*18020*/       OPC_RecordChild0, // #0 = $z
/*18021*/       OPC_MoveChild, 1,
/*18023*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18026*/       OPC_Scope, 23|128,1/*151*/, /*->18180*/ // 2 children in Scope
/*18029*/         OPC_RecordChild0, // #1 = $x
/*18030*/         OPC_MoveChild, 1,
/*18032*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18035*/         OPC_Scope, 122, /*->18159*/ // 2 children in Scope
/*18037*/           OPC_RecordChild0, // #2 = $y
/*18038*/           OPC_CheckChild1Same, 0,
/*18040*/           OPC_MoveParent,
/*18041*/           OPC_MoveParent,
/*18042*/           OPC_CheckType, MVT::i32,
/*18044*/           OPC_Scope, 99, /*->18145*/ // 2 children in Scope
/*18046*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18048*/             OPC_EmitInteger, MVT::i32, 0, 
/*18051*/             OPC_EmitInteger, MVT::i32, 0, 
/*18054*/             OPC_EmitInteger, MVT::i32, 0, 
/*18057*/             OPC_EmitInteger, MVT::i32, 0, 
/*18060*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18072*/             OPC_EmitInteger, MVT::i32, 0, 
/*18075*/             OPC_EmitInteger, MVT::i32, 0, 
/*18078*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18090*/             OPC_EmitInteger, MVT::i32, 0, 
/*18093*/             OPC_EmitInteger, MVT::i32, 0, 
/*18096*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18108*/             OPC_EmitInteger, MVT::i32, 1, 
/*18111*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18114*/             OPC_EmitInteger, MVT::i32, 0, 
/*18117*/             OPC_EmitInteger, MVT::i32, 0, 
/*18120*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18145*/           /*Scope*/ 12, /*->18158*/
/*18146*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18148*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18158*/           0, /*End of Scope*/
/*18159*/         /*Scope*/ 19, /*->18179*/
/*18160*/           OPC_CheckChild0Same, 0,
/*18162*/           OPC_RecordChild1, // #2 = $y
/*18163*/           OPC_MoveParent,
/*18164*/           OPC_MoveParent,
/*18165*/           OPC_CheckType, MVT::i32,
/*18167*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18169*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18179*/         0, /*End of Scope*/
/*18180*/       /*Scope*/ 49, /*->18230*/
/*18181*/         OPC_MoveChild, 0,
/*18183*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18186*/         OPC_Scope, 20, /*->18208*/ // 2 children in Scope
/*18188*/           OPC_RecordChild0, // #1 = $y
/*18189*/           OPC_CheckChild1Same, 0,
/*18191*/           OPC_MoveParent,
/*18192*/           OPC_RecordChild1, // #2 = $x
/*18193*/           OPC_MoveParent,
/*18194*/           OPC_CheckType, MVT::i32,
/*18196*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18198*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18208*/         /*Scope*/ 20, /*->18229*/
/*18209*/           OPC_CheckChild0Same, 0,
/*18211*/           OPC_RecordChild1, // #1 = $y
/*18212*/           OPC_MoveParent,
/*18213*/           OPC_RecordChild1, // #2 = $x
/*18214*/           OPC_MoveParent,
/*18215*/           OPC_CheckType, MVT::i32,
/*18217*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18219*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18229*/         0, /*End of Scope*/
/*18230*/       0, /*End of Scope*/
/*18231*/     /*Scope*/ 97, /*->18329*/
/*18232*/       OPC_MoveChild, 0,
/*18234*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18237*/       OPC_Scope, 44, /*->18283*/ // 2 children in Scope
/*18239*/         OPC_RecordChild0, // #0 = $x
/*18240*/         OPC_MoveChild, 1,
/*18242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18245*/         OPC_RecordChild0, // #1 = $y
/*18246*/         OPC_RecordChild1, // #2 = $z
/*18247*/         OPC_MoveParent,
/*18248*/         OPC_MoveParent,
/*18249*/         OPC_CheckType, MVT::i32,
/*18251*/         OPC_Scope, 14, /*->18267*/ // 2 children in Scope
/*18253*/           OPC_CheckChild1Same, 2,
/*18255*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18257*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18267*/         /*Scope*/ 14, /*->18282*/
/*18268*/           OPC_CheckChild1Same, 1,
/*18270*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18272*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18282*/         0, /*End of Scope*/
/*18283*/       /*Scope*/ 44, /*->18328*/
/*18284*/         OPC_MoveChild, 0,
/*18286*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18289*/         OPC_RecordChild0, // #0 = $y
/*18290*/         OPC_RecordChild1, // #1 = $z
/*18291*/         OPC_MoveParent,
/*18292*/         OPC_RecordChild1, // #2 = $x
/*18293*/         OPC_MoveParent,
/*18294*/         OPC_CheckType, MVT::i32,
/*18296*/         OPC_Scope, 14, /*->18312*/ // 2 children in Scope
/*18298*/           OPC_CheckChild1Same, 1,
/*18300*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18302*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18312*/         /*Scope*/ 14, /*->18327*/
/*18313*/           OPC_CheckChild1Same, 0,
/*18315*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18317*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18327*/         0, /*End of Scope*/
/*18328*/       0, /*End of Scope*/
/*18329*/     /*Scope*/ 90|128,2/*346*/, /*->18677*/
/*18331*/       OPC_RecordChild0, // #0 = $z
/*18332*/       OPC_MoveChild, 1,
/*18334*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18337*/       OPC_Scope, 112, /*->18451*/ // 2 children in Scope
/*18339*/         OPC_RecordChild0, // #1 = $x
/*18340*/         OPC_MoveChild, 1,
/*18342*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18345*/         OPC_CheckChild0Same, 0,
/*18347*/         OPC_RecordChild1, // #2 = $y
/*18348*/         OPC_MoveParent,
/*18349*/         OPC_MoveParent,
/*18350*/         OPC_CheckType, MVT::i32,
/*18352*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18354*/         OPC_EmitInteger, MVT::i32, 0, 
/*18357*/         OPC_EmitInteger, MVT::i32, 0, 
/*18360*/         OPC_EmitInteger, MVT::i32, 0, 
/*18363*/         OPC_EmitInteger, MVT::i32, 0, 
/*18366*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18378*/         OPC_EmitInteger, MVT::i32, 0, 
/*18381*/         OPC_EmitInteger, MVT::i32, 0, 
/*18384*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18396*/         OPC_EmitInteger, MVT::i32, 0, 
/*18399*/         OPC_EmitInteger, MVT::i32, 0, 
/*18402*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18414*/         OPC_EmitInteger, MVT::i32, 1, 
/*18417*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18420*/         OPC_EmitInteger, MVT::i32, 0, 
/*18423*/         OPC_EmitInteger, MVT::i32, 0, 
/*18426*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18451*/       /*Scope*/ 95|128,1/*223*/, /*->18676*/
/*18453*/         OPC_MoveChild, 0,
/*18455*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18458*/         OPC_Scope, 107, /*->18567*/ // 2 children in Scope
/*18460*/           OPC_RecordChild0, // #1 = $y
/*18461*/           OPC_CheckChild1Same, 0,
/*18463*/           OPC_MoveParent,
/*18464*/           OPC_RecordChild1, // #2 = $x
/*18465*/           OPC_MoveParent,
/*18466*/           OPC_CheckType, MVT::i32,
/*18468*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18470*/           OPC_EmitInteger, MVT::i32, 0, 
/*18473*/           OPC_EmitInteger, MVT::i32, 0, 
/*18476*/           OPC_EmitInteger, MVT::i32, 0, 
/*18479*/           OPC_EmitInteger, MVT::i32, 0, 
/*18482*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18494*/           OPC_EmitInteger, MVT::i32, 0, 
/*18497*/           OPC_EmitInteger, MVT::i32, 0, 
/*18500*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18512*/           OPC_EmitInteger, MVT::i32, 0, 
/*18515*/           OPC_EmitInteger, MVT::i32, 0, 
/*18518*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18530*/           OPC_EmitInteger, MVT::i32, 1, 
/*18533*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18536*/           OPC_EmitInteger, MVT::i32, 0, 
/*18539*/           OPC_EmitInteger, MVT::i32, 0, 
/*18542*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18567*/         /*Scope*/ 107, /*->18675*/
/*18568*/           OPC_CheckChild0Same, 0,
/*18570*/           OPC_RecordChild1, // #1 = $y
/*18571*/           OPC_MoveParent,
/*18572*/           OPC_RecordChild1, // #2 = $x
/*18573*/           OPC_MoveParent,
/*18574*/           OPC_CheckType, MVT::i32,
/*18576*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18578*/           OPC_EmitInteger, MVT::i32, 0, 
/*18581*/           OPC_EmitInteger, MVT::i32, 0, 
/*18584*/           OPC_EmitInteger, MVT::i32, 0, 
/*18587*/           OPC_EmitInteger, MVT::i32, 0, 
/*18590*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18602*/           OPC_EmitInteger, MVT::i32, 0, 
/*18605*/           OPC_EmitInteger, MVT::i32, 0, 
/*18608*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18620*/           OPC_EmitInteger, MVT::i32, 0, 
/*18623*/           OPC_EmitInteger, MVT::i32, 0, 
/*18626*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18638*/           OPC_EmitInteger, MVT::i32, 1, 
/*18641*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18644*/           OPC_EmitInteger, MVT::i32, 0, 
/*18647*/           OPC_EmitInteger, MVT::i32, 0, 
/*18650*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18675*/         0, /*End of Scope*/
/*18676*/       0, /*End of Scope*/
/*18677*/     /*Scope*/ 63|128,3/*447*/, /*->19126*/
/*18679*/       OPC_MoveChild, 0,
/*18681*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18684*/       OPC_Scope, 90|128,1/*218*/, /*->18905*/ // 2 children in Scope
/*18687*/         OPC_RecordChild0, // #0 = $x
/*18688*/         OPC_MoveChild, 1,
/*18690*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18693*/         OPC_RecordChild0, // #1 = $y
/*18694*/         OPC_RecordChild1, // #2 = $z
/*18695*/         OPC_MoveParent,
/*18696*/         OPC_MoveParent,
/*18697*/         OPC_CheckType, MVT::i32,
/*18699*/         OPC_Scope, 101, /*->18802*/ // 2 children in Scope
/*18701*/           OPC_CheckChild1Same, 2,
/*18703*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18705*/           OPC_EmitInteger, MVT::i32, 0, 
/*18708*/           OPC_EmitInteger, MVT::i32, 0, 
/*18711*/           OPC_EmitInteger, MVT::i32, 0, 
/*18714*/           OPC_EmitInteger, MVT::i32, 0, 
/*18717*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18729*/           OPC_EmitInteger, MVT::i32, 0, 
/*18732*/           OPC_EmitInteger, MVT::i32, 0, 
/*18735*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18747*/           OPC_EmitInteger, MVT::i32, 0, 
/*18750*/           OPC_EmitInteger, MVT::i32, 0, 
/*18753*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18765*/           OPC_EmitInteger, MVT::i32, 1, 
/*18768*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18771*/           OPC_EmitInteger, MVT::i32, 0, 
/*18774*/           OPC_EmitInteger, MVT::i32, 0, 
/*18777*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18802*/         /*Scope*/ 101, /*->18904*/
/*18803*/           OPC_CheckChild1Same, 1,
/*18805*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18807*/           OPC_EmitInteger, MVT::i32, 0, 
/*18810*/           OPC_EmitInteger, MVT::i32, 0, 
/*18813*/           OPC_EmitInteger, MVT::i32, 0, 
/*18816*/           OPC_EmitInteger, MVT::i32, 0, 
/*18819*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18831*/           OPC_EmitInteger, MVT::i32, 0, 
/*18834*/           OPC_EmitInteger, MVT::i32, 0, 
/*18837*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18849*/           OPC_EmitInteger, MVT::i32, 0, 
/*18852*/           OPC_EmitInteger, MVT::i32, 0, 
/*18855*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18867*/           OPC_EmitInteger, MVT::i32, 1, 
/*18870*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18873*/           OPC_EmitInteger, MVT::i32, 0, 
/*18876*/           OPC_EmitInteger, MVT::i32, 0, 
/*18879*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18904*/         0, /*End of Scope*/
/*18905*/       /*Scope*/ 90|128,1/*218*/, /*->19125*/
/*18907*/         OPC_MoveChild, 0,
/*18909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18912*/         OPC_RecordChild0, // #0 = $y
/*18913*/         OPC_RecordChild1, // #1 = $z
/*18914*/         OPC_MoveParent,
/*18915*/         OPC_RecordChild1, // #2 = $x
/*18916*/         OPC_MoveParent,
/*18917*/         OPC_CheckType, MVT::i32,
/*18919*/         OPC_Scope, 101, /*->19022*/ // 2 children in Scope
/*18921*/           OPC_CheckChild1Same, 1,
/*18923*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18925*/           OPC_EmitInteger, MVT::i32, 0, 
/*18928*/           OPC_EmitInteger, MVT::i32, 0, 
/*18931*/           OPC_EmitInteger, MVT::i32, 0, 
/*18934*/           OPC_EmitInteger, MVT::i32, 0, 
/*18937*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18949*/           OPC_EmitInteger, MVT::i32, 0, 
/*18952*/           OPC_EmitInteger, MVT::i32, 0, 
/*18955*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18967*/           OPC_EmitInteger, MVT::i32, 0, 
/*18970*/           OPC_EmitInteger, MVT::i32, 0, 
/*18973*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18985*/           OPC_EmitInteger, MVT::i32, 1, 
/*18988*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18991*/           OPC_EmitInteger, MVT::i32, 0, 
/*18994*/           OPC_EmitInteger, MVT::i32, 0, 
/*18997*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19022*/         /*Scope*/ 101, /*->19124*/
/*19023*/           OPC_CheckChild1Same, 0,
/*19025*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19027*/           OPC_EmitInteger, MVT::i32, 0, 
/*19030*/           OPC_EmitInteger, MVT::i32, 0, 
/*19033*/           OPC_EmitInteger, MVT::i32, 0, 
/*19036*/           OPC_EmitInteger, MVT::i32, 0, 
/*19039*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19051*/           OPC_EmitInteger, MVT::i32, 0, 
/*19054*/           OPC_EmitInteger, MVT::i32, 0, 
/*19057*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19069*/           OPC_EmitInteger, MVT::i32, 0, 
/*19072*/           OPC_EmitInteger, MVT::i32, 0, 
/*19075*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19087*/           OPC_EmitInteger, MVT::i32, 1, 
/*19090*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19093*/           OPC_EmitInteger, MVT::i32, 0, 
/*19096*/           OPC_EmitInteger, MVT::i32, 0, 
/*19099*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19124*/         0, /*End of Scope*/
/*19125*/       0, /*End of Scope*/
/*19126*/     /*Scope*/ 105|128,2/*361*/, /*->19489*/
/*19128*/       OPC_RecordChild0, // #0 = $src0
/*19129*/       OPC_Scope, 22|128,1/*150*/, /*->19282*/ // 2 children in Scope
/*19132*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19143*/         OPC_SwitchType /*2 cases */, 102, MVT::i32,// ->19248
/*19146*/           OPC_Scope, 67, /*->19215*/ // 2 children in Scope
/*19148*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19150*/             OPC_EmitInteger, MVT::i32, 1, 
/*19153*/             OPC_EmitInteger, MVT::i32, 0, 
/*19156*/             OPC_EmitInteger, MVT::i32, 0, 
/*19159*/             OPC_EmitInteger, MVT::i32, 0, 
/*19162*/             OPC_EmitInteger, MVT::i32, 0, 
/*19165*/             OPC_EmitInteger, MVT::i32, 0, 
/*19168*/             OPC_EmitInteger, MVT::i32, 0, 
/*19171*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19183*/             OPC_EmitInteger, MVT::i32, 1, 
/*19186*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19189*/             OPC_EmitInteger, MVT::i32, 0, 
/*19192*/             OPC_EmitInteger, MVT::i32, 0, 
/*19195*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*19215*/           /*Scope*/ 31, /*->19247*/
/*19216*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19218*/             OPC_Scope, 8, /*->19228*/ // 3 children in Scope
/*19220*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                            1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                        // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                        // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*19228*/             /*Scope*/ 8, /*->19237*/
/*19229*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32_si), 0,
                            1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                        // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                        // Dst: (S_NOT_B32_si:i32 i32:i32:$src0)
/*19237*/             /*Scope*/ 8, /*->19246*/
/*19238*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32_vi), 0,
                            1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                        // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                        // Dst: (S_NOT_B32_vi:i32 i32:i32:$src0)
/*19246*/             0, /*End of Scope*/
/*19247*/           0, /*End of Scope*/
/*19248*/         /*SwitchType*/ 31, MVT::i64,// ->19281
/*19250*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19252*/           OPC_Scope, 8, /*->19262*/ // 3 children in Scope
/*19254*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                      // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                      // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*19262*/           /*Scope*/ 8, /*->19271*/
/*19263*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64_si), 0,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                      // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                      // Dst: (S_NOT_B64_si:i64 i64:i64:$src0)
/*19271*/           /*Scope*/ 8, /*->19280*/
/*19272*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64_vi), 0,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                      // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                      // Dst: (S_NOT_B64_vi:i64 i64:i64:$src0)
/*19280*/           0, /*End of Scope*/
/*19281*/         0, // EndSwitchType
/*19282*/       /*Scope*/ 76|128,1/*204*/, /*->19488*/
/*19284*/         OPC_RecordChild1, // #1 = $src1
/*19285*/         OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::i32,// ->19438
/*19289*/           OPC_Scope, 101, /*->19392*/ // 2 children in Scope
/*19291*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19293*/             OPC_EmitInteger, MVT::i32, 0, 
/*19296*/             OPC_EmitInteger, MVT::i32, 0, 
/*19299*/             OPC_EmitInteger, MVT::i32, 1, 
/*19302*/             OPC_EmitInteger, MVT::i32, 0, 
/*19305*/             OPC_EmitInteger, MVT::i32, 0, 
/*19308*/             OPC_EmitInteger, MVT::i32, 0, 
/*19311*/             OPC_EmitInteger, MVT::i32, 0, 
/*19314*/             OPC_EmitInteger, MVT::i32, 0, 
/*19317*/             OPC_EmitInteger, MVT::i32, 0, 
/*19320*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19332*/             OPC_EmitInteger, MVT::i32, 0, 
/*19335*/             OPC_EmitInteger, MVT::i32, 0, 
/*19338*/             OPC_EmitInteger, MVT::i32, 0, 
/*19341*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19353*/             OPC_EmitInteger, MVT::i32, 1, 
/*19356*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19359*/             OPC_EmitInteger, MVT::i32, 0, 
/*19362*/             OPC_EmitInteger, MVT::i32, 0, 
/*19365*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*19392*/           /*Scope*/ 44, /*->19437*/
/*19393*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19395*/             OPC_Scope, 9, /*->19406*/ // 4 children in Scope
/*19397*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                        // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*19406*/             /*Scope*/ 9, /*->19416*/
/*19407*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32_si), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                        // Dst: (S_XOR_B32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*19416*/             /*Scope*/ 9, /*->19426*/
/*19417*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32_vi), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                        // Dst: (S_XOR_B32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*19426*/             /*Scope*/ 9, /*->19436*/
/*19427*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                        // Dst: (V_XOR_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*19436*/             0, /*End of Scope*/
/*19437*/           0, /*End of Scope*/
/*19438*/         /*SwitchType*/ 34, MVT::i64,// ->19474
/*19440*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19442*/           OPC_Scope, 9, /*->19453*/ // 3 children in Scope
/*19444*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                      // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*19453*/           /*Scope*/ 9, /*->19463*/
/*19454*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64_si), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                      // Dst: (S_XOR_B64_si:i64 i64:i64:$src0, i64:i64:$src1)
/*19463*/           /*Scope*/ 9, /*->19473*/
/*19464*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64_vi), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                      // Dst: (S_XOR_B64_vi:i64 i64:i64:$src0, i64:i64:$src1)
/*19473*/           0, /*End of Scope*/
/*19474*/         /*SwitchType*/ 11, MVT::i1,// ->19487
/*19476*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19478*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*19487*/         0, // EndSwitchType
/*19488*/       0, /*End of Scope*/
/*19489*/     0, /*End of Scope*/
/*19490*/   /*SwitchOpcode*/ 17|128,16/*2065*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21559
/*19494*/     OPC_RecordChild0, // #0 = $vec
/*19495*/     OPC_Scope, 54|128,1/*182*/, /*->19680*/ // 8 children in Scope
/*19498*/       OPC_CheckChild0Type, MVT::v2i32,
/*19500*/       OPC_Scope, 40, /*->19542*/ // 5 children in Scope
/*19502*/         OPC_MoveChild, 1,
/*19504*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19507*/         OPC_RecordChild0, // #1 = $idx
/*19508*/         OPC_RecordChild1, // #2 = $off
/*19509*/         OPC_MoveChild, 1,
/*19511*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19514*/         OPC_MoveParent,
/*19515*/         OPC_CheckType, MVT::i32,
/*19517*/         OPC_MoveParent,
/*19518*/         OPC_CheckType, MVT::i32,
/*19520*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19522*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19529*/         OPC_EmitConvertToTarget, 2,
/*19531*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19542*/       /*Scope*/ 36, /*->19579*/
/*19543*/         OPC_CheckChild1Integer, 0, 
/*19545*/         OPC_CheckType, MVT::i32,
/*19547*/         OPC_Scope, 14, /*->19563*/ // 2 children in Scope
/*19549*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19551*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19554*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19563*/         /*Scope*/ 14, /*->19578*/
/*19564*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19566*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19569*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19578*/         0, /*End of Scope*/
/*19579*/       /*Scope*/ 36, /*->19616*/
/*19580*/         OPC_CheckChild1Integer, 1, 
/*19582*/         OPC_CheckType, MVT::i32,
/*19584*/         OPC_Scope, 14, /*->19600*/ // 2 children in Scope
/*19586*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19588*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19591*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19600*/         /*Scope*/ 14, /*->19615*/
/*19601*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19603*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19606*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19615*/         0, /*End of Scope*/
/*19616*/       /*Scope*/ 18, /*->19635*/
/*19617*/         OPC_CheckChild1Integer, 2, 
/*19619*/         OPC_CheckType, MVT::i32,
/*19621*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19623*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19626*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*19635*/       /*Scope*/ 43, /*->19679*/
/*19636*/         OPC_RecordChild1, // #1 = $index
/*19637*/         OPC_CheckChild1Type, MVT::i32,
/*19639*/         OPC_CheckType, MVT::i32,
/*19641*/         OPC_Scope, 11, /*->19654*/ // 2 children in Scope
/*19643*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19645*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*19654*/         /*Scope*/ 23, /*->19678*/
/*19655*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19657*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19664*/           OPC_EmitInteger, MVT::i32, 0, 
/*19667*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*19678*/         0, /*End of Scope*/
/*19679*/       0, /*End of Scope*/
/*19680*/     /*Scope*/ 109|128,1/*237*/, /*->19919*/
/*19682*/       OPC_CheckChild0Type, MVT::v4i32,
/*19684*/       OPC_Scope, 40, /*->19726*/ // 6 children in Scope
/*19686*/         OPC_MoveChild, 1,
/*19688*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19691*/         OPC_RecordChild0, // #1 = $idx
/*19692*/         OPC_RecordChild1, // #2 = $off
/*19693*/         OPC_MoveChild, 1,
/*19695*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19698*/         OPC_MoveParent,
/*19699*/         OPC_CheckType, MVT::i32,
/*19701*/         OPC_MoveParent,
/*19702*/         OPC_CheckType, MVT::i32,
/*19704*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19706*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19713*/         OPC_EmitConvertToTarget, 2,
/*19715*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19726*/       /*Scope*/ 36, /*->19763*/
/*19727*/         OPC_CheckChild1Integer, 0, 
/*19729*/         OPC_CheckType, MVT::i32,
/*19731*/         OPC_Scope, 14, /*->19747*/ // 2 children in Scope
/*19733*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19735*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19738*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*19747*/         /*Scope*/ 14, /*->19762*/
/*19748*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19750*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19753*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*19762*/         0, /*End of Scope*/
/*19763*/       /*Scope*/ 36, /*->19800*/
/*19764*/         OPC_CheckChild1Integer, 1, 
/*19766*/         OPC_CheckType, MVT::i32,
/*19768*/         OPC_Scope, 14, /*->19784*/ // 2 children in Scope
/*19770*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19772*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19775*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*19784*/         /*Scope*/ 14, /*->19799*/
/*19785*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19787*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19790*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*19799*/         0, /*End of Scope*/
/*19800*/       /*Scope*/ 36, /*->19837*/
/*19801*/         OPC_CheckChild1Integer, 2, 
/*19803*/         OPC_CheckType, MVT::i32,
/*19805*/         OPC_Scope, 14, /*->19821*/ // 2 children in Scope
/*19807*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19809*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19812*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*19821*/         /*Scope*/ 14, /*->19836*/
/*19822*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19824*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19827*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*19836*/         0, /*End of Scope*/
/*19837*/       /*Scope*/ 36, /*->19874*/
/*19838*/         OPC_CheckChild1Integer, 3, 
/*19840*/         OPC_CheckType, MVT::i32,
/*19842*/         OPC_Scope, 14, /*->19858*/ // 2 children in Scope
/*19844*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19846*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19849*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*19858*/         /*Scope*/ 14, /*->19873*/
/*19859*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19861*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19864*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*19873*/         0, /*End of Scope*/
/*19874*/       /*Scope*/ 43, /*->19918*/
/*19875*/         OPC_RecordChild1, // #1 = $index
/*19876*/         OPC_CheckChild1Type, MVT::i32,
/*19878*/         OPC_CheckType, MVT::i32,
/*19880*/         OPC_Scope, 11, /*->19893*/ // 2 children in Scope
/*19882*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19884*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*19893*/         /*Scope*/ 23, /*->19917*/
/*19894*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19896*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19903*/           OPC_EmitInteger, MVT::i32, 0, 
/*19906*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*19917*/         0, /*End of Scope*/
/*19918*/       0, /*End of Scope*/
/*19919*/     /*Scope*/ 98|128,1/*226*/, /*->20147*/
/*19921*/       OPC_CheckChild0Type, MVT::v8i32,
/*19923*/       OPC_Scope, 40, /*->19965*/ // 10 children in Scope
/*19925*/         OPC_MoveChild, 1,
/*19927*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19930*/         OPC_RecordChild0, // #1 = $idx
/*19931*/         OPC_RecordChild1, // #2 = $off
/*19932*/         OPC_MoveChild, 1,
/*19934*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19937*/         OPC_MoveParent,
/*19938*/         OPC_CheckType, MVT::i32,
/*19940*/         OPC_MoveParent,
/*19941*/         OPC_CheckType, MVT::i32,
/*19943*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19945*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19952*/         OPC_EmitConvertToTarget, 2,
/*19954*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19965*/       /*Scope*/ 18, /*->19984*/
/*19966*/         OPC_CheckChild1Integer, 0, 
/*19968*/         OPC_CheckType, MVT::i32,
/*19970*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19972*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19975*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*19984*/       /*Scope*/ 18, /*->20003*/
/*19985*/         OPC_CheckChild1Integer, 1, 
/*19987*/         OPC_CheckType, MVT::i32,
/*19989*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19991*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19994*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*20003*/       /*Scope*/ 18, /*->20022*/
/*20004*/         OPC_CheckChild1Integer, 2, 
/*20006*/         OPC_CheckType, MVT::i32,
/*20008*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20010*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20013*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*20022*/       /*Scope*/ 18, /*->20041*/
/*20023*/         OPC_CheckChild1Integer, 3, 
/*20025*/         OPC_CheckType, MVT::i32,
/*20027*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20029*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20032*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*20041*/       /*Scope*/ 18, /*->20060*/
/*20042*/         OPC_CheckChild1Integer, 4, 
/*20044*/         OPC_CheckType, MVT::i32,
/*20046*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20048*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20051*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*20060*/       /*Scope*/ 18, /*->20079*/
/*20061*/         OPC_CheckChild1Integer, 5, 
/*20063*/         OPC_CheckType, MVT::i32,
/*20065*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20067*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20070*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*20079*/       /*Scope*/ 18, /*->20098*/
/*20080*/         OPC_CheckChild1Integer, 6, 
/*20082*/         OPC_CheckType, MVT::i32,
/*20084*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20086*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20089*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*20098*/       /*Scope*/ 18, /*->20117*/
/*20099*/         OPC_CheckChild1Integer, 7, 
/*20101*/         OPC_CheckType, MVT::i32,
/*20103*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20105*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20108*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*20117*/       /*Scope*/ 28, /*->20146*/
/*20118*/         OPC_RecordChild1, // #1 = $idx
/*20119*/         OPC_CheckChild1Type, MVT::i32,
/*20121*/         OPC_CheckType, MVT::i32,
/*20123*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20125*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20132*/         OPC_EmitInteger, MVT::i32, 0, 
/*20135*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*20146*/       0, /*End of Scope*/
/*20147*/     /*Scope*/ 122|128,2/*378*/, /*->20527*/
/*20149*/       OPC_CheckChild0Type, MVT::v16i32,
/*20151*/       OPC_Scope, 40, /*->20193*/ // 18 children in Scope
/*20153*/         OPC_MoveChild, 1,
/*20155*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20158*/         OPC_RecordChild0, // #1 = $idx
/*20159*/         OPC_RecordChild1, // #2 = $off
/*20160*/         OPC_MoveChild, 1,
/*20162*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20165*/         OPC_MoveParent,
/*20166*/         OPC_CheckType, MVT::i32,
/*20168*/         OPC_MoveParent,
/*20169*/         OPC_CheckType, MVT::i32,
/*20171*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20173*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20180*/         OPC_EmitConvertToTarget, 2,
/*20182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20193*/       /*Scope*/ 18, /*->20212*/
/*20194*/         OPC_CheckChild1Integer, 0, 
/*20196*/         OPC_CheckType, MVT::i32,
/*20198*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20200*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20203*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*20212*/       /*Scope*/ 18, /*->20231*/
/*20213*/         OPC_CheckChild1Integer, 1, 
/*20215*/         OPC_CheckType, MVT::i32,
/*20217*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20219*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20222*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*20231*/       /*Scope*/ 18, /*->20250*/
/*20232*/         OPC_CheckChild1Integer, 2, 
/*20234*/         OPC_CheckType, MVT::i32,
/*20236*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20238*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20241*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*20250*/       /*Scope*/ 18, /*->20269*/
/*20251*/         OPC_CheckChild1Integer, 3, 
/*20253*/         OPC_CheckType, MVT::i32,
/*20255*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20257*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20260*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*20269*/       /*Scope*/ 18, /*->20288*/
/*20270*/         OPC_CheckChild1Integer, 4, 
/*20272*/         OPC_CheckType, MVT::i32,
/*20274*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20276*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20279*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*20288*/       /*Scope*/ 18, /*->20307*/
/*20289*/         OPC_CheckChild1Integer, 5, 
/*20291*/         OPC_CheckType, MVT::i32,
/*20293*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20295*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20298*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*20307*/       /*Scope*/ 18, /*->20326*/
/*20308*/         OPC_CheckChild1Integer, 6, 
/*20310*/         OPC_CheckType, MVT::i32,
/*20312*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20314*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20317*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*20326*/       /*Scope*/ 18, /*->20345*/
/*20327*/         OPC_CheckChild1Integer, 7, 
/*20329*/         OPC_CheckType, MVT::i32,
/*20331*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20333*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20336*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*20345*/       /*Scope*/ 18, /*->20364*/
/*20346*/         OPC_CheckChild1Integer, 8, 
/*20348*/         OPC_CheckType, MVT::i32,
/*20350*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20352*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20355*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*20364*/       /*Scope*/ 18, /*->20383*/
/*20365*/         OPC_CheckChild1Integer, 9, 
/*20367*/         OPC_CheckType, MVT::i32,
/*20369*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20371*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*20374*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*20383*/       /*Scope*/ 18, /*->20402*/
/*20384*/         OPC_CheckChild1Integer, 10, 
/*20386*/         OPC_CheckType, MVT::i32,
/*20388*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20390*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*20393*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*20402*/       /*Scope*/ 18, /*->20421*/
/*20403*/         OPC_CheckChild1Integer, 11, 
/*20405*/         OPC_CheckType, MVT::i32,
/*20407*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20409*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*20412*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*20421*/       /*Scope*/ 18, /*->20440*/
/*20422*/         OPC_CheckChild1Integer, 12, 
/*20424*/         OPC_CheckType, MVT::i32,
/*20426*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20428*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*20431*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*20440*/       /*Scope*/ 18, /*->20459*/
/*20441*/         OPC_CheckChild1Integer, 13, 
/*20443*/         OPC_CheckType, MVT::i32,
/*20445*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20447*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*20450*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*20459*/       /*Scope*/ 18, /*->20478*/
/*20460*/         OPC_CheckChild1Integer, 14, 
/*20462*/         OPC_CheckType, MVT::i32,
/*20464*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20466*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*20469*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*20478*/       /*Scope*/ 18, /*->20497*/
/*20479*/         OPC_CheckChild1Integer, 15, 
/*20481*/         OPC_CheckType, MVT::i32,
/*20483*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20485*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*20488*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*20497*/       /*Scope*/ 28, /*->20526*/
/*20498*/         OPC_RecordChild1, // #1 = $idx
/*20499*/         OPC_CheckChild1Type, MVT::i32,
/*20501*/         OPC_CheckType, MVT::i32,
/*20503*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20505*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20512*/         OPC_EmitInteger, MVT::i32, 0, 
/*20515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*20526*/       0, /*End of Scope*/
/*20527*/     /*Scope*/ 54|128,1/*182*/, /*->20711*/
/*20529*/       OPC_CheckChild0Type, MVT::v2f32,
/*20531*/       OPC_Scope, 40, /*->20573*/ // 5 children in Scope
/*20533*/         OPC_MoveChild, 1,
/*20535*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20538*/         OPC_RecordChild0, // #1 = $idx
/*20539*/         OPC_RecordChild1, // #2 = $off
/*20540*/         OPC_MoveChild, 1,
/*20542*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20545*/         OPC_MoveParent,
/*20546*/         OPC_CheckType, MVT::i32,
/*20548*/         OPC_MoveParent,
/*20549*/         OPC_CheckType, MVT::f32,
/*20551*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20553*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20560*/         OPC_EmitConvertToTarget, 2,
/*20562*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20573*/       /*Scope*/ 36, /*->20610*/
/*20574*/         OPC_CheckChild1Integer, 0, 
/*20576*/         OPC_CheckType, MVT::f32,
/*20578*/         OPC_Scope, 14, /*->20594*/ // 2 children in Scope
/*20580*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20582*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20585*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20594*/         /*Scope*/ 14, /*->20609*/
/*20595*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20597*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20600*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20609*/         0, /*End of Scope*/
/*20610*/       /*Scope*/ 36, /*->20647*/
/*20611*/         OPC_CheckChild1Integer, 1, 
/*20613*/         OPC_CheckType, MVT::f32,
/*20615*/         OPC_Scope, 14, /*->20631*/ // 2 children in Scope
/*20617*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20619*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20622*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20631*/         /*Scope*/ 14, /*->20646*/
/*20632*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20634*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20637*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20646*/         0, /*End of Scope*/
/*20647*/       /*Scope*/ 18, /*->20666*/
/*20648*/         OPC_CheckChild1Integer, 2, 
/*20650*/         OPC_CheckType, MVT::f32,
/*20652*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20654*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20657*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*20666*/       /*Scope*/ 43, /*->20710*/
/*20667*/         OPC_RecordChild1, // #1 = $index
/*20668*/         OPC_CheckChild1Type, MVT::i32,
/*20670*/         OPC_CheckType, MVT::f32,
/*20672*/         OPC_Scope, 11, /*->20685*/ // 2 children in Scope
/*20674*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20676*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*20685*/         /*Scope*/ 23, /*->20709*/
/*20686*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20688*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20695*/           OPC_EmitInteger, MVT::i32, 0, 
/*20698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*20709*/         0, /*End of Scope*/
/*20710*/       0, /*End of Scope*/
/*20711*/     /*Scope*/ 109|128,1/*237*/, /*->20950*/
/*20713*/       OPC_CheckChild0Type, MVT::v4f32,
/*20715*/       OPC_Scope, 40, /*->20757*/ // 6 children in Scope
/*20717*/         OPC_MoveChild, 1,
/*20719*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20722*/         OPC_RecordChild0, // #1 = $idx
/*20723*/         OPC_RecordChild1, // #2 = $off
/*20724*/         OPC_MoveChild, 1,
/*20726*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20729*/         OPC_MoveParent,
/*20730*/         OPC_CheckType, MVT::i32,
/*20732*/         OPC_MoveParent,
/*20733*/         OPC_CheckType, MVT::f32,
/*20735*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20737*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20744*/         OPC_EmitConvertToTarget, 2,
/*20746*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20757*/       /*Scope*/ 36, /*->20794*/
/*20758*/         OPC_CheckChild1Integer, 0, 
/*20760*/         OPC_CheckType, MVT::f32,
/*20762*/         OPC_Scope, 14, /*->20778*/ // 2 children in Scope
/*20764*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20766*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20769*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*20778*/         /*Scope*/ 14, /*->20793*/
/*20779*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20781*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20784*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*20793*/         0, /*End of Scope*/
/*20794*/       /*Scope*/ 36, /*->20831*/
/*20795*/         OPC_CheckChild1Integer, 1, 
/*20797*/         OPC_CheckType, MVT::f32,
/*20799*/         OPC_Scope, 14, /*->20815*/ // 2 children in Scope
/*20801*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20803*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20806*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*20815*/         /*Scope*/ 14, /*->20830*/
/*20816*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20818*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20821*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*20830*/         0, /*End of Scope*/
/*20831*/       /*Scope*/ 36, /*->20868*/
/*20832*/         OPC_CheckChild1Integer, 2, 
/*20834*/         OPC_CheckType, MVT::f32,
/*20836*/         OPC_Scope, 14, /*->20852*/ // 2 children in Scope
/*20838*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20840*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20843*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*20852*/         /*Scope*/ 14, /*->20867*/
/*20853*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20855*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20858*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*20867*/         0, /*End of Scope*/
/*20868*/       /*Scope*/ 36, /*->20905*/
/*20869*/         OPC_CheckChild1Integer, 3, 
/*20871*/         OPC_CheckType, MVT::f32,
/*20873*/         OPC_Scope, 14, /*->20889*/ // 2 children in Scope
/*20875*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20877*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20880*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*20889*/         /*Scope*/ 14, /*->20904*/
/*20890*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20892*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20895*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*20904*/         0, /*End of Scope*/
/*20905*/       /*Scope*/ 43, /*->20949*/
/*20906*/         OPC_RecordChild1, // #1 = $index
/*20907*/         OPC_CheckChild1Type, MVT::i32,
/*20909*/         OPC_CheckType, MVT::f32,
/*20911*/         OPC_Scope, 11, /*->20924*/ // 2 children in Scope
/*20913*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20915*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*20924*/         /*Scope*/ 23, /*->20948*/
/*20925*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20927*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20934*/           OPC_EmitInteger, MVT::i32, 0, 
/*20937*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*20948*/         0, /*End of Scope*/
/*20949*/       0, /*End of Scope*/
/*20950*/     /*Scope*/ 98|128,1/*226*/, /*->21178*/
/*20952*/       OPC_CheckChild0Type, MVT::v8f32,
/*20954*/       OPC_Scope, 40, /*->20996*/ // 10 children in Scope
/*20956*/         OPC_MoveChild, 1,
/*20958*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20961*/         OPC_RecordChild0, // #1 = $idx
/*20962*/         OPC_RecordChild1, // #2 = $off
/*20963*/         OPC_MoveChild, 1,
/*20965*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20968*/         OPC_MoveParent,
/*20969*/         OPC_CheckType, MVT::i32,
/*20971*/         OPC_MoveParent,
/*20972*/         OPC_CheckType, MVT::f32,
/*20974*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20976*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20983*/         OPC_EmitConvertToTarget, 2,
/*20985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20996*/       /*Scope*/ 18, /*->21015*/
/*20997*/         OPC_CheckChild1Integer, 0, 
/*20999*/         OPC_CheckType, MVT::f32,
/*21001*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21003*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21006*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*21015*/       /*Scope*/ 18, /*->21034*/
/*21016*/         OPC_CheckChild1Integer, 1, 
/*21018*/         OPC_CheckType, MVT::f32,
/*21020*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21022*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21025*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*21034*/       /*Scope*/ 18, /*->21053*/
/*21035*/         OPC_CheckChild1Integer, 2, 
/*21037*/         OPC_CheckType, MVT::f32,
/*21039*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21041*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21044*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*21053*/       /*Scope*/ 18, /*->21072*/
/*21054*/         OPC_CheckChild1Integer, 3, 
/*21056*/         OPC_CheckType, MVT::f32,
/*21058*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21060*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21063*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*21072*/       /*Scope*/ 18, /*->21091*/
/*21073*/         OPC_CheckChild1Integer, 4, 
/*21075*/         OPC_CheckType, MVT::f32,
/*21077*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21079*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21082*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*21091*/       /*Scope*/ 18, /*->21110*/
/*21092*/         OPC_CheckChild1Integer, 5, 
/*21094*/         OPC_CheckType, MVT::f32,
/*21096*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21098*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21101*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*21110*/       /*Scope*/ 18, /*->21129*/
/*21111*/         OPC_CheckChild1Integer, 6, 
/*21113*/         OPC_CheckType, MVT::f32,
/*21115*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21117*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21120*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*21129*/       /*Scope*/ 18, /*->21148*/
/*21130*/         OPC_CheckChild1Integer, 7, 
/*21132*/         OPC_CheckType, MVT::f32,
/*21134*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21136*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21139*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*21148*/       /*Scope*/ 28, /*->21177*/
/*21149*/         OPC_RecordChild1, // #1 = $idx
/*21150*/         OPC_CheckChild1Type, MVT::i32,
/*21152*/         OPC_CheckType, MVT::f32,
/*21154*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21156*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*21163*/         OPC_EmitInteger, MVT::i32, 0, 
/*21166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*21177*/       0, /*End of Scope*/
/*21178*/     /*Scope*/ 122|128,2/*378*/, /*->21558*/
/*21180*/       OPC_CheckChild0Type, MVT::v16f32,
/*21182*/       OPC_Scope, 40, /*->21224*/ // 18 children in Scope
/*21184*/         OPC_MoveChild, 1,
/*21186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21189*/         OPC_RecordChild0, // #1 = $idx
/*21190*/         OPC_RecordChild1, // #2 = $off
/*21191*/         OPC_MoveChild, 1,
/*21193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21196*/         OPC_MoveParent,
/*21197*/         OPC_CheckType, MVT::i32,
/*21199*/         OPC_MoveParent,
/*21200*/         OPC_CheckType, MVT::f32,
/*21202*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21204*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*21211*/         OPC_EmitConvertToTarget, 2,
/*21213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21224*/       /*Scope*/ 18, /*->21243*/
/*21225*/         OPC_CheckChild1Integer, 0, 
/*21227*/         OPC_CheckType, MVT::f32,
/*21229*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21231*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21234*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*21243*/       /*Scope*/ 18, /*->21262*/
/*21244*/         OPC_CheckChild1Integer, 1, 
/*21246*/         OPC_CheckType, MVT::f32,
/*21248*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21250*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21253*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*21262*/       /*Scope*/ 18, /*->21281*/
/*21263*/         OPC_CheckChild1Integer, 2, 
/*21265*/         OPC_CheckType, MVT::f32,
/*21267*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21269*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21272*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*21281*/       /*Scope*/ 18, /*->21300*/
/*21282*/         OPC_CheckChild1Integer, 3, 
/*21284*/         OPC_CheckType, MVT::f32,
/*21286*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21288*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21291*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*21300*/       /*Scope*/ 18, /*->21319*/
/*21301*/         OPC_CheckChild1Integer, 4, 
/*21303*/         OPC_CheckType, MVT::f32,
/*21305*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21307*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21310*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*21319*/       /*Scope*/ 18, /*->21338*/
/*21320*/         OPC_CheckChild1Integer, 5, 
/*21322*/         OPC_CheckType, MVT::f32,
/*21324*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21326*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21329*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*21338*/       /*Scope*/ 18, /*->21357*/
/*21339*/         OPC_CheckChild1Integer, 6, 
/*21341*/         OPC_CheckType, MVT::f32,
/*21343*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21345*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21348*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*21357*/       /*Scope*/ 18, /*->21376*/
/*21358*/         OPC_CheckChild1Integer, 7, 
/*21360*/         OPC_CheckType, MVT::f32,
/*21362*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21364*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21367*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*21376*/       /*Scope*/ 18, /*->21395*/
/*21377*/         OPC_CheckChild1Integer, 8, 
/*21379*/         OPC_CheckType, MVT::f32,
/*21381*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21383*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21386*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*21395*/       /*Scope*/ 18, /*->21414*/
/*21396*/         OPC_CheckChild1Integer, 9, 
/*21398*/         OPC_CheckType, MVT::f32,
/*21400*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21402*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21405*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*21414*/       /*Scope*/ 18, /*->21433*/
/*21415*/         OPC_CheckChild1Integer, 10, 
/*21417*/         OPC_CheckType, MVT::f32,
/*21419*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21421*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21424*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*21433*/       /*Scope*/ 18, /*->21452*/
/*21434*/         OPC_CheckChild1Integer, 11, 
/*21436*/         OPC_CheckType, MVT::f32,
/*21438*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21440*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21443*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*21452*/       /*Scope*/ 18, /*->21471*/
/*21453*/         OPC_CheckChild1Integer, 12, 
/*21455*/         OPC_CheckType, MVT::f32,
/*21457*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21459*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21462*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*21471*/       /*Scope*/ 18, /*->21490*/
/*21472*/         OPC_CheckChild1Integer, 13, 
/*21474*/         OPC_CheckType, MVT::f32,
/*21476*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21478*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21481*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*21490*/       /*Scope*/ 18, /*->21509*/
/*21491*/         OPC_CheckChild1Integer, 14, 
/*21493*/         OPC_CheckType, MVT::f32,
/*21495*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21497*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21500*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*21509*/       /*Scope*/ 18, /*->21528*/
/*21510*/         OPC_CheckChild1Integer, 15, 
/*21512*/         OPC_CheckType, MVT::f32,
/*21514*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21516*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21519*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*21528*/       /*Scope*/ 28, /*->21557*/
/*21529*/         OPC_RecordChild1, // #1 = $idx
/*21530*/         OPC_CheckChild1Type, MVT::i32,
/*21532*/         OPC_CheckType, MVT::f32,
/*21534*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21536*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*21543*/         OPC_EmitInteger, MVT::i32, 0, 
/*21546*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*21557*/       0, /*End of Scope*/
/*21558*/     0, /*End of Scope*/
/*21559*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->21612
/*21562*/     OPC_RecordChild0, // #0 = $src
/*21563*/     OPC_CheckChild0Type, MVT::i32,
/*21565*/     OPC_Scope, 15, /*->21582*/ // 2 children in Scope
/*21567*/       OPC_CheckType, MVT::i32,
/*21569*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21571*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*21574*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*21582*/     /*Scope*/ 28, /*->21611*/
/*21583*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*21584*/       OPC_MoveChild, 1,
/*21586*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21589*/       OPC_CheckType, MVT::i32,
/*21591*/       OPC_MoveParent,
/*21592*/       OPC_CheckType, MVT::v4i32,
/*21594*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21596*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*21599*/       OPC_EmitConvertToTarget, 1,
/*21601*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*21611*/     0, /*End of Scope*/
/*21612*/   /*SwitchOpcode*/ 26|128,28|128,1/*19994*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->41611
/*21617*/     OPC_Scope, 40, /*->21659*/ // 82 children in Scope
/*21619*/       OPC_CheckChild0Integer, 126|128,33/*4350*/, 
/*21622*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21624*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21631*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21638*/       OPC_EmitInteger, MVT::i32, 0, 
/*21641*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*21650*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 4350:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*21659*/     /*Scope*/ 26, /*->21686*/
/*21660*/       OPC_CheckChild0Integer, 118|128,33/*4342*/, 
/*21663*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*21664*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*21665*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21667*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21670*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21673*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 4342:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21686*/     /*Scope*/ 46, /*->21733*/
/*21687*/       OPC_CheckChild0Integer, 43|128,33/*4267*/, 
/*21690*/       OPC_RecordChild1, // #0 = $attr_chan
/*21691*/       OPC_MoveChild, 1,
/*21693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21696*/       OPC_MoveParent,
/*21697*/       OPC_RecordChild2, // #1 = $attr
/*21698*/       OPC_MoveChild, 2,
/*21700*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21703*/       OPC_MoveParent,
/*21704*/       OPC_RecordChild3, // #2 = $params
/*21705*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21707*/       OPC_EmitInteger, MVT::i32, 2, 
/*21710*/       OPC_EmitConvertToTarget, 0,
/*21712*/       OPC_EmitConvertToTarget, 1,
/*21714*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #6
/*21722*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 4, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 4267:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params) - Complexity = 14
                // Dst: (V_INTERP_MOV_F32:f32 2:i32, (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params))
/*21733*/     /*Scope*/ 92, /*->21826*/
/*21734*/       OPC_CheckChild0Integer, 44|128,33/*4268*/, 
/*21737*/       OPC_RecordChild1, // #0 = $attr_chan
/*21738*/       OPC_MoveChild, 1,
/*21740*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21743*/       OPC_MoveParent,
/*21744*/       OPC_RecordChild2, // #1 = $attr
/*21745*/       OPC_MoveChild, 2,
/*21747*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21750*/       OPC_MoveParent,
/*21751*/       OPC_RecordChild3, // #2 = $params
/*21752*/       OPC_RecordChild4, // #3 = $ij
/*21753*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21755*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21758*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*21767*/       OPC_EmitConvertToTarget, 0,
/*21769*/       OPC_EmitConvertToTarget, 1,
/*21771*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #8
/*21779*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 6, 7, 8,  // Results = #9
/*21790*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21793*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 10,  // Results = #11
/*21802*/       OPC_EmitConvertToTarget, 0,
/*21804*/       OPC_EmitConvertToTarget, 1,
/*21806*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #14
/*21814*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 9, 11, 12, 13, 14, 
                // Src: (intrinsic_wo_chain:f32 4268:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params, v2i32:v2i32:$ij) - Complexity = 14
                // Dst: (V_INTERP_P2_F32:f32 (V_INTERP_P1_F32:i32 (EXTRACT_SUBREG:i32 v2i32:v2i32:$ij, sub0:i32), (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params)), (EXTRACT_SUBREG:i32 ?:v2i32:$ij, sub1:i32), (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params))
/*21826*/     /*Scope*/ 3|128,1/*131*/, /*->21959*/
/*21828*/       OPC_CheckChild0Integer, 117|128,32/*4213*/, 
/*21831*/       OPC_RecordChild1, // #0 = $src0
/*21832*/       OPC_RecordChild2, // #1 = $src1
/*21833*/       OPC_Scope, 101, /*->21936*/ // 2 children in Scope
/*21835*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21837*/         OPC_EmitInteger, MVT::i32, 0, 
/*21840*/         OPC_EmitInteger, MVT::i32, 0, 
/*21843*/         OPC_EmitInteger, MVT::i32, 1, 
/*21846*/         OPC_EmitInteger, MVT::i32, 0, 
/*21849*/         OPC_EmitInteger, MVT::i32, 0, 
/*21852*/         OPC_EmitInteger, MVT::i32, 0, 
/*21855*/         OPC_EmitInteger, MVT::i32, 0, 
/*21858*/         OPC_EmitInteger, MVT::i32, 0, 
/*21861*/         OPC_EmitInteger, MVT::i32, 0, 
/*21864*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21876*/         OPC_EmitInteger, MVT::i32, 0, 
/*21879*/         OPC_EmitInteger, MVT::i32, 0, 
/*21882*/         OPC_EmitInteger, MVT::i32, 0, 
/*21885*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21897*/         OPC_EmitInteger, MVT::i32, 1, 
/*21900*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21903*/         OPC_EmitInteger, MVT::i32, 0, 
/*21906*/         OPC_EmitInteger, MVT::i32, 0, 
/*21909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4213:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*21936*/       /*Scope*/ 21, /*->21958*/
/*21937*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21939*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21942*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 4213:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21958*/       0, /*End of Scope*/
/*21959*/     /*Scope*/ 19|128,4/*531*/, /*->22492*/
/*21961*/       OPC_CheckChild0Integer, 106|128,32/*4202*/, 
/*21964*/       OPC_RecordChild1, // #0 = $src0
/*21965*/       OPC_RecordChild2, // #1 = $src1
/*21966*/       OPC_Scope, 38|128,1/*166*/, /*->22135*/ // 4 children in Scope
/*21969*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*21971*/         OPC_EmitInteger, MVT::i32, 0, 
/*21974*/         OPC_EmitInteger, MVT::i32, 0, 
/*21977*/         OPC_EmitInteger, MVT::i32, 1, 
/*21980*/         OPC_EmitInteger, MVT::i32, 0, 
/*21983*/         OPC_EmitInteger, MVT::i32, 0, 
/*21986*/         OPC_EmitInteger, MVT::i32, 0, 
/*21989*/         OPC_EmitInteger, MVT::i32, 0, 
/*21992*/         OPC_EmitInteger, MVT::i32, 0, 
/*21995*/         OPC_EmitInteger, MVT::i32, 0, 
/*21998*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22010*/         OPC_EmitInteger, MVT::i32, 1, 
/*22013*/         OPC_EmitInteger, MVT::i32, 0, 
/*22016*/         OPC_EmitInteger, MVT::i32, 0, 
/*22019*/         OPC_EmitInteger, MVT::i32, 0, 
/*22022*/         OPC_EmitInteger, MVT::i32, 0, 
/*22025*/         OPC_EmitInteger, MVT::i32, 0, 
/*22028*/         OPC_EmitInteger, MVT::i32, 0, 
/*22031*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22043*/         OPC_EmitInteger, MVT::i32, 1, 
/*22046*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22049*/         OPC_EmitInteger, MVT::i32, 0, 
/*22052*/         OPC_EmitInteger, MVT::i32, 0, 
/*22055*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22075*/         OPC_EmitInteger, MVT::i32, 0, 
/*22078*/         OPC_EmitInteger, MVT::i32, 0, 
/*22081*/         OPC_EmitInteger, MVT::i32, 0, 
/*22084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22096*/         OPC_EmitInteger, MVT::i32, 1, 
/*22099*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22102*/         OPC_EmitInteger, MVT::i32, 0, 
/*22105*/         OPC_EmitInteger, MVT::i32, 0, 
/*22108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4202:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*22135*/       /*Scope*/ 38|128,1/*166*/, /*->22303*/
/*22137*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*22139*/         OPC_EmitInteger, MVT::i32, 0, 
/*22142*/         OPC_EmitInteger, MVT::i32, 0, 
/*22145*/         OPC_EmitInteger, MVT::i32, 1, 
/*22148*/         OPC_EmitInteger, MVT::i32, 0, 
/*22151*/         OPC_EmitInteger, MVT::i32, 0, 
/*22154*/         OPC_EmitInteger, MVT::i32, 0, 
/*22157*/         OPC_EmitInteger, MVT::i32, 0, 
/*22160*/         OPC_EmitInteger, MVT::i32, 0, 
/*22163*/         OPC_EmitInteger, MVT::i32, 0, 
/*22166*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22178*/         OPC_EmitInteger, MVT::i32, 1, 
/*22181*/         OPC_EmitInteger, MVT::i32, 0, 
/*22184*/         OPC_EmitInteger, MVT::i32, 0, 
/*22187*/         OPC_EmitInteger, MVT::i32, 0, 
/*22190*/         OPC_EmitInteger, MVT::i32, 0, 
/*22193*/         OPC_EmitInteger, MVT::i32, 0, 
/*22196*/         OPC_EmitInteger, MVT::i32, 0, 
/*22199*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22211*/         OPC_EmitInteger, MVT::i32, 1, 
/*22214*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22217*/         OPC_EmitInteger, MVT::i32, 0, 
/*22220*/         OPC_EmitInteger, MVT::i32, 0, 
/*22223*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22243*/         OPC_EmitInteger, MVT::i32, 0, 
/*22246*/         OPC_EmitInteger, MVT::i32, 0, 
/*22249*/         OPC_EmitInteger, MVT::i32, 0, 
/*22252*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22264*/         OPC_EmitInteger, MVT::i32, 1, 
/*22267*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22270*/         OPC_EmitInteger, MVT::i32, 0, 
/*22273*/         OPC_EmitInteger, MVT::i32, 0, 
/*22276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4202:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*22303*/       /*Scope*/ 38|128,1/*166*/, /*->22471*/
/*22305*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*22307*/         OPC_EmitInteger, MVT::i32, 0, 
/*22310*/         OPC_EmitInteger, MVT::i32, 0, 
/*22313*/         OPC_EmitInteger, MVT::i32, 1, 
/*22316*/         OPC_EmitInteger, MVT::i32, 0, 
/*22319*/         OPC_EmitInteger, MVT::i32, 0, 
/*22322*/         OPC_EmitInteger, MVT::i32, 0, 
/*22325*/         OPC_EmitInteger, MVT::i32, 0, 
/*22328*/         OPC_EmitInteger, MVT::i32, 0, 
/*22331*/         OPC_EmitInteger, MVT::i32, 0, 
/*22334*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22346*/         OPC_EmitInteger, MVT::i32, 1, 
/*22349*/         OPC_EmitInteger, MVT::i32, 0, 
/*22352*/         OPC_EmitInteger, MVT::i32, 0, 
/*22355*/         OPC_EmitInteger, MVT::i32, 0, 
/*22358*/         OPC_EmitInteger, MVT::i32, 0, 
/*22361*/         OPC_EmitInteger, MVT::i32, 0, 
/*22364*/         OPC_EmitInteger, MVT::i32, 0, 
/*22367*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22379*/         OPC_EmitInteger, MVT::i32, 1, 
/*22382*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22385*/         OPC_EmitInteger, MVT::i32, 0, 
/*22388*/         OPC_EmitInteger, MVT::i32, 0, 
/*22391*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22411*/         OPC_EmitInteger, MVT::i32, 0, 
/*22414*/         OPC_EmitInteger, MVT::i32, 0, 
/*22417*/         OPC_EmitInteger, MVT::i32, 0, 
/*22420*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22432*/         OPC_EmitInteger, MVT::i32, 1, 
/*22435*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22438*/         OPC_EmitInteger, MVT::i32, 0, 
/*22441*/         OPC_EmitInteger, MVT::i32, 0, 
/*22444*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4202:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*22471*/       /*Scope*/ 19, /*->22491*/
/*22472*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22474*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*22482*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4202:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*22491*/       0, /*End of Scope*/
/*22492*/     /*Scope*/ 46, /*->22539*/
/*22493*/       OPC_CheckChild0Integer, 98|128,32/*4194*/, 
/*22496*/       OPC_RecordChild1, // #0 = $src0
/*22497*/       OPC_RecordChild2, // #1 = $src1
/*22498*/       OPC_RecordChild3, // #2 = $src2
/*22499*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22501*/       OPC_EmitInteger, MVT::i32, 0, 
/*22504*/       OPC_EmitInteger, MVT::i32, 0, 
/*22507*/       OPC_EmitInteger, MVT::i32, 0, 
/*22510*/       OPC_EmitInteger, MVT::i1, 0, 
/*22513*/       OPC_EmitInteger, MVT::i32, 0, 
/*22516*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*22529*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 4194:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*22539*/     /*Scope*/ 34|128,5/*674*/, /*->23215*/
/*22541*/       OPC_CheckChild0Integer, 0|128,34/*4352*/, 
/*22544*/       OPC_RecordChild1, // #0 = $src_x
/*22545*/       OPC_RecordChild2, // #1 = $src_y
/*22546*/       OPC_RecordChild3, // #2 = $src_w
/*22547*/       OPC_Scope, 75|128,2/*331*/, /*->22881*/ // 2 children in Scope
/*22550*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*22552*/         OPC_EmitInteger, MVT::i32, 1, 
/*22555*/         OPC_EmitInteger, MVT::i32, 0, 
/*22558*/         OPC_EmitInteger, MVT::i32, 0, 
/*22561*/         OPC_EmitInteger, MVT::i32, 0, 
/*22564*/         OPC_EmitInteger, MVT::i32, 0, 
/*22567*/         OPC_EmitInteger, MVT::i32, 0, 
/*22570*/         OPC_EmitInteger, MVT::i32, 1, 
/*22573*/         OPC_EmitInteger, MVT::i32, 0, 
/*22576*/         OPC_EmitInteger, MVT::i32, 0, 
/*22579*/         OPC_EmitInteger, MVT::i32, 0, 
/*22582*/         OPC_EmitInteger, MVT::i32, 0, 
/*22585*/         OPC_EmitInteger, MVT::i32, 0, 
/*22588*/         OPC_EmitInteger, MVT::i32, 1, 
/*22591*/         OPC_EmitInteger, MVT::i32, 0, 
/*22594*/         OPC_EmitInteger, MVT::i32, 0, 
/*22597*/         OPC_EmitInteger, MVT::i32, 0, 
/*22600*/         OPC_EmitInteger, MVT::i32, 0, 
/*22603*/         OPC_EmitInteger, MVT::i32, 0, 
/*22606*/         OPC_EmitInteger, MVT::i32, 0, 
/*22609*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22621*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22624*/         OPC_EmitInteger, MVT::i32, 0, 
/*22627*/         OPC_EmitInteger, MVT::i32, 0, 
/*22630*/         OPC_EmitInteger, MVT::i32, 0, 
/*22633*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22645*/         OPC_EmitInteger, MVT::i32, 1, 
/*22648*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22651*/         OPC_EmitInteger, MVT::i32, 0, 
/*22654*/         OPC_EmitInteger, MVT::i32, 0, 
/*22657*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*22684*/         OPC_EmitInteger, MVT::i32, 0, 
/*22687*/         OPC_EmitInteger, MVT::i32, 0, 
/*22690*/         OPC_EmitInteger, MVT::i32, 0, 
/*22693*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22705*/         OPC_EmitInteger, MVT::i32, 1, 
/*22708*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22711*/         OPC_EmitInteger, MVT::i32, 0, 
/*22714*/         OPC_EmitInteger, MVT::i32, 0, 
/*22717*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*22737*/         OPC_EmitInteger, MVT::i32, 0, 
/*22740*/         OPC_EmitInteger, MVT::i32, 0, 
/*22743*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22755*/         OPC_EmitInteger, MVT::i32, 0, 
/*22758*/         OPC_EmitInteger, MVT::i32, 0, 
/*22761*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22773*/         OPC_EmitInteger, MVT::i32, 0, 
/*22776*/         OPC_EmitInteger, MVT::i32, 0, 
/*22779*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22791*/         OPC_EmitInteger, MVT::i32, 1, 
/*22794*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22797*/         OPC_EmitInteger, MVT::i32, 0, 
/*22800*/         OPC_EmitInteger, MVT::i32, 0, 
/*22803*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*22828*/         OPC_EmitInteger, MVT::i32, 0, 
/*22831*/         OPC_EmitInteger, MVT::i32, 0, 
/*22834*/         OPC_EmitInteger, MVT::i32, 0, 
/*22837*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22849*/         OPC_EmitInteger, MVT::i32, 1, 
/*22852*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22855*/         OPC_EmitInteger, MVT::i32, 0, 
/*22858*/         OPC_EmitInteger, MVT::i32, 0, 
/*22861*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4352:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*22881*/       /*Scope*/ 75|128,2/*331*/, /*->23214*/
/*22883*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22885*/         OPC_EmitInteger, MVT::i32, 1, 
/*22888*/         OPC_EmitInteger, MVT::i32, 0, 
/*22891*/         OPC_EmitInteger, MVT::i32, 0, 
/*22894*/         OPC_EmitInteger, MVT::i32, 0, 
/*22897*/         OPC_EmitInteger, MVT::i32, 0, 
/*22900*/         OPC_EmitInteger, MVT::i32, 0, 
/*22903*/         OPC_EmitInteger, MVT::i32, 1, 
/*22906*/         OPC_EmitInteger, MVT::i32, 0, 
/*22909*/         OPC_EmitInteger, MVT::i32, 0, 
/*22912*/         OPC_EmitInteger, MVT::i32, 0, 
/*22915*/         OPC_EmitInteger, MVT::i32, 0, 
/*22918*/         OPC_EmitInteger, MVT::i32, 0, 
/*22921*/         OPC_EmitInteger, MVT::i32, 1, 
/*22924*/         OPC_EmitInteger, MVT::i32, 0, 
/*22927*/         OPC_EmitInteger, MVT::i32, 0, 
/*22930*/         OPC_EmitInteger, MVT::i32, 0, 
/*22933*/         OPC_EmitInteger, MVT::i32, 0, 
/*22936*/         OPC_EmitInteger, MVT::i32, 0, 
/*22939*/         OPC_EmitInteger, MVT::i32, 0, 
/*22942*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22954*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22957*/         OPC_EmitInteger, MVT::i32, 0, 
/*22960*/         OPC_EmitInteger, MVT::i32, 0, 
/*22963*/         OPC_EmitInteger, MVT::i32, 0, 
/*22966*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22978*/         OPC_EmitInteger, MVT::i32, 1, 
/*22981*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22984*/         OPC_EmitInteger, MVT::i32, 0, 
/*22987*/         OPC_EmitInteger, MVT::i32, 0, 
/*22990*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23017*/         OPC_EmitInteger, MVT::i32, 0, 
/*23020*/         OPC_EmitInteger, MVT::i32, 0, 
/*23023*/         OPC_EmitInteger, MVT::i32, 0, 
/*23026*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23038*/         OPC_EmitInteger, MVT::i32, 1, 
/*23041*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23044*/         OPC_EmitInteger, MVT::i32, 0, 
/*23047*/         OPC_EmitInteger, MVT::i32, 0, 
/*23050*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23070*/         OPC_EmitInteger, MVT::i32, 0, 
/*23073*/         OPC_EmitInteger, MVT::i32, 0, 
/*23076*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23088*/         OPC_EmitInteger, MVT::i32, 0, 
/*23091*/         OPC_EmitInteger, MVT::i32, 0, 
/*23094*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23106*/         OPC_EmitInteger, MVT::i32, 0, 
/*23109*/         OPC_EmitInteger, MVT::i32, 0, 
/*23112*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23124*/         OPC_EmitInteger, MVT::i32, 1, 
/*23127*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23130*/         OPC_EmitInteger, MVT::i32, 0, 
/*23133*/         OPC_EmitInteger, MVT::i32, 0, 
/*23136*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23161*/         OPC_EmitInteger, MVT::i32, 0, 
/*23164*/         OPC_EmitInteger, MVT::i32, 0, 
/*23167*/         OPC_EmitInteger, MVT::i32, 0, 
/*23170*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23182*/         OPC_EmitInteger, MVT::i32, 1, 
/*23185*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23188*/         OPC_EmitInteger, MVT::i32, 0, 
/*23191*/         OPC_EmitInteger, MVT::i32, 0, 
/*23194*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4352:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23214*/       0, /*End of Scope*/
/*23215*/     /*Scope*/ 18|128,3/*402*/, /*->23619*/
/*23217*/       OPC_CheckChild0Integer, 115|128,33/*4339*/, 
/*23220*/       OPC_RecordChild1, // #0 = $addr
/*23221*/       OPC_Scope, 68|128,1/*196*/, /*->23420*/ // 2 children in Scope
/*23224*/         OPC_CheckChild1Type, MVT::v2i32,
/*23226*/         OPC_RecordChild2, // #1 = $rsrc
/*23227*/         OPC_MoveChild, 3,
/*23229*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23232*/         OPC_Scope, 46, /*->23280*/ // 4 children in Scope
/*23234*/           OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*23236*/           OPC_MoveParent,
/*23237*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23239*/           OPC_EmitInteger, MVT::i32, 15, 
/*23242*/           OPC_EmitInteger, MVT::i1, 0, 
/*23245*/           OPC_EmitInteger, MVT::i1, 0, 
/*23248*/           OPC_EmitInteger, MVT::i1, 1, 
/*23251*/           OPC_EmitInteger, MVT::i1, 0, 
/*23254*/           OPC_EmitInteger, MVT::i1, 0, 
/*23257*/           OPC_EmitInteger, MVT::i1, 0, 
/*23260*/           OPC_EmitInteger, MVT::i1, 0, 
/*23263*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23280*/         /*Scope*/ 46, /*->23327*/
/*23281*/           OPC_CheckPredicate, 95, // Predicate_TEX_MSAA
/*23283*/           OPC_MoveParent,
/*23284*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23286*/           OPC_EmitInteger, MVT::i32, 15, 
/*23289*/           OPC_EmitInteger, MVT::i1, 0, 
/*23292*/           OPC_EmitInteger, MVT::i1, 0, 
/*23295*/           OPC_EmitInteger, MVT::i1, 0, 
/*23298*/           OPC_EmitInteger, MVT::i1, 0, 
/*23301*/           OPC_EmitInteger, MVT::i1, 0, 
/*23304*/           OPC_EmitInteger, MVT::i1, 0, 
/*23307*/           OPC_EmitInteger, MVT::i1, 0, 
/*23310*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23327*/         /*Scope*/ 46, /*->23374*/
/*23328*/           OPC_CheckPredicate, 96, // Predicate_TEX_ARRAY_MSAA
/*23330*/           OPC_MoveParent,
/*23331*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23333*/           OPC_EmitInteger, MVT::i32, 15, 
/*23336*/           OPC_EmitInteger, MVT::i1, 0, 
/*23339*/           OPC_EmitInteger, MVT::i1, 0, 
/*23342*/           OPC_EmitInteger, MVT::i1, 1, 
/*23345*/           OPC_EmitInteger, MVT::i1, 0, 
/*23348*/           OPC_EmitInteger, MVT::i1, 0, 
/*23351*/           OPC_EmitInteger, MVT::i1, 0, 
/*23354*/           OPC_EmitInteger, MVT::i1, 0, 
/*23357*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23374*/         /*Scope*/ 44, /*->23419*/
/*23375*/           OPC_MoveParent,
/*23376*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23378*/           OPC_EmitInteger, MVT::i32, 15, 
/*23381*/           OPC_EmitInteger, MVT::i1, 0, 
/*23384*/           OPC_EmitInteger, MVT::i1, 0, 
/*23387*/           OPC_EmitInteger, MVT::i1, 0, 
/*23390*/           OPC_EmitInteger, MVT::i1, 0, 
/*23393*/           OPC_EmitInteger, MVT::i1, 0, 
/*23396*/           OPC_EmitInteger, MVT::i1, 0, 
/*23399*/           OPC_EmitInteger, MVT::i1, 0, 
/*23402*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23419*/         0, /*End of Scope*/
/*23420*/       /*Scope*/ 68|128,1/*196*/, /*->23618*/
/*23422*/         OPC_CheckChild1Type, MVT::v4i32,
/*23424*/         OPC_RecordChild2, // #1 = $rsrc
/*23425*/         OPC_MoveChild, 3,
/*23427*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23430*/         OPC_Scope, 46, /*->23478*/ // 4 children in Scope
/*23432*/           OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*23434*/           OPC_MoveParent,
/*23435*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23437*/           OPC_EmitInteger, MVT::i32, 15, 
/*23440*/           OPC_EmitInteger, MVT::i1, 0, 
/*23443*/           OPC_EmitInteger, MVT::i1, 0, 
/*23446*/           OPC_EmitInteger, MVT::i1, 1, 
/*23449*/           OPC_EmitInteger, MVT::i1, 0, 
/*23452*/           OPC_EmitInteger, MVT::i1, 0, 
/*23455*/           OPC_EmitInteger, MVT::i1, 0, 
/*23458*/           OPC_EmitInteger, MVT::i1, 0, 
/*23461*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23478*/         /*Scope*/ 46, /*->23525*/
/*23479*/           OPC_CheckPredicate, 95, // Predicate_TEX_MSAA
/*23481*/           OPC_MoveParent,
/*23482*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23484*/           OPC_EmitInteger, MVT::i32, 15, 
/*23487*/           OPC_EmitInteger, MVT::i1, 0, 
/*23490*/           OPC_EmitInteger, MVT::i1, 0, 
/*23493*/           OPC_EmitInteger, MVT::i1, 0, 
/*23496*/           OPC_EmitInteger, MVT::i1, 0, 
/*23499*/           OPC_EmitInteger, MVT::i1, 0, 
/*23502*/           OPC_EmitInteger, MVT::i1, 0, 
/*23505*/           OPC_EmitInteger, MVT::i1, 0, 
/*23508*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23525*/         /*Scope*/ 46, /*->23572*/
/*23526*/           OPC_CheckPredicate, 96, // Predicate_TEX_ARRAY_MSAA
/*23528*/           OPC_MoveParent,
/*23529*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23531*/           OPC_EmitInteger, MVT::i32, 15, 
/*23534*/           OPC_EmitInteger, MVT::i1, 0, 
/*23537*/           OPC_EmitInteger, MVT::i1, 0, 
/*23540*/           OPC_EmitInteger, MVT::i1, 1, 
/*23543*/           OPC_EmitInteger, MVT::i1, 0, 
/*23546*/           OPC_EmitInteger, MVT::i1, 0, 
/*23549*/           OPC_EmitInteger, MVT::i1, 0, 
/*23552*/           OPC_EmitInteger, MVT::i1, 0, 
/*23555*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23572*/         /*Scope*/ 44, /*->23617*/
/*23573*/           OPC_MoveParent,
/*23574*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23576*/           OPC_EmitInteger, MVT::i32, 15, 
/*23579*/           OPC_EmitInteger, MVT::i1, 0, 
/*23582*/           OPC_EmitInteger, MVT::i1, 0, 
/*23585*/           OPC_EmitInteger, MVT::i1, 0, 
/*23588*/           OPC_EmitInteger, MVT::i1, 0, 
/*23591*/           OPC_EmitInteger, MVT::i1, 0, 
/*23594*/           OPC_EmitInteger, MVT::i1, 0, 
/*23597*/           OPC_EmitInteger, MVT::i1, 0, 
/*23600*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4339:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23617*/         0, /*End of Scope*/
/*23618*/       0, /*End of Scope*/
/*23619*/     /*Scope*/ 47|128,1/*175*/, /*->23796*/
/*23621*/       OPC_CheckChild0Integer, 119|128,33/*4343*/, 
/*23624*/       OPC_RecordChild1, // #0 = $mipid
/*23625*/       OPC_RecordChild2, // #1 = $rsrc
/*23626*/       OPC_MoveChild, 3,
/*23628*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23631*/       OPC_Scope, 54, /*->23687*/ // 3 children in Scope
/*23633*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*23635*/         OPC_MoveParent,
/*23636*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23638*/         OPC_EmitInteger, MVT::i32, 15, 
/*23641*/         OPC_EmitInteger, MVT::i1, 0, 
/*23644*/         OPC_EmitInteger, MVT::i1, 0, 
/*23647*/         OPC_EmitInteger, MVT::i1, 1, 
/*23650*/         OPC_EmitInteger, MVT::i1, 0, 
/*23653*/         OPC_EmitInteger, MVT::i1, 0, 
/*23656*/         OPC_EmitInteger, MVT::i1, 0, 
/*23659*/         OPC_EmitInteger, MVT::i1, 0, 
/*23662*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23670*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4343:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23687*/       /*Scope*/ 54, /*->23742*/
/*23688*/         OPC_CheckPredicate, 96, // Predicate_TEX_ARRAY_MSAA
/*23690*/         OPC_MoveParent,
/*23691*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23693*/         OPC_EmitInteger, MVT::i32, 15, 
/*23696*/         OPC_EmitInteger, MVT::i1, 0, 
/*23699*/         OPC_EmitInteger, MVT::i1, 0, 
/*23702*/         OPC_EmitInteger, MVT::i1, 1, 
/*23705*/         OPC_EmitInteger, MVT::i1, 0, 
/*23708*/         OPC_EmitInteger, MVT::i1, 0, 
/*23711*/         OPC_EmitInteger, MVT::i1, 0, 
/*23714*/         OPC_EmitInteger, MVT::i1, 0, 
/*23717*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23725*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4343:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23742*/       /*Scope*/ 52, /*->23795*/
/*23743*/         OPC_MoveParent,
/*23744*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23746*/         OPC_EmitInteger, MVT::i32, 15, 
/*23749*/         OPC_EmitInteger, MVT::i1, 0, 
/*23752*/         OPC_EmitInteger, MVT::i1, 0, 
/*23755*/         OPC_EmitInteger, MVT::i1, 0, 
/*23758*/         OPC_EmitInteger, MVT::i1, 0, 
/*23761*/         OPC_EmitInteger, MVT::i1, 0, 
/*23764*/         OPC_EmitInteger, MVT::i1, 0, 
/*23767*/         OPC_EmitInteger, MVT::i1, 0, 
/*23770*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23778*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4343:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23795*/       0, /*End of Scope*/
/*23796*/     /*Scope*/ 28, /*->23825*/
/*23797*/       OPC_CheckChild0Integer, 23|128,33/*4247*/, 
/*23800*/       OPC_RecordChild1, // #0 = $ptr
/*23801*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*23802*/       OPC_MoveChild, 2,
/*23804*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23807*/       OPC_MoveParent,
/*23808*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23810*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*23813*/       OPC_EmitConvertToTarget, 1,
/*23815*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4247:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*23825*/     /*Scope*/ 76, /*->23902*/
/*23826*/       OPC_CheckChild0Integer, 2|128,33/*4226*/, 
/*23829*/       OPC_RecordChild1, // #0 = $src0
/*23830*/       OPC_RecordChild2, // #1 = $src1
/*23831*/       OPC_RecordChild3, // #2 = $src2
/*23832*/       OPC_RecordChild4, // #3 = $resourceId
/*23833*/       OPC_MoveChild, 4,
/*23835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23838*/       OPC_MoveParent,
/*23839*/       OPC_RecordChild5, // #4 = $samplerId
/*23840*/       OPC_MoveChild, 5,
/*23842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23845*/       OPC_MoveParent,
/*23846*/       OPC_RecordChild6, // #5 = $textureTarget
/*23847*/       OPC_MoveChild, 6,
/*23849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23852*/       OPC_Scope, 24, /*->23878*/ // 2 children in Scope
/*23854*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*23856*/         OPC_MoveParent,
/*23857*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23859*/         OPC_EmitConvertToTarget, 3,
/*23861*/         OPC_EmitConvertToTarget, 4,
/*23863*/         OPC_EmitConvertToTarget, 5,
/*23865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4226:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*23878*/       /*Scope*/ 22, /*->23901*/
/*23879*/         OPC_MoveParent,
/*23880*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23882*/         OPC_EmitConvertToTarget, 3,
/*23884*/         OPC_EmitConvertToTarget, 4,
/*23886*/         OPC_EmitConvertToTarget, 5,
/*23888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4226:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*23901*/       0, /*End of Scope*/
/*23902*/     /*Scope*/ 20, /*->23923*/
/*23903*/       OPC_CheckChild0Integer, 17|128,33/*4241*/, 
/*23906*/       OPC_RecordChild1, // #0 = $src0
/*23907*/       OPC_MoveChild, 1,
/*23909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23912*/       OPC_MoveParent,
/*23913*/       OPC_EmitConvertToTarget, 0,
/*23915*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4241:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*23923*/     /*Scope*/ 71|128,2/*327*/, /*->24252*/
/*23925*/       OPC_CheckChild0Integer, 99|128,32/*4195*/, 
/*23928*/       OPC_RecordChild1, // #0 = $src0
/*23929*/       OPC_Scope, 10, /*->23941*/ // 3 children in Scope
/*23931*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*23933*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*23941*/       /*Scope*/ 10, /*->23952*/
/*23942*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23944*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*23952*/       /*Scope*/ 41|128,2/*297*/, /*->24251*/
/*23954*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23956*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*23959*/         OPC_EmitInteger, MVT::i32, 0, 
/*23962*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23965*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*23974*/         OPC_EmitInteger, MVT::i32, 0, 
/*23977*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23980*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*23989*/         OPC_EmitInteger, MVT::i32, 0, 
/*23992*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*24004*/         OPC_EmitInteger, MVT::i1, 0, 
/*24007*/         OPC_EmitInteger, MVT::i32, 0, 
/*24010*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*24025*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24028*/         OPC_EmitInteger, MVT::i32, 0, 
/*24031*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24034*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*24043*/         OPC_EmitInteger, MVT::i32, 0, 
/*24046*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24049*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*24058*/         OPC_EmitInteger, MVT::i32, 0, 
/*24061*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24064*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*24073*/         OPC_EmitInteger, MVT::i1, 0, 
/*24076*/         OPC_EmitInteger, MVT::i32, 0, 
/*24079*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*24094*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24097*/         OPC_EmitInteger, MVT::i32, 0, 
/*24100*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24103*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*24112*/         OPC_EmitInteger, MVT::i32, 0, 
/*24115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24118*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*24127*/         OPC_EmitInteger, MVT::i32, 0, 
/*24130*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24133*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*24142*/         OPC_EmitInteger, MVT::i1, 0, 
/*24145*/         OPC_EmitInteger, MVT::i32, 0, 
/*24148*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*24163*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24166*/         OPC_EmitInteger, MVT::i32, 0, 
/*24169*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24172*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*24181*/         OPC_EmitInteger, MVT::i32, 0, 
/*24184*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24187*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*24196*/         OPC_EmitInteger, MVT::i32, 0, 
/*24199*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24202*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*24211*/         OPC_EmitInteger, MVT::i1, 0, 
/*24214*/         OPC_EmitInteger, MVT::i32, 0, 
/*24217*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*24232*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*24235*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*24251*/       0, /*End of Scope*/
/*24252*/     /*Scope*/ 95|128,2/*351*/, /*->24605*/
/*24254*/       OPC_CheckChild0Integer, 75|128,33/*4299*/, 
/*24257*/       OPC_RecordChild1, // #0 = $addr
/*24258*/       OPC_Scope, 68, /*->24328*/ // 5 children in Scope
/*24260*/         OPC_CheckChild1Type, MVT::i32,
/*24262*/         OPC_RecordChild2, // #1 = $rsrc
/*24263*/         OPC_RecordChild3, // #2 = $sampler
/*24264*/         OPC_RecordChild4, // #3 = $dmask
/*24265*/         OPC_RecordChild5, // #4 = $unorm
/*24266*/         OPC_RecordChild6, // #5 = $r128
/*24267*/         OPC_RecordChild7, // #6 = $da
/*24268*/         OPC_MoveChild, 8,
/*24270*/         OPC_RecordNode, // #7 = $glc
/*24271*/         OPC_MoveParent,
/*24272*/         OPC_MoveChild, 9,
/*24274*/         OPC_RecordNode, // #8 = $slc
/*24275*/         OPC_MoveParent,
/*24276*/         OPC_MoveChild, 10,
/*24278*/         OPC_RecordNode, // #9 = $tfe
/*24279*/         OPC_MoveParent,
/*24280*/         OPC_MoveChild, 11,
/*24282*/         OPC_RecordNode, // #10 = $lwe
/*24283*/         OPC_MoveParent,
/*24284*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24286*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24289*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24292*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24295*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24298*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24301*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24304*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24307*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24310*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24328*/       /*Scope*/ 68, /*->24397*/
/*24329*/         OPC_CheckChild1Type, MVT::v2i32,
/*24331*/         OPC_RecordChild2, // #1 = $rsrc
/*24332*/         OPC_RecordChild3, // #2 = $sampler
/*24333*/         OPC_RecordChild4, // #3 = $dmask
/*24334*/         OPC_RecordChild5, // #4 = $unorm
/*24335*/         OPC_RecordChild6, // #5 = $r128
/*24336*/         OPC_RecordChild7, // #6 = $da
/*24337*/         OPC_MoveChild, 8,
/*24339*/         OPC_RecordNode, // #7 = $glc
/*24340*/         OPC_MoveParent,
/*24341*/         OPC_MoveChild, 9,
/*24343*/         OPC_RecordNode, // #8 = $slc
/*24344*/         OPC_MoveParent,
/*24345*/         OPC_MoveChild, 10,
/*24347*/         OPC_RecordNode, // #9 = $tfe
/*24348*/         OPC_MoveParent,
/*24349*/         OPC_MoveChild, 11,
/*24351*/         OPC_RecordNode, // #10 = $lwe
/*24352*/         OPC_MoveParent,
/*24353*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24355*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24358*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24361*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24364*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24367*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24370*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24373*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24376*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24397*/       /*Scope*/ 68, /*->24466*/
/*24398*/         OPC_CheckChild1Type, MVT::v4i32,
/*24400*/         OPC_RecordChild2, // #1 = $rsrc
/*24401*/         OPC_RecordChild3, // #2 = $sampler
/*24402*/         OPC_RecordChild4, // #3 = $dmask
/*24403*/         OPC_RecordChild5, // #4 = $unorm
/*24404*/         OPC_RecordChild6, // #5 = $r128
/*24405*/         OPC_RecordChild7, // #6 = $da
/*24406*/         OPC_MoveChild, 8,
/*24408*/         OPC_RecordNode, // #7 = $glc
/*24409*/         OPC_MoveParent,
/*24410*/         OPC_MoveChild, 9,
/*24412*/         OPC_RecordNode, // #8 = $slc
/*24413*/         OPC_MoveParent,
/*24414*/         OPC_MoveChild, 10,
/*24416*/         OPC_RecordNode, // #9 = $tfe
/*24417*/         OPC_MoveParent,
/*24418*/         OPC_MoveChild, 11,
/*24420*/         OPC_RecordNode, // #10 = $lwe
/*24421*/         OPC_MoveParent,
/*24422*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24424*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24427*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24433*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24436*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24442*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24445*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24466*/       /*Scope*/ 68, /*->24535*/
/*24467*/         OPC_CheckChild1Type, MVT::v8i32,
/*24469*/         OPC_RecordChild2, // #1 = $rsrc
/*24470*/         OPC_RecordChild3, // #2 = $sampler
/*24471*/         OPC_RecordChild4, // #3 = $dmask
/*24472*/         OPC_RecordChild5, // #4 = $unorm
/*24473*/         OPC_RecordChild6, // #5 = $r128
/*24474*/         OPC_RecordChild7, // #6 = $da
/*24475*/         OPC_MoveChild, 8,
/*24477*/         OPC_RecordNode, // #7 = $glc
/*24478*/         OPC_MoveParent,
/*24479*/         OPC_MoveChild, 9,
/*24481*/         OPC_RecordNode, // #8 = $slc
/*24482*/         OPC_MoveParent,
/*24483*/         OPC_MoveChild, 10,
/*24485*/         OPC_RecordNode, // #9 = $tfe
/*24486*/         OPC_MoveParent,
/*24487*/         OPC_MoveChild, 11,
/*24489*/         OPC_RecordNode, // #10 = $lwe
/*24490*/         OPC_MoveParent,
/*24491*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24493*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24496*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24499*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24502*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24505*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24508*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24511*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24514*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24517*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24535*/       /*Scope*/ 68, /*->24604*/
/*24536*/         OPC_CheckChild1Type, MVT::v16i32,
/*24538*/         OPC_RecordChild2, // #1 = $rsrc
/*24539*/         OPC_RecordChild3, // #2 = $sampler
/*24540*/         OPC_RecordChild4, // #3 = $dmask
/*24541*/         OPC_RecordChild5, // #4 = $unorm
/*24542*/         OPC_RecordChild6, // #5 = $r128
/*24543*/         OPC_RecordChild7, // #6 = $da
/*24544*/         OPC_MoveChild, 8,
/*24546*/         OPC_RecordNode, // #7 = $glc
/*24547*/         OPC_MoveParent,
/*24548*/         OPC_MoveChild, 9,
/*24550*/         OPC_RecordNode, // #8 = $slc
/*24551*/         OPC_MoveParent,
/*24552*/         OPC_MoveChild, 10,
/*24554*/         OPC_RecordNode, // #9 = $tfe
/*24555*/         OPC_MoveParent,
/*24556*/         OPC_MoveChild, 11,
/*24558*/         OPC_RecordNode, // #10 = $lwe
/*24559*/         OPC_MoveParent,
/*24560*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24562*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24565*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24568*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24571*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24574*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24577*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24580*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24583*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24586*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24604*/       0, /*End of Scope*/
/*24605*/     /*Scope*/ 95|128,2/*351*/, /*->24958*/
/*24607*/       OPC_CheckChild0Integer, 104|128,33/*4328*/, 
/*24610*/       OPC_RecordChild1, // #0 = $addr
/*24611*/       OPC_Scope, 68, /*->24681*/ // 5 children in Scope
/*24613*/         OPC_CheckChild1Type, MVT::i32,
/*24615*/         OPC_RecordChild2, // #1 = $rsrc
/*24616*/         OPC_RecordChild3, // #2 = $sampler
/*24617*/         OPC_RecordChild4, // #3 = $dmask
/*24618*/         OPC_RecordChild5, // #4 = $unorm
/*24619*/         OPC_RecordChild6, // #5 = $r128
/*24620*/         OPC_RecordChild7, // #6 = $da
/*24621*/         OPC_MoveChild, 8,
/*24623*/         OPC_RecordNode, // #7 = $glc
/*24624*/         OPC_MoveParent,
/*24625*/         OPC_MoveChild, 9,
/*24627*/         OPC_RecordNode, // #8 = $slc
/*24628*/         OPC_MoveParent,
/*24629*/         OPC_MoveChild, 10,
/*24631*/         OPC_RecordNode, // #9 = $tfe
/*24632*/         OPC_MoveParent,
/*24633*/         OPC_MoveChild, 11,
/*24635*/         OPC_RecordNode, // #10 = $lwe
/*24636*/         OPC_MoveParent,
/*24637*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24639*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24642*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24645*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24648*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24651*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24654*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24657*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24660*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24663*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24681*/       /*Scope*/ 68, /*->24750*/
/*24682*/         OPC_CheckChild1Type, MVT::v2i32,
/*24684*/         OPC_RecordChild2, // #1 = $rsrc
/*24685*/         OPC_RecordChild3, // #2 = $sampler
/*24686*/         OPC_RecordChild4, // #3 = $dmask
/*24687*/         OPC_RecordChild5, // #4 = $unorm
/*24688*/         OPC_RecordChild6, // #5 = $r128
/*24689*/         OPC_RecordChild7, // #6 = $da
/*24690*/         OPC_MoveChild, 8,
/*24692*/         OPC_RecordNode, // #7 = $glc
/*24693*/         OPC_MoveParent,
/*24694*/         OPC_MoveChild, 9,
/*24696*/         OPC_RecordNode, // #8 = $slc
/*24697*/         OPC_MoveParent,
/*24698*/         OPC_MoveChild, 10,
/*24700*/         OPC_RecordNode, // #9 = $tfe
/*24701*/         OPC_MoveParent,
/*24702*/         OPC_MoveChild, 11,
/*24704*/         OPC_RecordNode, // #10 = $lwe
/*24705*/         OPC_MoveParent,
/*24706*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24708*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24711*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24714*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24717*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24720*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24723*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24726*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24729*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24750*/       /*Scope*/ 68, /*->24819*/
/*24751*/         OPC_CheckChild1Type, MVT::v4i32,
/*24753*/         OPC_RecordChild2, // #1 = $rsrc
/*24754*/         OPC_RecordChild3, // #2 = $sampler
/*24755*/         OPC_RecordChild4, // #3 = $dmask
/*24756*/         OPC_RecordChild5, // #4 = $unorm
/*24757*/         OPC_RecordChild6, // #5 = $r128
/*24758*/         OPC_RecordChild7, // #6 = $da
/*24759*/         OPC_MoveChild, 8,
/*24761*/         OPC_RecordNode, // #7 = $glc
/*24762*/         OPC_MoveParent,
/*24763*/         OPC_MoveChild, 9,
/*24765*/         OPC_RecordNode, // #8 = $slc
/*24766*/         OPC_MoveParent,
/*24767*/         OPC_MoveChild, 10,
/*24769*/         OPC_RecordNode, // #9 = $tfe
/*24770*/         OPC_MoveParent,
/*24771*/         OPC_MoveChild, 11,
/*24773*/         OPC_RecordNode, // #10 = $lwe
/*24774*/         OPC_MoveParent,
/*24775*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24777*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24780*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24783*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24786*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24789*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24792*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24795*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24819*/       /*Scope*/ 68, /*->24888*/
/*24820*/         OPC_CheckChild1Type, MVT::v8i32,
/*24822*/         OPC_RecordChild2, // #1 = $rsrc
/*24823*/         OPC_RecordChild3, // #2 = $sampler
/*24824*/         OPC_RecordChild4, // #3 = $dmask
/*24825*/         OPC_RecordChild5, // #4 = $unorm
/*24826*/         OPC_RecordChild6, // #5 = $r128
/*24827*/         OPC_RecordChild7, // #6 = $da
/*24828*/         OPC_MoveChild, 8,
/*24830*/         OPC_RecordNode, // #7 = $glc
/*24831*/         OPC_MoveParent,
/*24832*/         OPC_MoveChild, 9,
/*24834*/         OPC_RecordNode, // #8 = $slc
/*24835*/         OPC_MoveParent,
/*24836*/         OPC_MoveChild, 10,
/*24838*/         OPC_RecordNode, // #9 = $tfe
/*24839*/         OPC_MoveParent,
/*24840*/         OPC_MoveChild, 11,
/*24842*/         OPC_RecordNode, // #10 = $lwe
/*24843*/         OPC_MoveParent,
/*24844*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24846*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24849*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24852*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24855*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24858*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24861*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24864*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24867*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24870*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24888*/       /*Scope*/ 68, /*->24957*/
/*24889*/         OPC_CheckChild1Type, MVT::v16i32,
/*24891*/         OPC_RecordChild2, // #1 = $rsrc
/*24892*/         OPC_RecordChild3, // #2 = $sampler
/*24893*/         OPC_RecordChild4, // #3 = $dmask
/*24894*/         OPC_RecordChild5, // #4 = $unorm
/*24895*/         OPC_RecordChild6, // #5 = $r128
/*24896*/         OPC_RecordChild7, // #6 = $da
/*24897*/         OPC_MoveChild, 8,
/*24899*/         OPC_RecordNode, // #7 = $glc
/*24900*/         OPC_MoveParent,
/*24901*/         OPC_MoveChild, 9,
/*24903*/         OPC_RecordNode, // #8 = $slc
/*24904*/         OPC_MoveParent,
/*24905*/         OPC_MoveChild, 10,
/*24907*/         OPC_RecordNode, // #9 = $tfe
/*24908*/         OPC_MoveParent,
/*24909*/         OPC_MoveChild, 11,
/*24911*/         OPC_RecordNode, // #10 = $lwe
/*24912*/         OPC_MoveParent,
/*24913*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24915*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24918*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24921*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24924*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24927*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24930*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24933*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24936*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24939*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24957*/       0, /*End of Scope*/
/*24958*/     /*Scope*/ 95|128,2/*351*/, /*->25311*/
/*24960*/       OPC_CheckChild0Integer, 106|128,33/*4330*/, 
/*24963*/       OPC_RecordChild1, // #0 = $addr
/*24964*/       OPC_Scope, 68, /*->25034*/ // 5 children in Scope
/*24966*/         OPC_CheckChild1Type, MVT::i32,
/*24968*/         OPC_RecordChild2, // #1 = $rsrc
/*24969*/         OPC_RecordChild3, // #2 = $sampler
/*24970*/         OPC_RecordChild4, // #3 = $dmask
/*24971*/         OPC_RecordChild5, // #4 = $unorm
/*24972*/         OPC_RecordChild6, // #5 = $r128
/*24973*/         OPC_RecordChild7, // #6 = $da
/*24974*/         OPC_MoveChild, 8,
/*24976*/         OPC_RecordNode, // #7 = $glc
/*24977*/         OPC_MoveParent,
/*24978*/         OPC_MoveChild, 9,
/*24980*/         OPC_RecordNode, // #8 = $slc
/*24981*/         OPC_MoveParent,
/*24982*/         OPC_MoveChild, 10,
/*24984*/         OPC_RecordNode, // #9 = $tfe
/*24985*/         OPC_MoveParent,
/*24986*/         OPC_MoveChild, 11,
/*24988*/         OPC_RecordNode, // #10 = $lwe
/*24989*/         OPC_MoveParent,
/*24990*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24992*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24995*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24998*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25001*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25004*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25007*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25010*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25013*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25016*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25034*/       /*Scope*/ 68, /*->25103*/
/*25035*/         OPC_CheckChild1Type, MVT::v2i32,
/*25037*/         OPC_RecordChild2, // #1 = $rsrc
/*25038*/         OPC_RecordChild3, // #2 = $sampler
/*25039*/         OPC_RecordChild4, // #3 = $dmask
/*25040*/         OPC_RecordChild5, // #4 = $unorm
/*25041*/         OPC_RecordChild6, // #5 = $r128
/*25042*/         OPC_RecordChild7, // #6 = $da
/*25043*/         OPC_MoveChild, 8,
/*25045*/         OPC_RecordNode, // #7 = $glc
/*25046*/         OPC_MoveParent,
/*25047*/         OPC_MoveChild, 9,
/*25049*/         OPC_RecordNode, // #8 = $slc
/*25050*/         OPC_MoveParent,
/*25051*/         OPC_MoveChild, 10,
/*25053*/         OPC_RecordNode, // #9 = $tfe
/*25054*/         OPC_MoveParent,
/*25055*/         OPC_MoveChild, 11,
/*25057*/         OPC_RecordNode, // #10 = $lwe
/*25058*/         OPC_MoveParent,
/*25059*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25061*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25064*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25067*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25070*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25073*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25076*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25079*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25082*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25085*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25103*/       /*Scope*/ 68, /*->25172*/
/*25104*/         OPC_CheckChild1Type, MVT::v4i32,
/*25106*/         OPC_RecordChild2, // #1 = $rsrc
/*25107*/         OPC_RecordChild3, // #2 = $sampler
/*25108*/         OPC_RecordChild4, // #3 = $dmask
/*25109*/         OPC_RecordChild5, // #4 = $unorm
/*25110*/         OPC_RecordChild6, // #5 = $r128
/*25111*/         OPC_RecordChild7, // #6 = $da
/*25112*/         OPC_MoveChild, 8,
/*25114*/         OPC_RecordNode, // #7 = $glc
/*25115*/         OPC_MoveParent,
/*25116*/         OPC_MoveChild, 9,
/*25118*/         OPC_RecordNode, // #8 = $slc
/*25119*/         OPC_MoveParent,
/*25120*/         OPC_MoveChild, 10,
/*25122*/         OPC_RecordNode, // #9 = $tfe
/*25123*/         OPC_MoveParent,
/*25124*/         OPC_MoveChild, 11,
/*25126*/         OPC_RecordNode, // #10 = $lwe
/*25127*/         OPC_MoveParent,
/*25128*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25130*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25133*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25136*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25139*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25142*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25145*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25148*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25151*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25154*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25172*/       /*Scope*/ 68, /*->25241*/
/*25173*/         OPC_CheckChild1Type, MVT::v8i32,
/*25175*/         OPC_RecordChild2, // #1 = $rsrc
/*25176*/         OPC_RecordChild3, // #2 = $sampler
/*25177*/         OPC_RecordChild4, // #3 = $dmask
/*25178*/         OPC_RecordChild5, // #4 = $unorm
/*25179*/         OPC_RecordChild6, // #5 = $r128
/*25180*/         OPC_RecordChild7, // #6 = $da
/*25181*/         OPC_MoveChild, 8,
/*25183*/         OPC_RecordNode, // #7 = $glc
/*25184*/         OPC_MoveParent,
/*25185*/         OPC_MoveChild, 9,
/*25187*/         OPC_RecordNode, // #8 = $slc
/*25188*/         OPC_MoveParent,
/*25189*/         OPC_MoveChild, 10,
/*25191*/         OPC_RecordNode, // #9 = $tfe
/*25192*/         OPC_MoveParent,
/*25193*/         OPC_MoveChild, 11,
/*25195*/         OPC_RecordNode, // #10 = $lwe
/*25196*/         OPC_MoveParent,
/*25197*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25199*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25205*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25208*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25214*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25217*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25220*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25223*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25241*/       /*Scope*/ 68, /*->25310*/
/*25242*/         OPC_CheckChild1Type, MVT::v16i32,
/*25244*/         OPC_RecordChild2, // #1 = $rsrc
/*25245*/         OPC_RecordChild3, // #2 = $sampler
/*25246*/         OPC_RecordChild4, // #3 = $dmask
/*25247*/         OPC_RecordChild5, // #4 = $unorm
/*25248*/         OPC_RecordChild6, // #5 = $r128
/*25249*/         OPC_RecordChild7, // #6 = $da
/*25250*/         OPC_MoveChild, 8,
/*25252*/         OPC_RecordNode, // #7 = $glc
/*25253*/         OPC_MoveParent,
/*25254*/         OPC_MoveChild, 9,
/*25256*/         OPC_RecordNode, // #8 = $slc
/*25257*/         OPC_MoveParent,
/*25258*/         OPC_MoveChild, 10,
/*25260*/         OPC_RecordNode, // #9 = $tfe
/*25261*/         OPC_MoveParent,
/*25262*/         OPC_MoveChild, 11,
/*25264*/         OPC_RecordNode, // #10 = $lwe
/*25265*/         OPC_MoveParent,
/*25266*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25268*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25271*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25274*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25277*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25280*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25283*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25286*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25289*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25292*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25310*/       0, /*End of Scope*/
/*25311*/     /*Scope*/ 95|128,2/*351*/, /*->25664*/
/*25313*/       OPC_CheckChild0Integer, 107|128,33/*4331*/, 
/*25316*/       OPC_RecordChild1, // #0 = $addr
/*25317*/       OPC_Scope, 68, /*->25387*/ // 5 children in Scope
/*25319*/         OPC_CheckChild1Type, MVT::i32,
/*25321*/         OPC_RecordChild2, // #1 = $rsrc
/*25322*/         OPC_RecordChild3, // #2 = $sampler
/*25323*/         OPC_RecordChild4, // #3 = $dmask
/*25324*/         OPC_RecordChild5, // #4 = $unorm
/*25325*/         OPC_RecordChild6, // #5 = $r128
/*25326*/         OPC_RecordChild7, // #6 = $da
/*25327*/         OPC_MoveChild, 8,
/*25329*/         OPC_RecordNode, // #7 = $glc
/*25330*/         OPC_MoveParent,
/*25331*/         OPC_MoveChild, 9,
/*25333*/         OPC_RecordNode, // #8 = $slc
/*25334*/         OPC_MoveParent,
/*25335*/         OPC_MoveChild, 10,
/*25337*/         OPC_RecordNode, // #9 = $tfe
/*25338*/         OPC_MoveParent,
/*25339*/         OPC_MoveChild, 11,
/*25341*/         OPC_RecordNode, // #10 = $lwe
/*25342*/         OPC_MoveParent,
/*25343*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25345*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25348*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25351*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25354*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25357*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25360*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25363*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25366*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25369*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25387*/       /*Scope*/ 68, /*->25456*/
/*25388*/         OPC_CheckChild1Type, MVT::v2i32,
/*25390*/         OPC_RecordChild2, // #1 = $rsrc
/*25391*/         OPC_RecordChild3, // #2 = $sampler
/*25392*/         OPC_RecordChild4, // #3 = $dmask
/*25393*/         OPC_RecordChild5, // #4 = $unorm
/*25394*/         OPC_RecordChild6, // #5 = $r128
/*25395*/         OPC_RecordChild7, // #6 = $da
/*25396*/         OPC_MoveChild, 8,
/*25398*/         OPC_RecordNode, // #7 = $glc
/*25399*/         OPC_MoveParent,
/*25400*/         OPC_MoveChild, 9,
/*25402*/         OPC_RecordNode, // #8 = $slc
/*25403*/         OPC_MoveParent,
/*25404*/         OPC_MoveChild, 10,
/*25406*/         OPC_RecordNode, // #9 = $tfe
/*25407*/         OPC_MoveParent,
/*25408*/         OPC_MoveChild, 11,
/*25410*/         OPC_RecordNode, // #10 = $lwe
/*25411*/         OPC_MoveParent,
/*25412*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25414*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25417*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25420*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25423*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25426*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25429*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25432*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25435*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25438*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25456*/       /*Scope*/ 68, /*->25525*/
/*25457*/         OPC_CheckChild1Type, MVT::v4i32,
/*25459*/         OPC_RecordChild2, // #1 = $rsrc
/*25460*/         OPC_RecordChild3, // #2 = $sampler
/*25461*/         OPC_RecordChild4, // #3 = $dmask
/*25462*/         OPC_RecordChild5, // #4 = $unorm
/*25463*/         OPC_RecordChild6, // #5 = $r128
/*25464*/         OPC_RecordChild7, // #6 = $da
/*25465*/         OPC_MoveChild, 8,
/*25467*/         OPC_RecordNode, // #7 = $glc
/*25468*/         OPC_MoveParent,
/*25469*/         OPC_MoveChild, 9,
/*25471*/         OPC_RecordNode, // #8 = $slc
/*25472*/         OPC_MoveParent,
/*25473*/         OPC_MoveChild, 10,
/*25475*/         OPC_RecordNode, // #9 = $tfe
/*25476*/         OPC_MoveParent,
/*25477*/         OPC_MoveChild, 11,
/*25479*/         OPC_RecordNode, // #10 = $lwe
/*25480*/         OPC_MoveParent,
/*25481*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25483*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25486*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25489*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25492*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25495*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25498*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25501*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25525*/       /*Scope*/ 68, /*->25594*/
/*25526*/         OPC_CheckChild1Type, MVT::v8i32,
/*25528*/         OPC_RecordChild2, // #1 = $rsrc
/*25529*/         OPC_RecordChild3, // #2 = $sampler
/*25530*/         OPC_RecordChild4, // #3 = $dmask
/*25531*/         OPC_RecordChild5, // #4 = $unorm
/*25532*/         OPC_RecordChild6, // #5 = $r128
/*25533*/         OPC_RecordChild7, // #6 = $da
/*25534*/         OPC_MoveChild, 8,
/*25536*/         OPC_RecordNode, // #7 = $glc
/*25537*/         OPC_MoveParent,
/*25538*/         OPC_MoveChild, 9,
/*25540*/         OPC_RecordNode, // #8 = $slc
/*25541*/         OPC_MoveParent,
/*25542*/         OPC_MoveChild, 10,
/*25544*/         OPC_RecordNode, // #9 = $tfe
/*25545*/         OPC_MoveParent,
/*25546*/         OPC_MoveChild, 11,
/*25548*/         OPC_RecordNode, // #10 = $lwe
/*25549*/         OPC_MoveParent,
/*25550*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25552*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25555*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25558*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25561*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25564*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25567*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25570*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25573*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25576*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25594*/       /*Scope*/ 68, /*->25663*/
/*25595*/         OPC_CheckChild1Type, MVT::v16i32,
/*25597*/         OPC_RecordChild2, // #1 = $rsrc
/*25598*/         OPC_RecordChild3, // #2 = $sampler
/*25599*/         OPC_RecordChild4, // #3 = $dmask
/*25600*/         OPC_RecordChild5, // #4 = $unorm
/*25601*/         OPC_RecordChild6, // #5 = $r128
/*25602*/         OPC_RecordChild7, // #6 = $da
/*25603*/         OPC_MoveChild, 8,
/*25605*/         OPC_RecordNode, // #7 = $glc
/*25606*/         OPC_MoveParent,
/*25607*/         OPC_MoveChild, 9,
/*25609*/         OPC_RecordNode, // #8 = $slc
/*25610*/         OPC_MoveParent,
/*25611*/         OPC_MoveChild, 10,
/*25613*/         OPC_RecordNode, // #9 = $tfe
/*25614*/         OPC_MoveParent,
/*25615*/         OPC_MoveChild, 11,
/*25617*/         OPC_RecordNode, // #10 = $lwe
/*25618*/         OPC_MoveParent,
/*25619*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25621*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25624*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25627*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25630*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25633*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25636*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25639*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25642*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25645*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25663*/       0, /*End of Scope*/
/*25664*/     /*Scope*/ 95|128,2/*351*/, /*->26017*/
/*25666*/       OPC_CheckChild0Integer, 110|128,33/*4334*/, 
/*25669*/       OPC_RecordChild1, // #0 = $addr
/*25670*/       OPC_Scope, 68, /*->25740*/ // 5 children in Scope
/*25672*/         OPC_CheckChild1Type, MVT::i32,
/*25674*/         OPC_RecordChild2, // #1 = $rsrc
/*25675*/         OPC_RecordChild3, // #2 = $sampler
/*25676*/         OPC_RecordChild4, // #3 = $dmask
/*25677*/         OPC_RecordChild5, // #4 = $unorm
/*25678*/         OPC_RecordChild6, // #5 = $r128
/*25679*/         OPC_RecordChild7, // #6 = $da
/*25680*/         OPC_MoveChild, 8,
/*25682*/         OPC_RecordNode, // #7 = $glc
/*25683*/         OPC_MoveParent,
/*25684*/         OPC_MoveChild, 9,
/*25686*/         OPC_RecordNode, // #8 = $slc
/*25687*/         OPC_MoveParent,
/*25688*/         OPC_MoveChild, 10,
/*25690*/         OPC_RecordNode, // #9 = $tfe
/*25691*/         OPC_MoveParent,
/*25692*/         OPC_MoveChild, 11,
/*25694*/         OPC_RecordNode, // #10 = $lwe
/*25695*/         OPC_MoveParent,
/*25696*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25698*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25701*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25704*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25707*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25710*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25713*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25716*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25719*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25722*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25740*/       /*Scope*/ 68, /*->25809*/
/*25741*/         OPC_CheckChild1Type, MVT::v2i32,
/*25743*/         OPC_RecordChild2, // #1 = $rsrc
/*25744*/         OPC_RecordChild3, // #2 = $sampler
/*25745*/         OPC_RecordChild4, // #3 = $dmask
/*25746*/         OPC_RecordChild5, // #4 = $unorm
/*25747*/         OPC_RecordChild6, // #5 = $r128
/*25748*/         OPC_RecordChild7, // #6 = $da
/*25749*/         OPC_MoveChild, 8,
/*25751*/         OPC_RecordNode, // #7 = $glc
/*25752*/         OPC_MoveParent,
/*25753*/         OPC_MoveChild, 9,
/*25755*/         OPC_RecordNode, // #8 = $slc
/*25756*/         OPC_MoveParent,
/*25757*/         OPC_MoveChild, 10,
/*25759*/         OPC_RecordNode, // #9 = $tfe
/*25760*/         OPC_MoveParent,
/*25761*/         OPC_MoveChild, 11,
/*25763*/         OPC_RecordNode, // #10 = $lwe
/*25764*/         OPC_MoveParent,
/*25765*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25767*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25770*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25773*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25776*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25779*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25782*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25785*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25788*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25791*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25809*/       /*Scope*/ 68, /*->25878*/
/*25810*/         OPC_CheckChild1Type, MVT::v4i32,
/*25812*/         OPC_RecordChild2, // #1 = $rsrc
/*25813*/         OPC_RecordChild3, // #2 = $sampler
/*25814*/         OPC_RecordChild4, // #3 = $dmask
/*25815*/         OPC_RecordChild5, // #4 = $unorm
/*25816*/         OPC_RecordChild6, // #5 = $r128
/*25817*/         OPC_RecordChild7, // #6 = $da
/*25818*/         OPC_MoveChild, 8,
/*25820*/         OPC_RecordNode, // #7 = $glc
/*25821*/         OPC_MoveParent,
/*25822*/         OPC_MoveChild, 9,
/*25824*/         OPC_RecordNode, // #8 = $slc
/*25825*/         OPC_MoveParent,
/*25826*/         OPC_MoveChild, 10,
/*25828*/         OPC_RecordNode, // #9 = $tfe
/*25829*/         OPC_MoveParent,
/*25830*/         OPC_MoveChild, 11,
/*25832*/         OPC_RecordNode, // #10 = $lwe
/*25833*/         OPC_MoveParent,
/*25834*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25836*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25839*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25842*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25845*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25848*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25851*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25854*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25857*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25878*/       /*Scope*/ 68, /*->25947*/
/*25879*/         OPC_CheckChild1Type, MVT::v8i32,
/*25881*/         OPC_RecordChild2, // #1 = $rsrc
/*25882*/         OPC_RecordChild3, // #2 = $sampler
/*25883*/         OPC_RecordChild4, // #3 = $dmask
/*25884*/         OPC_RecordChild5, // #4 = $unorm
/*25885*/         OPC_RecordChild6, // #5 = $r128
/*25886*/         OPC_RecordChild7, // #6 = $da
/*25887*/         OPC_MoveChild, 8,
/*25889*/         OPC_RecordNode, // #7 = $glc
/*25890*/         OPC_MoveParent,
/*25891*/         OPC_MoveChild, 9,
/*25893*/         OPC_RecordNode, // #8 = $slc
/*25894*/         OPC_MoveParent,
/*25895*/         OPC_MoveChild, 10,
/*25897*/         OPC_RecordNode, // #9 = $tfe
/*25898*/         OPC_MoveParent,
/*25899*/         OPC_MoveChild, 11,
/*25901*/         OPC_RecordNode, // #10 = $lwe
/*25902*/         OPC_MoveParent,
/*25903*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25905*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25908*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25911*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25914*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25917*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25920*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25923*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25926*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25929*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25947*/       /*Scope*/ 68, /*->26016*/
/*25948*/         OPC_CheckChild1Type, MVT::v16i32,
/*25950*/         OPC_RecordChild2, // #1 = $rsrc
/*25951*/         OPC_RecordChild3, // #2 = $sampler
/*25952*/         OPC_RecordChild4, // #3 = $dmask
/*25953*/         OPC_RecordChild5, // #4 = $unorm
/*25954*/         OPC_RecordChild6, // #5 = $r128
/*25955*/         OPC_RecordChild7, // #6 = $da
/*25956*/         OPC_MoveChild, 8,
/*25958*/         OPC_RecordNode, // #7 = $glc
/*25959*/         OPC_MoveParent,
/*25960*/         OPC_MoveChild, 9,
/*25962*/         OPC_RecordNode, // #8 = $slc
/*25963*/         OPC_MoveParent,
/*25964*/         OPC_MoveChild, 10,
/*25966*/         OPC_RecordNode, // #9 = $tfe
/*25967*/         OPC_MoveParent,
/*25968*/         OPC_MoveChild, 11,
/*25970*/         OPC_RecordNode, // #10 = $lwe
/*25971*/         OPC_MoveParent,
/*25972*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25974*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25977*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25980*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25983*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25986*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25989*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25992*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25995*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25998*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26016*/       0, /*End of Scope*/
/*26017*/     /*Scope*/ 95|128,2/*351*/, /*->26370*/
/*26019*/       OPC_CheckChild0Integer, 76|128,33/*4300*/, 
/*26022*/       OPC_RecordChild1, // #0 = $addr
/*26023*/       OPC_Scope, 68, /*->26093*/ // 5 children in Scope
/*26025*/         OPC_CheckChild1Type, MVT::i32,
/*26027*/         OPC_RecordChild2, // #1 = $rsrc
/*26028*/         OPC_RecordChild3, // #2 = $sampler
/*26029*/         OPC_RecordChild4, // #3 = $dmask
/*26030*/         OPC_RecordChild5, // #4 = $unorm
/*26031*/         OPC_RecordChild6, // #5 = $r128
/*26032*/         OPC_RecordChild7, // #6 = $da
/*26033*/         OPC_MoveChild, 8,
/*26035*/         OPC_RecordNode, // #7 = $glc
/*26036*/         OPC_MoveParent,
/*26037*/         OPC_MoveChild, 9,
/*26039*/         OPC_RecordNode, // #8 = $slc
/*26040*/         OPC_MoveParent,
/*26041*/         OPC_MoveChild, 10,
/*26043*/         OPC_RecordNode, // #9 = $tfe
/*26044*/         OPC_MoveParent,
/*26045*/         OPC_MoveChild, 11,
/*26047*/         OPC_RecordNode, // #10 = $lwe
/*26048*/         OPC_MoveParent,
/*26049*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26051*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26054*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26057*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26060*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26063*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26066*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26069*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26072*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26075*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26093*/       /*Scope*/ 68, /*->26162*/
/*26094*/         OPC_CheckChild1Type, MVT::v2i32,
/*26096*/         OPC_RecordChild2, // #1 = $rsrc
/*26097*/         OPC_RecordChild3, // #2 = $sampler
/*26098*/         OPC_RecordChild4, // #3 = $dmask
/*26099*/         OPC_RecordChild5, // #4 = $unorm
/*26100*/         OPC_RecordChild6, // #5 = $r128
/*26101*/         OPC_RecordChild7, // #6 = $da
/*26102*/         OPC_MoveChild, 8,
/*26104*/         OPC_RecordNode, // #7 = $glc
/*26105*/         OPC_MoveParent,
/*26106*/         OPC_MoveChild, 9,
/*26108*/         OPC_RecordNode, // #8 = $slc
/*26109*/         OPC_MoveParent,
/*26110*/         OPC_MoveChild, 10,
/*26112*/         OPC_RecordNode, // #9 = $tfe
/*26113*/         OPC_MoveParent,
/*26114*/         OPC_MoveChild, 11,
/*26116*/         OPC_RecordNode, // #10 = $lwe
/*26117*/         OPC_MoveParent,
/*26118*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26120*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26123*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26126*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26129*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26132*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26135*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26138*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26141*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26144*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26162*/       /*Scope*/ 68, /*->26231*/
/*26163*/         OPC_CheckChild1Type, MVT::v4i32,
/*26165*/         OPC_RecordChild2, // #1 = $rsrc
/*26166*/         OPC_RecordChild3, // #2 = $sampler
/*26167*/         OPC_RecordChild4, // #3 = $dmask
/*26168*/         OPC_RecordChild5, // #4 = $unorm
/*26169*/         OPC_RecordChild6, // #5 = $r128
/*26170*/         OPC_RecordChild7, // #6 = $da
/*26171*/         OPC_MoveChild, 8,
/*26173*/         OPC_RecordNode, // #7 = $glc
/*26174*/         OPC_MoveParent,
/*26175*/         OPC_MoveChild, 9,
/*26177*/         OPC_RecordNode, // #8 = $slc
/*26178*/         OPC_MoveParent,
/*26179*/         OPC_MoveChild, 10,
/*26181*/         OPC_RecordNode, // #9 = $tfe
/*26182*/         OPC_MoveParent,
/*26183*/         OPC_MoveChild, 11,
/*26185*/         OPC_RecordNode, // #10 = $lwe
/*26186*/         OPC_MoveParent,
/*26187*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26189*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26192*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26195*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26198*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26201*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26204*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26207*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26210*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26231*/       /*Scope*/ 68, /*->26300*/
/*26232*/         OPC_CheckChild1Type, MVT::v8i32,
/*26234*/         OPC_RecordChild2, // #1 = $rsrc
/*26235*/         OPC_RecordChild3, // #2 = $sampler
/*26236*/         OPC_RecordChild4, // #3 = $dmask
/*26237*/         OPC_RecordChild5, // #4 = $unorm
/*26238*/         OPC_RecordChild6, // #5 = $r128
/*26239*/         OPC_RecordChild7, // #6 = $da
/*26240*/         OPC_MoveChild, 8,
/*26242*/         OPC_RecordNode, // #7 = $glc
/*26243*/         OPC_MoveParent,
/*26244*/         OPC_MoveChild, 9,
/*26246*/         OPC_RecordNode, // #8 = $slc
/*26247*/         OPC_MoveParent,
/*26248*/         OPC_MoveChild, 10,
/*26250*/         OPC_RecordNode, // #9 = $tfe
/*26251*/         OPC_MoveParent,
/*26252*/         OPC_MoveChild, 11,
/*26254*/         OPC_RecordNode, // #10 = $lwe
/*26255*/         OPC_MoveParent,
/*26256*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26258*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26261*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26264*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26267*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26270*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26273*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26276*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26279*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26282*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26300*/       /*Scope*/ 68, /*->26369*/
/*26301*/         OPC_CheckChild1Type, MVT::v16i32,
/*26303*/         OPC_RecordChild2, // #1 = $rsrc
/*26304*/         OPC_RecordChild3, // #2 = $sampler
/*26305*/         OPC_RecordChild4, // #3 = $dmask
/*26306*/         OPC_RecordChild5, // #4 = $unorm
/*26307*/         OPC_RecordChild6, // #5 = $r128
/*26308*/         OPC_RecordChild7, // #6 = $da
/*26309*/         OPC_MoveChild, 8,
/*26311*/         OPC_RecordNode, // #7 = $glc
/*26312*/         OPC_MoveParent,
/*26313*/         OPC_MoveChild, 9,
/*26315*/         OPC_RecordNode, // #8 = $slc
/*26316*/         OPC_MoveParent,
/*26317*/         OPC_MoveChild, 10,
/*26319*/         OPC_RecordNode, // #9 = $tfe
/*26320*/         OPC_MoveParent,
/*26321*/         OPC_MoveChild, 11,
/*26323*/         OPC_RecordNode, // #10 = $lwe
/*26324*/         OPC_MoveParent,
/*26325*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26327*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26330*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26333*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26336*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26339*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26342*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26345*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26348*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26351*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26369*/       0, /*End of Scope*/
/*26370*/     /*Scope*/ 95|128,2/*351*/, /*->26723*/
/*26372*/       OPC_CheckChild0Integer, 77|128,33/*4301*/, 
/*26375*/       OPC_RecordChild1, // #0 = $addr
/*26376*/       OPC_Scope, 68, /*->26446*/ // 5 children in Scope
/*26378*/         OPC_CheckChild1Type, MVT::i32,
/*26380*/         OPC_RecordChild2, // #1 = $rsrc
/*26381*/         OPC_RecordChild3, // #2 = $sampler
/*26382*/         OPC_RecordChild4, // #3 = $dmask
/*26383*/         OPC_RecordChild5, // #4 = $unorm
/*26384*/         OPC_RecordChild6, // #5 = $r128
/*26385*/         OPC_RecordChild7, // #6 = $da
/*26386*/         OPC_MoveChild, 8,
/*26388*/         OPC_RecordNode, // #7 = $glc
/*26389*/         OPC_MoveParent,
/*26390*/         OPC_MoveChild, 9,
/*26392*/         OPC_RecordNode, // #8 = $slc
/*26393*/         OPC_MoveParent,
/*26394*/         OPC_MoveChild, 10,
/*26396*/         OPC_RecordNode, // #9 = $tfe
/*26397*/         OPC_MoveParent,
/*26398*/         OPC_MoveChild, 11,
/*26400*/         OPC_RecordNode, // #10 = $lwe
/*26401*/         OPC_MoveParent,
/*26402*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26404*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26407*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26410*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26413*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26416*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26419*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26422*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26425*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26446*/       /*Scope*/ 68, /*->26515*/
/*26447*/         OPC_CheckChild1Type, MVT::v2i32,
/*26449*/         OPC_RecordChild2, // #1 = $rsrc
/*26450*/         OPC_RecordChild3, // #2 = $sampler
/*26451*/         OPC_RecordChild4, // #3 = $dmask
/*26452*/         OPC_RecordChild5, // #4 = $unorm
/*26453*/         OPC_RecordChild6, // #5 = $r128
/*26454*/         OPC_RecordChild7, // #6 = $da
/*26455*/         OPC_MoveChild, 8,
/*26457*/         OPC_RecordNode, // #7 = $glc
/*26458*/         OPC_MoveParent,
/*26459*/         OPC_MoveChild, 9,
/*26461*/         OPC_RecordNode, // #8 = $slc
/*26462*/         OPC_MoveParent,
/*26463*/         OPC_MoveChild, 10,
/*26465*/         OPC_RecordNode, // #9 = $tfe
/*26466*/         OPC_MoveParent,
/*26467*/         OPC_MoveChild, 11,
/*26469*/         OPC_RecordNode, // #10 = $lwe
/*26470*/         OPC_MoveParent,
/*26471*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26473*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26476*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26479*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26482*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26485*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26488*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26491*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26494*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26515*/       /*Scope*/ 68, /*->26584*/
/*26516*/         OPC_CheckChild1Type, MVT::v4i32,
/*26518*/         OPC_RecordChild2, // #1 = $rsrc
/*26519*/         OPC_RecordChild3, // #2 = $sampler
/*26520*/         OPC_RecordChild4, // #3 = $dmask
/*26521*/         OPC_RecordChild5, // #4 = $unorm
/*26522*/         OPC_RecordChild6, // #5 = $r128
/*26523*/         OPC_RecordChild7, // #6 = $da
/*26524*/         OPC_MoveChild, 8,
/*26526*/         OPC_RecordNode, // #7 = $glc
/*26527*/         OPC_MoveParent,
/*26528*/         OPC_MoveChild, 9,
/*26530*/         OPC_RecordNode, // #8 = $slc
/*26531*/         OPC_MoveParent,
/*26532*/         OPC_MoveChild, 10,
/*26534*/         OPC_RecordNode, // #9 = $tfe
/*26535*/         OPC_MoveParent,
/*26536*/         OPC_MoveChild, 11,
/*26538*/         OPC_RecordNode, // #10 = $lwe
/*26539*/         OPC_MoveParent,
/*26540*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26542*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26545*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26548*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26554*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26557*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26560*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26584*/       /*Scope*/ 68, /*->26653*/
/*26585*/         OPC_CheckChild1Type, MVT::v8i32,
/*26587*/         OPC_RecordChild2, // #1 = $rsrc
/*26588*/         OPC_RecordChild3, // #2 = $sampler
/*26589*/         OPC_RecordChild4, // #3 = $dmask
/*26590*/         OPC_RecordChild5, // #4 = $unorm
/*26591*/         OPC_RecordChild6, // #5 = $r128
/*26592*/         OPC_RecordChild7, // #6 = $da
/*26593*/         OPC_MoveChild, 8,
/*26595*/         OPC_RecordNode, // #7 = $glc
/*26596*/         OPC_MoveParent,
/*26597*/         OPC_MoveChild, 9,
/*26599*/         OPC_RecordNode, // #8 = $slc
/*26600*/         OPC_MoveParent,
/*26601*/         OPC_MoveChild, 10,
/*26603*/         OPC_RecordNode, // #9 = $tfe
/*26604*/         OPC_MoveParent,
/*26605*/         OPC_MoveChild, 11,
/*26607*/         OPC_RecordNode, // #10 = $lwe
/*26608*/         OPC_MoveParent,
/*26609*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26611*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26614*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26617*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26620*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26623*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26626*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26629*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26632*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26635*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26653*/       /*Scope*/ 68, /*->26722*/
/*26654*/         OPC_CheckChild1Type, MVT::v16i32,
/*26656*/         OPC_RecordChild2, // #1 = $rsrc
/*26657*/         OPC_RecordChild3, // #2 = $sampler
/*26658*/         OPC_RecordChild4, // #3 = $dmask
/*26659*/         OPC_RecordChild5, // #4 = $unorm
/*26660*/         OPC_RecordChild6, // #5 = $r128
/*26661*/         OPC_RecordChild7, // #6 = $da
/*26662*/         OPC_MoveChild, 8,
/*26664*/         OPC_RecordNode, // #7 = $glc
/*26665*/         OPC_MoveParent,
/*26666*/         OPC_MoveChild, 9,
/*26668*/         OPC_RecordNode, // #8 = $slc
/*26669*/         OPC_MoveParent,
/*26670*/         OPC_MoveChild, 10,
/*26672*/         OPC_RecordNode, // #9 = $tfe
/*26673*/         OPC_MoveParent,
/*26674*/         OPC_MoveChild, 11,
/*26676*/         OPC_RecordNode, // #10 = $lwe
/*26677*/         OPC_MoveParent,
/*26678*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26680*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26683*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26686*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26689*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26692*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26695*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26698*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26701*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26704*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26722*/       0, /*End of Scope*/
/*26723*/     /*Scope*/ 95|128,2/*351*/, /*->27076*/
/*26725*/       OPC_CheckChild0Integer, 112|128,33/*4336*/, 
/*26728*/       OPC_RecordChild1, // #0 = $addr
/*26729*/       OPC_Scope, 68, /*->26799*/ // 5 children in Scope
/*26731*/         OPC_CheckChild1Type, MVT::i32,
/*26733*/         OPC_RecordChild2, // #1 = $rsrc
/*26734*/         OPC_RecordChild3, // #2 = $sampler
/*26735*/         OPC_RecordChild4, // #3 = $dmask
/*26736*/         OPC_RecordChild5, // #4 = $unorm
/*26737*/         OPC_RecordChild6, // #5 = $r128
/*26738*/         OPC_RecordChild7, // #6 = $da
/*26739*/         OPC_MoveChild, 8,
/*26741*/         OPC_RecordNode, // #7 = $glc
/*26742*/         OPC_MoveParent,
/*26743*/         OPC_MoveChild, 9,
/*26745*/         OPC_RecordNode, // #8 = $slc
/*26746*/         OPC_MoveParent,
/*26747*/         OPC_MoveChild, 10,
/*26749*/         OPC_RecordNode, // #9 = $tfe
/*26750*/         OPC_MoveParent,
/*26751*/         OPC_MoveChild, 11,
/*26753*/         OPC_RecordNode, // #10 = $lwe
/*26754*/         OPC_MoveParent,
/*26755*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26757*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26760*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26763*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26766*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26769*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26772*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26775*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26778*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26781*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26799*/       /*Scope*/ 68, /*->26868*/
/*26800*/         OPC_CheckChild1Type, MVT::v2i32,
/*26802*/         OPC_RecordChild2, // #1 = $rsrc
/*26803*/         OPC_RecordChild3, // #2 = $sampler
/*26804*/         OPC_RecordChild4, // #3 = $dmask
/*26805*/         OPC_RecordChild5, // #4 = $unorm
/*26806*/         OPC_RecordChild6, // #5 = $r128
/*26807*/         OPC_RecordChild7, // #6 = $da
/*26808*/         OPC_MoveChild, 8,
/*26810*/         OPC_RecordNode, // #7 = $glc
/*26811*/         OPC_MoveParent,
/*26812*/         OPC_MoveChild, 9,
/*26814*/         OPC_RecordNode, // #8 = $slc
/*26815*/         OPC_MoveParent,
/*26816*/         OPC_MoveChild, 10,
/*26818*/         OPC_RecordNode, // #9 = $tfe
/*26819*/         OPC_MoveParent,
/*26820*/         OPC_MoveChild, 11,
/*26822*/         OPC_RecordNode, // #10 = $lwe
/*26823*/         OPC_MoveParent,
/*26824*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26826*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26829*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26832*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26835*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26838*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26841*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26844*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26847*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26868*/       /*Scope*/ 68, /*->26937*/
/*26869*/         OPC_CheckChild1Type, MVT::v4i32,
/*26871*/         OPC_RecordChild2, // #1 = $rsrc
/*26872*/         OPC_RecordChild3, // #2 = $sampler
/*26873*/         OPC_RecordChild4, // #3 = $dmask
/*26874*/         OPC_RecordChild5, // #4 = $unorm
/*26875*/         OPC_RecordChild6, // #5 = $r128
/*26876*/         OPC_RecordChild7, // #6 = $da
/*26877*/         OPC_MoveChild, 8,
/*26879*/         OPC_RecordNode, // #7 = $glc
/*26880*/         OPC_MoveParent,
/*26881*/         OPC_MoveChild, 9,
/*26883*/         OPC_RecordNode, // #8 = $slc
/*26884*/         OPC_MoveParent,
/*26885*/         OPC_MoveChild, 10,
/*26887*/         OPC_RecordNode, // #9 = $tfe
/*26888*/         OPC_MoveParent,
/*26889*/         OPC_MoveChild, 11,
/*26891*/         OPC_RecordNode, // #10 = $lwe
/*26892*/         OPC_MoveParent,
/*26893*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26895*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26898*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26901*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26904*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26907*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26910*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26913*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26916*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26937*/       /*Scope*/ 68, /*->27006*/
/*26938*/         OPC_CheckChild1Type, MVT::v8i32,
/*26940*/         OPC_RecordChild2, // #1 = $rsrc
/*26941*/         OPC_RecordChild3, // #2 = $sampler
/*26942*/         OPC_RecordChild4, // #3 = $dmask
/*26943*/         OPC_RecordChild5, // #4 = $unorm
/*26944*/         OPC_RecordChild6, // #5 = $r128
/*26945*/         OPC_RecordChild7, // #6 = $da
/*26946*/         OPC_MoveChild, 8,
/*26948*/         OPC_RecordNode, // #7 = $glc
/*26949*/         OPC_MoveParent,
/*26950*/         OPC_MoveChild, 9,
/*26952*/         OPC_RecordNode, // #8 = $slc
/*26953*/         OPC_MoveParent,
/*26954*/         OPC_MoveChild, 10,
/*26956*/         OPC_RecordNode, // #9 = $tfe
/*26957*/         OPC_MoveParent,
/*26958*/         OPC_MoveChild, 11,
/*26960*/         OPC_RecordNode, // #10 = $lwe
/*26961*/         OPC_MoveParent,
/*26962*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26964*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26967*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26970*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26973*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26976*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26979*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26982*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26985*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26988*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27006*/       /*Scope*/ 68, /*->27075*/
/*27007*/         OPC_CheckChild1Type, MVT::v16i32,
/*27009*/         OPC_RecordChild2, // #1 = $rsrc
/*27010*/         OPC_RecordChild3, // #2 = $sampler
/*27011*/         OPC_RecordChild4, // #3 = $dmask
/*27012*/         OPC_RecordChild5, // #4 = $unorm
/*27013*/         OPC_RecordChild6, // #5 = $r128
/*27014*/         OPC_RecordChild7, // #6 = $da
/*27015*/         OPC_MoveChild, 8,
/*27017*/         OPC_RecordNode, // #7 = $glc
/*27018*/         OPC_MoveParent,
/*27019*/         OPC_MoveChild, 9,
/*27021*/         OPC_RecordNode, // #8 = $slc
/*27022*/         OPC_MoveParent,
/*27023*/         OPC_MoveChild, 10,
/*27025*/         OPC_RecordNode, // #9 = $tfe
/*27026*/         OPC_MoveParent,
/*27027*/         OPC_MoveChild, 11,
/*27029*/         OPC_RecordNode, // #10 = $lwe
/*27030*/         OPC_MoveParent,
/*27031*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27033*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27036*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27039*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27042*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27045*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27048*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27051*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27054*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27075*/       0, /*End of Scope*/
/*27076*/     /*Scope*/ 95|128,2/*351*/, /*->27429*/
/*27078*/       OPC_CheckChild0Integer, 100|128,33/*4324*/, 
/*27081*/       OPC_RecordChild1, // #0 = $addr
/*27082*/       OPC_Scope, 68, /*->27152*/ // 5 children in Scope
/*27084*/         OPC_CheckChild1Type, MVT::i32,
/*27086*/         OPC_RecordChild2, // #1 = $rsrc
/*27087*/         OPC_RecordChild3, // #2 = $sampler
/*27088*/         OPC_RecordChild4, // #3 = $dmask
/*27089*/         OPC_RecordChild5, // #4 = $unorm
/*27090*/         OPC_RecordChild6, // #5 = $r128
/*27091*/         OPC_RecordChild7, // #6 = $da
/*27092*/         OPC_MoveChild, 8,
/*27094*/         OPC_RecordNode, // #7 = $glc
/*27095*/         OPC_MoveParent,
/*27096*/         OPC_MoveChild, 9,
/*27098*/         OPC_RecordNode, // #8 = $slc
/*27099*/         OPC_MoveParent,
/*27100*/         OPC_MoveChild, 10,
/*27102*/         OPC_RecordNode, // #9 = $tfe
/*27103*/         OPC_MoveParent,
/*27104*/         OPC_MoveChild, 11,
/*27106*/         OPC_RecordNode, // #10 = $lwe
/*27107*/         OPC_MoveParent,
/*27108*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27110*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27113*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27116*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27122*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27125*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27128*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27131*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27152*/       /*Scope*/ 68, /*->27221*/
/*27153*/         OPC_CheckChild1Type, MVT::v2i32,
/*27155*/         OPC_RecordChild2, // #1 = $rsrc
/*27156*/         OPC_RecordChild3, // #2 = $sampler
/*27157*/         OPC_RecordChild4, // #3 = $dmask
/*27158*/         OPC_RecordChild5, // #4 = $unorm
/*27159*/         OPC_RecordChild6, // #5 = $r128
/*27160*/         OPC_RecordChild7, // #6 = $da
/*27161*/         OPC_MoveChild, 8,
/*27163*/         OPC_RecordNode, // #7 = $glc
/*27164*/         OPC_MoveParent,
/*27165*/         OPC_MoveChild, 9,
/*27167*/         OPC_RecordNode, // #8 = $slc
/*27168*/         OPC_MoveParent,
/*27169*/         OPC_MoveChild, 10,
/*27171*/         OPC_RecordNode, // #9 = $tfe
/*27172*/         OPC_MoveParent,
/*27173*/         OPC_MoveChild, 11,
/*27175*/         OPC_RecordNode, // #10 = $lwe
/*27176*/         OPC_MoveParent,
/*27177*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27179*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27185*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27188*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27191*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27194*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27197*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27200*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27203*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27221*/       /*Scope*/ 68, /*->27290*/
/*27222*/         OPC_CheckChild1Type, MVT::v4i32,
/*27224*/         OPC_RecordChild2, // #1 = $rsrc
/*27225*/         OPC_RecordChild3, // #2 = $sampler
/*27226*/         OPC_RecordChild4, // #3 = $dmask
/*27227*/         OPC_RecordChild5, // #4 = $unorm
/*27228*/         OPC_RecordChild6, // #5 = $r128
/*27229*/         OPC_RecordChild7, // #6 = $da
/*27230*/         OPC_MoveChild, 8,
/*27232*/         OPC_RecordNode, // #7 = $glc
/*27233*/         OPC_MoveParent,
/*27234*/         OPC_MoveChild, 9,
/*27236*/         OPC_RecordNode, // #8 = $slc
/*27237*/         OPC_MoveParent,
/*27238*/         OPC_MoveChild, 10,
/*27240*/         OPC_RecordNode, // #9 = $tfe
/*27241*/         OPC_MoveParent,
/*27242*/         OPC_MoveChild, 11,
/*27244*/         OPC_RecordNode, // #10 = $lwe
/*27245*/         OPC_MoveParent,
/*27246*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27248*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27251*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27254*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27257*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27260*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27263*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27266*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27269*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27290*/       /*Scope*/ 68, /*->27359*/
/*27291*/         OPC_CheckChild1Type, MVT::v8i32,
/*27293*/         OPC_RecordChild2, // #1 = $rsrc
/*27294*/         OPC_RecordChild3, // #2 = $sampler
/*27295*/         OPC_RecordChild4, // #3 = $dmask
/*27296*/         OPC_RecordChild5, // #4 = $unorm
/*27297*/         OPC_RecordChild6, // #5 = $r128
/*27298*/         OPC_RecordChild7, // #6 = $da
/*27299*/         OPC_MoveChild, 8,
/*27301*/         OPC_RecordNode, // #7 = $glc
/*27302*/         OPC_MoveParent,
/*27303*/         OPC_MoveChild, 9,
/*27305*/         OPC_RecordNode, // #8 = $slc
/*27306*/         OPC_MoveParent,
/*27307*/         OPC_MoveChild, 10,
/*27309*/         OPC_RecordNode, // #9 = $tfe
/*27310*/         OPC_MoveParent,
/*27311*/         OPC_MoveChild, 11,
/*27313*/         OPC_RecordNode, // #10 = $lwe
/*27314*/         OPC_MoveParent,
/*27315*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27317*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27320*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27323*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27326*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27329*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27332*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27335*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27338*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27341*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27359*/       /*Scope*/ 68, /*->27428*/
/*27360*/         OPC_CheckChild1Type, MVT::v16i32,
/*27362*/         OPC_RecordChild2, // #1 = $rsrc
/*27363*/         OPC_RecordChild3, // #2 = $sampler
/*27364*/         OPC_RecordChild4, // #3 = $dmask
/*27365*/         OPC_RecordChild5, // #4 = $unorm
/*27366*/         OPC_RecordChild6, // #5 = $r128
/*27367*/         OPC_RecordChild7, // #6 = $da
/*27368*/         OPC_MoveChild, 8,
/*27370*/         OPC_RecordNode, // #7 = $glc
/*27371*/         OPC_MoveParent,
/*27372*/         OPC_MoveChild, 9,
/*27374*/         OPC_RecordNode, // #8 = $slc
/*27375*/         OPC_MoveParent,
/*27376*/         OPC_MoveChild, 10,
/*27378*/         OPC_RecordNode, // #9 = $tfe
/*27379*/         OPC_MoveParent,
/*27380*/         OPC_MoveChild, 11,
/*27382*/         OPC_RecordNode, // #10 = $lwe
/*27383*/         OPC_MoveParent,
/*27384*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27386*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27389*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27392*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27395*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27398*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27401*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27404*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27407*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27428*/       0, /*End of Scope*/
/*27429*/     /*Scope*/ 95|128,2/*351*/, /*->27782*/
/*27431*/       OPC_CheckChild0Integer, 101|128,33/*4325*/, 
/*27434*/       OPC_RecordChild1, // #0 = $addr
/*27435*/       OPC_Scope, 68, /*->27505*/ // 5 children in Scope
/*27437*/         OPC_CheckChild1Type, MVT::i32,
/*27439*/         OPC_RecordChild2, // #1 = $rsrc
/*27440*/         OPC_RecordChild3, // #2 = $sampler
/*27441*/         OPC_RecordChild4, // #3 = $dmask
/*27442*/         OPC_RecordChild5, // #4 = $unorm
/*27443*/         OPC_RecordChild6, // #5 = $r128
/*27444*/         OPC_RecordChild7, // #6 = $da
/*27445*/         OPC_MoveChild, 8,
/*27447*/         OPC_RecordNode, // #7 = $glc
/*27448*/         OPC_MoveParent,
/*27449*/         OPC_MoveChild, 9,
/*27451*/         OPC_RecordNode, // #8 = $slc
/*27452*/         OPC_MoveParent,
/*27453*/         OPC_MoveChild, 10,
/*27455*/         OPC_RecordNode, // #9 = $tfe
/*27456*/         OPC_MoveParent,
/*27457*/         OPC_MoveChild, 11,
/*27459*/         OPC_RecordNode, // #10 = $lwe
/*27460*/         OPC_MoveParent,
/*27461*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27463*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27466*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27469*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27472*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27475*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27478*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27481*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27484*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27487*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27505*/       /*Scope*/ 68, /*->27574*/
/*27506*/         OPC_CheckChild1Type, MVT::v2i32,
/*27508*/         OPC_RecordChild2, // #1 = $rsrc
/*27509*/         OPC_RecordChild3, // #2 = $sampler
/*27510*/         OPC_RecordChild4, // #3 = $dmask
/*27511*/         OPC_RecordChild5, // #4 = $unorm
/*27512*/         OPC_RecordChild6, // #5 = $r128
/*27513*/         OPC_RecordChild7, // #6 = $da
/*27514*/         OPC_MoveChild, 8,
/*27516*/         OPC_RecordNode, // #7 = $glc
/*27517*/         OPC_MoveParent,
/*27518*/         OPC_MoveChild, 9,
/*27520*/         OPC_RecordNode, // #8 = $slc
/*27521*/         OPC_MoveParent,
/*27522*/         OPC_MoveChild, 10,
/*27524*/         OPC_RecordNode, // #9 = $tfe
/*27525*/         OPC_MoveParent,
/*27526*/         OPC_MoveChild, 11,
/*27528*/         OPC_RecordNode, // #10 = $lwe
/*27529*/         OPC_MoveParent,
/*27530*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27532*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27535*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27538*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27541*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27544*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27547*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27550*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27553*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27556*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27574*/       /*Scope*/ 68, /*->27643*/
/*27575*/         OPC_CheckChild1Type, MVT::v4i32,
/*27577*/         OPC_RecordChild2, // #1 = $rsrc
/*27578*/         OPC_RecordChild3, // #2 = $sampler
/*27579*/         OPC_RecordChild4, // #3 = $dmask
/*27580*/         OPC_RecordChild5, // #4 = $unorm
/*27581*/         OPC_RecordChild6, // #5 = $r128
/*27582*/         OPC_RecordChild7, // #6 = $da
/*27583*/         OPC_MoveChild, 8,
/*27585*/         OPC_RecordNode, // #7 = $glc
/*27586*/         OPC_MoveParent,
/*27587*/         OPC_MoveChild, 9,
/*27589*/         OPC_RecordNode, // #8 = $slc
/*27590*/         OPC_MoveParent,
/*27591*/         OPC_MoveChild, 10,
/*27593*/         OPC_RecordNode, // #9 = $tfe
/*27594*/         OPC_MoveParent,
/*27595*/         OPC_MoveChild, 11,
/*27597*/         OPC_RecordNode, // #10 = $lwe
/*27598*/         OPC_MoveParent,
/*27599*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27601*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27604*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27607*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27610*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27613*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27616*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27619*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27622*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27643*/       /*Scope*/ 68, /*->27712*/
/*27644*/         OPC_CheckChild1Type, MVT::v8i32,
/*27646*/         OPC_RecordChild2, // #1 = $rsrc
/*27647*/         OPC_RecordChild3, // #2 = $sampler
/*27648*/         OPC_RecordChild4, // #3 = $dmask
/*27649*/         OPC_RecordChild5, // #4 = $unorm
/*27650*/         OPC_RecordChild6, // #5 = $r128
/*27651*/         OPC_RecordChild7, // #6 = $da
/*27652*/         OPC_MoveChild, 8,
/*27654*/         OPC_RecordNode, // #7 = $glc
/*27655*/         OPC_MoveParent,
/*27656*/         OPC_MoveChild, 9,
/*27658*/         OPC_RecordNode, // #8 = $slc
/*27659*/         OPC_MoveParent,
/*27660*/         OPC_MoveChild, 10,
/*27662*/         OPC_RecordNode, // #9 = $tfe
/*27663*/         OPC_MoveParent,
/*27664*/         OPC_MoveChild, 11,
/*27666*/         OPC_RecordNode, // #10 = $lwe
/*27667*/         OPC_MoveParent,
/*27668*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27670*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27673*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27676*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27679*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27682*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27685*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27688*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27691*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27694*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27712*/       /*Scope*/ 68, /*->27781*/
/*27713*/         OPC_CheckChild1Type, MVT::v16i32,
/*27715*/         OPC_RecordChild2, // #1 = $rsrc
/*27716*/         OPC_RecordChild3, // #2 = $sampler
/*27717*/         OPC_RecordChild4, // #3 = $dmask
/*27718*/         OPC_RecordChild5, // #4 = $unorm
/*27719*/         OPC_RecordChild6, // #5 = $r128
/*27720*/         OPC_RecordChild7, // #6 = $da
/*27721*/         OPC_MoveChild, 8,
/*27723*/         OPC_RecordNode, // #7 = $glc
/*27724*/         OPC_MoveParent,
/*27725*/         OPC_MoveChild, 9,
/*27727*/         OPC_RecordNode, // #8 = $slc
/*27728*/         OPC_MoveParent,
/*27729*/         OPC_MoveChild, 10,
/*27731*/         OPC_RecordNode, // #9 = $tfe
/*27732*/         OPC_MoveParent,
/*27733*/         OPC_MoveChild, 11,
/*27735*/         OPC_RecordNode, // #10 = $lwe
/*27736*/         OPC_MoveParent,
/*27737*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27739*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27742*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27745*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27748*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27751*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27754*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27757*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27760*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27763*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27781*/       0, /*End of Scope*/
/*27782*/     /*Scope*/ 95|128,2/*351*/, /*->28135*/
/*27784*/       OPC_CheckChild0Integer, 80|128,33/*4304*/, 
/*27787*/       OPC_RecordChild1, // #0 = $addr
/*27788*/       OPC_Scope, 68, /*->27858*/ // 5 children in Scope
/*27790*/         OPC_CheckChild1Type, MVT::i32,
/*27792*/         OPC_RecordChild2, // #1 = $rsrc
/*27793*/         OPC_RecordChild3, // #2 = $sampler
/*27794*/         OPC_RecordChild4, // #3 = $dmask
/*27795*/         OPC_RecordChild5, // #4 = $unorm
/*27796*/         OPC_RecordChild6, // #5 = $r128
/*27797*/         OPC_RecordChild7, // #6 = $da
/*27798*/         OPC_MoveChild, 8,
/*27800*/         OPC_RecordNode, // #7 = $glc
/*27801*/         OPC_MoveParent,
/*27802*/         OPC_MoveChild, 9,
/*27804*/         OPC_RecordNode, // #8 = $slc
/*27805*/         OPC_MoveParent,
/*27806*/         OPC_MoveChild, 10,
/*27808*/         OPC_RecordNode, // #9 = $tfe
/*27809*/         OPC_MoveParent,
/*27810*/         OPC_MoveChild, 11,
/*27812*/         OPC_RecordNode, // #10 = $lwe
/*27813*/         OPC_MoveParent,
/*27814*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27816*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27819*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27822*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27825*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27828*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27831*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27834*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27837*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27840*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27858*/       /*Scope*/ 68, /*->27927*/
/*27859*/         OPC_CheckChild1Type, MVT::v2i32,
/*27861*/         OPC_RecordChild2, // #1 = $rsrc
/*27862*/         OPC_RecordChild3, // #2 = $sampler
/*27863*/         OPC_RecordChild4, // #3 = $dmask
/*27864*/         OPC_RecordChild5, // #4 = $unorm
/*27865*/         OPC_RecordChild6, // #5 = $r128
/*27866*/         OPC_RecordChild7, // #6 = $da
/*27867*/         OPC_MoveChild, 8,
/*27869*/         OPC_RecordNode, // #7 = $glc
/*27870*/         OPC_MoveParent,
/*27871*/         OPC_MoveChild, 9,
/*27873*/         OPC_RecordNode, // #8 = $slc
/*27874*/         OPC_MoveParent,
/*27875*/         OPC_MoveChild, 10,
/*27877*/         OPC_RecordNode, // #9 = $tfe
/*27878*/         OPC_MoveParent,
/*27879*/         OPC_MoveChild, 11,
/*27881*/         OPC_RecordNode, // #10 = $lwe
/*27882*/         OPC_MoveParent,
/*27883*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27885*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27888*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27891*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27894*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27897*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27900*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27903*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27906*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27927*/       /*Scope*/ 68, /*->27996*/
/*27928*/         OPC_CheckChild1Type, MVT::v4i32,
/*27930*/         OPC_RecordChild2, // #1 = $rsrc
/*27931*/         OPC_RecordChild3, // #2 = $sampler
/*27932*/         OPC_RecordChild4, // #3 = $dmask
/*27933*/         OPC_RecordChild5, // #4 = $unorm
/*27934*/         OPC_RecordChild6, // #5 = $r128
/*27935*/         OPC_RecordChild7, // #6 = $da
/*27936*/         OPC_MoveChild, 8,
/*27938*/         OPC_RecordNode, // #7 = $glc
/*27939*/         OPC_MoveParent,
/*27940*/         OPC_MoveChild, 9,
/*27942*/         OPC_RecordNode, // #8 = $slc
/*27943*/         OPC_MoveParent,
/*27944*/         OPC_MoveChild, 10,
/*27946*/         OPC_RecordNode, // #9 = $tfe
/*27947*/         OPC_MoveParent,
/*27948*/         OPC_MoveChild, 11,
/*27950*/         OPC_RecordNode, // #10 = $lwe
/*27951*/         OPC_MoveParent,
/*27952*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27954*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27963*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27975*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27978*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27996*/       /*Scope*/ 68, /*->28065*/
/*27997*/         OPC_CheckChild1Type, MVT::v8i32,
/*27999*/         OPC_RecordChild2, // #1 = $rsrc
/*28000*/         OPC_RecordChild3, // #2 = $sampler
/*28001*/         OPC_RecordChild4, // #3 = $dmask
/*28002*/         OPC_RecordChild5, // #4 = $unorm
/*28003*/         OPC_RecordChild6, // #5 = $r128
/*28004*/         OPC_RecordChild7, // #6 = $da
/*28005*/         OPC_MoveChild, 8,
/*28007*/         OPC_RecordNode, // #7 = $glc
/*28008*/         OPC_MoveParent,
/*28009*/         OPC_MoveChild, 9,
/*28011*/         OPC_RecordNode, // #8 = $slc
/*28012*/         OPC_MoveParent,
/*28013*/         OPC_MoveChild, 10,
/*28015*/         OPC_RecordNode, // #9 = $tfe
/*28016*/         OPC_MoveParent,
/*28017*/         OPC_MoveChild, 11,
/*28019*/         OPC_RecordNode, // #10 = $lwe
/*28020*/         OPC_MoveParent,
/*28021*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28023*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28026*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28029*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28032*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28035*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28038*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28041*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28044*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28047*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28065*/       /*Scope*/ 68, /*->28134*/
/*28066*/         OPC_CheckChild1Type, MVT::v16i32,
/*28068*/         OPC_RecordChild2, // #1 = $rsrc
/*28069*/         OPC_RecordChild3, // #2 = $sampler
/*28070*/         OPC_RecordChild4, // #3 = $dmask
/*28071*/         OPC_RecordChild5, // #4 = $unorm
/*28072*/         OPC_RecordChild6, // #5 = $r128
/*28073*/         OPC_RecordChild7, // #6 = $da
/*28074*/         OPC_MoveChild, 8,
/*28076*/         OPC_RecordNode, // #7 = $glc
/*28077*/         OPC_MoveParent,
/*28078*/         OPC_MoveChild, 9,
/*28080*/         OPC_RecordNode, // #8 = $slc
/*28081*/         OPC_MoveParent,
/*28082*/         OPC_MoveChild, 10,
/*28084*/         OPC_RecordNode, // #9 = $tfe
/*28085*/         OPC_MoveParent,
/*28086*/         OPC_MoveChild, 11,
/*28088*/         OPC_RecordNode, // #10 = $lwe
/*28089*/         OPC_MoveParent,
/*28090*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28092*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28095*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28098*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28101*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28104*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28107*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28110*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28113*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28116*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28134*/       0, /*End of Scope*/
/*28135*/     /*Scope*/ 95|128,2/*351*/, /*->28488*/
/*28137*/       OPC_CheckChild0Integer, 89|128,33/*4313*/, 
/*28140*/       OPC_RecordChild1, // #0 = $addr
/*28141*/       OPC_Scope, 68, /*->28211*/ // 5 children in Scope
/*28143*/         OPC_CheckChild1Type, MVT::i32,
/*28145*/         OPC_RecordChild2, // #1 = $rsrc
/*28146*/         OPC_RecordChild3, // #2 = $sampler
/*28147*/         OPC_RecordChild4, // #3 = $dmask
/*28148*/         OPC_RecordChild5, // #4 = $unorm
/*28149*/         OPC_RecordChild6, // #5 = $r128
/*28150*/         OPC_RecordChild7, // #6 = $da
/*28151*/         OPC_MoveChild, 8,
/*28153*/         OPC_RecordNode, // #7 = $glc
/*28154*/         OPC_MoveParent,
/*28155*/         OPC_MoveChild, 9,
/*28157*/         OPC_RecordNode, // #8 = $slc
/*28158*/         OPC_MoveParent,
/*28159*/         OPC_MoveChild, 10,
/*28161*/         OPC_RecordNode, // #9 = $tfe
/*28162*/         OPC_MoveParent,
/*28163*/         OPC_MoveChild, 11,
/*28165*/         OPC_RecordNode, // #10 = $lwe
/*28166*/         OPC_MoveParent,
/*28167*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28169*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28172*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28175*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28178*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28181*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28184*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28187*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28190*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28193*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28211*/       /*Scope*/ 68, /*->28280*/
/*28212*/         OPC_CheckChild1Type, MVT::v2i32,
/*28214*/         OPC_RecordChild2, // #1 = $rsrc
/*28215*/         OPC_RecordChild3, // #2 = $sampler
/*28216*/         OPC_RecordChild4, // #3 = $dmask
/*28217*/         OPC_RecordChild5, // #4 = $unorm
/*28218*/         OPC_RecordChild6, // #5 = $r128
/*28219*/         OPC_RecordChild7, // #6 = $da
/*28220*/         OPC_MoveChild, 8,
/*28222*/         OPC_RecordNode, // #7 = $glc
/*28223*/         OPC_MoveParent,
/*28224*/         OPC_MoveChild, 9,
/*28226*/         OPC_RecordNode, // #8 = $slc
/*28227*/         OPC_MoveParent,
/*28228*/         OPC_MoveChild, 10,
/*28230*/         OPC_RecordNode, // #9 = $tfe
/*28231*/         OPC_MoveParent,
/*28232*/         OPC_MoveChild, 11,
/*28234*/         OPC_RecordNode, // #10 = $lwe
/*28235*/         OPC_MoveParent,
/*28236*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28238*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28241*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28244*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28247*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28250*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28253*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28256*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28259*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28262*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28280*/       /*Scope*/ 68, /*->28349*/
/*28281*/         OPC_CheckChild1Type, MVT::v4i32,
/*28283*/         OPC_RecordChild2, // #1 = $rsrc
/*28284*/         OPC_RecordChild3, // #2 = $sampler
/*28285*/         OPC_RecordChild4, // #3 = $dmask
/*28286*/         OPC_RecordChild5, // #4 = $unorm
/*28287*/         OPC_RecordChild6, // #5 = $r128
/*28288*/         OPC_RecordChild7, // #6 = $da
/*28289*/         OPC_MoveChild, 8,
/*28291*/         OPC_RecordNode, // #7 = $glc
/*28292*/         OPC_MoveParent,
/*28293*/         OPC_MoveChild, 9,
/*28295*/         OPC_RecordNode, // #8 = $slc
/*28296*/         OPC_MoveParent,
/*28297*/         OPC_MoveChild, 10,
/*28299*/         OPC_RecordNode, // #9 = $tfe
/*28300*/         OPC_MoveParent,
/*28301*/         OPC_MoveChild, 11,
/*28303*/         OPC_RecordNode, // #10 = $lwe
/*28304*/         OPC_MoveParent,
/*28305*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28307*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28310*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28313*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28316*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28319*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28322*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28325*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28328*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28331*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28349*/       /*Scope*/ 68, /*->28418*/
/*28350*/         OPC_CheckChild1Type, MVT::v8i32,
/*28352*/         OPC_RecordChild2, // #1 = $rsrc
/*28353*/         OPC_RecordChild3, // #2 = $sampler
/*28354*/         OPC_RecordChild4, // #3 = $dmask
/*28355*/         OPC_RecordChild5, // #4 = $unorm
/*28356*/         OPC_RecordChild6, // #5 = $r128
/*28357*/         OPC_RecordChild7, // #6 = $da
/*28358*/         OPC_MoveChild, 8,
/*28360*/         OPC_RecordNode, // #7 = $glc
/*28361*/         OPC_MoveParent,
/*28362*/         OPC_MoveChild, 9,
/*28364*/         OPC_RecordNode, // #8 = $slc
/*28365*/         OPC_MoveParent,
/*28366*/         OPC_MoveChild, 10,
/*28368*/         OPC_RecordNode, // #9 = $tfe
/*28369*/         OPC_MoveParent,
/*28370*/         OPC_MoveChild, 11,
/*28372*/         OPC_RecordNode, // #10 = $lwe
/*28373*/         OPC_MoveParent,
/*28374*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28376*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28379*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28382*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28385*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28388*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28391*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28394*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28397*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28400*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28418*/       /*Scope*/ 68, /*->28487*/
/*28419*/         OPC_CheckChild1Type, MVT::v16i32,
/*28421*/         OPC_RecordChild2, // #1 = $rsrc
/*28422*/         OPC_RecordChild3, // #2 = $sampler
/*28423*/         OPC_RecordChild4, // #3 = $dmask
/*28424*/         OPC_RecordChild5, // #4 = $unorm
/*28425*/         OPC_RecordChild6, // #5 = $r128
/*28426*/         OPC_RecordChild7, // #6 = $da
/*28427*/         OPC_MoveChild, 8,
/*28429*/         OPC_RecordNode, // #7 = $glc
/*28430*/         OPC_MoveParent,
/*28431*/         OPC_MoveChild, 9,
/*28433*/         OPC_RecordNode, // #8 = $slc
/*28434*/         OPC_MoveParent,
/*28435*/         OPC_MoveChild, 10,
/*28437*/         OPC_RecordNode, // #9 = $tfe
/*28438*/         OPC_MoveParent,
/*28439*/         OPC_MoveChild, 11,
/*28441*/         OPC_RecordNode, // #10 = $lwe
/*28442*/         OPC_MoveParent,
/*28443*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28445*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28448*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28451*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28454*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28457*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28460*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28463*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28466*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28469*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28487*/       0, /*End of Scope*/
/*28488*/     /*Scope*/ 95|128,2/*351*/, /*->28841*/
/*28490*/       OPC_CheckChild0Integer, 91|128,33/*4315*/, 
/*28493*/       OPC_RecordChild1, // #0 = $addr
/*28494*/       OPC_Scope, 68, /*->28564*/ // 5 children in Scope
/*28496*/         OPC_CheckChild1Type, MVT::i32,
/*28498*/         OPC_RecordChild2, // #1 = $rsrc
/*28499*/         OPC_RecordChild3, // #2 = $sampler
/*28500*/         OPC_RecordChild4, // #3 = $dmask
/*28501*/         OPC_RecordChild5, // #4 = $unorm
/*28502*/         OPC_RecordChild6, // #5 = $r128
/*28503*/         OPC_RecordChild7, // #6 = $da
/*28504*/         OPC_MoveChild, 8,
/*28506*/         OPC_RecordNode, // #7 = $glc
/*28507*/         OPC_MoveParent,
/*28508*/         OPC_MoveChild, 9,
/*28510*/         OPC_RecordNode, // #8 = $slc
/*28511*/         OPC_MoveParent,
/*28512*/         OPC_MoveChild, 10,
/*28514*/         OPC_RecordNode, // #9 = $tfe
/*28515*/         OPC_MoveParent,
/*28516*/         OPC_MoveChild, 11,
/*28518*/         OPC_RecordNode, // #10 = $lwe
/*28519*/         OPC_MoveParent,
/*28520*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28522*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28525*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28528*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28531*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28534*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28537*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28540*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28543*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28546*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28564*/       /*Scope*/ 68, /*->28633*/
/*28565*/         OPC_CheckChild1Type, MVT::v2i32,
/*28567*/         OPC_RecordChild2, // #1 = $rsrc
/*28568*/         OPC_RecordChild3, // #2 = $sampler
/*28569*/         OPC_RecordChild4, // #3 = $dmask
/*28570*/         OPC_RecordChild5, // #4 = $unorm
/*28571*/         OPC_RecordChild6, // #5 = $r128
/*28572*/         OPC_RecordChild7, // #6 = $da
/*28573*/         OPC_MoveChild, 8,
/*28575*/         OPC_RecordNode, // #7 = $glc
/*28576*/         OPC_MoveParent,
/*28577*/         OPC_MoveChild, 9,
/*28579*/         OPC_RecordNode, // #8 = $slc
/*28580*/         OPC_MoveParent,
/*28581*/         OPC_MoveChild, 10,
/*28583*/         OPC_RecordNode, // #9 = $tfe
/*28584*/         OPC_MoveParent,
/*28585*/         OPC_MoveChild, 11,
/*28587*/         OPC_RecordNode, // #10 = $lwe
/*28588*/         OPC_MoveParent,
/*28589*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28591*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28594*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28597*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28600*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28603*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28606*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28609*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28612*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28633*/       /*Scope*/ 68, /*->28702*/
/*28634*/         OPC_CheckChild1Type, MVT::v4i32,
/*28636*/         OPC_RecordChild2, // #1 = $rsrc
/*28637*/         OPC_RecordChild3, // #2 = $sampler
/*28638*/         OPC_RecordChild4, // #3 = $dmask
/*28639*/         OPC_RecordChild5, // #4 = $unorm
/*28640*/         OPC_RecordChild6, // #5 = $r128
/*28641*/         OPC_RecordChild7, // #6 = $da
/*28642*/         OPC_MoveChild, 8,
/*28644*/         OPC_RecordNode, // #7 = $glc
/*28645*/         OPC_MoveParent,
/*28646*/         OPC_MoveChild, 9,
/*28648*/         OPC_RecordNode, // #8 = $slc
/*28649*/         OPC_MoveParent,
/*28650*/         OPC_MoveChild, 10,
/*28652*/         OPC_RecordNode, // #9 = $tfe
/*28653*/         OPC_MoveParent,
/*28654*/         OPC_MoveChild, 11,
/*28656*/         OPC_RecordNode, // #10 = $lwe
/*28657*/         OPC_MoveParent,
/*28658*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28660*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28663*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28666*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28669*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28672*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28675*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28678*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28681*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28702*/       /*Scope*/ 68, /*->28771*/
/*28703*/         OPC_CheckChild1Type, MVT::v8i32,
/*28705*/         OPC_RecordChild2, // #1 = $rsrc
/*28706*/         OPC_RecordChild3, // #2 = $sampler
/*28707*/         OPC_RecordChild4, // #3 = $dmask
/*28708*/         OPC_RecordChild5, // #4 = $unorm
/*28709*/         OPC_RecordChild6, // #5 = $r128
/*28710*/         OPC_RecordChild7, // #6 = $da
/*28711*/         OPC_MoveChild, 8,
/*28713*/         OPC_RecordNode, // #7 = $glc
/*28714*/         OPC_MoveParent,
/*28715*/         OPC_MoveChild, 9,
/*28717*/         OPC_RecordNode, // #8 = $slc
/*28718*/         OPC_MoveParent,
/*28719*/         OPC_MoveChild, 10,
/*28721*/         OPC_RecordNode, // #9 = $tfe
/*28722*/         OPC_MoveParent,
/*28723*/         OPC_MoveChild, 11,
/*28725*/         OPC_RecordNode, // #10 = $lwe
/*28726*/         OPC_MoveParent,
/*28727*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28729*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28732*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28735*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28738*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28741*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28744*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28747*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28750*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28753*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28771*/       /*Scope*/ 68, /*->28840*/
/*28772*/         OPC_CheckChild1Type, MVT::v16i32,
/*28774*/         OPC_RecordChild2, // #1 = $rsrc
/*28775*/         OPC_RecordChild3, // #2 = $sampler
/*28776*/         OPC_RecordChild4, // #3 = $dmask
/*28777*/         OPC_RecordChild5, // #4 = $unorm
/*28778*/         OPC_RecordChild6, // #5 = $r128
/*28779*/         OPC_RecordChild7, // #6 = $da
/*28780*/         OPC_MoveChild, 8,
/*28782*/         OPC_RecordNode, // #7 = $glc
/*28783*/         OPC_MoveParent,
/*28784*/         OPC_MoveChild, 9,
/*28786*/         OPC_RecordNode, // #8 = $slc
/*28787*/         OPC_MoveParent,
/*28788*/         OPC_MoveChild, 10,
/*28790*/         OPC_RecordNode, // #9 = $tfe
/*28791*/         OPC_MoveParent,
/*28792*/         OPC_MoveChild, 11,
/*28794*/         OPC_RecordNode, // #10 = $lwe
/*28795*/         OPC_MoveParent,
/*28796*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28798*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28801*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28804*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28807*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28810*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28813*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28816*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28819*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28840*/       0, /*End of Scope*/
/*28841*/     /*Scope*/ 95|128,2/*351*/, /*->29194*/
/*28843*/       OPC_CheckChild0Integer, 92|128,33/*4316*/, 
/*28846*/       OPC_RecordChild1, // #0 = $addr
/*28847*/       OPC_Scope, 68, /*->28917*/ // 5 children in Scope
/*28849*/         OPC_CheckChild1Type, MVT::i32,
/*28851*/         OPC_RecordChild2, // #1 = $rsrc
/*28852*/         OPC_RecordChild3, // #2 = $sampler
/*28853*/         OPC_RecordChild4, // #3 = $dmask
/*28854*/         OPC_RecordChild5, // #4 = $unorm
/*28855*/         OPC_RecordChild6, // #5 = $r128
/*28856*/         OPC_RecordChild7, // #6 = $da
/*28857*/         OPC_MoveChild, 8,
/*28859*/         OPC_RecordNode, // #7 = $glc
/*28860*/         OPC_MoveParent,
/*28861*/         OPC_MoveChild, 9,
/*28863*/         OPC_RecordNode, // #8 = $slc
/*28864*/         OPC_MoveParent,
/*28865*/         OPC_MoveChild, 10,
/*28867*/         OPC_RecordNode, // #9 = $tfe
/*28868*/         OPC_MoveParent,
/*28869*/         OPC_MoveChild, 11,
/*28871*/         OPC_RecordNode, // #10 = $lwe
/*28872*/         OPC_MoveParent,
/*28873*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28875*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28878*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28881*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28884*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28887*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28890*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28893*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28896*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28899*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28917*/       /*Scope*/ 68, /*->28986*/
/*28918*/         OPC_CheckChild1Type, MVT::v2i32,
/*28920*/         OPC_RecordChild2, // #1 = $rsrc
/*28921*/         OPC_RecordChild3, // #2 = $sampler
/*28922*/         OPC_RecordChild4, // #3 = $dmask
/*28923*/         OPC_RecordChild5, // #4 = $unorm
/*28924*/         OPC_RecordChild6, // #5 = $r128
/*28925*/         OPC_RecordChild7, // #6 = $da
/*28926*/         OPC_MoveChild, 8,
/*28928*/         OPC_RecordNode, // #7 = $glc
/*28929*/         OPC_MoveParent,
/*28930*/         OPC_MoveChild, 9,
/*28932*/         OPC_RecordNode, // #8 = $slc
/*28933*/         OPC_MoveParent,
/*28934*/         OPC_MoveChild, 10,
/*28936*/         OPC_RecordNode, // #9 = $tfe
/*28937*/         OPC_MoveParent,
/*28938*/         OPC_MoveChild, 11,
/*28940*/         OPC_RecordNode, // #10 = $lwe
/*28941*/         OPC_MoveParent,
/*28942*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28944*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28947*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28950*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28953*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28956*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28959*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28962*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28965*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28986*/       /*Scope*/ 68, /*->29055*/
/*28987*/         OPC_CheckChild1Type, MVT::v4i32,
/*28989*/         OPC_RecordChild2, // #1 = $rsrc
/*28990*/         OPC_RecordChild3, // #2 = $sampler
/*28991*/         OPC_RecordChild4, // #3 = $dmask
/*28992*/         OPC_RecordChild5, // #4 = $unorm
/*28993*/         OPC_RecordChild6, // #5 = $r128
/*28994*/         OPC_RecordChild7, // #6 = $da
/*28995*/         OPC_MoveChild, 8,
/*28997*/         OPC_RecordNode, // #7 = $glc
/*28998*/         OPC_MoveParent,
/*28999*/         OPC_MoveChild, 9,
/*29001*/         OPC_RecordNode, // #8 = $slc
/*29002*/         OPC_MoveParent,
/*29003*/         OPC_MoveChild, 10,
/*29005*/         OPC_RecordNode, // #9 = $tfe
/*29006*/         OPC_MoveParent,
/*29007*/         OPC_MoveChild, 11,
/*29009*/         OPC_RecordNode, // #10 = $lwe
/*29010*/         OPC_MoveParent,
/*29011*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29013*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29016*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29019*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29022*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29025*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29028*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29031*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29034*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29037*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29055*/       /*Scope*/ 68, /*->29124*/
/*29056*/         OPC_CheckChild1Type, MVT::v8i32,
/*29058*/         OPC_RecordChild2, // #1 = $rsrc
/*29059*/         OPC_RecordChild3, // #2 = $sampler
/*29060*/         OPC_RecordChild4, // #3 = $dmask
/*29061*/         OPC_RecordChild5, // #4 = $unorm
/*29062*/         OPC_RecordChild6, // #5 = $r128
/*29063*/         OPC_RecordChild7, // #6 = $da
/*29064*/         OPC_MoveChild, 8,
/*29066*/         OPC_RecordNode, // #7 = $glc
/*29067*/         OPC_MoveParent,
/*29068*/         OPC_MoveChild, 9,
/*29070*/         OPC_RecordNode, // #8 = $slc
/*29071*/         OPC_MoveParent,
/*29072*/         OPC_MoveChild, 10,
/*29074*/         OPC_RecordNode, // #9 = $tfe
/*29075*/         OPC_MoveParent,
/*29076*/         OPC_MoveChild, 11,
/*29078*/         OPC_RecordNode, // #10 = $lwe
/*29079*/         OPC_MoveParent,
/*29080*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29082*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29085*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29088*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29091*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29094*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29097*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29100*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29106*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29124*/       /*Scope*/ 68, /*->29193*/
/*29125*/         OPC_CheckChild1Type, MVT::v16i32,
/*29127*/         OPC_RecordChild2, // #1 = $rsrc
/*29128*/         OPC_RecordChild3, // #2 = $sampler
/*29129*/         OPC_RecordChild4, // #3 = $dmask
/*29130*/         OPC_RecordChild5, // #4 = $unorm
/*29131*/         OPC_RecordChild6, // #5 = $r128
/*29132*/         OPC_RecordChild7, // #6 = $da
/*29133*/         OPC_MoveChild, 8,
/*29135*/         OPC_RecordNode, // #7 = $glc
/*29136*/         OPC_MoveParent,
/*29137*/         OPC_MoveChild, 9,
/*29139*/         OPC_RecordNode, // #8 = $slc
/*29140*/         OPC_MoveParent,
/*29141*/         OPC_MoveChild, 10,
/*29143*/         OPC_RecordNode, // #9 = $tfe
/*29144*/         OPC_MoveParent,
/*29145*/         OPC_MoveChild, 11,
/*29147*/         OPC_RecordNode, // #10 = $lwe
/*29148*/         OPC_MoveParent,
/*29149*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29151*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29154*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29157*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29160*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29163*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29166*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29169*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29172*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29193*/       0, /*End of Scope*/
/*29194*/     /*Scope*/ 95|128,2/*351*/, /*->29547*/
/*29196*/       OPC_CheckChild0Integer, 95|128,33/*4319*/, 
/*29199*/       OPC_RecordChild1, // #0 = $addr
/*29200*/       OPC_Scope, 68, /*->29270*/ // 5 children in Scope
/*29202*/         OPC_CheckChild1Type, MVT::i32,
/*29204*/         OPC_RecordChild2, // #1 = $rsrc
/*29205*/         OPC_RecordChild3, // #2 = $sampler
/*29206*/         OPC_RecordChild4, // #3 = $dmask
/*29207*/         OPC_RecordChild5, // #4 = $unorm
/*29208*/         OPC_RecordChild6, // #5 = $r128
/*29209*/         OPC_RecordChild7, // #6 = $da
/*29210*/         OPC_MoveChild, 8,
/*29212*/         OPC_RecordNode, // #7 = $glc
/*29213*/         OPC_MoveParent,
/*29214*/         OPC_MoveChild, 9,
/*29216*/         OPC_RecordNode, // #8 = $slc
/*29217*/         OPC_MoveParent,
/*29218*/         OPC_MoveChild, 10,
/*29220*/         OPC_RecordNode, // #9 = $tfe
/*29221*/         OPC_MoveParent,
/*29222*/         OPC_MoveChild, 11,
/*29224*/         OPC_RecordNode, // #10 = $lwe
/*29225*/         OPC_MoveParent,
/*29226*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29228*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29231*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29234*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29237*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29240*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29243*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29246*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29249*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29252*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29270*/       /*Scope*/ 68, /*->29339*/
/*29271*/         OPC_CheckChild1Type, MVT::v2i32,
/*29273*/         OPC_RecordChild2, // #1 = $rsrc
/*29274*/         OPC_RecordChild3, // #2 = $sampler
/*29275*/         OPC_RecordChild4, // #3 = $dmask
/*29276*/         OPC_RecordChild5, // #4 = $unorm
/*29277*/         OPC_RecordChild6, // #5 = $r128
/*29278*/         OPC_RecordChild7, // #6 = $da
/*29279*/         OPC_MoveChild, 8,
/*29281*/         OPC_RecordNode, // #7 = $glc
/*29282*/         OPC_MoveParent,
/*29283*/         OPC_MoveChild, 9,
/*29285*/         OPC_RecordNode, // #8 = $slc
/*29286*/         OPC_MoveParent,
/*29287*/         OPC_MoveChild, 10,
/*29289*/         OPC_RecordNode, // #9 = $tfe
/*29290*/         OPC_MoveParent,
/*29291*/         OPC_MoveChild, 11,
/*29293*/         OPC_RecordNode, // #10 = $lwe
/*29294*/         OPC_MoveParent,
/*29295*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29297*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29300*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29303*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29306*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29309*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29312*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29315*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29318*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29339*/       /*Scope*/ 68, /*->29408*/
/*29340*/         OPC_CheckChild1Type, MVT::v4i32,
/*29342*/         OPC_RecordChild2, // #1 = $rsrc
/*29343*/         OPC_RecordChild3, // #2 = $sampler
/*29344*/         OPC_RecordChild4, // #3 = $dmask
/*29345*/         OPC_RecordChild5, // #4 = $unorm
/*29346*/         OPC_RecordChild6, // #5 = $r128
/*29347*/         OPC_RecordChild7, // #6 = $da
/*29348*/         OPC_MoveChild, 8,
/*29350*/         OPC_RecordNode, // #7 = $glc
/*29351*/         OPC_MoveParent,
/*29352*/         OPC_MoveChild, 9,
/*29354*/         OPC_RecordNode, // #8 = $slc
/*29355*/         OPC_MoveParent,
/*29356*/         OPC_MoveChild, 10,
/*29358*/         OPC_RecordNode, // #9 = $tfe
/*29359*/         OPC_MoveParent,
/*29360*/         OPC_MoveChild, 11,
/*29362*/         OPC_RecordNode, // #10 = $lwe
/*29363*/         OPC_MoveParent,
/*29364*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29366*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29369*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29372*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29375*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29378*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29381*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29384*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29390*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29408*/       /*Scope*/ 68, /*->29477*/
/*29409*/         OPC_CheckChild1Type, MVT::v8i32,
/*29411*/         OPC_RecordChild2, // #1 = $rsrc
/*29412*/         OPC_RecordChild3, // #2 = $sampler
/*29413*/         OPC_RecordChild4, // #3 = $dmask
/*29414*/         OPC_RecordChild5, // #4 = $unorm
/*29415*/         OPC_RecordChild6, // #5 = $r128
/*29416*/         OPC_RecordChild7, // #6 = $da
/*29417*/         OPC_MoveChild, 8,
/*29419*/         OPC_RecordNode, // #7 = $glc
/*29420*/         OPC_MoveParent,
/*29421*/         OPC_MoveChild, 9,
/*29423*/         OPC_RecordNode, // #8 = $slc
/*29424*/         OPC_MoveParent,
/*29425*/         OPC_MoveChild, 10,
/*29427*/         OPC_RecordNode, // #9 = $tfe
/*29428*/         OPC_MoveParent,
/*29429*/         OPC_MoveChild, 11,
/*29431*/         OPC_RecordNode, // #10 = $lwe
/*29432*/         OPC_MoveParent,
/*29433*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29435*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29438*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29441*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29444*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29447*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29450*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29453*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29456*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29477*/       /*Scope*/ 68, /*->29546*/
/*29478*/         OPC_CheckChild1Type, MVT::v16i32,
/*29480*/         OPC_RecordChild2, // #1 = $rsrc
/*29481*/         OPC_RecordChild3, // #2 = $sampler
/*29482*/         OPC_RecordChild4, // #3 = $dmask
/*29483*/         OPC_RecordChild5, // #4 = $unorm
/*29484*/         OPC_RecordChild6, // #5 = $r128
/*29485*/         OPC_RecordChild7, // #6 = $da
/*29486*/         OPC_MoveChild, 8,
/*29488*/         OPC_RecordNode, // #7 = $glc
/*29489*/         OPC_MoveParent,
/*29490*/         OPC_MoveChild, 9,
/*29492*/         OPC_RecordNode, // #8 = $slc
/*29493*/         OPC_MoveParent,
/*29494*/         OPC_MoveChild, 10,
/*29496*/         OPC_RecordNode, // #9 = $tfe
/*29497*/         OPC_MoveParent,
/*29498*/         OPC_MoveChild, 11,
/*29500*/         OPC_RecordNode, // #10 = $lwe
/*29501*/         OPC_MoveParent,
/*29502*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29504*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29507*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29510*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29513*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29516*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29519*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29522*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29525*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29528*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29546*/       0, /*End of Scope*/
/*29547*/     /*Scope*/ 95|128,2/*351*/, /*->29900*/
/*29549*/       OPC_CheckChild0Integer, 81|128,33/*4305*/, 
/*29552*/       OPC_RecordChild1, // #0 = $addr
/*29553*/       OPC_Scope, 68, /*->29623*/ // 5 children in Scope
/*29555*/         OPC_CheckChild1Type, MVT::i32,
/*29557*/         OPC_RecordChild2, // #1 = $rsrc
/*29558*/         OPC_RecordChild3, // #2 = $sampler
/*29559*/         OPC_RecordChild4, // #3 = $dmask
/*29560*/         OPC_RecordChild5, // #4 = $unorm
/*29561*/         OPC_RecordChild6, // #5 = $r128
/*29562*/         OPC_RecordChild7, // #6 = $da
/*29563*/         OPC_MoveChild, 8,
/*29565*/         OPC_RecordNode, // #7 = $glc
/*29566*/         OPC_MoveParent,
/*29567*/         OPC_MoveChild, 9,
/*29569*/         OPC_RecordNode, // #8 = $slc
/*29570*/         OPC_MoveParent,
/*29571*/         OPC_MoveChild, 10,
/*29573*/         OPC_RecordNode, // #9 = $tfe
/*29574*/         OPC_MoveParent,
/*29575*/         OPC_MoveChild, 11,
/*29577*/         OPC_RecordNode, // #10 = $lwe
/*29578*/         OPC_MoveParent,
/*29579*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29581*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29584*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29587*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29590*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29593*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29596*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29599*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29602*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29623*/       /*Scope*/ 68, /*->29692*/
/*29624*/         OPC_CheckChild1Type, MVT::v2i32,
/*29626*/         OPC_RecordChild2, // #1 = $rsrc
/*29627*/         OPC_RecordChild3, // #2 = $sampler
/*29628*/         OPC_RecordChild4, // #3 = $dmask
/*29629*/         OPC_RecordChild5, // #4 = $unorm
/*29630*/         OPC_RecordChild6, // #5 = $r128
/*29631*/         OPC_RecordChild7, // #6 = $da
/*29632*/         OPC_MoveChild, 8,
/*29634*/         OPC_RecordNode, // #7 = $glc
/*29635*/         OPC_MoveParent,
/*29636*/         OPC_MoveChild, 9,
/*29638*/         OPC_RecordNode, // #8 = $slc
/*29639*/         OPC_MoveParent,
/*29640*/         OPC_MoveChild, 10,
/*29642*/         OPC_RecordNode, // #9 = $tfe
/*29643*/         OPC_MoveParent,
/*29644*/         OPC_MoveChild, 11,
/*29646*/         OPC_RecordNode, // #10 = $lwe
/*29647*/         OPC_MoveParent,
/*29648*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29650*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29653*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29656*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29659*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29662*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29665*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29668*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29671*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29674*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29692*/       /*Scope*/ 68, /*->29761*/
/*29693*/         OPC_CheckChild1Type, MVT::v4i32,
/*29695*/         OPC_RecordChild2, // #1 = $rsrc
/*29696*/         OPC_RecordChild3, // #2 = $sampler
/*29697*/         OPC_RecordChild4, // #3 = $dmask
/*29698*/         OPC_RecordChild5, // #4 = $unorm
/*29699*/         OPC_RecordChild6, // #5 = $r128
/*29700*/         OPC_RecordChild7, // #6 = $da
/*29701*/         OPC_MoveChild, 8,
/*29703*/         OPC_RecordNode, // #7 = $glc
/*29704*/         OPC_MoveParent,
/*29705*/         OPC_MoveChild, 9,
/*29707*/         OPC_RecordNode, // #8 = $slc
/*29708*/         OPC_MoveParent,
/*29709*/         OPC_MoveChild, 10,
/*29711*/         OPC_RecordNode, // #9 = $tfe
/*29712*/         OPC_MoveParent,
/*29713*/         OPC_MoveChild, 11,
/*29715*/         OPC_RecordNode, // #10 = $lwe
/*29716*/         OPC_MoveParent,
/*29717*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29719*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29761*/       /*Scope*/ 68, /*->29830*/
/*29762*/         OPC_CheckChild1Type, MVT::v8i32,
/*29764*/         OPC_RecordChild2, // #1 = $rsrc
/*29765*/         OPC_RecordChild3, // #2 = $sampler
/*29766*/         OPC_RecordChild4, // #3 = $dmask
/*29767*/         OPC_RecordChild5, // #4 = $unorm
/*29768*/         OPC_RecordChild6, // #5 = $r128
/*29769*/         OPC_RecordChild7, // #6 = $da
/*29770*/         OPC_MoveChild, 8,
/*29772*/         OPC_RecordNode, // #7 = $glc
/*29773*/         OPC_MoveParent,
/*29774*/         OPC_MoveChild, 9,
/*29776*/         OPC_RecordNode, // #8 = $slc
/*29777*/         OPC_MoveParent,
/*29778*/         OPC_MoveChild, 10,
/*29780*/         OPC_RecordNode, // #9 = $tfe
/*29781*/         OPC_MoveParent,
/*29782*/         OPC_MoveChild, 11,
/*29784*/         OPC_RecordNode, // #10 = $lwe
/*29785*/         OPC_MoveParent,
/*29786*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29788*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29791*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29794*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29797*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29800*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29803*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29806*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29809*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29812*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29830*/       /*Scope*/ 68, /*->29899*/
/*29831*/         OPC_CheckChild1Type, MVT::v16i32,
/*29833*/         OPC_RecordChild2, // #1 = $rsrc
/*29834*/         OPC_RecordChild3, // #2 = $sampler
/*29835*/         OPC_RecordChild4, // #3 = $dmask
/*29836*/         OPC_RecordChild5, // #4 = $unorm
/*29837*/         OPC_RecordChild6, // #5 = $r128
/*29838*/         OPC_RecordChild7, // #6 = $da
/*29839*/         OPC_MoveChild, 8,
/*29841*/         OPC_RecordNode, // #7 = $glc
/*29842*/         OPC_MoveParent,
/*29843*/         OPC_MoveChild, 9,
/*29845*/         OPC_RecordNode, // #8 = $slc
/*29846*/         OPC_MoveParent,
/*29847*/         OPC_MoveChild, 10,
/*29849*/         OPC_RecordNode, // #9 = $tfe
/*29850*/         OPC_MoveParent,
/*29851*/         OPC_MoveChild, 11,
/*29853*/         OPC_RecordNode, // #10 = $lwe
/*29854*/         OPC_MoveParent,
/*29855*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29857*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29860*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29863*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29866*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29869*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29872*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29875*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29878*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29881*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29899*/       0, /*End of Scope*/
/*29900*/     /*Scope*/ 95|128,2/*351*/, /*->30253*/
/*29902*/       OPC_CheckChild0Integer, 82|128,33/*4306*/, 
/*29905*/       OPC_RecordChild1, // #0 = $addr
/*29906*/       OPC_Scope, 68, /*->29976*/ // 5 children in Scope
/*29908*/         OPC_CheckChild1Type, MVT::i32,
/*29910*/         OPC_RecordChild2, // #1 = $rsrc
/*29911*/         OPC_RecordChild3, // #2 = $sampler
/*29912*/         OPC_RecordChild4, // #3 = $dmask
/*29913*/         OPC_RecordChild5, // #4 = $unorm
/*29914*/         OPC_RecordChild6, // #5 = $r128
/*29915*/         OPC_RecordChild7, // #6 = $da
/*29916*/         OPC_MoveChild, 8,
/*29918*/         OPC_RecordNode, // #7 = $glc
/*29919*/         OPC_MoveParent,
/*29920*/         OPC_MoveChild, 9,
/*29922*/         OPC_RecordNode, // #8 = $slc
/*29923*/         OPC_MoveParent,
/*29924*/         OPC_MoveChild, 10,
/*29926*/         OPC_RecordNode, // #9 = $tfe
/*29927*/         OPC_MoveParent,
/*29928*/         OPC_MoveChild, 11,
/*29930*/         OPC_RecordNode, // #10 = $lwe
/*29931*/         OPC_MoveParent,
/*29932*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29934*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29937*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29940*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29943*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29946*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29949*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29952*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29955*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29976*/       /*Scope*/ 68, /*->30045*/
/*29977*/         OPC_CheckChild1Type, MVT::v2i32,
/*29979*/         OPC_RecordChild2, // #1 = $rsrc
/*29980*/         OPC_RecordChild3, // #2 = $sampler
/*29981*/         OPC_RecordChild4, // #3 = $dmask
/*29982*/         OPC_RecordChild5, // #4 = $unorm
/*29983*/         OPC_RecordChild6, // #5 = $r128
/*29984*/         OPC_RecordChild7, // #6 = $da
/*29985*/         OPC_MoveChild, 8,
/*29987*/         OPC_RecordNode, // #7 = $glc
/*29988*/         OPC_MoveParent,
/*29989*/         OPC_MoveChild, 9,
/*29991*/         OPC_RecordNode, // #8 = $slc
/*29992*/         OPC_MoveParent,
/*29993*/         OPC_MoveChild, 10,
/*29995*/         OPC_RecordNode, // #9 = $tfe
/*29996*/         OPC_MoveParent,
/*29997*/         OPC_MoveChild, 11,
/*29999*/         OPC_RecordNode, // #10 = $lwe
/*30000*/         OPC_MoveParent,
/*30001*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30003*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30006*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30009*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30012*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30015*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30018*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30021*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30024*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30027*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30045*/       /*Scope*/ 68, /*->30114*/
/*30046*/         OPC_CheckChild1Type, MVT::v4i32,
/*30048*/         OPC_RecordChild2, // #1 = $rsrc
/*30049*/         OPC_RecordChild3, // #2 = $sampler
/*30050*/         OPC_RecordChild4, // #3 = $dmask
/*30051*/         OPC_RecordChild5, // #4 = $unorm
/*30052*/         OPC_RecordChild6, // #5 = $r128
/*30053*/         OPC_RecordChild7, // #6 = $da
/*30054*/         OPC_MoveChild, 8,
/*30056*/         OPC_RecordNode, // #7 = $glc
/*30057*/         OPC_MoveParent,
/*30058*/         OPC_MoveChild, 9,
/*30060*/         OPC_RecordNode, // #8 = $slc
/*30061*/         OPC_MoveParent,
/*30062*/         OPC_MoveChild, 10,
/*30064*/         OPC_RecordNode, // #9 = $tfe
/*30065*/         OPC_MoveParent,
/*30066*/         OPC_MoveChild, 11,
/*30068*/         OPC_RecordNode, // #10 = $lwe
/*30069*/         OPC_MoveParent,
/*30070*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30072*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30075*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30078*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30081*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30084*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30087*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30090*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30093*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30114*/       /*Scope*/ 68, /*->30183*/
/*30115*/         OPC_CheckChild1Type, MVT::v8i32,
/*30117*/         OPC_RecordChild2, // #1 = $rsrc
/*30118*/         OPC_RecordChild3, // #2 = $sampler
/*30119*/         OPC_RecordChild4, // #3 = $dmask
/*30120*/         OPC_RecordChild5, // #4 = $unorm
/*30121*/         OPC_RecordChild6, // #5 = $r128
/*30122*/         OPC_RecordChild7, // #6 = $da
/*30123*/         OPC_MoveChild, 8,
/*30125*/         OPC_RecordNode, // #7 = $glc
/*30126*/         OPC_MoveParent,
/*30127*/         OPC_MoveChild, 9,
/*30129*/         OPC_RecordNode, // #8 = $slc
/*30130*/         OPC_MoveParent,
/*30131*/         OPC_MoveChild, 10,
/*30133*/         OPC_RecordNode, // #9 = $tfe
/*30134*/         OPC_MoveParent,
/*30135*/         OPC_MoveChild, 11,
/*30137*/         OPC_RecordNode, // #10 = $lwe
/*30138*/         OPC_MoveParent,
/*30139*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30141*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30144*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30147*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30150*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30153*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30156*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30159*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30162*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30165*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30183*/       /*Scope*/ 68, /*->30252*/
/*30184*/         OPC_CheckChild1Type, MVT::v16i32,
/*30186*/         OPC_RecordChild2, // #1 = $rsrc
/*30187*/         OPC_RecordChild3, // #2 = $sampler
/*30188*/         OPC_RecordChild4, // #3 = $dmask
/*30189*/         OPC_RecordChild5, // #4 = $unorm
/*30190*/         OPC_RecordChild6, // #5 = $r128
/*30191*/         OPC_RecordChild7, // #6 = $da
/*30192*/         OPC_MoveChild, 8,
/*30194*/         OPC_RecordNode, // #7 = $glc
/*30195*/         OPC_MoveParent,
/*30196*/         OPC_MoveChild, 9,
/*30198*/         OPC_RecordNode, // #8 = $slc
/*30199*/         OPC_MoveParent,
/*30200*/         OPC_MoveChild, 10,
/*30202*/         OPC_RecordNode, // #9 = $tfe
/*30203*/         OPC_MoveParent,
/*30204*/         OPC_MoveChild, 11,
/*30206*/         OPC_RecordNode, // #10 = $lwe
/*30207*/         OPC_MoveParent,
/*30208*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30210*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30213*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30216*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30219*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30222*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30225*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30228*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30231*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30252*/       0, /*End of Scope*/
/*30253*/     /*Scope*/ 95|128,2/*351*/, /*->30606*/
/*30255*/       OPC_CheckChild0Integer, 97|128,33/*4321*/, 
/*30258*/       OPC_RecordChild1, // #0 = $addr
/*30259*/       OPC_Scope, 68, /*->30329*/ // 5 children in Scope
/*30261*/         OPC_CheckChild1Type, MVT::i32,
/*30263*/         OPC_RecordChild2, // #1 = $rsrc
/*30264*/         OPC_RecordChild3, // #2 = $sampler
/*30265*/         OPC_RecordChild4, // #3 = $dmask
/*30266*/         OPC_RecordChild5, // #4 = $unorm
/*30267*/         OPC_RecordChild6, // #5 = $r128
/*30268*/         OPC_RecordChild7, // #6 = $da
/*30269*/         OPC_MoveChild, 8,
/*30271*/         OPC_RecordNode, // #7 = $glc
/*30272*/         OPC_MoveParent,
/*30273*/         OPC_MoveChild, 9,
/*30275*/         OPC_RecordNode, // #8 = $slc
/*30276*/         OPC_MoveParent,
/*30277*/         OPC_MoveChild, 10,
/*30279*/         OPC_RecordNode, // #9 = $tfe
/*30280*/         OPC_MoveParent,
/*30281*/         OPC_MoveChild, 11,
/*30283*/         OPC_RecordNode, // #10 = $lwe
/*30284*/         OPC_MoveParent,
/*30285*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30287*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30290*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30293*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30296*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30299*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30302*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30305*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30308*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30311*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30329*/       /*Scope*/ 68, /*->30398*/
/*30330*/         OPC_CheckChild1Type, MVT::v2i32,
/*30332*/         OPC_RecordChild2, // #1 = $rsrc
/*30333*/         OPC_RecordChild3, // #2 = $sampler
/*30334*/         OPC_RecordChild4, // #3 = $dmask
/*30335*/         OPC_RecordChild5, // #4 = $unorm
/*30336*/         OPC_RecordChild6, // #5 = $r128
/*30337*/         OPC_RecordChild7, // #6 = $da
/*30338*/         OPC_MoveChild, 8,
/*30340*/         OPC_RecordNode, // #7 = $glc
/*30341*/         OPC_MoveParent,
/*30342*/         OPC_MoveChild, 9,
/*30344*/         OPC_RecordNode, // #8 = $slc
/*30345*/         OPC_MoveParent,
/*30346*/         OPC_MoveChild, 10,
/*30348*/         OPC_RecordNode, // #9 = $tfe
/*30349*/         OPC_MoveParent,
/*30350*/         OPC_MoveChild, 11,
/*30352*/         OPC_RecordNode, // #10 = $lwe
/*30353*/         OPC_MoveParent,
/*30354*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30356*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30359*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30362*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30365*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30368*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30371*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30374*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30377*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30398*/       /*Scope*/ 68, /*->30467*/
/*30399*/         OPC_CheckChild1Type, MVT::v4i32,
/*30401*/         OPC_RecordChild2, // #1 = $rsrc
/*30402*/         OPC_RecordChild3, // #2 = $sampler
/*30403*/         OPC_RecordChild4, // #3 = $dmask
/*30404*/         OPC_RecordChild5, // #4 = $unorm
/*30405*/         OPC_RecordChild6, // #5 = $r128
/*30406*/         OPC_RecordChild7, // #6 = $da
/*30407*/         OPC_MoveChild, 8,
/*30409*/         OPC_RecordNode, // #7 = $glc
/*30410*/         OPC_MoveParent,
/*30411*/         OPC_MoveChild, 9,
/*30413*/         OPC_RecordNode, // #8 = $slc
/*30414*/         OPC_MoveParent,
/*30415*/         OPC_MoveChild, 10,
/*30417*/         OPC_RecordNode, // #9 = $tfe
/*30418*/         OPC_MoveParent,
/*30419*/         OPC_MoveChild, 11,
/*30421*/         OPC_RecordNode, // #10 = $lwe
/*30422*/         OPC_MoveParent,
/*30423*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30425*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30428*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30431*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30434*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30437*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30440*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30443*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30446*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30449*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30467*/       /*Scope*/ 68, /*->30536*/
/*30468*/         OPC_CheckChild1Type, MVT::v8i32,
/*30470*/         OPC_RecordChild2, // #1 = $rsrc
/*30471*/         OPC_RecordChild3, // #2 = $sampler
/*30472*/         OPC_RecordChild4, // #3 = $dmask
/*30473*/         OPC_RecordChild5, // #4 = $unorm
/*30474*/         OPC_RecordChild6, // #5 = $r128
/*30475*/         OPC_RecordChild7, // #6 = $da
/*30476*/         OPC_MoveChild, 8,
/*30478*/         OPC_RecordNode, // #7 = $glc
/*30479*/         OPC_MoveParent,
/*30480*/         OPC_MoveChild, 9,
/*30482*/         OPC_RecordNode, // #8 = $slc
/*30483*/         OPC_MoveParent,
/*30484*/         OPC_MoveChild, 10,
/*30486*/         OPC_RecordNode, // #9 = $tfe
/*30487*/         OPC_MoveParent,
/*30488*/         OPC_MoveChild, 11,
/*30490*/         OPC_RecordNode, // #10 = $lwe
/*30491*/         OPC_MoveParent,
/*30492*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30494*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30497*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30500*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30503*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30506*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30509*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30512*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30515*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30536*/       /*Scope*/ 68, /*->30605*/
/*30537*/         OPC_CheckChild1Type, MVT::v16i32,
/*30539*/         OPC_RecordChild2, // #1 = $rsrc
/*30540*/         OPC_RecordChild3, // #2 = $sampler
/*30541*/         OPC_RecordChild4, // #3 = $dmask
/*30542*/         OPC_RecordChild5, // #4 = $unorm
/*30543*/         OPC_RecordChild6, // #5 = $r128
/*30544*/         OPC_RecordChild7, // #6 = $da
/*30545*/         OPC_MoveChild, 8,
/*30547*/         OPC_RecordNode, // #7 = $glc
/*30548*/         OPC_MoveParent,
/*30549*/         OPC_MoveChild, 9,
/*30551*/         OPC_RecordNode, // #8 = $slc
/*30552*/         OPC_MoveParent,
/*30553*/         OPC_MoveChild, 10,
/*30555*/         OPC_RecordNode, // #9 = $tfe
/*30556*/         OPC_MoveParent,
/*30557*/         OPC_MoveChild, 11,
/*30559*/         OPC_RecordNode, // #10 = $lwe
/*30560*/         OPC_MoveParent,
/*30561*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30563*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30566*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30569*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30572*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30575*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30578*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30581*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30584*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30587*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30605*/       0, /*End of Scope*/
/*30606*/     /*Scope*/ 95|128,2/*351*/, /*->30959*/
/*30608*/       OPC_CheckChild0Integer, 85|128,33/*4309*/, 
/*30611*/       OPC_RecordChild1, // #0 = $addr
/*30612*/       OPC_Scope, 68, /*->30682*/ // 5 children in Scope
/*30614*/         OPC_CheckChild1Type, MVT::i32,
/*30616*/         OPC_RecordChild2, // #1 = $rsrc
/*30617*/         OPC_RecordChild3, // #2 = $sampler
/*30618*/         OPC_RecordChild4, // #3 = $dmask
/*30619*/         OPC_RecordChild5, // #4 = $unorm
/*30620*/         OPC_RecordChild6, // #5 = $r128
/*30621*/         OPC_RecordChild7, // #6 = $da
/*30622*/         OPC_MoveChild, 8,
/*30624*/         OPC_RecordNode, // #7 = $glc
/*30625*/         OPC_MoveParent,
/*30626*/         OPC_MoveChild, 9,
/*30628*/         OPC_RecordNode, // #8 = $slc
/*30629*/         OPC_MoveParent,
/*30630*/         OPC_MoveChild, 10,
/*30632*/         OPC_RecordNode, // #9 = $tfe
/*30633*/         OPC_MoveParent,
/*30634*/         OPC_MoveChild, 11,
/*30636*/         OPC_RecordNode, // #10 = $lwe
/*30637*/         OPC_MoveParent,
/*30638*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30640*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30643*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30646*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30649*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30652*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30655*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30658*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30661*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30682*/       /*Scope*/ 68, /*->30751*/
/*30683*/         OPC_CheckChild1Type, MVT::v2i32,
/*30685*/         OPC_RecordChild2, // #1 = $rsrc
/*30686*/         OPC_RecordChild3, // #2 = $sampler
/*30687*/         OPC_RecordChild4, // #3 = $dmask
/*30688*/         OPC_RecordChild5, // #4 = $unorm
/*30689*/         OPC_RecordChild6, // #5 = $r128
/*30690*/         OPC_RecordChild7, // #6 = $da
/*30691*/         OPC_MoveChild, 8,
/*30693*/         OPC_RecordNode, // #7 = $glc
/*30694*/         OPC_MoveParent,
/*30695*/         OPC_MoveChild, 9,
/*30697*/         OPC_RecordNode, // #8 = $slc
/*30698*/         OPC_MoveParent,
/*30699*/         OPC_MoveChild, 10,
/*30701*/         OPC_RecordNode, // #9 = $tfe
/*30702*/         OPC_MoveParent,
/*30703*/         OPC_MoveChild, 11,
/*30705*/         OPC_RecordNode, // #10 = $lwe
/*30706*/         OPC_MoveParent,
/*30707*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30709*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30712*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30715*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30718*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30721*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30724*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30727*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30730*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30751*/       /*Scope*/ 68, /*->30820*/
/*30752*/         OPC_CheckChild1Type, MVT::v4i32,
/*30754*/         OPC_RecordChild2, // #1 = $rsrc
/*30755*/         OPC_RecordChild3, // #2 = $sampler
/*30756*/         OPC_RecordChild4, // #3 = $dmask
/*30757*/         OPC_RecordChild5, // #4 = $unorm
/*30758*/         OPC_RecordChild6, // #5 = $r128
/*30759*/         OPC_RecordChild7, // #6 = $da
/*30760*/         OPC_MoveChild, 8,
/*30762*/         OPC_RecordNode, // #7 = $glc
/*30763*/         OPC_MoveParent,
/*30764*/         OPC_MoveChild, 9,
/*30766*/         OPC_RecordNode, // #8 = $slc
/*30767*/         OPC_MoveParent,
/*30768*/         OPC_MoveChild, 10,
/*30770*/         OPC_RecordNode, // #9 = $tfe
/*30771*/         OPC_MoveParent,
/*30772*/         OPC_MoveChild, 11,
/*30774*/         OPC_RecordNode, // #10 = $lwe
/*30775*/         OPC_MoveParent,
/*30776*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30778*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30787*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30799*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30802*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30820*/       /*Scope*/ 68, /*->30889*/
/*30821*/         OPC_CheckChild1Type, MVT::v8i32,
/*30823*/         OPC_RecordChild2, // #1 = $rsrc
/*30824*/         OPC_RecordChild3, // #2 = $sampler
/*30825*/         OPC_RecordChild4, // #3 = $dmask
/*30826*/         OPC_RecordChild5, // #4 = $unorm
/*30827*/         OPC_RecordChild6, // #5 = $r128
/*30828*/         OPC_RecordChild7, // #6 = $da
/*30829*/         OPC_MoveChild, 8,
/*30831*/         OPC_RecordNode, // #7 = $glc
/*30832*/         OPC_MoveParent,
/*30833*/         OPC_MoveChild, 9,
/*30835*/         OPC_RecordNode, // #8 = $slc
/*30836*/         OPC_MoveParent,
/*30837*/         OPC_MoveChild, 10,
/*30839*/         OPC_RecordNode, // #9 = $tfe
/*30840*/         OPC_MoveParent,
/*30841*/         OPC_MoveChild, 11,
/*30843*/         OPC_RecordNode, // #10 = $lwe
/*30844*/         OPC_MoveParent,
/*30845*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30847*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30850*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30853*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30856*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30859*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30862*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30865*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30868*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30871*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30889*/       /*Scope*/ 68, /*->30958*/
/*30890*/         OPC_CheckChild1Type, MVT::v16i32,
/*30892*/         OPC_RecordChild2, // #1 = $rsrc
/*30893*/         OPC_RecordChild3, // #2 = $sampler
/*30894*/         OPC_RecordChild4, // #3 = $dmask
/*30895*/         OPC_RecordChild5, // #4 = $unorm
/*30896*/         OPC_RecordChild6, // #5 = $r128
/*30897*/         OPC_RecordChild7, // #6 = $da
/*30898*/         OPC_MoveChild, 8,
/*30900*/         OPC_RecordNode, // #7 = $glc
/*30901*/         OPC_MoveParent,
/*30902*/         OPC_MoveChild, 9,
/*30904*/         OPC_RecordNode, // #8 = $slc
/*30905*/         OPC_MoveParent,
/*30906*/         OPC_MoveChild, 10,
/*30908*/         OPC_RecordNode, // #9 = $tfe
/*30909*/         OPC_MoveParent,
/*30910*/         OPC_MoveChild, 11,
/*30912*/         OPC_RecordNode, // #10 = $lwe
/*30913*/         OPC_MoveParent,
/*30914*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30916*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30919*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30922*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30925*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30928*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30931*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30934*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30937*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30940*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30958*/       0, /*End of Scope*/
/*30959*/     /*Scope*/ 95|128,2/*351*/, /*->31312*/
/*30961*/       OPC_CheckChild0Integer, 86|128,33/*4310*/, 
/*30964*/       OPC_RecordChild1, // #0 = $addr
/*30965*/       OPC_Scope, 68, /*->31035*/ // 5 children in Scope
/*30967*/         OPC_CheckChild1Type, MVT::i32,
/*30969*/         OPC_RecordChild2, // #1 = $rsrc
/*30970*/         OPC_RecordChild3, // #2 = $sampler
/*30971*/         OPC_RecordChild4, // #3 = $dmask
/*30972*/         OPC_RecordChild5, // #4 = $unorm
/*30973*/         OPC_RecordChild6, // #5 = $r128
/*30974*/         OPC_RecordChild7, // #6 = $da
/*30975*/         OPC_MoveChild, 8,
/*30977*/         OPC_RecordNode, // #7 = $glc
/*30978*/         OPC_MoveParent,
/*30979*/         OPC_MoveChild, 9,
/*30981*/         OPC_RecordNode, // #8 = $slc
/*30982*/         OPC_MoveParent,
/*30983*/         OPC_MoveChild, 10,
/*30985*/         OPC_RecordNode, // #9 = $tfe
/*30986*/         OPC_MoveParent,
/*30987*/         OPC_MoveChild, 11,
/*30989*/         OPC_RecordNode, // #10 = $lwe
/*30990*/         OPC_MoveParent,
/*30991*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30993*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30996*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30999*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31002*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31005*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31008*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31011*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31014*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31035*/       /*Scope*/ 68, /*->31104*/
/*31036*/         OPC_CheckChild1Type, MVT::v2i32,
/*31038*/         OPC_RecordChild2, // #1 = $rsrc
/*31039*/         OPC_RecordChild3, // #2 = $sampler
/*31040*/         OPC_RecordChild4, // #3 = $dmask
/*31041*/         OPC_RecordChild5, // #4 = $unorm
/*31042*/         OPC_RecordChild6, // #5 = $r128
/*31043*/         OPC_RecordChild7, // #6 = $da
/*31044*/         OPC_MoveChild, 8,
/*31046*/         OPC_RecordNode, // #7 = $glc
/*31047*/         OPC_MoveParent,
/*31048*/         OPC_MoveChild, 9,
/*31050*/         OPC_RecordNode, // #8 = $slc
/*31051*/         OPC_MoveParent,
/*31052*/         OPC_MoveChild, 10,
/*31054*/         OPC_RecordNode, // #9 = $tfe
/*31055*/         OPC_MoveParent,
/*31056*/         OPC_MoveChild, 11,
/*31058*/         OPC_RecordNode, // #10 = $lwe
/*31059*/         OPC_MoveParent,
/*31060*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31062*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31065*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31068*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31071*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31074*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31077*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31080*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31083*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31086*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31104*/       /*Scope*/ 68, /*->31173*/
/*31105*/         OPC_CheckChild1Type, MVT::v4i32,
/*31107*/         OPC_RecordChild2, // #1 = $rsrc
/*31108*/         OPC_RecordChild3, // #2 = $sampler
/*31109*/         OPC_RecordChild4, // #3 = $dmask
/*31110*/         OPC_RecordChild5, // #4 = $unorm
/*31111*/         OPC_RecordChild6, // #5 = $r128
/*31112*/         OPC_RecordChild7, // #6 = $da
/*31113*/         OPC_MoveChild, 8,
/*31115*/         OPC_RecordNode, // #7 = $glc
/*31116*/         OPC_MoveParent,
/*31117*/         OPC_MoveChild, 9,
/*31119*/         OPC_RecordNode, // #8 = $slc
/*31120*/         OPC_MoveParent,
/*31121*/         OPC_MoveChild, 10,
/*31123*/         OPC_RecordNode, // #9 = $tfe
/*31124*/         OPC_MoveParent,
/*31125*/         OPC_MoveChild, 11,
/*31127*/         OPC_RecordNode, // #10 = $lwe
/*31128*/         OPC_MoveParent,
/*31129*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31131*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31134*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31137*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31140*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31143*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31146*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31149*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31152*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31173*/       /*Scope*/ 68, /*->31242*/
/*31174*/         OPC_CheckChild1Type, MVT::v8i32,
/*31176*/         OPC_RecordChild2, // #1 = $rsrc
/*31177*/         OPC_RecordChild3, // #2 = $sampler
/*31178*/         OPC_RecordChild4, // #3 = $dmask
/*31179*/         OPC_RecordChild5, // #4 = $unorm
/*31180*/         OPC_RecordChild6, // #5 = $r128
/*31181*/         OPC_RecordChild7, // #6 = $da
/*31182*/         OPC_MoveChild, 8,
/*31184*/         OPC_RecordNode, // #7 = $glc
/*31185*/         OPC_MoveParent,
/*31186*/         OPC_MoveChild, 9,
/*31188*/         OPC_RecordNode, // #8 = $slc
/*31189*/         OPC_MoveParent,
/*31190*/         OPC_MoveChild, 10,
/*31192*/         OPC_RecordNode, // #9 = $tfe
/*31193*/         OPC_MoveParent,
/*31194*/         OPC_MoveChild, 11,
/*31196*/         OPC_RecordNode, // #10 = $lwe
/*31197*/         OPC_MoveParent,
/*31198*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31200*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31203*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31206*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31209*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31212*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31215*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31218*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31221*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31224*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31242*/       /*Scope*/ 68, /*->31311*/
/*31243*/         OPC_CheckChild1Type, MVT::v16i32,
/*31245*/         OPC_RecordChild2, // #1 = $rsrc
/*31246*/         OPC_RecordChild3, // #2 = $sampler
/*31247*/         OPC_RecordChild4, // #3 = $dmask
/*31248*/         OPC_RecordChild5, // #4 = $unorm
/*31249*/         OPC_RecordChild6, // #5 = $r128
/*31250*/         OPC_RecordChild7, // #6 = $da
/*31251*/         OPC_MoveChild, 8,
/*31253*/         OPC_RecordNode, // #7 = $glc
/*31254*/         OPC_MoveParent,
/*31255*/         OPC_MoveChild, 9,
/*31257*/         OPC_RecordNode, // #8 = $slc
/*31258*/         OPC_MoveParent,
/*31259*/         OPC_MoveChild, 10,
/*31261*/         OPC_RecordNode, // #9 = $tfe
/*31262*/         OPC_MoveParent,
/*31263*/         OPC_MoveChild, 11,
/*31265*/         OPC_RecordNode, // #10 = $lwe
/*31266*/         OPC_MoveParent,
/*31267*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31269*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31272*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31275*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31278*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31281*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31284*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31287*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31290*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31311*/       0, /*End of Scope*/
/*31312*/     /*Scope*/ 95|128,2/*351*/, /*->31665*/
/*31314*/       OPC_CheckChild0Integer, 114|128,33/*4338*/, 
/*31317*/       OPC_RecordChild1, // #0 = $addr
/*31318*/       OPC_Scope, 68, /*->31388*/ // 5 children in Scope
/*31320*/         OPC_CheckChild1Type, MVT::i32,
/*31322*/         OPC_RecordChild2, // #1 = $rsrc
/*31323*/         OPC_RecordChild3, // #2 = $sampler
/*31324*/         OPC_RecordChild4, // #3 = $dmask
/*31325*/         OPC_RecordChild5, // #4 = $unorm
/*31326*/         OPC_RecordChild6, // #5 = $r128
/*31327*/         OPC_RecordChild7, // #6 = $da
/*31328*/         OPC_MoveChild, 8,
/*31330*/         OPC_RecordNode, // #7 = $glc
/*31331*/         OPC_MoveParent,
/*31332*/         OPC_MoveChild, 9,
/*31334*/         OPC_RecordNode, // #8 = $slc
/*31335*/         OPC_MoveParent,
/*31336*/         OPC_MoveChild, 10,
/*31338*/         OPC_RecordNode, // #9 = $tfe
/*31339*/         OPC_MoveParent,
/*31340*/         OPC_MoveChild, 11,
/*31342*/         OPC_RecordNode, // #10 = $lwe
/*31343*/         OPC_MoveParent,
/*31344*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31346*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31349*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31352*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31355*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31358*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31361*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31364*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31367*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31370*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31388*/       /*Scope*/ 68, /*->31457*/
/*31389*/         OPC_CheckChild1Type, MVT::v2i32,
/*31391*/         OPC_RecordChild2, // #1 = $rsrc
/*31392*/         OPC_RecordChild3, // #2 = $sampler
/*31393*/         OPC_RecordChild4, // #3 = $dmask
/*31394*/         OPC_RecordChild5, // #4 = $unorm
/*31395*/         OPC_RecordChild6, // #5 = $r128
/*31396*/         OPC_RecordChild7, // #6 = $da
/*31397*/         OPC_MoveChild, 8,
/*31399*/         OPC_RecordNode, // #7 = $glc
/*31400*/         OPC_MoveParent,
/*31401*/         OPC_MoveChild, 9,
/*31403*/         OPC_RecordNode, // #8 = $slc
/*31404*/         OPC_MoveParent,
/*31405*/         OPC_MoveChild, 10,
/*31407*/         OPC_RecordNode, // #9 = $tfe
/*31408*/         OPC_MoveParent,
/*31409*/         OPC_MoveChild, 11,
/*31411*/         OPC_RecordNode, // #10 = $lwe
/*31412*/         OPC_MoveParent,
/*31413*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31415*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31418*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31421*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31424*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31427*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31430*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31433*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31436*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31439*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31457*/       /*Scope*/ 68, /*->31526*/
/*31458*/         OPC_CheckChild1Type, MVT::v4i32,
/*31460*/         OPC_RecordChild2, // #1 = $rsrc
/*31461*/         OPC_RecordChild3, // #2 = $sampler
/*31462*/         OPC_RecordChild4, // #3 = $dmask
/*31463*/         OPC_RecordChild5, // #4 = $unorm
/*31464*/         OPC_RecordChild6, // #5 = $r128
/*31465*/         OPC_RecordChild7, // #6 = $da
/*31466*/         OPC_MoveChild, 8,
/*31468*/         OPC_RecordNode, // #7 = $glc
/*31469*/         OPC_MoveParent,
/*31470*/         OPC_MoveChild, 9,
/*31472*/         OPC_RecordNode, // #8 = $slc
/*31473*/         OPC_MoveParent,
/*31474*/         OPC_MoveChild, 10,
/*31476*/         OPC_RecordNode, // #9 = $tfe
/*31477*/         OPC_MoveParent,
/*31478*/         OPC_MoveChild, 11,
/*31480*/         OPC_RecordNode, // #10 = $lwe
/*31481*/         OPC_MoveParent,
/*31482*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31484*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31487*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31490*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31493*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31496*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31499*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31502*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31505*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31508*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31526*/       /*Scope*/ 68, /*->31595*/
/*31527*/         OPC_CheckChild1Type, MVT::v8i32,
/*31529*/         OPC_RecordChild2, // #1 = $rsrc
/*31530*/         OPC_RecordChild3, // #2 = $sampler
/*31531*/         OPC_RecordChild4, // #3 = $dmask
/*31532*/         OPC_RecordChild5, // #4 = $unorm
/*31533*/         OPC_RecordChild6, // #5 = $r128
/*31534*/         OPC_RecordChild7, // #6 = $da
/*31535*/         OPC_MoveChild, 8,
/*31537*/         OPC_RecordNode, // #7 = $glc
/*31538*/         OPC_MoveParent,
/*31539*/         OPC_MoveChild, 9,
/*31541*/         OPC_RecordNode, // #8 = $slc
/*31542*/         OPC_MoveParent,
/*31543*/         OPC_MoveChild, 10,
/*31545*/         OPC_RecordNode, // #9 = $tfe
/*31546*/         OPC_MoveParent,
/*31547*/         OPC_MoveChild, 11,
/*31549*/         OPC_RecordNode, // #10 = $lwe
/*31550*/         OPC_MoveParent,
/*31551*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31553*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31556*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31559*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31562*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31565*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31568*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31571*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31574*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31577*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31595*/       /*Scope*/ 68, /*->31664*/
/*31596*/         OPC_CheckChild1Type, MVT::v16i32,
/*31598*/         OPC_RecordChild2, // #1 = $rsrc
/*31599*/         OPC_RecordChild3, // #2 = $sampler
/*31600*/         OPC_RecordChild4, // #3 = $dmask
/*31601*/         OPC_RecordChild5, // #4 = $unorm
/*31602*/         OPC_RecordChild6, // #5 = $r128
/*31603*/         OPC_RecordChild7, // #6 = $da
/*31604*/         OPC_MoveChild, 8,
/*31606*/         OPC_RecordNode, // #7 = $glc
/*31607*/         OPC_MoveParent,
/*31608*/         OPC_MoveChild, 9,
/*31610*/         OPC_RecordNode, // #8 = $slc
/*31611*/         OPC_MoveParent,
/*31612*/         OPC_MoveChild, 10,
/*31614*/         OPC_RecordNode, // #9 = $tfe
/*31615*/         OPC_MoveParent,
/*31616*/         OPC_MoveChild, 11,
/*31618*/         OPC_RecordNode, // #10 = $lwe
/*31619*/         OPC_MoveParent,
/*31620*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31622*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31625*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31628*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31631*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31634*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31637*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31640*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31643*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31646*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31664*/       0, /*End of Scope*/
/*31665*/     /*Scope*/ 95|128,2/*351*/, /*->32018*/
/*31667*/       OPC_CheckChild0Integer, 105|128,33/*4329*/, 
/*31670*/       OPC_RecordChild1, // #0 = $addr
/*31671*/       OPC_Scope, 68, /*->31741*/ // 5 children in Scope
/*31673*/         OPC_CheckChild1Type, MVT::i32,
/*31675*/         OPC_RecordChild2, // #1 = $rsrc
/*31676*/         OPC_RecordChild3, // #2 = $sampler
/*31677*/         OPC_RecordChild4, // #3 = $dmask
/*31678*/         OPC_RecordChild5, // #4 = $unorm
/*31679*/         OPC_RecordChild6, // #5 = $r128
/*31680*/         OPC_RecordChild7, // #6 = $da
/*31681*/         OPC_MoveChild, 8,
/*31683*/         OPC_RecordNode, // #7 = $glc
/*31684*/         OPC_MoveParent,
/*31685*/         OPC_MoveChild, 9,
/*31687*/         OPC_RecordNode, // #8 = $slc
/*31688*/         OPC_MoveParent,
/*31689*/         OPC_MoveChild, 10,
/*31691*/         OPC_RecordNode, // #9 = $tfe
/*31692*/         OPC_MoveParent,
/*31693*/         OPC_MoveChild, 11,
/*31695*/         OPC_RecordNode, // #10 = $lwe
/*31696*/         OPC_MoveParent,
/*31697*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31699*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31702*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31705*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31708*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31711*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31714*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31717*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31720*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31741*/       /*Scope*/ 68, /*->31810*/
/*31742*/         OPC_CheckChild1Type, MVT::v2i32,
/*31744*/         OPC_RecordChild2, // #1 = $rsrc
/*31745*/         OPC_RecordChild3, // #2 = $sampler
/*31746*/         OPC_RecordChild4, // #3 = $dmask
/*31747*/         OPC_RecordChild5, // #4 = $unorm
/*31748*/         OPC_RecordChild6, // #5 = $r128
/*31749*/         OPC_RecordChild7, // #6 = $da
/*31750*/         OPC_MoveChild, 8,
/*31752*/         OPC_RecordNode, // #7 = $glc
/*31753*/         OPC_MoveParent,
/*31754*/         OPC_MoveChild, 9,
/*31756*/         OPC_RecordNode, // #8 = $slc
/*31757*/         OPC_MoveParent,
/*31758*/         OPC_MoveChild, 10,
/*31760*/         OPC_RecordNode, // #9 = $tfe
/*31761*/         OPC_MoveParent,
/*31762*/         OPC_MoveChild, 11,
/*31764*/         OPC_RecordNode, // #10 = $lwe
/*31765*/         OPC_MoveParent,
/*31766*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31768*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31771*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31774*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31777*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31780*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31783*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31786*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31789*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31810*/       /*Scope*/ 68, /*->31879*/
/*31811*/         OPC_CheckChild1Type, MVT::v4i32,
/*31813*/         OPC_RecordChild2, // #1 = $rsrc
/*31814*/         OPC_RecordChild3, // #2 = $sampler
/*31815*/         OPC_RecordChild4, // #3 = $dmask
/*31816*/         OPC_RecordChild5, // #4 = $unorm
/*31817*/         OPC_RecordChild6, // #5 = $r128
/*31818*/         OPC_RecordChild7, // #6 = $da
/*31819*/         OPC_MoveChild, 8,
/*31821*/         OPC_RecordNode, // #7 = $glc
/*31822*/         OPC_MoveParent,
/*31823*/         OPC_MoveChild, 9,
/*31825*/         OPC_RecordNode, // #8 = $slc
/*31826*/         OPC_MoveParent,
/*31827*/         OPC_MoveChild, 10,
/*31829*/         OPC_RecordNode, // #9 = $tfe
/*31830*/         OPC_MoveParent,
/*31831*/         OPC_MoveChild, 11,
/*31833*/         OPC_RecordNode, // #10 = $lwe
/*31834*/         OPC_MoveParent,
/*31835*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31837*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31840*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31843*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31846*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31849*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31852*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31855*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31858*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31861*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31879*/       /*Scope*/ 68, /*->31948*/
/*31880*/         OPC_CheckChild1Type, MVT::v8i32,
/*31882*/         OPC_RecordChild2, // #1 = $rsrc
/*31883*/         OPC_RecordChild3, // #2 = $sampler
/*31884*/         OPC_RecordChild4, // #3 = $dmask
/*31885*/         OPC_RecordChild5, // #4 = $unorm
/*31886*/         OPC_RecordChild6, // #5 = $r128
/*31887*/         OPC_RecordChild7, // #6 = $da
/*31888*/         OPC_MoveChild, 8,
/*31890*/         OPC_RecordNode, // #7 = $glc
/*31891*/         OPC_MoveParent,
/*31892*/         OPC_MoveChild, 9,
/*31894*/         OPC_RecordNode, // #8 = $slc
/*31895*/         OPC_MoveParent,
/*31896*/         OPC_MoveChild, 10,
/*31898*/         OPC_RecordNode, // #9 = $tfe
/*31899*/         OPC_MoveParent,
/*31900*/         OPC_MoveChild, 11,
/*31902*/         OPC_RecordNode, // #10 = $lwe
/*31903*/         OPC_MoveParent,
/*31904*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31906*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31909*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31912*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31915*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31918*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31921*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31924*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31927*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31948*/       /*Scope*/ 68, /*->32017*/
/*31949*/         OPC_CheckChild1Type, MVT::v16i32,
/*31951*/         OPC_RecordChild2, // #1 = $rsrc
/*31952*/         OPC_RecordChild3, // #2 = $sampler
/*31953*/         OPC_RecordChild4, // #3 = $dmask
/*31954*/         OPC_RecordChild5, // #4 = $unorm
/*31955*/         OPC_RecordChild6, // #5 = $r128
/*31956*/         OPC_RecordChild7, // #6 = $da
/*31957*/         OPC_MoveChild, 8,
/*31959*/         OPC_RecordNode, // #7 = $glc
/*31960*/         OPC_MoveParent,
/*31961*/         OPC_MoveChild, 9,
/*31963*/         OPC_RecordNode, // #8 = $slc
/*31964*/         OPC_MoveParent,
/*31965*/         OPC_MoveChild, 10,
/*31967*/         OPC_RecordNode, // #9 = $tfe
/*31968*/         OPC_MoveParent,
/*31969*/         OPC_MoveChild, 11,
/*31971*/         OPC_RecordNode, // #10 = $lwe
/*31972*/         OPC_MoveParent,
/*31973*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31975*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31978*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31981*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31984*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31987*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31990*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31993*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31996*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31999*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32017*/       0, /*End of Scope*/
/*32018*/     /*Scope*/ 95|128,2/*351*/, /*->32371*/
/*32020*/       OPC_CheckChild0Integer, 109|128,33/*4333*/, 
/*32023*/       OPC_RecordChild1, // #0 = $addr
/*32024*/       OPC_Scope, 68, /*->32094*/ // 5 children in Scope
/*32026*/         OPC_CheckChild1Type, MVT::i32,
/*32028*/         OPC_RecordChild2, // #1 = $rsrc
/*32029*/         OPC_RecordChild3, // #2 = $sampler
/*32030*/         OPC_RecordChild4, // #3 = $dmask
/*32031*/         OPC_RecordChild5, // #4 = $unorm
/*32032*/         OPC_RecordChild6, // #5 = $r128
/*32033*/         OPC_RecordChild7, // #6 = $da
/*32034*/         OPC_MoveChild, 8,
/*32036*/         OPC_RecordNode, // #7 = $glc
/*32037*/         OPC_MoveParent,
/*32038*/         OPC_MoveChild, 9,
/*32040*/         OPC_RecordNode, // #8 = $slc
/*32041*/         OPC_MoveParent,
/*32042*/         OPC_MoveChild, 10,
/*32044*/         OPC_RecordNode, // #9 = $tfe
/*32045*/         OPC_MoveParent,
/*32046*/         OPC_MoveChild, 11,
/*32048*/         OPC_RecordNode, // #10 = $lwe
/*32049*/         OPC_MoveParent,
/*32050*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32052*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32055*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32058*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32061*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32064*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32067*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32070*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32073*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32076*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32094*/       /*Scope*/ 68, /*->32163*/
/*32095*/         OPC_CheckChild1Type, MVT::v2i32,
/*32097*/         OPC_RecordChild2, // #1 = $rsrc
/*32098*/         OPC_RecordChild3, // #2 = $sampler
/*32099*/         OPC_RecordChild4, // #3 = $dmask
/*32100*/         OPC_RecordChild5, // #4 = $unorm
/*32101*/         OPC_RecordChild6, // #5 = $r128
/*32102*/         OPC_RecordChild7, // #6 = $da
/*32103*/         OPC_MoveChild, 8,
/*32105*/         OPC_RecordNode, // #7 = $glc
/*32106*/         OPC_MoveParent,
/*32107*/         OPC_MoveChild, 9,
/*32109*/         OPC_RecordNode, // #8 = $slc
/*32110*/         OPC_MoveParent,
/*32111*/         OPC_MoveChild, 10,
/*32113*/         OPC_RecordNode, // #9 = $tfe
/*32114*/         OPC_MoveParent,
/*32115*/         OPC_MoveChild, 11,
/*32117*/         OPC_RecordNode, // #10 = $lwe
/*32118*/         OPC_MoveParent,
/*32119*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32121*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32124*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32127*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32130*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32133*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32136*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32139*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32142*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32145*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32163*/       /*Scope*/ 68, /*->32232*/
/*32164*/         OPC_CheckChild1Type, MVT::v4i32,
/*32166*/         OPC_RecordChild2, // #1 = $rsrc
/*32167*/         OPC_RecordChild3, // #2 = $sampler
/*32168*/         OPC_RecordChild4, // #3 = $dmask
/*32169*/         OPC_RecordChild5, // #4 = $unorm
/*32170*/         OPC_RecordChild6, // #5 = $r128
/*32171*/         OPC_RecordChild7, // #6 = $da
/*32172*/         OPC_MoveChild, 8,
/*32174*/         OPC_RecordNode, // #7 = $glc
/*32175*/         OPC_MoveParent,
/*32176*/         OPC_MoveChild, 9,
/*32178*/         OPC_RecordNode, // #8 = $slc
/*32179*/         OPC_MoveParent,
/*32180*/         OPC_MoveChild, 10,
/*32182*/         OPC_RecordNode, // #9 = $tfe
/*32183*/         OPC_MoveParent,
/*32184*/         OPC_MoveChild, 11,
/*32186*/         OPC_RecordNode, // #10 = $lwe
/*32187*/         OPC_MoveParent,
/*32188*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32190*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32193*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32196*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32199*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32202*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32205*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32208*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32214*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32232*/       /*Scope*/ 68, /*->32301*/
/*32233*/         OPC_CheckChild1Type, MVT::v8i32,
/*32235*/         OPC_RecordChild2, // #1 = $rsrc
/*32236*/         OPC_RecordChild3, // #2 = $sampler
/*32237*/         OPC_RecordChild4, // #3 = $dmask
/*32238*/         OPC_RecordChild5, // #4 = $unorm
/*32239*/         OPC_RecordChild6, // #5 = $r128
/*32240*/         OPC_RecordChild7, // #6 = $da
/*32241*/         OPC_MoveChild, 8,
/*32243*/         OPC_RecordNode, // #7 = $glc
/*32244*/         OPC_MoveParent,
/*32245*/         OPC_MoveChild, 9,
/*32247*/         OPC_RecordNode, // #8 = $slc
/*32248*/         OPC_MoveParent,
/*32249*/         OPC_MoveChild, 10,
/*32251*/         OPC_RecordNode, // #9 = $tfe
/*32252*/         OPC_MoveParent,
/*32253*/         OPC_MoveChild, 11,
/*32255*/         OPC_RecordNode, // #10 = $lwe
/*32256*/         OPC_MoveParent,
/*32257*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32259*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32268*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32280*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32283*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32301*/       /*Scope*/ 68, /*->32370*/
/*32302*/         OPC_CheckChild1Type, MVT::v16i32,
/*32304*/         OPC_RecordChild2, // #1 = $rsrc
/*32305*/         OPC_RecordChild3, // #2 = $sampler
/*32306*/         OPC_RecordChild4, // #3 = $dmask
/*32307*/         OPC_RecordChild5, // #4 = $unorm
/*32308*/         OPC_RecordChild6, // #5 = $r128
/*32309*/         OPC_RecordChild7, // #6 = $da
/*32310*/         OPC_MoveChild, 8,
/*32312*/         OPC_RecordNode, // #7 = $glc
/*32313*/         OPC_MoveParent,
/*32314*/         OPC_MoveChild, 9,
/*32316*/         OPC_RecordNode, // #8 = $slc
/*32317*/         OPC_MoveParent,
/*32318*/         OPC_MoveChild, 10,
/*32320*/         OPC_RecordNode, // #9 = $tfe
/*32321*/         OPC_MoveParent,
/*32322*/         OPC_MoveChild, 11,
/*32324*/         OPC_RecordNode, // #10 = $lwe
/*32325*/         OPC_MoveParent,
/*32326*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32328*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32331*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32334*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32337*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32340*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32343*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32346*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32349*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32370*/       0, /*End of Scope*/
/*32371*/     /*Scope*/ 95|128,2/*351*/, /*->32724*/
/*32373*/       OPC_CheckChild0Integer, 108|128,33/*4332*/, 
/*32376*/       OPC_RecordChild1, // #0 = $addr
/*32377*/       OPC_Scope, 68, /*->32447*/ // 5 children in Scope
/*32379*/         OPC_CheckChild1Type, MVT::i32,
/*32381*/         OPC_RecordChild2, // #1 = $rsrc
/*32382*/         OPC_RecordChild3, // #2 = $sampler
/*32383*/         OPC_RecordChild4, // #3 = $dmask
/*32384*/         OPC_RecordChild5, // #4 = $unorm
/*32385*/         OPC_RecordChild6, // #5 = $r128
/*32386*/         OPC_RecordChild7, // #6 = $da
/*32387*/         OPC_MoveChild, 8,
/*32389*/         OPC_RecordNode, // #7 = $glc
/*32390*/         OPC_MoveParent,
/*32391*/         OPC_MoveChild, 9,
/*32393*/         OPC_RecordNode, // #8 = $slc
/*32394*/         OPC_MoveParent,
/*32395*/         OPC_MoveChild, 10,
/*32397*/         OPC_RecordNode, // #9 = $tfe
/*32398*/         OPC_MoveParent,
/*32399*/         OPC_MoveChild, 11,
/*32401*/         OPC_RecordNode, // #10 = $lwe
/*32402*/         OPC_MoveParent,
/*32403*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32405*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32408*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32411*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32414*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32417*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32420*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32423*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32426*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32429*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32447*/       /*Scope*/ 68, /*->32516*/
/*32448*/         OPC_CheckChild1Type, MVT::v2i32,
/*32450*/         OPC_RecordChild2, // #1 = $rsrc
/*32451*/         OPC_RecordChild3, // #2 = $sampler
/*32452*/         OPC_RecordChild4, // #3 = $dmask
/*32453*/         OPC_RecordChild5, // #4 = $unorm
/*32454*/         OPC_RecordChild6, // #5 = $r128
/*32455*/         OPC_RecordChild7, // #6 = $da
/*32456*/         OPC_MoveChild, 8,
/*32458*/         OPC_RecordNode, // #7 = $glc
/*32459*/         OPC_MoveParent,
/*32460*/         OPC_MoveChild, 9,
/*32462*/         OPC_RecordNode, // #8 = $slc
/*32463*/         OPC_MoveParent,
/*32464*/         OPC_MoveChild, 10,
/*32466*/         OPC_RecordNode, // #9 = $tfe
/*32467*/         OPC_MoveParent,
/*32468*/         OPC_MoveChild, 11,
/*32470*/         OPC_RecordNode, // #10 = $lwe
/*32471*/         OPC_MoveParent,
/*32472*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32474*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32477*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32480*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32483*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32486*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32489*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32492*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32495*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32498*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32516*/       /*Scope*/ 68, /*->32585*/
/*32517*/         OPC_CheckChild1Type, MVT::v4i32,
/*32519*/         OPC_RecordChild2, // #1 = $rsrc
/*32520*/         OPC_RecordChild3, // #2 = $sampler
/*32521*/         OPC_RecordChild4, // #3 = $dmask
/*32522*/         OPC_RecordChild5, // #4 = $unorm
/*32523*/         OPC_RecordChild6, // #5 = $r128
/*32524*/         OPC_RecordChild7, // #6 = $da
/*32525*/         OPC_MoveChild, 8,
/*32527*/         OPC_RecordNode, // #7 = $glc
/*32528*/         OPC_MoveParent,
/*32529*/         OPC_MoveChild, 9,
/*32531*/         OPC_RecordNode, // #8 = $slc
/*32532*/         OPC_MoveParent,
/*32533*/         OPC_MoveChild, 10,
/*32535*/         OPC_RecordNode, // #9 = $tfe
/*32536*/         OPC_MoveParent,
/*32537*/         OPC_MoveChild, 11,
/*32539*/         OPC_RecordNode, // #10 = $lwe
/*32540*/         OPC_MoveParent,
/*32541*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32543*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32546*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32549*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32552*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32555*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32558*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32561*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32564*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32585*/       /*Scope*/ 68, /*->32654*/
/*32586*/         OPC_CheckChild1Type, MVT::v8i32,
/*32588*/         OPC_RecordChild2, // #1 = $rsrc
/*32589*/         OPC_RecordChild3, // #2 = $sampler
/*32590*/         OPC_RecordChild4, // #3 = $dmask
/*32591*/         OPC_RecordChild5, // #4 = $unorm
/*32592*/         OPC_RecordChild6, // #5 = $r128
/*32593*/         OPC_RecordChild7, // #6 = $da
/*32594*/         OPC_MoveChild, 8,
/*32596*/         OPC_RecordNode, // #7 = $glc
/*32597*/         OPC_MoveParent,
/*32598*/         OPC_MoveChild, 9,
/*32600*/         OPC_RecordNode, // #8 = $slc
/*32601*/         OPC_MoveParent,
/*32602*/         OPC_MoveChild, 10,
/*32604*/         OPC_RecordNode, // #9 = $tfe
/*32605*/         OPC_MoveParent,
/*32606*/         OPC_MoveChild, 11,
/*32608*/         OPC_RecordNode, // #10 = $lwe
/*32609*/         OPC_MoveParent,
/*32610*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32612*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32615*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32618*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32621*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32624*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32627*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32630*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32633*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32636*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32654*/       /*Scope*/ 68, /*->32723*/
/*32655*/         OPC_CheckChild1Type, MVT::v16i32,
/*32657*/         OPC_RecordChild2, // #1 = $rsrc
/*32658*/         OPC_RecordChild3, // #2 = $sampler
/*32659*/         OPC_RecordChild4, // #3 = $dmask
/*32660*/         OPC_RecordChild5, // #4 = $unorm
/*32661*/         OPC_RecordChild6, // #5 = $r128
/*32662*/         OPC_RecordChild7, // #6 = $da
/*32663*/         OPC_MoveChild, 8,
/*32665*/         OPC_RecordNode, // #7 = $glc
/*32666*/         OPC_MoveParent,
/*32667*/         OPC_MoveChild, 9,
/*32669*/         OPC_RecordNode, // #8 = $slc
/*32670*/         OPC_MoveParent,
/*32671*/         OPC_MoveChild, 10,
/*32673*/         OPC_RecordNode, // #9 = $tfe
/*32674*/         OPC_MoveParent,
/*32675*/         OPC_MoveChild, 11,
/*32677*/         OPC_RecordNode, // #10 = $lwe
/*32678*/         OPC_MoveParent,
/*32679*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32681*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32684*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32687*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32690*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32693*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32696*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32699*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32702*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32723*/       0, /*End of Scope*/
/*32724*/     /*Scope*/ 95|128,2/*351*/, /*->33077*/
/*32726*/       OPC_CheckChild0Integer, 111|128,33/*4335*/, 
/*32729*/       OPC_RecordChild1, // #0 = $addr
/*32730*/       OPC_Scope, 68, /*->32800*/ // 5 children in Scope
/*32732*/         OPC_CheckChild1Type, MVT::i32,
/*32734*/         OPC_RecordChild2, // #1 = $rsrc
/*32735*/         OPC_RecordChild3, // #2 = $sampler
/*32736*/         OPC_RecordChild4, // #3 = $dmask
/*32737*/         OPC_RecordChild5, // #4 = $unorm
/*32738*/         OPC_RecordChild6, // #5 = $r128
/*32739*/         OPC_RecordChild7, // #6 = $da
/*32740*/         OPC_MoveChild, 8,
/*32742*/         OPC_RecordNode, // #7 = $glc
/*32743*/         OPC_MoveParent,
/*32744*/         OPC_MoveChild, 9,
/*32746*/         OPC_RecordNode, // #8 = $slc
/*32747*/         OPC_MoveParent,
/*32748*/         OPC_MoveChild, 10,
/*32750*/         OPC_RecordNode, // #9 = $tfe
/*32751*/         OPC_MoveParent,
/*32752*/         OPC_MoveChild, 11,
/*32754*/         OPC_RecordNode, // #10 = $lwe
/*32755*/         OPC_MoveParent,
/*32756*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32758*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32761*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32764*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32767*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32770*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32773*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32776*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32779*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32782*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32800*/       /*Scope*/ 68, /*->32869*/
/*32801*/         OPC_CheckChild1Type, MVT::v2i32,
/*32803*/         OPC_RecordChild2, // #1 = $rsrc
/*32804*/         OPC_RecordChild3, // #2 = $sampler
/*32805*/         OPC_RecordChild4, // #3 = $dmask
/*32806*/         OPC_RecordChild5, // #4 = $unorm
/*32807*/         OPC_RecordChild6, // #5 = $r128
/*32808*/         OPC_RecordChild7, // #6 = $da
/*32809*/         OPC_MoveChild, 8,
/*32811*/         OPC_RecordNode, // #7 = $glc
/*32812*/         OPC_MoveParent,
/*32813*/         OPC_MoveChild, 9,
/*32815*/         OPC_RecordNode, // #8 = $slc
/*32816*/         OPC_MoveParent,
/*32817*/         OPC_MoveChild, 10,
/*32819*/         OPC_RecordNode, // #9 = $tfe
/*32820*/         OPC_MoveParent,
/*32821*/         OPC_MoveChild, 11,
/*32823*/         OPC_RecordNode, // #10 = $lwe
/*32824*/         OPC_MoveParent,
/*32825*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32827*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32830*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32833*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32836*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32839*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32842*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32845*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32848*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32851*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32869*/       /*Scope*/ 68, /*->32938*/
/*32870*/         OPC_CheckChild1Type, MVT::v4i32,
/*32872*/         OPC_RecordChild2, // #1 = $rsrc
/*32873*/         OPC_RecordChild3, // #2 = $sampler
/*32874*/         OPC_RecordChild4, // #3 = $dmask
/*32875*/         OPC_RecordChild5, // #4 = $unorm
/*32876*/         OPC_RecordChild6, // #5 = $r128
/*32877*/         OPC_RecordChild7, // #6 = $da
/*32878*/         OPC_MoveChild, 8,
/*32880*/         OPC_RecordNode, // #7 = $glc
/*32881*/         OPC_MoveParent,
/*32882*/         OPC_MoveChild, 9,
/*32884*/         OPC_RecordNode, // #8 = $slc
/*32885*/         OPC_MoveParent,
/*32886*/         OPC_MoveChild, 10,
/*32888*/         OPC_RecordNode, // #9 = $tfe
/*32889*/         OPC_MoveParent,
/*32890*/         OPC_MoveChild, 11,
/*32892*/         OPC_RecordNode, // #10 = $lwe
/*32893*/         OPC_MoveParent,
/*32894*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32896*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32899*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32902*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32905*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32908*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32911*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32914*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32917*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32920*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32938*/       /*Scope*/ 68, /*->33007*/
/*32939*/         OPC_CheckChild1Type, MVT::v8i32,
/*32941*/         OPC_RecordChild2, // #1 = $rsrc
/*32942*/         OPC_RecordChild3, // #2 = $sampler
/*32943*/         OPC_RecordChild4, // #3 = $dmask
/*32944*/         OPC_RecordChild5, // #4 = $unorm
/*32945*/         OPC_RecordChild6, // #5 = $r128
/*32946*/         OPC_RecordChild7, // #6 = $da
/*32947*/         OPC_MoveChild, 8,
/*32949*/         OPC_RecordNode, // #7 = $glc
/*32950*/         OPC_MoveParent,
/*32951*/         OPC_MoveChild, 9,
/*32953*/         OPC_RecordNode, // #8 = $slc
/*32954*/         OPC_MoveParent,
/*32955*/         OPC_MoveChild, 10,
/*32957*/         OPC_RecordNode, // #9 = $tfe
/*32958*/         OPC_MoveParent,
/*32959*/         OPC_MoveChild, 11,
/*32961*/         OPC_RecordNode, // #10 = $lwe
/*32962*/         OPC_MoveParent,
/*32963*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32965*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32968*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32971*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32974*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32977*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32980*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32983*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32986*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33007*/       /*Scope*/ 68, /*->33076*/
/*33008*/         OPC_CheckChild1Type, MVT::v16i32,
/*33010*/         OPC_RecordChild2, // #1 = $rsrc
/*33011*/         OPC_RecordChild3, // #2 = $sampler
/*33012*/         OPC_RecordChild4, // #3 = $dmask
/*33013*/         OPC_RecordChild5, // #4 = $unorm
/*33014*/         OPC_RecordChild6, // #5 = $r128
/*33015*/         OPC_RecordChild7, // #6 = $da
/*33016*/         OPC_MoveChild, 8,
/*33018*/         OPC_RecordNode, // #7 = $glc
/*33019*/         OPC_MoveParent,
/*33020*/         OPC_MoveChild, 9,
/*33022*/         OPC_RecordNode, // #8 = $slc
/*33023*/         OPC_MoveParent,
/*33024*/         OPC_MoveChild, 10,
/*33026*/         OPC_RecordNode, // #9 = $tfe
/*33027*/         OPC_MoveParent,
/*33028*/         OPC_MoveChild, 11,
/*33030*/         OPC_RecordNode, // #10 = $lwe
/*33031*/         OPC_MoveParent,
/*33032*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33034*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33040*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33043*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33049*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33052*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33055*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33058*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33076*/       0, /*End of Scope*/
/*33077*/     /*Scope*/ 95|128,2/*351*/, /*->33430*/
/*33079*/       OPC_CheckChild0Integer, 79|128,33/*4303*/, 
/*33082*/       OPC_RecordChild1, // #0 = $addr
/*33083*/       OPC_Scope, 68, /*->33153*/ // 5 children in Scope
/*33085*/         OPC_CheckChild1Type, MVT::i32,
/*33087*/         OPC_RecordChild2, // #1 = $rsrc
/*33088*/         OPC_RecordChild3, // #2 = $sampler
/*33089*/         OPC_RecordChild4, // #3 = $dmask
/*33090*/         OPC_RecordChild5, // #4 = $unorm
/*33091*/         OPC_RecordChild6, // #5 = $r128
/*33092*/         OPC_RecordChild7, // #6 = $da
/*33093*/         OPC_MoveChild, 8,
/*33095*/         OPC_RecordNode, // #7 = $glc
/*33096*/         OPC_MoveParent,
/*33097*/         OPC_MoveChild, 9,
/*33099*/         OPC_RecordNode, // #8 = $slc
/*33100*/         OPC_MoveParent,
/*33101*/         OPC_MoveChild, 10,
/*33103*/         OPC_RecordNode, // #9 = $tfe
/*33104*/         OPC_MoveParent,
/*33105*/         OPC_MoveChild, 11,
/*33107*/         OPC_RecordNode, // #10 = $lwe
/*33108*/         OPC_MoveParent,
/*33109*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33111*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33114*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33117*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33120*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33123*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33126*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33129*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33132*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33135*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33153*/       /*Scope*/ 68, /*->33222*/
/*33154*/         OPC_CheckChild1Type, MVT::v2i32,
/*33156*/         OPC_RecordChild2, // #1 = $rsrc
/*33157*/         OPC_RecordChild3, // #2 = $sampler
/*33158*/         OPC_RecordChild4, // #3 = $dmask
/*33159*/         OPC_RecordChild5, // #4 = $unorm
/*33160*/         OPC_RecordChild6, // #5 = $r128
/*33161*/         OPC_RecordChild7, // #6 = $da
/*33162*/         OPC_MoveChild, 8,
/*33164*/         OPC_RecordNode, // #7 = $glc
/*33165*/         OPC_MoveParent,
/*33166*/         OPC_MoveChild, 9,
/*33168*/         OPC_RecordNode, // #8 = $slc
/*33169*/         OPC_MoveParent,
/*33170*/         OPC_MoveChild, 10,
/*33172*/         OPC_RecordNode, // #9 = $tfe
/*33173*/         OPC_MoveParent,
/*33174*/         OPC_MoveChild, 11,
/*33176*/         OPC_RecordNode, // #10 = $lwe
/*33177*/         OPC_MoveParent,
/*33178*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33180*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33183*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33186*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33189*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33192*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33195*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33198*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33201*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33222*/       /*Scope*/ 68, /*->33291*/
/*33223*/         OPC_CheckChild1Type, MVT::v4i32,
/*33225*/         OPC_RecordChild2, // #1 = $rsrc
/*33226*/         OPC_RecordChild3, // #2 = $sampler
/*33227*/         OPC_RecordChild4, // #3 = $dmask
/*33228*/         OPC_RecordChild5, // #4 = $unorm
/*33229*/         OPC_RecordChild6, // #5 = $r128
/*33230*/         OPC_RecordChild7, // #6 = $da
/*33231*/         OPC_MoveChild, 8,
/*33233*/         OPC_RecordNode, // #7 = $glc
/*33234*/         OPC_MoveParent,
/*33235*/         OPC_MoveChild, 9,
/*33237*/         OPC_RecordNode, // #8 = $slc
/*33238*/         OPC_MoveParent,
/*33239*/         OPC_MoveChild, 10,
/*33241*/         OPC_RecordNode, // #9 = $tfe
/*33242*/         OPC_MoveParent,
/*33243*/         OPC_MoveChild, 11,
/*33245*/         OPC_RecordNode, // #10 = $lwe
/*33246*/         OPC_MoveParent,
/*33247*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33249*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33252*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33255*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33258*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33261*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33264*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33267*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33270*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33291*/       /*Scope*/ 68, /*->33360*/
/*33292*/         OPC_CheckChild1Type, MVT::v8i32,
/*33294*/         OPC_RecordChild2, // #1 = $rsrc
/*33295*/         OPC_RecordChild3, // #2 = $sampler
/*33296*/         OPC_RecordChild4, // #3 = $dmask
/*33297*/         OPC_RecordChild5, // #4 = $unorm
/*33298*/         OPC_RecordChild6, // #5 = $r128
/*33299*/         OPC_RecordChild7, // #6 = $da
/*33300*/         OPC_MoveChild, 8,
/*33302*/         OPC_RecordNode, // #7 = $glc
/*33303*/         OPC_MoveParent,
/*33304*/         OPC_MoveChild, 9,
/*33306*/         OPC_RecordNode, // #8 = $slc
/*33307*/         OPC_MoveParent,
/*33308*/         OPC_MoveChild, 10,
/*33310*/         OPC_RecordNode, // #9 = $tfe
/*33311*/         OPC_MoveParent,
/*33312*/         OPC_MoveChild, 11,
/*33314*/         OPC_RecordNode, // #10 = $lwe
/*33315*/         OPC_MoveParent,
/*33316*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33318*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33321*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33324*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33330*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33333*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33336*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33342*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33360*/       /*Scope*/ 68, /*->33429*/
/*33361*/         OPC_CheckChild1Type, MVT::v16i32,
/*33363*/         OPC_RecordChild2, // #1 = $rsrc
/*33364*/         OPC_RecordChild3, // #2 = $sampler
/*33365*/         OPC_RecordChild4, // #3 = $dmask
/*33366*/         OPC_RecordChild5, // #4 = $unorm
/*33367*/         OPC_RecordChild6, // #5 = $r128
/*33368*/         OPC_RecordChild7, // #6 = $da
/*33369*/         OPC_MoveChild, 8,
/*33371*/         OPC_RecordNode, // #7 = $glc
/*33372*/         OPC_MoveParent,
/*33373*/         OPC_MoveChild, 9,
/*33375*/         OPC_RecordNode, // #8 = $slc
/*33376*/         OPC_MoveParent,
/*33377*/         OPC_MoveChild, 10,
/*33379*/         OPC_RecordNode, // #9 = $tfe
/*33380*/         OPC_MoveParent,
/*33381*/         OPC_MoveChild, 11,
/*33383*/         OPC_RecordNode, // #10 = $lwe
/*33384*/         OPC_MoveParent,
/*33385*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33387*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33390*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33393*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33396*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33399*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33402*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33405*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33408*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33411*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33429*/       0, /*End of Scope*/
/*33430*/     /*Scope*/ 95|128,2/*351*/, /*->33783*/
/*33432*/       OPC_CheckChild0Integer, 78|128,33/*4302*/, 
/*33435*/       OPC_RecordChild1, // #0 = $addr
/*33436*/       OPC_Scope, 68, /*->33506*/ // 5 children in Scope
/*33438*/         OPC_CheckChild1Type, MVT::i32,
/*33440*/         OPC_RecordChild2, // #1 = $rsrc
/*33441*/         OPC_RecordChild3, // #2 = $sampler
/*33442*/         OPC_RecordChild4, // #3 = $dmask
/*33443*/         OPC_RecordChild5, // #4 = $unorm
/*33444*/         OPC_RecordChild6, // #5 = $r128
/*33445*/         OPC_RecordChild7, // #6 = $da
/*33446*/         OPC_MoveChild, 8,
/*33448*/         OPC_RecordNode, // #7 = $glc
/*33449*/         OPC_MoveParent,
/*33450*/         OPC_MoveChild, 9,
/*33452*/         OPC_RecordNode, // #8 = $slc
/*33453*/         OPC_MoveParent,
/*33454*/         OPC_MoveChild, 10,
/*33456*/         OPC_RecordNode, // #9 = $tfe
/*33457*/         OPC_MoveParent,
/*33458*/         OPC_MoveChild, 11,
/*33460*/         OPC_RecordNode, // #10 = $lwe
/*33461*/         OPC_MoveParent,
/*33462*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33464*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33467*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33470*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33473*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33476*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33479*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33482*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33485*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33488*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33506*/       /*Scope*/ 68, /*->33575*/
/*33507*/         OPC_CheckChild1Type, MVT::v2i32,
/*33509*/         OPC_RecordChild2, // #1 = $rsrc
/*33510*/         OPC_RecordChild3, // #2 = $sampler
/*33511*/         OPC_RecordChild4, // #3 = $dmask
/*33512*/         OPC_RecordChild5, // #4 = $unorm
/*33513*/         OPC_RecordChild6, // #5 = $r128
/*33514*/         OPC_RecordChild7, // #6 = $da
/*33515*/         OPC_MoveChild, 8,
/*33517*/         OPC_RecordNode, // #7 = $glc
/*33518*/         OPC_MoveParent,
/*33519*/         OPC_MoveChild, 9,
/*33521*/         OPC_RecordNode, // #8 = $slc
/*33522*/         OPC_MoveParent,
/*33523*/         OPC_MoveChild, 10,
/*33525*/         OPC_RecordNode, // #9 = $tfe
/*33526*/         OPC_MoveParent,
/*33527*/         OPC_MoveChild, 11,
/*33529*/         OPC_RecordNode, // #10 = $lwe
/*33530*/         OPC_MoveParent,
/*33531*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33533*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33536*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33539*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33542*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33545*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33548*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33551*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33554*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33557*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33575*/       /*Scope*/ 68, /*->33644*/
/*33576*/         OPC_CheckChild1Type, MVT::v4i32,
/*33578*/         OPC_RecordChild2, // #1 = $rsrc
/*33579*/         OPC_RecordChild3, // #2 = $sampler
/*33580*/         OPC_RecordChild4, // #3 = $dmask
/*33581*/         OPC_RecordChild5, // #4 = $unorm
/*33582*/         OPC_RecordChild6, // #5 = $r128
/*33583*/         OPC_RecordChild7, // #6 = $da
/*33584*/         OPC_MoveChild, 8,
/*33586*/         OPC_RecordNode, // #7 = $glc
/*33587*/         OPC_MoveParent,
/*33588*/         OPC_MoveChild, 9,
/*33590*/         OPC_RecordNode, // #8 = $slc
/*33591*/         OPC_MoveParent,
/*33592*/         OPC_MoveChild, 10,
/*33594*/         OPC_RecordNode, // #9 = $tfe
/*33595*/         OPC_MoveParent,
/*33596*/         OPC_MoveChild, 11,
/*33598*/         OPC_RecordNode, // #10 = $lwe
/*33599*/         OPC_MoveParent,
/*33600*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33602*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33605*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33608*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33611*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33614*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33617*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33620*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33623*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33626*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33644*/       /*Scope*/ 68, /*->33713*/
/*33645*/         OPC_CheckChild1Type, MVT::v8i32,
/*33647*/         OPC_RecordChild2, // #1 = $rsrc
/*33648*/         OPC_RecordChild3, // #2 = $sampler
/*33649*/         OPC_RecordChild4, // #3 = $dmask
/*33650*/         OPC_RecordChild5, // #4 = $unorm
/*33651*/         OPC_RecordChild6, // #5 = $r128
/*33652*/         OPC_RecordChild7, // #6 = $da
/*33653*/         OPC_MoveChild, 8,
/*33655*/         OPC_RecordNode, // #7 = $glc
/*33656*/         OPC_MoveParent,
/*33657*/         OPC_MoveChild, 9,
/*33659*/         OPC_RecordNode, // #8 = $slc
/*33660*/         OPC_MoveParent,
/*33661*/         OPC_MoveChild, 10,
/*33663*/         OPC_RecordNode, // #9 = $tfe
/*33664*/         OPC_MoveParent,
/*33665*/         OPC_MoveChild, 11,
/*33667*/         OPC_RecordNode, // #10 = $lwe
/*33668*/         OPC_MoveParent,
/*33669*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33671*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33674*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33677*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33680*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33683*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33686*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33689*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33692*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33695*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33713*/       /*Scope*/ 68, /*->33782*/
/*33714*/         OPC_CheckChild1Type, MVT::v16i32,
/*33716*/         OPC_RecordChild2, // #1 = $rsrc
/*33717*/         OPC_RecordChild3, // #2 = $sampler
/*33718*/         OPC_RecordChild4, // #3 = $dmask
/*33719*/         OPC_RecordChild5, // #4 = $unorm
/*33720*/         OPC_RecordChild6, // #5 = $r128
/*33721*/         OPC_RecordChild7, // #6 = $da
/*33722*/         OPC_MoveChild, 8,
/*33724*/         OPC_RecordNode, // #7 = $glc
/*33725*/         OPC_MoveParent,
/*33726*/         OPC_MoveChild, 9,
/*33728*/         OPC_RecordNode, // #8 = $slc
/*33729*/         OPC_MoveParent,
/*33730*/         OPC_MoveChild, 10,
/*33732*/         OPC_RecordNode, // #9 = $tfe
/*33733*/         OPC_MoveParent,
/*33734*/         OPC_MoveChild, 11,
/*33736*/         OPC_RecordNode, // #10 = $lwe
/*33737*/         OPC_MoveParent,
/*33738*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33740*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33743*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33746*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33749*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33752*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33755*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33758*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33761*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33764*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33782*/       0, /*End of Scope*/
/*33783*/     /*Scope*/ 95|128,2/*351*/, /*->34136*/
/*33785*/       OPC_CheckChild0Integer, 113|128,33/*4337*/, 
/*33788*/       OPC_RecordChild1, // #0 = $addr
/*33789*/       OPC_Scope, 68, /*->33859*/ // 5 children in Scope
/*33791*/         OPC_CheckChild1Type, MVT::i32,
/*33793*/         OPC_RecordChild2, // #1 = $rsrc
/*33794*/         OPC_RecordChild3, // #2 = $sampler
/*33795*/         OPC_RecordChild4, // #3 = $dmask
/*33796*/         OPC_RecordChild5, // #4 = $unorm
/*33797*/         OPC_RecordChild6, // #5 = $r128
/*33798*/         OPC_RecordChild7, // #6 = $da
/*33799*/         OPC_MoveChild, 8,
/*33801*/         OPC_RecordNode, // #7 = $glc
/*33802*/         OPC_MoveParent,
/*33803*/         OPC_MoveChild, 9,
/*33805*/         OPC_RecordNode, // #8 = $slc
/*33806*/         OPC_MoveParent,
/*33807*/         OPC_MoveChild, 10,
/*33809*/         OPC_RecordNode, // #9 = $tfe
/*33810*/         OPC_MoveParent,
/*33811*/         OPC_MoveChild, 11,
/*33813*/         OPC_RecordNode, // #10 = $lwe
/*33814*/         OPC_MoveParent,
/*33815*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33817*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33820*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33823*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33826*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33829*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33832*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33835*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33838*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33841*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33859*/       /*Scope*/ 68, /*->33928*/
/*33860*/         OPC_CheckChild1Type, MVT::v2i32,
/*33862*/         OPC_RecordChild2, // #1 = $rsrc
/*33863*/         OPC_RecordChild3, // #2 = $sampler
/*33864*/         OPC_RecordChild4, // #3 = $dmask
/*33865*/         OPC_RecordChild5, // #4 = $unorm
/*33866*/         OPC_RecordChild6, // #5 = $r128
/*33867*/         OPC_RecordChild7, // #6 = $da
/*33868*/         OPC_MoveChild, 8,
/*33870*/         OPC_RecordNode, // #7 = $glc
/*33871*/         OPC_MoveParent,
/*33872*/         OPC_MoveChild, 9,
/*33874*/         OPC_RecordNode, // #8 = $slc
/*33875*/         OPC_MoveParent,
/*33876*/         OPC_MoveChild, 10,
/*33878*/         OPC_RecordNode, // #9 = $tfe
/*33879*/         OPC_MoveParent,
/*33880*/         OPC_MoveChild, 11,
/*33882*/         OPC_RecordNode, // #10 = $lwe
/*33883*/         OPC_MoveParent,
/*33884*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33886*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33889*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33892*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33895*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33898*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33901*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33904*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33907*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33910*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33928*/       /*Scope*/ 68, /*->33997*/
/*33929*/         OPC_CheckChild1Type, MVT::v4i32,
/*33931*/         OPC_RecordChild2, // #1 = $rsrc
/*33932*/         OPC_RecordChild3, // #2 = $sampler
/*33933*/         OPC_RecordChild4, // #3 = $dmask
/*33934*/         OPC_RecordChild5, // #4 = $unorm
/*33935*/         OPC_RecordChild6, // #5 = $r128
/*33936*/         OPC_RecordChild7, // #6 = $da
/*33937*/         OPC_MoveChild, 8,
/*33939*/         OPC_RecordNode, // #7 = $glc
/*33940*/         OPC_MoveParent,
/*33941*/         OPC_MoveChild, 9,
/*33943*/         OPC_RecordNode, // #8 = $slc
/*33944*/         OPC_MoveParent,
/*33945*/         OPC_MoveChild, 10,
/*33947*/         OPC_RecordNode, // #9 = $tfe
/*33948*/         OPC_MoveParent,
/*33949*/         OPC_MoveChild, 11,
/*33951*/         OPC_RecordNode, // #10 = $lwe
/*33952*/         OPC_MoveParent,
/*33953*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33955*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33958*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33961*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33964*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33967*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33970*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33973*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33976*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33997*/       /*Scope*/ 68, /*->34066*/
/*33998*/         OPC_CheckChild1Type, MVT::v8i32,
/*34000*/         OPC_RecordChild2, // #1 = $rsrc
/*34001*/         OPC_RecordChild3, // #2 = $sampler
/*34002*/         OPC_RecordChild4, // #3 = $dmask
/*34003*/         OPC_RecordChild5, // #4 = $unorm
/*34004*/         OPC_RecordChild6, // #5 = $r128
/*34005*/         OPC_RecordChild7, // #6 = $da
/*34006*/         OPC_MoveChild, 8,
/*34008*/         OPC_RecordNode, // #7 = $glc
/*34009*/         OPC_MoveParent,
/*34010*/         OPC_MoveChild, 9,
/*34012*/         OPC_RecordNode, // #8 = $slc
/*34013*/         OPC_MoveParent,
/*34014*/         OPC_MoveChild, 10,
/*34016*/         OPC_RecordNode, // #9 = $tfe
/*34017*/         OPC_MoveParent,
/*34018*/         OPC_MoveChild, 11,
/*34020*/         OPC_RecordNode, // #10 = $lwe
/*34021*/         OPC_MoveParent,
/*34022*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34024*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34027*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34030*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34033*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34036*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34039*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34042*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34045*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34048*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34066*/       /*Scope*/ 68, /*->34135*/
/*34067*/         OPC_CheckChild1Type, MVT::v16i32,
/*34069*/         OPC_RecordChild2, // #1 = $rsrc
/*34070*/         OPC_RecordChild3, // #2 = $sampler
/*34071*/         OPC_RecordChild4, // #3 = $dmask
/*34072*/         OPC_RecordChild5, // #4 = $unorm
/*34073*/         OPC_RecordChild6, // #5 = $r128
/*34074*/         OPC_RecordChild7, // #6 = $da
/*34075*/         OPC_MoveChild, 8,
/*34077*/         OPC_RecordNode, // #7 = $glc
/*34078*/         OPC_MoveParent,
/*34079*/         OPC_MoveChild, 9,
/*34081*/         OPC_RecordNode, // #8 = $slc
/*34082*/         OPC_MoveParent,
/*34083*/         OPC_MoveChild, 10,
/*34085*/         OPC_RecordNode, // #9 = $tfe
/*34086*/         OPC_MoveParent,
/*34087*/         OPC_MoveChild, 11,
/*34089*/         OPC_RecordNode, // #10 = $lwe
/*34090*/         OPC_MoveParent,
/*34091*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34093*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34096*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34099*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34102*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34105*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34108*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34111*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34114*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34135*/       0, /*End of Scope*/
/*34136*/     /*Scope*/ 95|128,2/*351*/, /*->34489*/
/*34138*/       OPC_CheckChild0Integer, 103|128,33/*4327*/, 
/*34141*/       OPC_RecordChild1, // #0 = $addr
/*34142*/       OPC_Scope, 68, /*->34212*/ // 5 children in Scope
/*34144*/         OPC_CheckChild1Type, MVT::i32,
/*34146*/         OPC_RecordChild2, // #1 = $rsrc
/*34147*/         OPC_RecordChild3, // #2 = $sampler
/*34148*/         OPC_RecordChild4, // #3 = $dmask
/*34149*/         OPC_RecordChild5, // #4 = $unorm
/*34150*/         OPC_RecordChild6, // #5 = $r128
/*34151*/         OPC_RecordChild7, // #6 = $da
/*34152*/         OPC_MoveChild, 8,
/*34154*/         OPC_RecordNode, // #7 = $glc
/*34155*/         OPC_MoveParent,
/*34156*/         OPC_MoveChild, 9,
/*34158*/         OPC_RecordNode, // #8 = $slc
/*34159*/         OPC_MoveParent,
/*34160*/         OPC_MoveChild, 10,
/*34162*/         OPC_RecordNode, // #9 = $tfe
/*34163*/         OPC_MoveParent,
/*34164*/         OPC_MoveChild, 11,
/*34166*/         OPC_RecordNode, // #10 = $lwe
/*34167*/         OPC_MoveParent,
/*34168*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34170*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34173*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34176*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34179*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34182*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34185*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34188*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34191*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34194*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34212*/       /*Scope*/ 68, /*->34281*/
/*34213*/         OPC_CheckChild1Type, MVT::v2i32,
/*34215*/         OPC_RecordChild2, // #1 = $rsrc
/*34216*/         OPC_RecordChild3, // #2 = $sampler
/*34217*/         OPC_RecordChild4, // #3 = $dmask
/*34218*/         OPC_RecordChild5, // #4 = $unorm
/*34219*/         OPC_RecordChild6, // #5 = $r128
/*34220*/         OPC_RecordChild7, // #6 = $da
/*34221*/         OPC_MoveChild, 8,
/*34223*/         OPC_RecordNode, // #7 = $glc
/*34224*/         OPC_MoveParent,
/*34225*/         OPC_MoveChild, 9,
/*34227*/         OPC_RecordNode, // #8 = $slc
/*34228*/         OPC_MoveParent,
/*34229*/         OPC_MoveChild, 10,
/*34231*/         OPC_RecordNode, // #9 = $tfe
/*34232*/         OPC_MoveParent,
/*34233*/         OPC_MoveChild, 11,
/*34235*/         OPC_RecordNode, // #10 = $lwe
/*34236*/         OPC_MoveParent,
/*34237*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34239*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34242*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34245*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34248*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34251*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34254*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34257*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34260*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34263*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34281*/       /*Scope*/ 68, /*->34350*/
/*34282*/         OPC_CheckChild1Type, MVT::v4i32,
/*34284*/         OPC_RecordChild2, // #1 = $rsrc
/*34285*/         OPC_RecordChild3, // #2 = $sampler
/*34286*/         OPC_RecordChild4, // #3 = $dmask
/*34287*/         OPC_RecordChild5, // #4 = $unorm
/*34288*/         OPC_RecordChild6, // #5 = $r128
/*34289*/         OPC_RecordChild7, // #6 = $da
/*34290*/         OPC_MoveChild, 8,
/*34292*/         OPC_RecordNode, // #7 = $glc
/*34293*/         OPC_MoveParent,
/*34294*/         OPC_MoveChild, 9,
/*34296*/         OPC_RecordNode, // #8 = $slc
/*34297*/         OPC_MoveParent,
/*34298*/         OPC_MoveChild, 10,
/*34300*/         OPC_RecordNode, // #9 = $tfe
/*34301*/         OPC_MoveParent,
/*34302*/         OPC_MoveChild, 11,
/*34304*/         OPC_RecordNode, // #10 = $lwe
/*34305*/         OPC_MoveParent,
/*34306*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34308*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34311*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34314*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34320*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34323*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34326*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34329*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34350*/       /*Scope*/ 68, /*->34419*/
/*34351*/         OPC_CheckChild1Type, MVT::v8i32,
/*34353*/         OPC_RecordChild2, // #1 = $rsrc
/*34354*/         OPC_RecordChild3, // #2 = $sampler
/*34355*/         OPC_RecordChild4, // #3 = $dmask
/*34356*/         OPC_RecordChild5, // #4 = $unorm
/*34357*/         OPC_RecordChild6, // #5 = $r128
/*34358*/         OPC_RecordChild7, // #6 = $da
/*34359*/         OPC_MoveChild, 8,
/*34361*/         OPC_RecordNode, // #7 = $glc
/*34362*/         OPC_MoveParent,
/*34363*/         OPC_MoveChild, 9,
/*34365*/         OPC_RecordNode, // #8 = $slc
/*34366*/         OPC_MoveParent,
/*34367*/         OPC_MoveChild, 10,
/*34369*/         OPC_RecordNode, // #9 = $tfe
/*34370*/         OPC_MoveParent,
/*34371*/         OPC_MoveChild, 11,
/*34373*/         OPC_RecordNode, // #10 = $lwe
/*34374*/         OPC_MoveParent,
/*34375*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34377*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34398*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34419*/       /*Scope*/ 68, /*->34488*/
/*34420*/         OPC_CheckChild1Type, MVT::v16i32,
/*34422*/         OPC_RecordChild2, // #1 = $rsrc
/*34423*/         OPC_RecordChild3, // #2 = $sampler
/*34424*/         OPC_RecordChild4, // #3 = $dmask
/*34425*/         OPC_RecordChild5, // #4 = $unorm
/*34426*/         OPC_RecordChild6, // #5 = $r128
/*34427*/         OPC_RecordChild7, // #6 = $da
/*34428*/         OPC_MoveChild, 8,
/*34430*/         OPC_RecordNode, // #7 = $glc
/*34431*/         OPC_MoveParent,
/*34432*/         OPC_MoveChild, 9,
/*34434*/         OPC_RecordNode, // #8 = $slc
/*34435*/         OPC_MoveParent,
/*34436*/         OPC_MoveChild, 10,
/*34438*/         OPC_RecordNode, // #9 = $tfe
/*34439*/         OPC_MoveParent,
/*34440*/         OPC_MoveChild, 11,
/*34442*/         OPC_RecordNode, // #10 = $lwe
/*34443*/         OPC_MoveParent,
/*34444*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34446*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34455*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34488*/       0, /*End of Scope*/
/*34489*/     /*Scope*/ 95|128,2/*351*/, /*->34842*/
/*34491*/       OPC_CheckChild0Integer, 102|128,33/*4326*/, 
/*34494*/       OPC_RecordChild1, // #0 = $addr
/*34495*/       OPC_Scope, 68, /*->34565*/ // 5 children in Scope
/*34497*/         OPC_CheckChild1Type, MVT::i32,
/*34499*/         OPC_RecordChild2, // #1 = $rsrc
/*34500*/         OPC_RecordChild3, // #2 = $sampler
/*34501*/         OPC_RecordChild4, // #3 = $dmask
/*34502*/         OPC_RecordChild5, // #4 = $unorm
/*34503*/         OPC_RecordChild6, // #5 = $r128
/*34504*/         OPC_RecordChild7, // #6 = $da
/*34505*/         OPC_MoveChild, 8,
/*34507*/         OPC_RecordNode, // #7 = $glc
/*34508*/         OPC_MoveParent,
/*34509*/         OPC_MoveChild, 9,
/*34511*/         OPC_RecordNode, // #8 = $slc
/*34512*/         OPC_MoveParent,
/*34513*/         OPC_MoveChild, 10,
/*34515*/         OPC_RecordNode, // #9 = $tfe
/*34516*/         OPC_MoveParent,
/*34517*/         OPC_MoveChild, 11,
/*34519*/         OPC_RecordNode, // #10 = $lwe
/*34520*/         OPC_MoveParent,
/*34521*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34523*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34526*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34529*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34532*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34535*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34538*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34541*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34544*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34547*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34565*/       /*Scope*/ 68, /*->34634*/
/*34566*/         OPC_CheckChild1Type, MVT::v2i32,
/*34568*/         OPC_RecordChild2, // #1 = $rsrc
/*34569*/         OPC_RecordChild3, // #2 = $sampler
/*34570*/         OPC_RecordChild4, // #3 = $dmask
/*34571*/         OPC_RecordChild5, // #4 = $unorm
/*34572*/         OPC_RecordChild6, // #5 = $r128
/*34573*/         OPC_RecordChild7, // #6 = $da
/*34574*/         OPC_MoveChild, 8,
/*34576*/         OPC_RecordNode, // #7 = $glc
/*34577*/         OPC_MoveParent,
/*34578*/         OPC_MoveChild, 9,
/*34580*/         OPC_RecordNode, // #8 = $slc
/*34581*/         OPC_MoveParent,
/*34582*/         OPC_MoveChild, 10,
/*34584*/         OPC_RecordNode, // #9 = $tfe
/*34585*/         OPC_MoveParent,
/*34586*/         OPC_MoveChild, 11,
/*34588*/         OPC_RecordNode, // #10 = $lwe
/*34589*/         OPC_MoveParent,
/*34590*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34592*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34595*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34598*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34601*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34604*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34607*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34610*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34613*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34616*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34634*/       /*Scope*/ 68, /*->34703*/
/*34635*/         OPC_CheckChild1Type, MVT::v4i32,
/*34637*/         OPC_RecordChild2, // #1 = $rsrc
/*34638*/         OPC_RecordChild3, // #2 = $sampler
/*34639*/         OPC_RecordChild4, // #3 = $dmask
/*34640*/         OPC_RecordChild5, // #4 = $unorm
/*34641*/         OPC_RecordChild6, // #5 = $r128
/*34642*/         OPC_RecordChild7, // #6 = $da
/*34643*/         OPC_MoveChild, 8,
/*34645*/         OPC_RecordNode, // #7 = $glc
/*34646*/         OPC_MoveParent,
/*34647*/         OPC_MoveChild, 9,
/*34649*/         OPC_RecordNode, // #8 = $slc
/*34650*/         OPC_MoveParent,
/*34651*/         OPC_MoveChild, 10,
/*34653*/         OPC_RecordNode, // #9 = $tfe
/*34654*/         OPC_MoveParent,
/*34655*/         OPC_MoveChild, 11,
/*34657*/         OPC_RecordNode, // #10 = $lwe
/*34658*/         OPC_MoveParent,
/*34659*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34661*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34664*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34667*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34673*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34676*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34679*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34682*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34685*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34703*/       /*Scope*/ 68, /*->34772*/
/*34704*/         OPC_CheckChild1Type, MVT::v8i32,
/*34706*/         OPC_RecordChild2, // #1 = $rsrc
/*34707*/         OPC_RecordChild3, // #2 = $sampler
/*34708*/         OPC_RecordChild4, // #3 = $dmask
/*34709*/         OPC_RecordChild5, // #4 = $unorm
/*34710*/         OPC_RecordChild6, // #5 = $r128
/*34711*/         OPC_RecordChild7, // #6 = $da
/*34712*/         OPC_MoveChild, 8,
/*34714*/         OPC_RecordNode, // #7 = $glc
/*34715*/         OPC_MoveParent,
/*34716*/         OPC_MoveChild, 9,
/*34718*/         OPC_RecordNode, // #8 = $slc
/*34719*/         OPC_MoveParent,
/*34720*/         OPC_MoveChild, 10,
/*34722*/         OPC_RecordNode, // #9 = $tfe
/*34723*/         OPC_MoveParent,
/*34724*/         OPC_MoveChild, 11,
/*34726*/         OPC_RecordNode, // #10 = $lwe
/*34727*/         OPC_MoveParent,
/*34728*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34730*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34733*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34736*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34739*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34742*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34745*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34748*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34754*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34772*/       /*Scope*/ 68, /*->34841*/
/*34773*/         OPC_CheckChild1Type, MVT::v16i32,
/*34775*/         OPC_RecordChild2, // #1 = $rsrc
/*34776*/         OPC_RecordChild3, // #2 = $sampler
/*34777*/         OPC_RecordChild4, // #3 = $dmask
/*34778*/         OPC_RecordChild5, // #4 = $unorm
/*34779*/         OPC_RecordChild6, // #5 = $r128
/*34780*/         OPC_RecordChild7, // #6 = $da
/*34781*/         OPC_MoveChild, 8,
/*34783*/         OPC_RecordNode, // #7 = $glc
/*34784*/         OPC_MoveParent,
/*34785*/         OPC_MoveChild, 9,
/*34787*/         OPC_RecordNode, // #8 = $slc
/*34788*/         OPC_MoveParent,
/*34789*/         OPC_MoveChild, 10,
/*34791*/         OPC_RecordNode, // #9 = $tfe
/*34792*/         OPC_MoveParent,
/*34793*/         OPC_MoveChild, 11,
/*34795*/         OPC_RecordNode, // #10 = $lwe
/*34796*/         OPC_MoveParent,
/*34797*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34799*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34820*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34841*/       0, /*End of Scope*/
/*34842*/     /*Scope*/ 95|128,2/*351*/, /*->35195*/
/*34844*/       OPC_CheckChild0Integer, 99|128,33/*4323*/, 
/*34847*/       OPC_RecordChild1, // #0 = $addr
/*34848*/       OPC_Scope, 68, /*->34918*/ // 5 children in Scope
/*34850*/         OPC_CheckChild1Type, MVT::i32,
/*34852*/         OPC_RecordChild2, // #1 = $rsrc
/*34853*/         OPC_RecordChild3, // #2 = $sampler
/*34854*/         OPC_RecordChild4, // #3 = $dmask
/*34855*/         OPC_RecordChild5, // #4 = $unorm
/*34856*/         OPC_RecordChild6, // #5 = $r128
/*34857*/         OPC_RecordChild7, // #6 = $da
/*34858*/         OPC_MoveChild, 8,
/*34860*/         OPC_RecordNode, // #7 = $glc
/*34861*/         OPC_MoveParent,
/*34862*/         OPC_MoveChild, 9,
/*34864*/         OPC_RecordNode, // #8 = $slc
/*34865*/         OPC_MoveParent,
/*34866*/         OPC_MoveChild, 10,
/*34868*/         OPC_RecordNode, // #9 = $tfe
/*34869*/         OPC_MoveParent,
/*34870*/         OPC_MoveChild, 11,
/*34872*/         OPC_RecordNode, // #10 = $lwe
/*34873*/         OPC_MoveParent,
/*34874*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34876*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34879*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34882*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34885*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34888*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34891*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34894*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34897*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34900*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34918*/       /*Scope*/ 68, /*->34987*/
/*34919*/         OPC_CheckChild1Type, MVT::v2i32,
/*34921*/         OPC_RecordChild2, // #1 = $rsrc
/*34922*/         OPC_RecordChild3, // #2 = $sampler
/*34923*/         OPC_RecordChild4, // #3 = $dmask
/*34924*/         OPC_RecordChild5, // #4 = $unorm
/*34925*/         OPC_RecordChild6, // #5 = $r128
/*34926*/         OPC_RecordChild7, // #6 = $da
/*34927*/         OPC_MoveChild, 8,
/*34929*/         OPC_RecordNode, // #7 = $glc
/*34930*/         OPC_MoveParent,
/*34931*/         OPC_MoveChild, 9,
/*34933*/         OPC_RecordNode, // #8 = $slc
/*34934*/         OPC_MoveParent,
/*34935*/         OPC_MoveChild, 10,
/*34937*/         OPC_RecordNode, // #9 = $tfe
/*34938*/         OPC_MoveParent,
/*34939*/         OPC_MoveChild, 11,
/*34941*/         OPC_RecordNode, // #10 = $lwe
/*34942*/         OPC_MoveParent,
/*34943*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34945*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34948*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34951*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34954*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34957*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34960*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34963*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34966*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34969*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34987*/       /*Scope*/ 68, /*->35056*/
/*34988*/         OPC_CheckChild1Type, MVT::v4i32,
/*34990*/         OPC_RecordChild2, // #1 = $rsrc
/*34991*/         OPC_RecordChild3, // #2 = $sampler
/*34992*/         OPC_RecordChild4, // #3 = $dmask
/*34993*/         OPC_RecordChild5, // #4 = $unorm
/*34994*/         OPC_RecordChild6, // #5 = $r128
/*34995*/         OPC_RecordChild7, // #6 = $da
/*34996*/         OPC_MoveChild, 8,
/*34998*/         OPC_RecordNode, // #7 = $glc
/*34999*/         OPC_MoveParent,
/*35000*/         OPC_MoveChild, 9,
/*35002*/         OPC_RecordNode, // #8 = $slc
/*35003*/         OPC_MoveParent,
/*35004*/         OPC_MoveChild, 10,
/*35006*/         OPC_RecordNode, // #9 = $tfe
/*35007*/         OPC_MoveParent,
/*35008*/         OPC_MoveChild, 11,
/*35010*/         OPC_RecordNode, // #10 = $lwe
/*35011*/         OPC_MoveParent,
/*35012*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35014*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35017*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35020*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35023*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35032*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35035*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35038*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35056*/       /*Scope*/ 68, /*->35125*/
/*35057*/         OPC_CheckChild1Type, MVT::v8i32,
/*35059*/         OPC_RecordChild2, // #1 = $rsrc
/*35060*/         OPC_RecordChild3, // #2 = $sampler
/*35061*/         OPC_RecordChild4, // #3 = $dmask
/*35062*/         OPC_RecordChild5, // #4 = $unorm
/*35063*/         OPC_RecordChild6, // #5 = $r128
/*35064*/         OPC_RecordChild7, // #6 = $da
/*35065*/         OPC_MoveChild, 8,
/*35067*/         OPC_RecordNode, // #7 = $glc
/*35068*/         OPC_MoveParent,
/*35069*/         OPC_MoveChild, 9,
/*35071*/         OPC_RecordNode, // #8 = $slc
/*35072*/         OPC_MoveParent,
/*35073*/         OPC_MoveChild, 10,
/*35075*/         OPC_RecordNode, // #9 = $tfe
/*35076*/         OPC_MoveParent,
/*35077*/         OPC_MoveChild, 11,
/*35079*/         OPC_RecordNode, // #10 = $lwe
/*35080*/         OPC_MoveParent,
/*35081*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35083*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35086*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35089*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35092*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35095*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35098*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35101*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35104*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35125*/       /*Scope*/ 68, /*->35194*/
/*35126*/         OPC_CheckChild1Type, MVT::v16i32,
/*35128*/         OPC_RecordChild2, // #1 = $rsrc
/*35129*/         OPC_RecordChild3, // #2 = $sampler
/*35130*/         OPC_RecordChild4, // #3 = $dmask
/*35131*/         OPC_RecordChild5, // #4 = $unorm
/*35132*/         OPC_RecordChild6, // #5 = $r128
/*35133*/         OPC_RecordChild7, // #6 = $da
/*35134*/         OPC_MoveChild, 8,
/*35136*/         OPC_RecordNode, // #7 = $glc
/*35137*/         OPC_MoveParent,
/*35138*/         OPC_MoveChild, 9,
/*35140*/         OPC_RecordNode, // #8 = $slc
/*35141*/         OPC_MoveParent,
/*35142*/         OPC_MoveChild, 10,
/*35144*/         OPC_RecordNode, // #9 = $tfe
/*35145*/         OPC_MoveParent,
/*35146*/         OPC_MoveChild, 11,
/*35148*/         OPC_RecordNode, // #10 = $lwe
/*35149*/         OPC_MoveParent,
/*35150*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35152*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35155*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35158*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35161*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35164*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35167*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35170*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35173*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35176*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35194*/       0, /*End of Scope*/
/*35195*/     /*Scope*/ 95|128,2/*351*/, /*->35548*/
/*35197*/       OPC_CheckChild0Integer, 90|128,33/*4314*/, 
/*35200*/       OPC_RecordChild1, // #0 = $addr
/*35201*/       OPC_Scope, 68, /*->35271*/ // 5 children in Scope
/*35203*/         OPC_CheckChild1Type, MVT::i32,
/*35205*/         OPC_RecordChild2, // #1 = $rsrc
/*35206*/         OPC_RecordChild3, // #2 = $sampler
/*35207*/         OPC_RecordChild4, // #3 = $dmask
/*35208*/         OPC_RecordChild5, // #4 = $unorm
/*35209*/         OPC_RecordChild6, // #5 = $r128
/*35210*/         OPC_RecordChild7, // #6 = $da
/*35211*/         OPC_MoveChild, 8,
/*35213*/         OPC_RecordNode, // #7 = $glc
/*35214*/         OPC_MoveParent,
/*35215*/         OPC_MoveChild, 9,
/*35217*/         OPC_RecordNode, // #8 = $slc
/*35218*/         OPC_MoveParent,
/*35219*/         OPC_MoveChild, 10,
/*35221*/         OPC_RecordNode, // #9 = $tfe
/*35222*/         OPC_MoveParent,
/*35223*/         OPC_MoveChild, 11,
/*35225*/         OPC_RecordNode, // #10 = $lwe
/*35226*/         OPC_MoveParent,
/*35227*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35229*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35232*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35235*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35238*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35241*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35244*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35247*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35250*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35253*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35271*/       /*Scope*/ 68, /*->35340*/
/*35272*/         OPC_CheckChild1Type, MVT::v2i32,
/*35274*/         OPC_RecordChild2, // #1 = $rsrc
/*35275*/         OPC_RecordChild3, // #2 = $sampler
/*35276*/         OPC_RecordChild4, // #3 = $dmask
/*35277*/         OPC_RecordChild5, // #4 = $unorm
/*35278*/         OPC_RecordChild6, // #5 = $r128
/*35279*/         OPC_RecordChild7, // #6 = $da
/*35280*/         OPC_MoveChild, 8,
/*35282*/         OPC_RecordNode, // #7 = $glc
/*35283*/         OPC_MoveParent,
/*35284*/         OPC_MoveChild, 9,
/*35286*/         OPC_RecordNode, // #8 = $slc
/*35287*/         OPC_MoveParent,
/*35288*/         OPC_MoveChild, 10,
/*35290*/         OPC_RecordNode, // #9 = $tfe
/*35291*/         OPC_MoveParent,
/*35292*/         OPC_MoveChild, 11,
/*35294*/         OPC_RecordNode, // #10 = $lwe
/*35295*/         OPC_MoveParent,
/*35296*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35298*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35301*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35304*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35307*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35310*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35313*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35316*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35319*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35322*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35340*/       /*Scope*/ 68, /*->35409*/
/*35341*/         OPC_CheckChild1Type, MVT::v4i32,
/*35343*/         OPC_RecordChild2, // #1 = $rsrc
/*35344*/         OPC_RecordChild3, // #2 = $sampler
/*35345*/         OPC_RecordChild4, // #3 = $dmask
/*35346*/         OPC_RecordChild5, // #4 = $unorm
/*35347*/         OPC_RecordChild6, // #5 = $r128
/*35348*/         OPC_RecordChild7, // #6 = $da
/*35349*/         OPC_MoveChild, 8,
/*35351*/         OPC_RecordNode, // #7 = $glc
/*35352*/         OPC_MoveParent,
/*35353*/         OPC_MoveChild, 9,
/*35355*/         OPC_RecordNode, // #8 = $slc
/*35356*/         OPC_MoveParent,
/*35357*/         OPC_MoveChild, 10,
/*35359*/         OPC_RecordNode, // #9 = $tfe
/*35360*/         OPC_MoveParent,
/*35361*/         OPC_MoveChild, 11,
/*35363*/         OPC_RecordNode, // #10 = $lwe
/*35364*/         OPC_MoveParent,
/*35365*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35367*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35370*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35373*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35376*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35379*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35382*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35385*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35388*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35391*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35409*/       /*Scope*/ 68, /*->35478*/
/*35410*/         OPC_CheckChild1Type, MVT::v8i32,
/*35412*/         OPC_RecordChild2, // #1 = $rsrc
/*35413*/         OPC_RecordChild3, // #2 = $sampler
/*35414*/         OPC_RecordChild4, // #3 = $dmask
/*35415*/         OPC_RecordChild5, // #4 = $unorm
/*35416*/         OPC_RecordChild6, // #5 = $r128
/*35417*/         OPC_RecordChild7, // #6 = $da
/*35418*/         OPC_MoveChild, 8,
/*35420*/         OPC_RecordNode, // #7 = $glc
/*35421*/         OPC_MoveParent,
/*35422*/         OPC_MoveChild, 9,
/*35424*/         OPC_RecordNode, // #8 = $slc
/*35425*/         OPC_MoveParent,
/*35426*/         OPC_MoveChild, 10,
/*35428*/         OPC_RecordNode, // #9 = $tfe
/*35429*/         OPC_MoveParent,
/*35430*/         OPC_MoveChild, 11,
/*35432*/         OPC_RecordNode, // #10 = $lwe
/*35433*/         OPC_MoveParent,
/*35434*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35436*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35439*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35442*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35445*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35448*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35451*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35454*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35457*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35460*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35478*/       /*Scope*/ 68, /*->35547*/
/*35479*/         OPC_CheckChild1Type, MVT::v16i32,
/*35481*/         OPC_RecordChild2, // #1 = $rsrc
/*35482*/         OPC_RecordChild3, // #2 = $sampler
/*35483*/         OPC_RecordChild4, // #3 = $dmask
/*35484*/         OPC_RecordChild5, // #4 = $unorm
/*35485*/         OPC_RecordChild6, // #5 = $r128
/*35486*/         OPC_RecordChild7, // #6 = $da
/*35487*/         OPC_MoveChild, 8,
/*35489*/         OPC_RecordNode, // #7 = $glc
/*35490*/         OPC_MoveParent,
/*35491*/         OPC_MoveChild, 9,
/*35493*/         OPC_RecordNode, // #8 = $slc
/*35494*/         OPC_MoveParent,
/*35495*/         OPC_MoveChild, 10,
/*35497*/         OPC_RecordNode, // #9 = $tfe
/*35498*/         OPC_MoveParent,
/*35499*/         OPC_MoveChild, 11,
/*35501*/         OPC_RecordNode, // #10 = $lwe
/*35502*/         OPC_MoveParent,
/*35503*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35505*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35514*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35547*/       0, /*End of Scope*/
/*35548*/     /*Scope*/ 95|128,2/*351*/, /*->35901*/
/*35550*/       OPC_CheckChild0Integer, 94|128,33/*4318*/, 
/*35553*/       OPC_RecordChild1, // #0 = $addr
/*35554*/       OPC_Scope, 68, /*->35624*/ // 5 children in Scope
/*35556*/         OPC_CheckChild1Type, MVT::i32,
/*35558*/         OPC_RecordChild2, // #1 = $rsrc
/*35559*/         OPC_RecordChild3, // #2 = $sampler
/*35560*/         OPC_RecordChild4, // #3 = $dmask
/*35561*/         OPC_RecordChild5, // #4 = $unorm
/*35562*/         OPC_RecordChild6, // #5 = $r128
/*35563*/         OPC_RecordChild7, // #6 = $da
/*35564*/         OPC_MoveChild, 8,
/*35566*/         OPC_RecordNode, // #7 = $glc
/*35567*/         OPC_MoveParent,
/*35568*/         OPC_MoveChild, 9,
/*35570*/         OPC_RecordNode, // #8 = $slc
/*35571*/         OPC_MoveParent,
/*35572*/         OPC_MoveChild, 10,
/*35574*/         OPC_RecordNode, // #9 = $tfe
/*35575*/         OPC_MoveParent,
/*35576*/         OPC_MoveChild, 11,
/*35578*/         OPC_RecordNode, // #10 = $lwe
/*35579*/         OPC_MoveParent,
/*35580*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35582*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35585*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35588*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35591*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35594*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35597*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35600*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35603*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35606*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35624*/       /*Scope*/ 68, /*->35693*/
/*35625*/         OPC_CheckChild1Type, MVT::v2i32,
/*35627*/         OPC_RecordChild2, // #1 = $rsrc
/*35628*/         OPC_RecordChild3, // #2 = $sampler
/*35629*/         OPC_RecordChild4, // #3 = $dmask
/*35630*/         OPC_RecordChild5, // #4 = $unorm
/*35631*/         OPC_RecordChild6, // #5 = $r128
/*35632*/         OPC_RecordChild7, // #6 = $da
/*35633*/         OPC_MoveChild, 8,
/*35635*/         OPC_RecordNode, // #7 = $glc
/*35636*/         OPC_MoveParent,
/*35637*/         OPC_MoveChild, 9,
/*35639*/         OPC_RecordNode, // #8 = $slc
/*35640*/         OPC_MoveParent,
/*35641*/         OPC_MoveChild, 10,
/*35643*/         OPC_RecordNode, // #9 = $tfe
/*35644*/         OPC_MoveParent,
/*35645*/         OPC_MoveChild, 11,
/*35647*/         OPC_RecordNode, // #10 = $lwe
/*35648*/         OPC_MoveParent,
/*35649*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35651*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35654*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35657*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35660*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35663*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35666*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35669*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35672*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35675*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35693*/       /*Scope*/ 68, /*->35762*/
/*35694*/         OPC_CheckChild1Type, MVT::v4i32,
/*35696*/         OPC_RecordChild2, // #1 = $rsrc
/*35697*/         OPC_RecordChild3, // #2 = $sampler
/*35698*/         OPC_RecordChild4, // #3 = $dmask
/*35699*/         OPC_RecordChild5, // #4 = $unorm
/*35700*/         OPC_RecordChild6, // #5 = $r128
/*35701*/         OPC_RecordChild7, // #6 = $da
/*35702*/         OPC_MoveChild, 8,
/*35704*/         OPC_RecordNode, // #7 = $glc
/*35705*/         OPC_MoveParent,
/*35706*/         OPC_MoveChild, 9,
/*35708*/         OPC_RecordNode, // #8 = $slc
/*35709*/         OPC_MoveParent,
/*35710*/         OPC_MoveChild, 10,
/*35712*/         OPC_RecordNode, // #9 = $tfe
/*35713*/         OPC_MoveParent,
/*35714*/         OPC_MoveChild, 11,
/*35716*/         OPC_RecordNode, // #10 = $lwe
/*35717*/         OPC_MoveParent,
/*35718*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35720*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35723*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35726*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35729*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35732*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35735*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35738*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35741*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35744*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35762*/       /*Scope*/ 68, /*->35831*/
/*35763*/         OPC_CheckChild1Type, MVT::v8i32,
/*35765*/         OPC_RecordChild2, // #1 = $rsrc
/*35766*/         OPC_RecordChild3, // #2 = $sampler
/*35767*/         OPC_RecordChild4, // #3 = $dmask
/*35768*/         OPC_RecordChild5, // #4 = $unorm
/*35769*/         OPC_RecordChild6, // #5 = $r128
/*35770*/         OPC_RecordChild7, // #6 = $da
/*35771*/         OPC_MoveChild, 8,
/*35773*/         OPC_RecordNode, // #7 = $glc
/*35774*/         OPC_MoveParent,
/*35775*/         OPC_MoveChild, 9,
/*35777*/         OPC_RecordNode, // #8 = $slc
/*35778*/         OPC_MoveParent,
/*35779*/         OPC_MoveChild, 10,
/*35781*/         OPC_RecordNode, // #9 = $tfe
/*35782*/         OPC_MoveParent,
/*35783*/         OPC_MoveChild, 11,
/*35785*/         OPC_RecordNode, // #10 = $lwe
/*35786*/         OPC_MoveParent,
/*35787*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35789*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35792*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35795*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35798*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35801*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35804*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35807*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35810*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35813*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35831*/       /*Scope*/ 68, /*->35900*/
/*35832*/         OPC_CheckChild1Type, MVT::v16i32,
/*35834*/         OPC_RecordChild2, // #1 = $rsrc
/*35835*/         OPC_RecordChild3, // #2 = $sampler
/*35836*/         OPC_RecordChild4, // #3 = $dmask
/*35837*/         OPC_RecordChild5, // #4 = $unorm
/*35838*/         OPC_RecordChild6, // #5 = $r128
/*35839*/         OPC_RecordChild7, // #6 = $da
/*35840*/         OPC_MoveChild, 8,
/*35842*/         OPC_RecordNode, // #7 = $glc
/*35843*/         OPC_MoveParent,
/*35844*/         OPC_MoveChild, 9,
/*35846*/         OPC_RecordNode, // #8 = $slc
/*35847*/         OPC_MoveParent,
/*35848*/         OPC_MoveChild, 10,
/*35850*/         OPC_RecordNode, // #9 = $tfe
/*35851*/         OPC_MoveParent,
/*35852*/         OPC_MoveChild, 11,
/*35854*/         OPC_RecordNode, // #10 = $lwe
/*35855*/         OPC_MoveParent,
/*35856*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35858*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35867*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35879*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35900*/       0, /*End of Scope*/
/*35901*/     /*Scope*/ 95|128,2/*351*/, /*->36254*/
/*35903*/       OPC_CheckChild0Integer, 93|128,33/*4317*/, 
/*35906*/       OPC_RecordChild1, // #0 = $addr
/*35907*/       OPC_Scope, 68, /*->35977*/ // 5 children in Scope
/*35909*/         OPC_CheckChild1Type, MVT::i32,
/*35911*/         OPC_RecordChild2, // #1 = $rsrc
/*35912*/         OPC_RecordChild3, // #2 = $sampler
/*35913*/         OPC_RecordChild4, // #3 = $dmask
/*35914*/         OPC_RecordChild5, // #4 = $unorm
/*35915*/         OPC_RecordChild6, // #5 = $r128
/*35916*/         OPC_RecordChild7, // #6 = $da
/*35917*/         OPC_MoveChild, 8,
/*35919*/         OPC_RecordNode, // #7 = $glc
/*35920*/         OPC_MoveParent,
/*35921*/         OPC_MoveChild, 9,
/*35923*/         OPC_RecordNode, // #8 = $slc
/*35924*/         OPC_MoveParent,
/*35925*/         OPC_MoveChild, 10,
/*35927*/         OPC_RecordNode, // #9 = $tfe
/*35928*/         OPC_MoveParent,
/*35929*/         OPC_MoveChild, 11,
/*35931*/         OPC_RecordNode, // #10 = $lwe
/*35932*/         OPC_MoveParent,
/*35933*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35935*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35938*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35941*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35944*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35947*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35950*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35953*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35956*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35977*/       /*Scope*/ 68, /*->36046*/
/*35978*/         OPC_CheckChild1Type, MVT::v2i32,
/*35980*/         OPC_RecordChild2, // #1 = $rsrc
/*35981*/         OPC_RecordChild3, // #2 = $sampler
/*35982*/         OPC_RecordChild4, // #3 = $dmask
/*35983*/         OPC_RecordChild5, // #4 = $unorm
/*35984*/         OPC_RecordChild6, // #5 = $r128
/*35985*/         OPC_RecordChild7, // #6 = $da
/*35986*/         OPC_MoveChild, 8,
/*35988*/         OPC_RecordNode, // #7 = $glc
/*35989*/         OPC_MoveParent,
/*35990*/         OPC_MoveChild, 9,
/*35992*/         OPC_RecordNode, // #8 = $slc
/*35993*/         OPC_MoveParent,
/*35994*/         OPC_MoveChild, 10,
/*35996*/         OPC_RecordNode, // #9 = $tfe
/*35997*/         OPC_MoveParent,
/*35998*/         OPC_MoveChild, 11,
/*36000*/         OPC_RecordNode, // #10 = $lwe
/*36001*/         OPC_MoveParent,
/*36002*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36004*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36007*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36010*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36013*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36016*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36019*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36022*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36025*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36028*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36046*/       /*Scope*/ 68, /*->36115*/
/*36047*/         OPC_CheckChild1Type, MVT::v4i32,
/*36049*/         OPC_RecordChild2, // #1 = $rsrc
/*36050*/         OPC_RecordChild3, // #2 = $sampler
/*36051*/         OPC_RecordChild4, // #3 = $dmask
/*36052*/         OPC_RecordChild5, // #4 = $unorm
/*36053*/         OPC_RecordChild6, // #5 = $r128
/*36054*/         OPC_RecordChild7, // #6 = $da
/*36055*/         OPC_MoveChild, 8,
/*36057*/         OPC_RecordNode, // #7 = $glc
/*36058*/         OPC_MoveParent,
/*36059*/         OPC_MoveChild, 9,
/*36061*/         OPC_RecordNode, // #8 = $slc
/*36062*/         OPC_MoveParent,
/*36063*/         OPC_MoveChild, 10,
/*36065*/         OPC_RecordNode, // #9 = $tfe
/*36066*/         OPC_MoveParent,
/*36067*/         OPC_MoveChild, 11,
/*36069*/         OPC_RecordNode, // #10 = $lwe
/*36070*/         OPC_MoveParent,
/*36071*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36073*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36076*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36079*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36082*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36085*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36088*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36091*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36094*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36097*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36115*/       /*Scope*/ 68, /*->36184*/
/*36116*/         OPC_CheckChild1Type, MVT::v8i32,
/*36118*/         OPC_RecordChild2, // #1 = $rsrc
/*36119*/         OPC_RecordChild3, // #2 = $sampler
/*36120*/         OPC_RecordChild4, // #3 = $dmask
/*36121*/         OPC_RecordChild5, // #4 = $unorm
/*36122*/         OPC_RecordChild6, // #5 = $r128
/*36123*/         OPC_RecordChild7, // #6 = $da
/*36124*/         OPC_MoveChild, 8,
/*36126*/         OPC_RecordNode, // #7 = $glc
/*36127*/         OPC_MoveParent,
/*36128*/         OPC_MoveChild, 9,
/*36130*/         OPC_RecordNode, // #8 = $slc
/*36131*/         OPC_MoveParent,
/*36132*/         OPC_MoveChild, 10,
/*36134*/         OPC_RecordNode, // #9 = $tfe
/*36135*/         OPC_MoveParent,
/*36136*/         OPC_MoveChild, 11,
/*36138*/         OPC_RecordNode, // #10 = $lwe
/*36139*/         OPC_MoveParent,
/*36140*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36142*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36145*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36148*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36151*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36154*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36157*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36160*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36184*/       /*Scope*/ 68, /*->36253*/
/*36185*/         OPC_CheckChild1Type, MVT::v16i32,
/*36187*/         OPC_RecordChild2, // #1 = $rsrc
/*36188*/         OPC_RecordChild3, // #2 = $sampler
/*36189*/         OPC_RecordChild4, // #3 = $dmask
/*36190*/         OPC_RecordChild5, // #4 = $unorm
/*36191*/         OPC_RecordChild6, // #5 = $r128
/*36192*/         OPC_RecordChild7, // #6 = $da
/*36193*/         OPC_MoveChild, 8,
/*36195*/         OPC_RecordNode, // #7 = $glc
/*36196*/         OPC_MoveParent,
/*36197*/         OPC_MoveChild, 9,
/*36199*/         OPC_RecordNode, // #8 = $slc
/*36200*/         OPC_MoveParent,
/*36201*/         OPC_MoveChild, 10,
/*36203*/         OPC_RecordNode, // #9 = $tfe
/*36204*/         OPC_MoveParent,
/*36205*/         OPC_MoveChild, 11,
/*36207*/         OPC_RecordNode, // #10 = $lwe
/*36208*/         OPC_MoveParent,
/*36209*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36211*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36214*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36217*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36223*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36226*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36229*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36235*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36253*/       0, /*End of Scope*/
/*36254*/     /*Scope*/ 95|128,2/*351*/, /*->36607*/
/*36256*/       OPC_CheckChild0Integer, 96|128,33/*4320*/, 
/*36259*/       OPC_RecordChild1, // #0 = $addr
/*36260*/       OPC_Scope, 68, /*->36330*/ // 5 children in Scope
/*36262*/         OPC_CheckChild1Type, MVT::i32,
/*36264*/         OPC_RecordChild2, // #1 = $rsrc
/*36265*/         OPC_RecordChild3, // #2 = $sampler
/*36266*/         OPC_RecordChild4, // #3 = $dmask
/*36267*/         OPC_RecordChild5, // #4 = $unorm
/*36268*/         OPC_RecordChild6, // #5 = $r128
/*36269*/         OPC_RecordChild7, // #6 = $da
/*36270*/         OPC_MoveChild, 8,
/*36272*/         OPC_RecordNode, // #7 = $glc
/*36273*/         OPC_MoveParent,
/*36274*/         OPC_MoveChild, 9,
/*36276*/         OPC_RecordNode, // #8 = $slc
/*36277*/         OPC_MoveParent,
/*36278*/         OPC_MoveChild, 10,
/*36280*/         OPC_RecordNode, // #9 = $tfe
/*36281*/         OPC_MoveParent,
/*36282*/         OPC_MoveChild, 11,
/*36284*/         OPC_RecordNode, // #10 = $lwe
/*36285*/         OPC_MoveParent,
/*36286*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36288*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36291*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36294*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36297*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36300*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36303*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36306*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36309*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36312*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36330*/       /*Scope*/ 68, /*->36399*/
/*36331*/         OPC_CheckChild1Type, MVT::v2i32,
/*36333*/         OPC_RecordChild2, // #1 = $rsrc
/*36334*/         OPC_RecordChild3, // #2 = $sampler
/*36335*/         OPC_RecordChild4, // #3 = $dmask
/*36336*/         OPC_RecordChild5, // #4 = $unorm
/*36337*/         OPC_RecordChild6, // #5 = $r128
/*36338*/         OPC_RecordChild7, // #6 = $da
/*36339*/         OPC_MoveChild, 8,
/*36341*/         OPC_RecordNode, // #7 = $glc
/*36342*/         OPC_MoveParent,
/*36343*/         OPC_MoveChild, 9,
/*36345*/         OPC_RecordNode, // #8 = $slc
/*36346*/         OPC_MoveParent,
/*36347*/         OPC_MoveChild, 10,
/*36349*/         OPC_RecordNode, // #9 = $tfe
/*36350*/         OPC_MoveParent,
/*36351*/         OPC_MoveChild, 11,
/*36353*/         OPC_RecordNode, // #10 = $lwe
/*36354*/         OPC_MoveParent,
/*36355*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36357*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36360*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36363*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36366*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36369*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36372*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36375*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36378*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36381*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36399*/       /*Scope*/ 68, /*->36468*/
/*36400*/         OPC_CheckChild1Type, MVT::v4i32,
/*36402*/         OPC_RecordChild2, // #1 = $rsrc
/*36403*/         OPC_RecordChild3, // #2 = $sampler
/*36404*/         OPC_RecordChild4, // #3 = $dmask
/*36405*/         OPC_RecordChild5, // #4 = $unorm
/*36406*/         OPC_RecordChild6, // #5 = $r128
/*36407*/         OPC_RecordChild7, // #6 = $da
/*36408*/         OPC_MoveChild, 8,
/*36410*/         OPC_RecordNode, // #7 = $glc
/*36411*/         OPC_MoveParent,
/*36412*/         OPC_MoveChild, 9,
/*36414*/         OPC_RecordNode, // #8 = $slc
/*36415*/         OPC_MoveParent,
/*36416*/         OPC_MoveChild, 10,
/*36418*/         OPC_RecordNode, // #9 = $tfe
/*36419*/         OPC_MoveParent,
/*36420*/         OPC_MoveChild, 11,
/*36422*/         OPC_RecordNode, // #10 = $lwe
/*36423*/         OPC_MoveParent,
/*36424*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36426*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36429*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36432*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36435*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36438*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36441*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36444*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36447*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36468*/       /*Scope*/ 68, /*->36537*/
/*36469*/         OPC_CheckChild1Type, MVT::v8i32,
/*36471*/         OPC_RecordChild2, // #1 = $rsrc
/*36472*/         OPC_RecordChild3, // #2 = $sampler
/*36473*/         OPC_RecordChild4, // #3 = $dmask
/*36474*/         OPC_RecordChild5, // #4 = $unorm
/*36475*/         OPC_RecordChild6, // #5 = $r128
/*36476*/         OPC_RecordChild7, // #6 = $da
/*36477*/         OPC_MoveChild, 8,
/*36479*/         OPC_RecordNode, // #7 = $glc
/*36480*/         OPC_MoveParent,
/*36481*/         OPC_MoveChild, 9,
/*36483*/         OPC_RecordNode, // #8 = $slc
/*36484*/         OPC_MoveParent,
/*36485*/         OPC_MoveChild, 10,
/*36487*/         OPC_RecordNode, // #9 = $tfe
/*36488*/         OPC_MoveParent,
/*36489*/         OPC_MoveChild, 11,
/*36491*/         OPC_RecordNode, // #10 = $lwe
/*36492*/         OPC_MoveParent,
/*36493*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36495*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36498*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36501*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36504*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36507*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36510*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36513*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36516*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36537*/       /*Scope*/ 68, /*->36606*/
/*36538*/         OPC_CheckChild1Type, MVT::v16i32,
/*36540*/         OPC_RecordChild2, // #1 = $rsrc
/*36541*/         OPC_RecordChild3, // #2 = $sampler
/*36542*/         OPC_RecordChild4, // #3 = $dmask
/*36543*/         OPC_RecordChild5, // #4 = $unorm
/*36544*/         OPC_RecordChild6, // #5 = $r128
/*36545*/         OPC_RecordChild7, // #6 = $da
/*36546*/         OPC_MoveChild, 8,
/*36548*/         OPC_RecordNode, // #7 = $glc
/*36549*/         OPC_MoveParent,
/*36550*/         OPC_MoveChild, 9,
/*36552*/         OPC_RecordNode, // #8 = $slc
/*36553*/         OPC_MoveParent,
/*36554*/         OPC_MoveChild, 10,
/*36556*/         OPC_RecordNode, // #9 = $tfe
/*36557*/         OPC_MoveParent,
/*36558*/         OPC_MoveChild, 11,
/*36560*/         OPC_RecordNode, // #10 = $lwe
/*36561*/         OPC_MoveParent,
/*36562*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36564*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36573*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36585*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36588*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36606*/       0, /*End of Scope*/
/*36607*/     /*Scope*/ 95|128,2/*351*/, /*->36960*/
/*36609*/       OPC_CheckChild0Integer, 84|128,33/*4308*/, 
/*36612*/       OPC_RecordChild1, // #0 = $addr
/*36613*/       OPC_Scope, 68, /*->36683*/ // 5 children in Scope
/*36615*/         OPC_CheckChild1Type, MVT::i32,
/*36617*/         OPC_RecordChild2, // #1 = $rsrc
/*36618*/         OPC_RecordChild3, // #2 = $sampler
/*36619*/         OPC_RecordChild4, // #3 = $dmask
/*36620*/         OPC_RecordChild5, // #4 = $unorm
/*36621*/         OPC_RecordChild6, // #5 = $r128
/*36622*/         OPC_RecordChild7, // #6 = $da
/*36623*/         OPC_MoveChild, 8,
/*36625*/         OPC_RecordNode, // #7 = $glc
/*36626*/         OPC_MoveParent,
/*36627*/         OPC_MoveChild, 9,
/*36629*/         OPC_RecordNode, // #8 = $slc
/*36630*/         OPC_MoveParent,
/*36631*/         OPC_MoveChild, 10,
/*36633*/         OPC_RecordNode, // #9 = $tfe
/*36634*/         OPC_MoveParent,
/*36635*/         OPC_MoveChild, 11,
/*36637*/         OPC_RecordNode, // #10 = $lwe
/*36638*/         OPC_MoveParent,
/*36639*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36641*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36644*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36647*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36650*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36653*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36656*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36659*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36662*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36665*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36683*/       /*Scope*/ 68, /*->36752*/
/*36684*/         OPC_CheckChild1Type, MVT::v2i32,
/*36686*/         OPC_RecordChild2, // #1 = $rsrc
/*36687*/         OPC_RecordChild3, // #2 = $sampler
/*36688*/         OPC_RecordChild4, // #3 = $dmask
/*36689*/         OPC_RecordChild5, // #4 = $unorm
/*36690*/         OPC_RecordChild6, // #5 = $r128
/*36691*/         OPC_RecordChild7, // #6 = $da
/*36692*/         OPC_MoveChild, 8,
/*36694*/         OPC_RecordNode, // #7 = $glc
/*36695*/         OPC_MoveParent,
/*36696*/         OPC_MoveChild, 9,
/*36698*/         OPC_RecordNode, // #8 = $slc
/*36699*/         OPC_MoveParent,
/*36700*/         OPC_MoveChild, 10,
/*36702*/         OPC_RecordNode, // #9 = $tfe
/*36703*/         OPC_MoveParent,
/*36704*/         OPC_MoveChild, 11,
/*36706*/         OPC_RecordNode, // #10 = $lwe
/*36707*/         OPC_MoveParent,
/*36708*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36710*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36713*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36716*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36719*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36722*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36725*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36728*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36731*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36734*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36752*/       /*Scope*/ 68, /*->36821*/
/*36753*/         OPC_CheckChild1Type, MVT::v4i32,
/*36755*/         OPC_RecordChild2, // #1 = $rsrc
/*36756*/         OPC_RecordChild3, // #2 = $sampler
/*36757*/         OPC_RecordChild4, // #3 = $dmask
/*36758*/         OPC_RecordChild5, // #4 = $unorm
/*36759*/         OPC_RecordChild6, // #5 = $r128
/*36760*/         OPC_RecordChild7, // #6 = $da
/*36761*/         OPC_MoveChild, 8,
/*36763*/         OPC_RecordNode, // #7 = $glc
/*36764*/         OPC_MoveParent,
/*36765*/         OPC_MoveChild, 9,
/*36767*/         OPC_RecordNode, // #8 = $slc
/*36768*/         OPC_MoveParent,
/*36769*/         OPC_MoveChild, 10,
/*36771*/         OPC_RecordNode, // #9 = $tfe
/*36772*/         OPC_MoveParent,
/*36773*/         OPC_MoveChild, 11,
/*36775*/         OPC_RecordNode, // #10 = $lwe
/*36776*/         OPC_MoveParent,
/*36777*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36779*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36782*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36785*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36788*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36791*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36794*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36797*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36800*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36803*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36821*/       /*Scope*/ 68, /*->36890*/
/*36822*/         OPC_CheckChild1Type, MVT::v8i32,
/*36824*/         OPC_RecordChild2, // #1 = $rsrc
/*36825*/         OPC_RecordChild3, // #2 = $sampler
/*36826*/         OPC_RecordChild4, // #3 = $dmask
/*36827*/         OPC_RecordChild5, // #4 = $unorm
/*36828*/         OPC_RecordChild6, // #5 = $r128
/*36829*/         OPC_RecordChild7, // #6 = $da
/*36830*/         OPC_MoveChild, 8,
/*36832*/         OPC_RecordNode, // #7 = $glc
/*36833*/         OPC_MoveParent,
/*36834*/         OPC_MoveChild, 9,
/*36836*/         OPC_RecordNode, // #8 = $slc
/*36837*/         OPC_MoveParent,
/*36838*/         OPC_MoveChild, 10,
/*36840*/         OPC_RecordNode, // #9 = $tfe
/*36841*/         OPC_MoveParent,
/*36842*/         OPC_MoveChild, 11,
/*36844*/         OPC_RecordNode, // #10 = $lwe
/*36845*/         OPC_MoveParent,
/*36846*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36848*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36851*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36854*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36857*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36860*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36863*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36866*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36869*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36890*/       /*Scope*/ 68, /*->36959*/
/*36891*/         OPC_CheckChild1Type, MVT::v16i32,
/*36893*/         OPC_RecordChild2, // #1 = $rsrc
/*36894*/         OPC_RecordChild3, // #2 = $sampler
/*36895*/         OPC_RecordChild4, // #3 = $dmask
/*36896*/         OPC_RecordChild5, // #4 = $unorm
/*36897*/         OPC_RecordChild6, // #5 = $r128
/*36898*/         OPC_RecordChild7, // #6 = $da
/*36899*/         OPC_MoveChild, 8,
/*36901*/         OPC_RecordNode, // #7 = $glc
/*36902*/         OPC_MoveParent,
/*36903*/         OPC_MoveChild, 9,
/*36905*/         OPC_RecordNode, // #8 = $slc
/*36906*/         OPC_MoveParent,
/*36907*/         OPC_MoveChild, 10,
/*36909*/         OPC_RecordNode, // #9 = $tfe
/*36910*/         OPC_MoveParent,
/*36911*/         OPC_MoveChild, 11,
/*36913*/         OPC_RecordNode, // #10 = $lwe
/*36914*/         OPC_MoveParent,
/*36915*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36917*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36959*/       0, /*End of Scope*/
/*36960*/     /*Scope*/ 95|128,2/*351*/, /*->37313*/
/*36962*/       OPC_CheckChild0Integer, 83|128,33/*4307*/, 
/*36965*/       OPC_RecordChild1, // #0 = $addr
/*36966*/       OPC_Scope, 68, /*->37036*/ // 5 children in Scope
/*36968*/         OPC_CheckChild1Type, MVT::i32,
/*36970*/         OPC_RecordChild2, // #1 = $rsrc
/*36971*/         OPC_RecordChild3, // #2 = $sampler
/*36972*/         OPC_RecordChild4, // #3 = $dmask
/*36973*/         OPC_RecordChild5, // #4 = $unorm
/*36974*/         OPC_RecordChild6, // #5 = $r128
/*36975*/         OPC_RecordChild7, // #6 = $da
/*36976*/         OPC_MoveChild, 8,
/*36978*/         OPC_RecordNode, // #7 = $glc
/*36979*/         OPC_MoveParent,
/*36980*/         OPC_MoveChild, 9,
/*36982*/         OPC_RecordNode, // #8 = $slc
/*36983*/         OPC_MoveParent,
/*36984*/         OPC_MoveChild, 10,
/*36986*/         OPC_RecordNode, // #9 = $tfe
/*36987*/         OPC_MoveParent,
/*36988*/         OPC_MoveChild, 11,
/*36990*/         OPC_RecordNode, // #10 = $lwe
/*36991*/         OPC_MoveParent,
/*36992*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36994*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36997*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37000*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37003*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37006*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37009*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37012*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37015*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37018*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37036*/       /*Scope*/ 68, /*->37105*/
/*37037*/         OPC_CheckChild1Type, MVT::v2i32,
/*37039*/         OPC_RecordChild2, // #1 = $rsrc
/*37040*/         OPC_RecordChild3, // #2 = $sampler
/*37041*/         OPC_RecordChild4, // #3 = $dmask
/*37042*/         OPC_RecordChild5, // #4 = $unorm
/*37043*/         OPC_RecordChild6, // #5 = $r128
/*37044*/         OPC_RecordChild7, // #6 = $da
/*37045*/         OPC_MoveChild, 8,
/*37047*/         OPC_RecordNode, // #7 = $glc
/*37048*/         OPC_MoveParent,
/*37049*/         OPC_MoveChild, 9,
/*37051*/         OPC_RecordNode, // #8 = $slc
/*37052*/         OPC_MoveParent,
/*37053*/         OPC_MoveChild, 10,
/*37055*/         OPC_RecordNode, // #9 = $tfe
/*37056*/         OPC_MoveParent,
/*37057*/         OPC_MoveChild, 11,
/*37059*/         OPC_RecordNode, // #10 = $lwe
/*37060*/         OPC_MoveParent,
/*37061*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37063*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37066*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37069*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37072*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37075*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37078*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37081*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37084*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37087*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37105*/       /*Scope*/ 68, /*->37174*/
/*37106*/         OPC_CheckChild1Type, MVT::v4i32,
/*37108*/         OPC_RecordChild2, // #1 = $rsrc
/*37109*/         OPC_RecordChild3, // #2 = $sampler
/*37110*/         OPC_RecordChild4, // #3 = $dmask
/*37111*/         OPC_RecordChild5, // #4 = $unorm
/*37112*/         OPC_RecordChild6, // #5 = $r128
/*37113*/         OPC_RecordChild7, // #6 = $da
/*37114*/         OPC_MoveChild, 8,
/*37116*/         OPC_RecordNode, // #7 = $glc
/*37117*/         OPC_MoveParent,
/*37118*/         OPC_MoveChild, 9,
/*37120*/         OPC_RecordNode, // #8 = $slc
/*37121*/         OPC_MoveParent,
/*37122*/         OPC_MoveChild, 10,
/*37124*/         OPC_RecordNode, // #9 = $tfe
/*37125*/         OPC_MoveParent,
/*37126*/         OPC_MoveChild, 11,
/*37128*/         OPC_RecordNode, // #10 = $lwe
/*37129*/         OPC_MoveParent,
/*37130*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37132*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37135*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37138*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37141*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37144*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37147*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37150*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37153*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37174*/       /*Scope*/ 68, /*->37243*/
/*37175*/         OPC_CheckChild1Type, MVT::v8i32,
/*37177*/         OPC_RecordChild2, // #1 = $rsrc
/*37178*/         OPC_RecordChild3, // #2 = $sampler
/*37179*/         OPC_RecordChild4, // #3 = $dmask
/*37180*/         OPC_RecordChild5, // #4 = $unorm
/*37181*/         OPC_RecordChild6, // #5 = $r128
/*37182*/         OPC_RecordChild7, // #6 = $da
/*37183*/         OPC_MoveChild, 8,
/*37185*/         OPC_RecordNode, // #7 = $glc
/*37186*/         OPC_MoveParent,
/*37187*/         OPC_MoveChild, 9,
/*37189*/         OPC_RecordNode, // #8 = $slc
/*37190*/         OPC_MoveParent,
/*37191*/         OPC_MoveChild, 10,
/*37193*/         OPC_RecordNode, // #9 = $tfe
/*37194*/         OPC_MoveParent,
/*37195*/         OPC_MoveChild, 11,
/*37197*/         OPC_RecordNode, // #10 = $lwe
/*37198*/         OPC_MoveParent,
/*37199*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37201*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37204*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37207*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37210*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37213*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37216*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37219*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37222*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37243*/       /*Scope*/ 68, /*->37312*/
/*37244*/         OPC_CheckChild1Type, MVT::v16i32,
/*37246*/         OPC_RecordChild2, // #1 = $rsrc
/*37247*/         OPC_RecordChild3, // #2 = $sampler
/*37248*/         OPC_RecordChild4, // #3 = $dmask
/*37249*/         OPC_RecordChild5, // #4 = $unorm
/*37250*/         OPC_RecordChild6, // #5 = $r128
/*37251*/         OPC_RecordChild7, // #6 = $da
/*37252*/         OPC_MoveChild, 8,
/*37254*/         OPC_RecordNode, // #7 = $glc
/*37255*/         OPC_MoveParent,
/*37256*/         OPC_MoveChild, 9,
/*37258*/         OPC_RecordNode, // #8 = $slc
/*37259*/         OPC_MoveParent,
/*37260*/         OPC_MoveChild, 10,
/*37262*/         OPC_RecordNode, // #9 = $tfe
/*37263*/         OPC_MoveParent,
/*37264*/         OPC_MoveChild, 11,
/*37266*/         OPC_RecordNode, // #10 = $lwe
/*37267*/         OPC_MoveParent,
/*37268*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37270*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37273*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37276*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37282*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37285*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37288*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37291*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37294*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37312*/       0, /*End of Scope*/
/*37313*/     /*Scope*/ 95|128,2/*351*/, /*->37666*/
/*37315*/       OPC_CheckChild0Integer, 98|128,33/*4322*/, 
/*37318*/       OPC_RecordChild1, // #0 = $addr
/*37319*/       OPC_Scope, 68, /*->37389*/ // 5 children in Scope
/*37321*/         OPC_CheckChild1Type, MVT::i32,
/*37323*/         OPC_RecordChild2, // #1 = $rsrc
/*37324*/         OPC_RecordChild3, // #2 = $sampler
/*37325*/         OPC_RecordChild4, // #3 = $dmask
/*37326*/         OPC_RecordChild5, // #4 = $unorm
/*37327*/         OPC_RecordChild6, // #5 = $r128
/*37328*/         OPC_RecordChild7, // #6 = $da
/*37329*/         OPC_MoveChild, 8,
/*37331*/         OPC_RecordNode, // #7 = $glc
/*37332*/         OPC_MoveParent,
/*37333*/         OPC_MoveChild, 9,
/*37335*/         OPC_RecordNode, // #8 = $slc
/*37336*/         OPC_MoveParent,
/*37337*/         OPC_MoveChild, 10,
/*37339*/         OPC_RecordNode, // #9 = $tfe
/*37340*/         OPC_MoveParent,
/*37341*/         OPC_MoveChild, 11,
/*37343*/         OPC_RecordNode, // #10 = $lwe
/*37344*/         OPC_MoveParent,
/*37345*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37347*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37350*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37353*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37356*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37359*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37362*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37365*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37368*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37389*/       /*Scope*/ 68, /*->37458*/
/*37390*/         OPC_CheckChild1Type, MVT::v2i32,
/*37392*/         OPC_RecordChild2, // #1 = $rsrc
/*37393*/         OPC_RecordChild3, // #2 = $sampler
/*37394*/         OPC_RecordChild4, // #3 = $dmask
/*37395*/         OPC_RecordChild5, // #4 = $unorm
/*37396*/         OPC_RecordChild6, // #5 = $r128
/*37397*/         OPC_RecordChild7, // #6 = $da
/*37398*/         OPC_MoveChild, 8,
/*37400*/         OPC_RecordNode, // #7 = $glc
/*37401*/         OPC_MoveParent,
/*37402*/         OPC_MoveChild, 9,
/*37404*/         OPC_RecordNode, // #8 = $slc
/*37405*/         OPC_MoveParent,
/*37406*/         OPC_MoveChild, 10,
/*37408*/         OPC_RecordNode, // #9 = $tfe
/*37409*/         OPC_MoveParent,
/*37410*/         OPC_MoveChild, 11,
/*37412*/         OPC_RecordNode, // #10 = $lwe
/*37413*/         OPC_MoveParent,
/*37414*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37416*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37419*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37422*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37425*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37428*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37431*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37434*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37437*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37440*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37458*/       /*Scope*/ 68, /*->37527*/
/*37459*/         OPC_CheckChild1Type, MVT::v4i32,
/*37461*/         OPC_RecordChild2, // #1 = $rsrc
/*37462*/         OPC_RecordChild3, // #2 = $sampler
/*37463*/         OPC_RecordChild4, // #3 = $dmask
/*37464*/         OPC_RecordChild5, // #4 = $unorm
/*37465*/         OPC_RecordChild6, // #5 = $r128
/*37466*/         OPC_RecordChild7, // #6 = $da
/*37467*/         OPC_MoveChild, 8,
/*37469*/         OPC_RecordNode, // #7 = $glc
/*37470*/         OPC_MoveParent,
/*37471*/         OPC_MoveChild, 9,
/*37473*/         OPC_RecordNode, // #8 = $slc
/*37474*/         OPC_MoveParent,
/*37475*/         OPC_MoveChild, 10,
/*37477*/         OPC_RecordNode, // #9 = $tfe
/*37478*/         OPC_MoveParent,
/*37479*/         OPC_MoveChild, 11,
/*37481*/         OPC_RecordNode, // #10 = $lwe
/*37482*/         OPC_MoveParent,
/*37483*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37485*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37488*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37491*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37494*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37497*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37500*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37503*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37506*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37527*/       /*Scope*/ 68, /*->37596*/
/*37528*/         OPC_CheckChild1Type, MVT::v8i32,
/*37530*/         OPC_RecordChild2, // #1 = $rsrc
/*37531*/         OPC_RecordChild3, // #2 = $sampler
/*37532*/         OPC_RecordChild4, // #3 = $dmask
/*37533*/         OPC_RecordChild5, // #4 = $unorm
/*37534*/         OPC_RecordChild6, // #5 = $r128
/*37535*/         OPC_RecordChild7, // #6 = $da
/*37536*/         OPC_MoveChild, 8,
/*37538*/         OPC_RecordNode, // #7 = $glc
/*37539*/         OPC_MoveParent,
/*37540*/         OPC_MoveChild, 9,
/*37542*/         OPC_RecordNode, // #8 = $slc
/*37543*/         OPC_MoveParent,
/*37544*/         OPC_MoveChild, 10,
/*37546*/         OPC_RecordNode, // #9 = $tfe
/*37547*/         OPC_MoveParent,
/*37548*/         OPC_MoveChild, 11,
/*37550*/         OPC_RecordNode, // #10 = $lwe
/*37551*/         OPC_MoveParent,
/*37552*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37554*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37557*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37560*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37563*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37566*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37569*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37572*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37575*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37596*/       /*Scope*/ 68, /*->37665*/
/*37597*/         OPC_CheckChild1Type, MVT::v16i32,
/*37599*/         OPC_RecordChild2, // #1 = $rsrc
/*37600*/         OPC_RecordChild3, // #2 = $sampler
/*37601*/         OPC_RecordChild4, // #3 = $dmask
/*37602*/         OPC_RecordChild5, // #4 = $unorm
/*37603*/         OPC_RecordChild6, // #5 = $r128
/*37604*/         OPC_RecordChild7, // #6 = $da
/*37605*/         OPC_MoveChild, 8,
/*37607*/         OPC_RecordNode, // #7 = $glc
/*37608*/         OPC_MoveParent,
/*37609*/         OPC_MoveChild, 9,
/*37611*/         OPC_RecordNode, // #8 = $slc
/*37612*/         OPC_MoveParent,
/*37613*/         OPC_MoveChild, 10,
/*37615*/         OPC_RecordNode, // #9 = $tfe
/*37616*/         OPC_MoveParent,
/*37617*/         OPC_MoveChild, 11,
/*37619*/         OPC_RecordNode, // #10 = $lwe
/*37620*/         OPC_MoveParent,
/*37621*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37623*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37626*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37629*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37632*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37635*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37638*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37641*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37665*/       0, /*End of Scope*/
/*37666*/     /*Scope*/ 95|128,2/*351*/, /*->38019*/
/*37668*/       OPC_CheckChild0Integer, 88|128,33/*4312*/, 
/*37671*/       OPC_RecordChild1, // #0 = $addr
/*37672*/       OPC_Scope, 68, /*->37742*/ // 5 children in Scope
/*37674*/         OPC_CheckChild1Type, MVT::i32,
/*37676*/         OPC_RecordChild2, // #1 = $rsrc
/*37677*/         OPC_RecordChild3, // #2 = $sampler
/*37678*/         OPC_RecordChild4, // #3 = $dmask
/*37679*/         OPC_RecordChild5, // #4 = $unorm
/*37680*/         OPC_RecordChild6, // #5 = $r128
/*37681*/         OPC_RecordChild7, // #6 = $da
/*37682*/         OPC_MoveChild, 8,
/*37684*/         OPC_RecordNode, // #7 = $glc
/*37685*/         OPC_MoveParent,
/*37686*/         OPC_MoveChild, 9,
/*37688*/         OPC_RecordNode, // #8 = $slc
/*37689*/         OPC_MoveParent,
/*37690*/         OPC_MoveChild, 10,
/*37692*/         OPC_RecordNode, // #9 = $tfe
/*37693*/         OPC_MoveParent,
/*37694*/         OPC_MoveChild, 11,
/*37696*/         OPC_RecordNode, // #10 = $lwe
/*37697*/         OPC_MoveParent,
/*37698*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37700*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37703*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37706*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37709*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37712*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37715*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37718*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37721*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37724*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37742*/       /*Scope*/ 68, /*->37811*/
/*37743*/         OPC_CheckChild1Type, MVT::v2i32,
/*37745*/         OPC_RecordChild2, // #1 = $rsrc
/*37746*/         OPC_RecordChild3, // #2 = $sampler
/*37747*/         OPC_RecordChild4, // #3 = $dmask
/*37748*/         OPC_RecordChild5, // #4 = $unorm
/*37749*/         OPC_RecordChild6, // #5 = $r128
/*37750*/         OPC_RecordChild7, // #6 = $da
/*37751*/         OPC_MoveChild, 8,
/*37753*/         OPC_RecordNode, // #7 = $glc
/*37754*/         OPC_MoveParent,
/*37755*/         OPC_MoveChild, 9,
/*37757*/         OPC_RecordNode, // #8 = $slc
/*37758*/         OPC_MoveParent,
/*37759*/         OPC_MoveChild, 10,
/*37761*/         OPC_RecordNode, // #9 = $tfe
/*37762*/         OPC_MoveParent,
/*37763*/         OPC_MoveChild, 11,
/*37765*/         OPC_RecordNode, // #10 = $lwe
/*37766*/         OPC_MoveParent,
/*37767*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37769*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37772*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37775*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37778*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37781*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37784*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37787*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37790*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37793*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37811*/       /*Scope*/ 68, /*->37880*/
/*37812*/         OPC_CheckChild1Type, MVT::v4i32,
/*37814*/         OPC_RecordChild2, // #1 = $rsrc
/*37815*/         OPC_RecordChild3, // #2 = $sampler
/*37816*/         OPC_RecordChild4, // #3 = $dmask
/*37817*/         OPC_RecordChild5, // #4 = $unorm
/*37818*/         OPC_RecordChild6, // #5 = $r128
/*37819*/         OPC_RecordChild7, // #6 = $da
/*37820*/         OPC_MoveChild, 8,
/*37822*/         OPC_RecordNode, // #7 = $glc
/*37823*/         OPC_MoveParent,
/*37824*/         OPC_MoveChild, 9,
/*37826*/         OPC_RecordNode, // #8 = $slc
/*37827*/         OPC_MoveParent,
/*37828*/         OPC_MoveChild, 10,
/*37830*/         OPC_RecordNode, // #9 = $tfe
/*37831*/         OPC_MoveParent,
/*37832*/         OPC_MoveChild, 11,
/*37834*/         OPC_RecordNode, // #10 = $lwe
/*37835*/         OPC_MoveParent,
/*37836*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37838*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37841*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37844*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37847*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37850*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37853*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37856*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37859*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37862*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37880*/       /*Scope*/ 68, /*->37949*/
/*37881*/         OPC_CheckChild1Type, MVT::v8i32,
/*37883*/         OPC_RecordChild2, // #1 = $rsrc
/*37884*/         OPC_RecordChild3, // #2 = $sampler
/*37885*/         OPC_RecordChild4, // #3 = $dmask
/*37886*/         OPC_RecordChild5, // #4 = $unorm
/*37887*/         OPC_RecordChild6, // #5 = $r128
/*37888*/         OPC_RecordChild7, // #6 = $da
/*37889*/         OPC_MoveChild, 8,
/*37891*/         OPC_RecordNode, // #7 = $glc
/*37892*/         OPC_MoveParent,
/*37893*/         OPC_MoveChild, 9,
/*37895*/         OPC_RecordNode, // #8 = $slc
/*37896*/         OPC_MoveParent,
/*37897*/         OPC_MoveChild, 10,
/*37899*/         OPC_RecordNode, // #9 = $tfe
/*37900*/         OPC_MoveParent,
/*37901*/         OPC_MoveChild, 11,
/*37903*/         OPC_RecordNode, // #10 = $lwe
/*37904*/         OPC_MoveParent,
/*37905*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37907*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37910*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37913*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37916*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37919*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37922*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37925*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37928*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37949*/       /*Scope*/ 68, /*->38018*/
/*37950*/         OPC_CheckChild1Type, MVT::v16i32,
/*37952*/         OPC_RecordChild2, // #1 = $rsrc
/*37953*/         OPC_RecordChild3, // #2 = $sampler
/*37954*/         OPC_RecordChild4, // #3 = $dmask
/*37955*/         OPC_RecordChild5, // #4 = $unorm
/*37956*/         OPC_RecordChild6, // #5 = $r128
/*37957*/         OPC_RecordChild7, // #6 = $da
/*37958*/         OPC_MoveChild, 8,
/*37960*/         OPC_RecordNode, // #7 = $glc
/*37961*/         OPC_MoveParent,
/*37962*/         OPC_MoveChild, 9,
/*37964*/         OPC_RecordNode, // #8 = $slc
/*37965*/         OPC_MoveParent,
/*37966*/         OPC_MoveChild, 10,
/*37968*/         OPC_RecordNode, // #9 = $tfe
/*37969*/         OPC_MoveParent,
/*37970*/         OPC_MoveChild, 11,
/*37972*/         OPC_RecordNode, // #10 = $lwe
/*37973*/         OPC_MoveParent,
/*37974*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37976*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37979*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37982*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37985*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37988*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37991*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37994*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37997*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38018*/       0, /*End of Scope*/
/*38019*/     /*Scope*/ 95|128,2/*351*/, /*->38372*/
/*38021*/       OPC_CheckChild0Integer, 87|128,33/*4311*/, 
/*38024*/       OPC_RecordChild1, // #0 = $addr
/*38025*/       OPC_Scope, 68, /*->38095*/ // 5 children in Scope
/*38027*/         OPC_CheckChild1Type, MVT::i32,
/*38029*/         OPC_RecordChild2, // #1 = $rsrc
/*38030*/         OPC_RecordChild3, // #2 = $sampler
/*38031*/         OPC_RecordChild4, // #3 = $dmask
/*38032*/         OPC_RecordChild5, // #4 = $unorm
/*38033*/         OPC_RecordChild6, // #5 = $r128
/*38034*/         OPC_RecordChild7, // #6 = $da
/*38035*/         OPC_MoveChild, 8,
/*38037*/         OPC_RecordNode, // #7 = $glc
/*38038*/         OPC_MoveParent,
/*38039*/         OPC_MoveChild, 9,
/*38041*/         OPC_RecordNode, // #8 = $slc
/*38042*/         OPC_MoveParent,
/*38043*/         OPC_MoveChild, 10,
/*38045*/         OPC_RecordNode, // #9 = $tfe
/*38046*/         OPC_MoveParent,
/*38047*/         OPC_MoveChild, 11,
/*38049*/         OPC_RecordNode, // #10 = $lwe
/*38050*/         OPC_MoveParent,
/*38051*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38053*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38056*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38059*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38062*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38065*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38068*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38071*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38074*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38077*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38095*/       /*Scope*/ 68, /*->38164*/
/*38096*/         OPC_CheckChild1Type, MVT::v2i32,
/*38098*/         OPC_RecordChild2, // #1 = $rsrc
/*38099*/         OPC_RecordChild3, // #2 = $sampler
/*38100*/         OPC_RecordChild4, // #3 = $dmask
/*38101*/         OPC_RecordChild5, // #4 = $unorm
/*38102*/         OPC_RecordChild6, // #5 = $r128
/*38103*/         OPC_RecordChild7, // #6 = $da
/*38104*/         OPC_MoveChild, 8,
/*38106*/         OPC_RecordNode, // #7 = $glc
/*38107*/         OPC_MoveParent,
/*38108*/         OPC_MoveChild, 9,
/*38110*/         OPC_RecordNode, // #8 = $slc
/*38111*/         OPC_MoveParent,
/*38112*/         OPC_MoveChild, 10,
/*38114*/         OPC_RecordNode, // #9 = $tfe
/*38115*/         OPC_MoveParent,
/*38116*/         OPC_MoveChild, 11,
/*38118*/         OPC_RecordNode, // #10 = $lwe
/*38119*/         OPC_MoveParent,
/*38120*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38122*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38125*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38128*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38131*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38134*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38137*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38140*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38143*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38146*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38164*/       /*Scope*/ 68, /*->38233*/
/*38165*/         OPC_CheckChild1Type, MVT::v4i32,
/*38167*/         OPC_RecordChild2, // #1 = $rsrc
/*38168*/         OPC_RecordChild3, // #2 = $sampler
/*38169*/         OPC_RecordChild4, // #3 = $dmask
/*38170*/         OPC_RecordChild5, // #4 = $unorm
/*38171*/         OPC_RecordChild6, // #5 = $r128
/*38172*/         OPC_RecordChild7, // #6 = $da
/*38173*/         OPC_MoveChild, 8,
/*38175*/         OPC_RecordNode, // #7 = $glc
/*38176*/         OPC_MoveParent,
/*38177*/         OPC_MoveChild, 9,
/*38179*/         OPC_RecordNode, // #8 = $slc
/*38180*/         OPC_MoveParent,
/*38181*/         OPC_MoveChild, 10,
/*38183*/         OPC_RecordNode, // #9 = $tfe
/*38184*/         OPC_MoveParent,
/*38185*/         OPC_MoveChild, 11,
/*38187*/         OPC_RecordNode, // #10 = $lwe
/*38188*/         OPC_MoveParent,
/*38189*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38191*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38194*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38197*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38200*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38203*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38206*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38209*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38212*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38215*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38233*/       /*Scope*/ 68, /*->38302*/
/*38234*/         OPC_CheckChild1Type, MVT::v8i32,
/*38236*/         OPC_RecordChild2, // #1 = $rsrc
/*38237*/         OPC_RecordChild3, // #2 = $sampler
/*38238*/         OPC_RecordChild4, // #3 = $dmask
/*38239*/         OPC_RecordChild5, // #4 = $unorm
/*38240*/         OPC_RecordChild6, // #5 = $r128
/*38241*/         OPC_RecordChild7, // #6 = $da
/*38242*/         OPC_MoveChild, 8,
/*38244*/         OPC_RecordNode, // #7 = $glc
/*38245*/         OPC_MoveParent,
/*38246*/         OPC_MoveChild, 9,
/*38248*/         OPC_RecordNode, // #8 = $slc
/*38249*/         OPC_MoveParent,
/*38250*/         OPC_MoveChild, 10,
/*38252*/         OPC_RecordNode, // #9 = $tfe
/*38253*/         OPC_MoveParent,
/*38254*/         OPC_MoveChild, 11,
/*38256*/         OPC_RecordNode, // #10 = $lwe
/*38257*/         OPC_MoveParent,
/*38258*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38260*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38263*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38266*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38269*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38272*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38275*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38278*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38281*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38284*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38302*/       /*Scope*/ 68, /*->38371*/
/*38303*/         OPC_CheckChild1Type, MVT::v16i32,
/*38305*/         OPC_RecordChild2, // #1 = $rsrc
/*38306*/         OPC_RecordChild3, // #2 = $sampler
/*38307*/         OPC_RecordChild4, // #3 = $dmask
/*38308*/         OPC_RecordChild5, // #4 = $unorm
/*38309*/         OPC_RecordChild6, // #5 = $r128
/*38310*/         OPC_RecordChild7, // #6 = $da
/*38311*/         OPC_MoveChild, 8,
/*38313*/         OPC_RecordNode, // #7 = $glc
/*38314*/         OPC_MoveParent,
/*38315*/         OPC_MoveChild, 9,
/*38317*/         OPC_RecordNode, // #8 = $slc
/*38318*/         OPC_MoveParent,
/*38319*/         OPC_MoveChild, 10,
/*38321*/         OPC_RecordNode, // #9 = $tfe
/*38322*/         OPC_MoveParent,
/*38323*/         OPC_MoveChild, 11,
/*38325*/         OPC_RecordNode, // #10 = $lwe
/*38326*/         OPC_MoveParent,
/*38327*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38329*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38332*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38335*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38338*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38341*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38344*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38347*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38350*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38353*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38371*/       0, /*End of Scope*/
/*38372*/     /*Scope*/ 16|128,1/*144*/, /*->38518*/
/*38374*/       OPC_CheckChild0Integer, 45|128,33/*4269*/, 
/*38377*/       OPC_RecordChild1, // #0 = $addr
/*38378*/       OPC_Scope, 68, /*->38448*/ // 2 children in Scope
/*38380*/         OPC_CheckChild1Type, MVT::v2i32,
/*38382*/         OPC_RecordChild2, // #1 = $rsrc
/*38383*/         OPC_RecordChild3, // #2 = $sampler
/*38384*/         OPC_RecordChild4, // #3 = $dmask
/*38385*/         OPC_RecordChild5, // #4 = $unorm
/*38386*/         OPC_RecordChild6, // #5 = $r128
/*38387*/         OPC_RecordChild7, // #6 = $da
/*38388*/         OPC_MoveChild, 8,
/*38390*/         OPC_RecordNode, // #7 = $glc
/*38391*/         OPC_MoveParent,
/*38392*/         OPC_MoveChild, 9,
/*38394*/         OPC_RecordNode, // #8 = $slc
/*38395*/         OPC_MoveParent,
/*38396*/         OPC_MoveChild, 10,
/*38398*/         OPC_RecordNode, // #9 = $tfe
/*38399*/         OPC_MoveParent,
/*38400*/         OPC_MoveChild, 11,
/*38402*/         OPC_RecordNode, // #10 = $lwe
/*38403*/         OPC_MoveParent,
/*38404*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38406*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38409*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38412*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38415*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38418*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38421*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38424*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38427*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38430*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4269:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38448*/       /*Scope*/ 68, /*->38517*/
/*38449*/         OPC_CheckChild1Type, MVT::v4i32,
/*38451*/         OPC_RecordChild2, // #1 = $rsrc
/*38452*/         OPC_RecordChild3, // #2 = $sampler
/*38453*/         OPC_RecordChild4, // #3 = $dmask
/*38454*/         OPC_RecordChild5, // #4 = $unorm
/*38455*/         OPC_RecordChild6, // #5 = $r128
/*38456*/         OPC_RecordChild7, // #6 = $da
/*38457*/         OPC_MoveChild, 8,
/*38459*/         OPC_RecordNode, // #7 = $glc
/*38460*/         OPC_MoveParent,
/*38461*/         OPC_MoveChild, 9,
/*38463*/         OPC_RecordNode, // #8 = $slc
/*38464*/         OPC_MoveParent,
/*38465*/         OPC_MoveChild, 10,
/*38467*/         OPC_RecordNode, // #9 = $tfe
/*38468*/         OPC_MoveParent,
/*38469*/         OPC_MoveChild, 11,
/*38471*/         OPC_RecordNode, // #10 = $lwe
/*38472*/         OPC_MoveParent,
/*38473*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38475*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38478*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38481*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38484*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38487*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38490*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38493*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38496*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38499*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4269:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38517*/       0, /*End of Scope*/
/*38518*/     /*Scope*/ 72, /*->38591*/
/*38519*/       OPC_CheckChild0Integer, 62|128,33/*4286*/, 
/*38522*/       OPC_RecordChild1, // #0 = $addr
/*38523*/       OPC_CheckChild1Type, MVT::v4i32,
/*38525*/       OPC_RecordChild2, // #1 = $rsrc
/*38526*/       OPC_RecordChild3, // #2 = $sampler
/*38527*/       OPC_RecordChild4, // #3 = $dmask
/*38528*/       OPC_RecordChild5, // #4 = $unorm
/*38529*/       OPC_RecordChild6, // #5 = $r128
/*38530*/       OPC_RecordChild7, // #6 = $da
/*38531*/       OPC_MoveChild, 8,
/*38533*/       OPC_RecordNode, // #7 = $glc
/*38534*/       OPC_MoveParent,
/*38535*/       OPC_MoveChild, 9,
/*38537*/       OPC_RecordNode, // #8 = $slc
/*38538*/       OPC_MoveParent,
/*38539*/       OPC_MoveChild, 10,
/*38541*/       OPC_RecordNode, // #9 = $tfe
/*38542*/       OPC_MoveParent,
/*38543*/       OPC_MoveChild, 11,
/*38545*/       OPC_RecordNode, // #10 = $lwe
/*38546*/       OPC_MoveParent,
/*38547*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38549*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38552*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38555*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38558*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38561*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38564*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38567*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38570*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38573*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4286:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38591*/     /*Scope*/ 72, /*->38664*/
/*38592*/       OPC_CheckChild0Integer, 64|128,33/*4288*/, 
/*38595*/       OPC_RecordChild1, // #0 = $addr
/*38596*/       OPC_CheckChild1Type, MVT::v4i32,
/*38598*/       OPC_RecordChild2, // #1 = $rsrc
/*38599*/       OPC_RecordChild3, // #2 = $sampler
/*38600*/       OPC_RecordChild4, // #3 = $dmask
/*38601*/       OPC_RecordChild5, // #4 = $unorm
/*38602*/       OPC_RecordChild6, // #5 = $r128
/*38603*/       OPC_RecordChild7, // #6 = $da
/*38604*/       OPC_MoveChild, 8,
/*38606*/       OPC_RecordNode, // #7 = $glc
/*38607*/       OPC_MoveParent,
/*38608*/       OPC_MoveChild, 9,
/*38610*/       OPC_RecordNode, // #8 = $slc
/*38611*/       OPC_MoveParent,
/*38612*/       OPC_MoveChild, 10,
/*38614*/       OPC_RecordNode, // #9 = $tfe
/*38615*/       OPC_MoveParent,
/*38616*/       OPC_MoveChild, 11,
/*38618*/       OPC_RecordNode, // #10 = $lwe
/*38619*/       OPC_MoveParent,
/*38620*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38622*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38625*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38628*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38631*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38634*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38637*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38640*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38643*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38646*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4288:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38664*/     /*Scope*/ 72, /*->38737*/
/*38665*/       OPC_CheckChild0Integer, 46|128,33/*4270*/, 
/*38668*/       OPC_RecordChild1, // #0 = $addr
/*38669*/       OPC_CheckChild1Type, MVT::v4i32,
/*38671*/       OPC_RecordChild2, // #1 = $rsrc
/*38672*/       OPC_RecordChild3, // #2 = $sampler
/*38673*/       OPC_RecordChild4, // #3 = $dmask
/*38674*/       OPC_RecordChild5, // #4 = $unorm
/*38675*/       OPC_RecordChild6, // #5 = $r128
/*38676*/       OPC_RecordChild7, // #6 = $da
/*38677*/       OPC_MoveChild, 8,
/*38679*/       OPC_RecordNode, // #7 = $glc
/*38680*/       OPC_MoveParent,
/*38681*/       OPC_MoveChild, 9,
/*38683*/       OPC_RecordNode, // #8 = $slc
/*38684*/       OPC_MoveParent,
/*38685*/       OPC_MoveChild, 10,
/*38687*/       OPC_RecordNode, // #9 = $tfe
/*38688*/       OPC_MoveParent,
/*38689*/       OPC_MoveChild, 11,
/*38691*/       OPC_RecordNode, // #10 = $lwe
/*38692*/       OPC_MoveParent,
/*38693*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38695*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38698*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38701*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38704*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38707*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38710*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38713*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38716*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38719*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4270:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38737*/     /*Scope*/ 16|128,1/*144*/, /*->38883*/
/*38739*/       OPC_CheckChild0Integer, 47|128,33/*4271*/, 
/*38742*/       OPC_RecordChild1, // #0 = $addr
/*38743*/       OPC_Scope, 68, /*->38813*/ // 2 children in Scope
/*38745*/         OPC_CheckChild1Type, MVT::v4i32,
/*38747*/         OPC_RecordChild2, // #1 = $rsrc
/*38748*/         OPC_RecordChild3, // #2 = $sampler
/*38749*/         OPC_RecordChild4, // #3 = $dmask
/*38750*/         OPC_RecordChild5, // #4 = $unorm
/*38751*/         OPC_RecordChild6, // #5 = $r128
/*38752*/         OPC_RecordChild7, // #6 = $da
/*38753*/         OPC_MoveChild, 8,
/*38755*/         OPC_RecordNode, // #7 = $glc
/*38756*/         OPC_MoveParent,
/*38757*/         OPC_MoveChild, 9,
/*38759*/         OPC_RecordNode, // #8 = $slc
/*38760*/         OPC_MoveParent,
/*38761*/         OPC_MoveChild, 10,
/*38763*/         OPC_RecordNode, // #9 = $tfe
/*38764*/         OPC_MoveParent,
/*38765*/         OPC_MoveChild, 11,
/*38767*/         OPC_RecordNode, // #10 = $lwe
/*38768*/         OPC_MoveParent,
/*38769*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38771*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38774*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38777*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38780*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38783*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38786*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38789*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38792*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38795*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4271:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38813*/       /*Scope*/ 68, /*->38882*/
/*38814*/         OPC_CheckChild1Type, MVT::v8i32,
/*38816*/         OPC_RecordChild2, // #1 = $rsrc
/*38817*/         OPC_RecordChild3, // #2 = $sampler
/*38818*/         OPC_RecordChild4, // #3 = $dmask
/*38819*/         OPC_RecordChild5, // #4 = $unorm
/*38820*/         OPC_RecordChild6, // #5 = $r128
/*38821*/         OPC_RecordChild7, // #6 = $da
/*38822*/         OPC_MoveChild, 8,
/*38824*/         OPC_RecordNode, // #7 = $glc
/*38825*/         OPC_MoveParent,
/*38826*/         OPC_MoveChild, 9,
/*38828*/         OPC_RecordNode, // #8 = $slc
/*38829*/         OPC_MoveParent,
/*38830*/         OPC_MoveChild, 10,
/*38832*/         OPC_RecordNode, // #9 = $tfe
/*38833*/         OPC_MoveParent,
/*38834*/         OPC_MoveChild, 11,
/*38836*/         OPC_RecordNode, // #10 = $lwe
/*38837*/         OPC_MoveParent,
/*38838*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38840*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38843*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38846*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38849*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38852*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38855*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38858*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38861*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38864*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4271:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38882*/       0, /*End of Scope*/
/*38883*/     /*Scope*/ 16|128,1/*144*/, /*->39029*/
/*38885*/       OPC_CheckChild0Integer, 66|128,33/*4290*/, 
/*38888*/       OPC_RecordChild1, // #0 = $addr
/*38889*/       OPC_Scope, 68, /*->38959*/ // 2 children in Scope
/*38891*/         OPC_CheckChild1Type, MVT::v2i32,
/*38893*/         OPC_RecordChild2, // #1 = $rsrc
/*38894*/         OPC_RecordChild3, // #2 = $sampler
/*38895*/         OPC_RecordChild4, // #3 = $dmask
/*38896*/         OPC_RecordChild5, // #4 = $unorm
/*38897*/         OPC_RecordChild6, // #5 = $r128
/*38898*/         OPC_RecordChild7, // #6 = $da
/*38899*/         OPC_MoveChild, 8,
/*38901*/         OPC_RecordNode, // #7 = $glc
/*38902*/         OPC_MoveParent,
/*38903*/         OPC_MoveChild, 9,
/*38905*/         OPC_RecordNode, // #8 = $slc
/*38906*/         OPC_MoveParent,
/*38907*/         OPC_MoveChild, 10,
/*38909*/         OPC_RecordNode, // #9 = $tfe
/*38910*/         OPC_MoveParent,
/*38911*/         OPC_MoveChild, 11,
/*38913*/         OPC_RecordNode, // #10 = $lwe
/*38914*/         OPC_MoveParent,
/*38915*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38917*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4290:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38959*/       /*Scope*/ 68, /*->39028*/
/*38960*/         OPC_CheckChild1Type, MVT::v4i32,
/*38962*/         OPC_RecordChild2, // #1 = $rsrc
/*38963*/         OPC_RecordChild3, // #2 = $sampler
/*38964*/         OPC_RecordChild4, // #3 = $dmask
/*38965*/         OPC_RecordChild5, // #4 = $unorm
/*38966*/         OPC_RecordChild6, // #5 = $r128
/*38967*/         OPC_RecordChild7, // #6 = $da
/*38968*/         OPC_MoveChild, 8,
/*38970*/         OPC_RecordNode, // #7 = $glc
/*38971*/         OPC_MoveParent,
/*38972*/         OPC_MoveChild, 9,
/*38974*/         OPC_RecordNode, // #8 = $slc
/*38975*/         OPC_MoveParent,
/*38976*/         OPC_MoveChild, 10,
/*38978*/         OPC_RecordNode, // #9 = $tfe
/*38979*/         OPC_MoveParent,
/*38980*/         OPC_MoveChild, 11,
/*38982*/         OPC_RecordNode, // #10 = $lwe
/*38983*/         OPC_MoveParent,
/*38984*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38986*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38995*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39007*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4290:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39028*/       0, /*End of Scope*/
/*39029*/     /*Scope*/ 72, /*->39102*/
/*39030*/       OPC_CheckChild0Integer, 50|128,33/*4274*/, 
/*39033*/       OPC_RecordChild1, // #0 = $addr
/*39034*/       OPC_CheckChild1Type, MVT::v4i32,
/*39036*/       OPC_RecordChild2, // #1 = $rsrc
/*39037*/       OPC_RecordChild3, // #2 = $sampler
/*39038*/       OPC_RecordChild4, // #3 = $dmask
/*39039*/       OPC_RecordChild5, // #4 = $unorm
/*39040*/       OPC_RecordChild6, // #5 = $r128
/*39041*/       OPC_RecordChild7, // #6 = $da
/*39042*/       OPC_MoveChild, 8,
/*39044*/       OPC_RecordNode, // #7 = $glc
/*39045*/       OPC_MoveParent,
/*39046*/       OPC_MoveChild, 9,
/*39048*/       OPC_RecordNode, // #8 = $slc
/*39049*/       OPC_MoveParent,
/*39050*/       OPC_MoveChild, 10,
/*39052*/       OPC_RecordNode, // #9 = $tfe
/*39053*/       OPC_MoveParent,
/*39054*/       OPC_MoveChild, 11,
/*39056*/       OPC_RecordNode, // #10 = $lwe
/*39057*/       OPC_MoveParent,
/*39058*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39060*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39063*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39066*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39069*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39072*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39075*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39078*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39081*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39084*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4274:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39102*/     /*Scope*/ 16|128,1/*144*/, /*->39248*/
/*39104*/       OPC_CheckChild0Integer, 55|128,33/*4279*/, 
/*39107*/       OPC_RecordChild1, // #0 = $addr
/*39108*/       OPC_Scope, 68, /*->39178*/ // 2 children in Scope
/*39110*/         OPC_CheckChild1Type, MVT::v4i32,
/*39112*/         OPC_RecordChild2, // #1 = $rsrc
/*39113*/         OPC_RecordChild3, // #2 = $sampler
/*39114*/         OPC_RecordChild4, // #3 = $dmask
/*39115*/         OPC_RecordChild5, // #4 = $unorm
/*39116*/         OPC_RecordChild6, // #5 = $r128
/*39117*/         OPC_RecordChild7, // #6 = $da
/*39118*/         OPC_MoveChild, 8,
/*39120*/         OPC_RecordNode, // #7 = $glc
/*39121*/         OPC_MoveParent,
/*39122*/         OPC_MoveChild, 9,
/*39124*/         OPC_RecordNode, // #8 = $slc
/*39125*/         OPC_MoveParent,
/*39126*/         OPC_MoveChild, 10,
/*39128*/         OPC_RecordNode, // #9 = $tfe
/*39129*/         OPC_MoveParent,
/*39130*/         OPC_MoveChild, 11,
/*39132*/         OPC_RecordNode, // #10 = $lwe
/*39133*/         OPC_MoveParent,
/*39134*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39136*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39139*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39142*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39145*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39148*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39151*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39154*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39157*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39160*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4279:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39178*/       /*Scope*/ 68, /*->39247*/
/*39179*/         OPC_CheckChild1Type, MVT::v8i32,
/*39181*/         OPC_RecordChild2, // #1 = $rsrc
/*39182*/         OPC_RecordChild3, // #2 = $sampler
/*39183*/         OPC_RecordChild4, // #3 = $dmask
/*39184*/         OPC_RecordChild5, // #4 = $unorm
/*39185*/         OPC_RecordChild6, // #5 = $r128
/*39186*/         OPC_RecordChild7, // #6 = $da
/*39187*/         OPC_MoveChild, 8,
/*39189*/         OPC_RecordNode, // #7 = $glc
/*39190*/         OPC_MoveParent,
/*39191*/         OPC_MoveChild, 9,
/*39193*/         OPC_RecordNode, // #8 = $slc
/*39194*/         OPC_MoveParent,
/*39195*/         OPC_MoveChild, 10,
/*39197*/         OPC_RecordNode, // #9 = $tfe
/*39198*/         OPC_MoveParent,
/*39199*/         OPC_MoveChild, 11,
/*39201*/         OPC_RecordNode, // #10 = $lwe
/*39202*/         OPC_MoveParent,
/*39203*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39205*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39208*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39211*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39214*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39217*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39220*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39223*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39226*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39229*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4279:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39247*/       0, /*End of Scope*/
/*39248*/     /*Scope*/ 16|128,1/*144*/, /*->39394*/
/*39250*/       OPC_CheckChild0Integer, 57|128,33/*4281*/, 
/*39253*/       OPC_RecordChild1, // #0 = $addr
/*39254*/       OPC_Scope, 68, /*->39324*/ // 2 children in Scope
/*39256*/         OPC_CheckChild1Type, MVT::v4i32,
/*39258*/         OPC_RecordChild2, // #1 = $rsrc
/*39259*/         OPC_RecordChild3, // #2 = $sampler
/*39260*/         OPC_RecordChild4, // #3 = $dmask
/*39261*/         OPC_RecordChild5, // #4 = $unorm
/*39262*/         OPC_RecordChild6, // #5 = $r128
/*39263*/         OPC_RecordChild7, // #6 = $da
/*39264*/         OPC_MoveChild, 8,
/*39266*/         OPC_RecordNode, // #7 = $glc
/*39267*/         OPC_MoveParent,
/*39268*/         OPC_MoveChild, 9,
/*39270*/         OPC_RecordNode, // #8 = $slc
/*39271*/         OPC_MoveParent,
/*39272*/         OPC_MoveChild, 10,
/*39274*/         OPC_RecordNode, // #9 = $tfe
/*39275*/         OPC_MoveParent,
/*39276*/         OPC_MoveChild, 11,
/*39278*/         OPC_RecordNode, // #10 = $lwe
/*39279*/         OPC_MoveParent,
/*39280*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39282*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39285*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39288*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39291*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39294*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39297*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39300*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39303*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39306*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4281:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39324*/       /*Scope*/ 68, /*->39393*/
/*39325*/         OPC_CheckChild1Type, MVT::v8i32,
/*39327*/         OPC_RecordChild2, // #1 = $rsrc
/*39328*/         OPC_RecordChild3, // #2 = $sampler
/*39329*/         OPC_RecordChild4, // #3 = $dmask
/*39330*/         OPC_RecordChild5, // #4 = $unorm
/*39331*/         OPC_RecordChild6, // #5 = $r128
/*39332*/         OPC_RecordChild7, // #6 = $da
/*39333*/         OPC_MoveChild, 8,
/*39335*/         OPC_RecordNode, // #7 = $glc
/*39336*/         OPC_MoveParent,
/*39337*/         OPC_MoveChild, 9,
/*39339*/         OPC_RecordNode, // #8 = $slc
/*39340*/         OPC_MoveParent,
/*39341*/         OPC_MoveChild, 10,
/*39343*/         OPC_RecordNode, // #9 = $tfe
/*39344*/         OPC_MoveParent,
/*39345*/         OPC_MoveChild, 11,
/*39347*/         OPC_RecordNode, // #10 = $lwe
/*39348*/         OPC_MoveParent,
/*39349*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39351*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39354*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39357*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39360*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39363*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39366*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39369*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39372*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39375*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4281:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39393*/       0, /*End of Scope*/
/*39394*/     /*Scope*/ 16|128,1/*144*/, /*->39540*/
/*39396*/       OPC_CheckChild0Integer, 51|128,33/*4275*/, 
/*39399*/       OPC_RecordChild1, // #0 = $addr
/*39400*/       OPC_Scope, 68, /*->39470*/ // 2 children in Scope
/*39402*/         OPC_CheckChild1Type, MVT::v4i32,
/*39404*/         OPC_RecordChild2, // #1 = $rsrc
/*39405*/         OPC_RecordChild3, // #2 = $sampler
/*39406*/         OPC_RecordChild4, // #3 = $dmask
/*39407*/         OPC_RecordChild5, // #4 = $unorm
/*39408*/         OPC_RecordChild6, // #5 = $r128
/*39409*/         OPC_RecordChild7, // #6 = $da
/*39410*/         OPC_MoveChild, 8,
/*39412*/         OPC_RecordNode, // #7 = $glc
/*39413*/         OPC_MoveParent,
/*39414*/         OPC_MoveChild, 9,
/*39416*/         OPC_RecordNode, // #8 = $slc
/*39417*/         OPC_MoveParent,
/*39418*/         OPC_MoveChild, 10,
/*39420*/         OPC_RecordNode, // #9 = $tfe
/*39421*/         OPC_MoveParent,
/*39422*/         OPC_MoveChild, 11,
/*39424*/         OPC_RecordNode, // #10 = $lwe
/*39425*/         OPC_MoveParent,
/*39426*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39428*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39431*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39434*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39437*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39440*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39443*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39446*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39449*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39452*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4275:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39470*/       /*Scope*/ 68, /*->39539*/
/*39471*/         OPC_CheckChild1Type, MVT::v8i32,
/*39473*/         OPC_RecordChild2, // #1 = $rsrc
/*39474*/         OPC_RecordChild3, // #2 = $sampler
/*39475*/         OPC_RecordChild4, // #3 = $dmask
/*39476*/         OPC_RecordChild5, // #4 = $unorm
/*39477*/         OPC_RecordChild6, // #5 = $r128
/*39478*/         OPC_RecordChild7, // #6 = $da
/*39479*/         OPC_MoveChild, 8,
/*39481*/         OPC_RecordNode, // #7 = $glc
/*39482*/         OPC_MoveParent,
/*39483*/         OPC_MoveChild, 9,
/*39485*/         OPC_RecordNode, // #8 = $slc
/*39486*/         OPC_MoveParent,
/*39487*/         OPC_MoveChild, 10,
/*39489*/         OPC_RecordNode, // #9 = $tfe
/*39490*/         OPC_MoveParent,
/*39491*/         OPC_MoveChild, 11,
/*39493*/         OPC_RecordNode, // #10 = $lwe
/*39494*/         OPC_MoveParent,
/*39495*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39497*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39500*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39503*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39506*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39509*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39512*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39515*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39518*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39521*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4275:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39539*/       0, /*End of Scope*/
/*39540*/     /*Scope*/ 72, /*->39613*/
/*39541*/       OPC_CheckChild0Integer, 52|128,33/*4276*/, 
/*39544*/       OPC_RecordChild1, // #0 = $addr
/*39545*/       OPC_CheckChild1Type, MVT::v8i32,
/*39547*/       OPC_RecordChild2, // #1 = $rsrc
/*39548*/       OPC_RecordChild3, // #2 = $sampler
/*39549*/       OPC_RecordChild4, // #3 = $dmask
/*39550*/       OPC_RecordChild5, // #4 = $unorm
/*39551*/       OPC_RecordChild6, // #5 = $r128
/*39552*/       OPC_RecordChild7, // #6 = $da
/*39553*/       OPC_MoveChild, 8,
/*39555*/       OPC_RecordNode, // #7 = $glc
/*39556*/       OPC_MoveParent,
/*39557*/       OPC_MoveChild, 9,
/*39559*/       OPC_RecordNode, // #8 = $slc
/*39560*/       OPC_MoveParent,
/*39561*/       OPC_MoveChild, 10,
/*39563*/       OPC_RecordNode, // #9 = $tfe
/*39564*/       OPC_MoveParent,
/*39565*/       OPC_MoveChild, 11,
/*39567*/       OPC_RecordNode, // #10 = $lwe
/*39568*/       OPC_MoveParent,
/*39569*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39571*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39574*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39577*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39580*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39583*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39586*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39589*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39592*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39595*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4276:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39613*/     /*Scope*/ 72, /*->39686*/
/*39614*/       OPC_CheckChild0Integer, 59|128,33/*4283*/, 
/*39617*/       OPC_RecordChild1, // #0 = $addr
/*39618*/       OPC_CheckChild1Type, MVT::v4i32,
/*39620*/       OPC_RecordChild2, // #1 = $rsrc
/*39621*/       OPC_RecordChild3, // #2 = $sampler
/*39622*/       OPC_RecordChild4, // #3 = $dmask
/*39623*/       OPC_RecordChild5, // #4 = $unorm
/*39624*/       OPC_RecordChild6, // #5 = $r128
/*39625*/       OPC_RecordChild7, // #6 = $da
/*39626*/       OPC_MoveChild, 8,
/*39628*/       OPC_RecordNode, // #7 = $glc
/*39629*/       OPC_MoveParent,
/*39630*/       OPC_MoveChild, 9,
/*39632*/       OPC_RecordNode, // #8 = $slc
/*39633*/       OPC_MoveParent,
/*39634*/       OPC_MoveChild, 10,
/*39636*/       OPC_RecordNode, // #9 = $tfe
/*39637*/       OPC_MoveParent,
/*39638*/       OPC_MoveChild, 11,
/*39640*/       OPC_RecordNode, // #10 = $lwe
/*39641*/       OPC_MoveParent,
/*39642*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39644*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39647*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39650*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39653*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39656*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39659*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39662*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39665*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39668*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4283:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39686*/     /*Scope*/ 72, /*->39759*/
/*39687*/       OPC_CheckChild0Integer, 68|128,33/*4292*/, 
/*39690*/       OPC_RecordChild1, // #0 = $addr
/*39691*/       OPC_CheckChild1Type, MVT::v4i32,
/*39693*/       OPC_RecordChild2, // #1 = $rsrc
/*39694*/       OPC_RecordChild3, // #2 = $sampler
/*39695*/       OPC_RecordChild4, // #3 = $dmask
/*39696*/       OPC_RecordChild5, // #4 = $unorm
/*39697*/       OPC_RecordChild6, // #5 = $r128
/*39698*/       OPC_RecordChild7, // #6 = $da
/*39699*/       OPC_MoveChild, 8,
/*39701*/       OPC_RecordNode, // #7 = $glc
/*39702*/       OPC_MoveParent,
/*39703*/       OPC_MoveChild, 9,
/*39705*/       OPC_RecordNode, // #8 = $slc
/*39706*/       OPC_MoveParent,
/*39707*/       OPC_MoveChild, 10,
/*39709*/       OPC_RecordNode, // #9 = $tfe
/*39710*/       OPC_MoveParent,
/*39711*/       OPC_MoveChild, 11,
/*39713*/       OPC_RecordNode, // #10 = $lwe
/*39714*/       OPC_MoveParent,
/*39715*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39717*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39720*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39723*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39726*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39729*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39732*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39735*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39738*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39741*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4292:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39759*/     /*Scope*/ 16|128,1/*144*/, /*->39905*/
/*39761*/       OPC_CheckChild0Integer, 63|128,33/*4287*/, 
/*39764*/       OPC_RecordChild1, // #0 = $addr
/*39765*/       OPC_Scope, 68, /*->39835*/ // 2 children in Scope
/*39767*/         OPC_CheckChild1Type, MVT::v4i32,
/*39769*/         OPC_RecordChild2, // #1 = $rsrc
/*39770*/         OPC_RecordChild3, // #2 = $sampler
/*39771*/         OPC_RecordChild4, // #3 = $dmask
/*39772*/         OPC_RecordChild5, // #4 = $unorm
/*39773*/         OPC_RecordChild6, // #5 = $r128
/*39774*/         OPC_RecordChild7, // #6 = $da
/*39775*/         OPC_MoveChild, 8,
/*39777*/         OPC_RecordNode, // #7 = $glc
/*39778*/         OPC_MoveParent,
/*39779*/         OPC_MoveChild, 9,
/*39781*/         OPC_RecordNode, // #8 = $slc
/*39782*/         OPC_MoveParent,
/*39783*/         OPC_MoveChild, 10,
/*39785*/         OPC_RecordNode, // #9 = $tfe
/*39786*/         OPC_MoveParent,
/*39787*/         OPC_MoveChild, 11,
/*39789*/         OPC_RecordNode, // #10 = $lwe
/*39790*/         OPC_MoveParent,
/*39791*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39793*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39796*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39799*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39802*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39805*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39808*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39811*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39814*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39817*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4287:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39835*/       /*Scope*/ 68, /*->39904*/
/*39836*/         OPC_CheckChild1Type, MVT::v8i32,
/*39838*/         OPC_RecordChild2, // #1 = $rsrc
/*39839*/         OPC_RecordChild3, // #2 = $sampler
/*39840*/         OPC_RecordChild4, // #3 = $dmask
/*39841*/         OPC_RecordChild5, // #4 = $unorm
/*39842*/         OPC_RecordChild6, // #5 = $r128
/*39843*/         OPC_RecordChild7, // #6 = $da
/*39844*/         OPC_MoveChild, 8,
/*39846*/         OPC_RecordNode, // #7 = $glc
/*39847*/         OPC_MoveParent,
/*39848*/         OPC_MoveChild, 9,
/*39850*/         OPC_RecordNode, // #8 = $slc
/*39851*/         OPC_MoveParent,
/*39852*/         OPC_MoveChild, 10,
/*39854*/         OPC_RecordNode, // #9 = $tfe
/*39855*/         OPC_MoveParent,
/*39856*/         OPC_MoveChild, 11,
/*39858*/         OPC_RecordNode, // #10 = $lwe
/*39859*/         OPC_MoveParent,
/*39860*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39862*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39865*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39868*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39871*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39874*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39877*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39880*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39883*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4287:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39904*/       0, /*End of Scope*/
/*39905*/     /*Scope*/ 16|128,1/*144*/, /*->40051*/
/*39907*/       OPC_CheckChild0Integer, 65|128,33/*4289*/, 
/*39910*/       OPC_RecordChild1, // #0 = $addr
/*39911*/       OPC_Scope, 68, /*->39981*/ // 2 children in Scope
/*39913*/         OPC_CheckChild1Type, MVT::v4i32,
/*39915*/         OPC_RecordChild2, // #1 = $rsrc
/*39916*/         OPC_RecordChild3, // #2 = $sampler
/*39917*/         OPC_RecordChild4, // #3 = $dmask
/*39918*/         OPC_RecordChild5, // #4 = $unorm
/*39919*/         OPC_RecordChild6, // #5 = $r128
/*39920*/         OPC_RecordChild7, // #6 = $da
/*39921*/         OPC_MoveChild, 8,
/*39923*/         OPC_RecordNode, // #7 = $glc
/*39924*/         OPC_MoveParent,
/*39925*/         OPC_MoveChild, 9,
/*39927*/         OPC_RecordNode, // #8 = $slc
/*39928*/         OPC_MoveParent,
/*39929*/         OPC_MoveChild, 10,
/*39931*/         OPC_RecordNode, // #9 = $tfe
/*39932*/         OPC_MoveParent,
/*39933*/         OPC_MoveChild, 11,
/*39935*/         OPC_RecordNode, // #10 = $lwe
/*39936*/         OPC_MoveParent,
/*39937*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39939*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39942*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39945*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39948*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39951*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39954*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39957*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39960*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39963*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4289:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39981*/       /*Scope*/ 68, /*->40050*/
/*39982*/         OPC_CheckChild1Type, MVT::v8i32,
/*39984*/         OPC_RecordChild2, // #1 = $rsrc
/*39985*/         OPC_RecordChild3, // #2 = $sampler
/*39986*/         OPC_RecordChild4, // #3 = $dmask
/*39987*/         OPC_RecordChild5, // #4 = $unorm
/*39988*/         OPC_RecordChild6, // #5 = $r128
/*39989*/         OPC_RecordChild7, // #6 = $da
/*39990*/         OPC_MoveChild, 8,
/*39992*/         OPC_RecordNode, // #7 = $glc
/*39993*/         OPC_MoveParent,
/*39994*/         OPC_MoveChild, 9,
/*39996*/         OPC_RecordNode, // #8 = $slc
/*39997*/         OPC_MoveParent,
/*39998*/         OPC_MoveChild, 10,
/*40000*/         OPC_RecordNode, // #9 = $tfe
/*40001*/         OPC_MoveParent,
/*40002*/         OPC_MoveChild, 11,
/*40004*/         OPC_RecordNode, // #10 = $lwe
/*40005*/         OPC_MoveParent,
/*40006*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40008*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40011*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40014*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40017*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40020*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40023*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40026*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40029*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40032*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4289:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40050*/       0, /*End of Scope*/
/*40051*/     /*Scope*/ 16|128,1/*144*/, /*->40197*/
/*40053*/       OPC_CheckChild0Integer, 49|128,33/*4273*/, 
/*40056*/       OPC_RecordChild1, // #0 = $addr
/*40057*/       OPC_Scope, 68, /*->40127*/ // 2 children in Scope
/*40059*/         OPC_CheckChild1Type, MVT::v4i32,
/*40061*/         OPC_RecordChild2, // #1 = $rsrc
/*40062*/         OPC_RecordChild3, // #2 = $sampler
/*40063*/         OPC_RecordChild4, // #3 = $dmask
/*40064*/         OPC_RecordChild5, // #4 = $unorm
/*40065*/         OPC_RecordChild6, // #5 = $r128
/*40066*/         OPC_RecordChild7, // #6 = $da
/*40067*/         OPC_MoveChild, 8,
/*40069*/         OPC_RecordNode, // #7 = $glc
/*40070*/         OPC_MoveParent,
/*40071*/         OPC_MoveChild, 9,
/*40073*/         OPC_RecordNode, // #8 = $slc
/*40074*/         OPC_MoveParent,
/*40075*/         OPC_MoveChild, 10,
/*40077*/         OPC_RecordNode, // #9 = $tfe
/*40078*/         OPC_MoveParent,
/*40079*/         OPC_MoveChild, 11,
/*40081*/         OPC_RecordNode, // #10 = $lwe
/*40082*/         OPC_MoveParent,
/*40083*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40085*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40088*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40091*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40094*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40097*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40100*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40103*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40106*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40109*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4273:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40127*/       /*Scope*/ 68, /*->40196*/
/*40128*/         OPC_CheckChild1Type, MVT::v8i32,
/*40130*/         OPC_RecordChild2, // #1 = $rsrc
/*40131*/         OPC_RecordChild3, // #2 = $sampler
/*40132*/         OPC_RecordChild4, // #3 = $dmask
/*40133*/         OPC_RecordChild5, // #4 = $unorm
/*40134*/         OPC_RecordChild6, // #5 = $r128
/*40135*/         OPC_RecordChild7, // #6 = $da
/*40136*/         OPC_MoveChild, 8,
/*40138*/         OPC_RecordNode, // #7 = $glc
/*40139*/         OPC_MoveParent,
/*40140*/         OPC_MoveChild, 9,
/*40142*/         OPC_RecordNode, // #8 = $slc
/*40143*/         OPC_MoveParent,
/*40144*/         OPC_MoveChild, 10,
/*40146*/         OPC_RecordNode, // #9 = $tfe
/*40147*/         OPC_MoveParent,
/*40148*/         OPC_MoveChild, 11,
/*40150*/         OPC_RecordNode, // #10 = $lwe
/*40151*/         OPC_MoveParent,
/*40152*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40154*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40157*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40160*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40163*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40166*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40169*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40172*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40175*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40178*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4273:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40196*/       0, /*End of Scope*/
/*40197*/     /*Scope*/ 72, /*->40270*/
/*40198*/       OPC_CheckChild0Integer, 48|128,33/*4272*/, 
/*40201*/       OPC_RecordChild1, // #0 = $addr
/*40202*/       OPC_CheckChild1Type, MVT::v8i32,
/*40204*/       OPC_RecordChild2, // #1 = $rsrc
/*40205*/       OPC_RecordChild3, // #2 = $sampler
/*40206*/       OPC_RecordChild4, // #3 = $dmask
/*40207*/       OPC_RecordChild5, // #4 = $unorm
/*40208*/       OPC_RecordChild6, // #5 = $r128
/*40209*/       OPC_RecordChild7, // #6 = $da
/*40210*/       OPC_MoveChild, 8,
/*40212*/       OPC_RecordNode, // #7 = $glc
/*40213*/       OPC_MoveParent,
/*40214*/       OPC_MoveChild, 9,
/*40216*/       OPC_RecordNode, // #8 = $slc
/*40217*/       OPC_MoveParent,
/*40218*/       OPC_MoveChild, 10,
/*40220*/       OPC_RecordNode, // #9 = $tfe
/*40221*/       OPC_MoveParent,
/*40222*/       OPC_MoveChild, 11,
/*40224*/       OPC_RecordNode, // #10 = $lwe
/*40225*/       OPC_MoveParent,
/*40226*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40228*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40231*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40234*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40237*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40240*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40243*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40246*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40249*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40252*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4272:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40270*/     /*Scope*/ 72, /*->40343*/
/*40271*/       OPC_CheckChild0Integer, 67|128,33/*4291*/, 
/*40274*/       OPC_RecordChild1, // #0 = $addr
/*40275*/       OPC_CheckChild1Type, MVT::v4i32,
/*40277*/       OPC_RecordChild2, // #1 = $rsrc
/*40278*/       OPC_RecordChild3, // #2 = $sampler
/*40279*/       OPC_RecordChild4, // #3 = $dmask
/*40280*/       OPC_RecordChild5, // #4 = $unorm
/*40281*/       OPC_RecordChild6, // #5 = $r128
/*40282*/       OPC_RecordChild7, // #6 = $da
/*40283*/       OPC_MoveChild, 8,
/*40285*/       OPC_RecordNode, // #7 = $glc
/*40286*/       OPC_MoveParent,
/*40287*/       OPC_MoveChild, 9,
/*40289*/       OPC_RecordNode, // #8 = $slc
/*40290*/       OPC_MoveParent,
/*40291*/       OPC_MoveChild, 10,
/*40293*/       OPC_RecordNode, // #9 = $tfe
/*40294*/       OPC_MoveParent,
/*40295*/       OPC_MoveChild, 11,
/*40297*/       OPC_RecordNode, // #10 = $lwe
/*40298*/       OPC_MoveParent,
/*40299*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40301*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40304*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40307*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40310*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40313*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40316*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40319*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40322*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40325*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4291:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40343*/     /*Scope*/ 16|128,1/*144*/, /*->40489*/
/*40345*/       OPC_CheckChild0Integer, 61|128,33/*4285*/, 
/*40348*/       OPC_RecordChild1, // #0 = $addr
/*40349*/       OPC_Scope, 68, /*->40419*/ // 2 children in Scope
/*40351*/         OPC_CheckChild1Type, MVT::v4i32,
/*40353*/         OPC_RecordChild2, // #1 = $rsrc
/*40354*/         OPC_RecordChild3, // #2 = $sampler
/*40355*/         OPC_RecordChild4, // #3 = $dmask
/*40356*/         OPC_RecordChild5, // #4 = $unorm
/*40357*/         OPC_RecordChild6, // #5 = $r128
/*40358*/         OPC_RecordChild7, // #6 = $da
/*40359*/         OPC_MoveChild, 8,
/*40361*/         OPC_RecordNode, // #7 = $glc
/*40362*/         OPC_MoveParent,
/*40363*/         OPC_MoveChild, 9,
/*40365*/         OPC_RecordNode, // #8 = $slc
/*40366*/         OPC_MoveParent,
/*40367*/         OPC_MoveChild, 10,
/*40369*/         OPC_RecordNode, // #9 = $tfe
/*40370*/         OPC_MoveParent,
/*40371*/         OPC_MoveChild, 11,
/*40373*/         OPC_RecordNode, // #10 = $lwe
/*40374*/         OPC_MoveParent,
/*40375*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40377*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40398*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4285:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40419*/       /*Scope*/ 68, /*->40488*/
/*40420*/         OPC_CheckChild1Type, MVT::v8i32,
/*40422*/         OPC_RecordChild2, // #1 = $rsrc
/*40423*/         OPC_RecordChild3, // #2 = $sampler
/*40424*/         OPC_RecordChild4, // #3 = $dmask
/*40425*/         OPC_RecordChild5, // #4 = $unorm
/*40426*/         OPC_RecordChild6, // #5 = $r128
/*40427*/         OPC_RecordChild7, // #6 = $da
/*40428*/         OPC_MoveChild, 8,
/*40430*/         OPC_RecordNode, // #7 = $glc
/*40431*/         OPC_MoveParent,
/*40432*/         OPC_MoveChild, 9,
/*40434*/         OPC_RecordNode, // #8 = $slc
/*40435*/         OPC_MoveParent,
/*40436*/         OPC_MoveChild, 10,
/*40438*/         OPC_RecordNode, // #9 = $tfe
/*40439*/         OPC_MoveParent,
/*40440*/         OPC_MoveChild, 11,
/*40442*/         OPC_RecordNode, // #10 = $lwe
/*40443*/         OPC_MoveParent,
/*40444*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40446*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40455*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4285:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40488*/       0, /*End of Scope*/
/*40489*/     /*Scope*/ 72, /*->40562*/
/*40490*/       OPC_CheckChild0Integer, 56|128,33/*4280*/, 
/*40493*/       OPC_RecordChild1, // #0 = $addr
/*40494*/       OPC_CheckChild1Type, MVT::v8i32,
/*40496*/       OPC_RecordChild2, // #1 = $rsrc
/*40497*/       OPC_RecordChild3, // #2 = $sampler
/*40498*/       OPC_RecordChild4, // #3 = $dmask
/*40499*/       OPC_RecordChild5, // #4 = $unorm
/*40500*/       OPC_RecordChild6, // #5 = $r128
/*40501*/       OPC_RecordChild7, // #6 = $da
/*40502*/       OPC_MoveChild, 8,
/*40504*/       OPC_RecordNode, // #7 = $glc
/*40505*/       OPC_MoveParent,
/*40506*/       OPC_MoveChild, 9,
/*40508*/       OPC_RecordNode, // #8 = $slc
/*40509*/       OPC_MoveParent,
/*40510*/       OPC_MoveChild, 10,
/*40512*/       OPC_RecordNode, // #9 = $tfe
/*40513*/       OPC_MoveParent,
/*40514*/       OPC_MoveChild, 11,
/*40516*/       OPC_RecordNode, // #10 = $lwe
/*40517*/       OPC_MoveParent,
/*40518*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40520*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40523*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40526*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40529*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40532*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40535*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40538*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40541*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40544*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4280:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40562*/     /*Scope*/ 72, /*->40635*/
/*40563*/       OPC_CheckChild0Integer, 58|128,33/*4282*/, 
/*40566*/       OPC_RecordChild1, // #0 = $addr
/*40567*/       OPC_CheckChild1Type, MVT::v8i32,
/*40569*/       OPC_RecordChild2, // #1 = $rsrc
/*40570*/       OPC_RecordChild3, // #2 = $sampler
/*40571*/       OPC_RecordChild4, // #3 = $dmask
/*40572*/       OPC_RecordChild5, // #4 = $unorm
/*40573*/       OPC_RecordChild6, // #5 = $r128
/*40574*/       OPC_RecordChild7, // #6 = $da
/*40575*/       OPC_MoveChild, 8,
/*40577*/       OPC_RecordNode, // #7 = $glc
/*40578*/       OPC_MoveParent,
/*40579*/       OPC_MoveChild, 9,
/*40581*/       OPC_RecordNode, // #8 = $slc
/*40582*/       OPC_MoveParent,
/*40583*/       OPC_MoveChild, 10,
/*40585*/       OPC_RecordNode, // #9 = $tfe
/*40586*/       OPC_MoveParent,
/*40587*/       OPC_MoveChild, 11,
/*40589*/       OPC_RecordNode, // #10 = $lwe
/*40590*/       OPC_MoveParent,
/*40591*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40593*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40596*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40599*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40602*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40605*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40608*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40611*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40614*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40617*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4282:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40635*/     /*Scope*/ 72, /*->40708*/
/*40636*/       OPC_CheckChild0Integer, 54|128,33/*4278*/, 
/*40639*/       OPC_RecordChild1, // #0 = $addr
/*40640*/       OPC_CheckChild1Type, MVT::v8i32,
/*40642*/       OPC_RecordChild2, // #1 = $rsrc
/*40643*/       OPC_RecordChild3, // #2 = $sampler
/*40644*/       OPC_RecordChild4, // #3 = $dmask
/*40645*/       OPC_RecordChild5, // #4 = $unorm
/*40646*/       OPC_RecordChild6, // #5 = $r128
/*40647*/       OPC_RecordChild7, // #6 = $da
/*40648*/       OPC_MoveChild, 8,
/*40650*/       OPC_RecordNode, // #7 = $glc
/*40651*/       OPC_MoveParent,
/*40652*/       OPC_MoveChild, 9,
/*40654*/       OPC_RecordNode, // #8 = $slc
/*40655*/       OPC_MoveParent,
/*40656*/       OPC_MoveChild, 10,
/*40658*/       OPC_RecordNode, // #9 = $tfe
/*40659*/       OPC_MoveParent,
/*40660*/       OPC_MoveChild, 11,
/*40662*/       OPC_RecordNode, // #10 = $lwe
/*40663*/       OPC_MoveParent,
/*40664*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40666*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40669*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40672*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40675*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40678*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40681*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40684*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40687*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40690*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4278:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40708*/     /*Scope*/ 72, /*->40781*/
/*40709*/       OPC_CheckChild0Integer, 53|128,33/*4277*/, 
/*40712*/       OPC_RecordChild1, // #0 = $addr
/*40713*/       OPC_CheckChild1Type, MVT::v8i32,
/*40715*/       OPC_RecordChild2, // #1 = $rsrc
/*40716*/       OPC_RecordChild3, // #2 = $sampler
/*40717*/       OPC_RecordChild4, // #3 = $dmask
/*40718*/       OPC_RecordChild5, // #4 = $unorm
/*40719*/       OPC_RecordChild6, // #5 = $r128
/*40720*/       OPC_RecordChild7, // #6 = $da
/*40721*/       OPC_MoveChild, 8,
/*40723*/       OPC_RecordNode, // #7 = $glc
/*40724*/       OPC_MoveParent,
/*40725*/       OPC_MoveChild, 9,
/*40727*/       OPC_RecordNode, // #8 = $slc
/*40728*/       OPC_MoveParent,
/*40729*/       OPC_MoveChild, 10,
/*40731*/       OPC_RecordNode, // #9 = $tfe
/*40732*/       OPC_MoveParent,
/*40733*/       OPC_MoveChild, 11,
/*40735*/       OPC_RecordNode, // #10 = $lwe
/*40736*/       OPC_MoveParent,
/*40737*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40739*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40742*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40745*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40748*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40751*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40754*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40757*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40760*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40763*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4277:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40781*/     /*Scope*/ 16|128,1/*144*/, /*->40927*/
/*40783*/       OPC_CheckChild0Integer, 60|128,33/*4284*/, 
/*40786*/       OPC_RecordChild1, // #0 = $addr
/*40787*/       OPC_Scope, 68, /*->40857*/ // 2 children in Scope
/*40789*/         OPC_CheckChild1Type, MVT::v4i32,
/*40791*/         OPC_RecordChild2, // #1 = $rsrc
/*40792*/         OPC_RecordChild3, // #2 = $sampler
/*40793*/         OPC_RecordChild4, // #3 = $dmask
/*40794*/         OPC_RecordChild5, // #4 = $unorm
/*40795*/         OPC_RecordChild6, // #5 = $r128
/*40796*/         OPC_RecordChild7, // #6 = $da
/*40797*/         OPC_MoveChild, 8,
/*40799*/         OPC_RecordNode, // #7 = $glc
/*40800*/         OPC_MoveParent,
/*40801*/         OPC_MoveChild, 9,
/*40803*/         OPC_RecordNode, // #8 = $slc
/*40804*/         OPC_MoveParent,
/*40805*/         OPC_MoveChild, 10,
/*40807*/         OPC_RecordNode, // #9 = $tfe
/*40808*/         OPC_MoveParent,
/*40809*/         OPC_MoveChild, 11,
/*40811*/         OPC_RecordNode, // #10 = $lwe
/*40812*/         OPC_MoveParent,
/*40813*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40815*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40818*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40821*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40824*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40827*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40830*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40833*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40836*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40839*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4284:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40857*/       /*Scope*/ 68, /*->40926*/
/*40858*/         OPC_CheckChild1Type, MVT::v8i32,
/*40860*/         OPC_RecordChild2, // #1 = $rsrc
/*40861*/         OPC_RecordChild3, // #2 = $sampler
/*40862*/         OPC_RecordChild4, // #3 = $dmask
/*40863*/         OPC_RecordChild5, // #4 = $unorm
/*40864*/         OPC_RecordChild6, // #5 = $r128
/*40865*/         OPC_RecordChild7, // #6 = $da
/*40866*/         OPC_MoveChild, 8,
/*40868*/         OPC_RecordNode, // #7 = $glc
/*40869*/         OPC_MoveParent,
/*40870*/         OPC_MoveChild, 9,
/*40872*/         OPC_RecordNode, // #8 = $slc
/*40873*/         OPC_MoveParent,
/*40874*/         OPC_MoveChild, 10,
/*40876*/         OPC_RecordNode, // #9 = $tfe
/*40877*/         OPC_MoveParent,
/*40878*/         OPC_MoveChild, 11,
/*40880*/         OPC_RecordNode, // #10 = $lwe
/*40881*/         OPC_MoveParent,
/*40882*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40884*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40887*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40890*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40893*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40896*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40899*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40902*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40905*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40908*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4284:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40926*/       0, /*End of Scope*/
/*40927*/     /*Scope*/ 85|128,1/*213*/, /*->41142*/
/*40929*/       OPC_CheckChild0Integer, 69|128,33/*4293*/, 
/*40932*/       OPC_RecordChild1, // #0 = $addr
/*40933*/       OPC_Scope, 68, /*->41003*/ // 3 children in Scope
/*40935*/         OPC_CheckChild1Type, MVT::i32,
/*40937*/         OPC_RecordChild2, // #1 = $rsrc
/*40938*/         OPC_RecordChild3, // #2 = $sampler
/*40939*/         OPC_RecordChild4, // #3 = $dmask
/*40940*/         OPC_RecordChild5, // #4 = $unorm
/*40941*/         OPC_RecordChild6, // #5 = $r128
/*40942*/         OPC_RecordChild7, // #6 = $da
/*40943*/         OPC_MoveChild, 8,
/*40945*/         OPC_RecordNode, // #7 = $glc
/*40946*/         OPC_MoveParent,
/*40947*/         OPC_MoveChild, 9,
/*40949*/         OPC_RecordNode, // #8 = $slc
/*40950*/         OPC_MoveParent,
/*40951*/         OPC_MoveChild, 10,
/*40953*/         OPC_RecordNode, // #9 = $tfe
/*40954*/         OPC_MoveParent,
/*40955*/         OPC_MoveChild, 11,
/*40957*/         OPC_RecordNode, // #10 = $lwe
/*40958*/         OPC_MoveParent,
/*40959*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40961*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40964*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40967*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40970*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40973*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40976*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40979*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40982*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4293:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41003*/       /*Scope*/ 68, /*->41072*/
/*41004*/         OPC_CheckChild1Type, MVT::v2i32,
/*41006*/         OPC_RecordChild2, // #1 = $rsrc
/*41007*/         OPC_RecordChild3, // #2 = $sampler
/*41008*/         OPC_RecordChild4, // #3 = $dmask
/*41009*/         OPC_RecordChild5, // #4 = $unorm
/*41010*/         OPC_RecordChild6, // #5 = $r128
/*41011*/         OPC_RecordChild7, // #6 = $da
/*41012*/         OPC_MoveChild, 8,
/*41014*/         OPC_RecordNode, // #7 = $glc
/*41015*/         OPC_MoveParent,
/*41016*/         OPC_MoveChild, 9,
/*41018*/         OPC_RecordNode, // #8 = $slc
/*41019*/         OPC_MoveParent,
/*41020*/         OPC_MoveChild, 10,
/*41022*/         OPC_RecordNode, // #9 = $tfe
/*41023*/         OPC_MoveParent,
/*41024*/         OPC_MoveChild, 11,
/*41026*/         OPC_RecordNode, // #10 = $lwe
/*41027*/         OPC_MoveParent,
/*41028*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41030*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41039*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4293:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41072*/       /*Scope*/ 68, /*->41141*/
/*41073*/         OPC_CheckChild1Type, MVT::v4i32,
/*41075*/         OPC_RecordChild2, // #1 = $rsrc
/*41076*/         OPC_RecordChild3, // #2 = $sampler
/*41077*/         OPC_RecordChild4, // #3 = $dmask
/*41078*/         OPC_RecordChild5, // #4 = $unorm
/*41079*/         OPC_RecordChild6, // #5 = $r128
/*41080*/         OPC_RecordChild7, // #6 = $da
/*41081*/         OPC_MoveChild, 8,
/*41083*/         OPC_RecordNode, // #7 = $glc
/*41084*/         OPC_MoveParent,
/*41085*/         OPC_MoveChild, 9,
/*41087*/         OPC_RecordNode, // #8 = $slc
/*41088*/         OPC_MoveParent,
/*41089*/         OPC_MoveChild, 10,
/*41091*/         OPC_RecordNode, // #9 = $tfe
/*41092*/         OPC_MoveParent,
/*41093*/         OPC_MoveChild, 11,
/*41095*/         OPC_RecordNode, // #10 = $lwe
/*41096*/         OPC_MoveParent,
/*41097*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41099*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4293:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41141*/       0, /*End of Scope*/
/*41142*/     /*Scope*/ 67, /*->41210*/
/*41143*/       OPC_CheckChild0Integer, 70|128,33/*4294*/, 
/*41146*/       OPC_RecordChild1, // #0 = $addr
/*41147*/       OPC_CheckChild1Type, MVT::i32,
/*41149*/       OPC_RecordChild2, // #1 = $rsrc
/*41150*/       OPC_RecordChild3, // #2 = $dmask
/*41151*/       OPC_RecordChild4, // #3 = $unorm
/*41152*/       OPC_RecordChild5, // #4 = $r128
/*41153*/       OPC_RecordChild6, // #5 = $da
/*41154*/       OPC_RecordChild7, // #6 = $glc
/*41155*/       OPC_MoveChild, 8,
/*41157*/       OPC_RecordNode, // #7 = $slc
/*41158*/       OPC_MoveParent,
/*41159*/       OPC_MoveChild, 9,
/*41161*/       OPC_RecordNode, // #8 = $tfe
/*41162*/       OPC_MoveParent,
/*41163*/       OPC_MoveChild, 10,
/*41165*/       OPC_RecordNode, // #9 = $lwe
/*41166*/       OPC_MoveParent,
/*41167*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41169*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41172*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41175*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41178*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41181*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41184*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41187*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41190*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41193*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4294:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41210*/     /*Scope*/ 70|128,1/*198*/, /*->41410*/
/*41212*/       OPC_CheckChild0Integer, 73|128,33/*4297*/, 
/*41215*/       OPC_RecordChild1, // #0 = $addr
/*41216*/       OPC_Scope, 63, /*->41281*/ // 3 children in Scope
/*41218*/         OPC_CheckChild1Type, MVT::i32,
/*41220*/         OPC_RecordChild2, // #1 = $rsrc
/*41221*/         OPC_RecordChild3, // #2 = $dmask
/*41222*/         OPC_RecordChild4, // #3 = $unorm
/*41223*/         OPC_RecordChild5, // #4 = $r128
/*41224*/         OPC_RecordChild6, // #5 = $da
/*41225*/         OPC_RecordChild7, // #6 = $glc
/*41226*/         OPC_MoveChild, 8,
/*41228*/         OPC_RecordNode, // #7 = $slc
/*41229*/         OPC_MoveParent,
/*41230*/         OPC_MoveChild, 9,
/*41232*/         OPC_RecordNode, // #8 = $tfe
/*41233*/         OPC_MoveParent,
/*41234*/         OPC_MoveChild, 10,
/*41236*/         OPC_RecordNode, // #9 = $lwe
/*41237*/         OPC_MoveParent,
/*41238*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41240*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41243*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41246*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41249*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41252*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41255*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41258*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41261*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41264*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4297:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41281*/       /*Scope*/ 63, /*->41345*/
/*41282*/         OPC_CheckChild1Type, MVT::v2i32,
/*41284*/         OPC_RecordChild2, // #1 = $rsrc
/*41285*/         OPC_RecordChild3, // #2 = $dmask
/*41286*/         OPC_RecordChild4, // #3 = $unorm
/*41287*/         OPC_RecordChild5, // #4 = $r128
/*41288*/         OPC_RecordChild6, // #5 = $da
/*41289*/         OPC_RecordChild7, // #6 = $glc
/*41290*/         OPC_MoveChild, 8,
/*41292*/         OPC_RecordNode, // #7 = $slc
/*41293*/         OPC_MoveParent,
/*41294*/         OPC_MoveChild, 9,
/*41296*/         OPC_RecordNode, // #8 = $tfe
/*41297*/         OPC_MoveParent,
/*41298*/         OPC_MoveChild, 10,
/*41300*/         OPC_RecordNode, // #9 = $lwe
/*41301*/         OPC_MoveParent,
/*41302*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41304*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41307*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41310*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41313*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41316*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41319*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41322*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41325*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41328*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4297:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41345*/       /*Scope*/ 63, /*->41409*/
/*41346*/         OPC_CheckChild1Type, MVT::v4i32,
/*41348*/         OPC_RecordChild2, // #1 = $rsrc
/*41349*/         OPC_RecordChild3, // #2 = $dmask
/*41350*/         OPC_RecordChild4, // #3 = $unorm
/*41351*/         OPC_RecordChild5, // #4 = $r128
/*41352*/         OPC_RecordChild6, // #5 = $da
/*41353*/         OPC_RecordChild7, // #6 = $glc
/*41354*/         OPC_MoveChild, 8,
/*41356*/         OPC_RecordNode, // #7 = $slc
/*41357*/         OPC_MoveParent,
/*41358*/         OPC_MoveChild, 9,
/*41360*/         OPC_RecordNode, // #8 = $tfe
/*41361*/         OPC_MoveParent,
/*41362*/         OPC_MoveChild, 10,
/*41364*/         OPC_RecordNode, // #9 = $lwe
/*41365*/         OPC_MoveParent,
/*41366*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41368*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41371*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41374*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41377*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41383*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41386*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41392*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4297:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41409*/       0, /*End of Scope*/
/*41410*/     /*Scope*/ 70|128,1/*198*/, /*->41610*/
/*41412*/       OPC_CheckChild0Integer, 74|128,33/*4298*/, 
/*41415*/       OPC_RecordChild1, // #0 = $addr
/*41416*/       OPC_Scope, 63, /*->41481*/ // 3 children in Scope
/*41418*/         OPC_CheckChild1Type, MVT::i32,
/*41420*/         OPC_RecordChild2, // #1 = $rsrc
/*41421*/         OPC_RecordChild3, // #2 = $dmask
/*41422*/         OPC_RecordChild4, // #3 = $unorm
/*41423*/         OPC_RecordChild5, // #4 = $r128
/*41424*/         OPC_RecordChild6, // #5 = $da
/*41425*/         OPC_RecordChild7, // #6 = $glc
/*41426*/         OPC_MoveChild, 8,
/*41428*/         OPC_RecordNode, // #7 = $slc
/*41429*/         OPC_MoveParent,
/*41430*/         OPC_MoveChild, 9,
/*41432*/         OPC_RecordNode, // #8 = $tfe
/*41433*/         OPC_MoveParent,
/*41434*/         OPC_MoveChild, 10,
/*41436*/         OPC_RecordNode, // #9 = $lwe
/*41437*/         OPC_MoveParent,
/*41438*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41440*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41443*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41446*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41449*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41452*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41458*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41461*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41464*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4298:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41481*/       /*Scope*/ 63, /*->41545*/
/*41482*/         OPC_CheckChild1Type, MVT::v2i32,
/*41484*/         OPC_RecordChild2, // #1 = $rsrc
/*41485*/         OPC_RecordChild3, // #2 = $dmask
/*41486*/         OPC_RecordChild4, // #3 = $unorm
/*41487*/         OPC_RecordChild5, // #4 = $r128
/*41488*/         OPC_RecordChild6, // #5 = $da
/*41489*/         OPC_RecordChild7, // #6 = $glc
/*41490*/         OPC_MoveChild, 8,
/*41492*/         OPC_RecordNode, // #7 = $slc
/*41493*/         OPC_MoveParent,
/*41494*/         OPC_MoveChild, 9,
/*41496*/         OPC_RecordNode, // #8 = $tfe
/*41497*/         OPC_MoveParent,
/*41498*/         OPC_MoveChild, 10,
/*41500*/         OPC_RecordNode, // #9 = $lwe
/*41501*/         OPC_MoveParent,
/*41502*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41504*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41507*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41516*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41519*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41522*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41525*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41528*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4298:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41545*/       /*Scope*/ 63, /*->41609*/
/*41546*/         OPC_CheckChild1Type, MVT::v4i32,
/*41548*/         OPC_RecordChild2, // #1 = $rsrc
/*41549*/         OPC_RecordChild3, // #2 = $dmask
/*41550*/         OPC_RecordChild4, // #3 = $unorm
/*41551*/         OPC_RecordChild5, // #4 = $r128
/*41552*/         OPC_RecordChild6, // #5 = $da
/*41553*/         OPC_RecordChild7, // #6 = $glc
/*41554*/         OPC_MoveChild, 8,
/*41556*/         OPC_RecordNode, // #7 = $slc
/*41557*/         OPC_MoveParent,
/*41558*/         OPC_MoveChild, 9,
/*41560*/         OPC_RecordNode, // #8 = $tfe
/*41561*/         OPC_MoveParent,
/*41562*/         OPC_MoveChild, 10,
/*41564*/         OPC_RecordNode, // #9 = $lwe
/*41565*/         OPC_MoveParent,
/*41566*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41568*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41571*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41574*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41577*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41580*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41583*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41586*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41589*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41592*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4298:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41609*/       0, /*End of Scope*/
/*41610*/     0, /*End of Scope*/
/*41611*/   /*SwitchOpcode*/ 74|128,5/*714*/, TARGET_VAL(ISD::ADD),// ->42329
/*41615*/     OPC_Scope, 15|128,2/*271*/, /*->41889*/ // 2 children in Scope
/*41618*/       OPC_MoveChild, 0,
/*41620*/       OPC_SwitchOpcode /*3 cases */, 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->41745
/*41624*/         OPC_RecordChild0, // #0 = $src0
/*41625*/         OPC_RecordChild1, // #1 = $src1
/*41626*/         OPC_MoveParent,
/*41627*/         OPC_RecordChild1, // #2 = $src2
/*41628*/         OPC_CheckType, MVT::i32,
/*41630*/         OPC_Scope, 99, /*->41731*/ // 2 children in Scope
/*41632*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41634*/           OPC_EmitInteger, MVT::i32, 0, 
/*41637*/           OPC_EmitInteger, MVT::i32, 0, 
/*41640*/           OPC_EmitInteger, MVT::i32, 0, 
/*41643*/           OPC_EmitInteger, MVT::i32, 0, 
/*41646*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41658*/           OPC_EmitInteger, MVT::i32, 0, 
/*41661*/           OPC_EmitInteger, MVT::i32, 0, 
/*41664*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41676*/           OPC_EmitInteger, MVT::i32, 0, 
/*41679*/           OPC_EmitInteger, MVT::i32, 0, 
/*41682*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41694*/           OPC_EmitInteger, MVT::i32, 1, 
/*41697*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41700*/           OPC_EmitInteger, MVT::i32, 0, 
/*41703*/           OPC_EmitInteger, MVT::i32, 0, 
/*41706*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41731*/         /*Scope*/ 12, /*->41744*/
/*41732*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41734*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41744*/         0, /*End of Scope*/
/*41745*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->41869
/*41748*/         OPC_RecordChild0, // #0 = $src0
/*41749*/         OPC_RecordChild1, // #1 = $src1
/*41750*/         OPC_MoveParent,
/*41751*/         OPC_RecordChild1, // #2 = $src2
/*41752*/         OPC_CheckType, MVT::i32,
/*41754*/         OPC_Scope, 99, /*->41855*/ // 2 children in Scope
/*41756*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*41758*/           OPC_EmitInteger, MVT::i32, 0, 
/*41761*/           OPC_EmitInteger, MVT::i32, 0, 
/*41764*/           OPC_EmitInteger, MVT::i32, 0, 
/*41767*/           OPC_EmitInteger, MVT::i32, 0, 
/*41770*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41782*/           OPC_EmitInteger, MVT::i32, 0, 
/*41785*/           OPC_EmitInteger, MVT::i32, 0, 
/*41788*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41800*/           OPC_EmitInteger, MVT::i32, 0, 
/*41803*/           OPC_EmitInteger, MVT::i32, 0, 
/*41806*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41818*/           OPC_EmitInteger, MVT::i32, 1, 
/*41821*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41824*/           OPC_EmitInteger, MVT::i32, 0, 
/*41827*/           OPC_EmitInteger, MVT::i32, 0, 
/*41830*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41855*/         /*Scope*/ 12, /*->41868*/
/*41856*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41858*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41868*/         0, /*End of Scope*/
/*41869*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->41888
/*41872*/         OPC_RecordChild0, // #0 = $popcnt
/*41873*/         OPC_MoveParent,
/*41874*/         OPC_RecordChild1, // #1 = $val
/*41875*/         OPC_CheckType, MVT::i32,
/*41877*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*41888*/       0, // EndSwitchOpcode
/*41889*/     /*Scope*/ 53|128,3/*437*/, /*->42328*/
/*41891*/       OPC_RecordChild0, // #0 = $val
/*41892*/       OPC_Scope, 12|128,2/*268*/, /*->42163*/ // 2 children in Scope
/*41895*/         OPC_MoveChild, 1,
/*41897*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->41916
/*41901*/           OPC_RecordChild0, // #1 = $popcnt
/*41902*/           OPC_MoveParent,
/*41903*/           OPC_CheckType, MVT::i32,
/*41905*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41907*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*41916*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->42039
/*41919*/           OPC_RecordChild0, // #1 = $src0
/*41920*/           OPC_RecordChild1, // #2 = $src1
/*41921*/           OPC_MoveParent,
/*41922*/           OPC_CheckType, MVT::i32,
/*41924*/           OPC_Scope, 12, /*->41938*/ // 2 children in Scope
/*41926*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41928*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41938*/           /*Scope*/ 99, /*->42038*/
/*41939*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*41941*/             OPC_EmitInteger, MVT::i32, 0, 
/*41944*/             OPC_EmitInteger, MVT::i32, 0, 
/*41947*/             OPC_EmitInteger, MVT::i32, 0, 
/*41950*/             OPC_EmitInteger, MVT::i32, 0, 
/*41953*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41965*/             OPC_EmitInteger, MVT::i32, 0, 
/*41968*/             OPC_EmitInteger, MVT::i32, 0, 
/*41971*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41983*/             OPC_EmitInteger, MVT::i32, 0, 
/*41986*/             OPC_EmitInteger, MVT::i32, 0, 
/*41989*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42001*/             OPC_EmitInteger, MVT::i32, 1, 
/*42004*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42007*/             OPC_EmitInteger, MVT::i32, 0, 
/*42010*/             OPC_EmitInteger, MVT::i32, 0, 
/*42013*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42038*/           0, /*End of Scope*/
/*42039*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->42162
/*42042*/           OPC_RecordChild0, // #1 = $src0
/*42043*/           OPC_RecordChild1, // #2 = $src1
/*42044*/           OPC_MoveParent,
/*42045*/           OPC_CheckType, MVT::i32,
/*42047*/           OPC_Scope, 12, /*->42061*/ // 2 children in Scope
/*42049*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42051*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42061*/           /*Scope*/ 99, /*->42161*/
/*42062*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42064*/             OPC_EmitInteger, MVT::i32, 0, 
/*42067*/             OPC_EmitInteger, MVT::i32, 0, 
/*42070*/             OPC_EmitInteger, MVT::i32, 0, 
/*42073*/             OPC_EmitInteger, MVT::i32, 0, 
/*42076*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42088*/             OPC_EmitInteger, MVT::i32, 0, 
/*42091*/             OPC_EmitInteger, MVT::i32, 0, 
/*42094*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42106*/             OPC_EmitInteger, MVT::i32, 0, 
/*42109*/             OPC_EmitInteger, MVT::i32, 0, 
/*42112*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42124*/             OPC_EmitInteger, MVT::i32, 1, 
/*42127*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42130*/             OPC_EmitInteger, MVT::i32, 0, 
/*42133*/             OPC_EmitInteger, MVT::i32, 0, 
/*42136*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42161*/           0, /*End of Scope*/
/*42162*/         0, // EndSwitchOpcode
/*42163*/       /*Scope*/ 34|128,1/*162*/, /*->42327*/
/*42165*/         OPC_RecordChild1, // #1 = $src1
/*42166*/         OPC_CheckType, MVT::i32,
/*42168*/         OPC_Scope, 101, /*->42271*/ // 2 children in Scope
/*42170*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42172*/           OPC_EmitInteger, MVT::i32, 0, 
/*42175*/           OPC_EmitInteger, MVT::i32, 0, 
/*42178*/           OPC_EmitInteger, MVT::i32, 1, 
/*42181*/           OPC_EmitInteger, MVT::i32, 0, 
/*42184*/           OPC_EmitInteger, MVT::i32, 0, 
/*42187*/           OPC_EmitInteger, MVT::i32, 0, 
/*42190*/           OPC_EmitInteger, MVT::i32, 0, 
/*42193*/           OPC_EmitInteger, MVT::i32, 0, 
/*42196*/           OPC_EmitInteger, MVT::i32, 0, 
/*42199*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42211*/           OPC_EmitInteger, MVT::i32, 0, 
/*42214*/           OPC_EmitInteger, MVT::i32, 0, 
/*42217*/           OPC_EmitInteger, MVT::i32, 0, 
/*42220*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42232*/           OPC_EmitInteger, MVT::i32, 1, 
/*42235*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42238*/           OPC_EmitInteger, MVT::i32, 0, 
/*42241*/           OPC_EmitInteger, MVT::i32, 0, 
/*42244*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42271*/         /*Scope*/ 54, /*->42326*/
/*42272*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42274*/           OPC_Scope, 9, /*->42285*/ // 5 children in Scope
/*42276*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*42285*/           /*Scope*/ 9, /*->42295*/
/*42286*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32_si), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32_si:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*42295*/           /*Scope*/ 9, /*->42305*/
/*42296*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32_vi), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32_vi:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*42305*/           /*Scope*/ 9, /*->42315*/
/*42306*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42315*/           /*Scope*/ 9, /*->42325*/
/*42316*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64_si), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_ADD_I32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*42325*/           0, /*End of Scope*/
/*42326*/         0, /*End of Scope*/
/*42327*/       0, /*End of Scope*/
/*42328*/     0, /*End of Scope*/
/*42329*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->42353
/*42332*/     OPC_RecordMemRef,
/*42333*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*42334*/     OPC_RecordChild1, // #1 = $rw_gpr
/*42335*/     OPC_CheckChild1Type, MVT::v4i32,
/*42337*/     OPC_RecordChild2, // #2 = $index_gpr
/*42338*/     OPC_CheckChild2Type, MVT::i32,
/*42340*/     OPC_CheckPredicate, 98, // Predicate_mskor_global
/*42342*/     OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42344*/     OPC_EmitMergeInputChains1_0,
/*42345*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*42353*/   /*SwitchOpcode*/ 57|128,2/*313*/, TARGET_VAL(ISD::SHL),// ->42670
/*42357*/     OPC_RecordChild0, // #0 = $src0
/*42358*/     OPC_RecordChild1, // #1 = $src1
/*42359*/     OPC_CheckChild1Type, MVT::i32,
/*42361*/     OPC_SwitchType /*2 cases */, 125|128,1/*253*/, MVT::i32,// ->42618
/*42365*/       OPC_Scope, 34, /*->42401*/ // 4 children in Scope
/*42367*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42369*/         OPC_Scope, 9, /*->42380*/ // 3 children in Scope
/*42371*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42380*/         /*Scope*/ 9, /*->42390*/
/*42381*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32_si), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*42390*/         /*Scope*/ 9, /*->42400*/
/*42391*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32_vi), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*42400*/         0, /*End of Scope*/
/*42401*/       /*Scope*/ 101, /*->42503*/
/*42402*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*42404*/         OPC_EmitInteger, MVT::i32, 0, 
/*42407*/         OPC_EmitInteger, MVT::i32, 0, 
/*42410*/         OPC_EmitInteger, MVT::i32, 1, 
/*42413*/         OPC_EmitInteger, MVT::i32, 0, 
/*42416*/         OPC_EmitInteger, MVT::i32, 0, 
/*42419*/         OPC_EmitInteger, MVT::i32, 0, 
/*42422*/         OPC_EmitInteger, MVT::i32, 0, 
/*42425*/         OPC_EmitInteger, MVT::i32, 0, 
/*42428*/         OPC_EmitInteger, MVT::i32, 0, 
/*42431*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42443*/         OPC_EmitInteger, MVT::i32, 0, 
/*42446*/         OPC_EmitInteger, MVT::i32, 0, 
/*42449*/         OPC_EmitInteger, MVT::i32, 0, 
/*42452*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42464*/         OPC_EmitInteger, MVT::i32, 1, 
/*42467*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42470*/         OPC_EmitInteger, MVT::i32, 0, 
/*42473*/         OPC_EmitInteger, MVT::i32, 0, 
/*42476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42503*/       /*Scope*/ 101, /*->42605*/
/*42504*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42506*/         OPC_EmitInteger, MVT::i32, 0, 
/*42509*/         OPC_EmitInteger, MVT::i32, 0, 
/*42512*/         OPC_EmitInteger, MVT::i32, 1, 
/*42515*/         OPC_EmitInteger, MVT::i32, 0, 
/*42518*/         OPC_EmitInteger, MVT::i32, 0, 
/*42521*/         OPC_EmitInteger, MVT::i32, 0, 
/*42524*/         OPC_EmitInteger, MVT::i32, 0, 
/*42527*/         OPC_EmitInteger, MVT::i32, 0, 
/*42530*/         OPC_EmitInteger, MVT::i32, 0, 
/*42533*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42545*/         OPC_EmitInteger, MVT::i32, 0, 
/*42548*/         OPC_EmitInteger, MVT::i32, 0, 
/*42551*/         OPC_EmitInteger, MVT::i32, 0, 
/*42554*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42566*/         OPC_EmitInteger, MVT::i32, 1, 
/*42569*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42572*/         OPC_EmitInteger, MVT::i32, 0, 
/*42575*/         OPC_EmitInteger, MVT::i32, 0, 
/*42578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42605*/       /*Scope*/ 11, /*->42617*/
/*42606*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*42608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHL_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHL_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42617*/       0, /*End of Scope*/
/*42618*/     /*SwitchType*/ 49, MVT::i64,// ->42669
/*42620*/       OPC_Scope, 34, /*->42656*/ // 2 children in Scope
/*42622*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42624*/         OPC_Scope, 9, /*->42635*/ // 3 children in Scope
/*42626*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42635*/         /*Scope*/ 9, /*->42645*/
/*42636*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64_si), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64_si:i64 i64:i64:$src0, i32:i32:$src1)
/*42645*/         /*Scope*/ 9, /*->42655*/
/*42646*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64_vi), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64_vi:i64 i64:i64:$src0, i32:i32:$src1)
/*42655*/         0, /*End of Scope*/
/*42656*/       /*Scope*/ 11, /*->42668*/
/*42657*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*42659*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42668*/       0, /*End of Scope*/
/*42669*/     0, // EndSwitchType
/*42670*/   /*SwitchOpcode*/ 57|128,2/*313*/, TARGET_VAL(ISD::SRL),// ->42987
/*42674*/     OPC_RecordChild0, // #0 = $src0
/*42675*/     OPC_RecordChild1, // #1 = $src1
/*42676*/     OPC_CheckChild1Type, MVT::i32,
/*42678*/     OPC_SwitchType /*2 cases */, 125|128,1/*253*/, MVT::i32,// ->42935
/*42682*/       OPC_Scope, 34, /*->42718*/ // 4 children in Scope
/*42684*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42686*/         OPC_Scope, 9, /*->42697*/ // 3 children in Scope
/*42688*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42697*/         /*Scope*/ 9, /*->42707*/
/*42698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32_si), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*42707*/         /*Scope*/ 9, /*->42717*/
/*42708*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32_vi), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*42717*/         0, /*End of Scope*/
/*42718*/       /*Scope*/ 101, /*->42820*/
/*42719*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*42721*/         OPC_EmitInteger, MVT::i32, 0, 
/*42724*/         OPC_EmitInteger, MVT::i32, 0, 
/*42727*/         OPC_EmitInteger, MVT::i32, 1, 
/*42730*/         OPC_EmitInteger, MVT::i32, 0, 
/*42733*/         OPC_EmitInteger, MVT::i32, 0, 
/*42736*/         OPC_EmitInteger, MVT::i32, 0, 
/*42739*/         OPC_EmitInteger, MVT::i32, 0, 
/*42742*/         OPC_EmitInteger, MVT::i32, 0, 
/*42745*/         OPC_EmitInteger, MVT::i32, 0, 
/*42748*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42760*/         OPC_EmitInteger, MVT::i32, 0, 
/*42763*/         OPC_EmitInteger, MVT::i32, 0, 
/*42766*/         OPC_EmitInteger, MVT::i32, 0, 
/*42769*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42781*/         OPC_EmitInteger, MVT::i32, 1, 
/*42784*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42787*/         OPC_EmitInteger, MVT::i32, 0, 
/*42790*/         OPC_EmitInteger, MVT::i32, 0, 
/*42793*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42820*/       /*Scope*/ 101, /*->42922*/
/*42821*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42823*/         OPC_EmitInteger, MVT::i32, 0, 
/*42826*/         OPC_EmitInteger, MVT::i32, 0, 
/*42829*/         OPC_EmitInteger, MVT::i32, 1, 
/*42832*/         OPC_EmitInteger, MVT::i32, 0, 
/*42835*/         OPC_EmitInteger, MVT::i32, 0, 
/*42838*/         OPC_EmitInteger, MVT::i32, 0, 
/*42841*/         OPC_EmitInteger, MVT::i32, 0, 
/*42844*/         OPC_EmitInteger, MVT::i32, 0, 
/*42847*/         OPC_EmitInteger, MVT::i32, 0, 
/*42850*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42862*/         OPC_EmitInteger, MVT::i32, 0, 
/*42865*/         OPC_EmitInteger, MVT::i32, 0, 
/*42868*/         OPC_EmitInteger, MVT::i32, 0, 
/*42871*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42883*/         OPC_EmitInteger, MVT::i32, 1, 
/*42886*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42889*/         OPC_EmitInteger, MVT::i32, 0, 
/*42892*/         OPC_EmitInteger, MVT::i32, 0, 
/*42895*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42922*/       /*Scope*/ 11, /*->42934*/
/*42923*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*42925*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHR_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHR_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42934*/       0, /*End of Scope*/
/*42935*/     /*SwitchType*/ 49, MVT::i64,// ->42986
/*42937*/       OPC_Scope, 34, /*->42973*/ // 2 children in Scope
/*42939*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42941*/         OPC_Scope, 9, /*->42952*/ // 3 children in Scope
/*42943*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42952*/         /*Scope*/ 9, /*->42962*/
/*42953*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64_si), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64_si:i64 i64:i64:$src0, i32:i32:$src1)
/*42962*/         /*Scope*/ 9, /*->42972*/
/*42963*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64_vi), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64_vi:i64 i64:i64:$src0, i32:i32:$src1)
/*42972*/         0, /*End of Scope*/
/*42973*/       /*Scope*/ 11, /*->42985*/
/*42974*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*42976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42985*/       0, /*End of Scope*/
/*42986*/     0, // EndSwitchType
/*42987*/   /*SwitchOpcode*/ 57|128,2/*313*/, TARGET_VAL(ISD::SRA),// ->43304
/*42991*/     OPC_RecordChild0, // #0 = $src0
/*42992*/     OPC_RecordChild1, // #1 = $src1
/*42993*/     OPC_CheckChild1Type, MVT::i32,
/*42995*/     OPC_SwitchType /*2 cases */, 125|128,1/*253*/, MVT::i32,// ->43252
/*42999*/       OPC_Scope, 34, /*->43035*/ // 4 children in Scope
/*43001*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43003*/         OPC_Scope, 9, /*->43014*/ // 3 children in Scope
/*43005*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43014*/         /*Scope*/ 9, /*->43024*/
/*43015*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32_si), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*43024*/         /*Scope*/ 9, /*->43034*/
/*43025*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32_vi), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*43034*/         0, /*End of Scope*/
/*43035*/       /*Scope*/ 101, /*->43137*/
/*43036*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43038*/         OPC_EmitInteger, MVT::i32, 0, 
/*43041*/         OPC_EmitInteger, MVT::i32, 0, 
/*43044*/         OPC_EmitInteger, MVT::i32, 1, 
/*43047*/         OPC_EmitInteger, MVT::i32, 0, 
/*43050*/         OPC_EmitInteger, MVT::i32, 0, 
/*43053*/         OPC_EmitInteger, MVT::i32, 0, 
/*43056*/         OPC_EmitInteger, MVT::i32, 0, 
/*43059*/         OPC_EmitInteger, MVT::i32, 0, 
/*43062*/         OPC_EmitInteger, MVT::i32, 0, 
/*43065*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43077*/         OPC_EmitInteger, MVT::i32, 0, 
/*43080*/         OPC_EmitInteger, MVT::i32, 0, 
/*43083*/         OPC_EmitInteger, MVT::i32, 0, 
/*43086*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43098*/         OPC_EmitInteger, MVT::i32, 1, 
/*43101*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43104*/         OPC_EmitInteger, MVT::i32, 0, 
/*43107*/         OPC_EmitInteger, MVT::i32, 0, 
/*43110*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43137*/       /*Scope*/ 101, /*->43239*/
/*43138*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43140*/         OPC_EmitInteger, MVT::i32, 0, 
/*43143*/         OPC_EmitInteger, MVT::i32, 0, 
/*43146*/         OPC_EmitInteger, MVT::i32, 1, 
/*43149*/         OPC_EmitInteger, MVT::i32, 0, 
/*43152*/         OPC_EmitInteger, MVT::i32, 0, 
/*43155*/         OPC_EmitInteger, MVT::i32, 0, 
/*43158*/         OPC_EmitInteger, MVT::i32, 0, 
/*43161*/         OPC_EmitInteger, MVT::i32, 0, 
/*43164*/         OPC_EmitInteger, MVT::i32, 0, 
/*43167*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43179*/         OPC_EmitInteger, MVT::i32, 0, 
/*43182*/         OPC_EmitInteger, MVT::i32, 0, 
/*43185*/         OPC_EmitInteger, MVT::i32, 0, 
/*43188*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43200*/         OPC_EmitInteger, MVT::i32, 1, 
/*43203*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43206*/         OPC_EmitInteger, MVT::i32, 0, 
/*43209*/         OPC_EmitInteger, MVT::i32, 0, 
/*43212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43239*/       /*Scope*/ 11, /*->43251*/
/*43240*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*43242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHR_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_ASHR_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*43251*/       0, /*End of Scope*/
/*43252*/     /*SwitchType*/ 49, MVT::i64,// ->43303
/*43254*/       OPC_Scope, 34, /*->43290*/ // 2 children in Scope
/*43256*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43258*/         OPC_Scope, 9, /*->43269*/ // 3 children in Scope
/*43260*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*43269*/         /*Scope*/ 9, /*->43279*/
/*43270*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64_si), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64_si:i64 i64:i64:$src0, i32:i32:$src1)
/*43279*/         /*Scope*/ 9, /*->43289*/
/*43280*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64_vi), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64_vi:i64 i64:i64:$src0, i32:i32:$src1)
/*43289*/         0, /*End of Scope*/
/*43290*/       /*Scope*/ 11, /*->43302*/
/*43291*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*43293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHR_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*43302*/       0, /*End of Scope*/
/*43303*/     0, // EndSwitchType
/*43304*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::MUL),// ->43655
/*43308*/     OPC_RecordChild0, // #0 = $src0
/*43309*/     OPC_RecordChild1, // #1 = $src1
/*43310*/     OPC_CheckType, MVT::i32,
/*43312*/     OPC_Scope, 34, /*->43348*/ // 4 children in Scope
/*43314*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43316*/       OPC_Scope, 9, /*->43327*/ // 3 children in Scope
/*43318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43327*/       /*Scope*/ 9, /*->43337*/
/*43328*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*43337*/       /*Scope*/ 9, /*->43347*/
/*43338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32_vi), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*43347*/       0, /*End of Scope*/
/*43348*/     /*Scope*/ 101, /*->43450*/
/*43349*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43351*/       OPC_EmitInteger, MVT::i32, 0, 
/*43354*/       OPC_EmitInteger, MVT::i32, 0, 
/*43357*/       OPC_EmitInteger, MVT::i32, 1, 
/*43360*/       OPC_EmitInteger, MVT::i32, 0, 
/*43363*/       OPC_EmitInteger, MVT::i32, 0, 
/*43366*/       OPC_EmitInteger, MVT::i32, 0, 
/*43369*/       OPC_EmitInteger, MVT::i32, 0, 
/*43372*/       OPC_EmitInteger, MVT::i32, 0, 
/*43375*/       OPC_EmitInteger, MVT::i32, 0, 
/*43378*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43390*/       OPC_EmitInteger, MVT::i32, 0, 
/*43393*/       OPC_EmitInteger, MVT::i32, 0, 
/*43396*/       OPC_EmitInteger, MVT::i32, 0, 
/*43399*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43411*/       OPC_EmitInteger, MVT::i32, 1, 
/*43414*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43417*/       OPC_EmitInteger, MVT::i32, 0, 
/*43420*/       OPC_EmitInteger, MVT::i32, 0, 
/*43423*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43450*/     /*Scope*/ 101, /*->43552*/
/*43451*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*43453*/       OPC_EmitInteger, MVT::i32, 0, 
/*43456*/       OPC_EmitInteger, MVT::i32, 0, 
/*43459*/       OPC_EmitInteger, MVT::i32, 1, 
/*43462*/       OPC_EmitInteger, MVT::i32, 0, 
/*43465*/       OPC_EmitInteger, MVT::i32, 0, 
/*43468*/       OPC_EmitInteger, MVT::i32, 0, 
/*43471*/       OPC_EmitInteger, MVT::i32, 0, 
/*43474*/       OPC_EmitInteger, MVT::i32, 0, 
/*43477*/       OPC_EmitInteger, MVT::i32, 0, 
/*43480*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43492*/       OPC_EmitInteger, MVT::i32, 0, 
/*43495*/       OPC_EmitInteger, MVT::i32, 0, 
/*43498*/       OPC_EmitInteger, MVT::i32, 0, 
/*43501*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43513*/       OPC_EmitInteger, MVT::i32, 1, 
/*43516*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43519*/       OPC_EmitInteger, MVT::i32, 0, 
/*43522*/       OPC_EmitInteger, MVT::i32, 0, 
/*43525*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43552*/     /*Scope*/ 101, /*->43654*/
/*43553*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*43555*/       OPC_EmitInteger, MVT::i32, 0, 
/*43558*/       OPC_EmitInteger, MVT::i32, 0, 
/*43561*/       OPC_EmitInteger, MVT::i32, 1, 
/*43564*/       OPC_EmitInteger, MVT::i32, 0, 
/*43567*/       OPC_EmitInteger, MVT::i32, 0, 
/*43570*/       OPC_EmitInteger, MVT::i32, 0, 
/*43573*/       OPC_EmitInteger, MVT::i32, 0, 
/*43576*/       OPC_EmitInteger, MVT::i32, 0, 
/*43579*/       OPC_EmitInteger, MVT::i32, 0, 
/*43582*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43594*/       OPC_EmitInteger, MVT::i32, 0, 
/*43597*/       OPC_EmitInteger, MVT::i32, 0, 
/*43600*/       OPC_EmitInteger, MVT::i32, 0, 
/*43603*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43615*/       OPC_EmitInteger, MVT::i32, 1, 
/*43618*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43621*/       OPC_EmitInteger, MVT::i32, 0, 
/*43624*/       OPC_EmitInteger, MVT::i32, 0, 
/*43627*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43654*/     0, /*End of Scope*/
/*43655*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->43740
/*43658*/     OPC_RecordNode, // #0 = $imm
/*43659*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->43708
/*43662*/       OPC_Scope, 14, /*->43678*/ // 2 children in Scope
/*43664*/         OPC_CheckPredicate, 99, // Predicate_anonymous_1348
/*43666*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43668*/         OPC_EmitConvertToTarget, 0,
/*43670*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1348>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*43678*/       /*Scope*/ 28, /*->43707*/
/*43679*/         OPC_Scope, 12, /*->43693*/ // 2 children in Scope
/*43681*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43683*/           OPC_EmitConvertToTarget, 0,
/*43685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*43693*/         /*Scope*/ 12, /*->43706*/
/*43694*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43696*/           OPC_EmitConvertToTarget, 0,
/*43698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*43706*/         0, /*End of Scope*/
/*43707*/       0, /*End of Scope*/
/*43708*/     /*SwitchType*/ 14, MVT::i64,// ->43724
/*43710*/       OPC_CheckPredicate, 100, // Predicate_anonymous_1354
/*43712*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43714*/       OPC_EmitConvertToTarget, 0,
/*43716*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1354>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1355>>:$imm)
/*43724*/     /*SwitchType*/ 13, MVT::i1,// ->43739
/*43726*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43728*/       OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*43731*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*43739*/     0, // EndSwitchType
/*43740*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->44032
/*43744*/     OPC_RecordChild0, // #0 = $src0
/*43745*/     OPC_Scope, 25, /*->43772*/ // 13 children in Scope
/*43747*/       OPC_CheckChild0Type, MVT::f32,
/*43749*/       OPC_CheckType, MVT::i32,
/*43751*/       OPC_Scope, 5, /*->43758*/ // 2 children in Scope
/*43753*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43755*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*43758*/       /*Scope*/ 12, /*->43771*/
/*43759*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43761*/         OPC_Scope, 3, /*->43766*/ // 2 children in Scope
/*43763*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*43766*/         /*Scope*/ 3, /*->43770*/
/*43767*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*43770*/         0, /*End of Scope*/
/*43771*/       0, /*End of Scope*/
/*43772*/     /*Scope*/ 18, /*->43791*/
/*43773*/       OPC_CheckChild0Type, MVT::f64,
/*43775*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43783
/*43778*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43780*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43783*/       /*SwitchType*/ 5, MVT::v2i32,// ->43790
/*43785*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43787*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43790*/       0, // EndSwitchType
/*43791*/     /*Scope*/ 34, /*->43826*/
/*43792*/       OPC_CheckChild0Type, MVT::v2i32,
/*43794*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->43802
/*43797*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43799*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43802*/       /*SwitchType*/ 5, MVT::f64,// ->43809
/*43804*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43806*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43809*/       /*SwitchType*/ 14, MVT::v2f32,// ->43825
/*43811*/         OPC_Scope, 5, /*->43818*/ // 2 children in Scope
/*43813*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43815*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*43818*/         /*Scope*/ 5, /*->43824*/
/*43819*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43821*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*43824*/         0, /*End of Scope*/
/*43825*/       0, // EndSwitchType
/*43826*/     /*Scope*/ 27, /*->43854*/
/*43827*/       OPC_CheckChild0Type, MVT::v2f32,
/*43829*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43837
/*43832*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43834*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43837*/       /*SwitchType*/ 14, MVT::v2i32,// ->43853
/*43839*/         OPC_Scope, 5, /*->43846*/ // 2 children in Scope
/*43841*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43843*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*43846*/         /*Scope*/ 5, /*->43852*/
/*43847*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43849*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*43852*/         0, /*End of Scope*/
/*43853*/       0, // EndSwitchType
/*43854*/     /*Scope*/ 25, /*->43880*/
/*43855*/       OPC_CheckChild0Type, MVT::i32,
/*43857*/       OPC_CheckType, MVT::f32,
/*43859*/       OPC_Scope, 5, /*->43866*/ // 2 children in Scope
/*43861*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43863*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*43866*/       /*Scope*/ 12, /*->43879*/
/*43867*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43869*/         OPC_Scope, 3, /*->43874*/ // 2 children in Scope
/*43871*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*43874*/         /*Scope*/ 3, /*->43878*/
/*43875*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*43878*/         0, /*End of Scope*/
/*43879*/       0, /*End of Scope*/
/*43880*/     /*Scope*/ 25, /*->43906*/
/*43881*/       OPC_CheckChild0Type, MVT::i64,
/*43883*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->43891
/*43886*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43888*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43891*/       /*SwitchType*/ 5, MVT::v2i32,// ->43898
/*43893*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43895*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43898*/       /*SwitchType*/ 5, MVT::v2f32,// ->43905
/*43900*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43902*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43905*/       0, // EndSwitchType
/*43906*/     /*Scope*/ 18, /*->43925*/
/*43907*/       OPC_CheckChild0Type, MVT::v4f32,
/*43909*/       OPC_CheckType, MVT::v4i32,
/*43911*/       OPC_Scope, 5, /*->43918*/ // 2 children in Scope
/*43913*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43915*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43918*/       /*Scope*/ 5, /*->43924*/
/*43919*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43921*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43924*/       0, /*End of Scope*/
/*43925*/     /*Scope*/ 16, /*->43942*/
/*43926*/       OPC_CheckChild0Type, MVT::v8f32,
/*43928*/       OPC_CheckType, MVT::v8i32,
/*43930*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43932*/       OPC_Scope, 3, /*->43937*/ // 2 children in Scope
/*43934*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43937*/       /*Scope*/ 3, /*->43941*/
/*43938*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43941*/       0, /*End of Scope*/
/*43942*/     /*Scope*/ 16, /*->43959*/
/*43943*/       OPC_CheckChild0Type, MVT::v32i8,
/*43945*/       OPC_CheckType, MVT::v8i32,
/*43947*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43949*/       OPC_Scope, 3, /*->43954*/ // 2 children in Scope
/*43951*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43954*/       /*Scope*/ 3, /*->43958*/
/*43955*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43958*/       0, /*End of Scope*/
/*43959*/     /*Scope*/ 32, /*->43992*/
/*43960*/       OPC_CheckChild0Type, MVT::v8i32,
/*43962*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43977
/*43965*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43967*/         OPC_Scope, 3, /*->43972*/ // 2 children in Scope
/*43969*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43972*/         /*Scope*/ 3, /*->43976*/
/*43973*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43976*/         0, /*End of Scope*/
/*43977*/       /*SwitchType*/ 12, MVT::v8f32,// ->43991
/*43979*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43981*/         OPC_Scope, 3, /*->43986*/ // 2 children in Scope
/*43983*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43986*/         /*Scope*/ 3, /*->43990*/
/*43987*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43990*/         0, /*End of Scope*/
/*43991*/       0, // EndSwitchType
/*43992*/     /*Scope*/ 9, /*->44002*/
/*43993*/       OPC_CheckChild0Type, MVT::v16f32,
/*43995*/       OPC_CheckType, MVT::v16i32,
/*43997*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43999*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*44002*/     /*Scope*/ 18, /*->44021*/
/*44003*/       OPC_CheckChild0Type, MVT::v4i32,
/*44005*/       OPC_CheckType, MVT::v4f32,
/*44007*/       OPC_Scope, 5, /*->44014*/ // 2 children in Scope
/*44009*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44011*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*44014*/       /*Scope*/ 5, /*->44020*/
/*44015*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44017*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*44020*/       0, /*End of Scope*/
/*44021*/     /*Scope*/ 9, /*->44031*/
/*44022*/       OPC_CheckChild0Type, MVT::v16i32,
/*44024*/       OPC_CheckType, MVT::v16f32,
/*44026*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44028*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*44031*/     0, /*End of Scope*/
/*44032*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->44043
/*44035*/     OPC_RecordChild0, // #0 = $addr
/*44036*/     OPC_CheckType, MVT::i32,
/*44038*/     OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44040*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*44043*/   /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::AND),// ->44252
/*44047*/     OPC_RecordChild0, // #0 = $src0
/*44048*/     OPC_RecordChild1, // #1 = $src1
/*44049*/     OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::i32,// ->44202
/*44053*/       OPC_Scope, 101, /*->44156*/ // 2 children in Scope
/*44055*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44057*/         OPC_EmitInteger, MVT::i32, 0, 
/*44060*/         OPC_EmitInteger, MVT::i32, 0, 
/*44063*/         OPC_EmitInteger, MVT::i32, 1, 
/*44066*/         OPC_EmitInteger, MVT::i32, 0, 
/*44069*/         OPC_EmitInteger, MVT::i32, 0, 
/*44072*/         OPC_EmitInteger, MVT::i32, 0, 
/*44075*/         OPC_EmitInteger, MVT::i32, 0, 
/*44078*/         OPC_EmitInteger, MVT::i32, 0, 
/*44081*/         OPC_EmitInteger, MVT::i32, 0, 
/*44084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44096*/         OPC_EmitInteger, MVT::i32, 0, 
/*44099*/         OPC_EmitInteger, MVT::i32, 0, 
/*44102*/         OPC_EmitInteger, MVT::i32, 0, 
/*44105*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44117*/         OPC_EmitInteger, MVT::i32, 1, 
/*44120*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44123*/         OPC_EmitInteger, MVT::i32, 0, 
/*44126*/         OPC_EmitInteger, MVT::i32, 0, 
/*44129*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44156*/       /*Scope*/ 44, /*->44201*/
/*44157*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44159*/         OPC_Scope, 9, /*->44170*/ // 4 children in Scope
/*44161*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*44170*/         /*Scope*/ 9, /*->44180*/
/*44171*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32_si), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*44180*/         /*Scope*/ 9, /*->44190*/
/*44181*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32_vi), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*44190*/         /*Scope*/ 9, /*->44200*/
/*44191*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                    // Dst: (V_AND_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*44200*/         0, /*End of Scope*/
/*44201*/       0, /*End of Scope*/
/*44202*/     /*SwitchType*/ 34, MVT::i64,// ->44238
/*44204*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44206*/       OPC_Scope, 9, /*->44217*/ // 3 children in Scope
/*44208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*44217*/       /*Scope*/ 9, /*->44227*/
/*44218*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64_si), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64_si:i64 i64:i64:$src0, i64:i64:$src1)
/*44227*/       /*Scope*/ 9, /*->44237*/
/*44228*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64_vi), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64_vi:i64 i64:i64:$src0, i64:i64:$src1)
/*44237*/       0, /*End of Scope*/
/*44238*/     /*SwitchType*/ 11, MVT::i1,// ->44251
/*44240*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44242*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                    1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*44251*/     0, // EndSwitchType
/*44252*/   /*SwitchOpcode*/ 35|128,1/*163*/, TARGET_VAL(ISD::SUB),// ->44419
/*44256*/     OPC_RecordChild0, // #0 = $src0
/*44257*/     OPC_RecordChild1, // #1 = $src1
/*44258*/     OPC_CheckType, MVT::i32,
/*44260*/     OPC_Scope, 101, /*->44363*/ // 2 children in Scope
/*44262*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44264*/       OPC_EmitInteger, MVT::i32, 0, 
/*44267*/       OPC_EmitInteger, MVT::i32, 0, 
/*44270*/       OPC_EmitInteger, MVT::i32, 1, 
/*44273*/       OPC_EmitInteger, MVT::i32, 0, 
/*44276*/       OPC_EmitInteger, MVT::i32, 0, 
/*44279*/       OPC_EmitInteger, MVT::i32, 0, 
/*44282*/       OPC_EmitInteger, MVT::i32, 0, 
/*44285*/       OPC_EmitInteger, MVT::i32, 0, 
/*44288*/       OPC_EmitInteger, MVT::i32, 0, 
/*44291*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44303*/       OPC_EmitInteger, MVT::i32, 0, 
/*44306*/       OPC_EmitInteger, MVT::i32, 0, 
/*44309*/       OPC_EmitInteger, MVT::i32, 0, 
/*44312*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44324*/       OPC_EmitInteger, MVT::i32, 1, 
/*44327*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44330*/       OPC_EmitInteger, MVT::i32, 0, 
/*44333*/       OPC_EmitInteger, MVT::i32, 0, 
/*44336*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44363*/     /*Scope*/ 54, /*->44418*/
/*44364*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44366*/       OPC_Scope, 9, /*->44377*/ // 5 children in Scope
/*44368*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*44377*/       /*Scope*/ 9, /*->44387*/
/*44378*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32_si:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*44387*/       /*Scope*/ 9, /*->44397*/
/*44388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32_vi), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32_vi:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*44397*/       /*Scope*/ 9, /*->44407*/
/*44398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_SUB_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*44407*/       /*Scope*/ 9, /*->44417*/
/*44408*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_I32_e64_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_SUB_I32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*44417*/       0, /*End of Scope*/
/*44418*/     0, /*End of Scope*/
/*44419*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(AMDGPUISD::SMAX),// ->44576
/*44423*/     OPC_RecordChild0, // #0 = $src0
/*44424*/     OPC_RecordChild1, // #1 = $src1
/*44425*/     OPC_CheckType, MVT::i32,
/*44427*/     OPC_Scope, 101, /*->44530*/ // 2 children in Scope
/*44429*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44431*/       OPC_EmitInteger, MVT::i32, 0, 
/*44434*/       OPC_EmitInteger, MVT::i32, 0, 
/*44437*/       OPC_EmitInteger, MVT::i32, 1, 
/*44440*/       OPC_EmitInteger, MVT::i32, 0, 
/*44443*/       OPC_EmitInteger, MVT::i32, 0, 
/*44446*/       OPC_EmitInteger, MVT::i32, 0, 
/*44449*/       OPC_EmitInteger, MVT::i32, 0, 
/*44452*/       OPC_EmitInteger, MVT::i32, 0, 
/*44455*/       OPC_EmitInteger, MVT::i32, 0, 
/*44458*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44470*/       OPC_EmitInteger, MVT::i32, 0, 
/*44473*/       OPC_EmitInteger, MVT::i32, 0, 
/*44476*/       OPC_EmitInteger, MVT::i32, 0, 
/*44479*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44491*/       OPC_EmitInteger, MVT::i32, 1, 
/*44494*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44497*/       OPC_EmitInteger, MVT::i32, 0, 
/*44500*/       OPC_EmitInteger, MVT::i32, 0, 
/*44503*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44530*/     /*Scope*/ 44, /*->44575*/
/*44531*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44533*/       OPC_Scope, 9, /*->44544*/ // 4 children in Scope
/*44535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44544*/       /*Scope*/ 9, /*->44554*/
/*44545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*44554*/       /*Scope*/ 9, /*->44564*/
/*44555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32_vi), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*44564*/       /*Scope*/ 9, /*->44574*/
/*44565*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MAX_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*44574*/       0, /*End of Scope*/
/*44575*/     0, /*End of Scope*/
/*44576*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(AMDGPUISD::SMIN),// ->44733
/*44580*/     OPC_RecordChild0, // #0 = $src0
/*44581*/     OPC_RecordChild1, // #1 = $src1
/*44582*/     OPC_CheckType, MVT::i32,
/*44584*/     OPC_Scope, 101, /*->44687*/ // 2 children in Scope
/*44586*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44588*/       OPC_EmitInteger, MVT::i32, 0, 
/*44591*/       OPC_EmitInteger, MVT::i32, 0, 
/*44594*/       OPC_EmitInteger, MVT::i32, 1, 
/*44597*/       OPC_EmitInteger, MVT::i32, 0, 
/*44600*/       OPC_EmitInteger, MVT::i32, 0, 
/*44603*/       OPC_EmitInteger, MVT::i32, 0, 
/*44606*/       OPC_EmitInteger, MVT::i32, 0, 
/*44609*/       OPC_EmitInteger, MVT::i32, 0, 
/*44612*/       OPC_EmitInteger, MVT::i32, 0, 
/*44615*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44627*/       OPC_EmitInteger, MVT::i32, 0, 
/*44630*/       OPC_EmitInteger, MVT::i32, 0, 
/*44633*/       OPC_EmitInteger, MVT::i32, 0, 
/*44636*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44648*/       OPC_EmitInteger, MVT::i32, 1, 
/*44651*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44654*/       OPC_EmitInteger, MVT::i32, 0, 
/*44657*/       OPC_EmitInteger, MVT::i32, 0, 
/*44660*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44687*/     /*Scope*/ 44, /*->44732*/
/*44688*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44690*/       OPC_Scope, 9, /*->44701*/ // 4 children in Scope
/*44692*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44701*/       /*Scope*/ 9, /*->44711*/
/*44702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*44711*/       /*Scope*/ 9, /*->44721*/
/*44712*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32_vi), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*44721*/       /*Scope*/ 9, /*->44731*/
/*44722*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MIN_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*44731*/       0, /*End of Scope*/
/*44732*/     0, /*End of Scope*/
/*44733*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(AMDGPUISD::UMAX),// ->44890
/*44737*/     OPC_RecordChild0, // #0 = $src0
/*44738*/     OPC_RecordChild1, // #1 = $src1
/*44739*/     OPC_CheckType, MVT::i32,
/*44741*/     OPC_Scope, 101, /*->44844*/ // 2 children in Scope
/*44743*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44745*/       OPC_EmitInteger, MVT::i32, 0, 
/*44748*/       OPC_EmitInteger, MVT::i32, 0, 
/*44751*/       OPC_EmitInteger, MVT::i32, 1, 
/*44754*/       OPC_EmitInteger, MVT::i32, 0, 
/*44757*/       OPC_EmitInteger, MVT::i32, 0, 
/*44760*/       OPC_EmitInteger, MVT::i32, 0, 
/*44763*/       OPC_EmitInteger, MVT::i32, 0, 
/*44766*/       OPC_EmitInteger, MVT::i32, 0, 
/*44769*/       OPC_EmitInteger, MVT::i32, 0, 
/*44772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44784*/       OPC_EmitInteger, MVT::i32, 0, 
/*44787*/       OPC_EmitInteger, MVT::i32, 0, 
/*44790*/       OPC_EmitInteger, MVT::i32, 0, 
/*44793*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44805*/       OPC_EmitInteger, MVT::i32, 1, 
/*44808*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44811*/       OPC_EmitInteger, MVT::i32, 0, 
/*44814*/       OPC_EmitInteger, MVT::i32, 0, 
/*44817*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44844*/     /*Scope*/ 44, /*->44889*/
/*44845*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44847*/       OPC_Scope, 9, /*->44858*/ // 4 children in Scope
/*44849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44858*/       /*Scope*/ 9, /*->44868*/
/*44859*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_U32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*44868*/       /*Scope*/ 9, /*->44878*/
/*44869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32_vi), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_U32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*44878*/       /*Scope*/ 9, /*->44888*/
/*44879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_U32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MAX_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*44888*/       0, /*End of Scope*/
/*44889*/     0, /*End of Scope*/
/*44890*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(AMDGPUISD::UMIN),// ->45047
/*44894*/     OPC_RecordChild0, // #0 = $src0
/*44895*/     OPC_RecordChild1, // #1 = $src1
/*44896*/     OPC_CheckType, MVT::i32,
/*44898*/     OPC_Scope, 101, /*->45001*/ // 2 children in Scope
/*44900*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44902*/       OPC_EmitInteger, MVT::i32, 0, 
/*44905*/       OPC_EmitInteger, MVT::i32, 0, 
/*44908*/       OPC_EmitInteger, MVT::i32, 1, 
/*44911*/       OPC_EmitInteger, MVT::i32, 0, 
/*44914*/       OPC_EmitInteger, MVT::i32, 0, 
/*44917*/       OPC_EmitInteger, MVT::i32, 0, 
/*44920*/       OPC_EmitInteger, MVT::i32, 0, 
/*44923*/       OPC_EmitInteger, MVT::i32, 0, 
/*44926*/       OPC_EmitInteger, MVT::i32, 0, 
/*44929*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44941*/       OPC_EmitInteger, MVT::i32, 0, 
/*44944*/       OPC_EmitInteger, MVT::i32, 0, 
/*44947*/       OPC_EmitInteger, MVT::i32, 0, 
/*44950*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44962*/       OPC_EmitInteger, MVT::i32, 1, 
/*44965*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44968*/       OPC_EmitInteger, MVT::i32, 0, 
/*44971*/       OPC_EmitInteger, MVT::i32, 0, 
/*44974*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45001*/     /*Scope*/ 44, /*->45046*/
/*45002*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45004*/       OPC_Scope, 9, /*->45015*/ // 4 children in Scope
/*45006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*45015*/       /*Scope*/ 9, /*->45025*/
/*45016*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32_si:i32 i32:i32:$src0, i32:i32:$src1)
/*45025*/       /*Scope*/ 9, /*->45035*/
/*45026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32_vi), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32_vi:i32 i32:i32:$src0, i32:i32:$src1)
/*45035*/       /*Scope*/ 9, /*->45045*/
/*45036*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_U32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MIN_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*45045*/       0, /*End of Scope*/
/*45046*/     0, /*End of Scope*/
/*45047*/   /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::FP_TO_SINT),// ->45300
/*45051*/     OPC_RecordChild0, // #0 = $src0
/*45052*/     OPC_CheckType, MVT::i32,
/*45054*/     OPC_Scope, 95|128,1/*223*/, /*->45280*/ // 2 children in Scope
/*45057*/       OPC_CheckChild0Type, MVT::f32,
/*45059*/       OPC_Scope, 67, /*->45128*/ // 3 children in Scope
/*45061*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45063*/         OPC_EmitInteger, MVT::i32, 1, 
/*45066*/         OPC_EmitInteger, MVT::i32, 0, 
/*45069*/         OPC_EmitInteger, MVT::i32, 0, 
/*45072*/         OPC_EmitInteger, MVT::i32, 0, 
/*45075*/         OPC_EmitInteger, MVT::i32, 0, 
/*45078*/         OPC_EmitInteger, MVT::i32, 0, 
/*45081*/         OPC_EmitInteger, MVT::i32, 0, 
/*45084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45096*/         OPC_EmitInteger, MVT::i32, 1, 
/*45099*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45102*/         OPC_EmitInteger, MVT::i32, 0, 
/*45105*/         OPC_EmitInteger, MVT::i32, 0, 
/*45108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*45128*/       /*Scope*/ 4|128,1/*132*/, /*->45262*/
/*45130*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45132*/         OPC_EmitInteger, MVT::i32, 1, 
/*45135*/         OPC_EmitInteger, MVT::i32, 0, 
/*45138*/         OPC_EmitInteger, MVT::i32, 0, 
/*45141*/         OPC_EmitInteger, MVT::i32, 0, 
/*45144*/         OPC_EmitInteger, MVT::i32, 1, 
/*45147*/         OPC_EmitInteger, MVT::i32, 0, 
/*45150*/         OPC_EmitInteger, MVT::i32, 0, 
/*45153*/         OPC_EmitInteger, MVT::i32, 0, 
/*45156*/         OPC_EmitInteger, MVT::i32, 0, 
/*45159*/         OPC_EmitInteger, MVT::i32, 0, 
/*45162*/         OPC_EmitInteger, MVT::i32, 0, 
/*45165*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45177*/         OPC_EmitInteger, MVT::i32, 1, 
/*45180*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45183*/         OPC_EmitInteger, MVT::i32, 0, 
/*45186*/         OPC_EmitInteger, MVT::i32, 0, 
/*45189*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*45209*/         OPC_EmitInteger, MVT::i32, 0, 
/*45212*/         OPC_EmitInteger, MVT::i32, 0, 
/*45215*/         OPC_EmitInteger, MVT::i32, 0, 
/*45218*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45230*/         OPC_EmitInteger, MVT::i32, 1, 
/*45233*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45236*/         OPC_EmitInteger, MVT::i32, 0, 
/*45239*/         OPC_EmitInteger, MVT::i32, 0, 
/*45242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*45262*/       /*Scope*/ 16, /*->45279*/
/*45263*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45265*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45268*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45279*/       0, /*End of Scope*/
/*45280*/     /*Scope*/ 18, /*->45299*/
/*45281*/       OPC_CheckChild0Type, MVT::f64,
/*45283*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45285*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45288*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45299*/     0, /*End of Scope*/
/*45300*/   /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::FP_TO_UINT),// ->45553
/*45304*/     OPC_RecordChild0, // #0 = $src0
/*45305*/     OPC_CheckType, MVT::i32,
/*45307*/     OPC_Scope, 95|128,1/*223*/, /*->45533*/ // 2 children in Scope
/*45310*/       OPC_CheckChild0Type, MVT::f32,
/*45312*/       OPC_Scope, 67, /*->45381*/ // 3 children in Scope
/*45314*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45316*/         OPC_EmitInteger, MVT::i32, 1, 
/*45319*/         OPC_EmitInteger, MVT::i32, 0, 
/*45322*/         OPC_EmitInteger, MVT::i32, 0, 
/*45325*/         OPC_EmitInteger, MVT::i32, 0, 
/*45328*/         OPC_EmitInteger, MVT::i32, 0, 
/*45331*/         OPC_EmitInteger, MVT::i32, 0, 
/*45334*/         OPC_EmitInteger, MVT::i32, 0, 
/*45337*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45349*/         OPC_EmitInteger, MVT::i32, 1, 
/*45352*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45355*/         OPC_EmitInteger, MVT::i32, 0, 
/*45358*/         OPC_EmitInteger, MVT::i32, 0, 
/*45361*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*45381*/       /*Scope*/ 4|128,1/*132*/, /*->45515*/
/*45383*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45385*/         OPC_EmitInteger, MVT::i32, 1, 
/*45388*/         OPC_EmitInteger, MVT::i32, 0, 
/*45391*/         OPC_EmitInteger, MVT::i32, 0, 
/*45394*/         OPC_EmitInteger, MVT::i32, 0, 
/*45397*/         OPC_EmitInteger, MVT::i32, 1, 
/*45400*/         OPC_EmitInteger, MVT::i32, 0, 
/*45403*/         OPC_EmitInteger, MVT::i32, 0, 
/*45406*/         OPC_EmitInteger, MVT::i32, 0, 
/*45409*/         OPC_EmitInteger, MVT::i32, 0, 
/*45412*/         OPC_EmitInteger, MVT::i32, 0, 
/*45415*/         OPC_EmitInteger, MVT::i32, 0, 
/*45418*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45430*/         OPC_EmitInteger, MVT::i32, 1, 
/*45433*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45436*/         OPC_EmitInteger, MVT::i32, 0, 
/*45439*/         OPC_EmitInteger, MVT::i32, 0, 
/*45442*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*45462*/         OPC_EmitInteger, MVT::i32, 0, 
/*45465*/         OPC_EmitInteger, MVT::i32, 0, 
/*45468*/         OPC_EmitInteger, MVT::i32, 0, 
/*45471*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45483*/         OPC_EmitInteger, MVT::i32, 1, 
/*45486*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45489*/         OPC_EmitInteger, MVT::i32, 0, 
/*45492*/         OPC_EmitInteger, MVT::i32, 0, 
/*45495*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*45515*/       /*Scope*/ 16, /*->45532*/
/*45516*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45518*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45521*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45532*/       0, /*End of Scope*/
/*45533*/     /*Scope*/ 18, /*->45552*/
/*45534*/       OPC_CheckChild0Type, MVT::f64,
/*45536*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45538*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45541*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45552*/     0, /*End of Scope*/
/*45553*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->45881
/*45557*/     OPC_RecordChild0, // #0 = $src0
/*45558*/     OPC_RecordChild1, // #1 = $src1
/*45559*/     OPC_CheckType, MVT::i32,
/*45561*/     OPC_Scope, 101, /*->45664*/ // 4 children in Scope
/*45563*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45565*/       OPC_EmitInteger, MVT::i32, 0, 
/*45568*/       OPC_EmitInteger, MVT::i32, 0, 
/*45571*/       OPC_EmitInteger, MVT::i32, 1, 
/*45574*/       OPC_EmitInteger, MVT::i32, 0, 
/*45577*/       OPC_EmitInteger, MVT::i32, 0, 
/*45580*/       OPC_EmitInteger, MVT::i32, 0, 
/*45583*/       OPC_EmitInteger, MVT::i32, 0, 
/*45586*/       OPC_EmitInteger, MVT::i32, 0, 
/*45589*/       OPC_EmitInteger, MVT::i32, 0, 
/*45592*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45604*/       OPC_EmitInteger, MVT::i32, 0, 
/*45607*/       OPC_EmitInteger, MVT::i32, 0, 
/*45610*/       OPC_EmitInteger, MVT::i32, 0, 
/*45613*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45625*/       OPC_EmitInteger, MVT::i32, 1, 
/*45628*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45631*/       OPC_EmitInteger, MVT::i32, 0, 
/*45634*/       OPC_EmitInteger, MVT::i32, 0, 
/*45637*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45664*/     /*Scope*/ 101, /*->45766*/
/*45665*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*45667*/       OPC_EmitInteger, MVT::i32, 0, 
/*45670*/       OPC_EmitInteger, MVT::i32, 0, 
/*45673*/       OPC_EmitInteger, MVT::i32, 1, 
/*45676*/       OPC_EmitInteger, MVT::i32, 0, 
/*45679*/       OPC_EmitInteger, MVT::i32, 0, 
/*45682*/       OPC_EmitInteger, MVT::i32, 0, 
/*45685*/       OPC_EmitInteger, MVT::i32, 0, 
/*45688*/       OPC_EmitInteger, MVT::i32, 0, 
/*45691*/       OPC_EmitInteger, MVT::i32, 0, 
/*45694*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45706*/       OPC_EmitInteger, MVT::i32, 0, 
/*45709*/       OPC_EmitInteger, MVT::i32, 0, 
/*45712*/       OPC_EmitInteger, MVT::i32, 0, 
/*45715*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45727*/       OPC_EmitInteger, MVT::i32, 1, 
/*45730*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45733*/       OPC_EmitInteger, MVT::i32, 0, 
/*45736*/       OPC_EmitInteger, MVT::i32, 0, 
/*45739*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45766*/     /*Scope*/ 101, /*->45868*/
/*45767*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*45769*/       OPC_EmitInteger, MVT::i32, 0, 
/*45772*/       OPC_EmitInteger, MVT::i32, 0, 
/*45775*/       OPC_EmitInteger, MVT::i32, 1, 
/*45778*/       OPC_EmitInteger, MVT::i32, 0, 
/*45781*/       OPC_EmitInteger, MVT::i32, 0, 
/*45784*/       OPC_EmitInteger, MVT::i32, 0, 
/*45787*/       OPC_EmitInteger, MVT::i32, 0, 
/*45790*/       OPC_EmitInteger, MVT::i32, 0, 
/*45793*/       OPC_EmitInteger, MVT::i32, 0, 
/*45796*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45808*/       OPC_EmitInteger, MVT::i32, 0, 
/*45811*/       OPC_EmitInteger, MVT::i32, 0, 
/*45814*/       OPC_EmitInteger, MVT::i32, 0, 
/*45817*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45829*/       OPC_EmitInteger, MVT::i32, 1, 
/*45832*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45835*/       OPC_EmitInteger, MVT::i32, 0, 
/*45838*/       OPC_EmitInteger, MVT::i32, 0, 
/*45841*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45868*/     /*Scope*/ 11, /*->45880*/
/*45869*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45871*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*45880*/     0, /*End of Scope*/
/*45881*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->46209
/*45885*/     OPC_RecordChild0, // #0 = $src0
/*45886*/     OPC_RecordChild1, // #1 = $src1
/*45887*/     OPC_CheckType, MVT::i32,
/*45889*/     OPC_Scope, 101, /*->45992*/ // 4 children in Scope
/*45891*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45893*/       OPC_EmitInteger, MVT::i32, 0, 
/*45896*/       OPC_EmitInteger, MVT::i32, 0, 
/*45899*/       OPC_EmitInteger, MVT::i32, 1, 
/*45902*/       OPC_EmitInteger, MVT::i32, 0, 
/*45905*/       OPC_EmitInteger, MVT::i32, 0, 
/*45908*/       OPC_EmitInteger, MVT::i32, 0, 
/*45911*/       OPC_EmitInteger, MVT::i32, 0, 
/*45914*/       OPC_EmitInteger, MVT::i32, 0, 
/*45917*/       OPC_EmitInteger, MVT::i32, 0, 
/*45920*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45932*/       OPC_EmitInteger, MVT::i32, 0, 
/*45935*/       OPC_EmitInteger, MVT::i32, 0, 
/*45938*/       OPC_EmitInteger, MVT::i32, 0, 
/*45941*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45953*/       OPC_EmitInteger, MVT::i32, 1, 
/*45956*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45959*/       OPC_EmitInteger, MVT::i32, 0, 
/*45962*/       OPC_EmitInteger, MVT::i32, 0, 
/*45965*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45992*/     /*Scope*/ 101, /*->46094*/
/*45993*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*45995*/       OPC_EmitInteger, MVT::i32, 0, 
/*45998*/       OPC_EmitInteger, MVT::i32, 0, 
/*46001*/       OPC_EmitInteger, MVT::i32, 1, 
/*46004*/       OPC_EmitInteger, MVT::i32, 0, 
/*46007*/       OPC_EmitInteger, MVT::i32, 0, 
/*46010*/       OPC_EmitInteger, MVT::i32, 0, 
/*46013*/       OPC_EmitInteger, MVT::i32, 0, 
/*46016*/       OPC_EmitInteger, MVT::i32, 0, 
/*46019*/       OPC_EmitInteger, MVT::i32, 0, 
/*46022*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46034*/       OPC_EmitInteger, MVT::i32, 0, 
/*46037*/       OPC_EmitInteger, MVT::i32, 0, 
/*46040*/       OPC_EmitInteger, MVT::i32, 0, 
/*46043*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46055*/       OPC_EmitInteger, MVT::i32, 1, 
/*46058*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46061*/       OPC_EmitInteger, MVT::i32, 0, 
/*46064*/       OPC_EmitInteger, MVT::i32, 0, 
/*46067*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*46094*/     /*Scope*/ 101, /*->46196*/
/*46095*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*46097*/       OPC_EmitInteger, MVT::i32, 0, 
/*46100*/       OPC_EmitInteger, MVT::i32, 0, 
/*46103*/       OPC_EmitInteger, MVT::i32, 1, 
/*46106*/       OPC_EmitInteger, MVT::i32, 0, 
/*46109*/       OPC_EmitInteger, MVT::i32, 0, 
/*46112*/       OPC_EmitInteger, MVT::i32, 0, 
/*46115*/       OPC_EmitInteger, MVT::i32, 0, 
/*46118*/       OPC_EmitInteger, MVT::i32, 0, 
/*46121*/       OPC_EmitInteger, MVT::i32, 0, 
/*46124*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46136*/       OPC_EmitInteger, MVT::i32, 0, 
/*46139*/       OPC_EmitInteger, MVT::i32, 0, 
/*46142*/       OPC_EmitInteger, MVT::i32, 0, 
/*46145*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46157*/       OPC_EmitInteger, MVT::i32, 1, 
/*46160*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46163*/       OPC_EmitInteger, MVT::i32, 0, 
/*46166*/       OPC_EmitInteger, MVT::i32, 0, 
/*46169*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*46196*/     /*Scope*/ 11, /*->46208*/
/*46197*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46199*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*46208*/     0, /*End of Scope*/
/*46209*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->46710
/*46213*/     OPC_RecordChild0, // #0 = $src0
/*46214*/     OPC_CheckType, MVT::i32,
/*46216*/     OPC_Scope, 67, /*->46285*/ // 4 children in Scope
/*46218*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*46220*/       OPC_EmitInteger, MVT::i32, 1, 
/*46223*/       OPC_EmitInteger, MVT::i32, 0, 
/*46226*/       OPC_EmitInteger, MVT::i32, 0, 
/*46229*/       OPC_EmitInteger, MVT::i32, 0, 
/*46232*/       OPC_EmitInteger, MVT::i32, 0, 
/*46235*/       OPC_EmitInteger, MVT::i32, 0, 
/*46238*/       OPC_EmitInteger, MVT::i32, 0, 
/*46241*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46253*/       OPC_EmitInteger, MVT::i32, 1, 
/*46256*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46259*/       OPC_EmitInteger, MVT::i32, 0, 
/*46262*/       OPC_EmitInteger, MVT::i32, 0, 
/*46265*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*46285*/     /*Scope*/ 67, /*->46353*/
/*46286*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*46288*/       OPC_EmitInteger, MVT::i32, 1, 
/*46291*/       OPC_EmitInteger, MVT::i32, 0, 
/*46294*/       OPC_EmitInteger, MVT::i32, 0, 
/*46297*/       OPC_EmitInteger, MVT::i32, 0, 
/*46300*/       OPC_EmitInteger, MVT::i32, 0, 
/*46303*/       OPC_EmitInteger, MVT::i32, 0, 
/*46306*/       OPC_EmitInteger, MVT::i32, 0, 
/*46309*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46321*/       OPC_EmitInteger, MVT::i32, 1, 
/*46324*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46327*/       OPC_EmitInteger, MVT::i32, 0, 
/*46330*/       OPC_EmitInteger, MVT::i32, 0, 
/*46333*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*46353*/     /*Scope*/ 42, /*->46396*/
/*46354*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46356*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*46363*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*46371*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*46379*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*46388*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*46396*/     /*Scope*/ 55|128,2/*311*/, /*->46709*/
/*46398*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*46400*/       OPC_EmitInteger, MVT::i32, 1, 
/*46403*/       OPC_EmitInteger, MVT::i32, 0, 
/*46406*/       OPC_EmitInteger, MVT::i32, 0, 
/*46409*/       OPC_EmitInteger, MVT::i32, 0, 
/*46412*/       OPC_EmitInteger, MVT::i32, 0, 
/*46415*/       OPC_EmitInteger, MVT::i32, 0, 
/*46418*/       OPC_EmitInteger, MVT::i32, 1, 
/*46421*/       OPC_EmitInteger, MVT::i32, 0, 
/*46424*/       OPC_EmitInteger, MVT::i32, 0, 
/*46427*/       OPC_EmitInteger, MVT::i32, 0, 
/*46430*/       OPC_EmitInteger, MVT::i32, 1, 
/*46433*/       OPC_EmitInteger, MVT::i32, 0, 
/*46436*/       OPC_EmitInteger, MVT::i32, 0, 
/*46439*/       OPC_EmitInteger, MVT::i32, 0, 
/*46442*/       OPC_EmitInteger, MVT::i32, 1, 
/*46445*/       OPC_EmitInteger, MVT::i32, 0, 
/*46448*/       OPC_EmitInteger, MVT::i32, 0, 
/*46451*/       OPC_EmitInteger, MVT::i32, 0, 
/*46454*/       OPC_EmitInteger, MVT::i32, 0, 
/*46457*/       OPC_EmitInteger, MVT::i32, 0, 
/*46460*/       OPC_EmitInteger, MVT::i32, 0, 
/*46463*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46475*/       OPC_EmitInteger, MVT::i32, 1, 
/*46478*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46481*/       OPC_EmitInteger, MVT::i32, 0, 
/*46484*/       OPC_EmitInteger, MVT::i32, 0, 
/*46487*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*46507*/       OPC_EmitInteger, MVT::i32, 0, 
/*46510*/       OPC_EmitInteger, MVT::i32, 0, 
/*46513*/       OPC_EmitInteger, MVT::i32, 0, 
/*46516*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46528*/       OPC_EmitInteger, MVT::i32, 1, 
/*46531*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46534*/       OPC_EmitInteger, MVT::i32, 0, 
/*46537*/       OPC_EmitInteger, MVT::i32, 0, 
/*46540*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*46560*/       OPC_EmitInteger, MVT::i32, 0, 
/*46563*/       OPC_EmitInteger, MVT::i32, 0, 
/*46566*/       OPC_EmitInteger, MVT::i32, 0, 
/*46569*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46581*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*46588*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*46596*/       OPC_EmitInteger, MVT::i32, 0, 
/*46599*/       OPC_EmitInteger, MVT::i32, 0, 
/*46602*/       OPC_EmitInteger, MVT::i32, 0, 
/*46605*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46617*/       OPC_EmitInteger, MVT::i32, 1, 
/*46620*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46623*/       OPC_EmitInteger, MVT::i32, 0, 
/*46626*/       OPC_EmitInteger, MVT::i32, 0, 
/*46629*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*46656*/       OPC_EmitInteger, MVT::i32, 0, 
/*46659*/       OPC_EmitInteger, MVT::i32, 0, 
/*46662*/       OPC_EmitInteger, MVT::i32, 0, 
/*46665*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46677*/       OPC_EmitInteger, MVT::i32, 1, 
/*46680*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46683*/       OPC_EmitInteger, MVT::i32, 0, 
/*46686*/       OPC_EmitInteger, MVT::i32, 0, 
/*46689*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*46709*/     0, /*End of Scope*/
/*46710*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->47038
/*46714*/     OPC_RecordChild0, // #0 = $src0
/*46715*/     OPC_RecordChild1, // #1 = $src1
/*46716*/     OPC_CheckType, MVT::i32,
/*46718*/     OPC_Scope, 101, /*->46821*/ // 4 children in Scope
/*46720*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*46722*/       OPC_EmitInteger, MVT::i32, 0, 
/*46725*/       OPC_EmitInteger, MVT::i32, 0, 
/*46728*/       OPC_EmitInteger, MVT::i32, 1, 
/*46731*/       OPC_EmitInteger, MVT::i32, 0, 
/*46734*/       OPC_EmitInteger, MVT::i32, 0, 
/*46737*/       OPC_EmitInteger, MVT::i32, 0, 
/*46740*/       OPC_EmitInteger, MVT::i32, 0, 
/*46743*/       OPC_EmitInteger, MVT::i32, 0, 
/*46746*/       OPC_EmitInteger, MVT::i32, 0, 
/*46749*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46761*/       OPC_EmitInteger, MVT::i32, 0, 
/*46764*/       OPC_EmitInteger, MVT::i32, 0, 
/*46767*/       OPC_EmitInteger, MVT::i32, 0, 
/*46770*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46782*/       OPC_EmitInteger, MVT::i32, 1, 
/*46785*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46788*/       OPC_EmitInteger, MVT::i32, 0, 
/*46791*/       OPC_EmitInteger, MVT::i32, 0, 
/*46794*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46821*/     /*Scope*/ 101, /*->46923*/
/*46822*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*46824*/       OPC_EmitInteger, MVT::i32, 0, 
/*46827*/       OPC_EmitInteger, MVT::i32, 0, 
/*46830*/       OPC_EmitInteger, MVT::i32, 1, 
/*46833*/       OPC_EmitInteger, MVT::i32, 0, 
/*46836*/       OPC_EmitInteger, MVT::i32, 0, 
/*46839*/       OPC_EmitInteger, MVT::i32, 0, 
/*46842*/       OPC_EmitInteger, MVT::i32, 0, 
/*46845*/       OPC_EmitInteger, MVT::i32, 0, 
/*46848*/       OPC_EmitInteger, MVT::i32, 0, 
/*46851*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46863*/       OPC_EmitInteger, MVT::i32, 0, 
/*46866*/       OPC_EmitInteger, MVT::i32, 0, 
/*46869*/       OPC_EmitInteger, MVT::i32, 0, 
/*46872*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46884*/       OPC_EmitInteger, MVT::i32, 1, 
/*46887*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46890*/       OPC_EmitInteger, MVT::i32, 0, 
/*46893*/       OPC_EmitInteger, MVT::i32, 0, 
/*46896*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*46923*/     /*Scope*/ 101, /*->47025*/
/*46924*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*46926*/       OPC_EmitInteger, MVT::i32, 0, 
/*46929*/       OPC_EmitInteger, MVT::i32, 0, 
/*46932*/       OPC_EmitInteger, MVT::i32, 1, 
/*46935*/       OPC_EmitInteger, MVT::i32, 0, 
/*46938*/       OPC_EmitInteger, MVT::i32, 0, 
/*46941*/       OPC_EmitInteger, MVT::i32, 0, 
/*46944*/       OPC_EmitInteger, MVT::i32, 0, 
/*46947*/       OPC_EmitInteger, MVT::i32, 0, 
/*46950*/       OPC_EmitInteger, MVT::i32, 0, 
/*46953*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46965*/       OPC_EmitInteger, MVT::i32, 0, 
/*46968*/       OPC_EmitInteger, MVT::i32, 0, 
/*46971*/       OPC_EmitInteger, MVT::i32, 0, 
/*46974*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46986*/       OPC_EmitInteger, MVT::i32, 1, 
/*46989*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46992*/       OPC_EmitInteger, MVT::i32, 0, 
/*46995*/       OPC_EmitInteger, MVT::i32, 0, 
/*46998*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*47025*/     /*Scope*/ 11, /*->47037*/
/*47026*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47028*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*47037*/     0, /*End of Scope*/
/*47038*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->47366
/*47042*/     OPC_RecordChild0, // #0 = $src0
/*47043*/     OPC_RecordChild1, // #1 = $src1
/*47044*/     OPC_CheckType, MVT::i32,
/*47046*/     OPC_Scope, 101, /*->47149*/ // 4 children in Scope
/*47048*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*47050*/       OPC_EmitInteger, MVT::i32, 0, 
/*47053*/       OPC_EmitInteger, MVT::i32, 0, 
/*47056*/       OPC_EmitInteger, MVT::i32, 1, 
/*47059*/       OPC_EmitInteger, MVT::i32, 0, 
/*47062*/       OPC_EmitInteger, MVT::i32, 0, 
/*47065*/       OPC_EmitInteger, MVT::i32, 0, 
/*47068*/       OPC_EmitInteger, MVT::i32, 0, 
/*47071*/       OPC_EmitInteger, MVT::i32, 0, 
/*47074*/       OPC_EmitInteger, MVT::i32, 0, 
/*47077*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47089*/       OPC_EmitInteger, MVT::i32, 0, 
/*47092*/       OPC_EmitInteger, MVT::i32, 0, 
/*47095*/       OPC_EmitInteger, MVT::i32, 0, 
/*47098*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47110*/       OPC_EmitInteger, MVT::i32, 1, 
/*47113*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47116*/       OPC_EmitInteger, MVT::i32, 0, 
/*47119*/       OPC_EmitInteger, MVT::i32, 0, 
/*47122*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*47149*/     /*Scope*/ 101, /*->47251*/
/*47150*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47152*/       OPC_EmitInteger, MVT::i32, 0, 
/*47155*/       OPC_EmitInteger, MVT::i32, 0, 
/*47158*/       OPC_EmitInteger, MVT::i32, 1, 
/*47161*/       OPC_EmitInteger, MVT::i32, 0, 
/*47164*/       OPC_EmitInteger, MVT::i32, 0, 
/*47167*/       OPC_EmitInteger, MVT::i32, 0, 
/*47170*/       OPC_EmitInteger, MVT::i32, 0, 
/*47173*/       OPC_EmitInteger, MVT::i32, 0, 
/*47176*/       OPC_EmitInteger, MVT::i32, 0, 
/*47179*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47191*/       OPC_EmitInteger, MVT::i32, 0, 
/*47194*/       OPC_EmitInteger, MVT::i32, 0, 
/*47197*/       OPC_EmitInteger, MVT::i32, 0, 
/*47200*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47212*/       OPC_EmitInteger, MVT::i32, 1, 
/*47215*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47218*/       OPC_EmitInteger, MVT::i32, 0, 
/*47221*/       OPC_EmitInteger, MVT::i32, 0, 
/*47224*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*47251*/     /*Scope*/ 101, /*->47353*/
/*47252*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*47254*/       OPC_EmitInteger, MVT::i32, 0, 
/*47257*/       OPC_EmitInteger, MVT::i32, 0, 
/*47260*/       OPC_EmitInteger, MVT::i32, 1, 
/*47263*/       OPC_EmitInteger, MVT::i32, 0, 
/*47266*/       OPC_EmitInteger, MVT::i32, 0, 
/*47269*/       OPC_EmitInteger, MVT::i32, 0, 
/*47272*/       OPC_EmitInteger, MVT::i32, 0, 
/*47275*/       OPC_EmitInteger, MVT::i32, 0, 
/*47278*/       OPC_EmitInteger, MVT::i32, 0, 
/*47281*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47293*/       OPC_EmitInteger, MVT::i32, 0, 
/*47296*/       OPC_EmitInteger, MVT::i32, 0, 
/*47299*/       OPC_EmitInteger, MVT::i32, 0, 
/*47302*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47314*/       OPC_EmitInteger, MVT::i32, 1, 
/*47317*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47320*/       OPC_EmitInteger, MVT::i32, 0, 
/*47323*/       OPC_EmitInteger, MVT::i32, 0, 
/*47326*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*47353*/     /*Scope*/ 11, /*->47365*/
/*47354*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47356*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*47365*/     0, /*End of Scope*/
/*47366*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFE_U32),// ->47491
/*47369*/     OPC_RecordChild0, // #0 = $src0
/*47370*/     OPC_RecordChild1, // #1 = $src1
/*47371*/     OPC_RecordChild2, // #2 = $src2
/*47372*/     OPC_CheckChild2Type, MVT::i32,
/*47374*/     OPC_CheckType, MVT::i32,
/*47376*/     OPC_Scope, 99, /*->47477*/ // 2 children in Scope
/*47378*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47380*/       OPC_EmitInteger, MVT::i32, 0, 
/*47383*/       OPC_EmitInteger, MVT::i32, 0, 
/*47386*/       OPC_EmitInteger, MVT::i32, 0, 
/*47389*/       OPC_EmitInteger, MVT::i32, 0, 
/*47392*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47404*/       OPC_EmitInteger, MVT::i32, 0, 
/*47407*/       OPC_EmitInteger, MVT::i32, 0, 
/*47410*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47422*/       OPC_EmitInteger, MVT::i32, 0, 
/*47425*/       OPC_EmitInteger, MVT::i32, 0, 
/*47428*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47440*/       OPC_EmitInteger, MVT::i32, 1, 
/*47443*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47446*/       OPC_EmitInteger, MVT::i32, 0, 
/*47449*/       OPC_EmitInteger, MVT::i32, 0, 
/*47452*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47477*/     /*Scope*/ 12, /*->47490*/
/*47478*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47480*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47490*/     0, /*End of Scope*/
/*47491*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFE_I32),// ->47616
/*47494*/     OPC_RecordChild0, // #0 = $src0
/*47495*/     OPC_RecordChild1, // #1 = $src1
/*47496*/     OPC_RecordChild2, // #2 = $src2
/*47497*/     OPC_CheckChild2Type, MVT::i32,
/*47499*/     OPC_CheckType, MVT::i32,
/*47501*/     OPC_Scope, 99, /*->47602*/ // 2 children in Scope
/*47503*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47505*/       OPC_EmitInteger, MVT::i32, 0, 
/*47508*/       OPC_EmitInteger, MVT::i32, 0, 
/*47511*/       OPC_EmitInteger, MVT::i32, 0, 
/*47514*/       OPC_EmitInteger, MVT::i32, 0, 
/*47517*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47529*/       OPC_EmitInteger, MVT::i32, 0, 
/*47532*/       OPC_EmitInteger, MVT::i32, 0, 
/*47535*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47547*/       OPC_EmitInteger, MVT::i32, 0, 
/*47550*/       OPC_EmitInteger, MVT::i32, 0, 
/*47553*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47565*/       OPC_EmitInteger, MVT::i32, 1, 
/*47568*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47571*/       OPC_EmitInteger, MVT::i32, 0, 
/*47574*/       OPC_EmitInteger, MVT::i32, 0, 
/*47577*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47602*/     /*Scope*/ 12, /*->47615*/
/*47603*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47605*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47615*/     0, /*End of Scope*/
/*47616*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFI),// ->47741
/*47619*/     OPC_RecordChild0, // #0 = $src0
/*47620*/     OPC_RecordChild1, // #1 = $src1
/*47621*/     OPC_RecordChild2, // #2 = $src2
/*47622*/     OPC_CheckChild2Type, MVT::i32,
/*47624*/     OPC_CheckType, MVT::i32,
/*47626*/     OPC_Scope, 99, /*->47727*/ // 2 children in Scope
/*47628*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47630*/       OPC_EmitInteger, MVT::i32, 0, 
/*47633*/       OPC_EmitInteger, MVT::i32, 0, 
/*47636*/       OPC_EmitInteger, MVT::i32, 0, 
/*47639*/       OPC_EmitInteger, MVT::i32, 0, 
/*47642*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47654*/       OPC_EmitInteger, MVT::i32, 0, 
/*47657*/       OPC_EmitInteger, MVT::i32, 0, 
/*47660*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47672*/       OPC_EmitInteger, MVT::i32, 0, 
/*47675*/       OPC_EmitInteger, MVT::i32, 0, 
/*47678*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47690*/       OPC_EmitInteger, MVT::i32, 1, 
/*47693*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47696*/       OPC_EmitInteger, MVT::i32, 0, 
/*47699*/       OPC_EmitInteger, MVT::i32, 0, 
/*47702*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47727*/     /*Scope*/ 12, /*->47740*/
/*47728*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47730*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47740*/     0, /*End of Scope*/
/*47741*/   /*SwitchOpcode*/ 18|128,4/*530*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->48275
/*47745*/     OPC_RecordChild0, // #0 = $src
/*47746*/     OPC_MoveChild, 1,
/*47748*/     OPC_Scope, 22|128,1/*150*/, /*->47901*/ // 4 children in Scope
/*47751*/       OPC_CheckValueType, MVT::i1,
/*47753*/       OPC_MoveParent,
/*47754*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->47882
/*47757*/         OPC_Scope, 105, /*->47864*/ // 2 children in Scope
/*47759*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47761*/           OPC_EmitInteger, MVT::i32, 0, 
/*47764*/           OPC_EmitInteger, MVT::i32, 0, 
/*47767*/           OPC_EmitInteger, MVT::i32, 0, 
/*47770*/           OPC_EmitInteger, MVT::i32, 0, 
/*47773*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47785*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47788*/           OPC_EmitInteger, MVT::i32, 0, 
/*47791*/           OPC_EmitInteger, MVT::i32, 0, 
/*47794*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47806*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*47809*/           OPC_EmitInteger, MVT::i32, 0, 
/*47812*/           OPC_EmitInteger, MVT::i32, 0, 
/*47815*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47827*/           OPC_EmitInteger, MVT::i32, 1, 
/*47830*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47833*/           OPC_EmitInteger, MVT::i32, 0, 
/*47836*/           OPC_EmitInteger, MVT::i32, 0, 
/*47839*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*47864*/         /*Scope*/ 16, /*->47881*/
/*47865*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47867*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47872*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*47881*/         0, /*End of Scope*/
/*47882*/       /*SwitchType*/ 16, MVT::i64,// ->47900
/*47884*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47886*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*47900*/       0, // EndSwitchType
/*47901*/     /*Scope*/ 46|128,1/*174*/, /*->48077*/
/*47903*/       OPC_CheckValueType, MVT::i8,
/*47905*/       OPC_MoveParent,
/*47906*/       OPC_SwitchType /*2 cases */, 20|128,1/*148*/, MVT::i32,// ->48058
/*47910*/         OPC_Scope, 31, /*->47943*/ // 2 children in Scope
/*47912*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47914*/           OPC_Scope, 8, /*->47924*/ // 3 children in Scope
/*47916*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                      // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*47924*/           /*Scope*/ 8, /*->47933*/
/*47925*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8_si), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                      // Dst: (S_SEXT_I32_I8_si:i32 i32:i32:$src0)
/*47933*/           /*Scope*/ 8, /*->47942*/
/*47934*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8_vi), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                      // Dst: (S_SEXT_I32_I8_vi:i32 i32:i32:$src0)
/*47942*/           0, /*End of Scope*/
/*47943*/         /*Scope*/ 113, /*->48057*/
/*47944*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47946*/           OPC_EmitInteger, MVT::i32, 0, 
/*47949*/           OPC_EmitInteger, MVT::i32, 0, 
/*47952*/           OPC_EmitInteger, MVT::i32, 0, 
/*47955*/           OPC_EmitInteger, MVT::i32, 0, 
/*47958*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47970*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47973*/           OPC_EmitInteger, MVT::i32, 0, 
/*47976*/           OPC_EmitInteger, MVT::i32, 0, 
/*47979*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47991*/           OPC_EmitInteger, MVT::i32, 8, 
/*47994*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*48002*/           OPC_EmitInteger, MVT::i32, 0, 
/*48005*/           OPC_EmitInteger, MVT::i32, 0, 
/*48008*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48020*/           OPC_EmitInteger, MVT::i32, 1, 
/*48023*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48026*/           OPC_EmitInteger, MVT::i32, 0, 
/*48029*/           OPC_EmitInteger, MVT::i32, 0, 
/*48032*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*48057*/         0, /*End of Scope*/
/*48058*/       /*SwitchType*/ 16, MVT::i64,// ->48076
/*48060*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48062*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*48067*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*48076*/       0, // EndSwitchType
/*48077*/     /*Scope*/ 46|128,1/*174*/, /*->48253*/
/*48079*/       OPC_CheckValueType, MVT::i16,
/*48081*/       OPC_MoveParent,
/*48082*/       OPC_SwitchType /*2 cases */, 20|128,1/*148*/, MVT::i32,// ->48234
/*48086*/         OPC_Scope, 31, /*->48119*/ // 2 children in Scope
/*48088*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48090*/           OPC_Scope, 8, /*->48100*/ // 3 children in Scope
/*48092*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                      // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*48100*/           /*Scope*/ 8, /*->48109*/
/*48101*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16_si), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                      // Dst: (S_SEXT_I32_I16_si:i32 i32:i32:$src0)
/*48109*/           /*Scope*/ 8, /*->48118*/
/*48110*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16_vi), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                      // Dst: (S_SEXT_I32_I16_vi:i32 i32:i32:$src0)
/*48118*/           0, /*End of Scope*/
/*48119*/         /*Scope*/ 113, /*->48233*/
/*48120*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48122*/           OPC_EmitInteger, MVT::i32, 0, 
/*48125*/           OPC_EmitInteger, MVT::i32, 0, 
/*48128*/           OPC_EmitInteger, MVT::i32, 0, 
/*48131*/           OPC_EmitInteger, MVT::i32, 0, 
/*48134*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48146*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*48149*/           OPC_EmitInteger, MVT::i32, 0, 
/*48152*/           OPC_EmitInteger, MVT::i32, 0, 
/*48155*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48167*/           OPC_EmitInteger, MVT::i32, 16, 
/*48170*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*48178*/           OPC_EmitInteger, MVT::i32, 0, 
/*48181*/           OPC_EmitInteger, MVT::i32, 0, 
/*48184*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48196*/           OPC_EmitInteger, MVT::i32, 1, 
/*48199*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48202*/           OPC_EmitInteger, MVT::i32, 0, 
/*48205*/           OPC_EmitInteger, MVT::i32, 0, 
/*48208*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*48233*/         0, /*End of Scope*/
/*48234*/       /*SwitchType*/ 16, MVT::i64,// ->48252
/*48236*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48238*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*48243*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*48252*/       0, // EndSwitchType
/*48253*/     /*Scope*/ 20, /*->48274*/
/*48254*/       OPC_CheckValueType, MVT::i32,
/*48256*/       OPC_MoveParent,
/*48257*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48259*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*48265*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*48274*/     0, /*End of Scope*/
/*48275*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->48398
/*48278*/     OPC_RecordChild0, // #0 = $src0
/*48279*/     OPC_RecordChild1, // #1 = $src1
/*48280*/     OPC_CheckType, MVT::i32,
/*48282*/     OPC_Scope, 101, /*->48385*/ // 2 children in Scope
/*48284*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48286*/       OPC_EmitInteger, MVT::i32, 0, 
/*48289*/       OPC_EmitInteger, MVT::i32, 0, 
/*48292*/       OPC_EmitInteger, MVT::i32, 1, 
/*48295*/       OPC_EmitInteger, MVT::i32, 0, 
/*48298*/       OPC_EmitInteger, MVT::i32, 0, 
/*48301*/       OPC_EmitInteger, MVT::i32, 0, 
/*48304*/       OPC_EmitInteger, MVT::i32, 0, 
/*48307*/       OPC_EmitInteger, MVT::i32, 0, 
/*48310*/       OPC_EmitInteger, MVT::i32, 0, 
/*48313*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48325*/       OPC_EmitInteger, MVT::i32, 0, 
/*48328*/       OPC_EmitInteger, MVT::i32, 0, 
/*48331*/       OPC_EmitInteger, MVT::i32, 0, 
/*48334*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48346*/       OPC_EmitInteger, MVT::i32, 1, 
/*48349*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48352*/       OPC_EmitInteger, MVT::i32, 0, 
/*48355*/       OPC_EmitInteger, MVT::i32, 0, 
/*48358*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*48385*/     /*Scope*/ 11, /*->48397*/
/*48386*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48388*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFM_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_BFM_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*48397*/     0, /*End of Scope*/
/*48398*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->48928
/*48402*/     OPC_RecordChild0, // #0 = $src0
/*48403*/     OPC_RecordChild1, // #1 = $src1
/*48404*/     OPC_RecordChild2, // #2 = $src2
/*48405*/     OPC_CheckChild2Type, MVT::i32,
/*48407*/     OPC_CheckType, MVT::i32,
/*48409*/     OPC_Scope, 99, /*->48510*/ // 4 children in Scope
/*48411*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48413*/       OPC_EmitInteger, MVT::i32, 0, 
/*48416*/       OPC_EmitInteger, MVT::i32, 0, 
/*48419*/       OPC_EmitInteger, MVT::i32, 0, 
/*48422*/       OPC_EmitInteger, MVT::i32, 0, 
/*48425*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48437*/       OPC_EmitInteger, MVT::i32, 0, 
/*48440*/       OPC_EmitInteger, MVT::i32, 0, 
/*48443*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48455*/       OPC_EmitInteger, MVT::i32, 0, 
/*48458*/       OPC_EmitInteger, MVT::i32, 0, 
/*48461*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48473*/       OPC_EmitInteger, MVT::i32, 1, 
/*48476*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48479*/       OPC_EmitInteger, MVT::i32, 0, 
/*48482*/       OPC_EmitInteger, MVT::i32, 0, 
/*48485*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48510*/     /*Scope*/ 72|128,1/*200*/, /*->48712*/
/*48512*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*48514*/       OPC_EmitInteger, MVT::i32, 0, 
/*48517*/       OPC_EmitInteger, MVT::i32, 0, 
/*48520*/       OPC_EmitInteger, MVT::i32, 1, 
/*48523*/       OPC_EmitInteger, MVT::i32, 0, 
/*48526*/       OPC_EmitInteger, MVT::i32, 0, 
/*48529*/       OPC_EmitInteger, MVT::i32, 0, 
/*48532*/       OPC_EmitInteger, MVT::i32, 0, 
/*48535*/       OPC_EmitInteger, MVT::i32, 0, 
/*48538*/       OPC_EmitInteger, MVT::i32, 1, 
/*48541*/       OPC_EmitInteger, MVT::i32, 0, 
/*48544*/       OPC_EmitInteger, MVT::i32, 0, 
/*48547*/       OPC_EmitInteger, MVT::i32, 0, 
/*48550*/       OPC_EmitInteger, MVT::i32, 0, 
/*48553*/       OPC_EmitInteger, MVT::i32, 0, 
/*48556*/       OPC_EmitInteger, MVT::i32, 0, 
/*48559*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48571*/       OPC_EmitInteger, MVT::i32, 0, 
/*48574*/       OPC_EmitInteger, MVT::i32, 0, 
/*48577*/       OPC_EmitInteger, MVT::i32, 0, 
/*48580*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48592*/       OPC_EmitInteger, MVT::i32, 1, 
/*48595*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48598*/       OPC_EmitInteger, MVT::i32, 0, 
/*48601*/       OPC_EmitInteger, MVT::i32, 0, 
/*48604*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48631*/       OPC_EmitInteger, MVT::i32, 0, 
/*48634*/       OPC_EmitInteger, MVT::i32, 0, 
/*48637*/       OPC_EmitInteger, MVT::i32, 0, 
/*48640*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48652*/       OPC_EmitInteger, MVT::i32, 0, 
/*48655*/       OPC_EmitInteger, MVT::i32, 0, 
/*48658*/       OPC_EmitInteger, MVT::i32, 0, 
/*48661*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48673*/       OPC_EmitInteger, MVT::i32, 1, 
/*48676*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48679*/       OPC_EmitInteger, MVT::i32, 0, 
/*48682*/       OPC_EmitInteger, MVT::i32, 0, 
/*48685*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48712*/     /*Scope*/ 72|128,1/*200*/, /*->48914*/
/*48714*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*48716*/       OPC_EmitInteger, MVT::i32, 0, 
/*48719*/       OPC_EmitInteger, MVT::i32, 0, 
/*48722*/       OPC_EmitInteger, MVT::i32, 1, 
/*48725*/       OPC_EmitInteger, MVT::i32, 0, 
/*48728*/       OPC_EmitInteger, MVT::i32, 0, 
/*48731*/       OPC_EmitInteger, MVT::i32, 0, 
/*48734*/       OPC_EmitInteger, MVT::i32, 0, 
/*48737*/       OPC_EmitInteger, MVT::i32, 0, 
/*48740*/       OPC_EmitInteger, MVT::i32, 1, 
/*48743*/       OPC_EmitInteger, MVT::i32, 0, 
/*48746*/       OPC_EmitInteger, MVT::i32, 0, 
/*48749*/       OPC_EmitInteger, MVT::i32, 0, 
/*48752*/       OPC_EmitInteger, MVT::i32, 0, 
/*48755*/       OPC_EmitInteger, MVT::i32, 0, 
/*48758*/       OPC_EmitInteger, MVT::i32, 0, 
/*48761*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48773*/       OPC_EmitInteger, MVT::i32, 0, 
/*48776*/       OPC_EmitInteger, MVT::i32, 0, 
/*48779*/       OPC_EmitInteger, MVT::i32, 0, 
/*48782*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48794*/       OPC_EmitInteger, MVT::i32, 1, 
/*48797*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48800*/       OPC_EmitInteger, MVT::i32, 0, 
/*48803*/       OPC_EmitInteger, MVT::i32, 0, 
/*48806*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48833*/       OPC_EmitInteger, MVT::i32, 0, 
/*48836*/       OPC_EmitInteger, MVT::i32, 0, 
/*48839*/       OPC_EmitInteger, MVT::i32, 0, 
/*48842*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48854*/       OPC_EmitInteger, MVT::i32, 0, 
/*48857*/       OPC_EmitInteger, MVT::i32, 0, 
/*48860*/       OPC_EmitInteger, MVT::i32, 0, 
/*48863*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48875*/       OPC_EmitInteger, MVT::i32, 1, 
/*48878*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48881*/       OPC_EmitInteger, MVT::i32, 0, 
/*48884*/       OPC_EmitInteger, MVT::i32, 0, 
/*48887*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48914*/     /*Scope*/ 12, /*->48927*/
/*48915*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48917*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48927*/     0, /*End of Scope*/
/*48928*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->49052
/*48931*/     OPC_RecordChild0, // #0 = $src0
/*48932*/     OPC_RecordChild1, // #1 = $src1
/*48933*/     OPC_CheckChild1Type, MVT::i32,
/*48935*/     OPC_CheckType, MVT::i32,
/*48937*/     OPC_Scope, 99, /*->49038*/ // 2 children in Scope
/*48939*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48941*/       OPC_EmitInteger, MVT::i32, 0, 
/*48944*/       OPC_EmitInteger, MVT::i32, 0, 
/*48947*/       OPC_EmitInteger, MVT::i32, 0, 
/*48950*/       OPC_EmitInteger, MVT::i32, 0, 
/*48953*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48965*/       OPC_EmitInteger, MVT::i32, 0, 
/*48968*/       OPC_EmitInteger, MVT::i32, 0, 
/*48971*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48983*/       OPC_EmitInteger, MVT::i32, 0, 
/*48986*/       OPC_EmitInteger, MVT::i32, 0, 
/*48989*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49001*/       OPC_EmitInteger, MVT::i32, 1, 
/*49004*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49007*/       OPC_EmitInteger, MVT::i32, 0, 
/*49010*/       OPC_EmitInteger, MVT::i32, 0, 
/*49013*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*49038*/     /*Scope*/ 12, /*->49051*/
/*49039*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49041*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*49051*/     0, /*End of Scope*/
/*49052*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::CTPOP),// ->49207
/*49056*/     OPC_RecordChild0, // #0 = $src0
/*49057*/     OPC_SwitchType /*2 cases */, 102, MVT::i32,// ->49162
/*49060*/       OPC_Scope, 67, /*->49129*/ // 2 children in Scope
/*49062*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49064*/         OPC_EmitInteger, MVT::i32, 1, 
/*49067*/         OPC_EmitInteger, MVT::i32, 0, 
/*49070*/         OPC_EmitInteger, MVT::i32, 0, 
/*49073*/         OPC_EmitInteger, MVT::i32, 0, 
/*49076*/         OPC_EmitInteger, MVT::i32, 0, 
/*49079*/         OPC_EmitInteger, MVT::i32, 0, 
/*49082*/         OPC_EmitInteger, MVT::i32, 0, 
/*49085*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49097*/         OPC_EmitInteger, MVT::i32, 1, 
/*49100*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49103*/         OPC_EmitInteger, MVT::i32, 0, 
/*49106*/         OPC_EmitInteger, MVT::i32, 0, 
/*49109*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*49129*/       /*Scope*/ 31, /*->49161*/
/*49130*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49132*/         OPC_Scope, 8, /*->49142*/ // 3 children in Scope
/*49134*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                    // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*49142*/         /*Scope*/ 8, /*->49151*/
/*49143*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32_si), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                    // Dst: (S_BCNT1_I32_B32_si:i32 i32:i32:$src0)
/*49151*/         /*Scope*/ 8, /*->49160*/
/*49152*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32_vi), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                    // Dst: (S_BCNT1_I32_B32_vi:i32 i32:i32:$src0)
/*49160*/         0, /*End of Scope*/
/*49161*/       0, /*End of Scope*/
/*49162*/     /*SwitchType*/ 42, MVT::i64,// ->49206
/*49164*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49166*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49169*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*49177*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49180*/       OPC_EmitInteger, MVT::i32, 0, 
/*49183*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*49191*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49194*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49206*/     0, // EndSwitchType
/*49207*/   /*SwitchOpcode*/ 105, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->49315
/*49210*/     OPC_RecordChild0, // #0 = $src0
/*49211*/     OPC_CheckType, MVT::i32,
/*49213*/     OPC_Scope, 67, /*->49282*/ // 2 children in Scope
/*49215*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49217*/       OPC_EmitInteger, MVT::i32, 1, 
/*49220*/       OPC_EmitInteger, MVT::i32, 0, 
/*49223*/       OPC_EmitInteger, MVT::i32, 0, 
/*49226*/       OPC_EmitInteger, MVT::i32, 0, 
/*49229*/       OPC_EmitInteger, MVT::i32, 0, 
/*49232*/       OPC_EmitInteger, MVT::i32, 0, 
/*49235*/       OPC_EmitInteger, MVT::i32, 0, 
/*49238*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49250*/       OPC_EmitInteger, MVT::i32, 1, 
/*49253*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49256*/       OPC_EmitInteger, MVT::i32, 0, 
/*49259*/       OPC_EmitInteger, MVT::i32, 0, 
/*49262*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*49282*/     /*Scope*/ 31, /*->49314*/
/*49283*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49285*/       OPC_Scope, 8, /*->49295*/ // 3 children in Scope
/*49287*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*49295*/       /*Scope*/ 8, /*->49304*/
/*49296*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32_si), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_FLBIT_I32_B32_si:i32 i32:i32:$src0)
/*49304*/       /*Scope*/ 8, /*->49313*/
/*49305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32_vi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_FLBIT_I32_B32_vi:i32 i32:i32:$src0)
/*49313*/       0, /*End of Scope*/
/*49314*/     0, /*End of Scope*/
/*49315*/   /*SwitchOpcode*/ 105, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->49423
/*49318*/     OPC_RecordChild0, // #0 = $src0
/*49319*/     OPC_CheckType, MVT::i32,
/*49321*/     OPC_Scope, 67, /*->49390*/ // 2 children in Scope
/*49323*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49325*/       OPC_EmitInteger, MVT::i32, 1, 
/*49328*/       OPC_EmitInteger, MVT::i32, 0, 
/*49331*/       OPC_EmitInteger, MVT::i32, 0, 
/*49334*/       OPC_EmitInteger, MVT::i32, 0, 
/*49337*/       OPC_EmitInteger, MVT::i32, 0, 
/*49340*/       OPC_EmitInteger, MVT::i32, 0, 
/*49343*/       OPC_EmitInteger, MVT::i32, 0, 
/*49346*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49358*/       OPC_EmitInteger, MVT::i32, 1, 
/*49361*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49364*/       OPC_EmitInteger, MVT::i32, 0, 
/*49367*/       OPC_EmitInteger, MVT::i32, 0, 
/*49370*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*49390*/     /*Scope*/ 31, /*->49422*/
/*49391*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49393*/       OPC_Scope, 8, /*->49403*/ // 3 children in Scope
/*49395*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*49403*/       /*Scope*/ 8, /*->49412*/
/*49404*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32_si), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_FF1_I32_B32_si:i32 i32:i32:$src0)
/*49412*/       /*Scope*/ 8, /*->49421*/
/*49413*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32_vi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_FF1_I32_B32_vi:i32 i32:i32:$src0)
/*49421*/       0, /*End of Scope*/
/*49422*/     0, /*End of Scope*/
/*49423*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->49953
/*49427*/     OPC_RecordChild0, // #0 = $src0
/*49428*/     OPC_RecordChild1, // #1 = $src1
/*49429*/     OPC_RecordChild2, // #2 = $src2
/*49430*/     OPC_CheckChild2Type, MVT::i32,
/*49432*/     OPC_CheckType, MVT::i32,
/*49434*/     OPC_Scope, 99, /*->49535*/ // 4 children in Scope
/*49436*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*49438*/       OPC_EmitInteger, MVT::i32, 0, 
/*49441*/       OPC_EmitInteger, MVT::i32, 0, 
/*49444*/       OPC_EmitInteger, MVT::i32, 0, 
/*49447*/       OPC_EmitInteger, MVT::i32, 0, 
/*49450*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49462*/       OPC_EmitInteger, MVT::i32, 0, 
/*49465*/       OPC_EmitInteger, MVT::i32, 0, 
/*49468*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49480*/       OPC_EmitInteger, MVT::i32, 0, 
/*49483*/       OPC_EmitInteger, MVT::i32, 0, 
/*49486*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49498*/       OPC_EmitInteger, MVT::i32, 1, 
/*49501*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49504*/       OPC_EmitInteger, MVT::i32, 0, 
/*49507*/       OPC_EmitInteger, MVT::i32, 0, 
/*49510*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*49535*/     /*Scope*/ 72|128,1/*200*/, /*->49737*/
/*49537*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*49539*/       OPC_EmitInteger, MVT::i32, 0, 
/*49542*/       OPC_EmitInteger, MVT::i32, 0, 
/*49545*/       OPC_EmitInteger, MVT::i32, 1, 
/*49548*/       OPC_EmitInteger, MVT::i32, 0, 
/*49551*/       OPC_EmitInteger, MVT::i32, 0, 
/*49554*/       OPC_EmitInteger, MVT::i32, 0, 
/*49557*/       OPC_EmitInteger, MVT::i32, 0, 
/*49560*/       OPC_EmitInteger, MVT::i32, 0, 
/*49563*/       OPC_EmitInteger, MVT::i32, 1, 
/*49566*/       OPC_EmitInteger, MVT::i32, 0, 
/*49569*/       OPC_EmitInteger, MVT::i32, 0, 
/*49572*/       OPC_EmitInteger, MVT::i32, 0, 
/*49575*/       OPC_EmitInteger, MVT::i32, 0, 
/*49578*/       OPC_EmitInteger, MVT::i32, 0, 
/*49581*/       OPC_EmitInteger, MVT::i32, 0, 
/*49584*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49596*/       OPC_EmitInteger, MVT::i32, 0, 
/*49599*/       OPC_EmitInteger, MVT::i32, 0, 
/*49602*/       OPC_EmitInteger, MVT::i32, 0, 
/*49605*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49617*/       OPC_EmitInteger, MVT::i32, 1, 
/*49620*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49623*/       OPC_EmitInteger, MVT::i32, 0, 
/*49626*/       OPC_EmitInteger, MVT::i32, 0, 
/*49629*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49656*/       OPC_EmitInteger, MVT::i32, 0, 
/*49659*/       OPC_EmitInteger, MVT::i32, 0, 
/*49662*/       OPC_EmitInteger, MVT::i32, 0, 
/*49665*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49677*/       OPC_EmitInteger, MVT::i32, 0, 
/*49680*/       OPC_EmitInteger, MVT::i32, 0, 
/*49683*/       OPC_EmitInteger, MVT::i32, 0, 
/*49686*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49698*/       OPC_EmitInteger, MVT::i32, 1, 
/*49701*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49704*/       OPC_EmitInteger, MVT::i32, 0, 
/*49707*/       OPC_EmitInteger, MVT::i32, 0, 
/*49710*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49737*/     /*Scope*/ 72|128,1/*200*/, /*->49939*/
/*49739*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*49741*/       OPC_EmitInteger, MVT::i32, 0, 
/*49744*/       OPC_EmitInteger, MVT::i32, 0, 
/*49747*/       OPC_EmitInteger, MVT::i32, 1, 
/*49750*/       OPC_EmitInteger, MVT::i32, 0, 
/*49753*/       OPC_EmitInteger, MVT::i32, 0, 
/*49756*/       OPC_EmitInteger, MVT::i32, 0, 
/*49759*/       OPC_EmitInteger, MVT::i32, 0, 
/*49762*/       OPC_EmitInteger, MVT::i32, 0, 
/*49765*/       OPC_EmitInteger, MVT::i32, 1, 
/*49768*/       OPC_EmitInteger, MVT::i32, 0, 
/*49771*/       OPC_EmitInteger, MVT::i32, 0, 
/*49774*/       OPC_EmitInteger, MVT::i32, 0, 
/*49777*/       OPC_EmitInteger, MVT::i32, 0, 
/*49780*/       OPC_EmitInteger, MVT::i32, 0, 
/*49783*/       OPC_EmitInteger, MVT::i32, 0, 
/*49786*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49798*/       OPC_EmitInteger, MVT::i32, 0, 
/*49801*/       OPC_EmitInteger, MVT::i32, 0, 
/*49804*/       OPC_EmitInteger, MVT::i32, 0, 
/*49807*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49819*/       OPC_EmitInteger, MVT::i32, 1, 
/*49822*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49825*/       OPC_EmitInteger, MVT::i32, 0, 
/*49828*/       OPC_EmitInteger, MVT::i32, 0, 
/*49831*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49858*/       OPC_EmitInteger, MVT::i32, 0, 
/*49861*/       OPC_EmitInteger, MVT::i32, 0, 
/*49864*/       OPC_EmitInteger, MVT::i32, 0, 
/*49867*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49879*/       OPC_EmitInteger, MVT::i32, 0, 
/*49882*/       OPC_EmitInteger, MVT::i32, 0, 
/*49885*/       OPC_EmitInteger, MVT::i32, 0, 
/*49888*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49900*/       OPC_EmitInteger, MVT::i32, 1, 
/*49903*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49906*/       OPC_EmitInteger, MVT::i32, 0, 
/*49909*/       OPC_EmitInteger, MVT::i32, 0, 
/*49912*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49939*/     /*Scope*/ 12, /*->49952*/
/*49940*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49942*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*49952*/     0, /*End of Scope*/
/*49953*/   /*SwitchOpcode*/ 34, TARGET_VAL(AMDGPUISD::BREV),// ->49990
/*49956*/     OPC_RecordChild0, // #0 = $src0
/*49957*/     OPC_CheckType, MVT::i32,
/*49959*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49961*/     OPC_Scope, 8, /*->49971*/ // 3 children in Scope
/*49963*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*49971*/     /*Scope*/ 8, /*->49980*/
/*49972*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32_si), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_BREV_B32_si:i32 i32:i32:$src0)
/*49980*/     /*Scope*/ 8, /*->49989*/
/*49981*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32_vi), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_BREV_B32_vi:i32 i32:i32:$src0)
/*49989*/     0, /*End of Scope*/
/*49990*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::ADDE),// ->50052
/*49993*/     OPC_CaptureGlueInput,
/*49994*/     OPC_RecordChild0, // #0 = $src0
/*49995*/     OPC_RecordChild1, // #1 = $src1
/*49996*/     OPC_CheckType, MVT::i32,
/*49998*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50000*/     OPC_Scope, 9, /*->50011*/ // 5 children in Scope
/*50002*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*50011*/     /*Scope*/ 9, /*->50021*/
/*50012*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32_si), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_ADDC_U32_si:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*50021*/     /*Scope*/ 9, /*->50031*/
/*50022*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32_vi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_ADDC_U32_vi:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*50031*/     /*Scope*/ 9, /*->50041*/
/*50032*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADDC_U32_e64), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_ADDC_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*50041*/     /*Scope*/ 9, /*->50051*/
/*50042*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADDC_U32_e64_si), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_ADDC_U32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*50051*/     0, /*End of Scope*/
/*50052*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SUBE),// ->50114
/*50055*/     OPC_CaptureGlueInput,
/*50056*/     OPC_RecordChild0, // #0 = $src0
/*50057*/     OPC_RecordChild1, // #1 = $src1
/*50058*/     OPC_CheckType, MVT::i32,
/*50060*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50062*/     OPC_Scope, 9, /*->50073*/ // 5 children in Scope
/*50064*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*50073*/     /*Scope*/ 9, /*->50083*/
/*50074*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32_si), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUBB_U32_si:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*50083*/     /*Scope*/ 9, /*->50093*/
/*50084*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32_vi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUBB_U32_vi:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*50093*/     /*Scope*/ 9, /*->50103*/
/*50094*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUBB_U32_e64), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_SUBB_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*50103*/     /*Scope*/ 9, /*->50113*/
/*50104*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUBB_U32_e64_si), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_SUBB_U32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*50113*/     0, /*End of Scope*/
/*50114*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->50141
/*50117*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*50118*/     OPC_CaptureGlueInput,
/*50119*/     OPC_Scope, 9, /*->50130*/ // 2 children in Scope
/*50121*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50123*/       OPC_EmitMergeInputChains1_0,
/*50124*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*50130*/     /*Scope*/ 9, /*->50140*/
/*50131*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50133*/       OPC_EmitMergeInputChains1_0,
/*50134*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*50140*/     0, /*End of Scope*/
/*50141*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->50176
/*50144*/     OPC_RecordNode, // #0 = 'br' chained node
/*50145*/     OPC_RecordChild1, // #1 = $simm16
/*50146*/     OPC_MoveChild, 1,
/*50148*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*50151*/     OPC_MoveParent,
/*50152*/     OPC_Scope, 10, /*->50164*/ // 2 children in Scope
/*50154*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50156*/       OPC_EmitMergeInputChains1_0,
/*50157*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*50164*/     /*Scope*/ 10, /*->50175*/
/*50165*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50167*/       OPC_EmitMergeInputChains1_0,
/*50168*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*50175*/     0, /*End of Scope*/
/*50176*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->50188
/*50179*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50181*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*50188*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->50206
/*50191*/     OPC_RecordChild0, // #0 = $src0
/*50192*/     OPC_RecordChild1, // #1 = $src1
/*50193*/     OPC_CheckType, MVT::i32,
/*50195*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50197*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*50206*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->50360
/*50210*/     OPC_RecordChild0, // #0 = $src0
/*50211*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->50241
/*50214*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50216*/       OPC_EmitInteger, MVT::i32, 0, 
/*50219*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50231*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*50241*/     /*SwitchType*/ 116, MVT::i64,// ->50359
/*50243*/       OPC_Scope, 37, /*->50282*/ // 2 children in Scope
/*50245*/         OPC_CheckChild0Type, MVT::i32,
/*50247*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50249*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*50252*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50255*/         OPC_EmitInteger, MVT::i32, 31, 
/*50258*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*50267*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50270*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*50282*/       /*Scope*/ 75, /*->50358*/
/*50283*/         OPC_CheckChild0Type, MVT::i1,
/*50285*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50287*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*50290*/         OPC_EmitInteger, MVT::i32, 0, 
/*50293*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50305*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*50315*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50318*/         OPC_EmitInteger, MVT::i32, 0, 
/*50321*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50333*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*50343*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50346*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*50358*/       0, /*End of Scope*/
/*50359*/     0, // EndSwitchType
/*50360*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->50480
/*50363*/     OPC_RecordChild0, // #0 = $src0
/*50364*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->50385
/*50367*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50369*/       OPC_EmitInteger, MVT::i32, 0, 
/*50372*/       OPC_EmitInteger, MVT::i32, 1, 
/*50375*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*50385*/     /*SwitchType*/ 92, MVT::i64,// ->50479
/*50387*/       OPC_Scope, 36, /*->50425*/ // 2 children in Scope
/*50389*/         OPC_CheckChild0Type, MVT::i32,
/*50391*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50393*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*50396*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50399*/         OPC_EmitInteger, MVT::i32, 0, 
/*50402*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*50410*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50413*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*50425*/       /*Scope*/ 52, /*->50478*/
/*50426*/         OPC_CheckChild0Type, MVT::i1,
/*50428*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50430*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*50433*/         OPC_EmitInteger, MVT::i32, 0, 
/*50436*/         OPC_EmitInteger, MVT::i32, 1, 
/*50439*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*50449*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50452*/         OPC_EmitInteger, MVT::i32, 0, 
/*50455*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*50463*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50466*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*50478*/       0, /*End of Scope*/
/*50479*/     0, // EndSwitchType
/*50480*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->50600
/*50483*/     OPC_RecordChild0, // #0 = $src0
/*50484*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->50505
/*50487*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50489*/       OPC_EmitInteger, MVT::i32, 0, 
/*50492*/       OPC_EmitInteger, MVT::i32, 1, 
/*50495*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*50505*/     /*SwitchType*/ 92, MVT::i64,// ->50599
/*50507*/       OPC_Scope, 36, /*->50545*/ // 2 children in Scope
/*50509*/         OPC_CheckChild0Type, MVT::i32,
/*50511*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50513*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*50516*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50519*/         OPC_EmitInteger, MVT::i32, 0, 
/*50522*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*50530*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50533*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*50545*/       /*Scope*/ 52, /*->50598*/
/*50546*/         OPC_CheckChild0Type, MVT::i1,
/*50548*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50550*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*50553*/         OPC_EmitInteger, MVT::i32, 0, 
/*50556*/         OPC_EmitInteger, MVT::i32, 1, 
/*50559*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*50569*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50572*/         OPC_EmitInteger, MVT::i32, 0, 
/*50575*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*50583*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50586*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*50598*/       0, /*End of Scope*/
/*50599*/     0, // EndSwitchType
/*50600*/   /*SwitchOpcode*/ 49, TARGET_VAL(ISD::TRUNCATE),// ->50652
/*50603*/     OPC_RecordChild0, // #0 = $a
/*50604*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->50621
/*50607*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50609*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50612*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*50621*/     /*SwitchType*/ 28, MVT::i1,// ->50651
/*50623*/       OPC_CheckChild0Type, MVT::i32,
/*50625*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50627*/       OPC_EmitInteger, MVT::i32, 1, 
/*50630*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*50639*/       OPC_EmitInteger, MVT::i32, 1, 
/*50642*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                    1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*50651*/     0, // EndSwitchType
/*50652*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->50710
/*50655*/     OPC_RecordChild0, // #0 = $a
/*50656*/     OPC_CheckType, MVT::i32,
/*50658*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50660*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*50666*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*50674*/     OPC_EmitInteger, MVT::i32, 24, 
/*50677*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*50687*/     OPC_EmitInteger, MVT::i32, 8, 
/*50690*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*50700*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*50710*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->50752
/*50713*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*50714*/     OPC_RecordChild1, // #1 = $target
/*50715*/     OPC_MoveChild, 1,
/*50717*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*50720*/     OPC_MoveParent,
/*50721*/     OPC_RecordChild2, // #2 = $src0
/*50722*/     OPC_Scope, 13, /*->50737*/ // 2 children in Scope
/*50724*/       OPC_CheckChild2Type, MVT::i32,
/*50726*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50728*/       OPC_EmitMergeInputChains1_0,
/*50729*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*50737*/     /*Scope*/ 13, /*->50751*/
/*50738*/       OPC_CheckChild2Type, MVT::f32,
/*50740*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50742*/       OPC_EmitMergeInputChains1_0,
/*50743*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*50751*/     0, /*End of Scope*/
/*50752*/   /*SwitchOpcode*/ 89|128,24/*3161*/, TARGET_VAL(ISD::SETCC),// ->53917
/*50756*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*50757*/     OPC_Scope, 110|128,8/*1134*/, /*->51894*/ // 4 children in Scope
/*50760*/       OPC_CheckChild0Type, MVT::f32,
/*50762*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50763*/       OPC_MoveChild, 2,
/*50765*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50768*/       OPC_Scope, 26, /*->50796*/ // 16 children in Scope
/*50770*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*50772*/         OPC_MoveParent,
/*50773*/         OPC_CheckType, MVT::i1,
/*50775*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50777*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50780*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50783*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50796*/       /*Scope*/ 26, /*->50823*/
/*50797*/         OPC_CheckPredicate, 102, // Predicate_COND_OLT
/*50799*/         OPC_MoveParent,
/*50800*/         OPC_CheckType, MVT::i1,
/*50802*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50804*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50807*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50810*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50823*/       /*Scope*/ 26, /*->50850*/
/*50824*/         OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*50826*/         OPC_MoveParent,
/*50827*/         OPC_CheckType, MVT::i1,
/*50829*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50831*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50834*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50850*/       /*Scope*/ 26, /*->50877*/
/*50851*/         OPC_CheckPredicate, 103, // Predicate_COND_OLE
/*50853*/         OPC_MoveParent,
/*50854*/         OPC_CheckType, MVT::i1,
/*50856*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50858*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50861*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50864*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50877*/       /*Scope*/ 26, /*->50904*/
/*50878*/         OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*50880*/         OPC_MoveParent,
/*50881*/         OPC_CheckType, MVT::i1,
/*50883*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50885*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50888*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50904*/       /*Scope*/ 26, /*->50931*/
/*50905*/         OPC_CheckPredicate, 104, // Predicate_COND_ONE
/*50907*/         OPC_MoveParent,
/*50908*/         OPC_CheckType, MVT::i1,
/*50910*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50912*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50915*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50918*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50931*/       /*Scope*/ 26, /*->50958*/
/*50932*/         OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*50934*/         OPC_MoveParent,
/*50935*/         OPC_CheckType, MVT::i1,
/*50937*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50939*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50942*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50958*/       /*Scope*/ 26, /*->50985*/
/*50959*/         OPC_CheckPredicate, 105, // Predicate_COND_O
/*50961*/         OPC_MoveParent,
/*50962*/         OPC_CheckType, MVT::i1,
/*50964*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50966*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50969*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50972*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50985*/       /*Scope*/ 26, /*->51012*/
/*50986*/         OPC_CheckPredicate, 106, // Predicate_COND_UO
/*50988*/         OPC_MoveParent,
/*50989*/         OPC_CheckType, MVT::i1,
/*50991*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50993*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50996*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50999*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51012*/       /*Scope*/ 26, /*->51039*/
/*51013*/         OPC_CheckPredicate, 107, // Predicate_COND_ULT
/*51015*/         OPC_MoveParent,
/*51016*/         OPC_CheckType, MVT::i1,
/*51018*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51020*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51023*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51039*/       /*Scope*/ 26, /*->51066*/
/*51040*/         OPC_CheckPredicate, 108, // Predicate_COND_UEQ
/*51042*/         OPC_MoveParent,
/*51043*/         OPC_CheckType, MVT::i1,
/*51045*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51047*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51050*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51053*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51066*/       /*Scope*/ 26, /*->51093*/
/*51067*/         OPC_CheckPredicate, 109, // Predicate_COND_ULE
/*51069*/         OPC_MoveParent,
/*51070*/         OPC_CheckType, MVT::i1,
/*51072*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51074*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51077*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51080*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51093*/       /*Scope*/ 26, /*->51120*/
/*51094*/         OPC_CheckPredicate, 110, // Predicate_COND_UGT
/*51096*/         OPC_MoveParent,
/*51097*/         OPC_CheckType, MVT::i1,
/*51099*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51101*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51104*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51120*/       /*Scope*/ 26, /*->51147*/
/*51121*/         OPC_CheckPredicate, 111, // Predicate_COND_UNE
/*51123*/         OPC_MoveParent,
/*51124*/         OPC_CheckType, MVT::i1,
/*51126*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51128*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51131*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51147*/       /*Scope*/ 26, /*->51174*/
/*51148*/         OPC_CheckPredicate, 112, // Predicate_COND_UGE
/*51150*/         OPC_MoveParent,
/*51151*/         OPC_CheckType, MVT::i1,
/*51153*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51155*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51158*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51161*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51174*/       /*Scope*/ 77|128,5/*717*/, /*->51893*/
/*51176*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*51178*/         OPC_MoveParent,
/*51179*/         OPC_CheckType, MVT::i1,
/*51181*/         OPC_Scope, 120|128,1/*248*/, /*->51432*/ // 2 children in Scope
/*51184*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51186*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51189*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51192*/           OPC_Scope, 13, /*->51207*/ // 17 children in Scope
/*51194*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51207*/           /*Scope*/ 13, /*->51221*/
/*51208*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51221*/           /*Scope*/ 13, /*->51235*/
/*51222*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51235*/           /*Scope*/ 13, /*->51249*/
/*51236*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51249*/           /*Scope*/ 13, /*->51263*/
/*51250*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51263*/           /*Scope*/ 13, /*->51277*/
/*51264*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51277*/           /*Scope*/ 13, /*->51291*/
/*51278*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51291*/           /*Scope*/ 13, /*->51305*/
/*51292*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51305*/           /*Scope*/ 13, /*->51319*/
/*51306*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51319*/           /*Scope*/ 13, /*->51333*/
/*51320*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51333*/           /*Scope*/ 13, /*->51347*/
/*51334*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51347*/           /*Scope*/ 13, /*->51361*/
/*51348*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51361*/           /*Scope*/ 13, /*->51375*/
/*51362*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51375*/           /*Scope*/ 13, /*->51389*/
/*51376*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51389*/           /*Scope*/ 13, /*->51403*/
/*51390*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51403*/           /*Scope*/ 13, /*->51417*/
/*51404*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51417*/           /*Scope*/ 13, /*->51431*/
/*51418*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51431*/           0, /*End of Scope*/
/*51432*/         /*Scope*/ 74|128,3/*458*/, /*->51892*/
/*51434*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*51436*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51439*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51442*/           OPC_Scope, 13, /*->51457*/ // 32 children in Scope
/*51444*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51457*/           /*Scope*/ 13, /*->51471*/
/*51458*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51471*/           /*Scope*/ 13, /*->51485*/
/*51472*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51485*/           /*Scope*/ 13, /*->51499*/
/*51486*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51499*/           /*Scope*/ 13, /*->51513*/
/*51500*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51513*/           /*Scope*/ 13, /*->51527*/
/*51514*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51527*/           /*Scope*/ 13, /*->51541*/
/*51528*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51541*/           /*Scope*/ 13, /*->51555*/
/*51542*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51555*/           /*Scope*/ 13, /*->51569*/
/*51556*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51569*/           /*Scope*/ 13, /*->51583*/
/*51570*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51583*/           /*Scope*/ 13, /*->51597*/
/*51584*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51597*/           /*Scope*/ 13, /*->51611*/
/*51598*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51611*/           /*Scope*/ 13, /*->51625*/
/*51612*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51625*/           /*Scope*/ 13, /*->51639*/
/*51626*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51639*/           /*Scope*/ 13, /*->51653*/
/*51640*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51653*/           /*Scope*/ 13, /*->51667*/
/*51654*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51667*/           /*Scope*/ 13, /*->51681*/
/*51668*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51681*/           /*Scope*/ 13, /*->51695*/
/*51682*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51695*/           /*Scope*/ 13, /*->51709*/
/*51696*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51709*/           /*Scope*/ 13, /*->51723*/
/*51710*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51723*/           /*Scope*/ 13, /*->51737*/
/*51724*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51737*/           /*Scope*/ 13, /*->51751*/
/*51738*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51751*/           /*Scope*/ 13, /*->51765*/
/*51752*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51765*/           /*Scope*/ 13, /*->51779*/
/*51766*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51779*/           /*Scope*/ 13, /*->51793*/
/*51780*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51793*/           /*Scope*/ 13, /*->51807*/
/*51794*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51807*/           /*Scope*/ 13, /*->51821*/
/*51808*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51821*/           /*Scope*/ 13, /*->51835*/
/*51822*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51835*/           /*Scope*/ 13, /*->51849*/
/*51836*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51849*/           /*Scope*/ 13, /*->51863*/
/*51850*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51863*/           /*Scope*/ 13, /*->51877*/
/*51864*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51877*/           /*Scope*/ 13, /*->51891*/
/*51878*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51891*/           0, /*End of Scope*/
/*51892*/         0, /*End of Scope*/
/*51893*/       0, /*End of Scope*/
/*51894*/     /*Scope*/ 110|128,8/*1134*/, /*->53030*/
/*51896*/       OPC_CheckChild0Type, MVT::f64,
/*51898*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*51899*/       OPC_MoveChild, 2,
/*51901*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51904*/       OPC_Scope, 26, /*->51932*/ // 16 children in Scope
/*51906*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*51908*/         OPC_MoveParent,
/*51909*/         OPC_CheckType, MVT::i1,
/*51911*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51913*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51916*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51932*/       /*Scope*/ 26, /*->51959*/
/*51933*/         OPC_CheckPredicate, 102, // Predicate_COND_OLT
/*51935*/         OPC_MoveParent,
/*51936*/         OPC_CheckType, MVT::i1,
/*51938*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51940*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51943*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51946*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51959*/       /*Scope*/ 26, /*->51986*/
/*51960*/         OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*51962*/         OPC_MoveParent,
/*51963*/         OPC_CheckType, MVT::i1,
/*51965*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51967*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51970*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51973*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51986*/       /*Scope*/ 26, /*->52013*/
/*51987*/         OPC_CheckPredicate, 103, // Predicate_COND_OLE
/*51989*/         OPC_MoveParent,
/*51990*/         OPC_CheckType, MVT::i1,
/*51992*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51994*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51997*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52013*/       /*Scope*/ 26, /*->52040*/
/*52014*/         OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*52016*/         OPC_MoveParent,
/*52017*/         OPC_CheckType, MVT::i1,
/*52019*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52021*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52024*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52027*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52040*/       /*Scope*/ 26, /*->52067*/
/*52041*/         OPC_CheckPredicate, 104, // Predicate_COND_ONE
/*52043*/         OPC_MoveParent,
/*52044*/         OPC_CheckType, MVT::i1,
/*52046*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52048*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52051*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52067*/       /*Scope*/ 26, /*->52094*/
/*52068*/         OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*52070*/         OPC_MoveParent,
/*52071*/         OPC_CheckType, MVT::i1,
/*52073*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52075*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52078*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52081*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52094*/       /*Scope*/ 26, /*->52121*/
/*52095*/         OPC_CheckPredicate, 105, // Predicate_COND_O
/*52097*/         OPC_MoveParent,
/*52098*/         OPC_CheckType, MVT::i1,
/*52100*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52102*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52105*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52121*/       /*Scope*/ 26, /*->52148*/
/*52122*/         OPC_CheckPredicate, 106, // Predicate_COND_UO
/*52124*/         OPC_MoveParent,
/*52125*/         OPC_CheckType, MVT::i1,
/*52127*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52129*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52132*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52135*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52148*/       /*Scope*/ 26, /*->52175*/
/*52149*/         OPC_CheckPredicate, 107, // Predicate_COND_ULT
/*52151*/         OPC_MoveParent,
/*52152*/         OPC_CheckType, MVT::i1,
/*52154*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52156*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52159*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52175*/       /*Scope*/ 26, /*->52202*/
/*52176*/         OPC_CheckPredicate, 108, // Predicate_COND_UEQ
/*52178*/         OPC_MoveParent,
/*52179*/         OPC_CheckType, MVT::i1,
/*52181*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52183*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52186*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52189*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52202*/       /*Scope*/ 26, /*->52229*/
/*52203*/         OPC_CheckPredicate, 109, // Predicate_COND_ULE
/*52205*/         OPC_MoveParent,
/*52206*/         OPC_CheckType, MVT::i1,
/*52208*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52210*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52213*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52216*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52229*/       /*Scope*/ 26, /*->52256*/
/*52230*/         OPC_CheckPredicate, 110, // Predicate_COND_UGT
/*52232*/         OPC_MoveParent,
/*52233*/         OPC_CheckType, MVT::i1,
/*52235*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52237*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52240*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52243*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52256*/       /*Scope*/ 26, /*->52283*/
/*52257*/         OPC_CheckPredicate, 111, // Predicate_COND_UNE
/*52259*/         OPC_MoveParent,
/*52260*/         OPC_CheckType, MVT::i1,
/*52262*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52264*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52267*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52270*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52283*/       /*Scope*/ 26, /*->52310*/
/*52284*/         OPC_CheckPredicate, 112, // Predicate_COND_UGE
/*52286*/         OPC_MoveParent,
/*52287*/         OPC_CheckType, MVT::i1,
/*52289*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52291*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52294*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52297*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52310*/       /*Scope*/ 77|128,5/*717*/, /*->53029*/
/*52312*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*52314*/         OPC_MoveParent,
/*52315*/         OPC_CheckType, MVT::i1,
/*52317*/         OPC_Scope, 120|128,1/*248*/, /*->52568*/ // 2 children in Scope
/*52320*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52322*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52325*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52328*/           OPC_Scope, 13, /*->52343*/ // 17 children in Scope
/*52330*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52343*/           /*Scope*/ 13, /*->52357*/
/*52344*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52357*/           /*Scope*/ 13, /*->52371*/
/*52358*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52371*/           /*Scope*/ 13, /*->52385*/
/*52372*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52385*/           /*Scope*/ 13, /*->52399*/
/*52386*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52399*/           /*Scope*/ 13, /*->52413*/
/*52400*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52413*/           /*Scope*/ 13, /*->52427*/
/*52414*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52427*/           /*Scope*/ 13, /*->52441*/
/*52428*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52441*/           /*Scope*/ 13, /*->52455*/
/*52442*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52455*/           /*Scope*/ 13, /*->52469*/
/*52456*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52469*/           /*Scope*/ 13, /*->52483*/
/*52470*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52483*/           /*Scope*/ 13, /*->52497*/
/*52484*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52497*/           /*Scope*/ 13, /*->52511*/
/*52498*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52511*/           /*Scope*/ 13, /*->52525*/
/*52512*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52525*/           /*Scope*/ 13, /*->52539*/
/*52526*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52539*/           /*Scope*/ 13, /*->52553*/
/*52540*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52553*/           /*Scope*/ 13, /*->52567*/
/*52554*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52567*/           0, /*End of Scope*/
/*52568*/         /*Scope*/ 74|128,3/*458*/, /*->53028*/
/*52570*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*52572*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52575*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52578*/           OPC_Scope, 13, /*->52593*/ // 32 children in Scope
/*52580*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52593*/           /*Scope*/ 13, /*->52607*/
/*52594*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52607*/           /*Scope*/ 13, /*->52621*/
/*52608*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52621*/           /*Scope*/ 13, /*->52635*/
/*52622*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52635*/           /*Scope*/ 13, /*->52649*/
/*52636*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52649*/           /*Scope*/ 13, /*->52663*/
/*52650*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52663*/           /*Scope*/ 13, /*->52677*/
/*52664*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52677*/           /*Scope*/ 13, /*->52691*/
/*52678*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52691*/           /*Scope*/ 13, /*->52705*/
/*52692*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52705*/           /*Scope*/ 13, /*->52719*/
/*52706*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52719*/           /*Scope*/ 13, /*->52733*/
/*52720*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52733*/           /*Scope*/ 13, /*->52747*/
/*52734*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52747*/           /*Scope*/ 13, /*->52761*/
/*52748*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52761*/           /*Scope*/ 13, /*->52775*/
/*52762*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52775*/           /*Scope*/ 13, /*->52789*/
/*52776*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52789*/           /*Scope*/ 13, /*->52803*/
/*52790*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52803*/           /*Scope*/ 13, /*->52817*/
/*52804*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52817*/           /*Scope*/ 13, /*->52831*/
/*52818*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52831*/           /*Scope*/ 13, /*->52845*/
/*52832*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52845*/           /*Scope*/ 13, /*->52859*/
/*52846*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52859*/           /*Scope*/ 13, /*->52873*/
/*52860*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52873*/           /*Scope*/ 13, /*->52887*/
/*52874*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52887*/           /*Scope*/ 13, /*->52901*/
/*52888*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52901*/           /*Scope*/ 13, /*->52915*/
/*52902*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52915*/           /*Scope*/ 13, /*->52929*/
/*52916*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52929*/           /*Scope*/ 13, /*->52943*/
/*52930*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52943*/           /*Scope*/ 13, /*->52957*/
/*52944*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52957*/           /*Scope*/ 13, /*->52971*/
/*52958*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52971*/           /*Scope*/ 13, /*->52985*/
/*52972*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52985*/           /*Scope*/ 13, /*->52999*/
/*52986*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52999*/           /*Scope*/ 13, /*->53013*/
/*53000*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53013*/           /*Scope*/ 13, /*->53027*/
/*53014*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53027*/           0, /*End of Scope*/
/*53028*/         0, /*End of Scope*/
/*53029*/       0, /*End of Scope*/
/*53030*/     /*Scope*/ 57|128,3/*441*/, /*->53473*/
/*53032*/       OPC_CheckChild0Type, MVT::i32,
/*53034*/       OPC_RecordChild1, // #1 = $src1
/*53035*/       OPC_MoveChild, 2,
/*53037*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*53040*/       OPC_Scope, 16, /*->53058*/ // 15 children in Scope
/*53042*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*53044*/         OPC_MoveParent,
/*53045*/         OPC_CheckType, MVT::i1,
/*53047*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53049*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53058*/       /*Scope*/ 16, /*->53075*/
/*53059*/         OPC_CheckPredicate, 113, // Predicate_COND_SLT
/*53061*/         OPC_MoveParent,
/*53062*/         OPC_CheckType, MVT::i1,
/*53064*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53075*/       /*Scope*/ 16, /*->53092*/
/*53076*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*53078*/         OPC_MoveParent,
/*53079*/         OPC_CheckType, MVT::i1,
/*53081*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53092*/       /*Scope*/ 16, /*->53109*/
/*53093*/         OPC_CheckPredicate, 114, // Predicate_COND_SLE
/*53095*/         OPC_MoveParent,
/*53096*/         OPC_CheckType, MVT::i1,
/*53098*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53100*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53109*/       /*Scope*/ 16, /*->53126*/
/*53110*/         OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*53112*/         OPC_MoveParent,
/*53113*/         OPC_CheckType, MVT::i1,
/*53115*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53126*/       /*Scope*/ 16, /*->53143*/
/*53127*/         OPC_CheckPredicate, 115, // Predicate_COND_NE
/*53129*/         OPC_MoveParent,
/*53130*/         OPC_CheckType, MVT::i1,
/*53132*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53143*/       /*Scope*/ 16, /*->53160*/
/*53144*/         OPC_CheckPredicate, 90, // Predicate_COND_SGE
/*53146*/         OPC_MoveParent,
/*53147*/         OPC_CheckType, MVT::i1,
/*53149*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53160*/       /*Scope*/ 109, /*->53270*/
/*53161*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*53163*/         OPC_MoveParent,
/*53164*/         OPC_CheckType, MVT::i1,
/*53166*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53168*/         OPC_Scope, 9, /*->53179*/ // 10 children in Scope
/*53170*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53179*/         /*Scope*/ 9, /*->53189*/
/*53180*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53189*/         /*Scope*/ 9, /*->53199*/
/*53190*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53199*/         /*Scope*/ 9, /*->53209*/
/*53200*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53209*/         /*Scope*/ 9, /*->53219*/
/*53210*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53219*/         /*Scope*/ 9, /*->53229*/
/*53220*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53229*/         /*Scope*/ 9, /*->53239*/
/*53230*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53239*/         /*Scope*/ 9, /*->53249*/
/*53240*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53249*/         /*Scope*/ 9, /*->53259*/
/*53250*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53259*/         /*Scope*/ 9, /*->53269*/
/*53260*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53269*/         0, /*End of Scope*/
/*53270*/       /*Scope*/ 16, /*->53287*/
/*53271*/         OPC_CheckPredicate, 107, // Predicate_COND_ULT
/*53273*/         OPC_MoveParent,
/*53274*/         OPC_CheckType, MVT::i1,
/*53276*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53278*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53287*/       /*Scope*/ 16, /*->53304*/
/*53288*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*53290*/         OPC_MoveParent,
/*53291*/         OPC_CheckType, MVT::i1,
/*53293*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53304*/       /*Scope*/ 16, /*->53321*/
/*53305*/         OPC_CheckPredicate, 109, // Predicate_COND_ULE
/*53307*/         OPC_MoveParent,
/*53308*/         OPC_CheckType, MVT::i1,
/*53310*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53312*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53321*/       /*Scope*/ 16, /*->53338*/
/*53322*/         OPC_CheckPredicate, 110, // Predicate_COND_UGT
/*53324*/         OPC_MoveParent,
/*53325*/         OPC_CheckType, MVT::i1,
/*53327*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53329*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53338*/       /*Scope*/ 16, /*->53355*/
/*53339*/         OPC_CheckPredicate, 115, // Predicate_COND_NE
/*53341*/         OPC_MoveParent,
/*53342*/         OPC_CheckType, MVT::i1,
/*53344*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53346*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53355*/       /*Scope*/ 16, /*->53372*/
/*53356*/         OPC_CheckPredicate, 112, // Predicate_COND_UGE
/*53358*/         OPC_MoveParent,
/*53359*/         OPC_CheckType, MVT::i1,
/*53361*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53363*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53372*/       /*Scope*/ 99, /*->53472*/
/*53373*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*53375*/         OPC_MoveParent,
/*53376*/         OPC_CheckType, MVT::i1,
/*53378*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53380*/         OPC_Scope, 9, /*->53391*/ // 9 children in Scope
/*53382*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53391*/         /*Scope*/ 9, /*->53401*/
/*53392*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53401*/         /*Scope*/ 9, /*->53411*/
/*53402*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53411*/         /*Scope*/ 9, /*->53421*/
/*53412*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53421*/         /*Scope*/ 9, /*->53431*/
/*53422*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53431*/         /*Scope*/ 9, /*->53441*/
/*53432*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53441*/         /*Scope*/ 9, /*->53451*/
/*53442*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53451*/         /*Scope*/ 9, /*->53461*/
/*53452*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53461*/         /*Scope*/ 9, /*->53471*/
/*53462*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*53471*/         0, /*End of Scope*/
/*53472*/       0, /*End of Scope*/
/*53473*/     /*Scope*/ 57|128,3/*441*/, /*->53916*/
/*53475*/       OPC_CheckChild0Type, MVT::i64,
/*53477*/       OPC_RecordChild1, // #1 = $src1
/*53478*/       OPC_MoveChild, 2,
/*53480*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*53483*/       OPC_Scope, 16, /*->53501*/ // 15 children in Scope
/*53485*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*53487*/         OPC_MoveParent,
/*53488*/         OPC_CheckType, MVT::i1,
/*53490*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53492*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53501*/       /*Scope*/ 16, /*->53518*/
/*53502*/         OPC_CheckPredicate, 113, // Predicate_COND_SLT
/*53504*/         OPC_MoveParent,
/*53505*/         OPC_CheckType, MVT::i1,
/*53507*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53518*/       /*Scope*/ 16, /*->53535*/
/*53519*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*53521*/         OPC_MoveParent,
/*53522*/         OPC_CheckType, MVT::i1,
/*53524*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53535*/       /*Scope*/ 16, /*->53552*/
/*53536*/         OPC_CheckPredicate, 114, // Predicate_COND_SLE
/*53538*/         OPC_MoveParent,
/*53539*/         OPC_CheckType, MVT::i1,
/*53541*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53543*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53552*/       /*Scope*/ 16, /*->53569*/
/*53553*/         OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*53555*/         OPC_MoveParent,
/*53556*/         OPC_CheckType, MVT::i1,
/*53558*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53569*/       /*Scope*/ 16, /*->53586*/
/*53570*/         OPC_CheckPredicate, 115, // Predicate_COND_NE
/*53572*/         OPC_MoveParent,
/*53573*/         OPC_CheckType, MVT::i1,
/*53575*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53577*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53586*/       /*Scope*/ 16, /*->53603*/
/*53587*/         OPC_CheckPredicate, 90, // Predicate_COND_SGE
/*53589*/         OPC_MoveParent,
/*53590*/         OPC_CheckType, MVT::i1,
/*53592*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53603*/       /*Scope*/ 109, /*->53713*/
/*53604*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*53606*/         OPC_MoveParent,
/*53607*/         OPC_CheckType, MVT::i1,
/*53609*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53611*/         OPC_Scope, 9, /*->53622*/ // 10 children in Scope
/*53613*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53622*/         /*Scope*/ 9, /*->53632*/
/*53623*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53632*/         /*Scope*/ 9, /*->53642*/
/*53633*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53642*/         /*Scope*/ 9, /*->53652*/
/*53643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53652*/         /*Scope*/ 9, /*->53662*/
/*53653*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53662*/         /*Scope*/ 9, /*->53672*/
/*53663*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53672*/         /*Scope*/ 9, /*->53682*/
/*53673*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53682*/         /*Scope*/ 9, /*->53692*/
/*53683*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53692*/         /*Scope*/ 9, /*->53702*/
/*53693*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53702*/         /*Scope*/ 9, /*->53712*/
/*53703*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53712*/         0, /*End of Scope*/
/*53713*/       /*Scope*/ 16, /*->53730*/
/*53714*/         OPC_CheckPredicate, 107, // Predicate_COND_ULT
/*53716*/         OPC_MoveParent,
/*53717*/         OPC_CheckType, MVT::i1,
/*53719*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53730*/       /*Scope*/ 16, /*->53747*/
/*53731*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*53733*/         OPC_MoveParent,
/*53734*/         OPC_CheckType, MVT::i1,
/*53736*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53738*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53747*/       /*Scope*/ 16, /*->53764*/
/*53748*/         OPC_CheckPredicate, 109, // Predicate_COND_ULE
/*53750*/         OPC_MoveParent,
/*53751*/         OPC_CheckType, MVT::i1,
/*53753*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53764*/       /*Scope*/ 16, /*->53781*/
/*53765*/         OPC_CheckPredicate, 110, // Predicate_COND_UGT
/*53767*/         OPC_MoveParent,
/*53768*/         OPC_CheckType, MVT::i1,
/*53770*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53781*/       /*Scope*/ 16, /*->53798*/
/*53782*/         OPC_CheckPredicate, 115, // Predicate_COND_NE
/*53784*/         OPC_MoveParent,
/*53785*/         OPC_CheckType, MVT::i1,
/*53787*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53789*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53798*/       /*Scope*/ 16, /*->53815*/
/*53799*/         OPC_CheckPredicate, 112, // Predicate_COND_UGE
/*53801*/         OPC_MoveParent,
/*53802*/         OPC_CheckType, MVT::i1,
/*53804*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53806*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53815*/       /*Scope*/ 99, /*->53915*/
/*53816*/         OPC_CheckPredicate, 101, // Predicate_COND_NULL
/*53818*/         OPC_MoveParent,
/*53819*/         OPC_CheckType, MVT::i1,
/*53821*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53823*/         OPC_Scope, 9, /*->53834*/ // 9 children in Scope
/*53825*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53834*/         /*Scope*/ 9, /*->53844*/
/*53835*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53844*/         /*Scope*/ 9, /*->53854*/
/*53845*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53854*/         /*Scope*/ 9, /*->53864*/
/*53855*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53864*/         /*Scope*/ 9, /*->53874*/
/*53865*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53874*/         /*Scope*/ 9, /*->53884*/
/*53875*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53884*/         /*Scope*/ 9, /*->53894*/
/*53885*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53894*/         /*Scope*/ 9, /*->53904*/
/*53895*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53904*/         /*Scope*/ 9, /*->53914*/
/*53905*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53914*/         0, /*End of Scope*/
/*53915*/       0, /*End of Scope*/
/*53916*/     0, /*End of Scope*/
/*53917*/   /*SwitchOpcode*/ 75, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->53995
/*53920*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*53921*/     OPC_CheckType, MVT::i1,
/*53923*/     OPC_Scope, 34, /*->53959*/ // 2 children in Scope
/*53925*/       OPC_CheckChild0Type, MVT::f32,
/*53927*/       OPC_RecordChild1, // #1 = $src1
/*53928*/       OPC_CheckChild1Type, MVT::i32,
/*53930*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53932*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53935*/       OPC_Scope, 10, /*->53947*/ // 2 children in Scope
/*53937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53947*/       /*Scope*/ 10, /*->53958*/
/*53948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53958*/       0, /*End of Scope*/
/*53959*/     /*Scope*/ 34, /*->53994*/
/*53960*/       OPC_CheckChild0Type, MVT::f64,
/*53962*/       OPC_RecordChild1, // #1 = $src1
/*53963*/       OPC_CheckChild1Type, MVT::i32,
/*53965*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53967*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53970*/       OPC_Scope, 10, /*->53982*/ // 2 children in Scope
/*53972*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53982*/       /*Scope*/ 10, /*->53993*/
/*53983*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53993*/       0, /*End of Scope*/
/*53994*/     0, /*End of Scope*/
/*53995*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_TO_FP16),// ->54019
/*53998*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53999*/     OPC_CheckChild0Type, MVT::f32,
/*54001*/     OPC_CheckType, MVT::i32,
/*54003*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54005*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54008*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54019*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->54057
/*54022*/     OPC_RecordChild0, // #0 = $src2
/*54023*/     OPC_CheckChild0Type, MVT::i1,
/*54025*/     OPC_RecordChild1, // #1 = $src1
/*54026*/     OPC_RecordChild2, // #2 = $src0
/*54027*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->54042
/*54030*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54032*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src2, i32:i32:$src1, i32:i32:$src0) - Complexity = -997
                // Dst: (V_CNDMASK_B32_e64:i32 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2)
/*54042*/     /*SwitchType*/ 12, MVT::f32,// ->54056
/*54044*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54046*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*54056*/     0, // EndSwitchType
/*54057*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::SMIN3),// ->54079
/*54060*/     OPC_RecordChild0, // #0 = $src0
/*54061*/     OPC_RecordChild1, // #1 = $src1
/*54062*/     OPC_RecordChild2, // #2 = $src2
/*54063*/     OPC_CheckChild2Type, MVT::i32,
/*54065*/     OPC_CheckType, MVT::i32,
/*54067*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54069*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*54079*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::UMIN3),// ->54101
/*54082*/     OPC_RecordChild0, // #0 = $src0
/*54083*/     OPC_RecordChild1, // #1 = $src1
/*54084*/     OPC_RecordChild2, // #2 = $src2
/*54085*/     OPC_CheckChild2Type, MVT::i32,
/*54087*/     OPC_CheckType, MVT::i32,
/*54089*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54091*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*54101*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::SMAX3),// ->54123
/*54104*/     OPC_RecordChild0, // #0 = $src0
/*54105*/     OPC_RecordChild1, // #1 = $src1
/*54106*/     OPC_RecordChild2, // #2 = $src2
/*54107*/     OPC_CheckChild2Type, MVT::i32,
/*54109*/     OPC_CheckType, MVT::i32,
/*54111*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54113*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*54123*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::UMAX3),// ->54145
/*54126*/     OPC_RecordChild0, // #0 = $src0
/*54127*/     OPC_RecordChild1, // #1 = $src1
/*54128*/     OPC_RecordChild2, // #2 = $src2
/*54129*/     OPC_CheckChild2Type, MVT::i32,
/*54131*/     OPC_CheckType, MVT::i32,
/*54133*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54135*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*54145*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::MAD),// ->54179
/*54148*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*54149*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*54150*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*54151*/     OPC_CheckType, MVT::f32,
/*54153*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54155*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*54158*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*54161*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*54164*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
              // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*54179*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->54242
/*54182*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*54183*/     OPC_MoveChild, 1,
/*54185*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54188*/     OPC_CheckPredicate, 88, // Predicate_FP_ZERO
/*54190*/     OPC_MoveParent,
/*54191*/     OPC_MoveChild, 2,
/*54193*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54196*/     OPC_CheckPredicate, 87, // Predicate_FP_ONE
/*54198*/     OPC_MoveParent,
/*54199*/     OPC_CheckType, MVT::f32,
/*54201*/     OPC_Scope, 27, /*->54230*/ // 2 children in Scope
/*54203*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54205*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*54208*/       OPC_EmitInteger, MVT::i32, 0, 
/*54211*/       OPC_EmitInteger, MVT::i32, 0, 
/*54214*/       OPC_EmitInteger, MVT::i1, 1, 
/*54217*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*54230*/     /*Scope*/ 10, /*->54241*/
/*54231*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54233*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*54241*/     0, /*End of Scope*/
/*54242*/   /*SwitchOpcode*/ 11|128,8/*1035*/, TARGET_VAL(ISD::FDIV),// ->55281
/*54246*/     OPC_Scope, 95|128,3/*479*/, /*->54728*/ // 2 children in Scope
/*54249*/       OPC_MoveChild, 0,
/*54251*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54254*/       OPC_CheckPredicate, 87, // Predicate_FP_ONE
/*54256*/       OPC_MoveParent,
/*54257*/       OPC_Scope, 113|128,1/*241*/, /*->54501*/ // 2 children in Scope
/*54260*/         OPC_MoveChild, 1,
/*54262*/         OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*54265*/         OPC_RecordChild0, // #0 = $src
/*54266*/         OPC_MoveParent,
/*54267*/         OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->54488
/*54271*/           OPC_Scope, 67, /*->54340*/ // 4 children in Scope
/*54273*/             OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*54275*/             OPC_EmitInteger, MVT::i32, 1, 
/*54278*/             OPC_EmitInteger, MVT::i32, 0, 
/*54281*/             OPC_EmitInteger, MVT::i32, 0, 
/*54284*/             OPC_EmitInteger, MVT::i32, 0, 
/*54287*/             OPC_EmitInteger, MVT::i32, 0, 
/*54290*/             OPC_EmitInteger, MVT::i32, 0, 
/*54293*/             OPC_EmitInteger, MVT::i32, 0, 
/*54296*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54308*/             OPC_EmitInteger, MVT::i32, 1, 
/*54311*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54314*/             OPC_EmitInteger, MVT::i32, 0, 
/*54317*/             OPC_EmitInteger, MVT::i32, 0, 
/*54320*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*54340*/           /*Scope*/ 67, /*->54408*/
/*54341*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*54343*/             OPC_EmitInteger, MVT::i32, 1, 
/*54346*/             OPC_EmitInteger, MVT::i32, 0, 
/*54349*/             OPC_EmitInteger, MVT::i32, 0, 
/*54352*/             OPC_EmitInteger, MVT::i32, 0, 
/*54355*/             OPC_EmitInteger, MVT::i32, 0, 
/*54358*/             OPC_EmitInteger, MVT::i32, 0, 
/*54361*/             OPC_EmitInteger, MVT::i32, 0, 
/*54364*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54376*/             OPC_EmitInteger, MVT::i32, 1, 
/*54379*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54382*/             OPC_EmitInteger, MVT::i32, 0, 
/*54385*/             OPC_EmitInteger, MVT::i32, 0, 
/*54388*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*54408*/           /*Scope*/ 67, /*->54476*/
/*54409*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*54411*/             OPC_EmitInteger, MVT::i32, 1, 
/*54414*/             OPC_EmitInteger, MVT::i32, 0, 
/*54417*/             OPC_EmitInteger, MVT::i32, 0, 
/*54420*/             OPC_EmitInteger, MVT::i32, 0, 
/*54423*/             OPC_EmitInteger, MVT::i32, 0, 
/*54426*/             OPC_EmitInteger, MVT::i32, 0, 
/*54429*/             OPC_EmitInteger, MVT::i32, 0, 
/*54432*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54444*/             OPC_EmitInteger, MVT::i32, 1, 
/*54447*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54450*/             OPC_EmitInteger, MVT::i32, 0, 
/*54453*/             OPC_EmitInteger, MVT::i32, 0, 
/*54456*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*54476*/           /*Scope*/ 10, /*->54487*/
/*54477*/             OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*54479*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                          1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*54487*/           0, /*End of Scope*/
/*54488*/         /*SwitchType*/ 10, MVT::f64,// ->54500
/*54490*/           OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*54492*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, (fsqrt:f64 f64:f64:$src)) - Complexity = 10
                    // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*54500*/         0, // EndSwitchType
/*54501*/       /*Scope*/ 96|128,1/*224*/, /*->54727*/
/*54503*/         OPC_RecordChild1, // #0 = $src
/*54504*/         OPC_SwitchType /*2 cases */, 78|128,1/*206*/, MVT::f32,// ->54714
/*54508*/           OPC_Scope, 67, /*->54577*/ // 3 children in Scope
/*54510*/             OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*54512*/             OPC_EmitInteger, MVT::i32, 1, 
/*54515*/             OPC_EmitInteger, MVT::i32, 0, 
/*54518*/             OPC_EmitInteger, MVT::i32, 0, 
/*54521*/             OPC_EmitInteger, MVT::i32, 0, 
/*54524*/             OPC_EmitInteger, MVT::i32, 0, 
/*54527*/             OPC_EmitInteger, MVT::i32, 0, 
/*54530*/             OPC_EmitInteger, MVT::i32, 0, 
/*54533*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54545*/             OPC_EmitInteger, MVT::i32, 1, 
/*54548*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54551*/             OPC_EmitInteger, MVT::i32, 0, 
/*54554*/             OPC_EmitInteger, MVT::i32, 0, 
/*54557*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*54577*/           /*Scope*/ 67, /*->54645*/
/*54578*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*54580*/             OPC_EmitInteger, MVT::i32, 1, 
/*54583*/             OPC_EmitInteger, MVT::i32, 0, 
/*54586*/             OPC_EmitInteger, MVT::i32, 0, 
/*54589*/             OPC_EmitInteger, MVT::i32, 0, 
/*54592*/             OPC_EmitInteger, MVT::i32, 0, 
/*54595*/             OPC_EmitInteger, MVT::i32, 0, 
/*54598*/             OPC_EmitInteger, MVT::i32, 0, 
/*54601*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54613*/             OPC_EmitInteger, MVT::i32, 1, 
/*54616*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54619*/             OPC_EmitInteger, MVT::i32, 0, 
/*54622*/             OPC_EmitInteger, MVT::i32, 0, 
/*54625*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54645*/           /*Scope*/ 67, /*->54713*/
/*54646*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*54648*/             OPC_EmitInteger, MVT::i32, 1, 
/*54651*/             OPC_EmitInteger, MVT::i32, 0, 
/*54654*/             OPC_EmitInteger, MVT::i32, 0, 
/*54657*/             OPC_EmitInteger, MVT::i32, 0, 
/*54660*/             OPC_EmitInteger, MVT::i32, 0, 
/*54663*/             OPC_EmitInteger, MVT::i32, 0, 
/*54666*/             OPC_EmitInteger, MVT::i32, 0, 
/*54669*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54681*/             OPC_EmitInteger, MVT::i32, 1, 
/*54684*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54687*/             OPC_EmitInteger, MVT::i32, 0, 
/*54690*/             OPC_EmitInteger, MVT::i32, 0, 
/*54693*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54713*/           0, /*End of Scope*/
/*54714*/         /*SwitchType*/ 10, MVT::f64,// ->54726
/*54716*/           OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*54718*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, f64:f64:$src) - Complexity = 7
                    // Dst: (V_RCP_F64_e32:f64 ?:f64:$src)
/*54726*/         0, // EndSwitchType
/*54727*/       0, /*End of Scope*/
/*54728*/     /*Scope*/ 38|128,4/*550*/, /*->55280*/
/*54730*/       OPC_RecordChild0, // #0 = $src0
/*54731*/       OPC_RecordChild1, // #1 = $src1
/*54732*/       OPC_SwitchType /*2 cases */, 122|128,3/*506*/, MVT::f32,// ->55242
/*54736*/         OPC_Scope, 38|128,1/*166*/, /*->54905*/ // 3 children in Scope
/*54739*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*54741*/           OPC_EmitInteger, MVT::i32, 0, 
/*54744*/           OPC_EmitInteger, MVT::i32, 0, 
/*54747*/           OPC_EmitInteger, MVT::i32, 1, 
/*54750*/           OPC_EmitInteger, MVT::i32, 0, 
/*54753*/           OPC_EmitInteger, MVT::i32, 0, 
/*54756*/           OPC_EmitInteger, MVT::i32, 0, 
/*54759*/           OPC_EmitInteger, MVT::i32, 0, 
/*54762*/           OPC_EmitInteger, MVT::i32, 0, 
/*54765*/           OPC_EmitInteger, MVT::i32, 0, 
/*54768*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54780*/           OPC_EmitInteger, MVT::i32, 1, 
/*54783*/           OPC_EmitInteger, MVT::i32, 0, 
/*54786*/           OPC_EmitInteger, MVT::i32, 0, 
/*54789*/           OPC_EmitInteger, MVT::i32, 0, 
/*54792*/           OPC_EmitInteger, MVT::i32, 0, 
/*54795*/           OPC_EmitInteger, MVT::i32, 0, 
/*54798*/           OPC_EmitInteger, MVT::i32, 0, 
/*54801*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54813*/           OPC_EmitInteger, MVT::i32, 1, 
/*54816*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54819*/           OPC_EmitInteger, MVT::i32, 0, 
/*54822*/           OPC_EmitInteger, MVT::i32, 0, 
/*54825*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54845*/           OPC_EmitInteger, MVT::i32, 0, 
/*54848*/           OPC_EmitInteger, MVT::i32, 0, 
/*54851*/           OPC_EmitInteger, MVT::i32, 0, 
/*54854*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54866*/           OPC_EmitInteger, MVT::i32, 1, 
/*54869*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54872*/           OPC_EmitInteger, MVT::i32, 0, 
/*54875*/           OPC_EmitInteger, MVT::i32, 0, 
/*54878*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54905*/         /*Scope*/ 38|128,1/*166*/, /*->55073*/
/*54907*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*54909*/           OPC_EmitInteger, MVT::i32, 0, 
/*54912*/           OPC_EmitInteger, MVT::i32, 0, 
/*54915*/           OPC_EmitInteger, MVT::i32, 1, 
/*54918*/           OPC_EmitInteger, MVT::i32, 0, 
/*54921*/           OPC_EmitInteger, MVT::i32, 0, 
/*54924*/           OPC_EmitInteger, MVT::i32, 0, 
/*54927*/           OPC_EmitInteger, MVT::i32, 0, 
/*54930*/           OPC_EmitInteger, MVT::i32, 0, 
/*54933*/           OPC_EmitInteger, MVT::i32, 0, 
/*54936*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54948*/           OPC_EmitInteger, MVT::i32, 1, 
/*54951*/           OPC_EmitInteger, MVT::i32, 0, 
/*54954*/           OPC_EmitInteger, MVT::i32, 0, 
/*54957*/           OPC_EmitInteger, MVT::i32, 0, 
/*54960*/           OPC_EmitInteger, MVT::i32, 0, 
/*54963*/           OPC_EmitInteger, MVT::i32, 0, 
/*54966*/           OPC_EmitInteger, MVT::i32, 0, 
/*54969*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54981*/           OPC_EmitInteger, MVT::i32, 1, 
/*54984*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54987*/           OPC_EmitInteger, MVT::i32, 0, 
/*54990*/           OPC_EmitInteger, MVT::i32, 0, 
/*54993*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*55013*/           OPC_EmitInteger, MVT::i32, 0, 
/*55016*/           OPC_EmitInteger, MVT::i32, 0, 
/*55019*/           OPC_EmitInteger, MVT::i32, 0, 
/*55022*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55034*/           OPC_EmitInteger, MVT::i32, 1, 
/*55037*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55040*/           OPC_EmitInteger, MVT::i32, 0, 
/*55043*/           OPC_EmitInteger, MVT::i32, 0, 
/*55046*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*55073*/         /*Scope*/ 38|128,1/*166*/, /*->55241*/
/*55075*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*55077*/           OPC_EmitInteger, MVT::i32, 0, 
/*55080*/           OPC_EmitInteger, MVT::i32, 0, 
/*55083*/           OPC_EmitInteger, MVT::i32, 1, 
/*55086*/           OPC_EmitInteger, MVT::i32, 0, 
/*55089*/           OPC_EmitInteger, MVT::i32, 0, 
/*55092*/           OPC_EmitInteger, MVT::i32, 0, 
/*55095*/           OPC_EmitInteger, MVT::i32, 0, 
/*55098*/           OPC_EmitInteger, MVT::i32, 0, 
/*55101*/           OPC_EmitInteger, MVT::i32, 0, 
/*55104*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55116*/           OPC_EmitInteger, MVT::i32, 1, 
/*55119*/           OPC_EmitInteger, MVT::i32, 0, 
/*55122*/           OPC_EmitInteger, MVT::i32, 0, 
/*55125*/           OPC_EmitInteger, MVT::i32, 0, 
/*55128*/           OPC_EmitInteger, MVT::i32, 0, 
/*55131*/           OPC_EmitInteger, MVT::i32, 0, 
/*55134*/           OPC_EmitInteger, MVT::i32, 0, 
/*55137*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55149*/           OPC_EmitInteger, MVT::i32, 1, 
/*55152*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55155*/           OPC_EmitInteger, MVT::i32, 0, 
/*55158*/           OPC_EmitInteger, MVT::i32, 0, 
/*55161*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*55181*/           OPC_EmitInteger, MVT::i32, 0, 
/*55184*/           OPC_EmitInteger, MVT::i32, 0, 
/*55187*/           OPC_EmitInteger, MVT::i32, 0, 
/*55190*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55202*/           OPC_EmitInteger, MVT::i32, 1, 
/*55205*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55208*/           OPC_EmitInteger, MVT::i32, 0, 
/*55211*/           OPC_EmitInteger, MVT::i32, 0, 
/*55214*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*55241*/         0, /*End of Scope*/
/*55242*/       /*SwitchType*/ 35, MVT::f64,// ->55279
/*55244*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55246*/         OPC_EmitInteger, MVT::i32, 0, 
/*55249*/         OPC_EmitInteger, MVT::i32, 0, 
/*55252*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1,  // Results = #4
/*55260*/         OPC_EmitInteger, MVT::i1, 0, 
/*55263*/         OPC_EmitInteger, MVT::i32, 0, 
/*55266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 0, 3, 4, 5, 6, 
                  // Src: (fdiv:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_MUL_F64:f64 0:i32, ?:f64:$src0, 0:i32, (V_RCP_F64_e32:i64 ?:f64:$src1), 0:i1, 0:i32)
/*55279*/       0, // EndSwitchType
/*55280*/     0, /*End of Scope*/
/*55281*/   /*SwitchOpcode*/ 8|128,1/*136*/, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->55421
/*55285*/     OPC_RecordMemRef,
/*55286*/     OPC_RecordChild0, // #0 = $sbase
/*55287*/     OPC_RecordChild1, // #1 = $offset
/*55288*/     OPC_Scope, 66, /*->55356*/ // 3 children in Scope
/*55290*/       OPC_MoveChild, 1,
/*55292*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55295*/       OPC_Scope, 17, /*->55314*/ // 3 children in Scope
/*55297*/         OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*55299*/         OPC_MoveParent,
/*55300*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*55302*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*55305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*55314*/       /*Scope*/ 17, /*->55332*/
/*55315*/         OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*55317*/         OPC_MoveParent,
/*55318*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*55320*/         OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*55323*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*55332*/       /*Scope*/ 22, /*->55355*/
/*55333*/         OPC_MoveParent,
/*55334*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55336*/         OPC_EmitConvertToTarget, 1,
/*55338*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*55346*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*55355*/       0, /*End of Scope*/
/*55356*/     /*Scope*/ 31, /*->55388*/
/*55357*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*55359*/       OPC_EmitInteger, MVT::i32, 0, 
/*55362*/       OPC_EmitInteger, MVT::i16, 0, 
/*55365*/       OPC_EmitInteger, MVT::i1, 0, 
/*55368*/       OPC_EmitInteger, MVT::i1, 0, 
/*55371*/       OPC_EmitInteger, MVT::i1, 0, 
/*55374*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:v4i32:$sbase, ?:i32:$voff, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*55388*/     /*Scope*/ 31, /*->55420*/
/*55389*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*55391*/       OPC_EmitInteger, MVT::i32, 0, 
/*55394*/       OPC_EmitInteger, MVT::i16, 0, 
/*55397*/       OPC_EmitInteger, MVT::i1, 0, 
/*55400*/       OPC_EmitInteger, MVT::i1, 0, 
/*55403*/       OPC_EmitInteger, MVT::i1, 0, 
/*55406*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_VI_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_VI_OFFEN:f32 ?:v4i32:$sbase, ?:i32:$voff, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*55420*/     0, /*End of Scope*/
/*55421*/   /*SwitchOpcode*/ 2|128,6/*770*/, TARGET_VAL(ISD::FADD),// ->56195
/*55425*/     OPC_Scope, 85|128,1/*213*/, /*->55641*/ // 4 children in Scope
/*55428*/       OPC_MoveChild, 0,
/*55430*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55433*/       OPC_RecordChild0, // #0 = $src0
/*55434*/       OPC_RecordChild1, // #1 = $src1
/*55435*/       OPC_MoveParent,
/*55436*/       OPC_RecordChild1, // #2 = $src2
/*55437*/       OPC_CheckType, MVT::f32,
/*55439*/       OPC_Scope, 99, /*->55540*/ // 2 children in Scope
/*55441*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*55443*/         OPC_EmitInteger, MVT::i32, 0, 
/*55446*/         OPC_EmitInteger, MVT::i32, 0, 
/*55449*/         OPC_EmitInteger, MVT::i32, 0, 
/*55452*/         OPC_EmitInteger, MVT::i32, 0, 
/*55455*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55467*/         OPC_EmitInteger, MVT::i32, 0, 
/*55470*/         OPC_EmitInteger, MVT::i32, 0, 
/*55473*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55485*/         OPC_EmitInteger, MVT::i32, 0, 
/*55488*/         OPC_EmitInteger, MVT::i32, 0, 
/*55491*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55503*/         OPC_EmitInteger, MVT::i32, 1, 
/*55506*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55509*/         OPC_EmitInteger, MVT::i32, 0, 
/*55512*/         OPC_EmitInteger, MVT::i32, 0, 
/*55515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*55540*/       /*Scope*/ 99, /*->55640*/
/*55541*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55543*/         OPC_EmitInteger, MVT::i32, 0, 
/*55546*/         OPC_EmitInteger, MVT::i32, 0, 
/*55549*/         OPC_EmitInteger, MVT::i32, 0, 
/*55552*/         OPC_EmitInteger, MVT::i32, 0, 
/*55555*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55567*/         OPC_EmitInteger, MVT::i32, 0, 
/*55570*/         OPC_EmitInteger, MVT::i32, 0, 
/*55573*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55585*/         OPC_EmitInteger, MVT::i32, 0, 
/*55588*/         OPC_EmitInteger, MVT::i32, 0, 
/*55591*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55603*/         OPC_EmitInteger, MVT::i32, 1, 
/*55606*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55609*/         OPC_EmitInteger, MVT::i32, 0, 
/*55612*/         OPC_EmitInteger, MVT::i32, 0, 
/*55615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*55640*/       0, /*End of Scope*/
/*55641*/     /*Scope*/ 66|128,2/*322*/, /*->55965*/
/*55643*/       OPC_RecordChild0, // #0 = $src2
/*55644*/       OPC_Scope, 84|128,1/*212*/, /*->55859*/ // 2 children in Scope
/*55647*/         OPC_MoveChild, 1,
/*55649*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55652*/         OPC_RecordChild0, // #1 = $src0
/*55653*/         OPC_RecordChild1, // #2 = $src1
/*55654*/         OPC_MoveParent,
/*55655*/         OPC_CheckType, MVT::f32,
/*55657*/         OPC_Scope, 99, /*->55758*/ // 2 children in Scope
/*55659*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*55661*/           OPC_EmitInteger, MVT::i32, 0, 
/*55664*/           OPC_EmitInteger, MVT::i32, 0, 
/*55667*/           OPC_EmitInteger, MVT::i32, 0, 
/*55670*/           OPC_EmitInteger, MVT::i32, 0, 
/*55673*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55685*/           OPC_EmitInteger, MVT::i32, 0, 
/*55688*/           OPC_EmitInteger, MVT::i32, 0, 
/*55691*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55703*/           OPC_EmitInteger, MVT::i32, 0, 
/*55706*/           OPC_EmitInteger, MVT::i32, 0, 
/*55709*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55721*/           OPC_EmitInteger, MVT::i32, 1, 
/*55724*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55727*/           OPC_EmitInteger, MVT::i32, 0, 
/*55730*/           OPC_EmitInteger, MVT::i32, 0, 
/*55733*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*55758*/         /*Scope*/ 99, /*->55858*/
/*55759*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55761*/           OPC_EmitInteger, MVT::i32, 0, 
/*55764*/           OPC_EmitInteger, MVT::i32, 0, 
/*55767*/           OPC_EmitInteger, MVT::i32, 0, 
/*55770*/           OPC_EmitInteger, MVT::i32, 0, 
/*55773*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55785*/           OPC_EmitInteger, MVT::i32, 0, 
/*55788*/           OPC_EmitInteger, MVT::i32, 0, 
/*55791*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55803*/           OPC_EmitInteger, MVT::i32, 0, 
/*55806*/           OPC_EmitInteger, MVT::i32, 0, 
/*55809*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55821*/           OPC_EmitInteger, MVT::i32, 1, 
/*55824*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55827*/           OPC_EmitInteger, MVT::i32, 0, 
/*55830*/           OPC_EmitInteger, MVT::i32, 0, 
/*55833*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*55858*/         0, /*End of Scope*/
/*55859*/       /*Scope*/ 104, /*->55964*/
/*55860*/         OPC_RecordChild1, // #1 = $src1
/*55861*/         OPC_CheckType, MVT::f32,
/*55863*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55865*/         OPC_EmitInteger, MVT::i32, 0, 
/*55868*/         OPC_EmitInteger, MVT::i32, 0, 
/*55871*/         OPC_EmitInteger, MVT::i32, 1, 
/*55874*/         OPC_EmitInteger, MVT::i32, 0, 
/*55877*/         OPC_EmitInteger, MVT::i32, 0, 
/*55880*/         OPC_EmitInteger, MVT::i32, 0, 
/*55883*/         OPC_EmitInteger, MVT::i32, 0, 
/*55886*/         OPC_EmitInteger, MVT::i32, 0, 
/*55889*/         OPC_EmitInteger, MVT::i32, 0, 
/*55892*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55904*/         OPC_EmitInteger, MVT::i32, 0, 
/*55907*/         OPC_EmitInteger, MVT::i32, 0, 
/*55910*/         OPC_EmitInteger, MVT::i32, 0, 
/*55913*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55925*/         OPC_EmitInteger, MVT::i32, 1, 
/*55928*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55931*/         OPC_EmitInteger, MVT::i32, 0, 
/*55934*/         OPC_EmitInteger, MVT::i32, 0, 
/*55937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55964*/       0, /*End of Scope*/
/*55965*/     /*Scope*/ 65, /*->56031*/
/*55966*/       OPC_MoveChild, 0,
/*55968*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55971*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*55972*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*55973*/       OPC_MoveParent,
/*55974*/       OPC_RecordChild1, // #2 = $VOP3Mods:src2:src2_modifiers
/*55975*/       OPC_CheckType, MVT::f32,
/*55977*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55979*/       OPC_Scope, 24, /*->56005*/ // 2 children in Scope
/*55981*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*55984*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*55987*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*55990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fadd:f32 (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -961
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*56005*/       /*Scope*/ 24, /*->56030*/
/*56006*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*56009*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #5 #6 #7 #8
/*56012*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*56015*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 10, 9, 7, 8, 
                  // Src: (fadd:f32 (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -961
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*56030*/       0, /*End of Scope*/
/*56031*/     /*Scope*/ 33|128,1/*161*/, /*->56194*/
/*56033*/       OPC_RecordChild0, // #0 = $VOP3Mods:src2:src2_modifiers
/*56034*/       OPC_Scope, 61, /*->56097*/ // 2 children in Scope
/*56036*/         OPC_MoveChild, 1,
/*56038*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56041*/         OPC_RecordChild0, // #1 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*56042*/         OPC_RecordChild1, // #2 = $VOP3Mods:src1:src1_modifiers
/*56043*/         OPC_MoveParent,
/*56044*/         OPC_CheckType, MVT::f32,
/*56046*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56048*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*56051*/         OPC_Scope, 21, /*->56074*/ // 2 children in Scope
/*56053*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #5 #6 #7 #8
/*56056*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*56059*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 6, 5, 10, 9, 4, 3, 7, 8, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers))) - Complexity = -961
                    // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*56074*/         /*Scope*/ 21, /*->56096*/
/*56075*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*56078*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectVOP3Mods0:$ #7 #8 #9 #10
/*56081*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))) - Complexity = -961
                    // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*56096*/         0, /*End of Scope*/
/*56097*/       /*Scope*/ 95, /*->56193*/
/*56098*/         OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*56099*/         OPC_SwitchType /*2 cases */, 44, MVT::f32,// ->56146
/*56102*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56104*/           OPC_Scope, 19, /*->56125*/ // 2 children in Scope
/*56106*/             OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56109*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56112*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                          1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                      // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56125*/           /*Scope*/ 19, /*->56145*/
/*56126*/             OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56129*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56132*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                          1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                      // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                      // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56145*/           0, /*End of Scope*/
/*56146*/         /*SwitchType*/ 44, MVT::f64,// ->56192
/*56148*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56150*/           OPC_Scope, 19, /*->56171*/ // 2 children in Scope
/*56152*/             OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56155*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56158*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                          1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                      // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56171*/           /*Scope*/ 19, /*->56191*/
/*56172*/             OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56175*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56178*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                          1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                      // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                      // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56191*/           0, /*End of Scope*/
/*56192*/         0, // EndSwitchType
/*56193*/       0, /*End of Scope*/
/*56194*/     0, /*End of Scope*/
/*56195*/   /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->56693
/*56199*/     OPC_Scope, 113|128,1/*241*/, /*->56443*/ // 2 children in Scope
/*56202*/       OPC_MoveChild, 0,
/*56204*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*56207*/       OPC_RecordChild0, // #0 = $src
/*56208*/       OPC_MoveParent,
/*56209*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->56430
/*56213*/         OPC_Scope, 67, /*->56282*/ // 4 children in Scope
/*56215*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56217*/           OPC_EmitInteger, MVT::i32, 1, 
/*56220*/           OPC_EmitInteger, MVT::i32, 0, 
/*56223*/           OPC_EmitInteger, MVT::i32, 0, 
/*56226*/           OPC_EmitInteger, MVT::i32, 0, 
/*56229*/           OPC_EmitInteger, MVT::i32, 0, 
/*56232*/           OPC_EmitInteger, MVT::i32, 0, 
/*56235*/           OPC_EmitInteger, MVT::i32, 0, 
/*56238*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56250*/           OPC_EmitInteger, MVT::i32, 1, 
/*56253*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56256*/           OPC_EmitInteger, MVT::i32, 0, 
/*56259*/           OPC_EmitInteger, MVT::i32, 0, 
/*56262*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*56282*/         /*Scope*/ 67, /*->56350*/
/*56283*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56285*/           OPC_EmitInteger, MVT::i32, 1, 
/*56288*/           OPC_EmitInteger, MVT::i32, 0, 
/*56291*/           OPC_EmitInteger, MVT::i32, 0, 
/*56294*/           OPC_EmitInteger, MVT::i32, 0, 
/*56297*/           OPC_EmitInteger, MVT::i32, 0, 
/*56300*/           OPC_EmitInteger, MVT::i32, 0, 
/*56303*/           OPC_EmitInteger, MVT::i32, 0, 
/*56306*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56318*/           OPC_EmitInteger, MVT::i32, 1, 
/*56321*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56324*/           OPC_EmitInteger, MVT::i32, 0, 
/*56327*/           OPC_EmitInteger, MVT::i32, 0, 
/*56330*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*56350*/         /*Scope*/ 67, /*->56418*/
/*56351*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*56353*/           OPC_EmitInteger, MVT::i32, 1, 
/*56356*/           OPC_EmitInteger, MVT::i32, 0, 
/*56359*/           OPC_EmitInteger, MVT::i32, 0, 
/*56362*/           OPC_EmitInteger, MVT::i32, 0, 
/*56365*/           OPC_EmitInteger, MVT::i32, 0, 
/*56368*/           OPC_EmitInteger, MVT::i32, 0, 
/*56371*/           OPC_EmitInteger, MVT::i32, 0, 
/*56374*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56386*/           OPC_EmitInteger, MVT::i32, 1, 
/*56389*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56392*/           OPC_EmitInteger, MVT::i32, 0, 
/*56395*/           OPC_EmitInteger, MVT::i32, 0, 
/*56398*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*56418*/         /*Scope*/ 10, /*->56429*/
/*56419*/           OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*56421*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*56429*/         0, /*End of Scope*/
/*56430*/       /*SwitchType*/ 10, MVT::f64,// ->56442
/*56432*/         OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*56434*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*56442*/       0, // EndSwitchType
/*56443*/     /*Scope*/ 119|128,1/*247*/, /*->56692*/
/*56445*/       OPC_RecordChild0, // #0 = $src0
/*56446*/       OPC_SwitchType /*2 cases */, 95|128,1/*223*/, MVT::f32,// ->56673
/*56450*/         OPC_Scope, 67, /*->56519*/ // 4 children in Scope
/*56452*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56454*/           OPC_EmitInteger, MVT::i32, 1, 
/*56457*/           OPC_EmitInteger, MVT::i32, 0, 
/*56460*/           OPC_EmitInteger, MVT::i32, 0, 
/*56463*/           OPC_EmitInteger, MVT::i32, 0, 
/*56466*/           OPC_EmitInteger, MVT::i32, 0, 
/*56469*/           OPC_EmitInteger, MVT::i32, 0, 
/*56472*/           OPC_EmitInteger, MVT::i32, 0, 
/*56475*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56487*/           OPC_EmitInteger, MVT::i32, 1, 
/*56490*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56493*/           OPC_EmitInteger, MVT::i32, 0, 
/*56496*/           OPC_EmitInteger, MVT::i32, 0, 
/*56499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*56519*/         /*Scope*/ 67, /*->56587*/
/*56520*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56522*/           OPC_EmitInteger, MVT::i32, 1, 
/*56525*/           OPC_EmitInteger, MVT::i32, 0, 
/*56528*/           OPC_EmitInteger, MVT::i32, 0, 
/*56531*/           OPC_EmitInteger, MVT::i32, 0, 
/*56534*/           OPC_EmitInteger, MVT::i32, 0, 
/*56537*/           OPC_EmitInteger, MVT::i32, 0, 
/*56540*/           OPC_EmitInteger, MVT::i32, 0, 
/*56543*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56555*/           OPC_EmitInteger, MVT::i32, 1, 
/*56558*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56561*/           OPC_EmitInteger, MVT::i32, 0, 
/*56564*/           OPC_EmitInteger, MVT::i32, 0, 
/*56567*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*56587*/         /*Scope*/ 67, /*->56655*/
/*56588*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*56590*/           OPC_EmitInteger, MVT::i32, 1, 
/*56593*/           OPC_EmitInteger, MVT::i32, 0, 
/*56596*/           OPC_EmitInteger, MVT::i32, 0, 
/*56599*/           OPC_EmitInteger, MVT::i32, 0, 
/*56602*/           OPC_EmitInteger, MVT::i32, 0, 
/*56605*/           OPC_EmitInteger, MVT::i32, 0, 
/*56608*/           OPC_EmitInteger, MVT::i32, 0, 
/*56611*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56623*/           OPC_EmitInteger, MVT::i32, 1, 
/*56626*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56629*/           OPC_EmitInteger, MVT::i32, 0, 
/*56632*/           OPC_EmitInteger, MVT::i32, 0, 
/*56635*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*56655*/         /*Scope*/ 16, /*->56672*/
/*56656*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56658*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56661*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56672*/         0, /*End of Scope*/
/*56673*/       /*SwitchType*/ 16, MVT::f64,// ->56691
/*56675*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56677*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56680*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56691*/       0, // EndSwitchType
/*56692*/     0, /*End of Scope*/
/*56693*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FNEG),// ->56929
/*56697*/     OPC_Scope, 110, /*->56809*/ // 2 children in Scope
/*56699*/       OPC_MoveChild, 0,
/*56701*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*56704*/       OPC_RecordChild0, // #0 = $src
/*56705*/       OPC_MoveParent,
/*56706*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->56735
/*56709*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56711*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56718*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*56726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*56735*/       /*SwitchType*/ 71, MVT::f64,// ->56808
/*56737*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56739*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*56742*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56745*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56754*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56757*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56760*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*56769*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56776*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56784*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*56793*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56796*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*56808*/       0, // EndSwitchType
/*56809*/     /*Scope*/ 118, /*->56928*/
/*56810*/       OPC_RecordChild0, // #0 = $src
/*56811*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->56854
/*56814*/         OPC_Scope, 26, /*->56842*/ // 2 children in Scope
/*56816*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56818*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56825*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*56833*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*56842*/         /*Scope*/ 10, /*->56853*/
/*56843*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56845*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*56853*/         0, /*End of Scope*/
/*56854*/       /*SwitchType*/ 71, MVT::f64,// ->56927
/*56856*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56858*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*56861*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56864*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56873*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56876*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56879*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*56888*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56895*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56903*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*56912*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56915*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*56927*/       0, // EndSwitchType
/*56928*/     0, /*End of Scope*/
/*56929*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->57004
/*56932*/     OPC_RecordNode, // #0 = $imm
/*56933*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->56984
/*56936*/       OPC_Scope, 15, /*->56953*/ // 2 children in Scope
/*56938*/         OPC_CheckPredicate, 116, // Predicate_anonymous_1350
/*56940*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56942*/         OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*56945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1350>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*56953*/       /*Scope*/ 29, /*->56983*/
/*56954*/         OPC_Scope, 13, /*->56969*/ // 2 children in Scope
/*56956*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56958*/           OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*56961*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*56969*/         /*Scope*/ 12, /*->56982*/
/*56970*/           OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56972*/           OPC_EmitConvertToTarget, 0,
/*56974*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*56982*/         0, /*End of Scope*/
/*56983*/       0, /*End of Scope*/
/*56984*/     /*SwitchType*/ 17, MVT::f64,// ->57003
/*56986*/       OPC_CheckPredicate, 117, // Predicate_anonymous_1358
/*56988*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56990*/       OPC_EmitConvertToTarget, 0,
/*56992*/       OPC_EmitNodeXForm, 7, 1, // bitcast_fpimm_to_i64
/*56995*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1358>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1359>>:$imm))
/*57003*/     0, // EndSwitchType
/*57004*/   /*SwitchOpcode*/ 74|128,1/*202*/, TARGET_VAL(ISD::FMUL),// ->57210
/*57008*/     OPC_RecordChild0, // #0 = $src0
/*57009*/     OPC_RecordChild1, // #1 = $src1
/*57010*/     OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->57163
/*57014*/       OPC_Scope, 101, /*->57117*/ // 2 children in Scope
/*57016*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57018*/         OPC_EmitInteger, MVT::i32, 0, 
/*57021*/         OPC_EmitInteger, MVT::i32, 0, 
/*57024*/         OPC_EmitInteger, MVT::i32, 1, 
/*57027*/         OPC_EmitInteger, MVT::i32, 0, 
/*57030*/         OPC_EmitInteger, MVT::i32, 0, 
/*57033*/         OPC_EmitInteger, MVT::i32, 0, 
/*57036*/         OPC_EmitInteger, MVT::i32, 0, 
/*57039*/         OPC_EmitInteger, MVT::i32, 0, 
/*57042*/         OPC_EmitInteger, MVT::i32, 0, 
/*57045*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57057*/         OPC_EmitInteger, MVT::i32, 0, 
/*57060*/         OPC_EmitInteger, MVT::i32, 0, 
/*57063*/         OPC_EmitInteger, MVT::i32, 0, 
/*57066*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57078*/         OPC_EmitInteger, MVT::i32, 1, 
/*57081*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57084*/         OPC_EmitInteger, MVT::i32, 0, 
/*57087*/         OPC_EmitInteger, MVT::i32, 0, 
/*57090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*57117*/       /*Scope*/ 44, /*->57162*/
/*57118*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57120*/         OPC_Scope, 19, /*->57141*/ // 2 children in Scope
/*57122*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*57125*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*57128*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57141*/         /*Scope*/ 19, /*->57161*/
/*57142*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*57145*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*57148*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57161*/         0, /*End of Scope*/
/*57162*/       0, /*End of Scope*/
/*57163*/     /*SwitchType*/ 44, MVT::f64,// ->57209
/*57165*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57167*/       OPC_Scope, 19, /*->57188*/ // 2 children in Scope
/*57169*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*57172*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*57175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57188*/       /*Scope*/ 19, /*->57208*/
/*57189*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*57192*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*57195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57208*/       0, /*End of Scope*/
/*57209*/     0, // EndSwitchType
/*57210*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->57344
/*57214*/     OPC_RecordChild0, // #0 = $src0
/*57215*/     OPC_RecordChild1, // #1 = $src1
/*57216*/     OPC_CheckType, MVT::f32,
/*57218*/     OPC_Scope, 101, /*->57321*/ // 2 children in Scope
/*57220*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57222*/       OPC_EmitInteger, MVT::i32, 0, 
/*57225*/       OPC_EmitInteger, MVT::i32, 0, 
/*57228*/       OPC_EmitInteger, MVT::i32, 1, 
/*57231*/       OPC_EmitInteger, MVT::i32, 0, 
/*57234*/       OPC_EmitInteger, MVT::i32, 0, 
/*57237*/       OPC_EmitInteger, MVT::i32, 0, 
/*57240*/       OPC_EmitInteger, MVT::i32, 0, 
/*57243*/       OPC_EmitInteger, MVT::i32, 0, 
/*57246*/       OPC_EmitInteger, MVT::i32, 0, 
/*57249*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57261*/       OPC_EmitInteger, MVT::i32, 0, 
/*57264*/       OPC_EmitInteger, MVT::i32, 0, 
/*57267*/       OPC_EmitInteger, MVT::i32, 0, 
/*57270*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57282*/       OPC_EmitInteger, MVT::i32, 1, 
/*57285*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57288*/       OPC_EmitInteger, MVT::i32, 0, 
/*57291*/       OPC_EmitInteger, MVT::i32, 0, 
/*57294*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*57321*/     /*Scope*/ 21, /*->57343*/
/*57322*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*57324*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*57327*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*57330*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57343*/     0, /*End of Scope*/
/*57344*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->57478
/*57348*/     OPC_RecordChild0, // #0 = $src0
/*57349*/     OPC_RecordChild1, // #1 = $src1
/*57350*/     OPC_CheckType, MVT::f32,
/*57352*/     OPC_Scope, 101, /*->57455*/ // 2 children in Scope
/*57354*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57356*/       OPC_EmitInteger, MVT::i32, 0, 
/*57359*/       OPC_EmitInteger, MVT::i32, 0, 
/*57362*/       OPC_EmitInteger, MVT::i32, 1, 
/*57365*/       OPC_EmitInteger, MVT::i32, 0, 
/*57368*/       OPC_EmitInteger, MVT::i32, 0, 
/*57371*/       OPC_EmitInteger, MVT::i32, 0, 
/*57374*/       OPC_EmitInteger, MVT::i32, 0, 
/*57377*/       OPC_EmitInteger, MVT::i32, 0, 
/*57380*/       OPC_EmitInteger, MVT::i32, 0, 
/*57383*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57395*/       OPC_EmitInteger, MVT::i32, 0, 
/*57398*/       OPC_EmitInteger, MVT::i32, 0, 
/*57401*/       OPC_EmitInteger, MVT::i32, 0, 
/*57404*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57416*/       OPC_EmitInteger, MVT::i32, 1, 
/*57419*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57422*/       OPC_EmitInteger, MVT::i32, 0, 
/*57425*/       OPC_EmitInteger, MVT::i32, 0, 
/*57428*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*57455*/     /*Scope*/ 21, /*->57477*/
/*57456*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*57458*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*57461*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*57464*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57477*/     0, /*End of Scope*/
/*57478*/   /*SwitchOpcode*/ 90, TARGET_VAL(AMDGPUISD::FRACT),// ->57571
/*57481*/     OPC_RecordChild0, // #0 = $src0
/*57482*/     OPC_CheckType, MVT::f32,
/*57484*/     OPC_Scope, 67, /*->57553*/ // 2 children in Scope
/*57486*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57488*/       OPC_EmitInteger, MVT::i32, 1, 
/*57491*/       OPC_EmitInteger, MVT::i32, 0, 
/*57494*/       OPC_EmitInteger, MVT::i32, 0, 
/*57497*/       OPC_EmitInteger, MVT::i32, 0, 
/*57500*/       OPC_EmitInteger, MVT::i32, 0, 
/*57503*/       OPC_EmitInteger, MVT::i32, 0, 
/*57506*/       OPC_EmitInteger, MVT::i32, 0, 
/*57509*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57521*/       OPC_EmitInteger, MVT::i32, 1, 
/*57524*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57527*/       OPC_EmitInteger, MVT::i32, 0, 
/*57530*/       OPC_EmitInteger, MVT::i32, 0, 
/*57533*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*57553*/     /*Scope*/ 16, /*->57570*/
/*57554*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57556*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57559*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57570*/     0, /*End of Scope*/
/*57571*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FTRUNC),// ->57684
/*57574*/     OPC_RecordChild0, // #0 = $src0
/*57575*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->57665
/*57578*/       OPC_Scope, 67, /*->57647*/ // 2 children in Scope
/*57580*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57582*/         OPC_EmitInteger, MVT::i32, 1, 
/*57585*/         OPC_EmitInteger, MVT::i32, 0, 
/*57588*/         OPC_EmitInteger, MVT::i32, 0, 
/*57591*/         OPC_EmitInteger, MVT::i32, 0, 
/*57594*/         OPC_EmitInteger, MVT::i32, 0, 
/*57597*/         OPC_EmitInteger, MVT::i32, 0, 
/*57600*/         OPC_EmitInteger, MVT::i32, 0, 
/*57603*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57615*/         OPC_EmitInteger, MVT::i32, 1, 
/*57618*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57621*/         OPC_EmitInteger, MVT::i32, 0, 
/*57624*/         OPC_EmitInteger, MVT::i32, 0, 
/*57627*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*57647*/       /*Scope*/ 16, /*->57664*/
/*57648*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57650*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57664*/       0, /*End of Scope*/
/*57665*/     /*SwitchType*/ 16, MVT::f64,// ->57683
/*57667*/       OPC_CheckPatternPredicate, 9, // (Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget.getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*57669*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57672*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57683*/     0, // EndSwitchType
/*57684*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FCEIL),// ->57797
/*57687*/     OPC_RecordChild0, // #0 = $src0
/*57688*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->57778
/*57691*/       OPC_Scope, 67, /*->57760*/ // 2 children in Scope
/*57693*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57695*/         OPC_EmitInteger, MVT::i32, 1, 
/*57698*/         OPC_EmitInteger, MVT::i32, 0, 
/*57701*/         OPC_EmitInteger, MVT::i32, 0, 
/*57704*/         OPC_EmitInteger, MVT::i32, 0, 
/*57707*/         OPC_EmitInteger, MVT::i32, 0, 
/*57710*/         OPC_EmitInteger, MVT::i32, 0, 
/*57713*/         OPC_EmitInteger, MVT::i32, 0, 
/*57716*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57728*/         OPC_EmitInteger, MVT::i32, 1, 
/*57731*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57734*/         OPC_EmitInteger, MVT::i32, 0, 
/*57737*/         OPC_EmitInteger, MVT::i32, 0, 
/*57740*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*57760*/       /*Scope*/ 16, /*->57777*/
/*57761*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57763*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57777*/       0, /*End of Scope*/
/*57778*/     /*SwitchType*/ 16, MVT::f64,// ->57796
/*57780*/       OPC_CheckPatternPredicate, 9, // (Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget.getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*57782*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57785*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57796*/     0, // EndSwitchType
/*57797*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FRINT),// ->57910
/*57800*/     OPC_RecordChild0, // #0 = $src0
/*57801*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->57891
/*57804*/       OPC_Scope, 67, /*->57873*/ // 2 children in Scope
/*57806*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57808*/         OPC_EmitInteger, MVT::i32, 1, 
/*57811*/         OPC_EmitInteger, MVT::i32, 0, 
/*57814*/         OPC_EmitInteger, MVT::i32, 0, 
/*57817*/         OPC_EmitInteger, MVT::i32, 0, 
/*57820*/         OPC_EmitInteger, MVT::i32, 0, 
/*57823*/         OPC_EmitInteger, MVT::i32, 0, 
/*57826*/         OPC_EmitInteger, MVT::i32, 0, 
/*57829*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57841*/         OPC_EmitInteger, MVT::i32, 1, 
/*57844*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57847*/         OPC_EmitInteger, MVT::i32, 0, 
/*57850*/         OPC_EmitInteger, MVT::i32, 0, 
/*57853*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*57873*/       /*Scope*/ 16, /*->57890*/
/*57874*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57876*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57890*/       0, /*End of Scope*/
/*57891*/     /*SwitchType*/ 16, MVT::f64,// ->57909
/*57893*/       OPC_CheckPatternPredicate, 9, // (Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget.getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*57895*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57898*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57909*/     0, // EndSwitchType
/*57910*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FFLOOR),// ->58023
/*57913*/     OPC_RecordChild0, // #0 = $src0
/*57914*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->58004
/*57917*/       OPC_Scope, 67, /*->57986*/ // 2 children in Scope
/*57919*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57921*/         OPC_EmitInteger, MVT::i32, 1, 
/*57924*/         OPC_EmitInteger, MVT::i32, 0, 
/*57927*/         OPC_EmitInteger, MVT::i32, 0, 
/*57930*/         OPC_EmitInteger, MVT::i32, 0, 
/*57933*/         OPC_EmitInteger, MVT::i32, 0, 
/*57936*/         OPC_EmitInteger, MVT::i32, 0, 
/*57939*/         OPC_EmitInteger, MVT::i32, 0, 
/*57942*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57954*/         OPC_EmitInteger, MVT::i32, 1, 
/*57957*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57960*/         OPC_EmitInteger, MVT::i32, 0, 
/*57963*/         OPC_EmitInteger, MVT::i32, 0, 
/*57966*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*57986*/       /*Scope*/ 16, /*->58003*/
/*57987*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57989*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57992*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58003*/       0, /*End of Scope*/
/*58004*/     /*SwitchType*/ 16, MVT::f64,// ->58022
/*58006*/       OPC_CheckPatternPredicate, 9, // (Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget.getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*58008*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58011*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58022*/     0, // EndSwitchType
/*58023*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->58374
/*58027*/     OPC_RecordChild0, // #0 = $src0_X
/*58028*/     OPC_RecordChild1, // #1 = $src1_X
/*58029*/     OPC_RecordChild2, // #2 = $src0_Y
/*58030*/     OPC_RecordChild3, // #3 = $src1_Y
/*58031*/     OPC_RecordChild4, // #4 = $src0_Z
/*58032*/     OPC_RecordChild5, // #5 = $src1_Z
/*58033*/     OPC_RecordChild6, // #6 = $src0_W
/*58034*/     OPC_RecordChild7, // #7 = $src1_W
/*58035*/     OPC_CheckType, MVT::f32,
/*58037*/     OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58039*/     OPC_EmitInteger, MVT::i32, 0, 
/*58042*/     OPC_EmitInteger, MVT::i32, 0, 
/*58045*/     OPC_EmitInteger, MVT::i32, 1, 
/*58048*/     OPC_EmitInteger, MVT::i32, 0, 
/*58051*/     OPC_EmitInteger, MVT::i32, 0, 
/*58054*/     OPC_EmitInteger, MVT::i32, 0, 
/*58057*/     OPC_EmitInteger, MVT::i32, 0, 
/*58060*/     OPC_EmitInteger, MVT::i32, 0, 
/*58063*/     OPC_EmitInteger, MVT::i32, 0, 
/*58066*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58078*/     OPC_EmitInteger, MVT::i32, 0, 
/*58081*/     OPC_EmitInteger, MVT::i32, 0, 
/*58084*/     OPC_EmitInteger, MVT::i32, 0, 
/*58087*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58099*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58102*/     OPC_EmitInteger, MVT::i32, 0, 
/*58105*/     OPC_EmitInteger, MVT::i32, 0, 
/*58108*/     OPC_EmitInteger, MVT::i32, 1, 
/*58111*/     OPC_EmitInteger, MVT::i32, 0, 
/*58114*/     OPC_EmitInteger, MVT::i32, 0, 
/*58117*/     OPC_EmitInteger, MVT::i32, 0, 
/*58120*/     OPC_EmitInteger, MVT::i32, 0, 
/*58123*/     OPC_EmitInteger, MVT::i32, 0, 
/*58126*/     OPC_EmitInteger, MVT::i32, 0, 
/*58129*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58141*/     OPC_EmitInteger, MVT::i32, 0, 
/*58144*/     OPC_EmitInteger, MVT::i32, 0, 
/*58147*/     OPC_EmitInteger, MVT::i32, 0, 
/*58150*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58162*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58165*/     OPC_EmitInteger, MVT::i32, 0, 
/*58168*/     OPC_EmitInteger, MVT::i32, 0, 
/*58171*/     OPC_EmitInteger, MVT::i32, 1, 
/*58174*/     OPC_EmitInteger, MVT::i32, 0, 
/*58177*/     OPC_EmitInteger, MVT::i32, 0, 
/*58180*/     OPC_EmitInteger, MVT::i32, 0, 
/*58183*/     OPC_EmitInteger, MVT::i32, 0, 
/*58186*/     OPC_EmitInteger, MVT::i32, 0, 
/*58189*/     OPC_EmitInteger, MVT::i32, 0, 
/*58192*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58204*/     OPC_EmitInteger, MVT::i32, 0, 
/*58207*/     OPC_EmitInteger, MVT::i32, 0, 
/*58210*/     OPC_EmitInteger, MVT::i32, 0, 
/*58213*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58225*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58228*/     OPC_EmitInteger, MVT::i32, 0, 
/*58231*/     OPC_EmitInteger, MVT::i32, 0, 
/*58234*/     OPC_EmitInteger, MVT::i32, 1, 
/*58237*/     OPC_EmitInteger, MVT::i32, 0, 
/*58240*/     OPC_EmitInteger, MVT::i32, 0, 
/*58243*/     OPC_EmitInteger, MVT::i32, 0, 
/*58246*/     OPC_EmitInteger, MVT::i32, 0, 
/*58249*/     OPC_EmitInteger, MVT::i32, 0, 
/*58252*/     OPC_EmitInteger, MVT::i32, 0, 
/*58255*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58267*/     OPC_EmitInteger, MVT::i32, 0, 
/*58270*/     OPC_EmitInteger, MVT::i32, 0, 
/*58273*/     OPC_EmitInteger, MVT::i32, 0, 
/*58276*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58288*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58291*/     OPC_EmitInteger, MVT::i32, 0, 
/*58294*/     OPC_EmitInteger, MVT::i32, 0, 
/*58297*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*58374*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FEXP2),// ->58604
/*58378*/     OPC_RecordChild0, // #0 = $src0
/*58379*/     OPC_CheckType, MVT::f32,
/*58381*/     OPC_Scope, 67, /*->58450*/ // 4 children in Scope
/*58383*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*58385*/       OPC_EmitInteger, MVT::i32, 1, 
/*58388*/       OPC_EmitInteger, MVT::i32, 0, 
/*58391*/       OPC_EmitInteger, MVT::i32, 0, 
/*58394*/       OPC_EmitInteger, MVT::i32, 0, 
/*58397*/       OPC_EmitInteger, MVT::i32, 0, 
/*58400*/       OPC_EmitInteger, MVT::i32, 0, 
/*58403*/       OPC_EmitInteger, MVT::i32, 0, 
/*58406*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58418*/       OPC_EmitInteger, MVT::i32, 1, 
/*58421*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58424*/       OPC_EmitInteger, MVT::i32, 0, 
/*58427*/       OPC_EmitInteger, MVT::i32, 0, 
/*58430*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58450*/     /*Scope*/ 67, /*->58518*/
/*58451*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*58453*/       OPC_EmitInteger, MVT::i32, 1, 
/*58456*/       OPC_EmitInteger, MVT::i32, 0, 
/*58459*/       OPC_EmitInteger, MVT::i32, 0, 
/*58462*/       OPC_EmitInteger, MVT::i32, 0, 
/*58465*/       OPC_EmitInteger, MVT::i32, 0, 
/*58468*/       OPC_EmitInteger, MVT::i32, 0, 
/*58471*/       OPC_EmitInteger, MVT::i32, 0, 
/*58474*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58486*/       OPC_EmitInteger, MVT::i32, 1, 
/*58489*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58492*/       OPC_EmitInteger, MVT::i32, 0, 
/*58495*/       OPC_EmitInteger, MVT::i32, 0, 
/*58498*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58518*/     /*Scope*/ 67, /*->58586*/
/*58519*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*58521*/       OPC_EmitInteger, MVT::i32, 1, 
/*58524*/       OPC_EmitInteger, MVT::i32, 0, 
/*58527*/       OPC_EmitInteger, MVT::i32, 0, 
/*58530*/       OPC_EmitInteger, MVT::i32, 0, 
/*58533*/       OPC_EmitInteger, MVT::i32, 0, 
/*58536*/       OPC_EmitInteger, MVT::i32, 0, 
/*58539*/       OPC_EmitInteger, MVT::i32, 0, 
/*58542*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58554*/       OPC_EmitInteger, MVT::i32, 1, 
/*58557*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58560*/       OPC_EmitInteger, MVT::i32, 0, 
/*58563*/       OPC_EmitInteger, MVT::i32, 0, 
/*58566*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58586*/     /*Scope*/ 16, /*->58603*/
/*58587*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58589*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58592*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58603*/     0, /*End of Scope*/
/*58604*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FLOG2),// ->58834
/*58608*/     OPC_RecordChild0, // #0 = $src0
/*58609*/     OPC_CheckType, MVT::f32,
/*58611*/     OPC_Scope, 67, /*->58680*/ // 4 children in Scope
/*58613*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*58615*/       OPC_EmitInteger, MVT::i32, 1, 
/*58618*/       OPC_EmitInteger, MVT::i32, 0, 
/*58621*/       OPC_EmitInteger, MVT::i32, 0, 
/*58624*/       OPC_EmitInteger, MVT::i32, 0, 
/*58627*/       OPC_EmitInteger, MVT::i32, 0, 
/*58630*/       OPC_EmitInteger, MVT::i32, 0, 
/*58633*/       OPC_EmitInteger, MVT::i32, 0, 
/*58636*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58648*/       OPC_EmitInteger, MVT::i32, 1, 
/*58651*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58654*/       OPC_EmitInteger, MVT::i32, 0, 
/*58657*/       OPC_EmitInteger, MVT::i32, 0, 
/*58660*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58680*/     /*Scope*/ 67, /*->58748*/
/*58681*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*58683*/       OPC_EmitInteger, MVT::i32, 1, 
/*58686*/       OPC_EmitInteger, MVT::i32, 0, 
/*58689*/       OPC_EmitInteger, MVT::i32, 0, 
/*58692*/       OPC_EmitInteger, MVT::i32, 0, 
/*58695*/       OPC_EmitInteger, MVT::i32, 0, 
/*58698*/       OPC_EmitInteger, MVT::i32, 0, 
/*58701*/       OPC_EmitInteger, MVT::i32, 0, 
/*58704*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58716*/       OPC_EmitInteger, MVT::i32, 1, 
/*58719*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58722*/       OPC_EmitInteger, MVT::i32, 0, 
/*58725*/       OPC_EmitInteger, MVT::i32, 0, 
/*58728*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58748*/     /*Scope*/ 67, /*->58816*/
/*58749*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*58751*/       OPC_EmitInteger, MVT::i32, 1, 
/*58754*/       OPC_EmitInteger, MVT::i32, 0, 
/*58757*/       OPC_EmitInteger, MVT::i32, 0, 
/*58760*/       OPC_EmitInteger, MVT::i32, 0, 
/*58763*/       OPC_EmitInteger, MVT::i32, 0, 
/*58766*/       OPC_EmitInteger, MVT::i32, 0, 
/*58769*/       OPC_EmitInteger, MVT::i32, 0, 
/*58772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58784*/       OPC_EmitInteger, MVT::i32, 1, 
/*58787*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58790*/       OPC_EmitInteger, MVT::i32, 0, 
/*58793*/       OPC_EmitInteger, MVT::i32, 0, 
/*58796*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58816*/     /*Scope*/ 16, /*->58833*/
/*58817*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58819*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58822*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58833*/     0, /*End of Scope*/
/*58834*/   /*SwitchOpcode*/ 119|128,1/*247*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->59085
/*58838*/     OPC_RecordChild0, // #0 = $src0
/*58839*/     OPC_SwitchType /*2 cases */, 95|128,1/*223*/, MVT::f32,// ->59066
/*58843*/       OPC_Scope, 67, /*->58912*/ // 4 children in Scope
/*58845*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*58847*/         OPC_EmitInteger, MVT::i32, 1, 
/*58850*/         OPC_EmitInteger, MVT::i32, 0, 
/*58853*/         OPC_EmitInteger, MVT::i32, 0, 
/*58856*/         OPC_EmitInteger, MVT::i32, 0, 
/*58859*/         OPC_EmitInteger, MVT::i32, 0, 
/*58862*/         OPC_EmitInteger, MVT::i32, 0, 
/*58865*/         OPC_EmitInteger, MVT::i32, 0, 
/*58868*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58880*/         OPC_EmitInteger, MVT::i32, 1, 
/*58883*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58886*/         OPC_EmitInteger, MVT::i32, 0, 
/*58889*/         OPC_EmitInteger, MVT::i32, 0, 
/*58892*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*58912*/       /*Scope*/ 67, /*->58980*/
/*58913*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*58915*/         OPC_EmitInteger, MVT::i32, 1, 
/*58918*/         OPC_EmitInteger, MVT::i32, 0, 
/*58921*/         OPC_EmitInteger, MVT::i32, 0, 
/*58924*/         OPC_EmitInteger, MVT::i32, 0, 
/*58927*/         OPC_EmitInteger, MVT::i32, 0, 
/*58930*/         OPC_EmitInteger, MVT::i32, 0, 
/*58933*/         OPC_EmitInteger, MVT::i32, 0, 
/*58936*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58948*/         OPC_EmitInteger, MVT::i32, 1, 
/*58951*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58954*/         OPC_EmitInteger, MVT::i32, 0, 
/*58957*/         OPC_EmitInteger, MVT::i32, 0, 
/*58960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*58980*/       /*Scope*/ 67, /*->59048*/
/*58981*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*58983*/         OPC_EmitInteger, MVT::i32, 1, 
/*58986*/         OPC_EmitInteger, MVT::i32, 0, 
/*58989*/         OPC_EmitInteger, MVT::i32, 0, 
/*58992*/         OPC_EmitInteger, MVT::i32, 0, 
/*58995*/         OPC_EmitInteger, MVT::i32, 0, 
/*58998*/         OPC_EmitInteger, MVT::i32, 0, 
/*59001*/         OPC_EmitInteger, MVT::i32, 0, 
/*59004*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59016*/         OPC_EmitInteger, MVT::i32, 1, 
/*59019*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59022*/         OPC_EmitInteger, MVT::i32, 0, 
/*59025*/         OPC_EmitInteger, MVT::i32, 0, 
/*59028*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*59048*/       /*Scope*/ 16, /*->59065*/
/*59049*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*59051*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59065*/       0, /*End of Scope*/
/*59066*/     /*SwitchType*/ 16, MVT::f64,// ->59084
/*59068*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*59070*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59073*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59084*/     0, // EndSwitchType
/*59085*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->59315
/*59089*/     OPC_RecordChild0, // #0 = $src0
/*59090*/     OPC_CheckType, MVT::f32,
/*59092*/     OPC_Scope, 67, /*->59161*/ // 4 children in Scope
/*59094*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*59096*/       OPC_EmitInteger, MVT::i32, 1, 
/*59099*/       OPC_EmitInteger, MVT::i32, 0, 
/*59102*/       OPC_EmitInteger, MVT::i32, 0, 
/*59105*/       OPC_EmitInteger, MVT::i32, 0, 
/*59108*/       OPC_EmitInteger, MVT::i32, 0, 
/*59111*/       OPC_EmitInteger, MVT::i32, 0, 
/*59114*/       OPC_EmitInteger, MVT::i32, 0, 
/*59117*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59129*/       OPC_EmitInteger, MVT::i32, 1, 
/*59132*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59135*/       OPC_EmitInteger, MVT::i32, 0, 
/*59138*/       OPC_EmitInteger, MVT::i32, 0, 
/*59141*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*59161*/     /*Scope*/ 67, /*->59229*/
/*59162*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*59164*/       OPC_EmitInteger, MVT::i32, 1, 
/*59167*/       OPC_EmitInteger, MVT::i32, 0, 
/*59170*/       OPC_EmitInteger, MVT::i32, 0, 
/*59173*/       OPC_EmitInteger, MVT::i32, 0, 
/*59176*/       OPC_EmitInteger, MVT::i32, 0, 
/*59179*/       OPC_EmitInteger, MVT::i32, 0, 
/*59182*/       OPC_EmitInteger, MVT::i32, 0, 
/*59185*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59197*/       OPC_EmitInteger, MVT::i32, 1, 
/*59200*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59203*/       OPC_EmitInteger, MVT::i32, 0, 
/*59206*/       OPC_EmitInteger, MVT::i32, 0, 
/*59209*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*59229*/     /*Scope*/ 67, /*->59297*/
/*59230*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*59232*/       OPC_EmitInteger, MVT::i32, 1, 
/*59235*/       OPC_EmitInteger, MVT::i32, 0, 
/*59238*/       OPC_EmitInteger, MVT::i32, 0, 
/*59241*/       OPC_EmitInteger, MVT::i32, 0, 
/*59244*/       OPC_EmitInteger, MVT::i32, 0, 
/*59247*/       OPC_EmitInteger, MVT::i32, 0, 
/*59250*/       OPC_EmitInteger, MVT::i32, 0, 
/*59253*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59265*/       OPC_EmitInteger, MVT::i32, 1, 
/*59268*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59271*/       OPC_EmitInteger, MVT::i32, 0, 
/*59274*/       OPC_EmitInteger, MVT::i32, 0, 
/*59277*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*59297*/     /*Scope*/ 16, /*->59314*/
/*59298*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*59300*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59303*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59314*/     0, /*End of Scope*/
/*59315*/   /*SwitchOpcode*/ 111|128,1/*239*/, TARGET_VAL(ISD::SINT_TO_FP),// ->59558
/*59319*/     OPC_RecordChild0, // #0 = $src0
/*59320*/     OPC_Scope, 40|128,1/*168*/, /*->59491*/ // 2 children in Scope
/*59323*/       OPC_CheckChild0Type, MVT::i32,
/*59325*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->59478
/*59329*/         OPC_Scope, 67, /*->59398*/ // 3 children in Scope
/*59331*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*59333*/           OPC_EmitInteger, MVT::i32, 1, 
/*59336*/           OPC_EmitInteger, MVT::i32, 0, 
/*59339*/           OPC_EmitInteger, MVT::i32, 0, 
/*59342*/           OPC_EmitInteger, MVT::i32, 0, 
/*59345*/           OPC_EmitInteger, MVT::i32, 0, 
/*59348*/           OPC_EmitInteger, MVT::i32, 0, 
/*59351*/           OPC_EmitInteger, MVT::i32, 0, 
/*59354*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59366*/           OPC_EmitInteger, MVT::i32, 1, 
/*59369*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59372*/           OPC_EmitInteger, MVT::i32, 0, 
/*59375*/           OPC_EmitInteger, MVT::i32, 0, 
/*59378*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*59398*/         /*Scope*/ 67, /*->59466*/
/*59399*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59401*/           OPC_EmitInteger, MVT::i32, 1, 
/*59404*/           OPC_EmitInteger, MVT::i32, 0, 
/*59407*/           OPC_EmitInteger, MVT::i32, 0, 
/*59410*/           OPC_EmitInteger, MVT::i32, 0, 
/*59413*/           OPC_EmitInteger, MVT::i32, 0, 
/*59416*/           OPC_EmitInteger, MVT::i32, 0, 
/*59419*/           OPC_EmitInteger, MVT::i32, 0, 
/*59422*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59434*/           OPC_EmitInteger, MVT::i32, 1, 
/*59437*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59440*/           OPC_EmitInteger, MVT::i32, 0, 
/*59443*/           OPC_EmitInteger, MVT::i32, 0, 
/*59446*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*59466*/         /*Scope*/ 10, /*->59477*/
/*59467*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59469*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*59477*/         0, /*End of Scope*/
/*59478*/       /*SwitchType*/ 10, MVT::f64,// ->59490
/*59480*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59482*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*59490*/       0, // EndSwitchType
/*59491*/     /*Scope*/ 65, /*->59557*/
/*59492*/       OPC_CheckChild0Type, MVT::i1,
/*59494*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->59519
/*59497*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59499*/         OPC_EmitInteger, MVT::i32, 0, 
/*59502*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*59509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*59519*/       /*SwitchType*/ 35, MVT::f64,// ->59556
/*59521*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59523*/         OPC_EmitInteger, MVT::i32, 0, 
/*59526*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59538*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*59548*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*59556*/       0, // EndSwitchType
/*59557*/     0, /*End of Scope*/
/*59558*/   /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::UINT_TO_FP),// ->59792
/*59562*/     OPC_RecordChild0, // #0 = $src0
/*59563*/     OPC_Scope, 40|128,1/*168*/, /*->59734*/ // 2 children in Scope
/*59566*/       OPC_CheckChild0Type, MVT::i32,
/*59568*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->59721
/*59572*/         OPC_Scope, 67, /*->59641*/ // 3 children in Scope
/*59574*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*59576*/           OPC_EmitInteger, MVT::i32, 1, 
/*59579*/           OPC_EmitInteger, MVT::i32, 0, 
/*59582*/           OPC_EmitInteger, MVT::i32, 0, 
/*59585*/           OPC_EmitInteger, MVT::i32, 0, 
/*59588*/           OPC_EmitInteger, MVT::i32, 0, 
/*59591*/           OPC_EmitInteger, MVT::i32, 0, 
/*59594*/           OPC_EmitInteger, MVT::i32, 0, 
/*59597*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59609*/           OPC_EmitInteger, MVT::i32, 1, 
/*59612*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59615*/           OPC_EmitInteger, MVT::i32, 0, 
/*59618*/           OPC_EmitInteger, MVT::i32, 0, 
/*59621*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*59641*/         /*Scope*/ 67, /*->59709*/
/*59642*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59644*/           OPC_EmitInteger, MVT::i32, 1, 
/*59647*/           OPC_EmitInteger, MVT::i32, 0, 
/*59650*/           OPC_EmitInteger, MVT::i32, 0, 
/*59653*/           OPC_EmitInteger, MVT::i32, 0, 
/*59656*/           OPC_EmitInteger, MVT::i32, 0, 
/*59659*/           OPC_EmitInteger, MVT::i32, 0, 
/*59662*/           OPC_EmitInteger, MVT::i32, 0, 
/*59665*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59677*/           OPC_EmitInteger, MVT::i32, 1, 
/*59680*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59683*/           OPC_EmitInteger, MVT::i32, 0, 
/*59686*/           OPC_EmitInteger, MVT::i32, 0, 
/*59689*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*59709*/         /*Scope*/ 10, /*->59720*/
/*59710*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59712*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*59720*/         0, /*End of Scope*/
/*59721*/       /*SwitchType*/ 10, MVT::f64,// ->59733
/*59723*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59725*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*59733*/       0, // EndSwitchType
/*59734*/     /*Scope*/ 56, /*->59791*/
/*59735*/       OPC_CheckChild0Type, MVT::i1,
/*59737*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->59762
/*59740*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59742*/         OPC_EmitInteger, MVT::i32, 0, 
/*59745*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*59752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*59762*/       /*SwitchType*/ 26, MVT::f64,// ->59790
/*59764*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59766*/         OPC_EmitInteger, MVT::i32, 0, 
/*59769*/         OPC_EmitInteger, MVT::i32, 1, 
/*59772*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*59782*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*59790*/       0, // EndSwitchType
/*59791*/     0, /*End of Scope*/
/*59792*/   /*SwitchOpcode*/ 44|128,2/*300*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->60096
/*59796*/     OPC_RecordChild0, // #0 = $src0
/*59797*/     OPC_CheckType, MVT::f32,
/*59799*/     OPC_Scope, 20|128,2/*276*/, /*->60078*/ // 2 children in Scope
/*59802*/       OPC_CheckChild0Type, MVT::f32,
/*59804*/       OPC_Scope, 67, /*->59873*/ // 4 children in Scope
/*59806*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*59808*/         OPC_EmitInteger, MVT::i32, 1, 
/*59811*/         OPC_EmitInteger, MVT::i32, 0, 
/*59814*/         OPC_EmitInteger, MVT::i32, 0, 
/*59817*/         OPC_EmitInteger, MVT::i32, 0, 
/*59820*/         OPC_EmitInteger, MVT::i32, 0, 
/*59823*/         OPC_EmitInteger, MVT::i32, 0, 
/*59826*/         OPC_EmitInteger, MVT::i32, 0, 
/*59829*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59841*/         OPC_EmitInteger, MVT::i32, 1, 
/*59844*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59847*/         OPC_EmitInteger, MVT::i32, 0, 
/*59850*/         OPC_EmitInteger, MVT::i32, 0, 
/*59853*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*59873*/       /*Scope*/ 67, /*->59941*/
/*59874*/         OPC_CheckPatternPredicate, 10, // (Subtarget.getGeneration() == AMDGPUSubtarget::R700)
/*59876*/         OPC_EmitInteger, MVT::i32, 1, 
/*59879*/         OPC_EmitInteger, MVT::i32, 0, 
/*59882*/         OPC_EmitInteger, MVT::i32, 0, 
/*59885*/         OPC_EmitInteger, MVT::i32, 0, 
/*59888*/         OPC_EmitInteger, MVT::i32, 0, 
/*59891*/         OPC_EmitInteger, MVT::i32, 0, 
/*59894*/         OPC_EmitInteger, MVT::i32, 0, 
/*59897*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59909*/         OPC_EmitInteger, MVT::i32, 1, 
/*59912*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59915*/         OPC_EmitInteger, MVT::i32, 0, 
/*59918*/         OPC_EmitInteger, MVT::i32, 0, 
/*59921*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*59941*/       /*Scope*/ 67, /*->60009*/
/*59942*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*59944*/         OPC_EmitInteger, MVT::i32, 1, 
/*59947*/         OPC_EmitInteger, MVT::i32, 0, 
/*59950*/         OPC_EmitInteger, MVT::i32, 0, 
/*59953*/         OPC_EmitInteger, MVT::i32, 0, 
/*59956*/         OPC_EmitInteger, MVT::i32, 0, 
/*59959*/         OPC_EmitInteger, MVT::i32, 0, 
/*59962*/         OPC_EmitInteger, MVT::i32, 0, 
/*59965*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59977*/         OPC_EmitInteger, MVT::i32, 1, 
/*59980*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59983*/         OPC_EmitInteger, MVT::i32, 0, 
/*59986*/         OPC_EmitInteger, MVT::i32, 0, 
/*59989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*60009*/       /*Scope*/ 67, /*->60077*/
/*60010*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*60012*/         OPC_EmitInteger, MVT::i32, 1, 
/*60015*/         OPC_EmitInteger, MVT::i32, 0, 
/*60018*/         OPC_EmitInteger, MVT::i32, 0, 
/*60021*/         OPC_EmitInteger, MVT::i32, 0, 
/*60024*/         OPC_EmitInteger, MVT::i32, 0, 
/*60027*/         OPC_EmitInteger, MVT::i32, 0, 
/*60030*/         OPC_EmitInteger, MVT::i32, 0, 
/*60033*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60045*/         OPC_EmitInteger, MVT::i32, 1, 
/*60048*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60051*/         OPC_EmitInteger, MVT::i32, 0, 
/*60054*/         OPC_EmitInteger, MVT::i32, 0, 
/*60057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*60077*/       0, /*End of Scope*/
/*60078*/     /*Scope*/ 16, /*->60095*/
/*60079*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60081*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60084*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60095*/     0, /*End of Scope*/
/*60096*/   /*SwitchOpcode*/ 44|128,2/*300*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->60400
/*60100*/     OPC_RecordChild0, // #0 = $src0
/*60101*/     OPC_CheckType, MVT::f32,
/*60103*/     OPC_Scope, 20|128,2/*276*/, /*->60382*/ // 2 children in Scope
/*60106*/       OPC_CheckChild0Type, MVT::f32,
/*60108*/       OPC_Scope, 67, /*->60177*/ // 4 children in Scope
/*60110*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*60112*/         OPC_EmitInteger, MVT::i32, 1, 
/*60115*/         OPC_EmitInteger, MVT::i32, 0, 
/*60118*/         OPC_EmitInteger, MVT::i32, 0, 
/*60121*/         OPC_EmitInteger, MVT::i32, 0, 
/*60124*/         OPC_EmitInteger, MVT::i32, 0, 
/*60127*/         OPC_EmitInteger, MVT::i32, 0, 
/*60130*/         OPC_EmitInteger, MVT::i32, 0, 
/*60133*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60145*/         OPC_EmitInteger, MVT::i32, 1, 
/*60148*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60151*/         OPC_EmitInteger, MVT::i32, 0, 
/*60154*/         OPC_EmitInteger, MVT::i32, 0, 
/*60157*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*60177*/       /*Scope*/ 67, /*->60245*/
/*60178*/         OPC_CheckPatternPredicate, 10, // (Subtarget.getGeneration() == AMDGPUSubtarget::R700)
/*60180*/         OPC_EmitInteger, MVT::i32, 1, 
/*60183*/         OPC_EmitInteger, MVT::i32, 0, 
/*60186*/         OPC_EmitInteger, MVT::i32, 0, 
/*60189*/         OPC_EmitInteger, MVT::i32, 0, 
/*60192*/         OPC_EmitInteger, MVT::i32, 0, 
/*60195*/         OPC_EmitInteger, MVT::i32, 0, 
/*60198*/         OPC_EmitInteger, MVT::i32, 0, 
/*60201*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60213*/         OPC_EmitInteger, MVT::i32, 1, 
/*60216*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60219*/         OPC_EmitInteger, MVT::i32, 0, 
/*60222*/         OPC_EmitInteger, MVT::i32, 0, 
/*60225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*60245*/       /*Scope*/ 67, /*->60313*/
/*60246*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*60248*/         OPC_EmitInteger, MVT::i32, 1, 
/*60251*/         OPC_EmitInteger, MVT::i32, 0, 
/*60254*/         OPC_EmitInteger, MVT::i32, 0, 
/*60257*/         OPC_EmitInteger, MVT::i32, 0, 
/*60260*/         OPC_EmitInteger, MVT::i32, 0, 
/*60263*/         OPC_EmitInteger, MVT::i32, 0, 
/*60266*/         OPC_EmitInteger, MVT::i32, 0, 
/*60269*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60281*/         OPC_EmitInteger, MVT::i32, 1, 
/*60284*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60287*/         OPC_EmitInteger, MVT::i32, 0, 
/*60290*/         OPC_EmitInteger, MVT::i32, 0, 
/*60293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*60313*/       /*Scope*/ 67, /*->60381*/
/*60314*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*60316*/         OPC_EmitInteger, MVT::i32, 1, 
/*60319*/         OPC_EmitInteger, MVT::i32, 0, 
/*60322*/         OPC_EmitInteger, MVT::i32, 0, 
/*60325*/         OPC_EmitInteger, MVT::i32, 0, 
/*60328*/         OPC_EmitInteger, MVT::i32, 0, 
/*60331*/         OPC_EmitInteger, MVT::i32, 0, 
/*60334*/         OPC_EmitInteger, MVT::i32, 0, 
/*60337*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60349*/         OPC_EmitInteger, MVT::i32, 1, 
/*60352*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60355*/         OPC_EmitInteger, MVT::i32, 0, 
/*60358*/         OPC_EmitInteger, MVT::i32, 0, 
/*60361*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*60381*/       0, /*End of Scope*/
/*60382*/     /*Scope*/ 16, /*->60399*/
/*60383*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60385*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60388*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60399*/     0, /*End of Scope*/
/*60400*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::FMA),// ->60569
/*60404*/     OPC_RecordChild0, // #0 = $src0
/*60405*/     OPC_RecordChild1, // #1 = $src1
/*60406*/     OPC_RecordChild2, // #2 = $src2
/*60407*/     OPC_SwitchType /*2 cases */, 1|128,1/*129*/, MVT::f32,// ->60540
/*60411*/       OPC_Scope, 99, /*->60512*/ // 2 children in Scope
/*60413*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60415*/         OPC_EmitInteger, MVT::i32, 0, 
/*60418*/         OPC_EmitInteger, MVT::i32, 0, 
/*60421*/         OPC_EmitInteger, MVT::i32, 0, 
/*60424*/         OPC_EmitInteger, MVT::i32, 0, 
/*60427*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60439*/         OPC_EmitInteger, MVT::i32, 0, 
/*60442*/         OPC_EmitInteger, MVT::i32, 0, 
/*60445*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60457*/         OPC_EmitInteger, MVT::i32, 0, 
/*60460*/         OPC_EmitInteger, MVT::i32, 0, 
/*60463*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60475*/         OPC_EmitInteger, MVT::i32, 1, 
/*60478*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60481*/         OPC_EmitInteger, MVT::i32, 0, 
/*60484*/         OPC_EmitInteger, MVT::i32, 0, 
/*60487*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*60512*/       /*Scope*/ 26, /*->60539*/
/*60513*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60515*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*60518*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*60521*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*60524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*60539*/       0, /*End of Scope*/
/*60540*/     /*SwitchType*/ 26, MVT::f64,// ->60568
/*60542*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60544*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*60547*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*60550*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*60553*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*60568*/     0, // EndSwitchType
/*60569*/   /*SwitchOpcode*/ 35|128,4/*547*/, TARGET_VAL(ISD::FSQRT),// ->61120
/*60573*/     OPC_RecordChild0, // #0 = $src
/*60574*/     OPC_SwitchType /*2 cases */, 11|128,4/*523*/, MVT::f32,// ->61101
/*60578*/       OPC_Scope, 38|128,1/*166*/, /*->60747*/ // 4 children in Scope
/*60581*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*60583*/         OPC_EmitInteger, MVT::i32, 0, 
/*60586*/         OPC_EmitInteger, MVT::i32, 0, 
/*60589*/         OPC_EmitInteger, MVT::i32, 1, 
/*60592*/         OPC_EmitInteger, MVT::i32, 0, 
/*60595*/         OPC_EmitInteger, MVT::i32, 0, 
/*60598*/         OPC_EmitInteger, MVT::i32, 0, 
/*60601*/         OPC_EmitInteger, MVT::i32, 0, 
/*60604*/         OPC_EmitInteger, MVT::i32, 0, 
/*60607*/         OPC_EmitInteger, MVT::i32, 0, 
/*60610*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60622*/         OPC_EmitInteger, MVT::i32, 1, 
/*60625*/         OPC_EmitInteger, MVT::i32, 0, 
/*60628*/         OPC_EmitInteger, MVT::i32, 0, 
/*60631*/         OPC_EmitInteger, MVT::i32, 0, 
/*60634*/         OPC_EmitInteger, MVT::i32, 0, 
/*60637*/         OPC_EmitInteger, MVT::i32, 0, 
/*60640*/         OPC_EmitInteger, MVT::i32, 0, 
/*60643*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60655*/         OPC_EmitInteger, MVT::i32, 1, 
/*60658*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60661*/         OPC_EmitInteger, MVT::i32, 0, 
/*60664*/         OPC_EmitInteger, MVT::i32, 0, 
/*60667*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60687*/         OPC_EmitInteger, MVT::i32, 0, 
/*60690*/         OPC_EmitInteger, MVT::i32, 0, 
/*60693*/         OPC_EmitInteger, MVT::i32, 0, 
/*60696*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60708*/         OPC_EmitInteger, MVT::i32, 1, 
/*60711*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60714*/         OPC_EmitInteger, MVT::i32, 0, 
/*60717*/         OPC_EmitInteger, MVT::i32, 0, 
/*60720*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*60747*/       /*Scope*/ 38|128,1/*166*/, /*->60915*/
/*60749*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*60751*/         OPC_EmitInteger, MVT::i32, 0, 
/*60754*/         OPC_EmitInteger, MVT::i32, 0, 
/*60757*/         OPC_EmitInteger, MVT::i32, 1, 
/*60760*/         OPC_EmitInteger, MVT::i32, 0, 
/*60763*/         OPC_EmitInteger, MVT::i32, 0, 
/*60766*/         OPC_EmitInteger, MVT::i32, 0, 
/*60769*/         OPC_EmitInteger, MVT::i32, 0, 
/*60772*/         OPC_EmitInteger, MVT::i32, 0, 
/*60775*/         OPC_EmitInteger, MVT::i32, 0, 
/*60778*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60790*/         OPC_EmitInteger, MVT::i32, 1, 
/*60793*/         OPC_EmitInteger, MVT::i32, 0, 
/*60796*/         OPC_EmitInteger, MVT::i32, 0, 
/*60799*/         OPC_EmitInteger, MVT::i32, 0, 
/*60802*/         OPC_EmitInteger, MVT::i32, 0, 
/*60805*/         OPC_EmitInteger, MVT::i32, 0, 
/*60808*/         OPC_EmitInteger, MVT::i32, 0, 
/*60811*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60823*/         OPC_EmitInteger, MVT::i32, 1, 
/*60826*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60829*/         OPC_EmitInteger, MVT::i32, 0, 
/*60832*/         OPC_EmitInteger, MVT::i32, 0, 
/*60835*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60855*/         OPC_EmitInteger, MVT::i32, 0, 
/*60858*/         OPC_EmitInteger, MVT::i32, 0, 
/*60861*/         OPC_EmitInteger, MVT::i32, 0, 
/*60864*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60876*/         OPC_EmitInteger, MVT::i32, 1, 
/*60879*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60882*/         OPC_EmitInteger, MVT::i32, 0, 
/*60885*/         OPC_EmitInteger, MVT::i32, 0, 
/*60888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*60915*/       /*Scope*/ 38|128,1/*166*/, /*->61083*/
/*60917*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*60919*/         OPC_EmitInteger, MVT::i32, 0, 
/*60922*/         OPC_EmitInteger, MVT::i32, 0, 
/*60925*/         OPC_EmitInteger, MVT::i32, 1, 
/*60928*/         OPC_EmitInteger, MVT::i32, 0, 
/*60931*/         OPC_EmitInteger, MVT::i32, 0, 
/*60934*/         OPC_EmitInteger, MVT::i32, 0, 
/*60937*/         OPC_EmitInteger, MVT::i32, 0, 
/*60940*/         OPC_EmitInteger, MVT::i32, 0, 
/*60943*/         OPC_EmitInteger, MVT::i32, 0, 
/*60946*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60958*/         OPC_EmitInteger, MVT::i32, 1, 
/*60961*/         OPC_EmitInteger, MVT::i32, 0, 
/*60964*/         OPC_EmitInteger, MVT::i32, 0, 
/*60967*/         OPC_EmitInteger, MVT::i32, 0, 
/*60970*/         OPC_EmitInteger, MVT::i32, 0, 
/*60973*/         OPC_EmitInteger, MVT::i32, 0, 
/*60976*/         OPC_EmitInteger, MVT::i32, 0, 
/*60979*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60991*/         OPC_EmitInteger, MVT::i32, 1, 
/*60994*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60997*/         OPC_EmitInteger, MVT::i32, 0, 
/*61000*/         OPC_EmitInteger, MVT::i32, 0, 
/*61003*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*61023*/         OPC_EmitInteger, MVT::i32, 0, 
/*61026*/         OPC_EmitInteger, MVT::i32, 0, 
/*61029*/         OPC_EmitInteger, MVT::i32, 0, 
/*61032*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61044*/         OPC_EmitInteger, MVT::i32, 1, 
/*61047*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61050*/         OPC_EmitInteger, MVT::i32, 0, 
/*61053*/         OPC_EmitInteger, MVT::i32, 0, 
/*61056*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*61083*/       /*Scope*/ 16, /*->61100*/
/*61084*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61086*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61089*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61100*/       0, /*End of Scope*/
/*61101*/     /*SwitchType*/ 16, MVT::f64,// ->61119
/*61103*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61105*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61108*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61119*/     0, // EndSwitchType
/*61120*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->61241
/*61123*/     OPC_RecordChild0, // #0 = $src
/*61124*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->61167
/*61127*/       OPC_Scope, 26, /*->61155*/ // 2 children in Scope
/*61129*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61131*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61138*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*61146*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*61155*/       /*Scope*/ 10, /*->61166*/
/*61156*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61158*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*61166*/       0, /*End of Scope*/
/*61167*/     /*SwitchType*/ 71, MVT::f64,// ->61240
/*61169*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61171*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*61174*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61177*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*61186*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61189*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61192*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*61201*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61208*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*61216*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*61225*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61228*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*61240*/     0, // EndSwitchType
/*61241*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->61664
/*61245*/     OPC_RecordChild0, // #0 = $src0
/*61246*/     OPC_RecordChild1, // #1 = $src1
/*61247*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->61398
/*61251*/       OPC_CheckChild1Type, MVT::f32,
/*61253*/       OPC_Scope, 27, /*->61282*/ // 2 children in Scope
/*61255*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61257*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61264*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*61272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*61282*/       /*Scope*/ 114, /*->61397*/
/*61283*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61285*/         OPC_EmitInteger, MVT::i32, 0, 
/*61288*/         OPC_EmitInteger, MVT::i32, 0, 
/*61291*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61298*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*61306*/         OPC_EmitInteger, MVT::i32, 0, 
/*61309*/         OPC_EmitInteger, MVT::i32, 0, 
/*61312*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61324*/         OPC_EmitInteger, MVT::i32, 0, 
/*61327*/         OPC_EmitInteger, MVT::i32, 0, 
/*61330*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61342*/         OPC_EmitInteger, MVT::i32, 0, 
/*61345*/         OPC_EmitInteger, MVT::i32, 0, 
/*61348*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61360*/         OPC_EmitInteger, MVT::i32, 1, 
/*61363*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61366*/         OPC_EmitInteger, MVT::i32, 0, 
/*61369*/         OPC_EmitInteger, MVT::i32, 0, 
/*61372*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*61397*/       0, /*End of Scope*/
/*61398*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->61663
/*61401*/       OPC_CheckChild1Type, MVT::f64,
/*61403*/       OPC_Scope, 84, /*->61489*/ // 2 children in Scope
/*61405*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61407*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*61410*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61413*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61422*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61425*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61432*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*61440*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61443*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*61452*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61455*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*61464*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*61474*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61477*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*61489*/       /*Scope*/ 43|128,1/*171*/, /*->61662*/
/*61491*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61493*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*61496*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61499*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61508*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61511*/         OPC_EmitInteger, MVT::i32, 0, 
/*61514*/         OPC_EmitInteger, MVT::i32, 0, 
/*61517*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61524*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*61532*/         OPC_EmitInteger, MVT::i32, 0, 
/*61535*/         OPC_EmitInteger, MVT::i32, 0, 
/*61538*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61550*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61553*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*61562*/         OPC_EmitInteger, MVT::i32, 0, 
/*61565*/         OPC_EmitInteger, MVT::i32, 0, 
/*61568*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61580*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61583*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*61592*/         OPC_EmitInteger, MVT::i32, 0, 
/*61595*/         OPC_EmitInteger, MVT::i32, 0, 
/*61598*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61610*/         OPC_EmitInteger, MVT::i32, 1, 
/*61613*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61616*/         OPC_EmitInteger, MVT::i32, 0, 
/*61619*/         OPC_EmitInteger, MVT::i32, 0, 
/*61622*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*61647*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61650*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*61662*/       0, /*End of Scope*/
/*61663*/     0, // EndSwitchType
/*61664*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->62401
/*61668*/     OPC_RecordChild0, // #0 = $src0
/*61669*/     OPC_RecordChild1, // #1 = $src1
/*61670*/     OPC_CheckType, MVT::f32,
/*61672*/     OPC_Scope, 103|128,1/*231*/, /*->61906*/ // 4 children in Scope
/*61675*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*61677*/       OPC_EmitInteger, MVT::i32, 1, 
/*61680*/       OPC_EmitInteger, MVT::i32, 0, 
/*61683*/       OPC_EmitInteger, MVT::i32, 0, 
/*61686*/       OPC_EmitInteger, MVT::i32, 0, 
/*61689*/       OPC_EmitInteger, MVT::i32, 0, 
/*61692*/       OPC_EmitInteger, MVT::i32, 0, 
/*61695*/       OPC_EmitInteger, MVT::i32, 1, 
/*61698*/       OPC_EmitInteger, MVT::i32, 0, 
/*61701*/       OPC_EmitInteger, MVT::i32, 0, 
/*61704*/       OPC_EmitInteger, MVT::i32, 0, 
/*61707*/       OPC_EmitInteger, MVT::i32, 0, 
/*61710*/       OPC_EmitInteger, MVT::i32, 0, 
/*61713*/       OPC_EmitInteger, MVT::i32, 0, 
/*61716*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61728*/       OPC_EmitInteger, MVT::i32, 1, 
/*61731*/       OPC_EmitInteger, MVT::i32, 0, 
/*61734*/       OPC_EmitInteger, MVT::i32, 0, 
/*61737*/       OPC_EmitInteger, MVT::i32, 0, 
/*61740*/       OPC_EmitInteger, MVT::i32, 0, 
/*61743*/       OPC_EmitInteger, MVT::i32, 0, 
/*61746*/       OPC_EmitInteger, MVT::i32, 0, 
/*61749*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61761*/       OPC_EmitInteger, MVT::i32, 1, 
/*61764*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61767*/       OPC_EmitInteger, MVT::i32, 0, 
/*61770*/       OPC_EmitInteger, MVT::i32, 0, 
/*61773*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61793*/       OPC_EmitInteger, MVT::i32, 0, 
/*61796*/       OPC_EmitInteger, MVT::i32, 0, 
/*61799*/       OPC_EmitInteger, MVT::i32, 0, 
/*61802*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61814*/       OPC_EmitInteger, MVT::i32, 1, 
/*61817*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61820*/       OPC_EmitInteger, MVT::i32, 0, 
/*61823*/       OPC_EmitInteger, MVT::i32, 0, 
/*61826*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61853*/       OPC_EmitInteger, MVT::i32, 0, 
/*61856*/       OPC_EmitInteger, MVT::i32, 0, 
/*61859*/       OPC_EmitInteger, MVT::i32, 0, 
/*61862*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61874*/       OPC_EmitInteger, MVT::i32, 1, 
/*61877*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61880*/       OPC_EmitInteger, MVT::i32, 0, 
/*61883*/       OPC_EmitInteger, MVT::i32, 0, 
/*61886*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*61906*/     /*Scope*/ 103|128,1/*231*/, /*->62139*/
/*61908*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*61910*/       OPC_EmitInteger, MVT::i32, 1, 
/*61913*/       OPC_EmitInteger, MVT::i32, 0, 
/*61916*/       OPC_EmitInteger, MVT::i32, 0, 
/*61919*/       OPC_EmitInteger, MVT::i32, 0, 
/*61922*/       OPC_EmitInteger, MVT::i32, 0, 
/*61925*/       OPC_EmitInteger, MVT::i32, 0, 
/*61928*/       OPC_EmitInteger, MVT::i32, 1, 
/*61931*/       OPC_EmitInteger, MVT::i32, 0, 
/*61934*/       OPC_EmitInteger, MVT::i32, 0, 
/*61937*/       OPC_EmitInteger, MVT::i32, 0, 
/*61940*/       OPC_EmitInteger, MVT::i32, 0, 
/*61943*/       OPC_EmitInteger, MVT::i32, 0, 
/*61946*/       OPC_EmitInteger, MVT::i32, 0, 
/*61949*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61961*/       OPC_EmitInteger, MVT::i32, 1, 
/*61964*/       OPC_EmitInteger, MVT::i32, 0, 
/*61967*/       OPC_EmitInteger, MVT::i32, 0, 
/*61970*/       OPC_EmitInteger, MVT::i32, 0, 
/*61973*/       OPC_EmitInteger, MVT::i32, 0, 
/*61976*/       OPC_EmitInteger, MVT::i32, 0, 
/*61979*/       OPC_EmitInteger, MVT::i32, 0, 
/*61982*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61994*/       OPC_EmitInteger, MVT::i32, 1, 
/*61997*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62000*/       OPC_EmitInteger, MVT::i32, 0, 
/*62003*/       OPC_EmitInteger, MVT::i32, 0, 
/*62006*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*62026*/       OPC_EmitInteger, MVT::i32, 0, 
/*62029*/       OPC_EmitInteger, MVT::i32, 0, 
/*62032*/       OPC_EmitInteger, MVT::i32, 0, 
/*62035*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62047*/       OPC_EmitInteger, MVT::i32, 1, 
/*62050*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62053*/       OPC_EmitInteger, MVT::i32, 0, 
/*62056*/       OPC_EmitInteger, MVT::i32, 0, 
/*62059*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*62086*/       OPC_EmitInteger, MVT::i32, 0, 
/*62089*/       OPC_EmitInteger, MVT::i32, 0, 
/*62092*/       OPC_EmitInteger, MVT::i32, 0, 
/*62095*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62107*/       OPC_EmitInteger, MVT::i32, 1, 
/*62110*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62113*/       OPC_EmitInteger, MVT::i32, 0, 
/*62116*/       OPC_EmitInteger, MVT::i32, 0, 
/*62119*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*62139*/     /*Scope*/ 103|128,1/*231*/, /*->62372*/
/*62141*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*62143*/       OPC_EmitInteger, MVT::i32, 1, 
/*62146*/       OPC_EmitInteger, MVT::i32, 0, 
/*62149*/       OPC_EmitInteger, MVT::i32, 0, 
/*62152*/       OPC_EmitInteger, MVT::i32, 0, 
/*62155*/       OPC_EmitInteger, MVT::i32, 0, 
/*62158*/       OPC_EmitInteger, MVT::i32, 0, 
/*62161*/       OPC_EmitInteger, MVT::i32, 1, 
/*62164*/       OPC_EmitInteger, MVT::i32, 0, 
/*62167*/       OPC_EmitInteger, MVT::i32, 0, 
/*62170*/       OPC_EmitInteger, MVT::i32, 0, 
/*62173*/       OPC_EmitInteger, MVT::i32, 0, 
/*62176*/       OPC_EmitInteger, MVT::i32, 0, 
/*62179*/       OPC_EmitInteger, MVT::i32, 0, 
/*62182*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62194*/       OPC_EmitInteger, MVT::i32, 1, 
/*62197*/       OPC_EmitInteger, MVT::i32, 0, 
/*62200*/       OPC_EmitInteger, MVT::i32, 0, 
/*62203*/       OPC_EmitInteger, MVT::i32, 0, 
/*62206*/       OPC_EmitInteger, MVT::i32, 0, 
/*62209*/       OPC_EmitInteger, MVT::i32, 0, 
/*62212*/       OPC_EmitInteger, MVT::i32, 0, 
/*62215*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62227*/       OPC_EmitInteger, MVT::i32, 1, 
/*62230*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62233*/       OPC_EmitInteger, MVT::i32, 0, 
/*62236*/       OPC_EmitInteger, MVT::i32, 0, 
/*62239*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*62259*/       OPC_EmitInteger, MVT::i32, 0, 
/*62262*/       OPC_EmitInteger, MVT::i32, 0, 
/*62265*/       OPC_EmitInteger, MVT::i32, 0, 
/*62268*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62280*/       OPC_EmitInteger, MVT::i32, 1, 
/*62283*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62286*/       OPC_EmitInteger, MVT::i32, 0, 
/*62289*/       OPC_EmitInteger, MVT::i32, 0, 
/*62292*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*62319*/       OPC_EmitInteger, MVT::i32, 0, 
/*62322*/       OPC_EmitInteger, MVT::i32, 0, 
/*62325*/       OPC_EmitInteger, MVT::i32, 0, 
/*62328*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62340*/       OPC_EmitInteger, MVT::i32, 1, 
/*62343*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62346*/       OPC_EmitInteger, MVT::i32, 0, 
/*62349*/       OPC_EmitInteger, MVT::i32, 0, 
/*62352*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*62372*/     /*Scope*/ 27, /*->62400*/
/*62373*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62375*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*62383*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*62392*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*62400*/     0, /*End of Scope*/
/*62401*/   /*SwitchOpcode*/ 40, TARGET_VAL(ISD::FSUB),// ->62444
/*62404*/     OPC_RecordChild0, // #0 = $src0
/*62405*/     OPC_RecordChild1, // #1 = $src1
/*62406*/     OPC_SwitchType /*2 cases */, 11, MVT::f64,// ->62420
/*62409*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62411*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F64), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fsub:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                // Dst: (V_SUB_F64:f64 f64:f64:$src0, f64:f64:$src1)
/*62420*/     /*SwitchType*/ 21, MVT::f32,// ->62443
/*62422*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62424*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62427*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62430*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62443*/     0, // EndSwitchType
/*62444*/   /*SwitchOpcode*/ 103|128,14/*1895*/, TARGET_VAL(ISD::FROUND),// ->64343
/*62448*/     OPC_RecordChild0, // #0 = $x
/*62449*/     OPC_CheckType, MVT::f32,
/*62451*/     OPC_Scope, 47|128,7/*943*/, /*->63397*/ // 2 children in Scope
/*62454*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*62456*/       OPC_EmitInteger, MVT::i32, 0, 
/*62459*/       OPC_EmitInteger, MVT::i32, 0, 
/*62462*/       OPC_EmitInteger, MVT::i32, 0, 
/*62465*/       OPC_EmitInteger, MVT::i32, 0, 
/*62468*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62480*/       OPC_EmitInteger, MVT::i32, 0, 
/*62483*/       OPC_EmitInteger, MVT::i32, 0, 
/*62486*/       OPC_EmitInteger, MVT::i32, 0, 
/*62489*/       OPC_EmitInteger, MVT::i32, 0, 
/*62492*/       OPC_EmitInteger, MVT::i32, 1, 
/*62495*/       OPC_EmitInteger, MVT::i32, 0, 
/*62498*/       OPC_EmitInteger, MVT::i32, 0, 
/*62501*/       OPC_EmitInteger, MVT::i32, 0, 
/*62504*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*62507*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 14,  // Results = #15
/*62515*/       OPC_EmitInteger, MVT::i32, 0, 
/*62518*/       OPC_EmitInteger, MVT::i32, 0, 
/*62521*/       OPC_EmitInteger, MVT::i32, 0, 
/*62524*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62536*/       OPC_EmitInteger, MVT::i32, 1, 
/*62539*/       OPC_EmitInteger, MVT::i32, 0, 
/*62542*/       OPC_EmitInteger, MVT::i32, 0, 
/*62545*/       OPC_EmitInteger, MVT::i32, 0, 
/*62548*/       OPC_EmitInteger, MVT::i32, 0, 
/*62551*/       OPC_EmitInteger, MVT::i32, 0, 
/*62554*/       OPC_EmitInteger, MVT::i32, 0, 
/*62557*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62569*/       OPC_EmitInteger, MVT::i32, 1, 
/*62572*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62575*/       OPC_EmitInteger, MVT::i32, 0, 
/*62578*/       OPC_EmitInteger, MVT::i32, 0, 
/*62581*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 20, 21, 22, 23, 0, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*62601*/       OPC_EmitInteger, MVT::i32, 0, 
/*62604*/       OPC_EmitInteger, MVT::i32, 0, 
/*62607*/       OPC_EmitInteger, MVT::i32, 0, 
/*62610*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62622*/       OPC_EmitInteger, MVT::i32, 1, 
/*62625*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62628*/       OPC_EmitInteger, MVT::i32, 0, 
/*62631*/       OPC_EmitInteger, MVT::i32, 0, 
/*62634*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*62661*/       OPC_EmitInteger, MVT::i32, 0, 
/*62664*/       OPC_EmitInteger, MVT::i32, 0, 
/*62667*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62679*/       OPC_EmitInteger, MVT::i32, 1, 
/*62682*/       OPC_EmitInteger, MVT::i32, 0, 
/*62685*/       OPC_EmitInteger, MVT::i32, 0, 
/*62688*/       OPC_EmitInteger, MVT::i32, 0, 
/*62691*/       OPC_EmitInteger, MVT::i32, 0, 
/*62694*/       OPC_EmitInteger, MVT::i32, 0, 
/*62697*/       OPC_EmitInteger, MVT::i32, 0, 
/*62700*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62712*/       OPC_EmitInteger, MVT::i32, 1, 
/*62715*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62718*/       OPC_EmitInteger, MVT::i32, 0, 
/*62721*/       OPC_EmitInteger, MVT::i32, 0, 
/*62724*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 45, 46, 47, 48, 0, 49, 50, 51, 52, 53, 54, 55, 56,  // Results = #57
/*62744*/       OPC_EmitInteger, MVT::i32, 0, 
/*62747*/       OPC_EmitInteger, MVT::i32, 0, 
/*62750*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62762*/       OPC_EmitInteger, MVT::i32, 1, 
/*62765*/       OPC_EmitInteger, MVT::i32, 0, 
/*62768*/       OPC_EmitInteger, MVT::i32, 0, 
/*62771*/       OPC_EmitInteger, MVT::i32, 0, 
/*62774*/       OPC_EmitInteger, MVT::i32, 0, 
/*62777*/       OPC_EmitInteger, MVT::i32, 0, 
/*62780*/       OPC_EmitInteger, MVT::i32, 0, 
/*62783*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62795*/       OPC_EmitInteger, MVT::i32, 1, 
/*62798*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62801*/       OPC_EmitInteger, MVT::i32, 0, 
/*62804*/       OPC_EmitInteger, MVT::i32, 0, 
/*62807*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 61, 62, 63, 64, 0, 65, 66, 67, 68, 69, 70, 71, 72,  // Results = #73
/*62827*/       OPC_EmitInteger, MVT::i32, 0, 
/*62830*/       OPC_EmitInteger, MVT::i32, 0, 
/*62833*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62845*/       OPC_EmitInteger, MVT::i32, 1, 
/*62848*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62851*/       OPC_EmitInteger, MVT::i32, 0, 
/*62854*/       OPC_EmitInteger, MVT::i32, 0, 
/*62857*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 41, 42, 43, 44, 57, 58, 59, 60, 73, 74, 75, 76, 77, 78, 79, 80,  // Results = #81
/*62882*/       OPC_EmitInteger, MVT::i32, 0, 
/*62885*/       OPC_EmitInteger, MVT::i32, 0, 
/*62888*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62900*/       OPC_EmitInteger, MVT::i32, 0, 
/*62903*/       OPC_EmitInteger, MVT::i32, 0, 
/*62906*/       OPC_EmitInteger, MVT::i32, 0, 
/*62909*/       OPC_EmitInteger, MVT::i32, 0, 
/*62912*/       OPC_EmitInteger, MVT::i32, 1, 
/*62915*/       OPC_EmitInteger, MVT::i32, 0, 
/*62918*/       OPC_EmitInteger, MVT::i32, 0, 
/*62921*/       OPC_EmitInteger, MVT::i32, 0, 
/*62924*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*62927*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 93,  // Results = #94
/*62935*/       OPC_EmitInteger, MVT::i32, 0, 
/*62938*/       OPC_EmitInteger, MVT::i32, 0, 
/*62941*/       OPC_EmitInteger, MVT::i32, 0, 
/*62944*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62956*/       OPC_EmitInteger, MVT::i32, 1, 
/*62959*/       OPC_EmitInteger, MVT::i32, 0, 
/*62962*/       OPC_EmitInteger, MVT::i32, 0, 
/*62965*/       OPC_EmitInteger, MVT::i32, 0, 
/*62968*/       OPC_EmitInteger, MVT::i32, 0, 
/*62971*/       OPC_EmitInteger, MVT::i32, 0, 
/*62974*/       OPC_EmitInteger, MVT::i32, 0, 
/*62977*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62989*/       OPC_EmitInteger, MVT::i32, 1, 
/*62992*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62995*/       OPC_EmitInteger, MVT::i32, 0, 
/*62998*/       OPC_EmitInteger, MVT::i32, 0, 
/*63001*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 99, 100, 101, 102, 0, 103, 104, 105, 106, 107, 108, 109, 110,  // Results = #111
/*63021*/       OPC_EmitInteger, MVT::i32, 0, 
/*63024*/       OPC_EmitInteger, MVT::i32, 0, 
/*63027*/       OPC_EmitInteger, MVT::i32, 0, 
/*63030*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63042*/       OPC_EmitInteger, MVT::i32, 1, 
/*63045*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63048*/       OPC_EmitInteger, MVT::i32, 0, 
/*63051*/       OPC_EmitInteger, MVT::i32, 0, 
/*63054*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 111, 112, 113, 114, 115, 116, 117, 118, 119,  // Results = #120
/*63081*/       OPC_EmitInteger, MVT::i32, 0, 
/*63084*/       OPC_EmitInteger, MVT::i32, 0, 
/*63087*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63099*/       OPC_EmitInteger, MVT::i32, 1, 
/*63102*/       OPC_EmitInteger, MVT::i32, 0, 
/*63105*/       OPC_EmitInteger, MVT::i32, 0, 
/*63108*/       OPC_EmitInteger, MVT::i32, 0, 
/*63111*/       OPC_EmitInteger, MVT::i32, 0, 
/*63114*/       OPC_EmitInteger, MVT::i32, 0, 
/*63117*/       OPC_EmitInteger, MVT::i32, 0, 
/*63120*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63132*/       OPC_EmitInteger, MVT::i32, 1, 
/*63135*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63138*/       OPC_EmitInteger, MVT::i32, 0, 
/*63141*/       OPC_EmitInteger, MVT::i32, 0, 
/*63144*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 124, 125, 126, 127, 0, 0|128,1/*128*/, 1|128,1/*129*/, 2|128,1/*130*/, 3|128,1/*131*/, 4|128,1/*132*/, 5|128,1/*133*/, 6|128,1/*134*/, 7|128,1/*135*/,  // Results = #136
/*63172*/       OPC_EmitInteger, MVT::i32, 0, 
/*63175*/       OPC_EmitInteger, MVT::i32, 0, 
/*63178*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63190*/       OPC_EmitInteger, MVT::i32, 1, 
/*63193*/       OPC_EmitInteger, MVT::i32, 0, 
/*63196*/       OPC_EmitInteger, MVT::i32, 0, 
/*63199*/       OPC_EmitInteger, MVT::i32, 0, 
/*63202*/       OPC_EmitInteger, MVT::i32, 0, 
/*63205*/       OPC_EmitInteger, MVT::i32, 0, 
/*63208*/       OPC_EmitInteger, MVT::i32, 0, 
/*63211*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63223*/       OPC_EmitInteger, MVT::i32, 1, 
/*63226*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63229*/       OPC_EmitInteger, MVT::i32, 0, 
/*63232*/       OPC_EmitInteger, MVT::i32, 0, 
/*63235*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12|128,1/*140*/, 13|128,1/*141*/, 14|128,1/*142*/, 15|128,1/*143*/, 0, 16|128,1/*144*/, 17|128,1/*145*/, 18|128,1/*146*/, 19|128,1/*147*/, 20|128,1/*148*/, 21|128,1/*149*/, 22|128,1/*150*/, 23|128,1/*151*/,  // Results = #152
/*63267*/       OPC_EmitInteger, MVT::i32, 0, 
/*63270*/       OPC_EmitInteger, MVT::i32, 0, 
/*63273*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63285*/       OPC_EmitInteger, MVT::i32, 1, 
/*63288*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63291*/       OPC_EmitInteger, MVT::i32, 0, 
/*63294*/       OPC_EmitInteger, MVT::i32, 0, 
/*63297*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 85, 86, 120, 121, 122, 123, 8|128,1/*136*/, 9|128,1/*137*/, 10|128,1/*138*/, 11|128,1/*139*/, 24|128,1/*152*/, 25|128,1/*153*/, 26|128,1/*154*/, 27|128,1/*155*/, 28|128,1/*156*/, 29|128,1/*157*/, 30|128,1/*158*/, 31|128,1/*159*/,  // Results = #160
/*63334*/       OPC_EmitInteger, MVT::i32, 0, 
/*63337*/       OPC_EmitInteger, MVT::i32, 0, 
/*63340*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63352*/       OPC_EmitInteger, MVT::i32, 1, 
/*63355*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63358*/       OPC_EmitInteger, MVT::i32, 0, 
/*63361*/       OPC_EmitInteger, MVT::i32, 0, 
/*63364*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 81, 82, 83, 84, 32|128,1/*160*/, 33|128,1/*161*/, 34|128,1/*162*/, 35|128,1/*163*/, 36|128,1/*164*/, 37|128,1/*165*/, 38|128,1/*166*/, 39|128,1/*167*/, 
                // Src: (AMDGPUround:f32 f32:f32:$x) - Complexity = 3
                // Dst: (CNDGE_r600:f32 ?:f32:$x, (CNDGE_r600:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)), (CNDGT_r600:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)))
/*63397*/     /*Scope*/ 47|128,7/*943*/, /*->64342*/
/*63399*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63401*/       OPC_EmitInteger, MVT::i32, 0, 
/*63404*/       OPC_EmitInteger, MVT::i32, 0, 
/*63407*/       OPC_EmitInteger, MVT::i32, 0, 
/*63410*/       OPC_EmitInteger, MVT::i32, 0, 
/*63413*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63425*/       OPC_EmitInteger, MVT::i32, 0, 
/*63428*/       OPC_EmitInteger, MVT::i32, 0, 
/*63431*/       OPC_EmitInteger, MVT::i32, 0, 
/*63434*/       OPC_EmitInteger, MVT::i32, 0, 
/*63437*/       OPC_EmitInteger, MVT::i32, 1, 
/*63440*/       OPC_EmitInteger, MVT::i32, 0, 
/*63443*/       OPC_EmitInteger, MVT::i32, 0, 
/*63446*/       OPC_EmitInteger, MVT::i32, 0, 
/*63449*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*63452*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 14,  // Results = #15
/*63460*/       OPC_EmitInteger, MVT::i32, 0, 
/*63463*/       OPC_EmitInteger, MVT::i32, 0, 
/*63466*/       OPC_EmitInteger, MVT::i32, 0, 
/*63469*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63481*/       OPC_EmitInteger, MVT::i32, 1, 
/*63484*/       OPC_EmitInteger, MVT::i32, 0, 
/*63487*/       OPC_EmitInteger, MVT::i32, 0, 
/*63490*/       OPC_EmitInteger, MVT::i32, 0, 
/*63493*/       OPC_EmitInteger, MVT::i32, 0, 
/*63496*/       OPC_EmitInteger, MVT::i32, 0, 
/*63499*/       OPC_EmitInteger, MVT::i32, 0, 
/*63502*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63514*/       OPC_EmitInteger, MVT::i32, 1, 
/*63517*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63520*/       OPC_EmitInteger, MVT::i32, 0, 
/*63523*/       OPC_EmitInteger, MVT::i32, 0, 
/*63526*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 20, 21, 22, 23, 0, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*63546*/       OPC_EmitInteger, MVT::i32, 0, 
/*63549*/       OPC_EmitInteger, MVT::i32, 0, 
/*63552*/       OPC_EmitInteger, MVT::i32, 0, 
/*63555*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63567*/       OPC_EmitInteger, MVT::i32, 1, 
/*63570*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63573*/       OPC_EmitInteger, MVT::i32, 0, 
/*63576*/       OPC_EmitInteger, MVT::i32, 0, 
/*63579*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*63606*/       OPC_EmitInteger, MVT::i32, 0, 
/*63609*/       OPC_EmitInteger, MVT::i32, 0, 
/*63612*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63624*/       OPC_EmitInteger, MVT::i32, 1, 
/*63627*/       OPC_EmitInteger, MVT::i32, 0, 
/*63630*/       OPC_EmitInteger, MVT::i32, 0, 
/*63633*/       OPC_EmitInteger, MVT::i32, 0, 
/*63636*/       OPC_EmitInteger, MVT::i32, 0, 
/*63639*/       OPC_EmitInteger, MVT::i32, 0, 
/*63642*/       OPC_EmitInteger, MVT::i32, 0, 
/*63645*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63657*/       OPC_EmitInteger, MVT::i32, 1, 
/*63660*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63663*/       OPC_EmitInteger, MVT::i32, 0, 
/*63666*/       OPC_EmitInteger, MVT::i32, 0, 
/*63669*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 45, 46, 47, 48, 0, 49, 50, 51, 52, 53, 54, 55, 56,  // Results = #57
/*63689*/       OPC_EmitInteger, MVT::i32, 0, 
/*63692*/       OPC_EmitInteger, MVT::i32, 0, 
/*63695*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63707*/       OPC_EmitInteger, MVT::i32, 1, 
/*63710*/       OPC_EmitInteger, MVT::i32, 0, 
/*63713*/       OPC_EmitInteger, MVT::i32, 0, 
/*63716*/       OPC_EmitInteger, MVT::i32, 0, 
/*63719*/       OPC_EmitInteger, MVT::i32, 0, 
/*63722*/       OPC_EmitInteger, MVT::i32, 0, 
/*63725*/       OPC_EmitInteger, MVT::i32, 0, 
/*63728*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63740*/       OPC_EmitInteger, MVT::i32, 1, 
/*63743*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63746*/       OPC_EmitInteger, MVT::i32, 0, 
/*63749*/       OPC_EmitInteger, MVT::i32, 0, 
/*63752*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 61, 62, 63, 64, 0, 65, 66, 67, 68, 69, 70, 71, 72,  // Results = #73
/*63772*/       OPC_EmitInteger, MVT::i32, 0, 
/*63775*/       OPC_EmitInteger, MVT::i32, 0, 
/*63778*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63790*/       OPC_EmitInteger, MVT::i32, 1, 
/*63793*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63796*/       OPC_EmitInteger, MVT::i32, 0, 
/*63799*/       OPC_EmitInteger, MVT::i32, 0, 
/*63802*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 41, 42, 43, 44, 57, 58, 59, 60, 73, 74, 75, 76, 77, 78, 79, 80,  // Results = #81
/*63827*/       OPC_EmitInteger, MVT::i32, 0, 
/*63830*/       OPC_EmitInteger, MVT::i32, 0, 
/*63833*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63845*/       OPC_EmitInteger, MVT::i32, 0, 
/*63848*/       OPC_EmitInteger, MVT::i32, 0, 
/*63851*/       OPC_EmitInteger, MVT::i32, 0, 
/*63854*/       OPC_EmitInteger, MVT::i32, 0, 
/*63857*/       OPC_EmitInteger, MVT::i32, 1, 
/*63860*/       OPC_EmitInteger, MVT::i32, 0, 
/*63863*/       OPC_EmitInteger, MVT::i32, 0, 
/*63866*/       OPC_EmitInteger, MVT::i32, 0, 
/*63869*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*63872*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 93,  // Results = #94
/*63880*/       OPC_EmitInteger, MVT::i32, 0, 
/*63883*/       OPC_EmitInteger, MVT::i32, 0, 
/*63886*/       OPC_EmitInteger, MVT::i32, 0, 
/*63889*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63901*/       OPC_EmitInteger, MVT::i32, 1, 
/*63904*/       OPC_EmitInteger, MVT::i32, 0, 
/*63907*/       OPC_EmitInteger, MVT::i32, 0, 
/*63910*/       OPC_EmitInteger, MVT::i32, 0, 
/*63913*/       OPC_EmitInteger, MVT::i32, 0, 
/*63916*/       OPC_EmitInteger, MVT::i32, 0, 
/*63919*/       OPC_EmitInteger, MVT::i32, 0, 
/*63922*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63934*/       OPC_EmitInteger, MVT::i32, 1, 
/*63937*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63940*/       OPC_EmitInteger, MVT::i32, 0, 
/*63943*/       OPC_EmitInteger, MVT::i32, 0, 
/*63946*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 99, 100, 101, 102, 0, 103, 104, 105, 106, 107, 108, 109, 110,  // Results = #111
/*63966*/       OPC_EmitInteger, MVT::i32, 0, 
/*63969*/       OPC_EmitInteger, MVT::i32, 0, 
/*63972*/       OPC_EmitInteger, MVT::i32, 0, 
/*63975*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63987*/       OPC_EmitInteger, MVT::i32, 1, 
/*63990*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63993*/       OPC_EmitInteger, MVT::i32, 0, 
/*63996*/       OPC_EmitInteger, MVT::i32, 0, 
/*63999*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 111, 112, 113, 114, 115, 116, 117, 118, 119,  // Results = #120
/*64026*/       OPC_EmitInteger, MVT::i32, 0, 
/*64029*/       OPC_EmitInteger, MVT::i32, 0, 
/*64032*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64044*/       OPC_EmitInteger, MVT::i32, 1, 
/*64047*/       OPC_EmitInteger, MVT::i32, 0, 
/*64050*/       OPC_EmitInteger, MVT::i32, 0, 
/*64053*/       OPC_EmitInteger, MVT::i32, 0, 
/*64056*/       OPC_EmitInteger, MVT::i32, 0, 
/*64059*/       OPC_EmitInteger, MVT::i32, 0, 
/*64062*/       OPC_EmitInteger, MVT::i32, 0, 
/*64065*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64077*/       OPC_EmitInteger, MVT::i32, 1, 
/*64080*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64083*/       OPC_EmitInteger, MVT::i32, 0, 
/*64086*/       OPC_EmitInteger, MVT::i32, 0, 
/*64089*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 124, 125, 126, 127, 0, 0|128,1/*128*/, 1|128,1/*129*/, 2|128,1/*130*/, 3|128,1/*131*/, 4|128,1/*132*/, 5|128,1/*133*/, 6|128,1/*134*/, 7|128,1/*135*/,  // Results = #136
/*64117*/       OPC_EmitInteger, MVT::i32, 0, 
/*64120*/       OPC_EmitInteger, MVT::i32, 0, 
/*64123*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64135*/       OPC_EmitInteger, MVT::i32, 1, 
/*64138*/       OPC_EmitInteger, MVT::i32, 0, 
/*64141*/       OPC_EmitInteger, MVT::i32, 0, 
/*64144*/       OPC_EmitInteger, MVT::i32, 0, 
/*64147*/       OPC_EmitInteger, MVT::i32, 0, 
/*64150*/       OPC_EmitInteger, MVT::i32, 0, 
/*64153*/       OPC_EmitInteger, MVT::i32, 0, 
/*64156*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64168*/       OPC_EmitInteger, MVT::i32, 1, 
/*64171*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64174*/       OPC_EmitInteger, MVT::i32, 0, 
/*64177*/       OPC_EmitInteger, MVT::i32, 0, 
/*64180*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12|128,1/*140*/, 13|128,1/*141*/, 14|128,1/*142*/, 15|128,1/*143*/, 0, 16|128,1/*144*/, 17|128,1/*145*/, 18|128,1/*146*/, 19|128,1/*147*/, 20|128,1/*148*/, 21|128,1/*149*/, 22|128,1/*150*/, 23|128,1/*151*/,  // Results = #152
/*64212*/       OPC_EmitInteger, MVT::i32, 0, 
/*64215*/       OPC_EmitInteger, MVT::i32, 0, 
/*64218*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64230*/       OPC_EmitInteger, MVT::i32, 1, 
/*64233*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64236*/       OPC_EmitInteger, MVT::i32, 0, 
/*64239*/       OPC_EmitInteger, MVT::i32, 0, 
/*64242*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 85, 86, 120, 121, 122, 123, 8|128,1/*136*/, 9|128,1/*137*/, 10|128,1/*138*/, 11|128,1/*139*/, 24|128,1/*152*/, 25|128,1/*153*/, 26|128,1/*154*/, 27|128,1/*155*/, 28|128,1/*156*/, 29|128,1/*157*/, 30|128,1/*158*/, 31|128,1/*159*/,  // Results = #160
/*64279*/       OPC_EmitInteger, MVT::i32, 0, 
/*64282*/       OPC_EmitInteger, MVT::i32, 0, 
/*64285*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64297*/       OPC_EmitInteger, MVT::i32, 1, 
/*64300*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64303*/       OPC_EmitInteger, MVT::i32, 0, 
/*64306*/       OPC_EmitInteger, MVT::i32, 0, 
/*64309*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 81, 82, 83, 84, 32|128,1/*160*/, 33|128,1/*161*/, 34|128,1/*162*/, 35|128,1/*163*/, 36|128,1/*164*/, 37|128,1/*165*/, 38|128,1/*166*/, 39|128,1/*167*/, 
                // Src: (AMDGPUround:f32 f32:f32:$x) - Complexity = 3
                // Dst: (CNDGE_eg:f32 ?:f32:$x, (CNDGE_eg:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)), (CNDGT_eg:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)))
/*64342*/     0, /*End of Scope*/
/*64343*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::FMIN3),// ->64377
/*64346*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64347*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64348*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*64349*/     OPC_CheckType, MVT::f32,
/*64351*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64353*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*64356*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*64359*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*64362*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*64377*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::FMAX3),// ->64411
/*64380*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64381*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64382*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*64383*/     OPC_CheckType, MVT::f32,
/*64385*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64387*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*64390*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*64393*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*64396*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*64411*/   /*SwitchOpcode*/ 61, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->64475
/*64414*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64415*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64416*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*64417*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->64446
/*64420*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64422*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*64425*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*64428*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*64431*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*64446*/     /*SwitchType*/ 26, MVT::f64,// ->64474
/*64448*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64450*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*64453*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*64456*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*64459*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*64474*/     0, // EndSwitchType
/*64475*/   /*SwitchOpcode*/ 61, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->64539
/*64478*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64479*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64480*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*64481*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->64510
/*64484*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64486*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*64489*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*64492*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*64495*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*64510*/     /*SwitchType*/ 26, MVT::f64,// ->64538
/*64512*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64514*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*64517*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*64520*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*64523*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*64538*/     0, // EndSwitchType
/*64539*/   /*SwitchOpcode*/ 50, TARGET_VAL(ISD::FMINNUM),// ->64592
/*64542*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64543*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64544*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->64568
/*64547*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64549*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64552*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64555*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64568*/     /*SwitchType*/ 21, MVT::f64,// ->64591
/*64570*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64572*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64575*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64578*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64591*/     0, // EndSwitchType
/*64592*/   /*SwitchOpcode*/ 50, TARGET_VAL(ISD::FMAXNUM),// ->64645
/*64595*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64596*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64597*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->64621
/*64600*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64602*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64605*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64608*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64621*/     /*SwitchType*/ 21, MVT::f64,// ->64644
/*64623*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64625*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64628*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64631*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64644*/     0, // EndSwitchType
/*64645*/   /*SwitchOpcode*/ 52, TARGET_VAL(AMDGPUISD::LDEXP),// ->64700
/*64648*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64649*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64650*/     OPC_CheckChild1Type, MVT::i32,
/*64652*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->64676
/*64655*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64657*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64660*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64663*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64676*/     /*SwitchType*/ 21, MVT::f64,// ->64699
/*64678*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64680*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64683*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64686*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64699*/     0, // EndSwitchType
/*64700*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->64730
/*64703*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64704*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*64705*/     OPC_CheckChild1Type, MVT::i32,
/*64707*/     OPC_CheckType, MVT::f64,
/*64709*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64711*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*64714*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*64717*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*64730*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_ROUND),// ->64752
/*64733*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64734*/     OPC_CheckType, MVT::f32,
/*64736*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64738*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64741*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64752*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_EXTEND),// ->64774
/*64755*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64756*/     OPC_CheckType, MVT::f64,
/*64758*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64760*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64763*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64774*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::RSQ),// ->64816
/*64777*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*64778*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->64797
/*64781*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64783*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64786*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64797*/     /*SwitchType*/ 16, MVT::f64,// ->64815
/*64799*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64801*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64804*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64815*/     0, // EndSwitchType
/*64816*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP16_TO_FP),// ->64834
/*64819*/     OPC_RecordChild0, // #0 = $src0
/*64820*/     OPC_CheckChild0Type, MVT::i32,
/*64822*/     OPC_CheckType, MVT::f32,
/*64824*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64826*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*64834*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->64852
/*64837*/     OPC_RecordChild0, // #0 = $src0
/*64838*/     OPC_CheckChild0Type, MVT::i32,
/*64840*/     OPC_CheckType, MVT::f32,
/*64842*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64844*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*64852*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->64870
/*64855*/     OPC_RecordChild0, // #0 = $src0
/*64856*/     OPC_CheckChild0Type, MVT::i32,
/*64858*/     OPC_CheckType, MVT::f32,
/*64860*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64862*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*64870*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->64888
/*64873*/     OPC_RecordChild0, // #0 = $src0
/*64874*/     OPC_CheckChild0Type, MVT::i32,
/*64876*/     OPC_CheckType, MVT::f32,
/*64878*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64880*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*64888*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->64906
/*64891*/     OPC_RecordChild0, // #0 = $src0
/*64892*/     OPC_CheckChild0Type, MVT::i32,
/*64894*/     OPC_CheckType, MVT::f32,
/*64896*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64898*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*64906*/   /*SwitchOpcode*/ 36|128,15/*1956*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->66866
/*64910*/     OPC_RecordChild0, // #0 = $vec
/*64911*/     OPC_RecordChild1, // #1 = $val
/*64912*/     OPC_Scope, 60|128,6/*828*/, /*->65743*/ // 6 children in Scope
/*64915*/       OPC_CheckChild1Type, MVT::i32,
/*64917*/       OPC_Scope, 118, /*->65037*/ // 17 children in Scope
/*64919*/         OPC_MoveChild, 2,
/*64921*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*64924*/         OPC_RecordChild0, // #2 = $idx
/*64925*/         OPC_RecordChild1, // #3 = $off
/*64926*/         OPC_MoveChild, 1,
/*64928*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64931*/         OPC_MoveParent,
/*64932*/         OPC_CheckType, MVT::i32,
/*64934*/         OPC_MoveParent,
/*64935*/         OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->64961
/*64938*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64940*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*64947*/           OPC_EmitConvertToTarget, 3,
/*64949*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*64961*/         /*SwitchType*/ 23, MVT::v4i32,// ->64986
/*64963*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64965*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*64972*/           OPC_EmitConvertToTarget, 3,
/*64974*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*64986*/         /*SwitchType*/ 23, MVT::v8i32,// ->65011
/*64988*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64990*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*64997*/           OPC_EmitConvertToTarget, 3,
/*64999*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*65011*/         /*SwitchType*/ 23, MVT::v16i32,// ->65036
/*65013*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65015*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*65022*/           OPC_EmitConvertToTarget, 3,
/*65024*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*65036*/         0, // EndSwitchType
/*65037*/       /*Scope*/ 110, /*->65148*/
/*65038*/         OPC_CheckChild2Integer, 0, 
/*65040*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->65077
/*65043*/           OPC_Scope, 15, /*->65060*/ // 2 children in Scope
/*65045*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65047*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65050*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*65060*/           /*Scope*/ 15, /*->65076*/
/*65061*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65063*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65066*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*65076*/           0, /*End of Scope*/
/*65077*/         /*SwitchType*/ 34, MVT::v2i32,// ->65113
/*65079*/           OPC_Scope, 15, /*->65096*/ // 2 children in Scope
/*65081*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65083*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65086*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*65096*/           /*Scope*/ 15, /*->65112*/
/*65097*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65099*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65102*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*65112*/           0, /*End of Scope*/
/*65113*/         /*SwitchType*/ 15, MVT::v8i32,// ->65130
/*65115*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65117*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65120*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*65130*/         /*SwitchType*/ 15, MVT::v16i32,// ->65147
/*65132*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65134*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65137*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*65147*/         0, // EndSwitchType
/*65148*/       /*Scope*/ 110, /*->65259*/
/*65149*/         OPC_CheckChild2Integer, 1, 
/*65151*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->65188
/*65154*/           OPC_Scope, 15, /*->65171*/ // 2 children in Scope
/*65156*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65158*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65161*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*65171*/           /*Scope*/ 15, /*->65187*/
/*65172*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65174*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65177*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*65187*/           0, /*End of Scope*/
/*65188*/         /*SwitchType*/ 34, MVT::v2i32,// ->65224
/*65190*/           OPC_Scope, 15, /*->65207*/ // 2 children in Scope
/*65192*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65194*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65197*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*65207*/           /*Scope*/ 15, /*->65223*/
/*65208*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65210*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65213*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*65223*/           0, /*End of Scope*/
/*65224*/         /*SwitchType*/ 15, MVT::v8i32,// ->65241
/*65226*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65228*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65231*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*65241*/         /*SwitchType*/ 15, MVT::v16i32,// ->65258
/*65243*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65245*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65248*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*65258*/         0, // EndSwitchType
/*65259*/       /*Scope*/ 91, /*->65351*/
/*65260*/         OPC_CheckChild2Integer, 2, 
/*65262*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->65299
/*65265*/           OPC_Scope, 15, /*->65282*/ // 2 children in Scope
/*65267*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65269*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*65272*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*65282*/           /*Scope*/ 15, /*->65298*/
/*65283*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65285*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*65288*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*65298*/           0, /*End of Scope*/
/*65299*/         /*SwitchType*/ 15, MVT::v2i32,// ->65316
/*65301*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65303*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*65306*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*65316*/         /*SwitchType*/ 15, MVT::v8i32,// ->65333
/*65318*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65320*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*65323*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*65333*/         /*SwitchType*/ 15, MVT::v16i32,// ->65350
/*65335*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65337*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*65340*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*65350*/         0, // EndSwitchType
/*65351*/       /*Scope*/ 74, /*->65426*/
/*65352*/         OPC_CheckChild2Integer, 3, 
/*65354*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->65391
/*65357*/           OPC_Scope, 15, /*->65374*/ // 2 children in Scope
/*65359*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65361*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*65364*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*65374*/           /*Scope*/ 15, /*->65390*/
/*65375*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65377*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*65380*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*65390*/           0, /*End of Scope*/
/*65391*/         /*SwitchType*/ 15, MVT::v8i32,// ->65408
/*65393*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65395*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*65398*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*65408*/         /*SwitchType*/ 15, MVT::v16i32,// ->65425
/*65410*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65412*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*65415*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*65425*/         0, // EndSwitchType
/*65426*/       /*Scope*/ 38, /*->65465*/
/*65427*/         OPC_CheckChild2Integer, 4, 
/*65429*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->65447
/*65432*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65434*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*65437*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*65447*/         /*SwitchType*/ 15, MVT::v16i32,// ->65464
/*65449*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65451*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*65454*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*65464*/         0, // EndSwitchType
/*65465*/       /*Scope*/ 38, /*->65504*/
/*65466*/         OPC_CheckChild2Integer, 5, 
/*65468*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->65486
/*65471*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65473*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*65476*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*65486*/         /*SwitchType*/ 15, MVT::v16i32,// ->65503
/*65488*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65490*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*65493*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*65503*/         0, // EndSwitchType
/*65504*/       /*Scope*/ 38, /*->65543*/
/*65505*/         OPC_CheckChild2Integer, 6, 
/*65507*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->65525
/*65510*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65512*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*65515*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*65525*/         /*SwitchType*/ 15, MVT::v16i32,// ->65542
/*65527*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65529*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*65532*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*65542*/         0, // EndSwitchType
/*65543*/       /*Scope*/ 38, /*->65582*/
/*65544*/         OPC_CheckChild2Integer, 7, 
/*65546*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->65564
/*65549*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65551*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*65554*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*65564*/         /*SwitchType*/ 15, MVT::v16i32,// ->65581
/*65566*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65568*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*65571*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*65581*/         0, // EndSwitchType
/*65582*/       /*Scope*/ 19, /*->65602*/
/*65583*/         OPC_CheckChild2Integer, 8, 
/*65585*/         OPC_CheckType, MVT::v16i32,
/*65587*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65589*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*65592*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*65602*/       /*Scope*/ 19, /*->65622*/
/*65603*/         OPC_CheckChild2Integer, 9, 
/*65605*/         OPC_CheckType, MVT::v16i32,
/*65607*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65609*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*65612*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*65622*/       /*Scope*/ 19, /*->65642*/
/*65623*/         OPC_CheckChild2Integer, 10, 
/*65625*/         OPC_CheckType, MVT::v16i32,
/*65627*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65629*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*65632*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*65642*/       /*Scope*/ 19, /*->65662*/
/*65643*/         OPC_CheckChild2Integer, 11, 
/*65645*/         OPC_CheckType, MVT::v16i32,
/*65647*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65649*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*65652*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*65662*/       /*Scope*/ 19, /*->65682*/
/*65663*/         OPC_CheckChild2Integer, 12, 
/*65665*/         OPC_CheckType, MVT::v16i32,
/*65667*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65669*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*65672*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*65682*/       /*Scope*/ 19, /*->65702*/
/*65683*/         OPC_CheckChild2Integer, 13, 
/*65685*/         OPC_CheckType, MVT::v16i32,
/*65687*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65689*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*65692*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*65702*/       /*Scope*/ 19, /*->65722*/
/*65703*/         OPC_CheckChild2Integer, 14, 
/*65705*/         OPC_CheckType, MVT::v16i32,
/*65707*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65709*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*65712*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*65722*/       /*Scope*/ 19, /*->65742*/
/*65723*/         OPC_CheckChild2Integer, 15, 
/*65725*/         OPC_CheckType, MVT::v16i32,
/*65727*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65729*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*65732*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*65742*/       0, /*End of Scope*/
/*65743*/     /*Scope*/ 33, /*->65777*/
/*65744*/       OPC_RecordChild2, // #2 = $index
/*65745*/       OPC_CheckChild2Type, MVT::i32,
/*65747*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->65762
/*65750*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*65762*/       /*SwitchType*/ 12, MVT::v4i32,// ->65776
/*65764*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*65776*/       0, // EndSwitchType
/*65777*/     /*Scope*/ 111, /*->65889*/
/*65778*/       OPC_CheckChild1Type, MVT::i32,
/*65780*/       OPC_RecordChild2, // #2 = $idx
/*65781*/       OPC_CheckChild2Type, MVT::i32,
/*65783*/       OPC_SwitchType /*4 cases */, 24, MVT::v2i32,// ->65810
/*65786*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65788*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*65795*/         OPC_EmitInteger, MVT::i32, 0, 
/*65798*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*65810*/       /*SwitchType*/ 24, MVT::v4i32,// ->65836
/*65812*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65814*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*65821*/         OPC_EmitInteger, MVT::i32, 0, 
/*65824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*65836*/       /*SwitchType*/ 24, MVT::v8i32,// ->65862
/*65838*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65840*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*65847*/         OPC_EmitInteger, MVT::i32, 0, 
/*65850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*65862*/       /*SwitchType*/ 24, MVT::v16i32,// ->65888
/*65864*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65866*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*65873*/         OPC_EmitInteger, MVT::i32, 0, 
/*65876*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*65888*/       0, // EndSwitchType
/*65889*/     /*Scope*/ 60|128,6/*828*/, /*->66719*/
/*65891*/       OPC_CheckChild1Type, MVT::f32,
/*65893*/       OPC_Scope, 118, /*->66013*/ // 17 children in Scope
/*65895*/         OPC_MoveChild, 2,
/*65897*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*65900*/         OPC_RecordChild0, // #2 = $idx
/*65901*/         OPC_RecordChild1, // #3 = $off
/*65902*/         OPC_MoveChild, 1,
/*65904*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65907*/         OPC_MoveParent,
/*65908*/         OPC_CheckType, MVT::i32,
/*65910*/         OPC_MoveParent,
/*65911*/         OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->65937
/*65914*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65916*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*65923*/           OPC_EmitConvertToTarget, 3,
/*65925*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*65937*/         /*SwitchType*/ 23, MVT::v4f32,// ->65962
/*65939*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65941*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*65948*/           OPC_EmitConvertToTarget, 3,
/*65950*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*65962*/         /*SwitchType*/ 23, MVT::v8f32,// ->65987
/*65964*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65966*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*65973*/           OPC_EmitConvertToTarget, 3,
/*65975*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*65987*/         /*SwitchType*/ 23, MVT::v16f32,// ->66012
/*65989*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65991*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*65998*/           OPC_EmitConvertToTarget, 3,
/*66000*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*66012*/         0, // EndSwitchType
/*66013*/       /*Scope*/ 110, /*->66124*/
/*66014*/         OPC_CheckChild2Integer, 0, 
/*66016*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->66053
/*66019*/           OPC_Scope, 15, /*->66036*/ // 2 children in Scope
/*66021*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66023*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66026*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*66036*/           /*Scope*/ 15, /*->66052*/
/*66037*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66039*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66042*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*66052*/           0, /*End of Scope*/
/*66053*/         /*SwitchType*/ 34, MVT::v2f32,// ->66089
/*66055*/           OPC_Scope, 15, /*->66072*/ // 2 children in Scope
/*66057*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66059*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66062*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*66072*/           /*Scope*/ 15, /*->66088*/
/*66073*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66075*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66078*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*66088*/           0, /*End of Scope*/
/*66089*/         /*SwitchType*/ 15, MVT::v8f32,// ->66106
/*66091*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66093*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66096*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*66106*/         /*SwitchType*/ 15, MVT::v16f32,// ->66123
/*66108*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66110*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66113*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*66123*/         0, // EndSwitchType
/*66124*/       /*Scope*/ 110, /*->66235*/
/*66125*/         OPC_CheckChild2Integer, 1, 
/*66127*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->66164
/*66130*/           OPC_Scope, 15, /*->66147*/ // 2 children in Scope
/*66132*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66134*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66137*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*66147*/           /*Scope*/ 15, /*->66163*/
/*66148*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66150*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66153*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*66163*/           0, /*End of Scope*/
/*66164*/         /*SwitchType*/ 34, MVT::v2f32,// ->66200
/*66166*/           OPC_Scope, 15, /*->66183*/ // 2 children in Scope
/*66168*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66170*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66173*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*66183*/           /*Scope*/ 15, /*->66199*/
/*66184*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66186*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66189*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*66199*/           0, /*End of Scope*/
/*66200*/         /*SwitchType*/ 15, MVT::v8f32,// ->66217
/*66202*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66204*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66207*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*66217*/         /*SwitchType*/ 15, MVT::v16f32,// ->66234
/*66219*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66221*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66224*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*66234*/         0, // EndSwitchType
/*66235*/       /*Scope*/ 91, /*->66327*/
/*66236*/         OPC_CheckChild2Integer, 2, 
/*66238*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->66275
/*66241*/           OPC_Scope, 15, /*->66258*/ // 2 children in Scope
/*66243*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66245*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*66248*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*66258*/           /*Scope*/ 15, /*->66274*/
/*66259*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66261*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*66264*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*66274*/           0, /*End of Scope*/
/*66275*/         /*SwitchType*/ 15, MVT::v2f32,// ->66292
/*66277*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66279*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*66282*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*66292*/         /*SwitchType*/ 15, MVT::v8f32,// ->66309
/*66294*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66296*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*66299*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*66309*/         /*SwitchType*/ 15, MVT::v16f32,// ->66326
/*66311*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66313*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*66316*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*66326*/         0, // EndSwitchType
/*66327*/       /*Scope*/ 74, /*->66402*/
/*66328*/         OPC_CheckChild2Integer, 3, 
/*66330*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->66367
/*66333*/           OPC_Scope, 15, /*->66350*/ // 2 children in Scope
/*66335*/             OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66337*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*66340*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*66350*/           /*Scope*/ 15, /*->66366*/
/*66351*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66353*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*66356*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*66366*/           0, /*End of Scope*/
/*66367*/         /*SwitchType*/ 15, MVT::v8f32,// ->66384
/*66369*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66371*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*66374*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*66384*/         /*SwitchType*/ 15, MVT::v16f32,// ->66401
/*66386*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66388*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*66391*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*66401*/         0, // EndSwitchType
/*66402*/       /*Scope*/ 38, /*->66441*/
/*66403*/         OPC_CheckChild2Integer, 4, 
/*66405*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->66423
/*66408*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66410*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*66413*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*66423*/         /*SwitchType*/ 15, MVT::v16f32,// ->66440
/*66425*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66427*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*66430*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*66440*/         0, // EndSwitchType
/*66441*/       /*Scope*/ 38, /*->66480*/
/*66442*/         OPC_CheckChild2Integer, 5, 
/*66444*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->66462
/*66447*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66449*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*66452*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*66462*/         /*SwitchType*/ 15, MVT::v16f32,// ->66479
/*66464*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66466*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*66469*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*66479*/         0, // EndSwitchType
/*66480*/       /*Scope*/ 38, /*->66519*/
/*66481*/         OPC_CheckChild2Integer, 6, 
/*66483*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->66501
/*66486*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66488*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*66491*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*66501*/         /*SwitchType*/ 15, MVT::v16f32,// ->66518
/*66503*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66505*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*66508*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*66518*/         0, // EndSwitchType
/*66519*/       /*Scope*/ 38, /*->66558*/
/*66520*/         OPC_CheckChild2Integer, 7, 
/*66522*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->66540
/*66525*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66527*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*66530*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*66540*/         /*SwitchType*/ 15, MVT::v16f32,// ->66557
/*66542*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66544*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*66547*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*66557*/         0, // EndSwitchType
/*66558*/       /*Scope*/ 19, /*->66578*/
/*66559*/         OPC_CheckChild2Integer, 8, 
/*66561*/         OPC_CheckType, MVT::v16f32,
/*66563*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66565*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*66568*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*66578*/       /*Scope*/ 19, /*->66598*/
/*66579*/         OPC_CheckChild2Integer, 9, 
/*66581*/         OPC_CheckType, MVT::v16f32,
/*66583*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66585*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*66588*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*66598*/       /*Scope*/ 19, /*->66618*/
/*66599*/         OPC_CheckChild2Integer, 10, 
/*66601*/         OPC_CheckType, MVT::v16f32,
/*66603*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66605*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*66608*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*66618*/       /*Scope*/ 19, /*->66638*/
/*66619*/         OPC_CheckChild2Integer, 11, 
/*66621*/         OPC_CheckType, MVT::v16f32,
/*66623*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66625*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*66628*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*66638*/       /*Scope*/ 19, /*->66658*/
/*66639*/         OPC_CheckChild2Integer, 12, 
/*66641*/         OPC_CheckType, MVT::v16f32,
/*66643*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66645*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*66648*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*66658*/       /*Scope*/ 19, /*->66678*/
/*66659*/         OPC_CheckChild2Integer, 13, 
/*66661*/         OPC_CheckType, MVT::v16f32,
/*66663*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66665*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*66668*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*66678*/       /*Scope*/ 19, /*->66698*/
/*66679*/         OPC_CheckChild2Integer, 14, 
/*66681*/         OPC_CheckType, MVT::v16f32,
/*66683*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66685*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*66688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*66698*/       /*Scope*/ 19, /*->66718*/
/*66699*/         OPC_CheckChild2Integer, 15, 
/*66701*/         OPC_CheckType, MVT::v16f32,
/*66703*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66705*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*66708*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*66718*/       0, /*End of Scope*/
/*66719*/     /*Scope*/ 33, /*->66753*/
/*66720*/       OPC_RecordChild2, // #2 = $index
/*66721*/       OPC_CheckChild2Type, MVT::i32,
/*66723*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->66738
/*66726*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66728*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*66738*/       /*SwitchType*/ 12, MVT::v4f32,// ->66752
/*66740*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66742*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*66752*/       0, // EndSwitchType
/*66753*/     /*Scope*/ 111, /*->66865*/
/*66754*/       OPC_CheckChild1Type, MVT::f32,
/*66756*/       OPC_RecordChild2, // #2 = $idx
/*66757*/       OPC_CheckChild2Type, MVT::i32,
/*66759*/       OPC_SwitchType /*4 cases */, 24, MVT::v2f32,// ->66786
/*66762*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66764*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*66771*/         OPC_EmitInteger, MVT::i32, 0, 
/*66774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*66786*/       /*SwitchType*/ 24, MVT::v4f32,// ->66812
/*66788*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66790*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*66797*/         OPC_EmitInteger, MVT::i32, 0, 
/*66800*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*66812*/       /*SwitchType*/ 24, MVT::v8f32,// ->66838
/*66814*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66816*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*66823*/         OPC_EmitInteger, MVT::i32, 0, 
/*66826*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*66838*/       /*SwitchType*/ 24, MVT::v16f32,// ->66864
/*66840*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66842*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*66849*/         OPC_EmitInteger, MVT::i32, 0, 
/*66852*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*66864*/       0, // EndSwitchType
/*66865*/     0, /*End of Scope*/
/*66866*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->69347
/*66870*/     OPC_Scope, 95|128,1/*223*/, /*->67096*/ // 11 children in Scope
/*66873*/       OPC_CheckChild0Integer, 0, 
/*66875*/       OPC_CheckChild0Type, MVT::i32,
/*66877*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66878*/       OPC_CheckChild1Type, MVT::v4f32,
/*66880*/       OPC_RecordChild2, // #1 = $srcx
/*66881*/       OPC_MoveChild, 2,
/*66883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66886*/       OPC_CheckType, MVT::i32,
/*66888*/       OPC_MoveParent,
/*66889*/       OPC_RecordChild3, // #2 = $srcy
/*66890*/       OPC_MoveChild, 3,
/*66892*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66895*/       OPC_CheckType, MVT::i32,
/*66897*/       OPC_MoveParent,
/*66898*/       OPC_RecordChild4, // #3 = $srcz
/*66899*/       OPC_MoveChild, 4,
/*66901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66904*/       OPC_CheckType, MVT::i32,
/*66906*/       OPC_MoveParent,
/*66907*/       OPC_RecordChild5, // #4 = $srcw
/*66908*/       OPC_MoveChild, 5,
/*66910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66913*/       OPC_CheckType, MVT::i32,
/*66915*/       OPC_MoveParent,
/*66916*/       OPC_RecordChild6, // #5 = $offsetx
/*66917*/       OPC_MoveChild, 6,
/*66919*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66922*/       OPC_CheckType, MVT::i32,
/*66924*/       OPC_MoveParent,
/*66925*/       OPC_RecordChild7, // #6 = $offsety
/*66926*/       OPC_MoveChild, 7,
/*66928*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66931*/       OPC_CheckType, MVT::i32,
/*66933*/       OPC_MoveParent,
/*66934*/       OPC_MoveChild, 8,
/*66936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66939*/       OPC_RecordNode, // #7 = $offsetz
/*66940*/       OPC_CheckType, MVT::i32,
/*66942*/       OPC_MoveParent,
/*66943*/       OPC_MoveChild, 9,
/*66945*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66948*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66949*/       OPC_CheckType, MVT::i32,
/*66951*/       OPC_MoveParent,
/*66952*/       OPC_MoveChild, 10,
/*66954*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66957*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66958*/       OPC_CheckType, MVT::i32,
/*66960*/       OPC_MoveParent,
/*66961*/       OPC_MoveChild, 11,
/*66963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66966*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66967*/       OPC_CheckType, MVT::i32,
/*66969*/       OPC_MoveParent,
/*66970*/       OPC_MoveChild, 12,
/*66972*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66975*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66976*/       OPC_CheckType, MVT::i32,
/*66978*/       OPC_MoveParent,
/*66979*/       OPC_MoveChild, 13,
/*66981*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66984*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66985*/       OPC_CheckType, MVT::i32,
/*66987*/       OPC_MoveParent,
/*66988*/       OPC_MoveChild, 14,
/*66990*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66993*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66994*/       OPC_CheckType, MVT::i32,
/*66996*/       OPC_MoveParent,
/*66997*/       OPC_MoveChild, 15,
/*66999*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67002*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*67003*/       OPC_CheckType, MVT::i32,
/*67005*/       OPC_MoveParent,
/*67006*/       OPC_MoveChild, 16,
/*67008*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67011*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*67012*/       OPC_CheckType, MVT::i32,
/*67014*/       OPC_MoveParent,
/*67015*/       OPC_MoveChild, 17,
/*67017*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67020*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*67021*/       OPC_CheckType, MVT::i32,
/*67023*/       OPC_MoveParent,
/*67024*/       OPC_MoveChild, 18,
/*67026*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67029*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*67030*/       OPC_CheckType, MVT::i32,
/*67032*/       OPC_MoveParent,
/*67033*/       OPC_CheckType, MVT::v4f32,
/*67035*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67037*/       OPC_EmitConvertToTarget, 1,
/*67039*/       OPC_EmitConvertToTarget, 2,
/*67041*/       OPC_EmitConvertToTarget, 3,
/*67043*/       OPC_EmitConvertToTarget, 4,
/*67045*/       OPC_EmitConvertToTarget, 5,
/*67047*/       OPC_EmitConvertToTarget, 6,
/*67049*/       OPC_EmitConvertToTarget, 7,
/*67051*/       OPC_EmitConvertToTarget, 8,
/*67053*/       OPC_EmitConvertToTarget, 9,
/*67055*/       OPC_EmitConvertToTarget, 10,
/*67057*/       OPC_EmitConvertToTarget, 11,
/*67059*/       OPC_EmitConvertToTarget, 12,
/*67061*/       OPC_EmitConvertToTarget, 13,
/*67063*/       OPC_EmitConvertToTarget, 14,
/*67065*/       OPC_EmitConvertToTarget, 15,
/*67067*/       OPC_EmitConvertToTarget, 16,
/*67069*/       OPC_EmitConvertToTarget, 17,
/*67071*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*67096*/     /*Scope*/ 95|128,1/*223*/, /*->67321*/
/*67098*/       OPC_CheckChild0Integer, 1, 
/*67100*/       OPC_CheckChild0Type, MVT::i32,
/*67102*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*67103*/       OPC_CheckChild1Type, MVT::v4f32,
/*67105*/       OPC_RecordChild2, // #1 = $srcx
/*67106*/       OPC_MoveChild, 2,
/*67108*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67111*/       OPC_CheckType, MVT::i32,
/*67113*/       OPC_MoveParent,
/*67114*/       OPC_RecordChild3, // #2 = $srcy
/*67115*/       OPC_MoveChild, 3,
/*67117*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67120*/       OPC_CheckType, MVT::i32,
/*67122*/       OPC_MoveParent,
/*67123*/       OPC_RecordChild4, // #3 = $srcz
/*67124*/       OPC_MoveChild, 4,
/*67126*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67129*/       OPC_CheckType, MVT::i32,
/*67131*/       OPC_MoveParent,
/*67132*/       OPC_RecordChild5, // #4 = $srcw
/*67133*/       OPC_MoveChild, 5,
/*67135*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67138*/       OPC_CheckType, MVT::i32,
/*67140*/       OPC_MoveParent,
/*67141*/       OPC_RecordChild6, // #5 = $offsetx
/*67142*/       OPC_MoveChild, 6,
/*67144*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67147*/       OPC_CheckType, MVT::i32,
/*67149*/       OPC_MoveParent,
/*67150*/       OPC_RecordChild7, // #6 = $offsety
/*67151*/       OPC_MoveChild, 7,
/*67153*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67156*/       OPC_CheckType, MVT::i32,
/*67158*/       OPC_MoveParent,
/*67159*/       OPC_MoveChild, 8,
/*67161*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67164*/       OPC_RecordNode, // #7 = $offsetz
/*67165*/       OPC_CheckType, MVT::i32,
/*67167*/       OPC_MoveParent,
/*67168*/       OPC_MoveChild, 9,
/*67170*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67173*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*67174*/       OPC_CheckType, MVT::i32,
/*67176*/       OPC_MoveParent,
/*67177*/       OPC_MoveChild, 10,
/*67179*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67182*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*67183*/       OPC_CheckType, MVT::i32,
/*67185*/       OPC_MoveParent,
/*67186*/       OPC_MoveChild, 11,
/*67188*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67191*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*67192*/       OPC_CheckType, MVT::i32,
/*67194*/       OPC_MoveParent,
/*67195*/       OPC_MoveChild, 12,
/*67197*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67200*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*67201*/       OPC_CheckType, MVT::i32,
/*67203*/       OPC_MoveParent,
/*67204*/       OPC_MoveChild, 13,
/*67206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67209*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*67210*/       OPC_CheckType, MVT::i32,
/*67212*/       OPC_MoveParent,
/*67213*/       OPC_MoveChild, 14,
/*67215*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67218*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*67219*/       OPC_CheckType, MVT::i32,
/*67221*/       OPC_MoveParent,
/*67222*/       OPC_MoveChild, 15,
/*67224*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67227*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*67228*/       OPC_CheckType, MVT::i32,
/*67230*/       OPC_MoveParent,
/*67231*/       OPC_MoveChild, 16,
/*67233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67236*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*67237*/       OPC_CheckType, MVT::i32,
/*67239*/       OPC_MoveParent,
/*67240*/       OPC_MoveChild, 17,
/*67242*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67245*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*67246*/       OPC_CheckType, MVT::i32,
/*67248*/       OPC_MoveParent,
/*67249*/       OPC_MoveChild, 18,
/*67251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67254*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*67255*/       OPC_CheckType, MVT::i32,
/*67257*/       OPC_MoveParent,
/*67258*/       OPC_CheckType, MVT::v4f32,
/*67260*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67262*/       OPC_EmitConvertToTarget, 1,
/*67264*/       OPC_EmitConvertToTarget, 2,
/*67266*/       OPC_EmitConvertToTarget, 3,
/*67268*/       OPC_EmitConvertToTarget, 4,
/*67270*/       OPC_EmitConvertToTarget, 5,
/*67272*/       OPC_EmitConvertToTarget, 6,
/*67274*/       OPC_EmitConvertToTarget, 7,
/*67276*/       OPC_EmitConvertToTarget, 8,
/*67278*/       OPC_EmitConvertToTarget, 9,
/*67280*/       OPC_EmitConvertToTarget, 10,
/*67282*/       OPC_EmitConvertToTarget, 11,
/*67284*/       OPC_EmitConvertToTarget, 12,
/*67286*/       OPC_EmitConvertToTarget, 13,
/*67288*/       OPC_EmitConvertToTarget, 14,
/*67290*/       OPC_EmitConvertToTarget, 15,
/*67292*/       OPC_EmitConvertToTarget, 16,
/*67294*/       OPC_EmitConvertToTarget, 17,
/*67296*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*67321*/     /*Scope*/ 95|128,1/*223*/, /*->67546*/
/*67323*/       OPC_CheckChild0Integer, 2, 
/*67325*/       OPC_CheckChild0Type, MVT::i32,
/*67327*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*67328*/       OPC_CheckChild1Type, MVT::v4f32,
/*67330*/       OPC_RecordChild2, // #1 = $srcx
/*67331*/       OPC_MoveChild, 2,
/*67333*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67336*/       OPC_CheckType, MVT::i32,
/*67338*/       OPC_MoveParent,
/*67339*/       OPC_RecordChild3, // #2 = $srcy
/*67340*/       OPC_MoveChild, 3,
/*67342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67345*/       OPC_CheckType, MVT::i32,
/*67347*/       OPC_MoveParent,
/*67348*/       OPC_RecordChild4, // #3 = $srcz
/*67349*/       OPC_MoveChild, 4,
/*67351*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67354*/       OPC_CheckType, MVT::i32,
/*67356*/       OPC_MoveParent,
/*67357*/       OPC_RecordChild5, // #4 = $srcw
/*67358*/       OPC_MoveChild, 5,
/*67360*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67363*/       OPC_CheckType, MVT::i32,
/*67365*/       OPC_MoveParent,
/*67366*/       OPC_RecordChild6, // #5 = $offsetx
/*67367*/       OPC_MoveChild, 6,
/*67369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67372*/       OPC_CheckType, MVT::i32,
/*67374*/       OPC_MoveParent,
/*67375*/       OPC_RecordChild7, // #6 = $offsety
/*67376*/       OPC_MoveChild, 7,
/*67378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67381*/       OPC_CheckType, MVT::i32,
/*67383*/       OPC_MoveParent,
/*67384*/       OPC_MoveChild, 8,
/*67386*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67389*/       OPC_RecordNode, // #7 = $offsetz
/*67390*/       OPC_CheckType, MVT::i32,
/*67392*/       OPC_MoveParent,
/*67393*/       OPC_MoveChild, 9,
/*67395*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67398*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*67399*/       OPC_CheckType, MVT::i32,
/*67401*/       OPC_MoveParent,
/*67402*/       OPC_MoveChild, 10,
/*67404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67407*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*67408*/       OPC_CheckType, MVT::i32,
/*67410*/       OPC_MoveParent,
/*67411*/       OPC_MoveChild, 11,
/*67413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67416*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*67417*/       OPC_CheckType, MVT::i32,
/*67419*/       OPC_MoveParent,
/*67420*/       OPC_MoveChild, 12,
/*67422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67425*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*67426*/       OPC_CheckType, MVT::i32,
/*67428*/       OPC_MoveParent,
/*67429*/       OPC_MoveChild, 13,
/*67431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67434*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*67435*/       OPC_CheckType, MVT::i32,
/*67437*/       OPC_MoveParent,
/*67438*/       OPC_MoveChild, 14,
/*67440*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67443*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*67444*/       OPC_CheckType, MVT::i32,
/*67446*/       OPC_MoveParent,
/*67447*/       OPC_MoveChild, 15,
/*67449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67452*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*67453*/       OPC_CheckType, MVT::i32,
/*67455*/       OPC_MoveParent,
/*67456*/       OPC_MoveChild, 16,
/*67458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67461*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*67462*/       OPC_CheckType, MVT::i32,
/*67464*/       OPC_MoveParent,
/*67465*/       OPC_MoveChild, 17,
/*67467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67470*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*67471*/       OPC_CheckType, MVT::i32,
/*67473*/       OPC_MoveParent,
/*67474*/       OPC_MoveChild, 18,
/*67476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67479*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*67480*/       OPC_CheckType, MVT::i32,
/*67482*/       OPC_MoveParent,
/*67483*/       OPC_CheckType, MVT::v4f32,
/*67485*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67487*/       OPC_EmitConvertToTarget, 1,
/*67489*/       OPC_EmitConvertToTarget, 2,
/*67491*/       OPC_EmitConvertToTarget, 3,
/*67493*/       OPC_EmitConvertToTarget, 4,
/*67495*/       OPC_EmitConvertToTarget, 5,
/*67497*/       OPC_EmitConvertToTarget, 6,
/*67499*/       OPC_EmitConvertToTarget, 7,
/*67501*/       OPC_EmitConvertToTarget, 8,
/*67503*/       OPC_EmitConvertToTarget, 9,
/*67505*/       OPC_EmitConvertToTarget, 10,
/*67507*/       OPC_EmitConvertToTarget, 11,
/*67509*/       OPC_EmitConvertToTarget, 12,
/*67511*/       OPC_EmitConvertToTarget, 13,
/*67513*/       OPC_EmitConvertToTarget, 14,
/*67515*/       OPC_EmitConvertToTarget, 15,
/*67517*/       OPC_EmitConvertToTarget, 16,
/*67519*/       OPC_EmitConvertToTarget, 17,
/*67521*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*67546*/     /*Scope*/ 95|128,1/*223*/, /*->67771*/
/*67548*/       OPC_CheckChild0Integer, 3, 
/*67550*/       OPC_CheckChild0Type, MVT::i32,
/*67552*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*67553*/       OPC_CheckChild1Type, MVT::v4f32,
/*67555*/       OPC_RecordChild2, // #1 = $srcx
/*67556*/       OPC_MoveChild, 2,
/*67558*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67561*/       OPC_CheckType, MVT::i32,
/*67563*/       OPC_MoveParent,
/*67564*/       OPC_RecordChild3, // #2 = $srcy
/*67565*/       OPC_MoveChild, 3,
/*67567*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67570*/       OPC_CheckType, MVT::i32,
/*67572*/       OPC_MoveParent,
/*67573*/       OPC_RecordChild4, // #3 = $srcz
/*67574*/       OPC_MoveChild, 4,
/*67576*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67579*/       OPC_CheckType, MVT::i32,
/*67581*/       OPC_MoveParent,
/*67582*/       OPC_RecordChild5, // #4 = $srcw
/*67583*/       OPC_MoveChild, 5,
/*67585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67588*/       OPC_CheckType, MVT::i32,
/*67590*/       OPC_MoveParent,
/*67591*/       OPC_RecordChild6, // #5 = $offsetx
/*67592*/       OPC_MoveChild, 6,
/*67594*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67597*/       OPC_CheckType, MVT::i32,
/*67599*/       OPC_MoveParent,
/*67600*/       OPC_RecordChild7, // #6 = $offsety
/*67601*/       OPC_MoveChild, 7,
/*67603*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67606*/       OPC_CheckType, MVT::i32,
/*67608*/       OPC_MoveParent,
/*67609*/       OPC_MoveChild, 8,
/*67611*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67614*/       OPC_RecordNode, // #7 = $offsetz
/*67615*/       OPC_CheckType, MVT::i32,
/*67617*/       OPC_MoveParent,
/*67618*/       OPC_MoveChild, 9,
/*67620*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67623*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*67624*/       OPC_CheckType, MVT::i32,
/*67626*/       OPC_MoveParent,
/*67627*/       OPC_MoveChild, 10,
/*67629*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67632*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*67633*/       OPC_CheckType, MVT::i32,
/*67635*/       OPC_MoveParent,
/*67636*/       OPC_MoveChild, 11,
/*67638*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67641*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*67642*/       OPC_CheckType, MVT::i32,
/*67644*/       OPC_MoveParent,
/*67645*/       OPC_MoveChild, 12,
/*67647*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67650*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*67651*/       OPC_CheckType, MVT::i32,
/*67653*/       OPC_MoveParent,
/*67654*/       OPC_MoveChild, 13,
/*67656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67659*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*67660*/       OPC_CheckType, MVT::i32,
/*67662*/       OPC_MoveParent,
/*67663*/       OPC_MoveChild, 14,
/*67665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67668*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*67669*/       OPC_CheckType, MVT::i32,
/*67671*/       OPC_MoveParent,
/*67672*/       OPC_MoveChild, 15,
/*67674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67677*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*67678*/       OPC_CheckType, MVT::i32,
/*67680*/       OPC_MoveParent,
/*67681*/       OPC_MoveChild, 16,
/*67683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67686*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*67687*/       OPC_CheckType, MVT::i32,
/*67689*/       OPC_MoveParent,
/*67690*/       OPC_MoveChild, 17,
/*67692*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67695*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*67696*/       OPC_CheckType, MVT::i32,
/*67698*/       OPC_MoveParent,
/*67699*/       OPC_MoveChild, 18,
/*67701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67704*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*67705*/       OPC_CheckType, MVT::i32,
/*67707*/       OPC_MoveParent,
/*67708*/       OPC_CheckType, MVT::v4f32,
/*67710*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67712*/       OPC_EmitConvertToTarget, 1,
/*67714*/       OPC_EmitConvertToTarget, 2,
/*67716*/       OPC_EmitConvertToTarget, 3,
/*67718*/       OPC_EmitConvertToTarget, 4,
/*67720*/       OPC_EmitConvertToTarget, 5,
/*67722*/       OPC_EmitConvertToTarget, 6,
/*67724*/       OPC_EmitConvertToTarget, 7,
/*67726*/       OPC_EmitConvertToTarget, 8,
/*67728*/       OPC_EmitConvertToTarget, 9,
/*67730*/       OPC_EmitConvertToTarget, 10,
/*67732*/       OPC_EmitConvertToTarget, 11,
/*67734*/       OPC_EmitConvertToTarget, 12,
/*67736*/       OPC_EmitConvertToTarget, 13,
/*67738*/       OPC_EmitConvertToTarget, 14,
/*67740*/       OPC_EmitConvertToTarget, 15,
/*67742*/       OPC_EmitConvertToTarget, 16,
/*67744*/       OPC_EmitConvertToTarget, 17,
/*67746*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*67771*/     /*Scope*/ 95|128,1/*223*/, /*->67996*/
/*67773*/       OPC_CheckChild0Integer, 4, 
/*67775*/       OPC_CheckChild0Type, MVT::i32,
/*67777*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*67778*/       OPC_CheckChild1Type, MVT::v4f32,
/*67780*/       OPC_RecordChild2, // #1 = $srcx
/*67781*/       OPC_MoveChild, 2,
/*67783*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67786*/       OPC_CheckType, MVT::i32,
/*67788*/       OPC_MoveParent,
/*67789*/       OPC_RecordChild3, // #2 = $srcy
/*67790*/       OPC_MoveChild, 3,
/*67792*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67795*/       OPC_CheckType, MVT::i32,
/*67797*/       OPC_MoveParent,
/*67798*/       OPC_RecordChild4, // #3 = $srcz
/*67799*/       OPC_MoveChild, 4,
/*67801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67804*/       OPC_CheckType, MVT::i32,
/*67806*/       OPC_MoveParent,
/*67807*/       OPC_RecordChild5, // #4 = $srcw
/*67808*/       OPC_MoveChild, 5,
/*67810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67813*/       OPC_CheckType, MVT::i32,
/*67815*/       OPC_MoveParent,
/*67816*/       OPC_RecordChild6, // #5 = $offsetx
/*67817*/       OPC_MoveChild, 6,
/*67819*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67822*/       OPC_CheckType, MVT::i32,
/*67824*/       OPC_MoveParent,
/*67825*/       OPC_RecordChild7, // #6 = $offsety
/*67826*/       OPC_MoveChild, 7,
/*67828*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67831*/       OPC_CheckType, MVT::i32,
/*67833*/       OPC_MoveParent,
/*67834*/       OPC_MoveChild, 8,
/*67836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67839*/       OPC_RecordNode, // #7 = $offsetz
/*67840*/       OPC_CheckType, MVT::i32,
/*67842*/       OPC_MoveParent,
/*67843*/       OPC_MoveChild, 9,
/*67845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67848*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*67849*/       OPC_CheckType, MVT::i32,
/*67851*/       OPC_MoveParent,
/*67852*/       OPC_MoveChild, 10,
/*67854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67857*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*67858*/       OPC_CheckType, MVT::i32,
/*67860*/       OPC_MoveParent,
/*67861*/       OPC_MoveChild, 11,
/*67863*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67866*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*67867*/       OPC_CheckType, MVT::i32,
/*67869*/       OPC_MoveParent,
/*67870*/       OPC_MoveChild, 12,
/*67872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67875*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*67876*/       OPC_CheckType, MVT::i32,
/*67878*/       OPC_MoveParent,
/*67879*/       OPC_MoveChild, 13,
/*67881*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67884*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*67885*/       OPC_CheckType, MVT::i32,
/*67887*/       OPC_MoveParent,
/*67888*/       OPC_MoveChild, 14,
/*67890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67893*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*67894*/       OPC_CheckType, MVT::i32,
/*67896*/       OPC_MoveParent,
/*67897*/       OPC_MoveChild, 15,
/*67899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67902*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*67903*/       OPC_CheckType, MVT::i32,
/*67905*/       OPC_MoveParent,
/*67906*/       OPC_MoveChild, 16,
/*67908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67911*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*67912*/       OPC_CheckType, MVT::i32,
/*67914*/       OPC_MoveParent,
/*67915*/       OPC_MoveChild, 17,
/*67917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67920*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*67921*/       OPC_CheckType, MVT::i32,
/*67923*/       OPC_MoveParent,
/*67924*/       OPC_MoveChild, 18,
/*67926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67929*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*67930*/       OPC_CheckType, MVT::i32,
/*67932*/       OPC_MoveParent,
/*67933*/       OPC_CheckType, MVT::v4f32,
/*67935*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67937*/       OPC_EmitConvertToTarget, 1,
/*67939*/       OPC_EmitConvertToTarget, 2,
/*67941*/       OPC_EmitConvertToTarget, 3,
/*67943*/       OPC_EmitConvertToTarget, 4,
/*67945*/       OPC_EmitConvertToTarget, 5,
/*67947*/       OPC_EmitConvertToTarget, 6,
/*67949*/       OPC_EmitConvertToTarget, 7,
/*67951*/       OPC_EmitConvertToTarget, 8,
/*67953*/       OPC_EmitConvertToTarget, 9,
/*67955*/       OPC_EmitConvertToTarget, 10,
/*67957*/       OPC_EmitConvertToTarget, 11,
/*67959*/       OPC_EmitConvertToTarget, 12,
/*67961*/       OPC_EmitConvertToTarget, 13,
/*67963*/       OPC_EmitConvertToTarget, 14,
/*67965*/       OPC_EmitConvertToTarget, 15,
/*67967*/       OPC_EmitConvertToTarget, 16,
/*67969*/       OPC_EmitConvertToTarget, 17,
/*67971*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*67996*/     /*Scope*/ 95|128,1/*223*/, /*->68221*/
/*67998*/       OPC_CheckChild0Integer, 5, 
/*68000*/       OPC_CheckChild0Type, MVT::i32,
/*68002*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*68003*/       OPC_CheckChild1Type, MVT::v4f32,
/*68005*/       OPC_RecordChild2, // #1 = $srcx
/*68006*/       OPC_MoveChild, 2,
/*68008*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68011*/       OPC_CheckType, MVT::i32,
/*68013*/       OPC_MoveParent,
/*68014*/       OPC_RecordChild3, // #2 = $srcy
/*68015*/       OPC_MoveChild, 3,
/*68017*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68020*/       OPC_CheckType, MVT::i32,
/*68022*/       OPC_MoveParent,
/*68023*/       OPC_RecordChild4, // #3 = $srcz
/*68024*/       OPC_MoveChild, 4,
/*68026*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68029*/       OPC_CheckType, MVT::i32,
/*68031*/       OPC_MoveParent,
/*68032*/       OPC_RecordChild5, // #4 = $srcw
/*68033*/       OPC_MoveChild, 5,
/*68035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68038*/       OPC_CheckType, MVT::i32,
/*68040*/       OPC_MoveParent,
/*68041*/       OPC_RecordChild6, // #5 = $offsetx
/*68042*/       OPC_MoveChild, 6,
/*68044*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68047*/       OPC_CheckType, MVT::i32,
/*68049*/       OPC_MoveParent,
/*68050*/       OPC_RecordChild7, // #6 = $offsety
/*68051*/       OPC_MoveChild, 7,
/*68053*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68056*/       OPC_CheckType, MVT::i32,
/*68058*/       OPC_MoveParent,
/*68059*/       OPC_MoveChild, 8,
/*68061*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68064*/       OPC_RecordNode, // #7 = $offsetz
/*68065*/       OPC_CheckType, MVT::i32,
/*68067*/       OPC_MoveParent,
/*68068*/       OPC_MoveChild, 9,
/*68070*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68073*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*68074*/       OPC_CheckType, MVT::i32,
/*68076*/       OPC_MoveParent,
/*68077*/       OPC_MoveChild, 10,
/*68079*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68082*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*68083*/       OPC_CheckType, MVT::i32,
/*68085*/       OPC_MoveParent,
/*68086*/       OPC_MoveChild, 11,
/*68088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68091*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*68092*/       OPC_CheckType, MVT::i32,
/*68094*/       OPC_MoveParent,
/*68095*/       OPC_MoveChild, 12,
/*68097*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68100*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*68101*/       OPC_CheckType, MVT::i32,
/*68103*/       OPC_MoveParent,
/*68104*/       OPC_MoveChild, 13,
/*68106*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68109*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*68110*/       OPC_CheckType, MVT::i32,
/*68112*/       OPC_MoveParent,
/*68113*/       OPC_MoveChild, 14,
/*68115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68118*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*68119*/       OPC_CheckType, MVT::i32,
/*68121*/       OPC_MoveParent,
/*68122*/       OPC_MoveChild, 15,
/*68124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68127*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*68128*/       OPC_CheckType, MVT::i32,
/*68130*/       OPC_MoveParent,
/*68131*/       OPC_MoveChild, 16,
/*68133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68136*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*68137*/       OPC_CheckType, MVT::i32,
/*68139*/       OPC_MoveParent,
/*68140*/       OPC_MoveChild, 17,
/*68142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68145*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*68146*/       OPC_CheckType, MVT::i32,
/*68148*/       OPC_MoveParent,
/*68149*/       OPC_MoveChild, 18,
/*68151*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68154*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*68155*/       OPC_CheckType, MVT::i32,
/*68157*/       OPC_MoveParent,
/*68158*/       OPC_CheckType, MVT::v4f32,
/*68160*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68162*/       OPC_EmitConvertToTarget, 1,
/*68164*/       OPC_EmitConvertToTarget, 2,
/*68166*/       OPC_EmitConvertToTarget, 3,
/*68168*/       OPC_EmitConvertToTarget, 4,
/*68170*/       OPC_EmitConvertToTarget, 5,
/*68172*/       OPC_EmitConvertToTarget, 6,
/*68174*/       OPC_EmitConvertToTarget, 7,
/*68176*/       OPC_EmitConvertToTarget, 8,
/*68178*/       OPC_EmitConvertToTarget, 9,
/*68180*/       OPC_EmitConvertToTarget, 10,
/*68182*/       OPC_EmitConvertToTarget, 11,
/*68184*/       OPC_EmitConvertToTarget, 12,
/*68186*/       OPC_EmitConvertToTarget, 13,
/*68188*/       OPC_EmitConvertToTarget, 14,
/*68190*/       OPC_EmitConvertToTarget, 15,
/*68192*/       OPC_EmitConvertToTarget, 16,
/*68194*/       OPC_EmitConvertToTarget, 17,
/*68196*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*68221*/     /*Scope*/ 95|128,1/*223*/, /*->68446*/
/*68223*/       OPC_CheckChild0Integer, 6, 
/*68225*/       OPC_CheckChild0Type, MVT::i32,
/*68227*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*68228*/       OPC_CheckChild1Type, MVT::v4i32,
/*68230*/       OPC_RecordChild2, // #1 = $srcx
/*68231*/       OPC_MoveChild, 2,
/*68233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68236*/       OPC_CheckType, MVT::i32,
/*68238*/       OPC_MoveParent,
/*68239*/       OPC_RecordChild3, // #2 = $srcy
/*68240*/       OPC_MoveChild, 3,
/*68242*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68245*/       OPC_CheckType, MVT::i32,
/*68247*/       OPC_MoveParent,
/*68248*/       OPC_RecordChild4, // #3 = $srcz
/*68249*/       OPC_MoveChild, 4,
/*68251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68254*/       OPC_CheckType, MVT::i32,
/*68256*/       OPC_MoveParent,
/*68257*/       OPC_RecordChild5, // #4 = $srcw
/*68258*/       OPC_MoveChild, 5,
/*68260*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68263*/       OPC_CheckType, MVT::i32,
/*68265*/       OPC_MoveParent,
/*68266*/       OPC_RecordChild6, // #5 = $offsetx
/*68267*/       OPC_MoveChild, 6,
/*68269*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68272*/       OPC_CheckType, MVT::i32,
/*68274*/       OPC_MoveParent,
/*68275*/       OPC_RecordChild7, // #6 = $offsety
/*68276*/       OPC_MoveChild, 7,
/*68278*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68281*/       OPC_CheckType, MVT::i32,
/*68283*/       OPC_MoveParent,
/*68284*/       OPC_MoveChild, 8,
/*68286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68289*/       OPC_RecordNode, // #7 = $offsetz
/*68290*/       OPC_CheckType, MVT::i32,
/*68292*/       OPC_MoveParent,
/*68293*/       OPC_MoveChild, 9,
/*68295*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68298*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*68299*/       OPC_CheckType, MVT::i32,
/*68301*/       OPC_MoveParent,
/*68302*/       OPC_MoveChild, 10,
/*68304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68307*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*68308*/       OPC_CheckType, MVT::i32,
/*68310*/       OPC_MoveParent,
/*68311*/       OPC_MoveChild, 11,
/*68313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68316*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*68317*/       OPC_CheckType, MVT::i32,
/*68319*/       OPC_MoveParent,
/*68320*/       OPC_MoveChild, 12,
/*68322*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68325*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*68326*/       OPC_CheckType, MVT::i32,
/*68328*/       OPC_MoveParent,
/*68329*/       OPC_MoveChild, 13,
/*68331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68334*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*68335*/       OPC_CheckType, MVT::i32,
/*68337*/       OPC_MoveParent,
/*68338*/       OPC_MoveChild, 14,
/*68340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68343*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*68344*/       OPC_CheckType, MVT::i32,
/*68346*/       OPC_MoveParent,
/*68347*/       OPC_MoveChild, 15,
/*68349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68352*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*68353*/       OPC_CheckType, MVT::i32,
/*68355*/       OPC_MoveParent,
/*68356*/       OPC_MoveChild, 16,
/*68358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68361*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*68362*/       OPC_CheckType, MVT::i32,
/*68364*/       OPC_MoveParent,
/*68365*/       OPC_MoveChild, 17,
/*68367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68370*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*68371*/       OPC_CheckType, MVT::i32,
/*68373*/       OPC_MoveParent,
/*68374*/       OPC_MoveChild, 18,
/*68376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68379*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*68380*/       OPC_CheckType, MVT::i32,
/*68382*/       OPC_MoveParent,
/*68383*/       OPC_CheckType, MVT::v4f32,
/*68385*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68387*/       OPC_EmitConvertToTarget, 1,
/*68389*/       OPC_EmitConvertToTarget, 2,
/*68391*/       OPC_EmitConvertToTarget, 3,
/*68393*/       OPC_EmitConvertToTarget, 4,
/*68395*/       OPC_EmitConvertToTarget, 5,
/*68397*/       OPC_EmitConvertToTarget, 6,
/*68399*/       OPC_EmitConvertToTarget, 7,
/*68401*/       OPC_EmitConvertToTarget, 8,
/*68403*/       OPC_EmitConvertToTarget, 9,
/*68405*/       OPC_EmitConvertToTarget, 10,
/*68407*/       OPC_EmitConvertToTarget, 11,
/*68409*/       OPC_EmitConvertToTarget, 12,
/*68411*/       OPC_EmitConvertToTarget, 13,
/*68413*/       OPC_EmitConvertToTarget, 14,
/*68415*/       OPC_EmitConvertToTarget, 15,
/*68417*/       OPC_EmitConvertToTarget, 16,
/*68419*/       OPC_EmitConvertToTarget, 17,
/*68421*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*68446*/     /*Scope*/ 95|128,1/*223*/, /*->68671*/
/*68448*/       OPC_CheckChild0Integer, 7, 
/*68450*/       OPC_CheckChild0Type, MVT::i32,
/*68452*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*68453*/       OPC_CheckChild1Type, MVT::v4i32,
/*68455*/       OPC_RecordChild2, // #1 = $srcx
/*68456*/       OPC_MoveChild, 2,
/*68458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68461*/       OPC_CheckType, MVT::i32,
/*68463*/       OPC_MoveParent,
/*68464*/       OPC_RecordChild3, // #2 = $srcy
/*68465*/       OPC_MoveChild, 3,
/*68467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68470*/       OPC_CheckType, MVT::i32,
/*68472*/       OPC_MoveParent,
/*68473*/       OPC_RecordChild4, // #3 = $srcz
/*68474*/       OPC_MoveChild, 4,
/*68476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68479*/       OPC_CheckType, MVT::i32,
/*68481*/       OPC_MoveParent,
/*68482*/       OPC_RecordChild5, // #4 = $srcw
/*68483*/       OPC_MoveChild, 5,
/*68485*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68488*/       OPC_CheckType, MVT::i32,
/*68490*/       OPC_MoveParent,
/*68491*/       OPC_RecordChild6, // #5 = $offsetx
/*68492*/       OPC_MoveChild, 6,
/*68494*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68497*/       OPC_CheckType, MVT::i32,
/*68499*/       OPC_MoveParent,
/*68500*/       OPC_RecordChild7, // #6 = $offsety
/*68501*/       OPC_MoveChild, 7,
/*68503*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68506*/       OPC_CheckType, MVT::i32,
/*68508*/       OPC_MoveParent,
/*68509*/       OPC_MoveChild, 8,
/*68511*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68514*/       OPC_RecordNode, // #7 = $offsetz
/*68515*/       OPC_CheckType, MVT::i32,
/*68517*/       OPC_MoveParent,
/*68518*/       OPC_MoveChild, 9,
/*68520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68523*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*68524*/       OPC_CheckType, MVT::i32,
/*68526*/       OPC_MoveParent,
/*68527*/       OPC_MoveChild, 10,
/*68529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68532*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*68533*/       OPC_CheckType, MVT::i32,
/*68535*/       OPC_MoveParent,
/*68536*/       OPC_MoveChild, 11,
/*68538*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68541*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*68542*/       OPC_CheckType, MVT::i32,
/*68544*/       OPC_MoveParent,
/*68545*/       OPC_MoveChild, 12,
/*68547*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68550*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*68551*/       OPC_CheckType, MVT::i32,
/*68553*/       OPC_MoveParent,
/*68554*/       OPC_MoveChild, 13,
/*68556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68559*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*68560*/       OPC_CheckType, MVT::i32,
/*68562*/       OPC_MoveParent,
/*68563*/       OPC_MoveChild, 14,
/*68565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68568*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*68569*/       OPC_CheckType, MVT::i32,
/*68571*/       OPC_MoveParent,
/*68572*/       OPC_MoveChild, 15,
/*68574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68577*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*68578*/       OPC_CheckType, MVT::i32,
/*68580*/       OPC_MoveParent,
/*68581*/       OPC_MoveChild, 16,
/*68583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68586*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*68587*/       OPC_CheckType, MVT::i32,
/*68589*/       OPC_MoveParent,
/*68590*/       OPC_MoveChild, 17,
/*68592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68595*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*68596*/       OPC_CheckType, MVT::i32,
/*68598*/       OPC_MoveParent,
/*68599*/       OPC_MoveChild, 18,
/*68601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68604*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*68605*/       OPC_CheckType, MVT::i32,
/*68607*/       OPC_MoveParent,
/*68608*/       OPC_CheckType, MVT::v4f32,
/*68610*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68612*/       OPC_EmitConvertToTarget, 1,
/*68614*/       OPC_EmitConvertToTarget, 2,
/*68616*/       OPC_EmitConvertToTarget, 3,
/*68618*/       OPC_EmitConvertToTarget, 4,
/*68620*/       OPC_EmitConvertToTarget, 5,
/*68622*/       OPC_EmitConvertToTarget, 6,
/*68624*/       OPC_EmitConvertToTarget, 7,
/*68626*/       OPC_EmitConvertToTarget, 8,
/*68628*/       OPC_EmitConvertToTarget, 9,
/*68630*/       OPC_EmitConvertToTarget, 10,
/*68632*/       OPC_EmitConvertToTarget, 11,
/*68634*/       OPC_EmitConvertToTarget, 12,
/*68636*/       OPC_EmitConvertToTarget, 13,
/*68638*/       OPC_EmitConvertToTarget, 14,
/*68640*/       OPC_EmitConvertToTarget, 15,
/*68642*/       OPC_EmitConvertToTarget, 16,
/*68644*/       OPC_EmitConvertToTarget, 17,
/*68646*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*68671*/     /*Scope*/ 95|128,1/*223*/, /*->68896*/
/*68673*/       OPC_CheckChild0Integer, 8, 
/*68675*/       OPC_CheckChild0Type, MVT::i32,
/*68677*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*68678*/       OPC_CheckChild1Type, MVT::v4f32,
/*68680*/       OPC_RecordChild2, // #1 = $srcx
/*68681*/       OPC_MoveChild, 2,
/*68683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68686*/       OPC_CheckType, MVT::i32,
/*68688*/       OPC_MoveParent,
/*68689*/       OPC_RecordChild3, // #2 = $srcy
/*68690*/       OPC_MoveChild, 3,
/*68692*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68695*/       OPC_CheckType, MVT::i32,
/*68697*/       OPC_MoveParent,
/*68698*/       OPC_RecordChild4, // #3 = $srcz
/*68699*/       OPC_MoveChild, 4,
/*68701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68704*/       OPC_CheckType, MVT::i32,
/*68706*/       OPC_MoveParent,
/*68707*/       OPC_RecordChild5, // #4 = $srcw
/*68708*/       OPC_MoveChild, 5,
/*68710*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68713*/       OPC_CheckType, MVT::i32,
/*68715*/       OPC_MoveParent,
/*68716*/       OPC_RecordChild6, // #5 = $offsetx
/*68717*/       OPC_MoveChild, 6,
/*68719*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68722*/       OPC_CheckType, MVT::i32,
/*68724*/       OPC_MoveParent,
/*68725*/       OPC_RecordChild7, // #6 = $offsety
/*68726*/       OPC_MoveChild, 7,
/*68728*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68731*/       OPC_CheckType, MVT::i32,
/*68733*/       OPC_MoveParent,
/*68734*/       OPC_MoveChild, 8,
/*68736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68739*/       OPC_RecordNode, // #7 = $offsetz
/*68740*/       OPC_CheckType, MVT::i32,
/*68742*/       OPC_MoveParent,
/*68743*/       OPC_MoveChild, 9,
/*68745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68748*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*68749*/       OPC_CheckType, MVT::i32,
/*68751*/       OPC_MoveParent,
/*68752*/       OPC_MoveChild, 10,
/*68754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68757*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*68758*/       OPC_CheckType, MVT::i32,
/*68760*/       OPC_MoveParent,
/*68761*/       OPC_MoveChild, 11,
/*68763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68766*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*68767*/       OPC_CheckType, MVT::i32,
/*68769*/       OPC_MoveParent,
/*68770*/       OPC_MoveChild, 12,
/*68772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68775*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*68776*/       OPC_CheckType, MVT::i32,
/*68778*/       OPC_MoveParent,
/*68779*/       OPC_MoveChild, 13,
/*68781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68784*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*68785*/       OPC_CheckType, MVT::i32,
/*68787*/       OPC_MoveParent,
/*68788*/       OPC_MoveChild, 14,
/*68790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68793*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*68794*/       OPC_CheckType, MVT::i32,
/*68796*/       OPC_MoveParent,
/*68797*/       OPC_MoveChild, 15,
/*68799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68802*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*68803*/       OPC_CheckType, MVT::i32,
/*68805*/       OPC_MoveParent,
/*68806*/       OPC_MoveChild, 16,
/*68808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68811*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*68812*/       OPC_CheckType, MVT::i32,
/*68814*/       OPC_MoveParent,
/*68815*/       OPC_MoveChild, 17,
/*68817*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68820*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*68821*/       OPC_CheckType, MVT::i32,
/*68823*/       OPC_MoveParent,
/*68824*/       OPC_MoveChild, 18,
/*68826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68829*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*68830*/       OPC_CheckType, MVT::i32,
/*68832*/       OPC_MoveParent,
/*68833*/       OPC_CheckType, MVT::v4f32,
/*68835*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68837*/       OPC_EmitConvertToTarget, 1,
/*68839*/       OPC_EmitConvertToTarget, 2,
/*68841*/       OPC_EmitConvertToTarget, 3,
/*68843*/       OPC_EmitConvertToTarget, 4,
/*68845*/       OPC_EmitConvertToTarget, 5,
/*68847*/       OPC_EmitConvertToTarget, 6,
/*68849*/       OPC_EmitConvertToTarget, 7,
/*68851*/       OPC_EmitConvertToTarget, 8,
/*68853*/       OPC_EmitConvertToTarget, 9,
/*68855*/       OPC_EmitConvertToTarget, 10,
/*68857*/       OPC_EmitConvertToTarget, 11,
/*68859*/       OPC_EmitConvertToTarget, 12,
/*68861*/       OPC_EmitConvertToTarget, 13,
/*68863*/       OPC_EmitConvertToTarget, 14,
/*68865*/       OPC_EmitConvertToTarget, 15,
/*68867*/       OPC_EmitConvertToTarget, 16,
/*68869*/       OPC_EmitConvertToTarget, 17,
/*68871*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*68896*/     /*Scope*/ 95|128,1/*223*/, /*->69121*/
/*68898*/       OPC_CheckChild0Integer, 9, 
/*68900*/       OPC_CheckChild0Type, MVT::i32,
/*68902*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*68903*/       OPC_CheckChild1Type, MVT::v4f32,
/*68905*/       OPC_RecordChild2, // #1 = $srcx
/*68906*/       OPC_MoveChild, 2,
/*68908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68911*/       OPC_CheckType, MVT::i32,
/*68913*/       OPC_MoveParent,
/*68914*/       OPC_RecordChild3, // #2 = $srcy
/*68915*/       OPC_MoveChild, 3,
/*68917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68920*/       OPC_CheckType, MVT::i32,
/*68922*/       OPC_MoveParent,
/*68923*/       OPC_RecordChild4, // #3 = $srcz
/*68924*/       OPC_MoveChild, 4,
/*68926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68929*/       OPC_CheckType, MVT::i32,
/*68931*/       OPC_MoveParent,
/*68932*/       OPC_RecordChild5, // #4 = $srcw
/*68933*/       OPC_MoveChild, 5,
/*68935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68938*/       OPC_CheckType, MVT::i32,
/*68940*/       OPC_MoveParent,
/*68941*/       OPC_RecordChild6, // #5 = $offsetx
/*68942*/       OPC_MoveChild, 6,
/*68944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68947*/       OPC_CheckType, MVT::i32,
/*68949*/       OPC_MoveParent,
/*68950*/       OPC_RecordChild7, // #6 = $offsety
/*68951*/       OPC_MoveChild, 7,
/*68953*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68956*/       OPC_CheckType, MVT::i32,
/*68958*/       OPC_MoveParent,
/*68959*/       OPC_MoveChild, 8,
/*68961*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68964*/       OPC_RecordNode, // #7 = $offsetz
/*68965*/       OPC_CheckType, MVT::i32,
/*68967*/       OPC_MoveParent,
/*68968*/       OPC_MoveChild, 9,
/*68970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68973*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*68974*/       OPC_CheckType, MVT::i32,
/*68976*/       OPC_MoveParent,
/*68977*/       OPC_MoveChild, 10,
/*68979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68982*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*68983*/       OPC_CheckType, MVT::i32,
/*68985*/       OPC_MoveParent,
/*68986*/       OPC_MoveChild, 11,
/*68988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68991*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*68992*/       OPC_CheckType, MVT::i32,
/*68994*/       OPC_MoveParent,
/*68995*/       OPC_MoveChild, 12,
/*68997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69000*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*69001*/       OPC_CheckType, MVT::i32,
/*69003*/       OPC_MoveParent,
/*69004*/       OPC_MoveChild, 13,
/*69006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69009*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*69010*/       OPC_CheckType, MVT::i32,
/*69012*/       OPC_MoveParent,
/*69013*/       OPC_MoveChild, 14,
/*69015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69018*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*69019*/       OPC_CheckType, MVT::i32,
/*69021*/       OPC_MoveParent,
/*69022*/       OPC_MoveChild, 15,
/*69024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69027*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*69028*/       OPC_CheckType, MVT::i32,
/*69030*/       OPC_MoveParent,
/*69031*/       OPC_MoveChild, 16,
/*69033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69036*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*69037*/       OPC_CheckType, MVT::i32,
/*69039*/       OPC_MoveParent,
/*69040*/       OPC_MoveChild, 17,
/*69042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69045*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*69046*/       OPC_CheckType, MVT::i32,
/*69048*/       OPC_MoveParent,
/*69049*/       OPC_MoveChild, 18,
/*69051*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69054*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*69055*/       OPC_CheckType, MVT::i32,
/*69057*/       OPC_MoveParent,
/*69058*/       OPC_CheckType, MVT::v4f32,
/*69060*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69062*/       OPC_EmitConvertToTarget, 1,
/*69064*/       OPC_EmitConvertToTarget, 2,
/*69066*/       OPC_EmitConvertToTarget, 3,
/*69068*/       OPC_EmitConvertToTarget, 4,
/*69070*/       OPC_EmitConvertToTarget, 5,
/*69072*/       OPC_EmitConvertToTarget, 6,
/*69074*/       OPC_EmitConvertToTarget, 7,
/*69076*/       OPC_EmitConvertToTarget, 8,
/*69078*/       OPC_EmitConvertToTarget, 9,
/*69080*/       OPC_EmitConvertToTarget, 10,
/*69082*/       OPC_EmitConvertToTarget, 11,
/*69084*/       OPC_EmitConvertToTarget, 12,
/*69086*/       OPC_EmitConvertToTarget, 13,
/*69088*/       OPC_EmitConvertToTarget, 14,
/*69090*/       OPC_EmitConvertToTarget, 15,
/*69092*/       OPC_EmitConvertToTarget, 16,
/*69094*/       OPC_EmitConvertToTarget, 17,
/*69096*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*69121*/     /*Scope*/ 95|128,1/*223*/, /*->69346*/
/*69123*/       OPC_CheckChild0Integer, 10, 
/*69125*/       OPC_CheckChild0Type, MVT::i32,
/*69127*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*69128*/       OPC_CheckChild1Type, MVT::v4i32,
/*69130*/       OPC_RecordChild2, // #1 = $srcx
/*69131*/       OPC_MoveChild, 2,
/*69133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69136*/       OPC_CheckType, MVT::i32,
/*69138*/       OPC_MoveParent,
/*69139*/       OPC_RecordChild3, // #2 = $srcy
/*69140*/       OPC_MoveChild, 3,
/*69142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69145*/       OPC_CheckType, MVT::i32,
/*69147*/       OPC_MoveParent,
/*69148*/       OPC_RecordChild4, // #3 = $srcz
/*69149*/       OPC_MoveChild, 4,
/*69151*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69154*/       OPC_CheckType, MVT::i32,
/*69156*/       OPC_MoveParent,
/*69157*/       OPC_RecordChild5, // #4 = $srcw
/*69158*/       OPC_MoveChild, 5,
/*69160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69163*/       OPC_CheckType, MVT::i32,
/*69165*/       OPC_MoveParent,
/*69166*/       OPC_RecordChild6, // #5 = $offsetx
/*69167*/       OPC_MoveChild, 6,
/*69169*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69172*/       OPC_CheckType, MVT::i32,
/*69174*/       OPC_MoveParent,
/*69175*/       OPC_RecordChild7, // #6 = $offsety
/*69176*/       OPC_MoveChild, 7,
/*69178*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69181*/       OPC_CheckType, MVT::i32,
/*69183*/       OPC_MoveParent,
/*69184*/       OPC_MoveChild, 8,
/*69186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69189*/       OPC_RecordNode, // #7 = $offsetz
/*69190*/       OPC_CheckType, MVT::i32,
/*69192*/       OPC_MoveParent,
/*69193*/       OPC_MoveChild, 9,
/*69195*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69198*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*69199*/       OPC_CheckType, MVT::i32,
/*69201*/       OPC_MoveParent,
/*69202*/       OPC_MoveChild, 10,
/*69204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69207*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*69208*/       OPC_CheckType, MVT::i32,
/*69210*/       OPC_MoveParent,
/*69211*/       OPC_MoveChild, 11,
/*69213*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69216*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*69217*/       OPC_CheckType, MVT::i32,
/*69219*/       OPC_MoveParent,
/*69220*/       OPC_MoveChild, 12,
/*69222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69225*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*69226*/       OPC_CheckType, MVT::i32,
/*69228*/       OPC_MoveParent,
/*69229*/       OPC_MoveChild, 13,
/*69231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69234*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*69235*/       OPC_CheckType, MVT::i32,
/*69237*/       OPC_MoveParent,
/*69238*/       OPC_MoveChild, 14,
/*69240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69243*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*69244*/       OPC_CheckType, MVT::i32,
/*69246*/       OPC_MoveParent,
/*69247*/       OPC_MoveChild, 15,
/*69249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69252*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*69253*/       OPC_CheckType, MVT::i32,
/*69255*/       OPC_MoveParent,
/*69256*/       OPC_MoveChild, 16,
/*69258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69261*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*69262*/       OPC_CheckType, MVT::i32,
/*69264*/       OPC_MoveParent,
/*69265*/       OPC_MoveChild, 17,
/*69267*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69270*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*69271*/       OPC_CheckType, MVT::i32,
/*69273*/       OPC_MoveParent,
/*69274*/       OPC_MoveChild, 18,
/*69276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69279*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*69280*/       OPC_CheckType, MVT::i32,
/*69282*/       OPC_MoveParent,
/*69283*/       OPC_CheckType, MVT::v4f32,
/*69285*/       OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69287*/       OPC_EmitConvertToTarget, 1,
/*69289*/       OPC_EmitConvertToTarget, 2,
/*69291*/       OPC_EmitConvertToTarget, 3,
/*69293*/       OPC_EmitConvertToTarget, 4,
/*69295*/       OPC_EmitConvertToTarget, 5,
/*69297*/       OPC_EmitConvertToTarget, 6,
/*69299*/       OPC_EmitConvertToTarget, 7,
/*69301*/       OPC_EmitConvertToTarget, 8,
/*69303*/       OPC_EmitConvertToTarget, 9,
/*69305*/       OPC_EmitConvertToTarget, 10,
/*69307*/       OPC_EmitConvertToTarget, 11,
/*69309*/       OPC_EmitConvertToTarget, 12,
/*69311*/       OPC_EmitConvertToTarget, 13,
/*69313*/       OPC_EmitConvertToTarget, 14,
/*69315*/       OPC_EmitConvertToTarget, 15,
/*69317*/       OPC_EmitConvertToTarget, 16,
/*69319*/       OPC_EmitConvertToTarget, 17,
/*69321*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*69346*/     0, /*End of Scope*/
/*69347*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->70413
/*69351*/     OPC_RecordChild0, // #0 = $addr
/*69352*/     OPC_Scope, 121|128,1/*249*/, /*->69604*/ // 5 children in Scope
/*69355*/       OPC_CheckChild0Type, MVT::v2i32,
/*69357*/       OPC_RecordChild1, // #1 = $rsrc
/*69358*/       OPC_RecordChild2, // #2 = $sampler
/*69359*/       OPC_MoveChild, 3,
/*69361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69364*/       OPC_Scope, 47, /*->69413*/ // 5 children in Scope
/*69366*/         OPC_CheckPredicate, 118, // Predicate_TEX_RECT
/*69368*/         OPC_MoveParent,
/*69369*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69371*/         OPC_EmitInteger, MVT::i32, 15, 
/*69374*/         OPC_EmitInteger, MVT::i1, 1, 
/*69377*/         OPC_EmitInteger, MVT::i1, 0, 
/*69380*/         OPC_EmitInteger, MVT::i1, 0, 
/*69383*/         OPC_EmitInteger, MVT::i1, 0, 
/*69386*/         OPC_EmitInteger, MVT::i1, 0, 
/*69389*/         OPC_EmitInteger, MVT::i1, 0, 
/*69392*/         OPC_EmitInteger, MVT::i1, 0, 
/*69395*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69413*/       /*Scope*/ 47, /*->69461*/
/*69414*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69416*/         OPC_MoveParent,
/*69417*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69419*/         OPC_EmitInteger, MVT::i32, 15, 
/*69422*/         OPC_EmitInteger, MVT::i1, 0, 
/*69425*/         OPC_EmitInteger, MVT::i1, 0, 
/*69428*/         OPC_EmitInteger, MVT::i1, 1, 
/*69431*/         OPC_EmitInteger, MVT::i1, 0, 
/*69434*/         OPC_EmitInteger, MVT::i1, 0, 
/*69437*/         OPC_EmitInteger, MVT::i1, 0, 
/*69440*/         OPC_EmitInteger, MVT::i1, 0, 
/*69443*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69461*/       /*Scope*/ 47, /*->69509*/
/*69462*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69464*/         OPC_MoveParent,
/*69465*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69467*/         OPC_EmitInteger, MVT::i32, 15, 
/*69470*/         OPC_EmitInteger, MVT::i1, 0, 
/*69473*/         OPC_EmitInteger, MVT::i1, 0, 
/*69476*/         OPC_EmitInteger, MVT::i1, 0, 
/*69479*/         OPC_EmitInteger, MVT::i1, 0, 
/*69482*/         OPC_EmitInteger, MVT::i1, 0, 
/*69485*/         OPC_EmitInteger, MVT::i1, 0, 
/*69488*/         OPC_EmitInteger, MVT::i1, 0, 
/*69491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69509*/       /*Scope*/ 47, /*->69557*/
/*69510*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*69512*/         OPC_MoveParent,
/*69513*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69515*/         OPC_EmitInteger, MVT::i32, 15, 
/*69518*/         OPC_EmitInteger, MVT::i1, 0, 
/*69521*/         OPC_EmitInteger, MVT::i1, 0, 
/*69524*/         OPC_EmitInteger, MVT::i1, 1, 
/*69527*/         OPC_EmitInteger, MVT::i1, 0, 
/*69530*/         OPC_EmitInteger, MVT::i1, 0, 
/*69533*/         OPC_EmitInteger, MVT::i1, 0, 
/*69536*/         OPC_EmitInteger, MVT::i1, 0, 
/*69539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69557*/       /*Scope*/ 45, /*->69603*/
/*69558*/         OPC_MoveParent,
/*69559*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69561*/         OPC_EmitInteger, MVT::i32, 15, 
/*69564*/         OPC_EmitInteger, MVT::i1, 0, 
/*69567*/         OPC_EmitInteger, MVT::i1, 0, 
/*69570*/         OPC_EmitInteger, MVT::i1, 0, 
/*69573*/         OPC_EmitInteger, MVT::i1, 0, 
/*69576*/         OPC_EmitInteger, MVT::i1, 0, 
/*69579*/         OPC_EmitInteger, MVT::i1, 0, 
/*69582*/         OPC_EmitInteger, MVT::i1, 0, 
/*69585*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69603*/       0, /*End of Scope*/
/*69604*/     /*Scope*/ 121|128,1/*249*/, /*->69855*/
/*69606*/       OPC_CheckChild0Type, MVT::v4i32,
/*69608*/       OPC_RecordChild1, // #1 = $rsrc
/*69609*/       OPC_RecordChild2, // #2 = $sampler
/*69610*/       OPC_MoveChild, 3,
/*69612*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69615*/       OPC_Scope, 47, /*->69664*/ // 5 children in Scope
/*69617*/         OPC_CheckPredicate, 118, // Predicate_TEX_RECT
/*69619*/         OPC_MoveParent,
/*69620*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69622*/         OPC_EmitInteger, MVT::i32, 15, 
/*69625*/         OPC_EmitInteger, MVT::i1, 1, 
/*69628*/         OPC_EmitInteger, MVT::i1, 0, 
/*69631*/         OPC_EmitInteger, MVT::i1, 0, 
/*69634*/         OPC_EmitInteger, MVT::i1, 0, 
/*69637*/         OPC_EmitInteger, MVT::i1, 0, 
/*69640*/         OPC_EmitInteger, MVT::i1, 0, 
/*69643*/         OPC_EmitInteger, MVT::i1, 0, 
/*69646*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69664*/       /*Scope*/ 47, /*->69712*/
/*69665*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69667*/         OPC_MoveParent,
/*69668*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69670*/         OPC_EmitInteger, MVT::i32, 15, 
/*69673*/         OPC_EmitInteger, MVT::i1, 0, 
/*69676*/         OPC_EmitInteger, MVT::i1, 0, 
/*69679*/         OPC_EmitInteger, MVT::i1, 1, 
/*69682*/         OPC_EmitInteger, MVT::i1, 0, 
/*69685*/         OPC_EmitInteger, MVT::i1, 0, 
/*69688*/         OPC_EmitInteger, MVT::i1, 0, 
/*69691*/         OPC_EmitInteger, MVT::i1, 0, 
/*69694*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69712*/       /*Scope*/ 47, /*->69760*/
/*69713*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69715*/         OPC_MoveParent,
/*69716*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69718*/         OPC_EmitInteger, MVT::i32, 15, 
/*69721*/         OPC_EmitInteger, MVT::i1, 0, 
/*69724*/         OPC_EmitInteger, MVT::i1, 0, 
/*69727*/         OPC_EmitInteger, MVT::i1, 0, 
/*69730*/         OPC_EmitInteger, MVT::i1, 0, 
/*69733*/         OPC_EmitInteger, MVT::i1, 0, 
/*69736*/         OPC_EmitInteger, MVT::i1, 0, 
/*69739*/         OPC_EmitInteger, MVT::i1, 0, 
/*69742*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69760*/       /*Scope*/ 47, /*->69808*/
/*69761*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*69763*/         OPC_MoveParent,
/*69764*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69766*/         OPC_EmitInteger, MVT::i32, 15, 
/*69769*/         OPC_EmitInteger, MVT::i1, 0, 
/*69772*/         OPC_EmitInteger, MVT::i1, 0, 
/*69775*/         OPC_EmitInteger, MVT::i1, 1, 
/*69778*/         OPC_EmitInteger, MVT::i1, 0, 
/*69781*/         OPC_EmitInteger, MVT::i1, 0, 
/*69784*/         OPC_EmitInteger, MVT::i1, 0, 
/*69787*/         OPC_EmitInteger, MVT::i1, 0, 
/*69790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69808*/       /*Scope*/ 45, /*->69854*/
/*69809*/         OPC_MoveParent,
/*69810*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69812*/         OPC_EmitInteger, MVT::i32, 15, 
/*69815*/         OPC_EmitInteger, MVT::i1, 0, 
/*69818*/         OPC_EmitInteger, MVT::i1, 0, 
/*69821*/         OPC_EmitInteger, MVT::i1, 0, 
/*69824*/         OPC_EmitInteger, MVT::i1, 0, 
/*69827*/         OPC_EmitInteger, MVT::i1, 0, 
/*69830*/         OPC_EmitInteger, MVT::i1, 0, 
/*69833*/         OPC_EmitInteger, MVT::i1, 0, 
/*69836*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69854*/       0, /*End of Scope*/
/*69855*/     /*Scope*/ 121|128,1/*249*/, /*->70106*/
/*69857*/       OPC_CheckChild0Type, MVT::v8i32,
/*69859*/       OPC_RecordChild1, // #1 = $rsrc
/*69860*/       OPC_RecordChild2, // #2 = $sampler
/*69861*/       OPC_MoveChild, 3,
/*69863*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69866*/       OPC_Scope, 47, /*->69915*/ // 5 children in Scope
/*69868*/         OPC_CheckPredicate, 118, // Predicate_TEX_RECT
/*69870*/         OPC_MoveParent,
/*69871*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69873*/         OPC_EmitInteger, MVT::i32, 15, 
/*69876*/         OPC_EmitInteger, MVT::i1, 1, 
/*69879*/         OPC_EmitInteger, MVT::i1, 0, 
/*69882*/         OPC_EmitInteger, MVT::i1, 0, 
/*69885*/         OPC_EmitInteger, MVT::i1, 0, 
/*69888*/         OPC_EmitInteger, MVT::i1, 0, 
/*69891*/         OPC_EmitInteger, MVT::i1, 0, 
/*69894*/         OPC_EmitInteger, MVT::i1, 0, 
/*69897*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69915*/       /*Scope*/ 47, /*->69963*/
/*69916*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69918*/         OPC_MoveParent,
/*69919*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69921*/         OPC_EmitInteger, MVT::i32, 15, 
/*69924*/         OPC_EmitInteger, MVT::i1, 0, 
/*69927*/         OPC_EmitInteger, MVT::i1, 0, 
/*69930*/         OPC_EmitInteger, MVT::i1, 1, 
/*69933*/         OPC_EmitInteger, MVT::i1, 0, 
/*69936*/         OPC_EmitInteger, MVT::i1, 0, 
/*69939*/         OPC_EmitInteger, MVT::i1, 0, 
/*69942*/         OPC_EmitInteger, MVT::i1, 0, 
/*69945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69963*/       /*Scope*/ 47, /*->70011*/
/*69964*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69966*/         OPC_MoveParent,
/*69967*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69969*/         OPC_EmitInteger, MVT::i32, 15, 
/*69972*/         OPC_EmitInteger, MVT::i1, 0, 
/*69975*/         OPC_EmitInteger, MVT::i1, 0, 
/*69978*/         OPC_EmitInteger, MVT::i1, 0, 
/*69981*/         OPC_EmitInteger, MVT::i1, 0, 
/*69984*/         OPC_EmitInteger, MVT::i1, 0, 
/*69987*/         OPC_EmitInteger, MVT::i1, 0, 
/*69990*/         OPC_EmitInteger, MVT::i1, 0, 
/*69993*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70011*/       /*Scope*/ 47, /*->70059*/
/*70012*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*70014*/         OPC_MoveParent,
/*70015*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70017*/         OPC_EmitInteger, MVT::i32, 15, 
/*70020*/         OPC_EmitInteger, MVT::i1, 0, 
/*70023*/         OPC_EmitInteger, MVT::i1, 0, 
/*70026*/         OPC_EmitInteger, MVT::i1, 1, 
/*70029*/         OPC_EmitInteger, MVT::i1, 0, 
/*70032*/         OPC_EmitInteger, MVT::i1, 0, 
/*70035*/         OPC_EmitInteger, MVT::i1, 0, 
/*70038*/         OPC_EmitInteger, MVT::i1, 0, 
/*70041*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70059*/       /*Scope*/ 45, /*->70105*/
/*70060*/         OPC_MoveParent,
/*70061*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70063*/         OPC_EmitInteger, MVT::i32, 15, 
/*70066*/         OPC_EmitInteger, MVT::i1, 0, 
/*70069*/         OPC_EmitInteger, MVT::i1, 0, 
/*70072*/         OPC_EmitInteger, MVT::i1, 0, 
/*70075*/         OPC_EmitInteger, MVT::i1, 0, 
/*70078*/         OPC_EmitInteger, MVT::i1, 0, 
/*70081*/         OPC_EmitInteger, MVT::i1, 0, 
/*70084*/         OPC_EmitInteger, MVT::i1, 0, 
/*70087*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70105*/       0, /*End of Scope*/
/*70106*/     /*Scope*/ 121|128,1/*249*/, /*->70357*/
/*70108*/       OPC_CheckChild0Type, MVT::v16i32,
/*70110*/       OPC_RecordChild1, // #1 = $rsrc
/*70111*/       OPC_RecordChild2, // #2 = $sampler
/*70112*/       OPC_MoveChild, 3,
/*70114*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70117*/       OPC_Scope, 47, /*->70166*/ // 5 children in Scope
/*70119*/         OPC_CheckPredicate, 118, // Predicate_TEX_RECT
/*70121*/         OPC_MoveParent,
/*70122*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70124*/         OPC_EmitInteger, MVT::i32, 15, 
/*70127*/         OPC_EmitInteger, MVT::i1, 1, 
/*70130*/         OPC_EmitInteger, MVT::i1, 0, 
/*70133*/         OPC_EmitInteger, MVT::i1, 0, 
/*70136*/         OPC_EmitInteger, MVT::i1, 0, 
/*70139*/         OPC_EmitInteger, MVT::i1, 0, 
/*70142*/         OPC_EmitInteger, MVT::i1, 0, 
/*70145*/         OPC_EmitInteger, MVT::i1, 0, 
/*70148*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70166*/       /*Scope*/ 47, /*->70214*/
/*70167*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*70169*/         OPC_MoveParent,
/*70170*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70172*/         OPC_EmitInteger, MVT::i32, 15, 
/*70175*/         OPC_EmitInteger, MVT::i1, 0, 
/*70178*/         OPC_EmitInteger, MVT::i1, 0, 
/*70181*/         OPC_EmitInteger, MVT::i1, 1, 
/*70184*/         OPC_EmitInteger, MVT::i1, 0, 
/*70187*/         OPC_EmitInteger, MVT::i1, 0, 
/*70190*/         OPC_EmitInteger, MVT::i1, 0, 
/*70193*/         OPC_EmitInteger, MVT::i1, 0, 
/*70196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70214*/       /*Scope*/ 47, /*->70262*/
/*70215*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*70217*/         OPC_MoveParent,
/*70218*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70220*/         OPC_EmitInteger, MVT::i32, 15, 
/*70223*/         OPC_EmitInteger, MVT::i1, 0, 
/*70226*/         OPC_EmitInteger, MVT::i1, 0, 
/*70229*/         OPC_EmitInteger, MVT::i1, 0, 
/*70232*/         OPC_EmitInteger, MVT::i1, 0, 
/*70235*/         OPC_EmitInteger, MVT::i1, 0, 
/*70238*/         OPC_EmitInteger, MVT::i1, 0, 
/*70241*/         OPC_EmitInteger, MVT::i1, 0, 
/*70244*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70262*/       /*Scope*/ 47, /*->70310*/
/*70263*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*70265*/         OPC_MoveParent,
/*70266*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70268*/         OPC_EmitInteger, MVT::i32, 15, 
/*70271*/         OPC_EmitInteger, MVT::i1, 0, 
/*70274*/         OPC_EmitInteger, MVT::i1, 0, 
/*70277*/         OPC_EmitInteger, MVT::i1, 1, 
/*70280*/         OPC_EmitInteger, MVT::i1, 0, 
/*70283*/         OPC_EmitInteger, MVT::i1, 0, 
/*70286*/         OPC_EmitInteger, MVT::i1, 0, 
/*70289*/         OPC_EmitInteger, MVT::i1, 0, 
/*70292*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70310*/       /*Scope*/ 45, /*->70356*/
/*70311*/         OPC_MoveParent,
/*70312*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70314*/         OPC_EmitInteger, MVT::i32, 15, 
/*70317*/         OPC_EmitInteger, MVT::i1, 0, 
/*70320*/         OPC_EmitInteger, MVT::i1, 0, 
/*70323*/         OPC_EmitInteger, MVT::i1, 0, 
/*70326*/         OPC_EmitInteger, MVT::i1, 0, 
/*70329*/         OPC_EmitInteger, MVT::i1, 0, 
/*70332*/         OPC_EmitInteger, MVT::i1, 0, 
/*70335*/         OPC_EmitInteger, MVT::i1, 0, 
/*70338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70356*/       0, /*End of Scope*/
/*70357*/     /*Scope*/ 54, /*->70412*/
/*70358*/       OPC_CheckChild0Type, MVT::i32,
/*70360*/       OPC_RecordChild1, // #1 = $rsrc
/*70361*/       OPC_RecordChild2, // #2 = $sampler
/*70362*/       OPC_MoveChild, 3,
/*70364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70367*/       OPC_MoveParent,
/*70368*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70370*/       OPC_EmitInteger, MVT::i32, 15, 
/*70373*/       OPC_EmitInteger, MVT::i1, 0, 
/*70376*/       OPC_EmitInteger, MVT::i1, 0, 
/*70379*/       OPC_EmitInteger, MVT::i1, 0, 
/*70382*/       OPC_EmitInteger, MVT::i1, 0, 
/*70385*/       OPC_EmitInteger, MVT::i1, 0, 
/*70388*/       OPC_EmitInteger, MVT::i1, 0, 
/*70391*/       OPC_EmitInteger, MVT::i1, 0, 
/*70394*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70412*/     0, /*End of Scope*/
/*70413*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->71232
/*70417*/     OPC_RecordChild0, // #0 = $addr
/*70418*/     OPC_Scope, 73|128,1/*201*/, /*->70622*/ // 4 children in Scope
/*70421*/       OPC_CheckChild0Type, MVT::v2i32,
/*70423*/       OPC_RecordChild1, // #1 = $rsrc
/*70424*/       OPC_RecordChild2, // #2 = $sampler
/*70425*/       OPC_MoveChild, 3,
/*70427*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70430*/       OPC_Scope, 47, /*->70479*/ // 4 children in Scope
/*70432*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*70434*/         OPC_MoveParent,
/*70435*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70437*/         OPC_EmitInteger, MVT::i32, 15, 
/*70440*/         OPC_EmitInteger, MVT::i1, 0, 
/*70443*/         OPC_EmitInteger, MVT::i1, 0, 
/*70446*/         OPC_EmitInteger, MVT::i1, 1, 
/*70449*/         OPC_EmitInteger, MVT::i1, 0, 
/*70452*/         OPC_EmitInteger, MVT::i1, 0, 
/*70455*/         OPC_EmitInteger, MVT::i1, 0, 
/*70458*/         OPC_EmitInteger, MVT::i1, 0, 
/*70461*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70479*/       /*Scope*/ 47, /*->70527*/
/*70480*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*70482*/         OPC_MoveParent,
/*70483*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70485*/         OPC_EmitInteger, MVT::i32, 15, 
/*70488*/         OPC_EmitInteger, MVT::i1, 0, 
/*70491*/         OPC_EmitInteger, MVT::i1, 0, 
/*70494*/         OPC_EmitInteger, MVT::i1, 0, 
/*70497*/         OPC_EmitInteger, MVT::i1, 0, 
/*70500*/         OPC_EmitInteger, MVT::i1, 0, 
/*70503*/         OPC_EmitInteger, MVT::i1, 0, 
/*70506*/         OPC_EmitInteger, MVT::i1, 0, 
/*70509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70527*/       /*Scope*/ 47, /*->70575*/
/*70528*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*70530*/         OPC_MoveParent,
/*70531*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70533*/         OPC_EmitInteger, MVT::i32, 15, 
/*70536*/         OPC_EmitInteger, MVT::i1, 0, 
/*70539*/         OPC_EmitInteger, MVT::i1, 0, 
/*70542*/         OPC_EmitInteger, MVT::i1, 1, 
/*70545*/         OPC_EmitInteger, MVT::i1, 0, 
/*70548*/         OPC_EmitInteger, MVT::i1, 0, 
/*70551*/         OPC_EmitInteger, MVT::i1, 0, 
/*70554*/         OPC_EmitInteger, MVT::i1, 0, 
/*70557*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70575*/       /*Scope*/ 45, /*->70621*/
/*70576*/         OPC_MoveParent,
/*70577*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70579*/         OPC_EmitInteger, MVT::i32, 15, 
/*70582*/         OPC_EmitInteger, MVT::i1, 0, 
/*70585*/         OPC_EmitInteger, MVT::i1, 0, 
/*70588*/         OPC_EmitInteger, MVT::i1, 0, 
/*70591*/         OPC_EmitInteger, MVT::i1, 0, 
/*70594*/         OPC_EmitInteger, MVT::i1, 0, 
/*70597*/         OPC_EmitInteger, MVT::i1, 0, 
/*70600*/         OPC_EmitInteger, MVT::i1, 0, 
/*70603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70621*/       0, /*End of Scope*/
/*70622*/     /*Scope*/ 73|128,1/*201*/, /*->70825*/
/*70624*/       OPC_CheckChild0Type, MVT::v4i32,
/*70626*/       OPC_RecordChild1, // #1 = $rsrc
/*70627*/       OPC_RecordChild2, // #2 = $sampler
/*70628*/       OPC_MoveChild, 3,
/*70630*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70633*/       OPC_Scope, 47, /*->70682*/ // 4 children in Scope
/*70635*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*70637*/         OPC_MoveParent,
/*70638*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70640*/         OPC_EmitInteger, MVT::i32, 15, 
/*70643*/         OPC_EmitInteger, MVT::i1, 0, 
/*70646*/         OPC_EmitInteger, MVT::i1, 0, 
/*70649*/         OPC_EmitInteger, MVT::i1, 1, 
/*70652*/         OPC_EmitInteger, MVT::i1, 0, 
/*70655*/         OPC_EmitInteger, MVT::i1, 0, 
/*70658*/         OPC_EmitInteger, MVT::i1, 0, 
/*70661*/         OPC_EmitInteger, MVT::i1, 0, 
/*70664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70682*/       /*Scope*/ 47, /*->70730*/
/*70683*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*70685*/         OPC_MoveParent,
/*70686*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70688*/         OPC_EmitInteger, MVT::i32, 15, 
/*70691*/         OPC_EmitInteger, MVT::i1, 0, 
/*70694*/         OPC_EmitInteger, MVT::i1, 0, 
/*70697*/         OPC_EmitInteger, MVT::i1, 0, 
/*70700*/         OPC_EmitInteger, MVT::i1, 0, 
/*70703*/         OPC_EmitInteger, MVT::i1, 0, 
/*70706*/         OPC_EmitInteger, MVT::i1, 0, 
/*70709*/         OPC_EmitInteger, MVT::i1, 0, 
/*70712*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70730*/       /*Scope*/ 47, /*->70778*/
/*70731*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*70733*/         OPC_MoveParent,
/*70734*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70736*/         OPC_EmitInteger, MVT::i32, 15, 
/*70739*/         OPC_EmitInteger, MVT::i1, 0, 
/*70742*/         OPC_EmitInteger, MVT::i1, 0, 
/*70745*/         OPC_EmitInteger, MVT::i1, 1, 
/*70748*/         OPC_EmitInteger, MVT::i1, 0, 
/*70751*/         OPC_EmitInteger, MVT::i1, 0, 
/*70754*/         OPC_EmitInteger, MVT::i1, 0, 
/*70757*/         OPC_EmitInteger, MVT::i1, 0, 
/*70760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70778*/       /*Scope*/ 45, /*->70824*/
/*70779*/         OPC_MoveParent,
/*70780*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70782*/         OPC_EmitInteger, MVT::i32, 15, 
/*70785*/         OPC_EmitInteger, MVT::i1, 0, 
/*70788*/         OPC_EmitInteger, MVT::i1, 0, 
/*70791*/         OPC_EmitInteger, MVT::i1, 0, 
/*70794*/         OPC_EmitInteger, MVT::i1, 0, 
/*70797*/         OPC_EmitInteger, MVT::i1, 0, 
/*70800*/         OPC_EmitInteger, MVT::i1, 0, 
/*70803*/         OPC_EmitInteger, MVT::i1, 0, 
/*70806*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70824*/       0, /*End of Scope*/
/*70825*/     /*Scope*/ 73|128,1/*201*/, /*->71028*/
/*70827*/       OPC_CheckChild0Type, MVT::v8i32,
/*70829*/       OPC_RecordChild1, // #1 = $rsrc
/*70830*/       OPC_RecordChild2, // #2 = $sampler
/*70831*/       OPC_MoveChild, 3,
/*70833*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70836*/       OPC_Scope, 47, /*->70885*/ // 4 children in Scope
/*70838*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*70840*/         OPC_MoveParent,
/*70841*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70843*/         OPC_EmitInteger, MVT::i32, 15, 
/*70846*/         OPC_EmitInteger, MVT::i1, 0, 
/*70849*/         OPC_EmitInteger, MVT::i1, 0, 
/*70852*/         OPC_EmitInteger, MVT::i1, 1, 
/*70855*/         OPC_EmitInteger, MVT::i1, 0, 
/*70858*/         OPC_EmitInteger, MVT::i1, 0, 
/*70861*/         OPC_EmitInteger, MVT::i1, 0, 
/*70864*/         OPC_EmitInteger, MVT::i1, 0, 
/*70867*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70885*/       /*Scope*/ 47, /*->70933*/
/*70886*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*70888*/         OPC_MoveParent,
/*70889*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70891*/         OPC_EmitInteger, MVT::i32, 15, 
/*70894*/         OPC_EmitInteger, MVT::i1, 0, 
/*70897*/         OPC_EmitInteger, MVT::i1, 0, 
/*70900*/         OPC_EmitInteger, MVT::i1, 0, 
/*70903*/         OPC_EmitInteger, MVT::i1, 0, 
/*70906*/         OPC_EmitInteger, MVT::i1, 0, 
/*70909*/         OPC_EmitInteger, MVT::i1, 0, 
/*70912*/         OPC_EmitInteger, MVT::i1, 0, 
/*70915*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70933*/       /*Scope*/ 47, /*->70981*/
/*70934*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*70936*/         OPC_MoveParent,
/*70937*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70939*/         OPC_EmitInteger, MVT::i32, 15, 
/*70942*/         OPC_EmitInteger, MVT::i1, 0, 
/*70945*/         OPC_EmitInteger, MVT::i1, 0, 
/*70948*/         OPC_EmitInteger, MVT::i1, 1, 
/*70951*/         OPC_EmitInteger, MVT::i1, 0, 
/*70954*/         OPC_EmitInteger, MVT::i1, 0, 
/*70957*/         OPC_EmitInteger, MVT::i1, 0, 
/*70960*/         OPC_EmitInteger, MVT::i1, 0, 
/*70963*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70981*/       /*Scope*/ 45, /*->71027*/
/*70982*/         OPC_MoveParent,
/*70983*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70985*/         OPC_EmitInteger, MVT::i32, 15, 
/*70988*/         OPC_EmitInteger, MVT::i1, 0, 
/*70991*/         OPC_EmitInteger, MVT::i1, 0, 
/*70994*/         OPC_EmitInteger, MVT::i1, 0, 
/*70997*/         OPC_EmitInteger, MVT::i1, 0, 
/*71000*/         OPC_EmitInteger, MVT::i1, 0, 
/*71003*/         OPC_EmitInteger, MVT::i1, 0, 
/*71006*/         OPC_EmitInteger, MVT::i1, 0, 
/*71009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71027*/       0, /*End of Scope*/
/*71028*/     /*Scope*/ 73|128,1/*201*/, /*->71231*/
/*71030*/       OPC_CheckChild0Type, MVT::v16i32,
/*71032*/       OPC_RecordChild1, // #1 = $rsrc
/*71033*/       OPC_RecordChild2, // #2 = $sampler
/*71034*/       OPC_MoveChild, 3,
/*71036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71039*/       OPC_Scope, 47, /*->71088*/ // 4 children in Scope
/*71041*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*71043*/         OPC_MoveParent,
/*71044*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71046*/         OPC_EmitInteger, MVT::i32, 15, 
/*71049*/         OPC_EmitInteger, MVT::i1, 0, 
/*71052*/         OPC_EmitInteger, MVT::i1, 0, 
/*71055*/         OPC_EmitInteger, MVT::i1, 1, 
/*71058*/         OPC_EmitInteger, MVT::i1, 0, 
/*71061*/         OPC_EmitInteger, MVT::i1, 0, 
/*71064*/         OPC_EmitInteger, MVT::i1, 0, 
/*71067*/         OPC_EmitInteger, MVT::i1, 0, 
/*71070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71088*/       /*Scope*/ 47, /*->71136*/
/*71089*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*71091*/         OPC_MoveParent,
/*71092*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71094*/         OPC_EmitInteger, MVT::i32, 15, 
/*71097*/         OPC_EmitInteger, MVT::i1, 0, 
/*71100*/         OPC_EmitInteger, MVT::i1, 0, 
/*71103*/         OPC_EmitInteger, MVT::i1, 0, 
/*71106*/         OPC_EmitInteger, MVT::i1, 0, 
/*71109*/         OPC_EmitInteger, MVT::i1, 0, 
/*71112*/         OPC_EmitInteger, MVT::i1, 0, 
/*71115*/         OPC_EmitInteger, MVT::i1, 0, 
/*71118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71136*/       /*Scope*/ 47, /*->71184*/
/*71137*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*71139*/         OPC_MoveParent,
/*71140*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71142*/         OPC_EmitInteger, MVT::i32, 15, 
/*71145*/         OPC_EmitInteger, MVT::i1, 0, 
/*71148*/         OPC_EmitInteger, MVT::i1, 0, 
/*71151*/         OPC_EmitInteger, MVT::i1, 1, 
/*71154*/         OPC_EmitInteger, MVT::i1, 0, 
/*71157*/         OPC_EmitInteger, MVT::i1, 0, 
/*71160*/         OPC_EmitInteger, MVT::i1, 0, 
/*71163*/         OPC_EmitInteger, MVT::i1, 0, 
/*71166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71184*/       /*Scope*/ 45, /*->71230*/
/*71185*/         OPC_MoveParent,
/*71186*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71188*/         OPC_EmitInteger, MVT::i32, 15, 
/*71191*/         OPC_EmitInteger, MVT::i1, 0, 
/*71194*/         OPC_EmitInteger, MVT::i1, 0, 
/*71197*/         OPC_EmitInteger, MVT::i1, 0, 
/*71200*/         OPC_EmitInteger, MVT::i1, 0, 
/*71203*/         OPC_EmitInteger, MVT::i1, 0, 
/*71206*/         OPC_EmitInteger, MVT::i1, 0, 
/*71209*/         OPC_EmitInteger, MVT::i1, 0, 
/*71212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71230*/       0, /*End of Scope*/
/*71231*/     0, /*End of Scope*/
/*71232*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->72051
/*71236*/     OPC_RecordChild0, // #0 = $addr
/*71237*/     OPC_Scope, 73|128,1/*201*/, /*->71441*/ // 4 children in Scope
/*71240*/       OPC_CheckChild0Type, MVT::v2i32,
/*71242*/       OPC_RecordChild1, // #1 = $rsrc
/*71243*/       OPC_RecordChild2, // #2 = $sampler
/*71244*/       OPC_MoveChild, 3,
/*71246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71249*/       OPC_Scope, 47, /*->71298*/ // 4 children in Scope
/*71251*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*71253*/         OPC_MoveParent,
/*71254*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71256*/         OPC_EmitInteger, MVT::i32, 15, 
/*71259*/         OPC_EmitInteger, MVT::i1, 0, 
/*71262*/         OPC_EmitInteger, MVT::i1, 0, 
/*71265*/         OPC_EmitInteger, MVT::i1, 1, 
/*71268*/         OPC_EmitInteger, MVT::i1, 0, 
/*71271*/         OPC_EmitInteger, MVT::i1, 0, 
/*71274*/         OPC_EmitInteger, MVT::i1, 0, 
/*71277*/         OPC_EmitInteger, MVT::i1, 0, 
/*71280*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71298*/       /*Scope*/ 47, /*->71346*/
/*71299*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*71301*/         OPC_MoveParent,
/*71302*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71304*/         OPC_EmitInteger, MVT::i32, 15, 
/*71307*/         OPC_EmitInteger, MVT::i1, 0, 
/*71310*/         OPC_EmitInteger, MVT::i1, 0, 
/*71313*/         OPC_EmitInteger, MVT::i1, 0, 
/*71316*/         OPC_EmitInteger, MVT::i1, 0, 
/*71319*/         OPC_EmitInteger, MVT::i1, 0, 
/*71322*/         OPC_EmitInteger, MVT::i1, 0, 
/*71325*/         OPC_EmitInteger, MVT::i1, 0, 
/*71328*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71346*/       /*Scope*/ 47, /*->71394*/
/*71347*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*71349*/         OPC_MoveParent,
/*71350*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71352*/         OPC_EmitInteger, MVT::i32, 15, 
/*71355*/         OPC_EmitInteger, MVT::i1, 0, 
/*71358*/         OPC_EmitInteger, MVT::i1, 0, 
/*71361*/         OPC_EmitInteger, MVT::i1, 1, 
/*71364*/         OPC_EmitInteger, MVT::i1, 0, 
/*71367*/         OPC_EmitInteger, MVT::i1, 0, 
/*71370*/         OPC_EmitInteger, MVT::i1, 0, 
/*71373*/         OPC_EmitInteger, MVT::i1, 0, 
/*71376*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71394*/       /*Scope*/ 45, /*->71440*/
/*71395*/         OPC_MoveParent,
/*71396*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71398*/         OPC_EmitInteger, MVT::i32, 15, 
/*71401*/         OPC_EmitInteger, MVT::i1, 0, 
/*71404*/         OPC_EmitInteger, MVT::i1, 0, 
/*71407*/         OPC_EmitInteger, MVT::i1, 0, 
/*71410*/         OPC_EmitInteger, MVT::i1, 0, 
/*71413*/         OPC_EmitInteger, MVT::i1, 0, 
/*71416*/         OPC_EmitInteger, MVT::i1, 0, 
/*71419*/         OPC_EmitInteger, MVT::i1, 0, 
/*71422*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71440*/       0, /*End of Scope*/
/*71441*/     /*Scope*/ 73|128,1/*201*/, /*->71644*/
/*71443*/       OPC_CheckChild0Type, MVT::v4i32,
/*71445*/       OPC_RecordChild1, // #1 = $rsrc
/*71446*/       OPC_RecordChild2, // #2 = $sampler
/*71447*/       OPC_MoveChild, 3,
/*71449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71452*/       OPC_Scope, 47, /*->71501*/ // 4 children in Scope
/*71454*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*71456*/         OPC_MoveParent,
/*71457*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71459*/         OPC_EmitInteger, MVT::i32, 15, 
/*71462*/         OPC_EmitInteger, MVT::i1, 0, 
/*71465*/         OPC_EmitInteger, MVT::i1, 0, 
/*71468*/         OPC_EmitInteger, MVT::i1, 1, 
/*71471*/         OPC_EmitInteger, MVT::i1, 0, 
/*71474*/         OPC_EmitInteger, MVT::i1, 0, 
/*71477*/         OPC_EmitInteger, MVT::i1, 0, 
/*71480*/         OPC_EmitInteger, MVT::i1, 0, 
/*71483*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71501*/       /*Scope*/ 47, /*->71549*/
/*71502*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*71504*/         OPC_MoveParent,
/*71505*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71507*/         OPC_EmitInteger, MVT::i32, 15, 
/*71510*/         OPC_EmitInteger, MVT::i1, 0, 
/*71513*/         OPC_EmitInteger, MVT::i1, 0, 
/*71516*/         OPC_EmitInteger, MVT::i1, 0, 
/*71519*/         OPC_EmitInteger, MVT::i1, 0, 
/*71522*/         OPC_EmitInteger, MVT::i1, 0, 
/*71525*/         OPC_EmitInteger, MVT::i1, 0, 
/*71528*/         OPC_EmitInteger, MVT::i1, 0, 
/*71531*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71549*/       /*Scope*/ 47, /*->71597*/
/*71550*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*71552*/         OPC_MoveParent,
/*71553*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71555*/         OPC_EmitInteger, MVT::i32, 15, 
/*71558*/         OPC_EmitInteger, MVT::i1, 0, 
/*71561*/         OPC_EmitInteger, MVT::i1, 0, 
/*71564*/         OPC_EmitInteger, MVT::i1, 1, 
/*71567*/         OPC_EmitInteger, MVT::i1, 0, 
/*71570*/         OPC_EmitInteger, MVT::i1, 0, 
/*71573*/         OPC_EmitInteger, MVT::i1, 0, 
/*71576*/         OPC_EmitInteger, MVT::i1, 0, 
/*71579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71597*/       /*Scope*/ 45, /*->71643*/
/*71598*/         OPC_MoveParent,
/*71599*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71601*/         OPC_EmitInteger, MVT::i32, 15, 
/*71604*/         OPC_EmitInteger, MVT::i1, 0, 
/*71607*/         OPC_EmitInteger, MVT::i1, 0, 
/*71610*/         OPC_EmitInteger, MVT::i1, 0, 
/*71613*/         OPC_EmitInteger, MVT::i1, 0, 
/*71616*/         OPC_EmitInteger, MVT::i1, 0, 
/*71619*/         OPC_EmitInteger, MVT::i1, 0, 
/*71622*/         OPC_EmitInteger, MVT::i1, 0, 
/*71625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71643*/       0, /*End of Scope*/
/*71644*/     /*Scope*/ 73|128,1/*201*/, /*->71847*/
/*71646*/       OPC_CheckChild0Type, MVT::v8i32,
/*71648*/       OPC_RecordChild1, // #1 = $rsrc
/*71649*/       OPC_RecordChild2, // #2 = $sampler
/*71650*/       OPC_MoveChild, 3,
/*71652*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71655*/       OPC_Scope, 47, /*->71704*/ // 4 children in Scope
/*71657*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*71659*/         OPC_MoveParent,
/*71660*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71662*/         OPC_EmitInteger, MVT::i32, 15, 
/*71665*/         OPC_EmitInteger, MVT::i1, 0, 
/*71668*/         OPC_EmitInteger, MVT::i1, 0, 
/*71671*/         OPC_EmitInteger, MVT::i1, 1, 
/*71674*/         OPC_EmitInteger, MVT::i1, 0, 
/*71677*/         OPC_EmitInteger, MVT::i1, 0, 
/*71680*/         OPC_EmitInteger, MVT::i1, 0, 
/*71683*/         OPC_EmitInteger, MVT::i1, 0, 
/*71686*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71704*/       /*Scope*/ 47, /*->71752*/
/*71705*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*71707*/         OPC_MoveParent,
/*71708*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71710*/         OPC_EmitInteger, MVT::i32, 15, 
/*71713*/         OPC_EmitInteger, MVT::i1, 0, 
/*71716*/         OPC_EmitInteger, MVT::i1, 0, 
/*71719*/         OPC_EmitInteger, MVT::i1, 0, 
/*71722*/         OPC_EmitInteger, MVT::i1, 0, 
/*71725*/         OPC_EmitInteger, MVT::i1, 0, 
/*71728*/         OPC_EmitInteger, MVT::i1, 0, 
/*71731*/         OPC_EmitInteger, MVT::i1, 0, 
/*71734*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71752*/       /*Scope*/ 47, /*->71800*/
/*71753*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*71755*/         OPC_MoveParent,
/*71756*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71758*/         OPC_EmitInteger, MVT::i32, 15, 
/*71761*/         OPC_EmitInteger, MVT::i1, 0, 
/*71764*/         OPC_EmitInteger, MVT::i1, 0, 
/*71767*/         OPC_EmitInteger, MVT::i1, 1, 
/*71770*/         OPC_EmitInteger, MVT::i1, 0, 
/*71773*/         OPC_EmitInteger, MVT::i1, 0, 
/*71776*/         OPC_EmitInteger, MVT::i1, 0, 
/*71779*/         OPC_EmitInteger, MVT::i1, 0, 
/*71782*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71800*/       /*Scope*/ 45, /*->71846*/
/*71801*/         OPC_MoveParent,
/*71802*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71804*/         OPC_EmitInteger, MVT::i32, 15, 
/*71807*/         OPC_EmitInteger, MVT::i1, 0, 
/*71810*/         OPC_EmitInteger, MVT::i1, 0, 
/*71813*/         OPC_EmitInteger, MVT::i1, 0, 
/*71816*/         OPC_EmitInteger, MVT::i1, 0, 
/*71819*/         OPC_EmitInteger, MVT::i1, 0, 
/*71822*/         OPC_EmitInteger, MVT::i1, 0, 
/*71825*/         OPC_EmitInteger, MVT::i1, 0, 
/*71828*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71846*/       0, /*End of Scope*/
/*71847*/     /*Scope*/ 73|128,1/*201*/, /*->72050*/
/*71849*/       OPC_CheckChild0Type, MVT::v16i32,
/*71851*/       OPC_RecordChild1, // #1 = $rsrc
/*71852*/       OPC_RecordChild2, // #2 = $sampler
/*71853*/       OPC_MoveChild, 3,
/*71855*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71858*/       OPC_Scope, 47, /*->71907*/ // 4 children in Scope
/*71860*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*71862*/         OPC_MoveParent,
/*71863*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71865*/         OPC_EmitInteger, MVT::i32, 15, 
/*71868*/         OPC_EmitInteger, MVT::i1, 0, 
/*71871*/         OPC_EmitInteger, MVT::i1, 0, 
/*71874*/         OPC_EmitInteger, MVT::i1, 1, 
/*71877*/         OPC_EmitInteger, MVT::i1, 0, 
/*71880*/         OPC_EmitInteger, MVT::i1, 0, 
/*71883*/         OPC_EmitInteger, MVT::i1, 0, 
/*71886*/         OPC_EmitInteger, MVT::i1, 0, 
/*71889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71907*/       /*Scope*/ 47, /*->71955*/
/*71908*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*71910*/         OPC_MoveParent,
/*71911*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71913*/         OPC_EmitInteger, MVT::i32, 15, 
/*71916*/         OPC_EmitInteger, MVT::i1, 0, 
/*71919*/         OPC_EmitInteger, MVT::i1, 0, 
/*71922*/         OPC_EmitInteger, MVT::i1, 0, 
/*71925*/         OPC_EmitInteger, MVT::i1, 0, 
/*71928*/         OPC_EmitInteger, MVT::i1, 0, 
/*71931*/         OPC_EmitInteger, MVT::i1, 0, 
/*71934*/         OPC_EmitInteger, MVT::i1, 0, 
/*71937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*71955*/       /*Scope*/ 47, /*->72003*/
/*71956*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*71958*/         OPC_MoveParent,
/*71959*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*71961*/         OPC_EmitInteger, MVT::i32, 15, 
/*71964*/         OPC_EmitInteger, MVT::i1, 0, 
/*71967*/         OPC_EmitInteger, MVT::i1, 0, 
/*71970*/         OPC_EmitInteger, MVT::i1, 1, 
/*71973*/         OPC_EmitInteger, MVT::i1, 0, 
/*71976*/         OPC_EmitInteger, MVT::i1, 0, 
/*71979*/         OPC_EmitInteger, MVT::i1, 0, 
/*71982*/         OPC_EmitInteger, MVT::i1, 0, 
/*71985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72003*/       /*Scope*/ 45, /*->72049*/
/*72004*/         OPC_MoveParent,
/*72005*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72007*/         OPC_EmitInteger, MVT::i32, 15, 
/*72010*/         OPC_EmitInteger, MVT::i1, 0, 
/*72013*/         OPC_EmitInteger, MVT::i1, 0, 
/*72016*/         OPC_EmitInteger, MVT::i1, 0, 
/*72019*/         OPC_EmitInteger, MVT::i1, 0, 
/*72022*/         OPC_EmitInteger, MVT::i1, 0, 
/*72025*/         OPC_EmitInteger, MVT::i1, 0, 
/*72028*/         OPC_EmitInteger, MVT::i1, 0, 
/*72031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72049*/       0, /*End of Scope*/
/*72050*/     0, /*End of Scope*/
/*72051*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->72870
/*72055*/     OPC_RecordChild0, // #0 = $addr
/*72056*/     OPC_Scope, 73|128,1/*201*/, /*->72260*/ // 4 children in Scope
/*72059*/       OPC_CheckChild0Type, MVT::v2i32,
/*72061*/       OPC_RecordChild1, // #1 = $rsrc
/*72062*/       OPC_RecordChild2, // #2 = $sampler
/*72063*/       OPC_MoveChild, 3,
/*72065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72068*/       OPC_Scope, 47, /*->72117*/ // 4 children in Scope
/*72070*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*72072*/         OPC_MoveParent,
/*72073*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72075*/         OPC_EmitInteger, MVT::i32, 15, 
/*72078*/         OPC_EmitInteger, MVT::i1, 0, 
/*72081*/         OPC_EmitInteger, MVT::i1, 0, 
/*72084*/         OPC_EmitInteger, MVT::i1, 1, 
/*72087*/         OPC_EmitInteger, MVT::i1, 0, 
/*72090*/         OPC_EmitInteger, MVT::i1, 0, 
/*72093*/         OPC_EmitInteger, MVT::i1, 0, 
/*72096*/         OPC_EmitInteger, MVT::i1, 0, 
/*72099*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72117*/       /*Scope*/ 47, /*->72165*/
/*72118*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*72120*/         OPC_MoveParent,
/*72121*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72123*/         OPC_EmitInteger, MVT::i32, 15, 
/*72126*/         OPC_EmitInteger, MVT::i1, 0, 
/*72129*/         OPC_EmitInteger, MVT::i1, 0, 
/*72132*/         OPC_EmitInteger, MVT::i1, 0, 
/*72135*/         OPC_EmitInteger, MVT::i1, 0, 
/*72138*/         OPC_EmitInteger, MVT::i1, 0, 
/*72141*/         OPC_EmitInteger, MVT::i1, 0, 
/*72144*/         OPC_EmitInteger, MVT::i1, 0, 
/*72147*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72165*/       /*Scope*/ 47, /*->72213*/
/*72166*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*72168*/         OPC_MoveParent,
/*72169*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72171*/         OPC_EmitInteger, MVT::i32, 15, 
/*72174*/         OPC_EmitInteger, MVT::i1, 0, 
/*72177*/         OPC_EmitInteger, MVT::i1, 0, 
/*72180*/         OPC_EmitInteger, MVT::i1, 1, 
/*72183*/         OPC_EmitInteger, MVT::i1, 0, 
/*72186*/         OPC_EmitInteger, MVT::i1, 0, 
/*72189*/         OPC_EmitInteger, MVT::i1, 0, 
/*72192*/         OPC_EmitInteger, MVT::i1, 0, 
/*72195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72213*/       /*Scope*/ 45, /*->72259*/
/*72214*/         OPC_MoveParent,
/*72215*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72217*/         OPC_EmitInteger, MVT::i32, 15, 
/*72220*/         OPC_EmitInteger, MVT::i1, 0, 
/*72223*/         OPC_EmitInteger, MVT::i1, 0, 
/*72226*/         OPC_EmitInteger, MVT::i1, 0, 
/*72229*/         OPC_EmitInteger, MVT::i1, 0, 
/*72232*/         OPC_EmitInteger, MVT::i1, 0, 
/*72235*/         OPC_EmitInteger, MVT::i1, 0, 
/*72238*/         OPC_EmitInteger, MVT::i1, 0, 
/*72241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72259*/       0, /*End of Scope*/
/*72260*/     /*Scope*/ 73|128,1/*201*/, /*->72463*/
/*72262*/       OPC_CheckChild0Type, MVT::v4i32,
/*72264*/       OPC_RecordChild1, // #1 = $rsrc
/*72265*/       OPC_RecordChild2, // #2 = $sampler
/*72266*/       OPC_MoveChild, 3,
/*72268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72271*/       OPC_Scope, 47, /*->72320*/ // 4 children in Scope
/*72273*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*72275*/         OPC_MoveParent,
/*72276*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72278*/         OPC_EmitInteger, MVT::i32, 15, 
/*72281*/         OPC_EmitInteger, MVT::i1, 0, 
/*72284*/         OPC_EmitInteger, MVT::i1, 0, 
/*72287*/         OPC_EmitInteger, MVT::i1, 1, 
/*72290*/         OPC_EmitInteger, MVT::i1, 0, 
/*72293*/         OPC_EmitInteger, MVT::i1, 0, 
/*72296*/         OPC_EmitInteger, MVT::i1, 0, 
/*72299*/         OPC_EmitInteger, MVT::i1, 0, 
/*72302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72320*/       /*Scope*/ 47, /*->72368*/
/*72321*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*72323*/         OPC_MoveParent,
/*72324*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72326*/         OPC_EmitInteger, MVT::i32, 15, 
/*72329*/         OPC_EmitInteger, MVT::i1, 0, 
/*72332*/         OPC_EmitInteger, MVT::i1, 0, 
/*72335*/         OPC_EmitInteger, MVT::i1, 0, 
/*72338*/         OPC_EmitInteger, MVT::i1, 0, 
/*72341*/         OPC_EmitInteger, MVT::i1, 0, 
/*72344*/         OPC_EmitInteger, MVT::i1, 0, 
/*72347*/         OPC_EmitInteger, MVT::i1, 0, 
/*72350*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72368*/       /*Scope*/ 47, /*->72416*/
/*72369*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*72371*/         OPC_MoveParent,
/*72372*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72374*/         OPC_EmitInteger, MVT::i32, 15, 
/*72377*/         OPC_EmitInteger, MVT::i1, 0, 
/*72380*/         OPC_EmitInteger, MVT::i1, 0, 
/*72383*/         OPC_EmitInteger, MVT::i1, 1, 
/*72386*/         OPC_EmitInteger, MVT::i1, 0, 
/*72389*/         OPC_EmitInteger, MVT::i1, 0, 
/*72392*/         OPC_EmitInteger, MVT::i1, 0, 
/*72395*/         OPC_EmitInteger, MVT::i1, 0, 
/*72398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72416*/       /*Scope*/ 45, /*->72462*/
/*72417*/         OPC_MoveParent,
/*72418*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72420*/         OPC_EmitInteger, MVT::i32, 15, 
/*72423*/         OPC_EmitInteger, MVT::i1, 0, 
/*72426*/         OPC_EmitInteger, MVT::i1, 0, 
/*72429*/         OPC_EmitInteger, MVT::i1, 0, 
/*72432*/         OPC_EmitInteger, MVT::i1, 0, 
/*72435*/         OPC_EmitInteger, MVT::i1, 0, 
/*72438*/         OPC_EmitInteger, MVT::i1, 0, 
/*72441*/         OPC_EmitInteger, MVT::i1, 0, 
/*72444*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72462*/       0, /*End of Scope*/
/*72463*/     /*Scope*/ 73|128,1/*201*/, /*->72666*/
/*72465*/       OPC_CheckChild0Type, MVT::v8i32,
/*72467*/       OPC_RecordChild1, // #1 = $rsrc
/*72468*/       OPC_RecordChild2, // #2 = $sampler
/*72469*/       OPC_MoveChild, 3,
/*72471*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72474*/       OPC_Scope, 47, /*->72523*/ // 4 children in Scope
/*72476*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*72478*/         OPC_MoveParent,
/*72479*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72481*/         OPC_EmitInteger, MVT::i32, 15, 
/*72484*/         OPC_EmitInteger, MVT::i1, 0, 
/*72487*/         OPC_EmitInteger, MVT::i1, 0, 
/*72490*/         OPC_EmitInteger, MVT::i1, 1, 
/*72493*/         OPC_EmitInteger, MVT::i1, 0, 
/*72496*/         OPC_EmitInteger, MVT::i1, 0, 
/*72499*/         OPC_EmitInteger, MVT::i1, 0, 
/*72502*/         OPC_EmitInteger, MVT::i1, 0, 
/*72505*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72523*/       /*Scope*/ 47, /*->72571*/
/*72524*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*72526*/         OPC_MoveParent,
/*72527*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72529*/         OPC_EmitInteger, MVT::i32, 15, 
/*72532*/         OPC_EmitInteger, MVT::i1, 0, 
/*72535*/         OPC_EmitInteger, MVT::i1, 0, 
/*72538*/         OPC_EmitInteger, MVT::i1, 0, 
/*72541*/         OPC_EmitInteger, MVT::i1, 0, 
/*72544*/         OPC_EmitInteger, MVT::i1, 0, 
/*72547*/         OPC_EmitInteger, MVT::i1, 0, 
/*72550*/         OPC_EmitInteger, MVT::i1, 0, 
/*72553*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72571*/       /*Scope*/ 47, /*->72619*/
/*72572*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*72574*/         OPC_MoveParent,
/*72575*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72577*/         OPC_EmitInteger, MVT::i32, 15, 
/*72580*/         OPC_EmitInteger, MVT::i1, 0, 
/*72583*/         OPC_EmitInteger, MVT::i1, 0, 
/*72586*/         OPC_EmitInteger, MVT::i1, 1, 
/*72589*/         OPC_EmitInteger, MVT::i1, 0, 
/*72592*/         OPC_EmitInteger, MVT::i1, 0, 
/*72595*/         OPC_EmitInteger, MVT::i1, 0, 
/*72598*/         OPC_EmitInteger, MVT::i1, 0, 
/*72601*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72619*/       /*Scope*/ 45, /*->72665*/
/*72620*/         OPC_MoveParent,
/*72621*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72623*/         OPC_EmitInteger, MVT::i32, 15, 
/*72626*/         OPC_EmitInteger, MVT::i1, 0, 
/*72629*/         OPC_EmitInteger, MVT::i1, 0, 
/*72632*/         OPC_EmitInteger, MVT::i1, 0, 
/*72635*/         OPC_EmitInteger, MVT::i1, 0, 
/*72638*/         OPC_EmitInteger, MVT::i1, 0, 
/*72641*/         OPC_EmitInteger, MVT::i1, 0, 
/*72644*/         OPC_EmitInteger, MVT::i1, 0, 
/*72647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72665*/       0, /*End of Scope*/
/*72666*/     /*Scope*/ 73|128,1/*201*/, /*->72869*/
/*72668*/       OPC_CheckChild0Type, MVT::v16i32,
/*72670*/       OPC_RecordChild1, // #1 = $rsrc
/*72671*/       OPC_RecordChild2, // #2 = $sampler
/*72672*/       OPC_MoveChild, 3,
/*72674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72677*/       OPC_Scope, 47, /*->72726*/ // 4 children in Scope
/*72679*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*72681*/         OPC_MoveParent,
/*72682*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72684*/         OPC_EmitInteger, MVT::i32, 15, 
/*72687*/         OPC_EmitInteger, MVT::i1, 0, 
/*72690*/         OPC_EmitInteger, MVT::i1, 0, 
/*72693*/         OPC_EmitInteger, MVT::i1, 1, 
/*72696*/         OPC_EmitInteger, MVT::i1, 0, 
/*72699*/         OPC_EmitInteger, MVT::i1, 0, 
/*72702*/         OPC_EmitInteger, MVT::i1, 0, 
/*72705*/         OPC_EmitInteger, MVT::i1, 0, 
/*72708*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72726*/       /*Scope*/ 47, /*->72774*/
/*72727*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*72729*/         OPC_MoveParent,
/*72730*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72732*/         OPC_EmitInteger, MVT::i32, 15, 
/*72735*/         OPC_EmitInteger, MVT::i1, 0, 
/*72738*/         OPC_EmitInteger, MVT::i1, 0, 
/*72741*/         OPC_EmitInteger, MVT::i1, 0, 
/*72744*/         OPC_EmitInteger, MVT::i1, 0, 
/*72747*/         OPC_EmitInteger, MVT::i1, 0, 
/*72750*/         OPC_EmitInteger, MVT::i1, 0, 
/*72753*/         OPC_EmitInteger, MVT::i1, 0, 
/*72756*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72774*/       /*Scope*/ 47, /*->72822*/
/*72775*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW_ARRAY
/*72777*/         OPC_MoveParent,
/*72778*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72780*/         OPC_EmitInteger, MVT::i32, 15, 
/*72783*/         OPC_EmitInteger, MVT::i1, 0, 
/*72786*/         OPC_EmitInteger, MVT::i1, 0, 
/*72789*/         OPC_EmitInteger, MVT::i1, 1, 
/*72792*/         OPC_EmitInteger, MVT::i1, 0, 
/*72795*/         OPC_EmitInteger, MVT::i1, 0, 
/*72798*/         OPC_EmitInteger, MVT::i1, 0, 
/*72801*/         OPC_EmitInteger, MVT::i1, 0, 
/*72804*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72822*/       /*Scope*/ 45, /*->72868*/
/*72823*/         OPC_MoveParent,
/*72824*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72826*/         OPC_EmitInteger, MVT::i32, 15, 
/*72829*/         OPC_EmitInteger, MVT::i1, 0, 
/*72832*/         OPC_EmitInteger, MVT::i1, 0, 
/*72835*/         OPC_EmitInteger, MVT::i1, 0, 
/*72838*/         OPC_EmitInteger, MVT::i1, 0, 
/*72841*/         OPC_EmitInteger, MVT::i1, 0, 
/*72844*/         OPC_EmitInteger, MVT::i1, 0, 
/*72847*/         OPC_EmitInteger, MVT::i1, 0, 
/*72850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*72868*/       0, /*End of Scope*/
/*72869*/     0, /*End of Scope*/
/*72870*/   /*SwitchOpcode*/ 73, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->72946
/*72873*/     OPC_RecordChild0, // #0 = $tlst
/*72874*/     OPC_RecordChild1, // #1 = $attr_offset
/*72875*/     OPC_MoveChild, 1,
/*72877*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72880*/     OPC_MoveParent,
/*72881*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*72882*/     OPC_Scope, 30, /*->72914*/ // 2 children in Scope
/*72884*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*72886*/       OPC_EmitConvertToTarget, 1,
/*72888*/       OPC_EmitInteger, MVT::i32, 0, 
/*72891*/       OPC_EmitInteger, MVT::i1, 0, 
/*72894*/       OPC_EmitInteger, MVT::i1, 0, 
/*72897*/       OPC_EmitInteger, MVT::i1, 0, 
/*72900*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                    1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
                // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:v4i32:$tlst, ?:i32:$buf_idx_vgpr, (imm:i16):$attr_offset, 0:i32, 0:i1, 0:i1, 0:i1)
/*72914*/     /*Scope*/ 30, /*->72945*/
/*72915*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72917*/       OPC_EmitConvertToTarget, 1,
/*72919*/       OPC_EmitInteger, MVT::i32, 0, 
/*72922*/       OPC_EmitInteger, MVT::i1, 0, 
/*72925*/       OPC_EmitInteger, MVT::i1, 0, 
/*72928*/       OPC_EmitInteger, MVT::i1, 0, 
/*72931*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_VI_IDXEN), 0,
                    1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
                // Dst: (BUFFER_LOAD_FORMAT_XYZW_VI_IDXEN:v4f32 ?:v4i32:$tlst, ?:i32:$buf_idx_vgpr, (imm:i16):$attr_offset, 0:i32, 0:i1, 0:i1, 0:i1)
/*72945*/     0, /*End of Scope*/
/*72946*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 72948 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 454
  // #OPC_RecordNode                     = 1170
  // #OPC_RecordChild                    = 2150
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 3
  // #OPC_MoveChild                      = 1398
  // #OPC_MoveParent                     = 1619
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 84
  // #OPC_CheckPatternPredicate          = 1291
  // #OPC_CheckPredicate                 = 442
  // #OPC_CheckOpcode                    = 404
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 586
  // #OPC_SwitchType                     = 105
  // #OPC_CheckChildType                 = 419
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 234
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 305
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4718
  // #OPC_EmitStringInteger              = 222
  // #OPC_EmitRegister                   = 289
  // #OPC_EmitConvertToTarget            = 263
  // #OPC_EmitMergeInputChains           = 268
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 272
  // #OPC_EmitNodeXForm                  = 2122
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1488

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget.getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 2: return (Subtarget.hasCaymanISA());
  case 3: return (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA());
  case 4: return (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 5: return (Subtarget.getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 6: return (Subtarget.getGeneration() <= AMDGPUSubtarget::R700);
  case 7: return (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 8: return (TM.Options.UnsafeFPMath);
  case 9: return (Subtarget.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget.getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 10: return (Subtarget.getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 3: { // Predicate_local_store_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 4: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 5: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 6: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 8: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 9: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 10: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 11: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 12: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 15: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 16: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 17: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 19: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 20: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 21: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 22: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 23: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 25: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 26: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 28: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 29: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 30: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 31: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 34: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 35: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 36: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 37: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 38: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 39: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 40: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 41: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 42: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 43: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 44: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 45: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 46: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 47: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 48: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 49: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 50: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 51: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 52: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 53: { // Predicate_IMM20bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 54: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 55: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 56: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 57: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 58: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 59: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 60: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 61: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 62: { // Predicate_local_load_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 63: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 64: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 65: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 66: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 67: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 68: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 69: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 70: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 71: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 72: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 73: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 74: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 75: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 76: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 77: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 78: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 79: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 80: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 81: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 82: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 83: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 84: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 85: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 86: { // Predicate_COND_UNE_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 87: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 88: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 89: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 90: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 91: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 92: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i32 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 93: { // Predicate_atomic_cmp_swap_64_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i64 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 94: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 95: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 96: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 97: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 98: { // Predicate_mskor_global
    SDNode *N = Node;

  return dyn_cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 99: { // Predicate_anonymous_1348
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (TM.getSubtarget<AMDGPUSubtarget>().getGeneration() <
      AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
                       static_cast<const SIRegisterInfo*>(TM.getSubtargetImpl()->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 100: { // Predicate_anonymous_1354
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 101: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 102: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 103: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 104: { // Predicate_COND_ONE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 105: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 106: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 107: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 108: { // Predicate_COND_UEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 109: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 110: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 111: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 112: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 113: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 114: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 115: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 116: { // Predicate_anonymous_1350
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (TM.getSubtarget<AMDGPUSubtarget>().getGeneration() <
      AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
                       static_cast<const SIRegisterInfo*>(TM.getSubtargetImpl()->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 117: { // Predicate_anonymous_1358
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 118: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 119: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 2:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+4);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 7:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i64);

  }
  case 6: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), MVT::i64);

  }
  }
}

