{"vcs1":{"timestamp_begin":1681601855.755688757, "rt":0.59, "ut":0.16, "st":0.13}}
{"vcselab":{"timestamp_begin":1681601856.385430009, "rt":0.97, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681601857.382700272, "rt":0.66, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681601855.457763127}
{"VCS_COMP_START_TIME": 1681601855.457763127}
{"VCS_COMP_END_TIME": 1681601858.630454736}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238972}}
