OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 389880 389200
[INFO GPL-0006] NumInstances: 1782
[INFO GPL-0007] NumPlaceInstances: 1454
[INFO GPL-0008] NumFixedInstances: 328
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 1503
[INFO GPL-0011] NumPins: 4765
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 400000 400000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 389880 389200
[INFO GPL-0016] CoreArea: 135620632000
[INFO GPL-0017] NonPlaceInstsArea: 348992000
[INFO GPL-0018] PlaceInstsArea: 7239456000
[INFO GPL-0019] Util(%): 5.35
[INFO GPL-0020] StdInstsArea: 7239456000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000009 HPWL: 36339581
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 22441057
[InitialPlace]  Iter: 3 CG residual: 0.00000012 HPWL: 22595379
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 22487377
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 22481704
[INFO GPL-0031] FillerInit: NumGCells: 8563
[INFO GPL-0032] FillerInit: NumGNets: 1503
[INFO GPL-0033] FillerInit: NumGPins: 4765
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 4978993
[INFO GPL-0025] IdealBinArea: 16596643
[INFO GPL-0026] IdealBinCnt: 8171
[INFO GPL-0027] TotalBinArea: 135620632000
[INFO GPL-0028] BinCnt: 64 64
[INFO GPL-0029] BinSize: 5778 5732
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter: 1 overflow: 0.933064 HPWL: 19124328
[NesterovSolve] Iter: 10 overflow: 0.786902 HPWL: 29102673
[INFO GPL-0100] worst slack 8e-07
[INFO GPL-0103] Weighted 151 nets.
[NesterovSolve] Iter: 20 overflow: 0.740309 HPWL: 32183100
[NesterovSolve] Iter: 30 overflow: 0.736184 HPWL: 32882840
[NesterovSolve] Iter: 40 overflow: 0.733578 HPWL: 32858694
[NesterovSolve] Iter: 50 overflow: 0.732404 HPWL: 32830298
[NesterovSolve] Iter: 60 overflow: 0.731797 HPWL: 32810025
[NesterovSolve] Iter: 70 overflow: 0.731303 HPWL: 32792404
[NesterovSolve] Iter: 80 overflow: 0.73094 HPWL: 32775902
[NesterovSolve] Iter: 90 overflow: 0.730652 HPWL: 32759161
[NesterovSolve] Iter: 100 overflow: 0.730412 HPWL: 32741666
[NesterovSolve] Iter: 110 overflow: 0.730207 HPWL: 32723226
[NesterovSolve] Iter: 120 overflow: 0.730026 HPWL: 32703759
[NesterovSolve] Iter: 130 overflow: 0.729856 HPWL: 32683350
[NesterovSolve] Iter: 140 overflow: 0.729692 HPWL: 32661827
[NesterovSolve] Iter: 150 overflow: 0.729543 HPWL: 32639668
[NesterovSolve] Iter: 160 overflow: 0.729396 HPWL: 32616907
[NesterovSolve] Iter: 170 overflow: 0.729251 HPWL: 32593619
[NesterovSolve] Iter: 180 overflow: 0.729106 HPWL: 32570192
[NesterovSolve] Iter: 190 overflow: 0.728958 HPWL: 32546083
[NesterovSolve] Iter: 200 overflow: 0.728808 HPWL: 32521975
[NesterovSolve] Iter: 210 overflow: 0.728657 HPWL: 32497991
[NesterovSolve] Iter: 220 overflow: 0.728492 HPWL: 32473739
[NesterovSolve] Iter: 230 overflow: 0.728342 HPWL: 32448791
[NesterovSolve] Iter: 240 overflow: 0.728179 HPWL: 32423048
[NesterovSolve] Iter: 250 overflow: 0.728004 HPWL: 32396782
[NesterovSolve] Iter: 260 overflow: 0.72782 HPWL: 32369988
[NesterovSolve] Iter: 270 overflow: 0.727683 HPWL: 32342733
[NesterovSolve] Iter: 280 overflow: 0.727576 HPWL: 32315851
[NesterovSolve] Iter: 290 overflow: 0.727464 HPWL: 32289622
[NesterovSolve] Iter: 300 overflow: 0.727343 HPWL: 32265963
[NesterovSolve] Iter: 310 overflow: 0.727195 HPWL: 32246017
[NesterovSolve] Iter: 320 overflow: 0.727069 HPWL: 32232322
[NesterovSolve] Iter: 330 overflow: 0.726869 HPWL: 32228652
[NesterovSolve] Iter: 340 overflow: 0.726793 HPWL: 32242977
[NesterovSolve] Iter: 350 overflow: 0.726064 HPWL: 32294686
[NesterovSolve] Iter: 360 overflow: 0.723258 HPWL: 32411644
[NesterovSolve] Iter: 370 overflow: 0.71703 HPWL: 32639520
[NesterovSolve] Iter: 380 overflow: 0.703714 HPWL: 33099840
[NesterovSolve] Iter: 390 overflow: 0.684293 HPWL: 33905686
[NesterovSolve] Iter: 400 overflow: 0.653683 HPWL: 35150074
[INFO GPL-0100] worst slack 8e-07
[INFO GPL-0103] Weighted 150 nets.
[NesterovSolve] Iter: 410 overflow: 0.606328 HPWL: 37026754
[NesterovSolve] Snapshot saved at iter = 411
[NesterovSolve] Iter: 420 overflow: 0.555896 HPWL: 39653760
[NesterovSolve] Iter: 430 overflow: 0.487045 HPWL: 42949279
[INFO GPL-0100] worst slack 8e-07
[INFO GPL-0103] Weighted 151 nets.
[NesterovSolve] Iter: 440 overflow: 0.406561 HPWL: 46739154
[NesterovSolve] Iter: 450 overflow: 0.32227 HPWL: 50738153
[INFO GPL-0100] worst slack 8e-07
[INFO GPL-0103] Weighted 147 nets.
[NesterovSolve] Iter: 460 overflow: 0.234349 HPWL: 54547786
[INFO GPL-0100] worst slack 8e-07
[INFO GPL-0103] Weighted 150 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 95 95
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 9025
[INFO GPL-0063] TotalRouteOverflowH2: 1.123809814453125
[INFO GPL-0064] TotalRouteOverflowV2: 0.14285719394683838
[INFO GPL-0065] OverflowTileCnt2: 9
[INFO GPL-0066] 0.5%RC: 1.0086446908804088
[INFO GPL-0067] 1.0%RC: 1.0043223454402044
[INFO GPL-0068] 2.0%RC: 1.002161172720102
[INFO GPL-0069] 5.0%RC: 0.958864471591436
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0064836
[NesterovSolve] Iter: 470 overflow: 0.148233 HPWL: 56281617
[INFO GPL-0100] worst slack 8e-07
[INFO GPL-0103] Weighted 149 nets.
[NesterovSolve] Iter: 480 overflow: 0.224263 HPWL: 49101844
[NesterovSolve] Iter: 490 overflow: 0.0900551 HPWL: 57054658
[NesterovSolve] Finished with Overflow: 0.090055

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 799.06

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2543_ (positive level-sensitive latch)
Endpoint: rdata_a_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.10    0.00    0.00 ^ _2543_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2543_/Q (DLH_X1)
     2    4.11                           mem[15][1] (net)
                  0.01    0.00    0.08 ^ _1977_/A2 (NAND2_X1)
                  0.01    0.02    0.09 v _1977_/ZN (NAND2_X1)
     1    2.30                           _0137_ (net)
                  0.01    0.00    0.09 v _1979_/A2 (NAND3_X1)
                  0.01    0.02    0.11 ^ _1979_/ZN (NAND3_X1)
     1    2.04                           _0139_ (net)
                  0.01    0.00    0.11 ^ _1980_/A2 (NOR2_X1)
                  0.00    0.01    0.12 v _1980_/ZN (NOR2_X1)
     1    2.21                           _0140_ (net)
                  0.00    0.00    0.12 v _1981_/A2 (NAND2_X1)
                  0.01    0.02    0.14 ^ _1981_/ZN (NAND2_X1)
     1    4.74                           rdata_a_o[1] (net)
                  0.01    0.00    0.14 ^ rdata_a_o[1] (out)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                100.14   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     4    8.84                           raddr_b_i[0] (net)
                  0.00    0.00  100.00 ^ _1255_/A (INV_X1)
                  0.00    0.00  100.00 v _1255_/ZN (INV_X1)
     1    1.56                           _0638_ (net)
                  0.00    0.00  100.00 v _1256_/A1 (NOR2_X1)
                  0.64    0.70  100.71 ^ _1256_/ZN (NOR2_X1)
    64  142.45                           _0639_ (net)
                  0.64    0.04  100.74 ^ _1523_/A1 (NAND3_X1)
                  0.12    0.08  100.82 v _1523_/ZN (NAND3_X1)
     1    4.28                           _0900_ (net)
                  0.12    0.00  100.82 v _1525_/A1 (NAND2_X1)
                  0.03    0.05  100.87 ^ _1525_/ZN (NAND2_X1)
     1    3.34                           _0902_ (net)
                  0.03    0.00  100.87 ^ _1526_/A (INV_X1)
                  0.01    0.01  100.89 v _1526_/ZN (INV_X1)
     1    3.52                           _0903_ (net)
                  0.01    0.00  100.89 v _1527_/A2 (NAND2_X1)
                  0.01    0.02  100.91 ^ _1527_/ZN (NAND2_X1)
     1    3.38                           _0904_ (net)
                  0.01    0.00  100.91 ^ _1537_/A1 (NOR2_X1)
                  0.01    0.01  100.92 v _1537_/ZN (NOR2_X1)
     1    3.89                           _0914_ (net)
                  0.01    0.00  100.92 v _1553_/A1 (NAND2_X1)
                  0.02    0.02  100.94 ^ _1553_/ZN (NAND2_X1)
     1    5.14                           rdata_b_o[6] (net)
                  0.02    0.00  100.94 ^ rdata_b_o[6] (out)
                                100.94   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.94   data arrival time
-----------------------------------------------------------------------------
                                799.06   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     4    8.84                           raddr_b_i[0] (net)
                  0.00    0.00  100.00 ^ _1255_/A (INV_X1)
                  0.00    0.00  100.00 v _1255_/ZN (INV_X1)
     1    1.56                           _0638_ (net)
                  0.00    0.00  100.00 v _1256_/A1 (NOR2_X1)
                  0.64    0.70  100.71 ^ _1256_/ZN (NOR2_X1)
    64  142.45                           _0639_ (net)
                  0.64    0.04  100.74 ^ _1523_/A1 (NAND3_X1)
                  0.12    0.08  100.82 v _1523_/ZN (NAND3_X1)
     1    4.28                           _0900_ (net)
                  0.12    0.00  100.82 v _1525_/A1 (NAND2_X1)
                  0.03    0.05  100.87 ^ _1525_/ZN (NAND2_X1)
     1    3.34                           _0902_ (net)
                  0.03    0.00  100.87 ^ _1526_/A (INV_X1)
                  0.01    0.01  100.89 v _1526_/ZN (INV_X1)
     1    3.52                           _0903_ (net)
                  0.01    0.00  100.89 v _1527_/A2 (NAND2_X1)
                  0.01    0.02  100.91 ^ _1527_/ZN (NAND2_X1)
     1    3.38                           _0904_ (net)
                  0.01    0.00  100.91 ^ _1537_/A1 (NOR2_X1)
                  0.01    0.01  100.92 v _1537_/ZN (NOR2_X1)
     1    3.89                           _0914_ (net)
                  0.01    0.00  100.92 v _1553_/A1 (NAND2_X1)
                  0.02    0.02  100.94 ^ _1553_/ZN (NAND2_X1)
     1    5.14                           rdata_b_o[6] (net)
                  0.02    0.00  100.94 ^ rdata_b_o[6] (out)
                                100.94   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.94   data arrival time
-----------------------------------------------------------------------------
                                799.06   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.85e-07   1.17e-07   8.88e-06   9.18e-06  29.8%
Combinational          1.78e-07   3.13e-07   2.12e-05   2.16e-05  70.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.63e-07   4.30e-07   3.00e-05   3.08e-05 100.0%
                           1.2%       1.4%      97.4%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 1897 u^2 6% utilization.
Core area = 135620632000

Elapsed time: 0:05.41[h:]min:sec. CPU time: user 5.36 sys 0.05 (99%). Peak memory: 133584KB.
