Source Block: hdl/library/ad463x_data_capture/ad463x_data_capture.v@63:73@HdlStmAssign
always @(posedge clk) begin
  csn_d <= csn;
end

// negative edge resets the shift registers
assign reset = ~csn & csn_d;

// CSN positive edge validates the output data
// WARNING: there isn't any buffering for data, if the sink module is not
// ready, the data will be discarded
assign m_axis_valid = csn & ~csn_d & m_axis_ready;

Diff Content:
- 68 assign reset = ~csn & csn_d;
+ 68   assign reset = ~csn & csn_d;

Clone Blocks:
Clone Blocks 1:
hdl/library/ad463x_data_capture/ad463x_data_capture.v@68:78
assign reset = ~csn & csn_d;

// CSN positive edge validates the output data
// WARNING: there isn't any buffering for data, if the sink module is not
// ready, the data will be discarded
assign m_axis_valid = csn & ~csn_d & m_axis_ready;

genvar i, j;
generate
if (DDR_EN) // Double Data Rate mode
begin

Clone Blocks 2:
hdl/library/ad463x_data_capture/ad463x_data_capture.v@54:64
  output                                    m_axis_valid, // data validation
  input                                     m_axis_ready  // NOTE: back pressure is ignored

);

reg csn_d;

wire reset;

always @(posedge clk) begin
  csn_d <= csn;

