[{"DBLP title": "Parallelizing HMMER for Hardware Acceleration on FPGAs.", "DBLP authors": ["Steven Derrien", "Patrice Quinton"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers.", "DBLP authors": ["Shuli Gao", "Noureddine Chabini", "Dhamin Al-Khalili", "J. M. Pierre Langlois"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A Self-Reconfigurable Implementation of the JPEG Encoder.", "DBLP authors": ["Antonino Tumeo", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2007, "MAG papers": [{"PaperId": 2168092720, "PaperTitle": "a self reconfigurable implementation of the jpeg encoder", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers.", "DBLP authors": ["Jahyun J. Koo", "David Fern\u00e1ndez", "Ashraf Haddad", "Warren J. Gross"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Windowed FIFOs for FPGA-based Multiprocessor Systems.", "DBLP authors": ["Kai Huang", "D. Grunert", "Lothar Thiele"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics.", "DBLP authors": ["Haibo Zhu", "Partha Pratim Pande", "Cristian Grecu"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2007, "MAG papers": [{"PaperId": 2099653084, "PaperTitle": "transaction specific virtual channel allocation in qos supported on chip communication", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ecole normale superieure", "ecole normale superieure", "ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "Scalable Multi-FPGA Platform for Networks-On-Chip Emulation.", "DBLP authors": ["Abdellah-Medjadji Kouadri-Mostefaoui", "Benaoumeur Senouci", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2007, "MAG papers": [{"PaperId": 2188631920, "PaperTitle": "scalable multi fpga platform for networks on chip emulation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Mapping and Topology Customization Approaches for Application-Specific STNoC Designs.", "DBLP authors": ["Gianluca Palermo", "Giovanni Mariani", "Cristina Silvano", "Riccardo Locatelli", "Marcello Coppola"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router.", "DBLP authors": ["Sumit D. Mediratta", "Jeffrey T. Draper"], "year": 2007, "MAG papers": [{"PaperId": 2156116349, "PaperTitle": "performance evaluation of probe send fault tolerant network on chip router", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["nvidia", "information sciences institute"]}], "source": "ES"}, {"DBLP title": "Real-time FPGA-implementation for blue-sky Detection.", "DBLP authors": ["Nhut Thanh Quach", "Bahman Zafarifar", "Georgi Gaydadjiev"], "year": 2007, "MAG papers": [{"PaperId": 2890519173, "PaperTitle": "real time fpga implementation for blue sky detection", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder.", "DBLP authors": ["Nikhil Kikkeri", "Peter-Michael Seidel"], "year": 2007, "MAG papers": [{"PaperId": 2160404992, "PaperTitle": "an fpga implementation of a fully verified double precision ieee floating point adder", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ecole normale superieure", "ecole normale superieure", "ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "Estimating Area Costs of Custom Instructions for FPGA-based Reconfigurable Processors.", "DBLP authors": ["Siew Kei Lam", "Thambipillai Srikanthan"], "year": 2007, "MAG papers": [{"PaperId": 2095742291, "PaperTitle": "estimating area costs of custom instructions for fpga based reconfigurable processors", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "FPGA SAR Processor with Window Memory Accesses.", "DBLP authors": ["Yong Dou", "Jie Zhou", "Yuanwu Lei", "Xingming Zhou"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "The 1D Discrete Cosine Transform For Large Point Sizes Implemented On Reconfigurable Hardware.", "DBLP authors": ["Sherman Braganza", "Miriam Leeser"], "year": 2007, "MAG papers": [{"PaperId": 2160442300, "PaperTitle": "the 1d discrete cosine transform for large point sizes implemented on reconfigurable hardware", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "LNS Subtraction Using Novel Cotransformation and/or Interpolation.", "DBLP authors": ["Panagiotis D. Vouzis", "Sylvain Collange", "Mark G. Arnold"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit.", "DBLP authors": ["Charles Tsen", "Michael J. Schulte", "Sonia Gonzalez-Navarro"], "year": 2007, "MAG papers": [{"PaperId": 2150338456, "PaperTitle": "hardware design of a binary integer decimal based ieee p754 rounding unit", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of louisiana at lafayette", "university of paris sud", "university of louisiana at lafayette", "university of louisiana at lafayette"]}], "source": "ES"}, {"DBLP title": "A Hardware-Oriented Method for Evaluating Complex Polynomials.", "DBLP authors": ["Milos D. Ercegovac", "Jean-Michel Muller"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Power6 Decimal Divide.", "DBLP authors": ["Eric M. Schwarz", "Steven R. Carlough"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2m).", "DBLP authors": ["Pramod Kumar Meher"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis.", "DBLP authors": ["Alain Darte", "C. Quinson"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Design Flow of a Dedicated Computer Cluster Customized for a Distributed Genetic Algorithm Application.", "DBLP authors": ["A. Aguiar", "M. Kreutz", "R. Santos", "T. Santos"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "0/1 Knapsack on Hardware: A Complete Solution.", "DBLP authors": ["K. Nibbelink", "Sanjay V. Rajopadhye", "Richard McConnell"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations.", "DBLP authors": ["David B. Thomas", "Jacob A. Bower", "Wayne Luk"], "year": 2007, "MAG papers": [{"PaperId": 2137690490, "PaperTitle": "automatic generation and optimisation of reconfigurable financial monte carlo simulations", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 72, "Affiliations": ["iran university of science and technology", "university of applied science and technology", "iran university of science and technology", "university of applied science and technology"]}], "source": "ES"}, {"DBLP title": "SIMD Vectorization of Histogram Functions.", "DBLP authors": ["Asadollah Shahbahrami", "Ben H. H. Juurlink", "Stamatis Vassiliadis"], "year": 2007, "MAG papers": [{"PaperId": 2112760171, "PaperTitle": "simd vectorization of histogram functions", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "A Run-Time Reconfigurable Fabric for 3D Texture Filtering.", "DBLP authors": ["Wei-Ting Wang", "Yi-Chi Chen", "Chung-Ping Chung"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Reconfigurable Universal Adder.", "DBLP authors": ["Humberto Calderon", "Georgi Gaydadjiev", "Stamatis Vassiliadis"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A Triplet-based Computer Architecture Supporting Parallel Object Computing.", "DBLP authors": ["Feng Shi", "Weixing Ji", "Baojun Qiao", "Bin Liu", "Haroon-ul-Rashid"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "The Design of a Novel Object-oriented Processor : OOMIPS.", "DBLP authors": ["Weixing Ji", "Feng Shi", "Baojun Qiao", "Muhammad Kamran"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Run-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes.", "DBLP authors": ["Siavash Bayat Sarmadi", "M. Anwar Hasan"], "year": 2007, "MAG papers": [{"PaperId": 2135125006, "PaperTitle": "run time error detection in polynomial basis multiplication using linear codes", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Customizing Reconfigurable On-Chip Crossbar Scheduler.", "DBLP authors": ["Jae Young Hur", "Todor P. Stefanov", "Stephan Wong", "Stamatis Vassiliadis"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream.", "DBLP authors": ["Hau T. Ngo", "Satyanadh Gundimada", "Vijayan K. Asari"], "year": 2007, "MAG papers": [{"PaperId": 2122270452, "PaperTitle": "design and implementation of an efficient and power aware architecture for skin segmentation in color video stream", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Entropy Coding on a Programmable Processor Array for Multimedia SoC.", "DBLP authors": ["Roberto R. Osorio", "Javier D. Bruguera"], "year": 2007, "MAG papers": [{"PaperId": 2102544038, "PaperTitle": "entropy coding on a programmable processor array for multimedia soc", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["institut superieur d electronique de paris", null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors.", "DBLP authors": ["Xiongfei Liao", "Wu Jigang", "Thambipillai Srikanthan"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Design and implementation of a surface peak thermal detector algorithm.", "DBLP authors": ["C. Boustany", "Ahmed Lakhsasi", "Mohammed Bougataya"], "year": 2007, "MAG papers": [{"PaperId": 2146724337, "PaperTitle": "design and implementation of a surface peak thermal detector algorithm", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of louisiana at lafayette", "university of louisiana at lafayette", "university of louisiana at lafayette", "university of louisiana at lafayette"]}], "source": "ES"}, {"DBLP title": "A High-Throughput Programmable Decoder for LDPC Convolutional Codes.", "DBLP authors": ["Marcel Bimberg", "Marcos B. S. Tavares", "Emil Mat\u00fas", "Gerhard P. Fettweis"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A Novel Low-Power Motion Estimation Design for H.264.", "DBLP authors": ["Maria G. Koziri", "Antonios N. Dadaliaris", "Georgios I. Stamoulis", "Ioannis Katsavounidis"], "year": 2007, "MAG papers": [{"PaperId": 2137009129, "PaperTitle": "a novel low power motion estimation design for h 264", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of thessaly", "university of thessaly", null, "university of thessaly"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression.", "DBLP authors": ["Liang Lu", "John V. McCanny", "Sakir Sezer"], "year": 2007, "MAG papers": [{"PaperId": 2159676658, "PaperTitle": "reconfigurable motion estimation architecture for multi standard video compression", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["queen s university belfast", "queen s university belfast", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "An Efficient SIMD Architecture with Parallel Memory for 2D Cosine Transforms of Video Coding.", "DBLP authors": ["Jianying Peng", "Xing Qin", "Dexian Li", "Xiaolang Yan", "Xiexiong Chen"], "year": 2007, "MAG papers": [{"PaperId": 2131956741, "PaperTitle": "an efficient simd architecture with parallel memory for 2d cosine transforms of video coding", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of houston", "university of houston", null, null]}], "source": "ES"}, {"DBLP title": "Reduced Delay BCD Adder.", "DBLP authors": ["Alp Arslan Bayrak\u00e7i", "Ahmet Akkas"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Improving the Throughput of On-line Addition for Data Streams.", "DBLP authors": ["Julio Villalba", "Javier Hormigo", "Tom\u00e1s Lang"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Long Live Small Fan-in Majority Gates Their Reign Looks Like Coming!", "DBLP authors": ["Walid Ibrahim", "Valeriu Beiu"], "year": 2007, "MAG papers": [{"PaperId": 2614873952, "PaperTitle": "long live small fan in majority gates their reign looks like coming", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["united arab emirates university", "united arab emirates university"]}], "source": "ES"}, {"DBLP title": "Computing Digit Selection Regions for Digit Recurrences.", "DBLP authors": ["Doran K. Wilde"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Hardware Acceleration for 3-D Radiation Dose Calculation.", "DBLP authors": ["Bo Zhou", "Xiaobo Sharon Hu", "Danny Z. Chen", "Cedric X. Yu"], "year": 2007, "MAG papers": [{"PaperId": 1990469424, "PaperTitle": "hardware acceleration for 3 d radiation dose calculation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of notre dame", "university of maryland baltimore", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Evaluation of a Tightly Coupled ASIP / Co-Processor Architecture Used in GNSS Receivers.", "DBLP authors": ["G\u00f6tz Kappen", "S. el Bahri", "O. Priebe", "Tobias G. Noll"], "year": 2007, "MAG papers": [{"PaperId": 2154928714, "PaperTitle": "evaluation of a tightly coupled asip co processor architecture used in gnss receivers", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing.", "DBLP authors": ["Stephan Bourduas", "Zeljko Zilic"], "year": 2007, "MAG papers": [{"PaperId": 2165807634, "PaperTitle": "latency reduction of global traffic in wormhole routed meshes using hierarchical rings for global routing", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective.", "DBLP authors": ["Ben Cope", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2007, "MAG papers": [{"PaperId": 2144112171, "PaperTitle": "bridging the gap between fpgas and multi processor architectures a video processing perspective", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Two-level tiling for MPSoC architecture.", "DBLP authors": ["Youcef Bouchebaba", "Essaid Bensoudane", "Bruno Lavigueur", "Pierre G. Paulin", "Gabriela Nicolescu"], "year": 2007, "MAG papers": [{"PaperId": 2029524744, "PaperTitle": "two level tiling for mpsoc architecture", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems.", "DBLP authors": ["Suman Mamidi", "Michael J. Schulte", "Daniel Iancu", "C. John Glossner"], "year": 2007, "MAG papers": [{"PaperId": 2128297784, "PaperTitle": "architecture support for reconfigurable multithreaded processors in programmable communication systems", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", null, null]}], "source": "ES"}, {"DBLP title": "Identification of Application Specific Instructions Based on Sub-Graph Isomorphism Constraints.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski"], "year": 2007, "MAG papers": [{"PaperId": 2141486354, "PaperTitle": "identification of application specific instructions based on sub graph isomorphism constraints", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of rennes", "lund university"]}], "source": "ES"}, {"DBLP title": "A Retargetable Framework for Automated Discovery of Custom Instructions.", "DBLP authors": ["Paolo Bonzini", "Laura Pozzi"], "year": 2007, "MAG papers": [{"PaperId": 2128293069, "PaperTitle": "a retargetable framework for automated discovery of custom instructions", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of lugano", "university of lugano"]}], "source": "ES"}, {"DBLP title": "A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions.", "DBLP authors": ["Mahzad Azarmehr", "Roberto Muscedere"], "year": 2007, "MAG papers": [{"PaperId": 2127458442, "PaperTitle": "a simple central processing unit with multi dimensional logarithmic number system extensions", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture Using Two-step Register Allocation.", "DBLP authors": ["Jie Guo", "Jun Liu", "Bj\u00f6rn Mennenga", "Gerhard P. Fettweis"], "year": 2007, "MAG papers": [{"PaperId": 2140085279, "PaperTitle": "a phase coupled compiler backend for a new vliw processor architecture using two step register allocation", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "An Application Specific Memory Characterization Technique for Co-processor Accelerators.", "DBLP authors": ["Sadaf R. Alam", "Jeffrey S. Vetter", "Melissa C. Smith"], "year": 2007, "MAG papers": [{"PaperId": 1983253574, "PaperTitle": "an application specific memory characterization technique for co processor accelerators", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["clemson university", "oak ridge national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "GISP: A Transparent Superpage Support Framework for Linux.", "DBLP authors": ["Ning Qu", "Yansong Zheng", "Wei Cao", "Xu Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2146504091, "PaperTitle": "gisp a transparent superpage support framework for linux", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications.", "DBLP authors": ["David Montgomery", "Ali Akoglu"], "year": 2007, "MAG papers": [{"PaperId": 2118513522, "PaperTitle": "methodology and toolset for asip design and development targeting cryptography based applications", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of arizona", "university of arizona"]}], "source": "ES"}, {"DBLP title": "A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture.", "DBLP authors": ["Zhixiong Zhou", "Hu He", "Yanjun Zhang", "Yihe Sun", "Adriel Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2134283378, "PaperTitle": "a 2 dimension force directed scheduling algorithm for register file connectivity clustered vliw architecture", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of adelaide", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Graphic processors to speed-up simulations for the design of high performance solar receptors.", "DBLP authors": ["Sylvain Collange", "Marc Daumas", "David Defour"], "year": 2007, "MAG papers": [{"PaperId": 1976664954, "PaperTitle": "graphic processors to speed up simulations for the design of high performance solar receptors", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation.", "DBLP authors": ["Imyong Lee", "Dongwook Lee", "Kiyoung Choi"], "year": 2007, "MAG papers": [{"PaperId": 2101716046, "PaperTitle": "memory operation inclusive instruction set extensions and data path generation", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Robust Adders Based on Quantum-Dot Cellular Automata.", "DBLP authors": ["Ismo H\u00e4nninen", "Jarmo Takala"], "year": 2007, "MAG papers": [{"PaperId": 2103235089, "PaperTitle": "robust adders based on quantum dot cellular automata", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["tampere university of technology", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies.", "DBLP authors": ["Filipa Duarte", "Stephan Wong"], "year": 2007, "MAG papers": [{"PaperId": 2153293236, "PaperTitle": "a memcpy hardware accelerator solution for non cache line aligned copies", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "A Rapid Prototyping Platform for Wireless Medium Access Control Protocols.", "DBLP authors": ["D. A. Armstrong", "M. W. Pearson"], "year": 2007, "MAG papers": [{"PaperId": 2147545552, "PaperTitle": "a rapid prototyping platform for wireless medium access control protocols", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of waikato", "university of waikato"]}], "source": "ES"}, {"DBLP title": "An Efficient Hardware Support for Control Data Validation.", "DBLP authors": ["Yong-Joon Park", "Zhao Zhang", "Gyungho Lee"], "year": 2007, "MAG papers": [{"PaperId": 2122841868, "PaperTitle": "an efficient hardware support for control data validation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at chicago", "iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "ISA Support for Fingerprinting and Erasure Codes.", "DBLP authors": ["William Josephson", "Ruby B. Lee", "Kai Li"], "year": 2007, "MAG papers": [{"PaperId": 2023317043, "PaperTitle": "isa support for fingerprinting and erasure codes", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}]