Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 21 11:55:03 2023
| Host         : Simulacion10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (22)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_QUITA_R/currentState_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_UART/U_CLOCK/UART_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.934    -1500.248                   1757                 5879        0.107        0.000                      0                 5879        3.750        0.000                       0                   904  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.934    -1500.248                   1757                 5879        0.107        0.000                      0                 5879        3.750        0.000                       0                   904  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1757  Failing Endpoints,  Worst Slack       -7.934ns,  Total Violation    -1500.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.934ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 7.609ns (59.792%)  route 5.117ns (40.208%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.390    17.817    arquitecture/U_PC/E[0]
    SLICE_X58Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.519     9.860    arquitecture/U_PC/CLK
    SLICE_X58Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X58Y0          FDCE (Setup_fdce_C_CE)      -0.202     9.883    arquitecture/U_PC/pcSignal_reg[2]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 -7.934    

Slack (VIOLATED) :        -7.934ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 7.609ns (59.792%)  route 5.117ns (40.208%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.390    17.817    arquitecture/U_PC/E[0]
    SLICE_X58Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.519     9.860    arquitecture/U_PC/CLK
    SLICE_X58Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X58Y0          FDCE (Setup_fdce_C_CE)      -0.202     9.883    arquitecture/U_PC/pcSignal_reg[3]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 -7.934    

Slack (VIOLATED) :        -7.934ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 7.609ns (59.792%)  route 5.117ns (40.208%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.390    17.817    arquitecture/U_PC/E[0]
    SLICE_X58Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.519     9.860    arquitecture/U_PC/CLK
    SLICE_X58Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X58Y0          FDCE (Setup_fdce_C_CE)      -0.202     9.883    arquitecture/U_PC/pcSignal_reg[6]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 -7.934    

Slack (VIOLATED) :        -7.934ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 7.609ns (59.792%)  route 5.117ns (40.208%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.390    17.817    arquitecture/U_PC/E[0]
    SLICE_X59Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.519     9.860    arquitecture/U_PC/CLK
    SLICE_X59Y0          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X59Y0          FDCE (Setup_fdce_C_CE)      -0.202     9.883    arquitecture/U_PC/pcSignal_reg[7]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 -7.934    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[20]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 7.609ns (59.844%)  route 5.106ns (40.156%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.379    17.806    arquitecture/U_PC/E[0]
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.518     9.859    arquitecture/U_PC/CLK
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.202     9.882    arquitecture/U_PC/pcSignal_reg[20]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 7.609ns (59.844%)  route 5.106ns (40.156%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.379    17.806    arquitecture/U_PC/E[0]
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.518     9.859    arquitecture/U_PC/CLK
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.202     9.882    arquitecture/U_PC/pcSignal_reg[22]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[25]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 7.609ns (59.844%)  route 5.106ns (40.156%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.379    17.806    arquitecture/U_PC/E[0]
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.518     9.859    arquitecture/U_PC/CLK
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.202     9.882    arquitecture/U_PC/pcSignal_reg[25]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[29]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 7.609ns (59.844%)  route 5.106ns (40.156%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.379    17.806    arquitecture/U_PC/E[0]
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.518     9.859    arquitecture/U_PC/CLK
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.202     9.882    arquitecture/U_PC/pcSignal_reg[29]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[31]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 7.609ns (59.844%)  route 5.106ns (40.156%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.379    17.806    arquitecture/U_PC/E[0]
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.518     9.859    arquitecture/U_PC/CLK
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.202     9.882    arquitecture/U_PC/pcSignal_reg[31]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 7.609ns (59.844%)  route 5.106ns (40.156%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.570     5.091    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=6, routed)           0.842     6.389    arquitecture/control_unit/Q[2]_repN
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  arquitecture/control_unit/multOp_i_38/O
                         net (fo=16, routed)          0.702     7.215    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_1
    SLICE_X51Y1          LUT4 (Prop_lut4_I3_O)        0.124     7.339 r  arquitecture/control_unit/multOp_i_31/O
                         net (fo=74, routed)          0.620     7.959    arquitecture/U_ALU/tmpAluSrcB[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    11.810 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.330 r  arquitecture/U_ALU/multOp__1/P[4]
                         net (fo=2, routed)           0.788    14.118    arquitecture/U_ALU/multOp__1_n_101
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    14.242 r  arquitecture/U_ALU/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.242    arquitecture/U_ALU/multOp_carry__0_i_3_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.775 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.775    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  arquitecture/U_ALU/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.892    arquitecture/U_ALU/multOp_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.111 f  arquitecture/U_ALU/multOp_carry__2/O[0]
                         net (fo=1, routed)           0.415    15.525    arquitecture/control_unit/reg_output_reg[31]_1[0]
    SLICE_X57Y3          LUT5 (Prop_lut5_I3_O)        0.295    15.820 f  arquitecture/control_unit/reg_output[28]_i_1__0/O
                         net (fo=3, routed)           1.056    16.877    arquitecture/control_unit/D[28]
    SLICE_X58Y4          LUT6 (Prop_lut6_I2_O)        0.124    17.001 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.303    17.303    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.124    17.427 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.379    17.806    arquitecture/U_PC/E[0]
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.518     9.859    arquitecture/U_PC/CLK
    SLICE_X59Y4          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.202     9.882    arquitecture/U_PC/pcSignal_reg[9]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                         -17.806    
  -------------------------------------------------------------------
                         slack                                 -7.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.815%)  route 0.125ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.566     6.449    arquitecture/U_REGISTER_B/CLK
    SLICE_X53Y3          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.146     6.595 r  arquitecture/U_REGISTER_B/reg_output_reg[9]/Q
                         net (fo=18, routed)          0.125     6.720    U_MEMORY/memoria_reg_768_1023_9_9/D
    SLICE_X50Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.837     6.964    U_MEMORY/memoria_reg_768_1023_9_9/WCLK
    SLICE_X50Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.465    
    SLICE_X50Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.613    U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.720    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.805%)  route 0.379ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.565     6.448    arquitecture/U_REGISTER_B/CLK
    SLICE_X47Y2          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.146     6.594 r  arquitecture/U_REGISTER_B/reg_output_reg[1]/Q
                         net (fo=18, routed)          0.379     6.973    U_MEMORY/memoria_reg_256_511_1_1/D
    SLICE_X34Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.831     6.958    U_MEMORY/memoria_reg_256_511_1_1/WCLK
    SLICE_X34Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.249     6.709    
    SLICE_X34Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.857    U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.857    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.511%)  route 0.137ns (48.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X41Y1          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.146     6.593 r  arquitecture/U_REGISTER_B/reg_output_reg[10]/Q
                         net (fo=18, routed)          0.137     6.731    U_MEMORY/memoria_reg_0_255_10_10/D
    SLICE_X42Y0          RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.834     6.961    U_MEMORY/memoria_reg_0_255_10_10/WCLK
    SLICE_X42Y0          RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X42Y0          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.611    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_B/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.815%)  route 0.125ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.566     6.449    arquitecture/U_REGISTER_B/CLK
    SLICE_X53Y3          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.146     6.595 r  arquitecture/U_REGISTER_B/reg_output_reg[9]/Q
                         net (fo=18, routed)          0.125     6.720    U_MEMORY/memoria_reg_768_1023_9_9/D
    SLICE_X50Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.837     6.964    U_MEMORY/memoria_reg_768_1023_9_9/WCLK
    SLICE_X50Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.465    
    SLICE_X50Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.109     6.574    U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.720    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_768_1023_3_3/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.576%)  route 0.167ns (53.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 6.965 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.567     6.450    arquitecture/U_REGISTER_B/CLK
    SLICE_X53Y2          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.146     6.596 r  arquitecture/U_REGISTER_B/reg_output_reg[3]/Q
                         net (fo=19, routed)          0.167     6.764    U_MEMORY/memoria_reg_768_1023_3_3/D
    SLICE_X52Y1          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.838     6.965    U_MEMORY/memoria_reg_768_1023_3_3/WCLK
    SLICE_X52Y1          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_3_3/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.466    
    SLICE_X52Y1          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.614    U_MEMORY/memoria_reg_768_1023_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_C/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.815%)  route 0.125ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.566     6.449    arquitecture/U_REGISTER_B/CLK
    SLICE_X53Y3          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.146     6.595 r  arquitecture/U_REGISTER_B/reg_output_reg[9]/Q
                         net (fo=18, routed)          0.125     6.720    U_MEMORY/memoria_reg_768_1023_9_9/D
    SLICE_X50Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.837     6.964    U_MEMORY/memoria_reg_768_1023_9_9/WCLK
    SLICE_X50Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.465    
    SLICE_X50Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     6.570    U_MEMORY/memoria_reg_768_1023_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -6.570    
                         arrival time                           6.720    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_B/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.805%)  route 0.379ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.565     6.448    arquitecture/U_REGISTER_B/CLK
    SLICE_X47Y2          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.146     6.594 r  arquitecture/U_REGISTER_B/reg_output_reg[1]/Q
                         net (fo=18, routed)          0.379     6.973    U_MEMORY/memoria_reg_256_511_1_1/D
    SLICE_X34Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.831     6.958    U_MEMORY/memoria_reg_256_511_1_1/WCLK
    SLICE_X34Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.249     6.709    
    SLICE_X34Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.109     6.818    U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -6.818    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_B/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.511%)  route 0.137ns (48.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X41Y1          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.146     6.593 r  arquitecture/U_REGISTER_B/reg_output_reg[10]/Q
                         net (fo=18, routed)          0.137     6.731    U_MEMORY/memoria_reg_0_255_10_10/D
    SLICE_X42Y0          RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.834     6.961    U_MEMORY/memoria_reg_0_255_10_10/WCLK
    SLICE_X42Y0          RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X42Y0          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.109     6.572    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_C/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.805%)  route 0.379ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.565     6.448    arquitecture/U_REGISTER_B/CLK
    SLICE_X47Y2          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.146     6.594 r  arquitecture/U_REGISTER_B/reg_output_reg[1]/Q
                         net (fo=18, routed)          0.379     6.973    U_MEMORY/memoria_reg_256_511_1_1/D
    SLICE_X34Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.831     6.958    U_MEMORY/memoria_reg_256_511_1_1/WCLK
    SLICE_X34Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.249     6.709    
    SLICE_X34Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     6.814    U_MEMORY/memoria_reg_256_511_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -6.814    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_C/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.511%)  route 0.137ns (48.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X41Y1          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.146     6.593 r  arquitecture/U_REGISTER_B/reg_output_reg[10]/Q
                         net (fo=18, routed)          0.137     6.731    U_MEMORY/memoria_reg_0_255_10_10/D
    SLICE_X42Y0          RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.834     6.961    U_MEMORY/memoria_reg_0_255_10_10/WCLK
    SLICE_X42Y0          RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X42Y0          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     6.568    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y2    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica_2/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X63Y2    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica_3/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica_4/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y2    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica_2/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X63Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica_3/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y0    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y0    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y0    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y0    U_MEMORY/memoria_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y2    U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y2    U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y2    U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y2    U_MEMORY/memoria_reg_0_255_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_MEMORY/memoria_reg_0_255_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_MEMORY/memoria_reg_0_255_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_MEMORY/memoria_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_MEMORY/memoria_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_MEMORY/memoria_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_MEMORY/memoria_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   U_MEMORY/memoria_reg_0_255_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   U_MEMORY/memoria_reg_0_255_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   U_MEMORY/memoria_reg_0_255_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   U_MEMORY/memoria_reg_0_255_24_24/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y14   U_MEMORY/memoria_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y14   U_MEMORY/memoria_reg_0_255_27_27/RAMS64E_B/CLK



