EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# K20P32M50SF0
#
DEF K20P32M50SF0 U 0 40 Y Y 1 F N
F0 "U" -1550 -1850 50 H V C CNN
F1 "K20P32M50SF0" -1550 -1950 50 H V C CNN
F2 "32 QFN" -1550 -2050 50 H I C CNN
F3 "K20P32M50SF0-782540.pdf" 50 1350 50 H I C CNN
DRAW
S -1600 -1750 1800 1450 1 0 0 N
X VDD 1 -1000 1750 300 D 50 50 1 1 W
X VSS 2 -1100 -2050 300 U 50 50 1 1 W
X USB0_DP 3 -1900 1250 300 R 50 50 1 1 B
X USB0_DM 4 -1900 1150 300 R 50 50 1 1 B
X VOUT33 5 2100 -1500 300 L 50 50 1 1 O
X VREGIN 6 -1900 1050 300 R 50 50 1 1 B
X VDDA 7 -1100 1750 300 D 50 50 1 1 W
X VSSA 8 -1000 -2050 300 U 50 50 1 1 W
X XTAL32 9 -1900 950 300 R 50 50 1 1 B
X EXTAL32 10 -1900 850 300 R 50 50 1 1 B
X ADC0_SE8/TSI0_CH0/PTB0/LLWU_P5/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA 20 -1900 -150 300 R 50 50 1 1 B
X ADC0_SE6b/PTD5/SPI0_PCS2/UART0_CTS_b/UART0_COL_b/FTM0_CH5/EWM_OUT_b 30 2100 -1000 300 L 50 50 1 1 O
X VBAT 11 -1900 750 300 R 50 50 1 1 B
X ADC0_SE9/TSI0_CH6/PTB1/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB 21 -1900 -250 300 R 50 50 1 1 B
X ADC0_SE7b/PTD6/LLWU_P15/SPI0_PCS3/UART0_RX/FTM0_CH6/FTM0_FLT0 31 -1900 -750 300 R 50 50 1 1 B
X TSI0_CH1/PTA0/UART0_CTS_b/UART0_COL_b/FTM0_CH5/JTAG_TCLK/SWD_CLK/EZP_CLK 12 -1900 650 300 R 50 50 1 1 B
X ADC0_SE15/TSI0_CH14/PTC1/LLWU_P6/SPI0_PCS3/UART1_RTS_b/FTM0_CH0/I2S0_TXD0 22 -1900 -350 300 R 50 50 1 1 B
X PTD7/CMT_IRO/UART0_TX/FTM0_CH7/FTM0_FLT1 32 -1900 -850 300 R 50 50 1 1 B
X TSI0_CH2/PTA1/UART0_RX/FTM0_CH6/JTAG_TDI/EZP_DI 13 -1900 550 300 R 50 50 1 1 B
X ADC0_SE4b/CMP1_IN0/TSI0_CH15/PTC2/SPI0_PCS2/UART1_CTS_b/FTM0_CH1/I2S0_TX_FS 23 -1900 -450 300 R 50 50 1 1 B
X EPAD 33 -500 -2050 300 U 50 50 1 1 W
X TSI0_CH3/PTA2/UART0_TX/FTM0_CH7/JTAG_TDO/TRACE_SWO/EZP_DO 14 -1900 450 300 R 50 50 1 1 B
X CMP1_IN1/PTC3/LLWU_P7/SPI0_PCS1/UART1_RX/FTM0_CH2/I2S0_TX_BCLK 24 -1900 -550 300 R 50 50 1 1 B
X TSI0_CH4/PTA3/UART0_RTS_b/FTM0_CH0/JTAG_TMS/SWD_DIO 15 -1900 350 300 R 50 50 1 1 B
X PTC4/LLWU_P8/SPI0_PCS0/UART1_TX/FTM0_CH3/CMP1_OUT 25 2100 -1400 300 L 50 50 1 1 O
X TSI0_CH5/PTA4/LLWU_P3/FTM0_CH1/NMI_b/EZP_CS_b 16 -1900 250 300 R 50 50 1 1 B
X PTC5/LLWU_P9/SPI0_SCK/LPTMR0_ALT2/I2S0_RXD0/CMP0_OUT 26 2100 -1300 300 L 50 50 1 1 O
X EXTAL0/PTA18/FTM0_FLT2/FTM_CLKIN0 17 -1900 150 300 R 50 50 1 1 B C
X CMP0_IN0/PTC6/LLWU_P10/SPI0_SOUT/PDB0_EXTRG/I2S0_RX_BCLK/I2S0_MCLK 27 2100 -1200 300 L 50 50 1 1 O
X XTAL0/PTA19/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1 18 -1900 50 300 R 50 50 1 1 B C
X CMP0_IN1/PTC7/SPI0_SIN/USB_SOF_OUT/I2S0_RX_FS 28 2100 -1100 300 L 50 50 1 1 O
X RESET_b 19 -1900 -50 300 R 50 50 1 1 B I
X PTD4/LLWU_P14/SPI0_PCS1/UART0_RTS_b/FTM0_CH4/EWM_IN 29 -1900 -650 300 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
