// Seed: 2298276424
program module_0;
  logic id_1;
  assign id_1 = !-1'b0;
  assign id_1 = -1;
  assign module_1.id_3 = 0;
endprogram
module module_1 #(
    parameter id_3 = 32'd1
) (
    id_1[1'b0 :-1],
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7[-1'b0 : id_3],
    id_8[1 : 1]
);
  input logic [7:0] id_8;
  inout logic [7:0] id_7;
  module_0 modCall_1 ();
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
endmodule
