<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_axbs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_axbs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_AXBS_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_AXBS_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 AXBS</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Crossbar switch</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_AXBS_PRSn - Priority Registers Slave</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_AXBS_CRSn - Control Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_AXBS_MGPCR0 - Master General Purpose Control Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_AXBS_MGPCR1 - Master General Purpose Control Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_AXBS_MGPCR2 - Master General Purpose Control Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_AXBS_MGPCR3 - Master General Purpose Control Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_AXBS_MGPCR4 - Master General Purpose Control Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_AXBS_MGPCR5 - Master General Purpose Control Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - hw_axbs_t - Struct containing all module registers.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_AXBS_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * HW_AXBS_PRSn - Priority Registers Slave</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="union__hw__axbs__prsn.html">  130</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__prsn.html">_hw_axbs_prsn</a></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint32_t U;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html">  133</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html">_hw_axbs_prsn_bitfields</a></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa8f516932d6c3fec7a6e52ae8447636c">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa8f516932d6c3fec7a6e52ae8447636c">M0</a> : 3;               </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 1;        </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a87788944bc9b745de1a3d9e7f98c8a8e">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a87788944bc9b745de1a3d9e7f98c8a8e">M1</a> : 3;               </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad7bb34b5c33a3b6bef6776dbe62e726a">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad7bb34b5c33a3b6bef6776dbe62e726a">RESERVED1</a> : 1;        </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a21c44745dc735b5b079d6bb168398080">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a21c44745dc735b5b079d6bb168398080">M2</a> : 3;               </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5135701a37f0805495fbef69318b19ed">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5135701a37f0805495fbef69318b19ed">RESERVED2</a> : 1;        </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa0d220267ce250da7020adcbb4f59e5b">  144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa0d220267ce250da7020adcbb4f59e5b">M3</a> : 3;               </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a9a78e8df63caeb36a83df62c7d6e3117">  146</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a9a78e8df63caeb36a83df62c7d6e3117">RESERVED3</a> : 1;        </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa218f4c812f2a15692881d6a0ee4a0b9">  147</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa218f4c812f2a15692881d6a0ee4a0b9">M4</a> : 3;               </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad07b48039ab417fb2090609917d01848">  149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad07b48039ab417fb2090609917d01848">RESERVED4</a> : 1;        </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5630b813abe17fe0afdfa17d0b367d3b">  150</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5630b813abe17fe0afdfa17d0b367d3b">M5</a> : 3;               </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a2ce4cb168267d14659355648a2528219">  152</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a2ce4cb168267d14659355648a2528219">RESERVED5</a> : 9;        </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    } B;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="union__hw__axbs__prsn.html">hw_axbs_prsn_t</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_COUNT (5U)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_ADDR(x, n)  ((x) + 0x0U + (0x100U * (n)))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn(x, n)       (*(__IO hw_axbs_prsn_t *) HW_AXBS_PRSn_ADDR(x, n))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_RD(x, n)    (HW_AXBS_PRSn(x, n).U)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_WR(x, n, v) (HW_AXBS_PRSn(x, n).U = (v))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_SET(x, n, v) (HW_AXBS_PRSn_WR(x, n, HW_AXBS_PRSn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_CLR(x, n, v) (HW_AXBS_PRSn_WR(x, n, HW_AXBS_PRSn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define HW_AXBS_PRSn_TOG(x, n, v) (HW_AXBS_PRSn_WR(x, n, HW_AXBS_PRSn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_PRSn bitfields</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define BP_AXBS_PRSn_M0      (0U)          </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BM_AXBS_PRSn_M0      (0x00000007U) </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define BS_AXBS_PRSn_M0      (3U)          </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BR_AXBS_PRSn_M0(x, n) (HW_AXBS_PRSn(x, n).B.M0)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define BF_AXBS_PRSn_M0(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_PRSn_M0) &amp; BM_AXBS_PRSn_M0)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define BW_AXBS_PRSn_M0(x, n, v) (HW_AXBS_PRSn_WR(x, n, (HW_AXBS_PRSn_RD(x, n) &amp; ~BM_AXBS_PRSn_M0) | BF_AXBS_PRSn_M0(v)))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BP_AXBS_PRSn_M1      (4U)          </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BM_AXBS_PRSn_M1      (0x00000070U) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define BS_AXBS_PRSn_M1      (3U)          </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define BR_AXBS_PRSn_M1(x, n) (HW_AXBS_PRSn(x, n).B.M1)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define BF_AXBS_PRSn_M1(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_PRSn_M1) &amp; BM_AXBS_PRSn_M1)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BW_AXBS_PRSn_M1(x, n, v) (HW_AXBS_PRSn_WR(x, n, (HW_AXBS_PRSn_RD(x, n) &amp; ~BM_AXBS_PRSn_M1) | BF_AXBS_PRSn_M1(v)))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define BP_AXBS_PRSn_M2      (8U)          </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define BM_AXBS_PRSn_M2      (0x00000700U) </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define BS_AXBS_PRSn_M2      (3U)          </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BR_AXBS_PRSn_M2(x, n) (HW_AXBS_PRSn(x, n).B.M2)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BF_AXBS_PRSn_M2(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_PRSn_M2) &amp; BM_AXBS_PRSn_M2)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define BW_AXBS_PRSn_M2(x, n, v) (HW_AXBS_PRSn_WR(x, n, (HW_AXBS_PRSn_RD(x, n) &amp; ~BM_AXBS_PRSn_M2) | BF_AXBS_PRSn_M2(v)))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BP_AXBS_PRSn_M3      (12U)         </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BM_AXBS_PRSn_M3      (0x00007000U) </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BS_AXBS_PRSn_M3      (3U)          </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BR_AXBS_PRSn_M3(x, n) (HW_AXBS_PRSn(x, n).B.M3)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BF_AXBS_PRSn_M3(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_PRSn_M3) &amp; BM_AXBS_PRSn_M3)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BW_AXBS_PRSn_M3(x, n, v) (HW_AXBS_PRSn_WR(x, n, (HW_AXBS_PRSn_RD(x, n) &amp; ~BM_AXBS_PRSn_M3) | BF_AXBS_PRSn_M3(v)))</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define BP_AXBS_PRSn_M4      (16U)         </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BM_AXBS_PRSn_M4      (0x00070000U) </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BS_AXBS_PRSn_M4      (3U)          </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define BR_AXBS_PRSn_M4(x, n) (HW_AXBS_PRSn(x, n).B.M4)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BF_AXBS_PRSn_M4(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_PRSn_M4) &amp; BM_AXBS_PRSn_M4)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define BW_AXBS_PRSn_M4(x, n, v) (HW_AXBS_PRSn_WR(x, n, (HW_AXBS_PRSn_RD(x, n) &amp; ~BM_AXBS_PRSn_M4) | BF_AXBS_PRSn_M4(v)))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define BP_AXBS_PRSn_M5      (20U)         </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BM_AXBS_PRSn_M5      (0x00700000U) </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BS_AXBS_PRSn_M5      (3U)          </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BR_AXBS_PRSn_M5(x, n) (HW_AXBS_PRSn(x, n).B.M5)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BF_AXBS_PRSn_M5(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_PRSn_M5) &amp; BM_AXBS_PRSn_M5)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BW_AXBS_PRSn_M5(x, n, v) (HW_AXBS_PRSn_WR(x, n, (HW_AXBS_PRSn_RD(x, n) &amp; ~BM_AXBS_PRSn_M5) | BF_AXBS_PRSn_M5(v)))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * HW_AXBS_CRSn - Control Register</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="union__hw__axbs__crsn.html">  368</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__crsn.html">_hw_axbs_crsn</a></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    uint32_t U;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html">  371</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html">_hw_axbs_crsn_bitfields</a></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    {</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#a5e216805872d190cfa6a6a2aa27812c2">  373</a></span>&#160;        uint32_t PARK : 3;             </div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#a67e86646ae978a901ecabc32fbd85c2e">  374</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 1;        </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#aff79c585a318ca2a065bcbd2f6c8998e">  375</a></span>&#160;        uint32_t PCTL : 2;             </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#af13ae623487329b644d9c4131805d6f7">  376</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad7bb34b5c33a3b6bef6776dbe62e726a">RESERVED1</a> : 2;        </div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#a196120afe1e29d50cc2eba842609e195">  377</a></span>&#160;        uint32_t ARB : 2;              </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#ab54cfd57fc77477f37f27ca82cb3a0d3">  378</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5135701a37f0805495fbef69318b19ed">RESERVED2</a> : 20;       </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#a3ea42fdec26502855fc04f7f4a281174">  379</a></span>&#160;        uint32_t HLP : 1;              </div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html#acce040240dfba45774eef414c23adb99">  380</a></span>&#160;        uint32_t RO : 1;               </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    } B;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;} <a class="code" href="union__hw__axbs__crsn.html">hw_axbs_crsn_t</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_COUNT (5U)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_ADDR(x, n)  ((x) + 0x10U + (0x100U * (n)))</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn(x, n)       (*(__IO hw_axbs_crsn_t *) HW_AXBS_CRSn_ADDR(x, n))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_RD(x, n)    (HW_AXBS_CRSn(x, n).U)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_WR(x, n, v) (HW_AXBS_CRSn(x, n).U = (v))</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_SET(x, n, v) (HW_AXBS_CRSn_WR(x, n, HW_AXBS_CRSn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_CLR(x, n, v) (HW_AXBS_CRSn_WR(x, n, HW_AXBS_CRSn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define HW_AXBS_CRSn_TOG(x, n, v) (HW_AXBS_CRSn_WR(x, n, HW_AXBS_CRSn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_CRSn bitfields</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BP_AXBS_CRSn_PARK    (0U)          </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BM_AXBS_CRSn_PARK    (0x00000007U) </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BS_AXBS_CRSn_PARK    (3U)          </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BR_AXBS_CRSn_PARK(x, n) (HW_AXBS_CRSn(x, n).B.PARK)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BF_AXBS_CRSn_PARK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_CRSn_PARK) &amp; BM_AXBS_CRSn_PARK)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BW_AXBS_CRSn_PARK(x, n, v) (HW_AXBS_CRSn_WR(x, n, (HW_AXBS_CRSn_RD(x, n) &amp; ~BM_AXBS_CRSn_PARK) | BF_AXBS_CRSn_PARK(v)))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define BP_AXBS_CRSn_PCTL    (4U)          </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define BM_AXBS_CRSn_PCTL    (0x00000030U) </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define BS_AXBS_CRSn_PCTL    (2U)          </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define BR_AXBS_CRSn_PCTL(x, n) (HW_AXBS_CRSn(x, n).B.PCTL)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BF_AXBS_CRSn_PCTL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_CRSn_PCTL) &amp; BM_AXBS_CRSn_PCTL)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BW_AXBS_CRSn_PCTL(x, n, v) (HW_AXBS_CRSn_WR(x, n, (HW_AXBS_CRSn_RD(x, n) &amp; ~BM_AXBS_CRSn_PCTL) | BF_AXBS_CRSn_PCTL(v)))</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define BP_AXBS_CRSn_ARB     (8U)          </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BM_AXBS_CRSn_ARB     (0x00000300U) </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BS_AXBS_CRSn_ARB     (2U)          </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define BR_AXBS_CRSn_ARB(x, n) (HW_AXBS_CRSn(x, n).B.ARB)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BF_AXBS_CRSn_ARB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_CRSn_ARB) &amp; BM_AXBS_CRSn_ARB)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BW_AXBS_CRSn_ARB(x, n, v) (HW_AXBS_CRSn_WR(x, n, (HW_AXBS_CRSn_RD(x, n) &amp; ~BM_AXBS_CRSn_ARB) | BF_AXBS_CRSn_ARB(v)))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BP_AXBS_CRSn_HLP     (30U)         </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BM_AXBS_CRSn_HLP     (0x40000000U) </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BS_AXBS_CRSn_HLP     (1U)          </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BR_AXBS_CRSn_HLP(x, n) (BITBAND_ACCESS32(HW_AXBS_CRSn_ADDR(x, n), BP_AXBS_CRSn_HLP))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BF_AXBS_CRSn_HLP(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_CRSn_HLP) &amp; BM_AXBS_CRSn_HLP)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BW_AXBS_CRSn_HLP(x, n, v) (BITBAND_ACCESS32(HW_AXBS_CRSn_ADDR(x, n), BP_AXBS_CRSn_HLP) = (v))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define BP_AXBS_CRSn_RO      (31U)         </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BM_AXBS_CRSn_RO      (0x80000000U) </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define BS_AXBS_CRSn_RO      (1U)          </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define BR_AXBS_CRSn_RO(x, n) (BITBAND_ACCESS32(HW_AXBS_CRSn_ADDR(x, n), BP_AXBS_CRSn_RO))</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define BF_AXBS_CRSn_RO(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_CRSn_RO) &amp; BM_AXBS_CRSn_RO)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BW_AXBS_CRSn_RO(x, n, v) (BITBAND_ACCESS32(HW_AXBS_CRSn_ADDR(x, n), BP_AXBS_CRSn_RO) = (v))</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * HW_AXBS_MGPCR0 - Master General Purpose Control Register</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="union__hw__axbs__mgpcr0.html">  563</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__mgpcr0.html">_hw_axbs_mgpcr0</a></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;{</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    uint32_t U;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields.html">  566</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields.html">_hw_axbs_mgpcr0_bitfields</a></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    {</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields.html#ad1ace8897f040eea79bbf2c92fb4780d">  568</a></span>&#160;        uint32_t AULB : 3;             </div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields.html#a9567e132815561ca4582c13a47723595">  569</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 29;       </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    } B;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;} <a class="code" href="union__hw__axbs__mgpcr0.html">hw_axbs_mgpcr0_t</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0_ADDR(x)   ((x) + 0x800U)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0(x)        (*(__IO hw_axbs_mgpcr0_t *) HW_AXBS_MGPCR0_ADDR(x))</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0_RD(x)     (HW_AXBS_MGPCR0(x).U)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0_WR(x, v)  (HW_AXBS_MGPCR0(x).U = (v))</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0_SET(x, v) (HW_AXBS_MGPCR0_WR(x, HW_AXBS_MGPCR0_RD(x) |  (v)))</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0_CLR(x, v) (HW_AXBS_MGPCR0_WR(x, HW_AXBS_MGPCR0_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR0_TOG(x, v) (HW_AXBS_MGPCR0_WR(x, HW_AXBS_MGPCR0_RD(x) ^  (v)))</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR0 bitfields</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define BP_AXBS_MGPCR0_AULB  (0U)          </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define BM_AXBS_MGPCR0_AULB  (0x00000007U) </span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define BS_AXBS_MGPCR0_AULB  (3U)          </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define BR_AXBS_MGPCR0_AULB(x) (HW_AXBS_MGPCR0(x).B.AULB)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BF_AXBS_MGPCR0_AULB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_MGPCR0_AULB) &amp; BM_AXBS_MGPCR0_AULB)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define BW_AXBS_MGPCR0_AULB(x, v) (HW_AXBS_MGPCR0_WR(x, (HW_AXBS_MGPCR0_RD(x) &amp; ~BM_AXBS_MGPCR0_AULB) | BF_AXBS_MGPCR0_AULB(v)))</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> * HW_AXBS_MGPCR1 - Master General Purpose Control Register</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="union__hw__axbs__mgpcr1.html">  637</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__mgpcr1.html">_hw_axbs_mgpcr1</a></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    uint32_t U;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields.html">  640</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields.html">_hw_axbs_mgpcr1_bitfields</a></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    {</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields.html#a2053d22005a843e8275115dfe4773747">  642</a></span>&#160;        uint32_t AULB : 3;             </div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields.html#ae6a5c248feb2440e8a0cf6d95cbf72bd">  643</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 29;       </div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    } B;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;} <a class="code" href="union__hw__axbs__mgpcr1.html">hw_axbs_mgpcr1_t</a>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1_ADDR(x)   ((x) + 0x900U)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1(x)        (*(__IO hw_axbs_mgpcr1_t *) HW_AXBS_MGPCR1_ADDR(x))</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1_RD(x)     (HW_AXBS_MGPCR1(x).U)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1_WR(x, v)  (HW_AXBS_MGPCR1(x).U = (v))</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1_SET(x, v) (HW_AXBS_MGPCR1_WR(x, HW_AXBS_MGPCR1_RD(x) |  (v)))</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1_CLR(x, v) (HW_AXBS_MGPCR1_WR(x, HW_AXBS_MGPCR1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR1_TOG(x, v) (HW_AXBS_MGPCR1_WR(x, HW_AXBS_MGPCR1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR1 bitfields</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define BP_AXBS_MGPCR1_AULB  (0U)          </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define BM_AXBS_MGPCR1_AULB  (0x00000007U) </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define BS_AXBS_MGPCR1_AULB  (3U)          </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define BR_AXBS_MGPCR1_AULB(x) (HW_AXBS_MGPCR1(x).B.AULB)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define BF_AXBS_MGPCR1_AULB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_MGPCR1_AULB) &amp; BM_AXBS_MGPCR1_AULB)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define BW_AXBS_MGPCR1_AULB(x, v) (HW_AXBS_MGPCR1_WR(x, (HW_AXBS_MGPCR1_RD(x) &amp; ~BM_AXBS_MGPCR1_AULB) | BF_AXBS_MGPCR1_AULB(v)))</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> * HW_AXBS_MGPCR2 - Master General Purpose Control Register</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="union__hw__axbs__mgpcr2.html">  711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__mgpcr2.html">_hw_axbs_mgpcr2</a></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;{</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    uint32_t U;</div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields.html">  714</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields.html">_hw_axbs_mgpcr2_bitfields</a></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    {</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields.html#ac411bba281dd0c7e46c46d1e5223eaa8">  716</a></span>&#160;        uint32_t AULB : 3;             </div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields.html#a1a928d1ce27f08802d49d438d9a0d394">  717</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 29;       </div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    } B;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;} <a class="code" href="union__hw__axbs__mgpcr2.html">hw_axbs_mgpcr2_t</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2_ADDR(x)   ((x) + 0xA00U)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2(x)        (*(__IO hw_axbs_mgpcr2_t *) HW_AXBS_MGPCR2_ADDR(x))</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2_RD(x)     (HW_AXBS_MGPCR2(x).U)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2_WR(x, v)  (HW_AXBS_MGPCR2(x).U = (v))</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2_SET(x, v) (HW_AXBS_MGPCR2_WR(x, HW_AXBS_MGPCR2_RD(x) |  (v)))</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2_CLR(x, v) (HW_AXBS_MGPCR2_WR(x, HW_AXBS_MGPCR2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR2_TOG(x, v) (HW_AXBS_MGPCR2_WR(x, HW_AXBS_MGPCR2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR2 bitfields</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BP_AXBS_MGPCR2_AULB  (0U)          </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BM_AXBS_MGPCR2_AULB  (0x00000007U) </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define BS_AXBS_MGPCR2_AULB  (3U)          </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define BR_AXBS_MGPCR2_AULB(x) (HW_AXBS_MGPCR2(x).B.AULB)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define BF_AXBS_MGPCR2_AULB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_MGPCR2_AULB) &amp; BM_AXBS_MGPCR2_AULB)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BW_AXBS_MGPCR2_AULB(x, v) (HW_AXBS_MGPCR2_WR(x, (HW_AXBS_MGPCR2_RD(x) &amp; ~BM_AXBS_MGPCR2_AULB) | BF_AXBS_MGPCR2_AULB(v)))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * HW_AXBS_MGPCR3 - Master General Purpose Control Register</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="union__hw__axbs__mgpcr3.html">  785</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__mgpcr3.html">_hw_axbs_mgpcr3</a></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;{</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    uint32_t U;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields.html">  788</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields.html">_hw_axbs_mgpcr3_bitfields</a></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    {</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields.html#a66bce544dbc31cbb924cad3cc0b962c0">  790</a></span>&#160;        uint32_t AULB : 3;             </div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields.html#a07218282f03ae2233740e915395ba73b">  791</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 29;       </div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    } B;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;} <a class="code" href="union__hw__axbs__mgpcr3.html">hw_axbs_mgpcr3_t</a>;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3_ADDR(x)   ((x) + 0xB00U)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3(x)        (*(__IO hw_axbs_mgpcr3_t *) HW_AXBS_MGPCR3_ADDR(x))</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3_RD(x)     (HW_AXBS_MGPCR3(x).U)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3_WR(x, v)  (HW_AXBS_MGPCR3(x).U = (v))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3_SET(x, v) (HW_AXBS_MGPCR3_WR(x, HW_AXBS_MGPCR3_RD(x) |  (v)))</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3_CLR(x, v) (HW_AXBS_MGPCR3_WR(x, HW_AXBS_MGPCR3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR3_TOG(x, v) (HW_AXBS_MGPCR3_WR(x, HW_AXBS_MGPCR3_RD(x) ^  (v)))</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR3 bitfields</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define BP_AXBS_MGPCR3_AULB  (0U)          </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define BM_AXBS_MGPCR3_AULB  (0x00000007U) </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define BS_AXBS_MGPCR3_AULB  (3U)          </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define BR_AXBS_MGPCR3_AULB(x) (HW_AXBS_MGPCR3(x).B.AULB)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BF_AXBS_MGPCR3_AULB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_MGPCR3_AULB) &amp; BM_AXBS_MGPCR3_AULB)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BW_AXBS_MGPCR3_AULB(x, v) (HW_AXBS_MGPCR3_WR(x, (HW_AXBS_MGPCR3_RD(x) &amp; ~BM_AXBS_MGPCR3_AULB) | BF_AXBS_MGPCR3_AULB(v)))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> * HW_AXBS_MGPCR4 - Master General Purpose Control Register</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="union__hw__axbs__mgpcr4.html">  859</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__mgpcr4.html">_hw_axbs_mgpcr4</a></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    uint32_t U;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields.html">  862</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields.html">_hw_axbs_mgpcr4_bitfields</a></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    {</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields.html#aa846ea6d13656c9330e9f9b481a4d241">  864</a></span>&#160;        uint32_t AULB : 3;             </div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields.html#a8a43721af1c8aee89e3041e581a890a2">  865</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 29;       </div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    } B;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;} <a class="code" href="union__hw__axbs__mgpcr4.html">hw_axbs_mgpcr4_t</a>;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4_ADDR(x)   ((x) + 0xC00U)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4(x)        (*(__IO hw_axbs_mgpcr4_t *) HW_AXBS_MGPCR4_ADDR(x))</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4_RD(x)     (HW_AXBS_MGPCR4(x).U)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4_WR(x, v)  (HW_AXBS_MGPCR4(x).U = (v))</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4_SET(x, v) (HW_AXBS_MGPCR4_WR(x, HW_AXBS_MGPCR4_RD(x) |  (v)))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4_CLR(x, v) (HW_AXBS_MGPCR4_WR(x, HW_AXBS_MGPCR4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR4_TOG(x, v) (HW_AXBS_MGPCR4_WR(x, HW_AXBS_MGPCR4_RD(x) ^  (v)))</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR4 bitfields</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define BP_AXBS_MGPCR4_AULB  (0U)          </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define BM_AXBS_MGPCR4_AULB  (0x00000007U) </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define BS_AXBS_MGPCR4_AULB  (3U)          </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define BR_AXBS_MGPCR4_AULB(x) (HW_AXBS_MGPCR4(x).B.AULB)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define BF_AXBS_MGPCR4_AULB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_MGPCR4_AULB) &amp; BM_AXBS_MGPCR4_AULB)</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BW_AXBS_MGPCR4_AULB(x, v) (HW_AXBS_MGPCR4_WR(x, (HW_AXBS_MGPCR4_RD(x) &amp; ~BM_AXBS_MGPCR4_AULB) | BF_AXBS_MGPCR4_AULB(v)))</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> * HW_AXBS_MGPCR5 - Master General Purpose Control Register</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="union__hw__axbs__mgpcr5.html">  933</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__axbs__mgpcr5.html">_hw_axbs_mgpcr5</a></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;{</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    uint32_t U;</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields.html">  936</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields.html">_hw_axbs_mgpcr5_bitfields</a></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    {</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields.html#a73ad7c18c8a4e9b3ac36a141f7d2c09e">  938</a></span>&#160;        uint32_t AULB : 3;             </div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields.html#a2bcc9f5237ebb6020f5ea86b22441e21">  939</a></span>&#160;        uint32_t <a class="code" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">RESERVED0</a> : 29;       </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    } B;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;} <a class="code" href="union__hw__axbs__mgpcr5.html">hw_axbs_mgpcr5_t</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5_ADDR(x)   ((x) + 0xD00U)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5(x)        (*(__IO hw_axbs_mgpcr5_t *) HW_AXBS_MGPCR5_ADDR(x))</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5_RD(x)     (HW_AXBS_MGPCR5(x).U)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5_WR(x, v)  (HW_AXBS_MGPCR5(x).U = (v))</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5_SET(x, v) (HW_AXBS_MGPCR5_WR(x, HW_AXBS_MGPCR5_RD(x) |  (v)))</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5_CLR(x, v) (HW_AXBS_MGPCR5_WR(x, HW_AXBS_MGPCR5_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define HW_AXBS_MGPCR5_TOG(x, v) (HW_AXBS_MGPCR5_WR(x, HW_AXBS_MGPCR5_RD(x) ^  (v)))</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR5 bitfields</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define BP_AXBS_MGPCR5_AULB  (0U)          </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BM_AXBS_MGPCR5_AULB  (0x00000007U) </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define BS_AXBS_MGPCR5_AULB  (3U)          </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define BR_AXBS_MGPCR5_AULB(x) (HW_AXBS_MGPCR5(x).B.AULB)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define BF_AXBS_MGPCR5_AULB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AXBS_MGPCR5_AULB) &amp; BM_AXBS_MGPCR5_AULB)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define BW_AXBS_MGPCR5_AULB(x, v) (HW_AXBS_MGPCR5_WR(x, (HW_AXBS_MGPCR5_RD(x) &amp; ~BM_AXBS_MGPCR5_AULB) | BF_AXBS_MGPCR5_AULB(v)))</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"> * hw_axbs_t - module struct</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html"> 1000</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__axbs.html">_hw_axbs</a></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#a39b8662f17de0eb609cb38e43fbb8954"> 1003</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__prsn.html">hw_axbs_prsn_t</a> <a class="code" href="struct__hw__axbs.html#a39b8662f17de0eb609cb38e43fbb8954">PRSn</a>;          </div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        uint8_t _reserved0[12];</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#a79216f59c8d8bf2684b750138ccb4d42"> 1005</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__crsn.html">hw_axbs_crsn_t</a> <a class="code" href="struct__hw__axbs.html#a79216f59c8d8bf2684b750138ccb4d42">CRSn</a>;          </div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;        uint8_t _reserved1[236];</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    } SLAVE[5];</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    uint8_t _reserved0[768];</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#aaa24f09bac94facdf4f69323e52625a6"> 1009</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__mgpcr0.html">hw_axbs_mgpcr0_t</a> <a class="code" href="struct__hw__axbs.html#aaa24f09bac94facdf4f69323e52625a6">MGPCR0</a>;          </div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    uint8_t _reserved1[252];</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#a4bbd821ae50de05c8f9dd5c7b5091376"> 1011</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__mgpcr1.html">hw_axbs_mgpcr1_t</a> <a class="code" href="struct__hw__axbs.html#a4bbd821ae50de05c8f9dd5c7b5091376">MGPCR1</a>;          </div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    uint8_t _reserved2[252];</div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#a3e2342e65da875aebfecd5e8bf869848"> 1013</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__mgpcr2.html">hw_axbs_mgpcr2_t</a> <a class="code" href="struct__hw__axbs.html#a3e2342e65da875aebfecd5e8bf869848">MGPCR2</a>;          </div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    uint8_t _reserved3[252];</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#af812926b79e3f6bdd48fdca5d893cf66"> 1015</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__mgpcr3.html">hw_axbs_mgpcr3_t</a> <a class="code" href="struct__hw__axbs.html#af812926b79e3f6bdd48fdca5d893cf66">MGPCR3</a>;          </div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    uint8_t _reserved4[252];</div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#a03bb66129841af192f7c9175c251308a"> 1017</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__mgpcr4.html">hw_axbs_mgpcr4_t</a> <a class="code" href="struct__hw__axbs.html#a03bb66129841af192f7c9175c251308a">MGPCR4</a>;          </div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    uint8_t _reserved5[252];</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct__hw__axbs.html#a99d5ad7431d63b894a611da9f9b6876f"> 1019</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__axbs__mgpcr5.html">hw_axbs_mgpcr5_t</a> <a class="code" href="struct__hw__axbs.html#a99d5ad7431d63b894a611da9f9b6876f">MGPCR5</a>;          </div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;} <a class="code" href="struct__hw__axbs.html">hw_axbs_t</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define HW_AXBS(x)     (*(hw_axbs_t *)(x))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_AXBS_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_ad07b48039ab417fb2090609917d01848"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad07b48039ab417fb2090609917d01848">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:149</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_ac7d85d46bba2e32741726c1738ca48c4"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ac7d85d46bba2e32741726c1738ca48c4">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:137</div></div>
<div class="ttc" id="union__hw__axbs__mgpcr5_html"><div class="ttname"><a href="union__hw__axbs__mgpcr5.html">_hw_axbs_mgpcr5</a></div><div class="ttdoc">HW_AXBS_MGPCR5 - Master General Purpose Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:933</div></div>
<div class="ttc" id="struct__hw__axbs_html_a3e2342e65da875aebfecd5e8bf869848"><div class="ttname"><a href="struct__hw__axbs.html#a3e2342e65da875aebfecd5e8bf869848">_hw_axbs::MGPCR2</a></div><div class="ttdeci">__IO hw_axbs_mgpcr2_t MGPCR2</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1013</div></div>
<div class="ttc" id="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields.html">_hw_axbs_mgpcr4::_hw_axbs_mgpcr4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:862</div></div>
<div class="ttc" id="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields.html">_hw_axbs_mgpcr1::_hw_axbs_mgpcr1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:640</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_aa8f516932d6c3fec7a6e52ae8447636c"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa8f516932d6c3fec7a6e52ae8447636c">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::M0</a></div><div class="ttdeci">uint32_t M0</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:135</div></div>
<div class="ttc" id="union__hw__axbs__prsn_html"><div class="ttname"><a href="union__hw__axbs__prsn.html">_hw_axbs_prsn</a></div><div class="ttdoc">HW_AXBS_PRSn - Priority Registers Slave (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:130</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_a5630b813abe17fe0afdfa17d0b367d3b"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5630b813abe17fe0afdfa17d0b367d3b">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::M5</a></div><div class="ttdeci">uint32_t M5</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:150</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_a21c44745dc735b5b079d6bb168398080"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a21c44745dc735b5b079d6bb168398080">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::M2</a></div><div class="ttdeci">uint32_t M2</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:141</div></div>
<div class="ttc" id="struct__hw__axbs_html_a03bb66129841af192f7c9175c251308a"><div class="ttname"><a href="struct__hw__axbs.html#a03bb66129841af192f7c9175c251308a">_hw_axbs::MGPCR4</a></div><div class="ttdeci">__IO hw_axbs_mgpcr4_t MGPCR4</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1017</div></div>
<div class="ttc" id="union__hw__axbs__mgpcr0_html"><div class="ttname"><a href="union__hw__axbs__mgpcr0.html">_hw_axbs_mgpcr0</a></div><div class="ttdoc">HW_AXBS_MGPCR0 - Master General Purpose Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:563</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_ad7bb34b5c33a3b6bef6776dbe62e726a"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#ad7bb34b5c33a3b6bef6776dbe62e726a">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:140</div></div>
<div class="ttc" id="struct__hw__axbs_html_a4bbd821ae50de05c8f9dd5c7b5091376"><div class="ttname"><a href="struct__hw__axbs.html#a4bbd821ae50de05c8f9dd5c7b5091376">_hw_axbs::MGPCR1</a></div><div class="ttdeci">__IO hw_axbs_mgpcr1_t MGPCR1</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1011</div></div>
<div class="ttc" id="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields.html">_hw_axbs_mgpcr2::_hw_axbs_mgpcr2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:714</div></div>
<div class="ttc" id="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields.html">_hw_axbs_mgpcr0::_hw_axbs_mgpcr0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:566</div></div>
<div class="ttc" id="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields.html">_hw_axbs_mgpcr5::_hw_axbs_mgpcr5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:936</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_a2ce4cb168267d14659355648a2528219"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a2ce4cb168267d14659355648a2528219">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:152</div></div>
<div class="ttc" id="union__hw__axbs__mgpcr3_html"><div class="ttname"><a href="union__hw__axbs__mgpcr3.html">_hw_axbs_mgpcr3</a></div><div class="ttdoc">HW_AXBS_MGPCR3 - Master General Purpose Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:785</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_a9a78e8df63caeb36a83df62c7d6e3117"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a9a78e8df63caeb36a83df62c7d6e3117">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:146</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__axbs_html_af812926b79e3f6bdd48fdca5d893cf66"><div class="ttname"><a href="struct__hw__axbs.html#af812926b79e3f6bdd48fdca5d893cf66">_hw_axbs::MGPCR3</a></div><div class="ttdeci">__IO hw_axbs_mgpcr3_t MGPCR3</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1015</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_a87788944bc9b745de1a3d9e7f98c8a8e"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a87788944bc9b745de1a3d9e7f98c8a8e">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::M1</a></div><div class="ttdeci">uint32_t M1</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:138</div></div>
<div class="ttc" id="union__hw__axbs__mgpcr1_html"><div class="ttname"><a href="union__hw__axbs__mgpcr1.html">_hw_axbs_mgpcr1</a></div><div class="ttdoc">HW_AXBS_MGPCR1 - Master General Purpose Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:637</div></div>
<div class="ttc" id="struct__hw__axbs_html_a39b8662f17de0eb609cb38e43fbb8954"><div class="ttname"><a href="struct__hw__axbs.html#a39b8662f17de0eb609cb38e43fbb8954">_hw_axbs::PRSn</a></div><div class="ttdeci">__IO hw_axbs_prsn_t PRSn</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1003</div></div>
<div class="ttc" id="union__hw__axbs__mgpcr4_html"><div class="ttname"><a href="union__hw__axbs__mgpcr4.html">_hw_axbs_mgpcr4</a></div><div class="ttdoc">HW_AXBS_MGPCR4 - Master General Purpose Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:859</div></div>
<div class="ttc" id="union__hw__axbs__crsn_html"><div class="ttname"><a href="union__hw__axbs__crsn.html">_hw_axbs_crsn</a></div><div class="ttdoc">HW_AXBS_CRSn - Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:368</div></div>
<div class="ttc" id="struct__hw__axbs_html_aaa24f09bac94facdf4f69323e52625a6"><div class="ttname"><a href="struct__hw__axbs.html#aaa24f09bac94facdf4f69323e52625a6">_hw_axbs::MGPCR0</a></div><div class="ttdeci">__IO hw_axbs_mgpcr0_t MGPCR0</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1009</div></div>
<div class="ttc" id="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html">_hw_axbs_crsn::_hw_axbs_crsn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:371</div></div>
<div class="ttc" id="struct__hw__axbs_html_a79216f59c8d8bf2684b750138ccb4d42"><div class="ttname"><a href="struct__hw__axbs.html#a79216f59c8d8bf2684b750138ccb4d42">_hw_axbs::CRSn</a></div><div class="ttdeci">__IO hw_axbs_crsn_t CRSn</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1005</div></div>
<div class="ttc" id="struct__hw__axbs_html_a99d5ad7431d63b894a611da9f9b6876f"><div class="ttname"><a href="struct__hw__axbs.html#a99d5ad7431d63b894a611da9f9b6876f">_hw_axbs::MGPCR5</a></div><div class="ttdeci">__IO hw_axbs_mgpcr5_t MGPCR5</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1019</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_aa0d220267ce250da7020adcbb4f59e5b"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa0d220267ce250da7020adcbb4f59e5b">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::M3</a></div><div class="ttdeci">uint32_t M3</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:144</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_a5135701a37f0805495fbef69318b19ed"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#a5135701a37f0805495fbef69318b19ed">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:143</div></div>
<div class="ttc" id="union__hw__axbs__mgpcr2_html"><div class="ttname"><a href="union__hw__axbs__mgpcr2.html">_hw_axbs_mgpcr2</a></div><div class="ttdoc">HW_AXBS_MGPCR2 - Master General Purpose Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:711</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html_aa218f4c812f2a15692881d6a0ee4a0b9"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html#aa218f4c812f2a15692881d6a0ee4a0b9">_hw_axbs_prsn::_hw_axbs_prsn_bitfields::M4</a></div><div class="ttdeci">uint32_t M4</div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:147</div></div>
<div class="ttc" id="struct__hw__axbs_html"><div class="ttname"><a href="struct__hw__axbs.html">_hw_axbs</a></div><div class="ttdoc">All AXBS module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:1000</div></div>
<div class="ttc" id="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields.html">_hw_axbs_mgpcr3::_hw_axbs_mgpcr3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:788</div></div>
<div class="ttc" id="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_html"><div class="ttname"><a href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html">_hw_axbs_prsn::_hw_axbs_prsn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_axbs.h:133</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
