Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/soft/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 8c177a9b72db41b5afb1b445a831cc30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot TB_main_behav xil_defaultlib.TB_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'result' [C:/Users/stepan7/fmul/fmul.srcs/sim_1/new/TB_main.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.TB_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_main_behav
