===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.7658 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0831 ( 10.2%)    4.0831 ( 14.7%)  FIR Parser
   20.4494 ( 51.2%)   12.5028 ( 45.0%)  'firrtl.circuit' Pipeline
    2.5323 (  6.3%)    1.4154 (  5.1%)    'firrtl.module' Pipeline
    2.2338 (  5.6%)    1.2519 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2985 (  0.7%)    0.1634 (  0.6%)      LowerCHIRRTLPass
    0.2568 (  0.6%)    0.2568 (  0.9%)    InferWidths
    1.1948 (  3.0%)    1.1948 (  4.3%)    InferResets
    0.0685 (  0.2%)    0.0685 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0787 (  0.2%)    0.0787 (  0.3%)    PrefixModules
    1.3524 (  3.4%)    1.3524 (  4.9%)    LowerFIRRTLTypes
    9.3058 ( 23.3%)    5.1257 ( 18.5%)    'firrtl.module' Pipeline
    3.1533 (  7.9%)    1.7230 (  6.2%)      ExpandWhens
    0.1450 (  0.4%)    0.0788 (  0.3%)      RemoveResets
    6.0075 ( 15.0%)    3.3239 ( 12.0%)      Canonicalizer
    0.2493 (  0.6%)    0.2493 (  0.9%)    Inliner
    1.1005 (  2.8%)    1.1005 (  4.0%)    IMConstProp
    0.0355 (  0.1%)    0.0355 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.6722 (  6.7%)    1.4056 (  5.1%)    'firrtl.module' Pipeline
    2.6722 (  6.7%)    1.4055 (  5.1%)      Canonicalizer
    0.1958 (  0.5%)    0.1958 (  0.7%)    CreateSiFiveMetadata
    0.1181 (  0.3%)    0.1181 (  0.4%)    EmitOMIR
    0.0319 (  0.1%)    0.0319 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.3376 (  5.9%)    2.3376 (  8.4%)  LowerFIRRTLToHW
    1.5310 (  3.8%)    1.5310 (  5.5%)  HWMemSimImpl
    7.8915 ( 19.8%)    4.2125 ( 15.2%)  'hw.module' Pipeline
    0.1304 (  0.3%)    0.0675 (  0.2%)    HWCleanup
    2.5111 (  6.3%)    1.3676 (  4.9%)    CSE
    0.0058 (  0.0%)    0.0031 (  0.0%)      (A) DominanceInfo
    2.9513 (  7.4%)    1.5172 (  5.5%)    Canonicalizer
    0.0125 (  0.0%)    0.0067 (  0.0%)    HWLegalizeModules
    2.2259 (  5.6%)    1.2240 (  4.4%)    PrettifyVerilog
    3.0840 (  7.7%)    3.0840 ( 11.1%)  ExportVerilog
    0.0035 (  0.0%)    0.0035 (  0.0%)  Rest
   39.9248 (100.0%)   27.7658 (100.0%)  Total

{
  totalTime: 27.802,
  maxMemory: 917385216
}
