---
layout: default
title: ç‰¹åˆ¥ç·¨ ç¬¬6ç« ã€€SystemDK with AITL è«–æ–‡å…¬é–‹ï¼ˆFinal Chapterï¼‰
---

---

# ğŸ“• ç‰¹åˆ¥ç·¨ ç¬¬6ç« ï¼šSystemDK with AITL è«–æ–‡å…¬é–‹ *(Final Chapter)*  
**Special Chapter 6: Research Paper on SystemDK with AITL *(Final Chapter)***

> âš ï¸ æœ¬ç« ã¯ **å€‹äººç ”ç©¶ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ** ã«åŸºã¥ãã¾ã¨ã‚ã§ã™ã€‚  
> ç¾è¡Œå®Ÿè£…ã¯ **PIDï¼‹FSM** ãŒä¸­å¿ƒã§ã‚ã‚Šã€**LLM çµ±åˆã¯ AITL Nextï¼ˆå°†æ¥æ‹¡å¼µï¼‰** ã¨ã—ã¦ä½ç½®ã¥ã‘ã¦ã„ã¾ã™ã€‚  
> å°†æ¥ã€è¨ˆç®—æ€§èƒ½å‘ä¸Šã¨ãƒ¢ãƒ‡ãƒ«è»½é‡åŒ–ã«ã‚ˆã£ã¦ LLM ãŒãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥ã™ã‚‹ã‚·ãƒŠãƒªã‚ªã‚’æã„ã¦ã„ã¾ã™ã€‚  
>
> âš ï¸ This chapter is based on an **individual research project**.  
> The current implementation focuses on **PID + FSM**, while **LLM integration is positioned as AITL Next (future extension)**.  
> It assumes that with improved computational performance and model lightweighting, LLM will join the real-time control layer in the future.

---

## 1. ğŸ“ èƒŒæ™¯ã¨èª²é¡Œ / *Introduction*
- å¾“æ¥ã®DTCOã¯ **é™çš„è£œå„Ÿãƒ»éå¤§ã‚¬ãƒ¼ãƒ‰ãƒãƒ³ãƒ‰ä¾å­˜** ãŒèª²é¡Œã€‚  
- ã‚µãƒ–2nmä»¥é™ã§ã¯ **RCé…å»¶ã€ç†±çµåˆã€EMI/EMCå¤‰å‹•** ãŒæ·±åˆ»åŒ–ã€‚  
- **å®Ÿæ™‚é–“ã‚¯ãƒ­ã‚¹ãƒ¬ã‚¤ãƒ¤ãƒ¼åˆ¶å¾¡** ã®å¿…è¦æ€§ãŒå¢—å¤§ã€‚  

*Traditional DTCO relies on static compensation and large guardbands.  
At sub-2nm nodes, RC delay, thermal coupling, and EMI/EMC variations become critical.  
Real-time cross-layer control is required.*

---

## 2. âš™ï¸ ææ¡ˆæ çµ„ã¿ / *Proposed Framework: SystemDK with AITL*

### ç¾è¡Œå®Ÿè£…ï¼ˆAITL Baseï¼‰ / *Current Implementation (AITL Base)*
- **PID**ï¼šãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å®‰å®šåŒ–åˆ¶å¾¡ï¼ˆé…å»¶ãƒ»æ¸©åº¦ãƒ»é›»åœ§è£œå„Ÿï¼‰  
- **FSM**ï¼šå®‰å…¨ç›£ç£ï¼ˆä¸Šé™åˆ¶ç´„ã€ç·Šæ€¥åœæ­¢ï¼‰  

**PID**: Real-time stabilization (delay, temperature, voltage compensation)  
**FSM**: Supervisory safety control (limits, emergency stop)  

### å°†æ¥æ‹¡å¼µï¼ˆAITL Nextï¼‰ / *Future Extension (AITL Next)*
- **LLM**ï¼šå°†æ¥ã€è¨ˆç®—æ€§èƒ½å‘ä¸Šã¨è»½é‡åŒ–ã«ã‚ˆã‚Š **ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥**  
- **å½¹å‰²**ï¼šPIDã‚²ã‚¤ãƒ³å†èª¿æ•´ã€FSMãƒ«ãƒ¼ãƒ«è‡ªå‹•æ›´æ–°ã€æ•…éšœãƒ»æœªçŸ¥å¤–ä¹±ã¸ã®å³å¿œ  

**LLM**: Future entry into real-time control with enhanced compute & lightweight models  
**Roles**: PID gain redesign, FSM rule regeneration, fast adaptation to failures/unknown disturbances  

---

## 3. ğŸ§® æ•°å¼ãƒ¢ãƒ‡ãƒ« / *Analytical Models*

- **RCé…å»¶ãƒ¢ãƒ‡ãƒ« / RC Delay Model**  
$begin:math:display$
t_{pd}(T, \\sigma, f) = R_0 \\cdot \\big(1 + \\alpha_T (T-T_0) + \\alpha_\\sigma \\sigma \\big) \\cdot C(f) + \\Delta_{EMI}(f)
$end:math:display$

- **ç†±çµåˆãƒ¢ãƒ‡ãƒ« / Thermal Coupling**  
$begin:math:display$
C_{th}\\frac{dT}{dt} + \\frac{T - T_{amb}}{R_{th}} = P_{chip}(t)
$end:math:display$

- **å¿œåŠ›ã«ã‚ˆã‚‹Vthã‚·ãƒ•ãƒˆ / Stress-induced Vth Shift**  
$begin:math:display$
\\Delta V_{th}(\\sigma) = \\kappa \\cdot \\sigma
$end:math:display$

- **EMIæ³¨å…¥ãƒ¢ãƒ‡ãƒ« / EMI Injection**  
$begin:math:display$
v_{emi}(t) = A \\sin(2\\pi f_{emi} t)
$end:math:display$

---

## 4. ğŸ”¬ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœ / *Simulation Results*
â€» ä»¥ä¸‹ã¯ **ç†æƒ³åŒ–ãƒ¢ãƒ‡ãƒ«ã«ã‚ˆã‚‹ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœ**ã€‚å®Ÿãƒãƒƒãƒ—ã¨ã¯ç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚  
*The following are simulation results from idealized models; real chip values may differ.*  

### 4.1 RCé…å»¶è£œå„Ÿ / RC Delay Compensation
<img src="./figures/sim_delay_rc.png" alt="RC Delay Compensation" width="70%">

- åˆ¶å¾¡ãªã—ï¼šå¤§ããªã°ã‚‰ã¤ã  
- PIDï¼šÂ±20%ã«åæŸ  
- PIDï¼‹FSMï¼šÂ±10%ä»¥å†…ã«åæŸ  

*Uncontrolled: large variations  
PID: converges within Â±20%  
PID+FSM: converges within Â±10%*  

---

### 4.2 ç†±å¿œç­”åˆ¶å¾¡ / Thermal Response Control
<img src="./figures/sim_thermal_response.png" alt="Thermal Response Control" width="70%">

- åˆ¶å¾¡ãªã—ï¼š+12Kã‚ªãƒ¼ãƒãƒ¼ã‚·ãƒ¥ãƒ¼ãƒˆ  
- PIDï¼š+4Kç¨‹åº¦  
- PIDï¼‹FSMï¼š+2Kä»¥ä¸‹  

*Uncontrolled: +12K overshoot  
PID: ~+4K  
PID+FSM: â‰¤+2K*  

---

### 4.3 EMIã‚¸ãƒƒã‚¿æŠ‘åˆ¶ / EMI Jitter Suppression
<img src="./figures/sim_emi_jitter.png" alt="EMI Jitter Suppression" width="70%">

- åˆ¶å¾¡ãªã—ï¼š100psã‚¸ãƒƒã‚¿  
- PIDï¼š20psç¨‹åº¦  
- PIDï¼‹FSMï¼š10psç¨‹åº¦  

*Uncontrolled: 100ps jitter  
PID: ~20ps  
PID+FSM: ~10ps*  

---

### 4.4 ç·åˆæ¯”è¼ƒè¡¨ / Summary Table
| æŒ‡æ¨™ / Metric | åˆ¶å¾¡ãªã— / Uncontrolled | PIDã®ã¿ / PID only | PIDï¼‹FSM | LLM (Next, ç†æƒ³å€¤ / Ideal) |
|---------------|-------------------------|--------------------|-----------|--------------------------|
| RC Delay Variation | 1.0 (norm.) | 0.2 | 0.15 | â‰ª0.1 |
| Thermal Rise Î”T | +12 K | +4 K | +2 K | â‰ª1 K |
| EMI Jitter | 100 ps | 20 ps | 10 ps | â‰ª5 ps |

---

## 5. ğŸ’» å®Ÿè£…PoC / *Implementation PoC*

### 5.1 PID Verilog RTL
```verilog
module pid_ctrl #(parameter W=16, FRAC=8)(
  input  logic clk, rst_n,
  input  logic signed [W-1:0] e,
  input  logic signed [W-1:0] Kp, Ki, Kd,
  output logic signed [W-1:0] u_out
);
  logic signed [W-1:0] i_acc, e_prev, de;
  always_ff @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin i_acc<=0; e_prev<=0; u_out<=0; end
    else begin
      de    <= e - e_prev;
      i_acc <= i_acc + e;
      u_out <= (Kp*e >>> FRAC) + (Ki*i_acc >>> FRAC) + (Kd*de >>> FRAC);
      e_prev<= e;
    end
  end
endmodule
```

---

### 5.2 FSM çŠ¶æ…‹é·ç§»å›³ / FSM State Transitions
```mermaid
stateDiagram-v2
    [*] --> NOM
    NOM --> THROTTLE: temp > T_MAX
    THROTTLE --> COOL: temp > T_CRIT
    COOL --> EMERG: temp > T_SHDN
    THROTTLE --> NOM: temp < T_HYST
    COOL --> THROTTLE: temp < T_COOL_OK
    EMERG --> EMERG
```

---

### 5.3 YAML è¨­å®šä¾‹ / YAML Example
```yaml
targets:
  delay_ps: 1200
  temp_C:   80
limits:
  T_MAX: 90
  T_CRIT: 95
  T_SHDN: 105
  EMI_MAX: 0.6
pid:
  Kp: 0.8
  Ki: 0.05
  Kd: 0.1
actuator_bounds:
  freq_mhz: [800, 3200]
  vcore_mv: [700, 1100]
  fan_pwm:  [0, 255]
```

---

## 6. ğŸ­ EDAã¨ã®é€£æº / *EDA Integration*
- åˆ¶å¾¡ãƒ¢ãƒ‡ãƒ«ï¼ˆPIDï¼‹FSMï¼‰ã¯ **Verilog RTLåŒ–** ã•ã‚Œã€é€šå¸¸ã®EDAãƒ•ãƒ­ãƒ¼ï¼ˆè«–ç†åˆæˆ â†’ é…ç½®é…ç·š â†’ STA â†’ GDS IIï¼‰ã«çµ±åˆã•ã‚Œã‚‹ã€‚  
- **FEMè§£æï¼ˆç†±ãƒ»å¿œåŠ›ãƒ»é›»ç£ç•Œï¼‰** ã®çµæœã‚’ç‰©ç†è¨­è¨ˆåˆ¶ç´„ã¨ã—ã¦P&Rã‚„STAã«åæ˜ ã€‚  
- **ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚¢ãƒŠãƒ©ã‚¤ã‚¶ã«ã‚ˆã‚‹Sãƒ‘ãƒ©æ¸¬å®š** ã‚’å–ã‚Šè¾¼ã¿ã€ã‚¤ãƒ³ã‚¿ãƒ¼ã‚³ãƒã‚¯ãƒˆã®ä¼é€ç‰¹æ€§ã‚’EDAãƒ„ãƒ¼ãƒ«ã§è€ƒæ…®ã€‚  
- å°†æ¥çš„ã«ã¯ **LLMï¼ˆAITL Nextï¼‰** ãŒEDAãƒ­ã‚°ã‚„PVTã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’è§£æã—ã€ã‚²ã‚¤ãƒ³å†èª¿æ•´ãƒ»FSMãƒ«ãƒ¼ãƒ«ä¿®æ­£ã‚’è‡ªå‹•ç”Ÿæˆ â†’ RTLã¸ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã€‚  

*Control models (PID+FSM) are converted to Verilog RTL and integrated into standard EDA flows (Synthesis â†’ P&R â†’ STA â†’ GDS II).  
FEM analysis (thermal/stress/EM) feeds back constraints to P&R and STA.  
S-parameter measurements are included in EDA to capture interconnect transmission effects.  
In the future, LLM (AITL Next) will analyze EDA logs and PVT simulations to automatically redesign gains and FSM rules, feeding them back to RTL.*  

---

```mermaid
flowchart TB
    subgraph Modeling [Control Modeling]
        PID[PID Controller] --> FSM[FSM Supervisor]
        FSM --> RTL[Verilog RTL]
        LLM[LLM (Next)] -.-> FSM
    end

    subgraph EDA [EDA Flow]
        RTL --> Synth[Logic Synthesis]
        Synth --> PnR[Place & Route]
        PnR --> LVS[LVS/DRC]
        LVS --> STA[Static Timing Analysis]
        STA --> GDS[GDS II]
    end

    STA -.-> Metrics[Runtime Metrics: Delay/Thermal/EMI]
    Metrics -.-> PID
    FEM[FEM Analysis] --> PnR
    FEM --> STA
    NA[S-parameter Measurement] --> STA
    NA --> PnR

    PDK[(Process Design Kit)] --> Synth
    PDK --> PnR
    PDK --> STA
```

---

## 7. ğŸš€ ä»Šå¾Œã®å±•æœ› / *Future Work*
- **AITL Base**ï¼šPIDï¼‹FSM ã«ã‚ˆã‚‹å®‰å®šåˆ¶å¾¡ã®ç¢ºç«‹  
- **AITL Next**ï¼šè»½é‡åŒ–LLMã‚’ç”¨ã„ãŸãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡ã€EDAãƒ•ãƒ­ãƒ¼ã¸ã®çµ±åˆ  
- **PoC**ï¼šå®Ÿãƒãƒƒãƒ—è©¦ä½œã¨ç”£æ¥­å¿œç”¨ã§ã®å®Ÿè¨¼  

*AITL Base: Establish stable control with PID + FSM  
AITL Next: Real-time LLM (lightweight) integration into EDA flows  
PoC: Prototype chips and industrial validation*  

---

## 8. ğŸ“„ è«–æ–‡ãƒ»é–¢é€£ãƒªãƒ³ã‚¯ / *Downloads & Related Links*
- ğŸ“‘ [Main Paper (PDF)](systemdk_aitl2025.pdf)  

---

## 9. ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / *Author & License*

| ğŸ“Œ Item | ğŸ“„ Details |
|------|------|
| **Author** | **ä¸‰æº çœŸä¸€ / Shinichi Samizo** |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ License** | Code: [MIT](https://opensource.org/licenses/MIT) ãƒ» Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/) ãƒ» Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ / *Back to Top*
ğŸ  [Edusemi-v4x](../) ï½œ ğŸ“‚ [GitHub Repo](https://github.com/Samizo-AITL/Edusemi-v4x)
