###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 13:55:55 2022
#  Design:            filter_top
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix postCTS_setup -outDir ../Reports/1_Encounter/2S_postCTS
###############################################################
Path 1: MET Setup Check with Pin u_out_mux/flop_reg[0]/C 
Endpoint:   u_out_mux/flop_reg[0]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.321
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.888
- Arrival Time                 41.515
= Slack Time                    7.373
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                |           |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset          |           |       |  25.000 |   32.373 | 
     | FE_OFC0_reset/A         |   v   | reset          | IN_5VX3   | 0.077 |  25.077 |   32.450 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset  | IN_5VX3   | 2.001 |  27.078 |   34.451 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset  | IN_5VX4   | 0.090 |  27.168 |   34.541 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset  | IN_5VX4   | 2.430 |  29.598 |   36.971 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset  | BU_5VX3   | 0.031 |  29.629 |   37.002 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset | BU_5VX3   | 2.806 |  32.435 |   39.808 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset | NO3_5VX1  | 0.054 |  32.489 |   39.861 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40 | NO3_5VX1  | 5.229 |  37.718 |   45.091 | 
     | u_out_mux/g1212/A       |   ^   | u_out_mux/n_40 | AN22_5VX1 | 0.007 |  37.724 |   45.097 | 
     | u_out_mux/g1212/Q       |   v   | u_out_mux/n_83 | AN22_5VX1 | 2.802 |  40.526 |   47.899 | 
     | u_out_mux/g1208/C       |   v   | u_out_mux/n_83 | NA22_5VX1 | 0.006 |  40.532 |   47.905 | 
     | u_out_mux/g1208/Q       |   ^   | u_out_mux/n_90 | NA22_5VX1 | 0.983 |  41.515 |   48.888 | 
     | u_out_mux/flop_reg[0]/D |   ^   | u_out_mux/n_90 | DFRQ_5VX4 | 0.000 |  41.515 |   48.888 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.373 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.369 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.617 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.600 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -5.804 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -5.801 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.195 | 
     | u_out_mux/flop_reg[0]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.032 |   2.209 |   -5.163 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_out_mux/flop_reg[1]/C 
Endpoint:   u_out_mux/flop_reg[1]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.321
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.888
- Arrival Time                 41.496
= Slack Time                    7.392
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                |           |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset          |           |       |  25.000 |   32.392 | 
     | FE_OFC0_reset/A         |   v   | reset          | IN_5VX3   | 0.077 |  25.077 |   32.469 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset  | IN_5VX3   | 2.001 |  27.078 |   34.470 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset  | IN_5VX4   | 0.090 |  27.168 |   34.560 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset  | IN_5VX4   | 2.430 |  29.598 |   36.990 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset  | BU_5VX3   | 0.031 |  29.629 |   37.021 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset | BU_5VX3   | 2.806 |  32.435 |   39.827 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset | NO3_5VX1  | 0.054 |  32.489 |   39.880 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40 | NO3_5VX1  | 5.229 |  37.718 |   45.110 | 
     | u_out_mux/g1206/A       |   ^   | u_out_mux/n_40 | AN22_5VX1 | 0.007 |  37.724 |   45.116 | 
     | u_out_mux/g1206/Q       |   v   | u_out_mux/n_91 | AN22_5VX1 | 2.773 |  40.498 |   47.890 | 
     | u_out_mux/g1202/C       |   v   | u_out_mux/n_91 | NA22_5VX1 | 0.006 |  40.503 |   47.895 | 
     | u_out_mux/g1202/Q       |   ^   | u_out_mux/n_98 | NA22_5VX1 | 0.992 |  41.496 |   48.888 | 
     | u_out_mux/flop_reg[1]/D |   ^   | u_out_mux/n_98 | DFRQ_5VX4 | 0.000 |  41.496 |   48.888 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.392 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.388 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.636 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.620 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -5.823 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -5.820 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.214 | 
     | u_out_mux/flop_reg[1]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.032 |   2.209 |   -5.183 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_out_mux/flop_reg[3]/C 
Endpoint:   u_out_mux/flop_reg[3]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.321
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.888
- Arrival Time                 41.494
= Slack Time                    7.394
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.395 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.472 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.472 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.563 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   36.993 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.024 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   39.829 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   39.883 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.112 | 
     | u_out_mux/g1194/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.006 |  37.724 |   45.119 | 
     | u_out_mux/g1194/Q       |   v   | u_out_mux/n_107 | AN22_5VX1 | 2.790 |  40.515 |   47.909 | 
     | u_out_mux/g1190/C       |   v   | u_out_mux/n_107 | NA22_5VX1 | 0.006 |  40.520 |   47.915 | 
     | u_out_mux/g1190/Q       |   ^   | u_out_mux/n_114 | NA22_5VX1 | 0.973 |  41.494 |   48.888 | 
     | u_out_mux/flop_reg[3]/D |   ^   | u_out_mux/n_114 | DFRQ_5VX4 | 0.000 |  41.494 |   48.888 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.394 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.390 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.639 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.622 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -5.825 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -5.822 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.217 | 
     | u_out_mux/flop_reg[3]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.032 |   2.209 |   -5.185 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_out_mux/flop_reg[2]/C 
Endpoint:   u_out_mux/flop_reg[2]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.320
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.889
- Arrival Time                 41.478
= Slack Time                    7.411
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.412 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.489 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.489 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.580 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.010 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.041 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   39.846 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   39.900 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.129 | 
     | u_out_mux/g1200/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.006 |  37.724 |   45.136 | 
     | u_out_mux/g1200/Q       |   v   | u_out_mux/n_99  | AN22_5VX1 | 2.796 |  40.521 |   47.932 | 
     | u_out_mux/g1196/C       |   v   | u_out_mux/n_99  | NA22_5VX1 | 0.006 |  40.527 |   47.938 | 
     | u_out_mux/g1196/Q       |   ^   | u_out_mux/n_106 | NA22_5VX1 | 0.951 |  41.477 |   48.889 | 
     | u_out_mux/flop_reg[2]/D |   ^   | u_out_mux/n_106 | DFRQ_5VX4 | 0.000 |  41.478 |   48.889 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.411 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.407 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.656 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.639 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -5.842 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -5.839 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.234 | 
     | u_out_mux/flop_reg[2]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.032 |   2.209 |   -5.202 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_out_mux/flop_reg[4]/C 
Endpoint:   u_out_mux/flop_reg[4]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.321
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.888
- Arrival Time                 41.363
= Slack Time                    7.525
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.525 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.602 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.603 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.693 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.123 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.154 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   39.960 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.014 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.243 | 
     | u_out_mux/g1188/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.006 |  37.723 |   45.249 | 
     | u_out_mux/g1188/Q       |   v   | u_out_mux/n_115 | AN22_5VX1 | 2.656 |  40.380 |   47.905 | 
     | u_out_mux/g1184/C       |   v   | u_out_mux/n_115 | NA22_5VX1 | 0.005 |  40.385 |   47.910 | 
     | u_out_mux/g1184/Q       |   ^   | u_out_mux/n_122 | NA22_5VX1 | 0.978 |  41.363 |   48.888 | 
     | u_out_mux/flop_reg[4]/D |   ^   | u_out_mux/n_122 | DFRQ_5VX4 | 0.000 |  41.363 |   48.888 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.525 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.521 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.769 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.753 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -5.956 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -5.953 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.347 | 
     | u_out_mux/flop_reg[4]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.032 |   2.209 |   -5.316 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_out_mux/flop_reg[6]/C 
Endpoint:   u_out_mux/flop_reg[6]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.322
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.887
- Arrival Time                 41.347
= Slack Time                    7.540
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.540 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.617 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.618 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.709 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.138 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.169 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   39.975 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.029 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.258 | 
     | u_out_mux/g1176/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.005 |  37.723 |   45.263 | 
     | u_out_mux/g1176/Q       |   v   | u_out_mux/n_131 | AN22_5VX1 | 2.621 |  40.344 |   47.885 | 
     | u_out_mux/g1172/C       |   v   | u_out_mux/n_131 | NA22_5VX1 | 0.005 |  40.349 |   47.889 | 
     | u_out_mux/g1172/Q       |   ^   | u_out_mux/n_138 | NA22_5VX1 | 0.997 |  41.347 |   48.887 | 
     | u_out_mux/flop_reg[6]/D |   ^   | u_out_mux/n_138 | DFRQ_5VX4 | 0.000 |  41.347 |   48.887 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.540 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.536 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.784 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.768 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -5.971 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -5.968 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.362 | 
     | u_out_mux/flop_reg[6]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.031 |   2.209 |   -5.331 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_out_mux/flop_reg[5]/C 
Endpoint:   u_out_mux/flop_reg[5]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.209
- Setup                         0.320
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.889
- Arrival Time                 41.305
= Slack Time                    7.584
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.584 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.661 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.661 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.752 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.182 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.213 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   40.018 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.072 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.301 | 
     | u_out_mux/g1182/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.006 |  37.723 |   45.307 | 
     | u_out_mux/g1182/Q       |   v   | u_out_mux/n_123 | AN22_5VX1 | 2.621 |  40.344 |   47.928 | 
     | u_out_mux/g1178/C       |   v   | u_out_mux/n_123 | NA22_5VX1 | 0.005 |  40.349 |   47.932 | 
     | u_out_mux/g1178/Q       |   ^   | u_out_mux/n_130 | NA22_5VX1 | 0.956 |  41.305 |   48.888 | 
     | u_out_mux/flop_reg[5]/D |   ^   | u_out_mux/n_130 | DFRQ_5VX4 | 0.000 |  41.305 |   48.889 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.584 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.579 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.828 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.811 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -6.014 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -6.011 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.406 | 
     | u_out_mux/flop_reg[5]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.031 |   2.209 |   -5.375 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_out_mux/flop_reg[7]/C 
Endpoint:   u_out_mux/flop_reg[7]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.208
- Setup                         0.320
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.889
- Arrival Time                 41.277
= Slack Time                    7.612
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.612 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.689 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.689 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.780 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.210 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.241 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   40.046 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.100 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.329 | 
     | u_out_mux/g1170/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.004 |  37.722 |   45.334 | 
     | u_out_mux/g1170/Q       |   v   | u_out_mux/n_139 | AN22_5VX1 | 2.618 |  40.341 |   47.952 | 
     | u_out_mux/g1166/C       |   v   | u_out_mux/n_139 | NA22_5VX1 | 0.005 |  40.346 |   47.957 | 
     | u_out_mux/g1166/Q       |   ^   | u_out_mux/n_146 | NA22_5VX1 | 0.931 |  41.277 |   48.888 | 
     | u_out_mux/flop_reg[7]/D |   ^   | u_out_mux/n_146 | DFRQ_5VX4 | 0.000 |  41.277 |   48.889 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.612 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.607 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -6.856 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -6.839 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -6.042 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -6.039 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.434 | 
     | u_out_mux/flop_reg[7]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.030 |   2.208 |   -5.403 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_out_mux/flop_reg[8]/C 
Endpoint:   u_out_mux/flop_reg[8]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.207
- Setup                         0.320
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.887
- Arrival Time                 41.103
= Slack Time                    7.784
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.784 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.861 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.862 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.952 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.382 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.413 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   40.219 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.273 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.502 | 
     | u_out_mux/g1164/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.003 |  37.721 |   45.505 | 
     | u_out_mux/g1164/Q       |   v   | u_out_mux/n_147 | AN22_5VX1 | 2.440 |  40.160 |   47.944 | 
     | u_out_mux/g1160/C       |   v   | u_out_mux/n_147 | NA22_5VX1 | 0.004 |  40.164 |   47.948 | 
     | u_out_mux/g1160/Q       |   ^   | u_out_mux/n_154 | NA22_5VX1 | 0.939 |  41.103 |   48.887 | 
     | u_out_mux/flop_reg[8]/D |   ^   | u_out_mux/n_154 | DFRQ_5VX4 | 0.000 |  41.103 |   48.887 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.784 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.780 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -7.028 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -7.012 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -6.215 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -6.212 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.606 | 
     | u_out_mux/flop_reg[8]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.030 |   2.207 |   -5.577 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_out_mux/flop_reg[9]/C 
Endpoint:   u_out_mux/flop_reg[9]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.207
- Setup                         0.319
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.888
- Arrival Time                 41.101
= Slack Time                    7.788
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                   |   v   | reset           |           |       |  25.000 |   32.788 | 
     | FE_OFC0_reset/A         |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   32.865 | 
     | FE_OFC0_reset/Q         |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   34.866 | 
     | FE_OFC8_reset/A         |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   34.956 | 
     | FE_OFC8_reset/Q         |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.386 | 
     | FE_OFC22_reset/A        |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.417 | 
     | FE_OFC22_reset/Q        |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   40.222 | 
     | u_out_mux/g1324/C       |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.276 | 
     | u_out_mux/g1324/Q       |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.506 | 
     | u_out_mux/g1155/A       |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.004 |  37.722 |   45.510 | 
     | u_out_mux/g1155/Q       |   v   | u_out_mux/n_158 | AN22_5VX1 | 2.474 |  40.196 |   47.984 | 
     | u_out_mux/g1154/C       |   v   | u_out_mux/n_158 | NA22_5VX1 | 0.004 |  40.200 |   47.988 | 
     | u_out_mux/g1154/Q       |   ^   | u_out_mux/n_159 | NA22_5VX1 | 0.900 |  41.101 |   48.888 | 
     | u_out_mux/flop_reg[9]/D |   ^   | u_out_mux/n_159 | DFRQ_5VX4 | 0.000 |  41.101 |   48.888 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                         |       |            |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk        |           |       |   0.000 |   -7.788 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.784 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -7.032 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -7.015 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -6.219 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -6.216 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.610 | 
     | u_out_mux/flop_reg[9]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.029 |   2.207 |   -5.581 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_out_mux/flop_reg[10]/C 
Endpoint:   u_out_mux/flop_reg[10]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.206
- Setup                         0.319
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.888
- Arrival Time                 40.917
= Slack Time                    7.971
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                 |           |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset           |           |       |  25.000 |   32.971 | 
     | FE_OFC0_reset/A          |   v   | reset           | IN_5VX3   | 0.077 |  25.077 |   33.048 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset   | IN_5VX3   | 2.001 |  27.078 |   35.048 | 
     | FE_OFC8_reset/A          |   ^   | FE_OFN0_reset   | IN_5VX4   | 0.090 |  27.168 |   35.139 | 
     | FE_OFC8_reset/Q          |   v   | FE_OFN8_reset   | IN_5VX4   | 2.430 |  29.598 |   37.569 | 
     | FE_OFC22_reset/A         |   v   | FE_OFN8_reset   | BU_5VX3   | 0.031 |  29.629 |   37.600 | 
     | FE_OFC22_reset/Q         |   v   | FE_OFN22_reset  | BU_5VX3   | 2.806 |  32.435 |   40.405 | 
     | u_out_mux/g1324/C        |   v   | FE_OFN22_reset  | NO3_5VX1  | 0.054 |  32.489 |   40.459 | 
     | u_out_mux/g1324/Q        |   ^   | u_out_mux/n_40  | NO3_5VX1  | 5.229 |  37.718 |   45.688 | 
     | u_out_mux/g1153/A        |   ^   | u_out_mux/n_40  | AN22_5VX1 | 0.001 |  37.719 |   45.690 | 
     | u_out_mux/g1153/Q        |   v   | u_out_mux/n_160 | AN22_5VX1 | 2.298 |  40.018 |   47.988 | 
     | u_out_mux/g1151/C        |   v   | u_out_mux/n_160 | NA22_5VX1 | 0.003 |  40.021 |   47.992 | 
     | u_out_mux/g1151/Q        |   ^   | u_out_mux/n_161 | NA22_5VX1 | 0.896 |  40.917 |   48.888 | 
     | u_out_mux/flop_reg[10]/D |   ^   | u_out_mux/n_161 | DFRQ_5VX4 | 0.000 |  40.917 |   48.888 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                          |       |            |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |           |       |   0.000 |   -7.971 | 
     | clk__L1_I0/A             |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -7.966 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -7.215 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -7.198 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -6.401 | 
     | clk__L3_I0/A             |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -6.398 | 
     | clk__L3_I0/Q             |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -5.793 | 
     | u_out_mux/flop_reg[10]/C |   ^   | clk__L3_N0 | DFRQ_5VX4 | 0.029 |   2.206 |   -5.764 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_out_mux/cnt_reg[1]/C 
Endpoint:   u_out_mux/cnt_reg[1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.198
- Setup                         0.750
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.448
- Arrival Time                 39.320
= Slack Time                    9.128
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                 |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset           |            |       |  25.000 |   34.128 | 
     | FE_OFC0_reset/A        |   v   | reset           | IN_5VX3    | 0.077 |  25.077 |   34.205 | 
     | FE_OFC0_reset/Q        |   ^   | FE_OFN0_reset   | IN_5VX3    | 2.001 |  27.078 |   36.206 | 
     | FE_OFC8_reset/A        |   ^   | FE_OFN0_reset   | IN_5VX4    | 0.090 |  27.168 |   36.297 | 
     | FE_OFC8_reset/Q        |   v   | FE_OFN8_reset   | IN_5VX4    | 2.430 |  29.598 |   38.726 | 
     | FE_OFC23_reset/A       |   v   | FE_OFN8_reset   | BU_5VX2    | 0.058 |  29.656 |   38.784 | 
     | FE_OFC23_reset/Q       |   v   | FE_OFN23_reset  | BU_5VX2    | 3.004 |  32.660 |   41.789 | 
     | u_out_mux/g1346/A      |   v   | FE_OFN23_reset  | NO2_5VX1   | 0.019 |  32.680 |   41.808 | 
     | u_out_mux/g1346/Q      |   ^   | u_out_mux/n_274 | NO2_5VX1   | 5.611 |  38.291 |   47.419 | 
     | u_out_mux/g278/A       |   ^   | u_out_mux/n_274 | NO2_5VX1   | 0.001 |  38.292 |   47.420 | 
     | u_out_mux/g278/Q       |   v   | u_out_mux/n_0   | NO2_5VX1   | 0.088 |  38.380 |   47.508 | 
     | u_out_mux/g275/AN      |   v   | u_out_mux/n_0   | NA2I1_5VX1 | 0.000 |  38.380 |   47.509 | 
     | u_out_mux/g275/Q       |   v   | u_out_mux/n_3   | NA2I1_5VX1 | 0.939 |  39.319 |   48.448 | 
     | u_out_mux/cnt_reg[1]/D |   v   | u_out_mux/n_3   | DFRQ_5VX1  | 0.000 |  39.320 |   48.448 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   -9.128 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -9.124 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -8.373 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -8.356 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -7.559 | 
     | clk__L3_I0/A           |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -7.556 | 
     | clk__L3_I0/Q           |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -6.951 | 
     | u_out_mux/cnt_reg[1]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.021 |   2.198 |   -6.930 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_out_mux/cnt_reg[0]/C 
Endpoint:   u_out_mux/cnt_reg[0]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.199
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.852
- Arrival Time                 39.058
= Slack Time                    9.794
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                 |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset           |            |       |  25.000 |   34.794 | 
     | FE_OFC0_reset/A        |   v   | reset           | IN_5VX3    | 0.077 |  25.077 |   34.871 | 
     | FE_OFC0_reset/Q        |   ^   | FE_OFN0_reset   | IN_5VX3    | 2.001 |  27.078 |   36.872 | 
     | FE_OFC8_reset/A        |   ^   | FE_OFN0_reset   | IN_5VX4    | 0.090 |  27.168 |   36.962 | 
     | FE_OFC8_reset/Q        |   v   | FE_OFN8_reset   | IN_5VX4    | 2.430 |  29.598 |   39.392 | 
     | FE_OFC23_reset/A       |   v   | FE_OFN8_reset   | BU_5VX2    | 0.058 |  29.656 |   39.450 | 
     | FE_OFC23_reset/Q       |   v   | FE_OFN23_reset  | BU_5VX2    | 3.004 |  32.660 |   42.454 | 
     | u_out_mux/g1346/A      |   v   | FE_OFN23_reset  | NO2_5VX1   | 0.019 |  32.680 |   42.474 | 
     | u_out_mux/g1346/Q      |   ^   | u_out_mux/n_274 | NO2_5VX1   | 5.611 |  38.291 |   48.085 | 
     | u_out_mux/g278/A       |   ^   | u_out_mux/n_274 | NO2_5VX1   | 0.001 |  38.292 |   48.086 | 
     | u_out_mux/g278/Q       |   v   | u_out_mux/n_0   | NO2_5VX1   | 0.088 |  38.380 |   48.174 | 
     | u_out_mux/g276/B       |   v   | u_out_mux/n_0   | NO2I1_5VX1 | 0.000 |  38.380 |   48.174 | 
     | u_out_mux/g276/Q       |   ^   | u_out_mux/n_2   | NO2I1_5VX1 | 0.678 |  39.058 |   48.852 | 
     | u_out_mux/cnt_reg[0]/D |   ^   | u_out_mux/n_2   | DFRQ_5VX1  | 0.000 |  39.058 |   48.852 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   -9.794 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |   -9.790 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |   -9.038 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |   -9.022 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16  | 0.797 |   1.569 |   -8.225 | 
     | clk__L3_I0/A           |   ^   | clk__L2_N0 | BU_5VX16  | 0.003 |   1.572 |   -8.222 | 
     | clk__L3_I0/Q           |   ^   | clk__L3_N0 | BU_5VX16  | 0.606 |   2.178 |   -7.616 | 
     | u_out_mux/cnt_reg[0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.021 |   2.199 |   -7.595 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.238
- Setup                         0.876
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.361
- Arrival Time                 36.604
= Slack Time                   11.757
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |   36.757 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.077 |  25.077 |   36.834 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 1.658 |  26.735 |   38.493 | 
     | FE_OFC12_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.032 |  26.767 |   38.524 | 
     | FE_OFC12_reset/Q                        |   ^   | FE_OFN12_reset              | IN_5VX4    | 3.275 |  30.043 |   41.800 | 
     | FE_OFC26_reset/A                        |   ^   | FE_OFN12_reset              | BU_5VX3    | 0.016 |  30.058 |   41.815 | 
     | FE_OFC26_reset/Q                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 3.167 |  33.226 |   44.983 | 
     | FE_OFC30_reset/A                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 0.021 |  33.247 |   45.004 | 
     | FE_OFC30_reset/Q                        |   ^   | FE_OFN30_reset              | BU_5VX3    | 3.058 |  36.305 |   48.062 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1130/B          |   ^   | FE_OFN30_reset              | NO2I1_5VX1 | 0.031 |  36.336 |   48.093 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.268 |  36.604 |   48.361 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  36.604 |   48.361 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |  -11.757 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.753 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.001 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -10.985 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -10.055 | 
     | clk__L3_I9/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -10.048 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |   -9.532 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.013 |   2.238 |   -9.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.235
- Setup                         0.872
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.363
- Arrival Time                 36.590
= Slack Time                   11.774
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |   36.774 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.077 |  25.077 |   36.851 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 1.658 |  26.735 |   38.509 | 
     | FE_OFC12_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.032 |  26.767 |   38.541 | 
     | FE_OFC12_reset/Q                        |   ^   | FE_OFN12_reset              | IN_5VX4    | 3.275 |  30.043 |   41.816 | 
     | FE_OFC26_reset/A                        |   ^   | FE_OFN12_reset              | BU_5VX3    | 0.016 |  30.058 |   41.832 | 
     | FE_OFC26_reset/Q                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 3.167 |  33.226 |   44.999 | 
     | FE_OFC30_reset/A                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 0.021 |  33.247 |   45.021 | 
     | FE_OFC30_reset/Q                        |   ^   | FE_OFN30_reset              | BU_5VX3    | 3.058 |  36.305 |   48.078 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1129/B          |   ^   | FE_OFN30_reset              | NO2I1_5VX1 | 0.042 |  36.346 |   48.120 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.243 |  36.589 |   48.363 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  36.590 |   48.363 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |  -11.774 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.770 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.018 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.003 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.071 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.067 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2 | BU_5VX16  | 0.517 |   2.224 |   -9.550 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.012 |   2.235 |   -9.538 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.236
- Setup                         0.872
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.365
- Arrival Time                 36.587
= Slack Time                   11.778
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |   36.778 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.077 |  25.077 |   36.855 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 1.658 |  26.735 |   38.513 | 
     | FE_OFC12_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.032 |  26.767 |   38.545 | 
     | FE_OFC12_reset/Q                        |   ^   | FE_OFN12_reset              | IN_5VX4    | 3.275 |  30.043 |   41.820 | 
     | FE_OFC26_reset/A                        |   ^   | FE_OFN12_reset              | BU_5VX3    | 0.016 |  30.058 |   41.836 | 
     | FE_OFC26_reset/Q                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 3.167 |  33.226 |   45.003 | 
     | FE_OFC30_reset/A                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 0.021 |  33.247 |   45.024 | 
     | FE_OFC30_reset/Q                        |   ^   | FE_OFN30_reset              | BU_5VX3    | 3.058 |  36.305 |   48.082 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1109/B          |   ^   | FE_OFN30_reset              | NO2I1_5VX1 | 0.042 |  36.347 |   48.124 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.240 |  36.587 |   48.364 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  36.587 |   48.365 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |  -11.778 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.773 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.022 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.006 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.075 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.071 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2 | BU_5VX16  | 0.517 |   2.224 |   -9.554 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.012 |   2.236 |   -9.541 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Del_Input_reg[2][3]/C 
Endpoint:   Del_Input_reg[2][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.235
- Setup                         0.870
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.366
- Arrival Time                 36.574
= Slack Time                   11.792
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |   36.792 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX3    | 0.077 |  25.077 |   36.869 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX3    | 1.658 |  26.735 |   38.527 | 
     | FE_OFC12_reset/A      |   v   | FE_OFN0_reset  | IN_5VX4    | 0.032 |  26.767 |   38.559 | 
     | FE_OFC12_reset/Q      |   ^   | FE_OFN12_reset | IN_5VX4    | 3.275 |  30.043 |   41.834 | 
     | FE_OFC26_reset/A      |   ^   | FE_OFN12_reset | BU_5VX3    | 0.016 |  30.058 |   41.850 | 
     | FE_OFC26_reset/Q      |   ^   | FE_OFN26_reset | BU_5VX3    | 3.167 |  33.226 |   45.017 | 
     | FE_OFC30_reset/A      |   ^   | FE_OFN26_reset | BU_5VX3    | 0.021 |  33.247 |   45.039 | 
     | FE_OFC30_reset/Q      |   ^   | FE_OFN30_reset | BU_5VX3    | 3.058 |  36.305 |   48.096 | 
     | g100/B                |   ^   | FE_OFN30_reset | NO2I1_5VX1 | 0.041 |  36.346 |   48.138 | 
     | g100/Q                |   v   | n_202          | NO2I1_5VX1 | 0.228 |  36.574 |   48.365 | 
     | Del_Input_reg[2][3]/D |   v   | n_202          | DFRQ_5VX1  | 0.000 |  36.574 |   48.366 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |  -11.792 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.787 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.036 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.020 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.089 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.085 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.517 |   2.224 |   -9.568 | 
     | Del_Input_reg[2][3]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.011 |   2.235 |   -9.556 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.236
- Setup                         0.869
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.367
- Arrival Time                 36.573
= Slack Time                   11.793
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |   36.793 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.077 |  25.077 |   36.870 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 1.658 |  26.735 |   38.529 | 
     | FE_OFC12_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.032 |  26.767 |   38.561 | 
     | FE_OFC12_reset/Q                        |   ^   | FE_OFN12_reset             | IN_5VX4    | 3.275 |  30.043 |   41.836 | 
     | FE_OFC26_reset/A                        |   ^   | FE_OFN12_reset             | BU_5VX3    | 0.016 |  30.058 |   41.852 | 
     | FE_OFC26_reset/Q                        |   ^   | FE_OFN26_reset             | BU_5VX3    | 3.167 |  33.226 |   45.019 | 
     | FE_OFC30_reset/A                        |   ^   | FE_OFN26_reset             | BU_5VX3    | 0.021 |  33.247 |   45.040 | 
     | FE_OFC30_reset/Q                        |   ^   | FE_OFN30_reset             | BU_5VX3    | 3.058 |  36.305 |   48.098 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1133/B          |   ^   | FE_OFN30_reset             | NO2I1_5VX1 | 0.042 |  36.346 |   48.140 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.227 |  36.573 |   48.367 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  36.573 |   48.367 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |  -11.793 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.789 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.038 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.022 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.091 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.087 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2 | BU_5VX16  | 0.517 |   2.224 |   -9.570 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.012 |   2.236 |   -9.557 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Del_Input_reg[2][5]/C 
Endpoint:   Del_Input_reg[2][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.242
- Setup                         0.868
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.374
- Arrival Time                 36.571
= Slack Time                   11.803
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |   36.803 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX3    | 0.077 |  25.077 |   36.880 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX3    | 1.658 |  26.735 |   38.539 | 
     | FE_OFC12_reset/A      |   v   | FE_OFN0_reset  | IN_5VX4    | 0.032 |  26.767 |   38.570 | 
     | FE_OFC12_reset/Q      |   ^   | FE_OFN12_reset | IN_5VX4    | 3.275 |  30.043 |   41.846 | 
     | FE_OFC26_reset/A      |   ^   | FE_OFN12_reset | BU_5VX3    | 0.016 |  30.058 |   41.862 | 
     | FE_OFC26_reset/Q      |   ^   | FE_OFN26_reset | BU_5VX3    | 3.167 |  33.226 |   45.029 | 
     | FE_OFC30_reset/A      |   ^   | FE_OFN26_reset | BU_5VX3    | 0.021 |  33.247 |   45.050 | 
     | FE_OFC30_reset/Q      |   ^   | FE_OFN30_reset | BU_5VX3    | 3.058 |  36.305 |   48.108 | 
     | g57/B                 |   ^   | FE_OFN30_reset | NO2I1_5VX1 | 0.042 |  36.347 |   48.150 | 
     | g57/Q                 |   v   | n_245          | NO2I1_5VX1 | 0.224 |  36.571 |   48.374 | 
     | Del_Input_reg[2][5]/D |   v   | n_245          | DFRQ_5VX1  | 0.000 |  36.571 |   48.374 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |  -11.803 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.799 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.047 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.032 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.101 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.097 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.522 |   2.228 |   -9.575 | 
     | Del_Input_reg[2][5]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.014 |   2.242 |   -9.561 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Del_Input_reg[2][6]/C 
Endpoint:   Del_Input_reg[2][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.233
- Setup                         0.868
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.365
- Arrival Time                 36.562
= Slack Time                   11.803
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |   36.803 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX3    | 0.077 |  25.077 |   36.881 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX3    | 1.658 |  26.735 |   38.539 | 
     | FE_OFC12_reset/A      |   v   | FE_OFN0_reset  | IN_5VX4    | 0.032 |  26.767 |   38.571 | 
     | FE_OFC12_reset/Q      |   ^   | FE_OFN12_reset | IN_5VX4    | 3.275 |  30.043 |   41.846 | 
     | FE_OFC26_reset/A      |   ^   | FE_OFN12_reset | BU_5VX3    | 0.016 |  30.058 |   41.862 | 
     | FE_OFC26_reset/Q      |   ^   | FE_OFN26_reset | BU_5VX3    | 3.167 |  33.226 |   45.029 | 
     | FE_OFC30_reset/A      |   ^   | FE_OFN26_reset | BU_5VX3    | 0.021 |  33.247 |   45.050 | 
     | FE_OFC30_reset/Q      |   ^   | FE_OFN30_reset | BU_5VX3    | 3.058 |  36.305 |   48.108 | 
     | g58/B                 |   ^   | FE_OFN30_reset | NO2I1_5VX1 | 0.041 |  36.346 |   48.149 | 
     | g58/Q                 |   v   | n_244          | NO2I1_5VX1 | 0.216 |  36.562 |   48.365 | 
     | Del_Input_reg[2][6]/D |   v   | n_244          | DFRQ_5VX1  | 0.000 |  36.562 |   48.365 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |  -11.803 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.799 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.048 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -11.031 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -10.101 | 
     | clk__L3_I6/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -10.094 | 
     | clk__L3_I6/Q          |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |   -9.582 | 
     | Del_Input_reg[2][6]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.012 |   2.233 |   -9.570 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.235
- Setup                         0.866
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.370
- Arrival Time                 36.549
= Slack Time                   11.821
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |   36.821 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.077 |  25.077 |   36.898 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 1.658 |  26.735 |   38.557 | 
     | FE_OFC12_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.032 |  26.767 |   38.589 | 
     | FE_OFC12_reset/Q                        |   ^   | FE_OFN12_reset              | IN_5VX4    | 3.275 |  30.043 |   41.864 | 
     | FE_OFC26_reset/A                        |   ^   | FE_OFN12_reset              | BU_5VX3    | 0.016 |  30.058 |   41.880 | 
     | FE_OFC26_reset/Q                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 3.167 |  33.226 |   45.047 | 
     | FE_OFC30_reset/A                        |   ^   | FE_OFN26_reset              | BU_5VX3    | 0.021 |  33.247 |   45.068 | 
     | FE_OFC30_reset/Q                        |   ^   | FE_OFN30_reset              | BU_5VX3    | 3.058 |  36.305 |   48.126 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1113/B          |   ^   | FE_OFN30_reset              | NO2I1_5VX1 | 0.042 |  36.346 |   48.168 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.202 |  36.548 |   48.370 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  36.549 |   48.370 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |  -11.821 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.817 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.066 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.050 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.119 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.115 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2 | BU_5VX16  | 0.517 |   2.224 |   -9.598 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.012 |   2.235 |   -9.586 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Del_Input_reg[2][4]/C 
Endpoint:   Del_Input_reg[2][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.242
- Setup                         0.866
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.377
- Arrival Time                 36.553
= Slack Time                   11.824
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |   36.824 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX3    | 0.077 |  25.077 |   36.901 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX3    | 1.658 |  26.735 |   38.559 | 
     | FE_OFC12_reset/A      |   v   | FE_OFN0_reset  | IN_5VX4    | 0.032 |  26.767 |   38.591 | 
     | FE_OFC12_reset/Q      |   ^   | FE_OFN12_reset | IN_5VX4    | 3.275 |  30.043 |   41.866 | 
     | FE_OFC26_reset/A      |   ^   | FE_OFN12_reset | BU_5VX3    | 0.016 |  30.058 |   41.882 | 
     | FE_OFC26_reset/Q      |   ^   | FE_OFN26_reset | BU_5VX3    | 3.167 |  33.226 |   45.049 | 
     | FE_OFC30_reset/A      |   ^   | FE_OFN26_reset | BU_5VX3    | 0.021 |  33.247 |   45.071 | 
     | FE_OFC30_reset/Q      |   ^   | FE_OFN30_reset | BU_5VX3    | 3.058 |  36.305 |   48.128 | 
     | g97/B                 |   ^   | FE_OFN30_reset | NO2I1_5VX1 | 0.042 |  36.346 |   48.170 | 
     | g97/Q                 |   v   | n_205          | NO2I1_5VX1 | 0.206 |  36.553 |   48.376 | 
     | Del_Input_reg[2][4]/D |   v   | n_205          | DFRQ_5VX1  | 0.000 |  36.553 |   48.377 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |  -11.824 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.820 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.068 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -11.053 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -10.122 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -10.118 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.522 |   2.228 |   -9.596 | 
     | Del_Input_reg[2][4]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.014 |   2.242 |   -9.582 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Del_Input_reg[2][0]/C 
Endpoint:   Del_Input_reg[2][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.237
- Setup                         0.866
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.371
- Arrival Time                 36.542
= Slack Time                   11.829
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |   36.829 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX3    | 0.077 |  25.077 |   36.906 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX3    | 1.658 |  26.735 |   38.565 | 
     | FE_OFC12_reset/A      |   v   | FE_OFN0_reset  | IN_5VX4    | 0.032 |  26.767 |   38.596 | 
     | FE_OFC12_reset/Q      |   ^   | FE_OFN12_reset | IN_5VX4    | 3.275 |  30.043 |   41.872 | 
     | FE_OFC26_reset/A      |   ^   | FE_OFN12_reset | BU_5VX3    | 0.016 |  30.058 |   41.888 | 
     | FE_OFC26_reset/Q      |   ^   | FE_OFN26_reset | BU_5VX3    | 3.167 |  33.226 |   45.055 | 
     | FE_OFC30_reset/A      |   ^   | FE_OFN26_reset | BU_5VX3    | 0.021 |  33.247 |   45.076 | 
     | FE_OFC30_reset/Q      |   ^   | FE_OFN30_reset | BU_5VX3    | 3.058 |  36.305 |   48.134 | 
     | g96/B                 |   ^   | FE_OFN30_reset | NO2I1_5VX1 | 0.032 |  36.337 |   48.166 | 
     | g96/Q                 |   v   | n_206          | NO2I1_5VX1 | 0.205 |  36.542 |   48.371 | 
     | Del_Input_reg[2][0]/D |   v   | n_206          | DFRQ_5VX1  | 0.000 |  36.542 |   48.371 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |  -11.829 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -11.825 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -11.074 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -11.057 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -10.127 | 
     | clk__L3_I9/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -10.121 | 
     | clk__L3_I9/Q          |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |   -9.604 | 
     | Del_Input_reg[2][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.013 |   2.238 |   -9.592 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.238
- Setup                         0.335
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.902
- Arrival Time                 35.217
= Slack Time                   13.685
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.685 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.762 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.763 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.819 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.602 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.622 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.051 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1093/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.008 |  34.373 |   48.059 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1093/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_35 | AO22_5VX1 | 0.843 |  35.217 |   48.902 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_35 | DFRQ_5VX1 | 0.000 |  35.217 |   48.902 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.685 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.681 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.930 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.913 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -11.983 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -11.977 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |  -11.460 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.013 |   2.238 |  -11.448 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.241
- Setup                         0.335
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.906
- Arrival Time                 35.210
= Slack Time                   13.696
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.696 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.773 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.774 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.830 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.613 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.633 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.061 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1038/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.371 |   48.067 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1038/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_57 | AO22_5VX1 | 0.838 |  35.210 |   48.906 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_57 | DFRQ_5VX1 | 0.000 |  35.210 |   48.906 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.696 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.692 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.940 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -12.925 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -11.994 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -11.990 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.522 |   2.228 |  -11.468 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.014 |   2.241 |  -11.455 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.233
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.898
- Arrival Time                 35.191
= Slack Time                   13.707
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.707 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.784 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.785 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.840 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.624 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.644 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.072 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1090/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.002 |  34.368 |   48.074 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1090/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_38 | AO22_5VX1 | 0.824 |  35.191 |   48.898 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][6]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_38 | DFRQ_5VX1 | 0.000 |  35.191 |   48.898 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.707 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.703 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.951 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.934 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.005 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -11.998 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.485 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.011 |   2.233 |  -11.474 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.250
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.910
- Arrival Time                 35.197
= Slack Time                   13.713
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                         |   v   | reset                       |           |       |  25.000 |   38.713 | 
     | FE_OFC0_reset/A                               |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.790 | 
     | FE_OFC0_reset/Q                               |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.791 | 
     | FE_OFC11_reset/A                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.847 | 
     | FE_OFC11_reset/Q                              |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.630 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A                |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.650 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.078 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1039/C                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.007 |  34.373 |   48.086 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1039/Q                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_56 | AO22_5VX1 | 0.824 |  35.197 |   48.910 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][10]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_56 | DFRQ_5VX1 | 0.000 |  35.197 |   48.910 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |  -13.713 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.709 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.957 | 
     | clk__L2_I2/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |  -12.941 | 
     | clk__L2_I2/Q                                  |   ^   | clk__L2_N2 | IN_5VX16  | 0.789 |   1.561 |  -12.153 | 
     | clk__L3_I5/A                                  |   ^   | clk__L2_N2 | BU_5VX16  | 0.002 |   1.562 |  -12.151 | 
     | clk__L3_I5/Q                                  |   ^   | clk__L3_N5 | BU_5VX16  | 0.649 |   2.212 |  -11.502 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][10]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.039 |   2.250 |  -11.463 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.234
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.900
- Arrival Time                 35.186
= Slack Time                   13.714
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.714 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.791 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.791 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.847 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.631 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.650 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.079 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1082/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.003 |  34.368 |   48.082 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1082/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_46 | AO22_5VX1 | 0.818 |  35.186 |   48.900 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][6]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_46 | DFRQ_5VX1 | 0.000 |  35.186 |   48.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.714 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.709 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.958 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.941 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.011 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.004 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.492 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][6]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.013 |   2.234 |  -11.480 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.232
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.898
- Arrival Time                 35.183
= Slack Time                   13.715
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.715 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.792 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.793 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.849 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.632 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.652 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.080 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1040/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.371 |   48.086 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1040/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_55 | AO22_5VX1 | 0.812 |  35.183 |   48.897 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_55 | DFRQ_5VX1 | 0.000 |  35.183 |   48.898 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.715 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.711 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.959 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.942 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.013 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.006 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.493 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.010 |   2.232 |  -11.483 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.232
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.898
- Arrival Time                 35.180
= Slack Time                   13.718
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.718 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.795 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.796 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.852 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.635 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.655 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.083 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1101/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.005 |  34.370 |   48.089 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1101/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_27 | AO22_5VX1 | 0.810 |  35.180 |   48.898 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][4]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_27 | DFRQ_5VX1 | 0.000 |  35.180 |   48.898 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.718 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.714 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.963 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.946 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.016 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.009 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.497 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][4]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.011 |   2.232 |  -11.486 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.238
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.904
- Arrival Time                 35.183
= Slack Time                   13.721
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.721 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.798 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.799 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.855 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.638 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.658 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.086 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1095/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.008 |  34.373 |   48.094 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1095/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_33 | AO22_5VX1 | 0.809 |  35.183 |   48.904 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_33 | DFRQ_5VX1 | 0.000 |  35.183 |   48.904 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.721 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.717 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.965 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.948 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.019 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.012 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |  -11.496 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.013 |   2.238 |  -11.483 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.236
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.902
- Arrival Time                 35.181
= Slack Time                   13.721
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.721 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.798 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.799 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.855 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.638 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.658 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.086 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1100/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.371 |   48.092 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1100/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_28 | AO22_5VX1 | 0.809 |  35.180 |   48.901 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][3]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_28 | DFRQ_5VX1 | 0.000 |  35.181 |   48.902 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.721 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.717 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.965 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.949 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.019 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.012 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |  -11.496 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][3]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.011 |   2.236 |  -11.485 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.250
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.910
- Arrival Time                 35.189
= Slack Time                   13.722
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                         |   v   | reset                       |           |       |  25.000 |   38.722 | 
     | FE_OFC0_reset/A                               |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.799 | 
     | FE_OFC0_reset/Q                               |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.799 | 
     | FE_OFC11_reset/A                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.855 | 
     | FE_OFC11_reset/Q                              |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.639 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A                |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.658 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.087 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1096/C                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.007 |  34.373 |   48.094 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1096/Q                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_32 | AO22_5VX1 | 0.816 |  35.189 |   48.910 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][10]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_32 | DFRQ_5VX1 | 0.000 |  35.189 |   48.910 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |  -13.722 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.717 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.966 | 
     | clk__L2_I2/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |  -12.950 | 
     | clk__L2_I2/Q                                  |   ^   | clk__L2_N2 | IN_5VX16  | 0.789 |   1.561 |  -12.161 | 
     | clk__L3_I5/A                                  |   ^   | clk__L2_N2 | BU_5VX16  | 0.002 |   1.562 |  -12.159 | 
     | clk__L3_I5/Q                                  |   ^   | clk__L3_N5 | BU_5VX16  | 0.649 |   2.212 |  -11.510 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][10]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.039 |   2.250 |  -11.471 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.234
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.900
- Arrival Time                 35.174
= Slack Time                   13.725
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.725 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.803 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.803 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.859 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.642 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.662 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.091 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1089/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.004 |  34.369 |   48.095 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1089/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_39 | AO22_5VX1 | 0.805 |  35.174 |   48.900 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_39 | DFRQ_5VX1 | 0.000 |  35.174 |   48.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.725 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.721 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.970 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.953 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.023 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.016 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.504 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.012 |   2.234 |  -11.492 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.237
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.903
- Arrival Time                 35.175
= Slack Time                   13.728
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.728 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.806 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.806 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.862 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.645 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.665 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.094 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1081/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.007 |  34.373 |   48.101 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1081/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_47 | AO22_5VX1 | 0.802 |  35.175 |   48.903 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_47 | DFRQ_5VX1 | 0.000 |  35.175 |   48.903 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.728 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.724 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.973 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.956 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.026 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.020 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |  -11.503 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.012 |   2.237 |  -11.491 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.234
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.900
- Arrival Time                 35.171
= Slack Time                   13.728
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.729 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.806 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.806 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.862 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.645 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.665 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.094 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1080/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.002 |  34.367 |   48.096 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1080/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_48 | AO22_5VX1 | 0.804 |  35.171 |   48.900 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][5]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_48 | DFRQ_5VX1 | 0.000 |  35.171 |   48.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.728 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.724 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.973 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.956 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.026 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.019 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.507 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.012 |   2.234 |  -11.495 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.245
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.911
- Arrival Time                 35.182
= Slack Time                   13.729
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.729 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.806 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.807 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.863 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.646 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.666 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.094 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1045/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.371 |   48.100 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1045/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_50 | AO22_5VX1 | 0.811 |  35.182 |   48.911 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_50 | DFRQ_5VX1 | 0.000 |  35.182 |   48.911 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.729 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.725 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.973 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.956 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.027 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.004 |   1.706 |  -12.023 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8 | BU_5VX16  | 0.522 |   2.228 |  -11.501 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.017 |   2.245 |  -11.484 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.232
- Setup                         0.333
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.898
- Arrival Time                 35.167
= Slack Time                   13.731
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.731 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.808 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.809 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.865 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.648 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.667 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.096 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1088/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.005 |  34.370 |   48.101 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1088/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_40 | AO22_5VX1 | 0.797 |  35.167 |   48.898 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_40 | DFRQ_5VX1 | 0.000 |  35.167 |   48.898 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.731 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.727 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.975 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.958 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.029 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.022 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.509 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.010 |   2.232 |  -11.499 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.237
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.903
- Arrival Time                 35.171
= Slack Time                   13.732
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.732 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.809 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.810 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.866 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.649 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.669 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.097 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1097/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.008 |  34.373 |   48.105 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1097/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_31 | AO22_5VX1 | 0.798 |  35.171 |   48.903 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_31 | DFRQ_5VX1 | 0.000 |  35.171 |   48.903 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.732 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.728 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.976 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.960 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.030 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.023 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |  -11.507 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.012 |   2.237 |  -11.496 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.234
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.900
- Arrival Time                 35.167
= Slack Time                   13.734
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.734 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.811 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.811 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.867 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.651 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.670 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.099 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1042/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.002 |  34.367 |   48.101 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1042/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_53 | AO22_5VX1 | 0.799 |  35.167 |   48.900 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_53 | DFRQ_5VX1 | 0.000 |  35.167 |   48.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.734 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.729 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.978 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.961 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.031 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.024 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.512 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.012 |   2.234 |  -11.500 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.251
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.911
- Arrival Time                 35.177
= Slack Time                   13.734
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.734 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.811 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.812 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.868 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.651 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.671 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.099 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1046/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.007 |  34.372 |   48.106 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1046/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_49 | AO22_5VX1 | 0.805 |  35.177 |   48.911 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_49 | DFRQ_5VX1 | 0.000 |  35.177 |   48.911 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.734 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.730 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.978 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.016 |   0.772 |  -12.962 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.789 |   1.561 |  -12.174 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.002 |   1.562 |  -12.172 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.649 |   2.212 |  -11.522 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.039 |   2.251 |  -11.483 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.237
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.904
- Arrival Time                 35.169
= Slack Time                   13.735
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.735 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.812 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.813 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.868 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.652 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.671 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.100 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1037/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.008 |  34.373 |   48.108 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1037/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_58 | AO22_5VX1 | 0.796 |  35.169 |   48.904 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_58 | DFRQ_5VX1 | 0.000 |  35.169 |   48.904 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.735 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.730 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.979 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.962 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.033 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.026 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.516 |   2.225 |  -11.510 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.013 |   2.238 |  -11.497 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][4]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.233
- Setup                         0.333
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.900
- Arrival Time                 35.165
= Slack Time                   13.735
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.735 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.812 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.813 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.868 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.652 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.671 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.100 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1041/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.005 |  34.370 |   48.105 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1041/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_54 | AO22_5VX1 | 0.795 |  35.165 |   48.900 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][4]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_54 | DFRQ_5VX1 | 0.000 |  35.165 |   48.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.735 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.731 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.979 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.962 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.033 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.007 |   1.709 |  -12.026 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.512 |   2.221 |  -11.513 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.012 |   2.233 |  -11.502 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.243
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.909
- Arrival Time                 35.172
= Slack Time                   13.737
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.737 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.814 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.814 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.870 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.654 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.673 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.102 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1094/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.007 |  34.372 |   48.109 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1094/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_34 | AO22_5VX1 | 0.800 |  35.172 |   48.909 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_34 | DFRQ_5VX1 | 0.000 |  35.172 |   48.909 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.737 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.732 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.981 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.964 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.034 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.005 |   1.707 |  -12.029 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7 | BU_5VX16  | 0.522 |   2.229 |  -11.507 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.014 |   2.243 |  -11.494 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.242
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.908
- Arrival Time                 35.171
= Slack Time                   13.737
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.737 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.814 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.815 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.871 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.654 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.674 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.102 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1099/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.007 |  34.372 |   48.109 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1099/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_29 | AO22_5VX1 | 0.799 |  35.171 |   48.908 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][2]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_29 | DFRQ_5VX1 | 0.000 |  35.171 |   48.908 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.737 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.733 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.981 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -12.966 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -12.035 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -12.031 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.522 |   2.228 |  -11.509 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.014 |   2.242 |  -11.495 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.245
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.911
- Arrival Time                 35.174
= Slack Time                   13.737
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.737 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.814 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.815 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.871 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.654 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.674 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.102 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1091/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.004 |  34.370 |   48.107 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1091/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_37 | AO22_5VX1 | 0.804 |  35.173 |   48.911 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][7]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_37 | DFRQ_5VX1 | 0.000 |  35.174 |   48.911 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.737 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.733 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.981 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.965 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.035 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.005 |   1.707 |  -12.030 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7 | BU_5VX16  | 0.522 |   2.229 |  -11.508 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.015 |   2.245 |  -11.492 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.243
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.910
- Arrival Time                 35.171
= Slack Time                   13.739
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.739 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.816 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.816 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.872 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.656 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.675 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.104 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1084/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.005 |  34.370 |   48.108 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1084/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_44 | AO22_5VX1 | 0.801 |  35.171 |   48.909 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][7]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_44 | DFRQ_5VX1 | 0.000 |  35.171 |   48.910 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.739 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.734 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.983 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.966 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.036 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.005 |   1.707 |  -12.031 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7 | BU_5VX16  | 0.522 |   2.229 |  -11.509 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.014 |   2.243 |  -11.495 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.245
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.911
- Arrival Time                 35.172
= Slack Time                   13.739
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                         |   v   | reset                       |           |       |  25.000 |   38.739 | 
     | FE_OFC0_reset/A                               |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.816 | 
     | FE_OFC0_reset/Q                               |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.817 | 
     | FE_OFC11_reset/A                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.873 | 
     | FE_OFC11_reset/Q                              |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.656 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A                |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.676 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.104 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/C                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.372 |   48.111 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/Q                |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30 | AO22_5VX1 | 0.800 |  35.172 |   48.911 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30 | DFRQ_5VX1 | 0.000 |  35.172 |   48.911 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |  -13.739 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.735 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.983 | 
     | clk__L2_I3/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.772 |  -12.966 | 
     | clk__L2_I3/Q                                  |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.037 | 
     | clk__L3_I8/A                                  |   ^   | clk__L2_N3 | BU_5VX16  | 0.004 |   1.706 |  -12.033 | 
     | clk__L3_I8/Q                                  |   ^   | clk__L3_N8 | BU_5VX16  | 0.522 |   2.228 |  -11.511 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.016 |   2.245 |  -11.494 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.241
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.908
- Arrival Time                 35.168
= Slack Time                   13.740
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.740 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.817 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.818 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.874 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.657 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.677 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.105 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.371 |   48.111 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43 | AO22_5VX1 | 0.797 |  35.168 |   48.908 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43 | DFRQ_5VX1 | 0.000 |  35.168 |   48.908 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.740 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.736 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.984 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.015 |   0.771 |  -12.969 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.931 |   1.702 |  -12.038 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.004 |   1.706 |  -12.034 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.522 |   2.228 |  -11.512 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.014 |   2.241 |  -11.498 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Analysis View: MAXview
Other End Arrival Time          2.244
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   3.000
= Required Time                48.910
- Arrival Time                 35.168
= Slack Time                   13.743
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                       |           |       |  25.000 |   38.743 | 
     | FE_OFC0_reset/A                              |   v   | reset                       | IN_5VX3   | 0.077 |  25.077 |   38.820 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset               | IN_5VX3   | 2.001 |  27.078 |   40.821 | 
     | FE_OFC11_reset/A                             |   ^   | FE_OFN0_reset               | IN_5VX3   | 0.056 |  27.134 |   40.876 | 
     | FE_OFC11_reset/Q                             |   v   | FE_OFN11_reset              | IN_5VX3   | 2.783 |  29.917 |   43.660 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/A               |   v   | FE_OFN11_reset              | NO2_5VX2  | 0.020 |  29.937 |   43.679 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | NO2_5VX2  | 4.429 |  34.365 |   48.108 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1086/C               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_15 | AO22_5VX1 | 0.006 |  34.372 |   48.114 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1086/Q               |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_42 | AO22_5VX1 | 0.796 |  35.168 |   48.910 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][8]/D |   ^   | u_Z1Z3_FIR[2].u_Z1toZ3/n_42 | DFRQ_5VX1 | 0.000 |  35.168 |   48.910 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |  -13.743 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.004 |   0.004 |  -13.738 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.752 |   0.756 |  -12.987 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.017 |   0.773 |  -12.970 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.930 |   1.702 |  -12.041 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.004 |   1.706 |  -12.037 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8 | BU_5VX16  | 0.522 |   2.228 |  -11.514 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][8]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.016 |   2.244 |  -11.499 | 
     +------------------------------------------------------------------------------------------------------------+ 

