
`timescale 1ns / 1ns

module test;



reg  CLK, INV_CLK;

wire [0:3]  O;

reg [0:3]  I;



Design_4bitregister_schematic top(O[0], O[1], O[2], O[3], CLK, I[0], 
     I[1], I[2], I[3], INV_CLK); 
 
