ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_Timer_IO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_Timer_IO_Init:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_timer.c"
   1:Bsp/periph_timer.c **** #include "stm32f4xx_tim.h"
   2:Bsp/periph_timer.c **** #include "periph_timer.h"
   3:Bsp/periph_timer.c **** #include "periph_gpio.h"
   4:Bsp/periph_timer.c **** #include "periph_dma.h"
   5:Bsp/periph_timer.c **** #include "misc.h"
   6:Bsp/periph_timer.c **** #include <stdbool.h>
   7:Bsp/periph_timer.c **** 
   8:Bsp/periph_timer.c **** TIM_TypeDef *Timer_Port[Timer_Port_Sum] = {TIM2,
   9:Bsp/periph_timer.c **** 										   TIM3,
  10:Bsp/periph_timer.c **** 										   TIM4,
  11:Bsp/periph_timer.c **** 										   TIM8};
  12:Bsp/periph_timer.c **** 
  13:Bsp/periph_timer.c **** static uint32_t Timer_CLK[Timer_Port_Sum] = {RCC_APB1Periph_TIM2,
  14:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM3,
  15:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM4,
  16:Bsp/periph_timer.c **** 											 RCC_APB2Periph_TIM8};
  17:Bsp/periph_timer.c **** 
  18:Bsp/periph_timer.c **** static uint8_t Timer_IRQ_Channel[Timer_Port_Sum] = {TIM2_IRQn,
  19:Bsp/periph_timer.c **** 													TIM3_IRQn,
  20:Bsp/periph_timer.c **** 													TIM4_IRQn};
  21:Bsp/periph_timer.c **** 
  22:Bsp/periph_timer.c **** static void (*PWM_Set_Value[PWM_SUM])(TIM_TypeDef *TIMx, uint32_t Compare1) = {TIM_SetCompare1,
  23:Bsp/periph_timer.c **** 																			   TIM_SetCompare2,
  24:Bsp/periph_timer.c **** 																			   TIM_SetCompare3,
  25:Bsp/periph_timer.c **** 																			   TIM_SetCompare4};
  26:Bsp/periph_timer.c **** 
  27:Bsp/periph_timer.c **** static void periph_Timer_IO_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer_PWM_Ch
  28:Bsp/periph_timer.c **** {
  29              		.loc 1 28 1 view -0
  30              		.cfi_startproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 2


  31              		@ args = 4, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 28 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  42 0004 1646     		mov	r6, r2
  43 0006 1D46     		mov	r5, r3
  29:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
  44              		.loc 1 29 2 is_stmt 1 view .LVU2
  45              		.loc 1 29 5 is_stmt 0 view .LVU3
  46 0008 0129     		cmp	r1, #1
  47 000a 08D0     		beq	.L15
  48              	.LVL1:
  49              	.L2:
  30:Bsp/periph_timer.c **** 	{
  31:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  32:Bsp/periph_timer.c **** 		{
  33:Bsp/periph_timer.c **** 		case Timer_2:
  34:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH1_IO_Init();
  35:Bsp/periph_timer.c **** 			break;
  36:Bsp/periph_timer.c **** 		case Timer_3:
  37:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH1_IO_Init();
  38:Bsp/periph_timer.c **** 			break;
  39:Bsp/periph_timer.c **** 		case Timer_4:
  40:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH1_IO_Init();
  41:Bsp/periph_timer.c **** 			break;
  42:Bsp/periph_timer.c **** 		default:
  43:Bsp/periph_timer.c **** 			break;
  44:Bsp/periph_timer.c **** 		}
  45:Bsp/periph_timer.c **** 	}
  46:Bsp/periph_timer.c **** 
  47:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
  50              		.loc 1 47 2 is_stmt 1 view .LVU4
  51              		.loc 1 47 5 is_stmt 0 view .LVU5
  52 000c 012E     		cmp	r6, #1
  53 000e 15D0     		beq	.L16
  54              	.L5:
  48:Bsp/periph_timer.c **** 	{
  49:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  50:Bsp/periph_timer.c **** 		{
  51:Bsp/periph_timer.c **** 		case Timer_2:
  52:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH2_IO_Init();
  53:Bsp/periph_timer.c **** 			break;
  54:Bsp/periph_timer.c **** 		case Timer_3:
  55:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH2_IO_Init();
  56:Bsp/periph_timer.c **** 			break;
  57:Bsp/periph_timer.c **** 		case Timer_4:
  58:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH2_IO_Init();
  59:Bsp/periph_timer.c **** 			break;
  60:Bsp/periph_timer.c **** 		default:
  61:Bsp/periph_timer.c **** 			break;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 3


  62:Bsp/periph_timer.c **** 		}
  63:Bsp/periph_timer.c **** 	}
  64:Bsp/periph_timer.c **** 
  65:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
  55              		.loc 1 65 2 is_stmt 1 view .LVU6
  56              		.loc 1 65 5 is_stmt 0 view .LVU7
  57 0010 012D     		cmp	r5, #1
  58 0012 22D0     		beq	.L17
  59              	.L8:
  66:Bsp/periph_timer.c **** 	{
  67:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  68:Bsp/periph_timer.c **** 		{
  69:Bsp/periph_timer.c **** 		case Timer_2:
  70:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH3_IO_Init();
  71:Bsp/periph_timer.c **** 			break;
  72:Bsp/periph_timer.c **** 		case Timer_3:
  73:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH3_IO_Init();
  74:Bsp/periph_timer.c **** 			break;
  75:Bsp/periph_timer.c **** 		case Timer_4:
  76:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH3_IO_Init();
  77:Bsp/periph_timer.c **** 			break;
  78:Bsp/periph_timer.c **** 		default:
  79:Bsp/periph_timer.c **** 			break;
  80:Bsp/periph_timer.c **** 		}
  81:Bsp/periph_timer.c **** 	}
  82:Bsp/periph_timer.c **** 
  83:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
  60              		.loc 1 83 2 is_stmt 1 view .LVU8
  61              		.loc 1 83 5 is_stmt 0 view .LVU9
  62 0014 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
  63 0018 012B     		cmp	r3, #1
  64 001a 2DD0     		beq	.L18
  65              	.L1:
  84:Bsp/periph_timer.c **** 	{
  85:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  86:Bsp/periph_timer.c **** 		{
  87:Bsp/periph_timer.c **** 		case Timer_2:
  88:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH4_IO_Init();
  89:Bsp/periph_timer.c **** 			break;
  90:Bsp/periph_timer.c **** 		case Timer_3:
  91:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH4_IO_Init();
  92:Bsp/periph_timer.c **** 			break;
  93:Bsp/periph_timer.c **** 		case Timer_4:
  94:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH4_IO_Init();
  95:Bsp/periph_timer.c **** 			break;
  96:Bsp/periph_timer.c **** 		default:
  97:Bsp/periph_timer.c **** 			break;
  98:Bsp/periph_timer.c **** 		}
  99:Bsp/periph_timer.c **** 	}
 100:Bsp/periph_timer.c **** }
  66              		.loc 1 100 1 view .LVU10
  67 001c 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL2:
  69              	.L15:
  31:Bsp/periph_timer.c **** 		{
  70              		.loc 1 31 3 is_stmt 1 view .LVU11
  71 001e 0128     		cmp	r0, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 4


  72 0020 06D0     		beq	.L3
  73 0022 0228     		cmp	r0, #2
  74 0024 07D0     		beq	.L4
  75 0026 0028     		cmp	r0, #0
  76 0028 F0D1     		bne	.L2
  34:Bsp/periph_timer.c **** 			break;
  77              		.loc 1 34 4 view .LVU12
  78 002a FFF7FEFF 		bl	GPIO_TIM2_PWMCH1_IO_Init
  79              	.LVL3:
  35:Bsp/periph_timer.c **** 		case Timer_3:
  80              		.loc 1 35 4 view .LVU13
  81 002e EDE7     		b	.L2
  82              	.LVL4:
  83              	.L3:
  37:Bsp/periph_timer.c **** 			break;
  84              		.loc 1 37 4 view .LVU14
  85 0030 FFF7FEFF 		bl	GPIO_TIM3_PWMCH1_IO_Init
  86              	.LVL5:
  38:Bsp/periph_timer.c **** 		case Timer_4:
  87              		.loc 1 38 4 view .LVU15
  88 0034 EAE7     		b	.L2
  89              	.LVL6:
  90              	.L4:
  40:Bsp/periph_timer.c **** 			break;
  91              		.loc 1 40 4 view .LVU16
  92 0036 FFF7FEFF 		bl	GPIO_TIM4_PWMCH1_IO_Init
  93              	.LVL7:
  41:Bsp/periph_timer.c **** 		default:
  94              		.loc 1 41 4 view .LVU17
  95 003a E7E7     		b	.L2
  96              	.L16:
  49:Bsp/periph_timer.c **** 		{
  97              		.loc 1 49 3 view .LVU18
  98 003c 012C     		cmp	r4, #1
  99 003e 06D0     		beq	.L6
 100 0040 022C     		cmp	r4, #2
 101 0042 07D0     		beq	.L7
 102 0044 002C     		cmp	r4, #0
 103 0046 E3D1     		bne	.L5
  52:Bsp/periph_timer.c **** 			break;
 104              		.loc 1 52 4 view .LVU19
 105 0048 FFF7FEFF 		bl	GPIO_TIM2_PWMCH2_IO_Init
 106              	.LVL8:
  53:Bsp/periph_timer.c **** 		case Timer_3:
 107              		.loc 1 53 4 view .LVU20
 108 004c E0E7     		b	.L5
 109              	.L6:
  55:Bsp/periph_timer.c **** 			break;
 110              		.loc 1 55 4 view .LVU21
 111 004e FFF7FEFF 		bl	GPIO_TIM3_PWMCH2_IO_Init
 112              	.LVL9:
  56:Bsp/periph_timer.c **** 		case Timer_4:
 113              		.loc 1 56 4 view .LVU22
 114 0052 DDE7     		b	.L5
 115              	.L7:
  58:Bsp/periph_timer.c **** 			break;
 116              		.loc 1 58 4 view .LVU23
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 5


 117 0054 FFF7FEFF 		bl	GPIO_TIM4_PWMCH2_IO_Init
 118              	.LVL10:
  59:Bsp/periph_timer.c **** 		default:
 119              		.loc 1 59 4 view .LVU24
 120 0058 DAE7     		b	.L5
 121              	.L17:
  67:Bsp/periph_timer.c **** 		{
 122              		.loc 1 67 3 view .LVU25
 123 005a 012C     		cmp	r4, #1
 124 005c 06D0     		beq	.L9
 125 005e 022C     		cmp	r4, #2
 126 0060 07D0     		beq	.L10
 127 0062 002C     		cmp	r4, #0
 128 0064 D6D1     		bne	.L8
  70:Bsp/periph_timer.c **** 			break;
 129              		.loc 1 70 4 view .LVU26
 130 0066 FFF7FEFF 		bl	GPIO_TIM2_PWMCH3_IO_Init
 131              	.LVL11:
  71:Bsp/periph_timer.c **** 		case Timer_3:
 132              		.loc 1 71 4 view .LVU27
 133 006a D3E7     		b	.L8
 134              	.L9:
  73:Bsp/periph_timer.c **** 			break;
 135              		.loc 1 73 4 view .LVU28
 136 006c FFF7FEFF 		bl	GPIO_TIM3_PWMCH3_IO_Init
 137              	.LVL12:
  74:Bsp/periph_timer.c **** 		case Timer_4:
 138              		.loc 1 74 4 view .LVU29
 139 0070 D0E7     		b	.L8
 140              	.L10:
  76:Bsp/periph_timer.c **** 			break;
 141              		.loc 1 76 4 view .LVU30
 142 0072 FFF7FEFF 		bl	GPIO_TIM4_PWMCH3_IO_Init
 143              	.LVL13:
  77:Bsp/periph_timer.c **** 		default:
 144              		.loc 1 77 4 view .LVU31
 145 0076 CDE7     		b	.L8
 146              	.L18:
  85:Bsp/periph_timer.c **** 		{
 147              		.loc 1 85 3 view .LVU32
 148 0078 012C     		cmp	r4, #1
 149 007a 06D0     		beq	.L12
 150 007c 022C     		cmp	r4, #2
 151 007e 07D0     		beq	.L13
 152 0080 002C     		cmp	r4, #0
 153 0082 CBD1     		bne	.L1
  88:Bsp/periph_timer.c **** 			break;
 154              		.loc 1 88 4 view .LVU33
 155 0084 FFF7FEFF 		bl	GPIO_TIM2_PWMCH4_IO_Init
 156              	.LVL14:
  89:Bsp/periph_timer.c **** 		case Timer_3:
 157              		.loc 1 89 4 view .LVU34
 158 0088 C8E7     		b	.L1
 159              	.L12:
  91:Bsp/periph_timer.c **** 			break;
 160              		.loc 1 91 4 view .LVU35
 161 008a FFF7FEFF 		bl	GPIO_TIM3_PWMCH4_IO_Init
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 6


 162              	.LVL15:
  92:Bsp/periph_timer.c **** 		case Timer_4:
 163              		.loc 1 92 4 view .LVU36
 164 008e C5E7     		b	.L1
 165              	.L13:
  94:Bsp/periph_timer.c **** 			break;
 166              		.loc 1 94 4 view .LVU37
 167 0090 FFF7FEFF 		bl	GPIO_TIM4_PWMCH4_IO_Init
 168              	.LVL16:
  95:Bsp/periph_timer.c **** 		default:
 169              		.loc 1 95 4 view .LVU38
 170              		.loc 1 100 1 is_stmt 0 view .LVU39
 171 0094 C2E7     		b	.L1
 172              		.cfi_endproc
 173              	.LFE123:
 175              		.section	.text.periph_Timer_CounterMode_Init,"ax",%progbits
 176              		.align	1
 177              		.global	periph_Timer_CounterMode_Init
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	periph_Timer_CounterMode_Init:
 184              	.LVL17:
 185              	.LFB124:
 101:Bsp/periph_timer.c **** 
 102:Bsp/periph_timer.c **** void periph_Timer_CounterMode_Init(Timer_list timerx, uint32_t Period, uint32_t Prescaler, uint8_t 
 103:Bsp/periph_timer.c **** {
 186              		.loc 1 103 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 4, pretend = 0, frame = 16
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		.loc 1 103 1 is_stmt 0 view .LVU41
 191 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 192              	.LCFI1:
 193              		.cfi_def_cfa_offset 20
 194              		.cfi_offset 4, -20
 195              		.cfi_offset 5, -16
 196              		.cfi_offset 6, -12
 197              		.cfi_offset 7, -8
 198              		.cfi_offset 14, -4
 199 0002 85B0     		sub	sp, sp, #20
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 40
 202 0004 0446     		mov	r4, r0
 203 0006 0F46     		mov	r7, r1
 204 0008 1646     		mov	r6, r2
 205 000a 1D46     		mov	r5, r3
 104:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 206              		.loc 1 104 2 is_stmt 1 view .LVU42
 105:Bsp/periph_timer.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 207              		.loc 1 105 2 view .LVU43
 106:Bsp/periph_timer.c **** 
 107:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 208              		.loc 1 107 2 view .LVU44
 209 000c 0121     		movs	r1, #1
 210              	.LVL18:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 7


 211              		.loc 1 107 2 is_stmt 0 view .LVU45
 212 000e 194B     		ldr	r3, .L21
 213              	.LVL19:
 214              		.loc 1 107 2 view .LVU46
 215 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 216              	.LVL20:
 217              		.loc 1 107 2 view .LVU47
 218 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 219              	.LVL21:
 108:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = Period;		 //1000
 220              		.loc 1 108 2 is_stmt 1 view .LVU48
 221              		.loc 1 108 35 is_stmt 0 view .LVU49
 222 0018 0297     		str	r7, [sp, #8]
 109:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler; //83
 223              		.loc 1 109 2 is_stmt 1 view .LVU50
 224              		.loc 1 109 38 is_stmt 0 view .LVU51
 225 001a ADF80460 		strh	r6, [sp, #4]	@ movhi
 110:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 226              		.loc 1 110 2 is_stmt 1 view .LVU52
 227              		.loc 1 110 42 is_stmt 0 view .LVU53
 228 001e 0023     		movs	r3, #0
 229 0020 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 111:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 230              		.loc 1 111 2 is_stmt 1 view .LVU54
 231              		.loc 1 111 40 is_stmt 0 view .LVU55
 232 0024 ADF80630 		strh	r3, [sp, #6]	@ movhi
 112:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 233              		.loc 1 112 2 is_stmt 1 view .LVU56
 234              		.loc 1 112 46 is_stmt 0 view .LVU57
 235 0028 8DF80E30 		strb	r3, [sp, #14]
 113:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 236              		.loc 1 113 2 is_stmt 1 view .LVU58
 237 002c 124E     		ldr	r6, .L21+4
 238              	.LVL22:
 239              		.loc 1 113 2 is_stmt 0 view .LVU59
 240 002e 01A9     		add	r1, sp, #4
 241 0030 56F82400 		ldr	r0, [r6, r4, lsl #2]
 242 0034 FFF7FEFF 		bl	TIM_TimeBaseInit
 243              	.LVL23:
 114:Bsp/periph_timer.c **** 
 115:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 244              		.loc 1 115 2 is_stmt 1 view .LVU60
 245 0038 0122     		movs	r2, #1
 246 003a 1146     		mov	r1, r2
 247 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 248 0040 FFF7FEFF 		bl	TIM_ITConfig
 249              	.LVL24:
 116:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 250              		.loc 1 116 2 view .LVU61
 251 0044 0121     		movs	r1, #1
 252 0046 56F82400 		ldr	r0, [r6, r4, lsl #2]
 253 004a FFF7FEFF 		bl	TIM_Cmd
 254              	.LVL25:
 117:Bsp/periph_timer.c **** 
 118:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannel = Timer_IRQ_Channel[timerx];
 255              		.loc 1 118 2 view .LVU62
 256              		.loc 1 118 56 is_stmt 0 view .LVU63
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 8


 257 004e 0B4B     		ldr	r3, .L21+8
 258 0050 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 259              		.loc 1 118 37 view .LVU64
 260 0052 8DF80030 		strb	r3, [sp]
 119:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 261              		.loc 1 119 2 is_stmt 1 view .LVU65
 262              		.loc 1 119 40 is_stmt 0 view .LVU66
 263 0056 0123     		movs	r3, #1
 264 0058 8DF80330 		strb	r3, [sp, #3]
 120:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
 265              		.loc 1 120 2 is_stmt 1 view .LVU67
 266              		.loc 1 120 55 is_stmt 0 view .LVU68
 267 005c 8DF80150 		strb	r5, [sp, #1]
 121:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
 268              		.loc 1 121 2 is_stmt 1 view .LVU69
 269              		.loc 1 121 48 is_stmt 0 view .LVU70
 270 0060 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 271 0064 8DF80230 		strb	r3, [sp, #2]
 122:Bsp/periph_timer.c **** 	NVIC_Init(&NVIC_InitStructure);
 272              		.loc 1 122 2 is_stmt 1 view .LVU71
 273 0068 6846     		mov	r0, sp
 274 006a FFF7FEFF 		bl	NVIC_Init
 275              	.LVL26:
 123:Bsp/periph_timer.c **** }
 276              		.loc 1 123 1 is_stmt 0 view .LVU72
 277 006e 05B0     		add	sp, sp, #20
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 20
 280              		@ sp needed
 281 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 282              	.LVL27:
 283              	.L22:
 284              		.loc 1 123 1 view .LVU73
 285 0072 00BF     		.align	2
 286              	.L21:
 287 0074 00000000 		.word	.LANCHOR0
 288 0078 00000000 		.word	.LANCHOR1
 289 007c 00000000 		.word	.LANCHOR2
 290              		.cfi_endproc
 291              	.LFE124:
 293              		.section	.text.periph_Timer_Encoder_Mode_Init,"ax",%progbits
 294              		.align	1
 295              		.global	periph_Timer_Encoder_Mode_Init
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 299              		.fpu fpv4-sp-d16
 301              	periph_Timer_Encoder_Mode_Init:
 302              	.LVL28:
 303              	.LFB125:
 124:Bsp/periph_timer.c **** 
 125:Bsp/periph_timer.c **** /* need modify */
 126:Bsp/periph_timer.c **** void periph_Timer_Encoder_Mode_Init(Timer_list timerx, uint16_t channel_a, uint16_t channel_b)
 127:Bsp/periph_timer.c **** {
 304              		.loc 1 127 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 9


 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		.loc 1 127 1 is_stmt 0 view .LVU75
 309 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 310              	.LCFI4:
 311              		.cfi_def_cfa_offset 28
 312              		.cfi_offset 4, -28
 313              		.cfi_offset 5, -24
 314              		.cfi_offset 6, -20
 315              		.cfi_offset 7, -16
 316              		.cfi_offset 8, -12
 317              		.cfi_offset 9, -8
 318              		.cfi_offset 14, -4
 319 0004 87B0     		sub	sp, sp, #28
 320              	.LCFI5:
 321              		.cfi_def_cfa_offset 56
 322 0006 0446     		mov	r4, r0
 323 0008 8946     		mov	r9, r1
 324 000a 9046     		mov	r8, r2
 128:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 325              		.loc 1 128 2 is_stmt 1 view .LVU76
 129:Bsp/periph_timer.c **** 	TIM_ICInitTypeDef TIM_ICInitStructure;
 326              		.loc 1 129 2 view .LVU77
 130:Bsp/periph_timer.c **** 
 131:Bsp/periph_timer.c **** 	RCC_APB2PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 327              		.loc 1 131 2 view .LVU78
 328 000c 0121     		movs	r1, #1
 329              	.LVL29:
 330              		.loc 1 131 2 is_stmt 0 view .LVU79
 331 000e 1D4B     		ldr	r3, .L25
 332 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 333              	.LVL30:
 334              		.loc 1 131 2 view .LVU80
 335 0014 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 336              	.LVL31:
 132:Bsp/periph_timer.c **** 
 133:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = 0xffff;
 337              		.loc 1 133 2 is_stmt 1 view .LVU81
 338              		.loc 1 133 35 is_stmt 0 view .LVU82
 339 0018 4FF6FF73 		movw	r3, #65535
 340 001c 0493     		str	r3, [sp, #16]
 134:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 341              		.loc 1 134 2 is_stmt 1 view .LVU83
 342              		.loc 1 134 38 is_stmt 0 view .LVU84
 343 001e 0026     		movs	r6, #0
 344 0020 ADF80C60 		strh	r6, [sp, #12]	@ movhi
 135:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 345              		.loc 1 135 2 is_stmt 1 view .LVU85
 346 0024 184D     		ldr	r5, .L25+4
 347 0026 03A9     		add	r1, sp, #12
 348 0028 55F82400 		ldr	r0, [r5, r4, lsl #2]
 349 002c FFF7FEFF 		bl	TIM_TimeBaseInit
 350              	.LVL32:
 136:Bsp/periph_timer.c **** 
 137:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICFilter = 6;
 351              		.loc 1 137 2 view .LVU86
 352              		.loc 1 137 35 is_stmt 0 view .LVU87
 353 0030 0623     		movs	r3, #6
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 10


 354 0032 ADF80830 		strh	r3, [sp, #8]	@ movhi
 138:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 355              		.loc 1 138 2 is_stmt 1 view .LVU88
 356              		.loc 1 138 38 is_stmt 0 view .LVU89
 357 0036 0127     		movs	r7, #1
 358 0038 ADF80470 		strh	r7, [sp, #4]	@ movhi
 139:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = channel_a;
 359              		.loc 1 139 2 is_stmt 1 view .LVU90
 360              		.loc 1 139 34 is_stmt 0 view .LVU91
 361 003c ADF80090 		strh	r9, [sp]	@ movhi
 140:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 362              		.loc 1 140 2 is_stmt 1 view .LVU92
 363 0040 6946     		mov	r1, sp
 364 0042 55F82400 		ldr	r0, [r5, r4, lsl #2]
 365 0046 FFF7FEFF 		bl	TIM_ICInit
 366              	.LVL33:
 141:Bsp/periph_timer.c **** 
 142:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = channel_b;
 367              		.loc 1 142 2 view .LVU93
 368              		.loc 1 142 34 is_stmt 0 view .LVU94
 369 004a ADF80080 		strh	r8, [sp]	@ movhi
 143:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 370              		.loc 1 143 2 is_stmt 1 view .LVU95
 371              		.loc 1 143 38 is_stmt 0 view .LVU96
 372 004e ADF80470 		strh	r7, [sp, #4]	@ movhi
 144:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 373              		.loc 1 144 2 is_stmt 1 view .LVU97
 374 0052 6946     		mov	r1, sp
 375 0054 55F82400 		ldr	r0, [r5, r4, lsl #2]
 376 0058 FFF7FEFF 		bl	TIM_ICInit
 377              	.LVL34:
 145:Bsp/periph_timer.c **** 
 146:Bsp/periph_timer.c **** 	TIM_EncoderInterfaceConfig(Timer_Port[timerx], TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_IC
 378              		.loc 1 146 2 view .LVU98
 379 005c 3346     		mov	r3, r6
 380 005e 3246     		mov	r2, r6
 381 0060 0321     		movs	r1, #3
 382 0062 55F82400 		ldr	r0, [r5, r4, lsl #2]
 383 0066 FFF7FEFF 		bl	TIM_EncoderInterfaceConfig
 384              	.LVL35:
 147:Bsp/periph_timer.c **** 	TIM_ICStructInit(&TIM_ICInitStructure);
 385              		.loc 1 147 2 view .LVU99
 386 006a 6846     		mov	r0, sp
 387 006c FFF7FEFF 		bl	TIM_ICStructInit
 388              	.LVL36:
 148:Bsp/periph_timer.c **** 
 149:Bsp/periph_timer.c **** 	Timer_Port[timerx]->CNT = 0;
 389              		.loc 1 149 2 view .LVU100
 390              		.loc 1 149 12 is_stmt 0 view .LVU101
 391 0070 55F82400 		ldr	r0, [r5, r4, lsl #2]
 392              		.loc 1 149 26 view .LVU102
 393 0074 4662     		str	r6, [r0, #36]
 150:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 394              		.loc 1 150 2 is_stmt 1 view .LVU103
 395 0076 3946     		mov	r1, r7
 396 0078 FFF7FEFF 		bl	TIM_Cmd
 397              	.LVL37:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 11


 151:Bsp/periph_timer.c **** }
 398              		.loc 1 151 1 is_stmt 0 view .LVU104
 399 007c 07B0     		add	sp, sp, #28
 400              	.LCFI6:
 401              		.cfi_def_cfa_offset 28
 402              		@ sp needed
 403 007e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 404              	.L26:
 405 0082 00BF     		.align	2
 406              	.L25:
 407 0084 00000000 		.word	.LANCHOR0
 408 0088 00000000 		.word	.LANCHOR1
 409              		.cfi_endproc
 410              	.LFE125:
 412              		.section	.text.periph_Timer_GetEncoder_Input,"ax",%progbits
 413              		.align	1
 414              		.global	periph_Timer_GetEncoder_Input
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 418              		.fpu fpv4-sp-d16
 420              	periph_Timer_GetEncoder_Input:
 421              	.LVL38:
 422              	.LFB126:
 152:Bsp/periph_timer.c **** 
 153:Bsp/periph_timer.c **** int8_t periph_Timer_GetEncoder_Input(Timer_list timerx)
 154:Bsp/periph_timer.c **** {
 423              		.loc 1 154 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 155:Bsp/periph_timer.c **** 	int8_t tmp = (int8_t)Timer_Port[timerx]->CNT;
 428              		.loc 1 155 2 view .LVU106
 429              		.loc 1 155 33 is_stmt 0 view .LVU107
 430 0000 034B     		ldr	r3, .L28
 431 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 432              		.loc 1 155 41 view .LVU108
 433 0006 586A     		ldr	r0, [r3, #36]
 434              	.LVL39:
 156:Bsp/periph_timer.c **** 	Timer_Port[timerx]->CNT = 0;
 435              		.loc 1 156 2 is_stmt 1 view .LVU109
 436              		.loc 1 156 26 is_stmt 0 view .LVU110
 437 0008 0022     		movs	r2, #0
 438 000a 5A62     		str	r2, [r3, #36]
 157:Bsp/periph_timer.c **** 
 158:Bsp/periph_timer.c **** 	return tmp;
 439              		.loc 1 158 2 is_stmt 1 view .LVU111
 159:Bsp/periph_timer.c **** }
 440              		.loc 1 159 1 is_stmt 0 view .LVU112
 441 000c 40B2     		sxtb	r0, r0
 442              		.loc 1 159 1 view .LVU113
 443 000e 7047     		bx	lr
 444              	.L29:
 445              		.align	2
 446              	.L28:
 447 0010 00000000 		.word	.LANCHOR1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 12


 448              		.cfi_endproc
 449              	.LFE126:
 451              		.section	.text.periph_Timer_PWMOutPut_Mode_Init,"ax",%progbits
 452              		.align	1
 453              		.global	periph_Timer_PWMOutPut_Mode_Init
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv4-sp-d16
 459              	periph_Timer_PWMOutPut_Mode_Init:
 460              	.LVL40:
 461              	.LFB127:
 160:Bsp/periph_timer.c **** 
 161:Bsp/periph_timer.c **** void periph_Timer_PWMOutPut_Mode_Init(Timer_list timerx, PWM_Hz hz, Timer_PWM_Channel_State CH1_Sta
 162:Bsp/periph_timer.c **** {
 462              		.loc 1 162 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 8, pretend = 0, frame = 32
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              		.loc 1 162 1 is_stmt 0 view .LVU115
 467 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 468              	.LCFI7:
 469              		.cfi_def_cfa_offset 28
 470              		.cfi_offset 4, -28
 471              		.cfi_offset 5, -24
 472              		.cfi_offset 6, -20
 473              		.cfi_offset 7, -16
 474              		.cfi_offset 8, -12
 475              		.cfi_offset 9, -8
 476              		.cfi_offset 14, -4
 477 0004 8BB0     		sub	sp, sp, #44
 478              	.LCFI8:
 479              		.cfi_def_cfa_offset 72
 480 0006 0446     		mov	r4, r0
 481 0008 0F46     		mov	r7, r1
 482 000a 1646     		mov	r6, r2
 483 000c 1D46     		mov	r5, r3
 484 000e 9DF84890 		ldrb	r9, [sp, #72]	@ zero_extendqisi2
 485 0012 9DF84C80 		ldrb	r8, [sp, #76]	@ zero_extendqisi2
 163:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 486              		.loc 1 163 2 is_stmt 1 view .LVU116
 164:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 487              		.loc 1 164 2 view .LVU117
 165:Bsp/periph_timer.c **** 
 166:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 488              		.loc 1 166 2 view .LVU118
 489 0016 CDF80080 		str	r8, [sp]
 490 001a 4B46     		mov	r3, r9
 491              	.LVL41:
 492              		.loc 1 166 2 is_stmt 0 view .LVU119
 493 001c 2A46     		mov	r2, r5
 494              	.LVL42:
 495              		.loc 1 166 2 view .LVU120
 496 001e 3146     		mov	r1, r6
 497              	.LVL43:
 498              		.loc 1 166 2 view .LVU121
 499 0020 FFF7FEFF 		bl	periph_Timer_IO_Init
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 13


 500              	.LVL44:
 167:Bsp/periph_timer.c **** 
 168:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 501              		.loc 1 168 2 is_stmt 1 view .LVU122
 502 0024 0121     		movs	r1, #1
 503 0026 424B     		ldr	r3, .L42
 504 0028 53F82400 		ldr	r0, [r3, r4, lsl #2]
 505 002c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 506              	.LVL45:
 169:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 507              		.loc 1 169 2 view .LVU123
 508 0030 404B     		ldr	r3, .L42+4
 509 0032 53F82400 		ldr	r0, [r3, r4, lsl #2]
 510 0036 FFF7FEFF 		bl	TIM_DeInit
 511              	.LVL46:
 170:Bsp/periph_timer.c **** 
 171:Bsp/periph_timer.c **** 	if (hz == PWM_50hz)
 512              		.loc 1 171 2 view .LVU124
 513              		.loc 1 171 5 is_stmt 0 view .LVU125
 514 003a 002F     		cmp	r7, #0
 515 003c 3ED1     		bne	.L31
 172:Bsp/periph_timer.c **** 	{
 173:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_50Hz_Period;
 516              		.loc 1 173 3 is_stmt 1 view .LVU126
 517              		.loc 1 173 36 is_stmt 0 view .LVU127
 518 003e 44F62063 		movw	r3, #20000
 519 0042 0893     		str	r3, [sp, #32]
 174:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_50Hz_Prescaler;
 520              		.loc 1 174 3 is_stmt 1 view .LVU128
 521              		.loc 1 174 39 is_stmt 0 view .LVU129
 522 0044 5323     		movs	r3, #83
 523 0046 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 524              	.L32:
 175:Bsp/periph_timer.c **** 	}
 176:Bsp/periph_timer.c **** 	else if (hz == PWM_38Khz)
 177:Bsp/periph_timer.c **** 	{
 178:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_38KHz_Period;
 179:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 180:Bsp/periph_timer.c **** 	}
 181:Bsp/periph_timer.c **** 
 182:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 525              		.loc 1 182 2 is_stmt 1 view .LVU130
 526              		.loc 1 182 42 is_stmt 0 view .LVU131
 527 004a 0027     		movs	r7, #0
 528 004c ADF82470 		strh	r7, [sp, #36]	@ movhi
 183:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 529              		.loc 1 183 2 is_stmt 1 view .LVU132
 530              		.loc 1 183 40 is_stmt 0 view .LVU133
 531 0050 ADF81E70 		strh	r7, [sp, #30]	@ movhi
 184:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 532              		.loc 1 184 2 is_stmt 1 view .LVU134
 533 0054 07A9     		add	r1, sp, #28
 534 0056 374B     		ldr	r3, .L42+4
 535 0058 53F82400 		ldr	r0, [r3, r4, lsl #2]
 536 005c FFF7FEFF 		bl	TIM_TimeBaseInit
 537              	.LVL47:
 185:Bsp/periph_timer.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 14


 186:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 538              		.loc 1 186 2 view .LVU135
 539 0060 02A8     		add	r0, sp, #8
 540 0062 FFF7FEFF 		bl	TIM_OCStructInit
 541              	.LVL48:
 187:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 542              		.loc 1 187 2 view .LVU136
 543              		.loc 1 187 33 is_stmt 0 view .LVU137
 544 0066 6023     		movs	r3, #96
 545 0068 ADF80830 		strh	r3, [sp, #8]	@ movhi
 188:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 546              		.loc 1 188 2 is_stmt 1 view .LVU138
 547              		.loc 1 188 38 is_stmt 0 view .LVU139
 548 006c 0123     		movs	r3, #1
 549 006e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 189:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 550              		.loc 1 189 2 is_stmt 1 view .LVU140
 551              		.loc 1 189 37 is_stmt 0 view .LVU141
 552 0072 ADF81470 		strh	r7, [sp, #20]	@ movhi
 190:Bsp/periph_timer.c **** 
 191:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 553              		.loc 1 191 2 is_stmt 1 view .LVU142
 554              		.loc 1 191 5 is_stmt 0 view .LVU143
 555 0076 9E42     		cmp	r6, r3
 556 0078 29D0     		beq	.L38
 557              	.L33:
 192:Bsp/periph_timer.c **** 	{
 193:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 194:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 195:Bsp/periph_timer.c **** 	}
 196:Bsp/periph_timer.c **** 
 197:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 558              		.loc 1 197 2 is_stmt 1 view .LVU144
 559              		.loc 1 197 5 is_stmt 0 view .LVU145
 560 007a 012D     		cmp	r5, #1
 561 007c 33D0     		beq	.L39
 562              	.L34:
 198:Bsp/periph_timer.c **** 	{
 199:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 200:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 201:Bsp/periph_timer.c **** 	}
 202:Bsp/periph_timer.c **** 
 203:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 563              		.loc 1 203 2 is_stmt 1 view .LVU146
 564              		.loc 1 203 5 is_stmt 0 view .LVU147
 565 007e B9F1010F 		cmp	r9, #1
 566 0082 3CD0     		beq	.L40
 567              	.L35:
 204:Bsp/periph_timer.c **** 	{
 205:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 206:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 207:Bsp/periph_timer.c **** 	}
 208:Bsp/periph_timer.c **** 
 209:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 568              		.loc 1 209 2 is_stmt 1 view .LVU148
 569              		.loc 1 209 5 is_stmt 0 view .LVU149
 570 0084 B8F1010F 		cmp	r8, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 15


 571 0088 45D0     		beq	.L41
 572              	.L36:
 210:Bsp/periph_timer.c **** 	{
 211:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 212:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 213:Bsp/periph_timer.c **** 	}
 214:Bsp/periph_timer.c **** 
 215:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 573              		.loc 1 215 2 is_stmt 1 view .LVU150
 574 008a 2A4D     		ldr	r5, .L42+4
 575 008c 0121     		movs	r1, #1
 576 008e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 577 0092 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 578              	.LVL49:
 216:Bsp/periph_timer.c **** 	TIM_ClearFlag(Timer_Port[timerx], TIM_FLAG_Update);
 579              		.loc 1 216 2 view .LVU151
 580 0096 0121     		movs	r1, #1
 581 0098 55F82400 		ldr	r0, [r5, r4, lsl #2]
 582 009c FFF7FEFF 		bl	TIM_ClearFlag
 583              	.LVL50:
 217:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 584              		.loc 1 217 2 view .LVU152
 585 00a0 0122     		movs	r2, #1
 586 00a2 1146     		mov	r1, r2
 587 00a4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 588 00a8 FFF7FEFF 		bl	TIM_ITConfig
 589              	.LVL51:
 218:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 590              		.loc 1 218 2 view .LVU153
 591 00ac 0121     		movs	r1, #1
 592 00ae 55F82400 		ldr	r0, [r5, r4, lsl #2]
 593 00b2 FFF7FEFF 		bl	TIM_Cmd
 594              	.LVL52:
 219:Bsp/periph_timer.c **** }
 595              		.loc 1 219 1 is_stmt 0 view .LVU154
 596 00b6 0BB0     		add	sp, sp, #44
 597              	.LCFI9:
 598              		.cfi_remember_state
 599              		.cfi_def_cfa_offset 28
 600              		@ sp needed
 601 00b8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 602              	.LVL53:
 603              	.L31:
 604              	.LCFI10:
 605              		.cfi_restore_state
 176:Bsp/periph_timer.c **** 	{
 606              		.loc 1 176 7 is_stmt 1 view .LVU155
 176:Bsp/periph_timer.c **** 	{
 607              		.loc 1 176 10 is_stmt 0 view .LVU156
 608 00bc 012F     		cmp	r7, #1
 609 00be C4D1     		bne	.L32
 178:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 610              		.loc 1 178 3 is_stmt 1 view .LVU157
 178:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 611              		.loc 1 178 36 is_stmt 0 view .LVU158
 612 00c0 40F6A303 		movw	r3, #2211
 613 00c4 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 16


 179:Bsp/periph_timer.c **** 	}
 614              		.loc 1 179 3 is_stmt 1 view .LVU159
 179:Bsp/periph_timer.c **** 	}
 615              		.loc 1 179 39 is_stmt 0 view .LVU160
 616 00c6 0023     		movs	r3, #0
 617 00c8 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 618 00cc BDE7     		b	.L32
 619              	.L38:
 193:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 620              		.loc 1 193 3 is_stmt 1 view .LVU161
 621 00ce 194E     		ldr	r6, .L42+4
 622 00d0 02A9     		add	r1, sp, #8
 623 00d2 56F82400 		ldr	r0, [r6, r4, lsl #2]
 624 00d6 FFF7FEFF 		bl	TIM_OC1Init
 625              	.LVL54:
 194:Bsp/periph_timer.c **** 	}
 626              		.loc 1 194 3 view .LVU162
 627 00da 0821     		movs	r1, #8
 628 00dc 56F82400 		ldr	r0, [r6, r4, lsl #2]
 629 00e0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
 630              	.LVL55:
 631 00e4 C9E7     		b	.L33
 632              	.L39:
 199:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 633              		.loc 1 199 3 view .LVU163
 634 00e6 134D     		ldr	r5, .L42+4
 635 00e8 02A9     		add	r1, sp, #8
 636 00ea 55F82400 		ldr	r0, [r5, r4, lsl #2]
 637 00ee FFF7FEFF 		bl	TIM_OC2Init
 638              	.LVL56:
 200:Bsp/periph_timer.c **** 	}
 639              		.loc 1 200 3 view .LVU164
 640 00f2 0821     		movs	r1, #8
 641 00f4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 642 00f8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 643              	.LVL57:
 644 00fc BFE7     		b	.L34
 645              	.L40:
 205:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 646              		.loc 1 205 3 view .LVU165
 647 00fe 0D4D     		ldr	r5, .L42+4
 648 0100 02A9     		add	r1, sp, #8
 649 0102 55F82400 		ldr	r0, [r5, r4, lsl #2]
 650 0106 FFF7FEFF 		bl	TIM_OC3Init
 651              	.LVL58:
 206:Bsp/periph_timer.c **** 	}
 652              		.loc 1 206 3 view .LVU166
 653 010a 0821     		movs	r1, #8
 654 010c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 655 0110 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 656              	.LVL59:
 657 0114 B6E7     		b	.L35
 658              	.L41:
 211:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 659              		.loc 1 211 3 view .LVU167
 660 0116 074D     		ldr	r5, .L42+4
 661 0118 02A9     		add	r1, sp, #8
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 17


 662 011a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 663 011e FFF7FEFF 		bl	TIM_OC4Init
 664              	.LVL60:
 212:Bsp/periph_timer.c **** 	}
 665              		.loc 1 212 3 view .LVU168
 666 0122 0821     		movs	r1, #8
 667 0124 55F82400 		ldr	r0, [r5, r4, lsl #2]
 668 0128 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 669              	.LVL61:
 670 012c ADE7     		b	.L36
 671              	.L43:
 672 012e 00BF     		.align	2
 673              	.L42:
 674 0130 00000000 		.word	.LANCHOR0
 675 0134 00000000 		.word	.LANCHOR1
 676              		.cfi_endproc
 677              	.LFE127:
 679              		.section	.text.periph_Timer_PWM_SetEnable,"ax",%progbits
 680              		.align	1
 681              		.global	periph_Timer_PWM_SetEnable
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 685              		.fpu fpv4-sp-d16
 687              	periph_Timer_PWM_SetEnable:
 688              	.LVL62:
 689              	.LFB128:
 220:Bsp/periph_timer.c **** 
 221:Bsp/periph_timer.c **** void periph_Timer_PWM_SetEnable(Timer_list timerx, uint8_t state)
 222:Bsp/periph_timer.c **** {
 690              		.loc 1 222 1 view -0
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 0
 693              		@ frame_needed = 0, uses_anonymous_args = 0
 694              		.loc 1 222 1 is_stmt 0 view .LVU170
 695 0000 08B5     		push	{r3, lr}
 696              	.LCFI11:
 697              		.cfi_def_cfa_offset 8
 698              		.cfi_offset 3, -8
 699              		.cfi_offset 14, -4
 223:Bsp/periph_timer.c **** 	if (state)
 700              		.loc 1 223 2 is_stmt 1 view .LVU171
 701              		.loc 1 223 5 is_stmt 0 view .LVU172
 702 0002 31B1     		cbz	r1, .L45
 224:Bsp/periph_timer.c **** 	{
 225:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 703              		.loc 1 225 3 is_stmt 1 view .LVU173
 704 0004 0121     		movs	r1, #1
 705              	.LVL63:
 706              		.loc 1 225 3 is_stmt 0 view .LVU174
 707 0006 064B     		ldr	r3, .L48
 708 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 709              	.LVL64:
 710              		.loc 1 225 3 view .LVU175
 711 000c FFF7FEFF 		bl	TIM_Cmd
 712              	.LVL65:
 713              	.L44:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 18


 226:Bsp/periph_timer.c **** 	}
 227:Bsp/periph_timer.c **** 	else
 228:Bsp/periph_timer.c **** 	{
 229:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 230:Bsp/periph_timer.c **** 	}
 231:Bsp/periph_timer.c **** }
 714              		.loc 1 231 1 view .LVU176
 715 0010 08BD     		pop	{r3, pc}
 716              	.LVL66:
 717              	.L45:
 229:Bsp/periph_timer.c **** 	}
 718              		.loc 1 229 3 is_stmt 1 view .LVU177
 719 0012 0021     		movs	r1, #0
 720              	.LVL67:
 229:Bsp/periph_timer.c **** 	}
 721              		.loc 1 229 3 is_stmt 0 view .LVU178
 722 0014 024B     		ldr	r3, .L48
 723 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 724              	.LVL68:
 229:Bsp/periph_timer.c **** 	}
 725              		.loc 1 229 3 view .LVU179
 726 001a FFF7FEFF 		bl	TIM_Cmd
 727              	.LVL69:
 728              		.loc 1 231 1 view .LVU180
 729 001e F7E7     		b	.L44
 730              	.L49:
 731              		.align	2
 732              	.L48:
 733 0020 00000000 		.word	.LANCHOR1
 734              		.cfi_endproc
 735              	.LFE128:
 737              		.section	.text.periph_Timer_DShotOutPut_Mode_Init,"ax",%progbits
 738              		.align	1
 739              		.global	periph_Timer_DShotOutPut_Mode_Init
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 743              		.fpu fpv4-sp-d16
 745              	periph_Timer_DShotOutPut_Mode_Init:
 746              	.LVL70:
 747              	.LFB129:
 232:Bsp/periph_timer.c **** 
 233:Bsp/periph_timer.c **** void periph_Timer_DShotOutPut_Mode_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer
 234:Bsp/periph_timer.c **** 										uint32_t Buff_Size, uint32_t CH1_Buff, uint32_t CH2_Buff, uint32_t CH3_Buff, uint32_t CH4
 235:Bsp/periph_timer.c **** {
 748              		.loc 1 235 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 24, pretend = 0, frame = 96
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		.loc 1 235 1 is_stmt 0 view .LVU182
 753 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 754              	.LCFI12:
 755              		.cfi_def_cfa_offset 32
 756              		.cfi_offset 4, -32
 757              		.cfi_offset 5, -28
 758              		.cfi_offset 6, -24
 759              		.cfi_offset 7, -20
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 19


 760              		.cfi_offset 8, -16
 761              		.cfi_offset 9, -12
 762              		.cfi_offset 10, -8
 763              		.cfi_offset 14, -4
 764 0004 9AB0     		sub	sp, sp, #104
 765              	.LCFI13:
 766              		.cfi_def_cfa_offset 136
 767 0006 0446     		mov	r4, r0
 768 0008 0F46     		mov	r7, r1
 769 000a 1646     		mov	r6, r2
 770 000c 1D46     		mov	r5, r3
 771 000e 9DF88880 		ldrb	r8, [sp, #136]	@ zero_extendqisi2
 236:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 772              		.loc 1 236 2 is_stmt 1 view .LVU183
 237:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 773              		.loc 1 237 2 view .LVU184
 238:Bsp/periph_timer.c **** 	DMA_InitTypeDef DMA_InitStructure;
 774              		.loc 1 238 2 view .LVU185
 239:Bsp/periph_timer.c **** 
 240:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 775              		.loc 1 240 2 view .LVU186
 776 0012 CDF80080 		str	r8, [sp]
 777 0016 FFF7FEFF 		bl	periph_Timer_IO_Init
 778              	.LVL71:
 241:Bsp/periph_timer.c **** 
 242:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 779              		.loc 1 242 2 view .LVU187
 780 001a 0121     		movs	r1, #1
 781 001c 974B     		ldr	r3, .L76
 782 001e 53F82400 		ldr	r0, [r3, r4, lsl #2]
 783 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 784              	.LVL72:
 243:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 785              		.loc 1 243 2 view .LVU188
 786 0026 DFF868A2 		ldr	r10, .L76+20
 787 002a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 788 002e FFF7FEFF 		bl	TIM_DeInit
 789              	.LVL73:
 244:Bsp/periph_timer.c **** 
 245:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = TIM_DShot600_Period;
 790              		.loc 1 245 2 view .LVU189
 791              		.loc 1 245 35 is_stmt 0 view .LVU190
 792 0032 4523     		movs	r3, #69
 793 0034 1893     		str	r3, [sp, #96]
 246:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = TIM_DShot600_Prescaler;
 794              		.loc 1 246 2 is_stmt 1 view .LVU191
 795              		.loc 1 246 38 is_stmt 0 view .LVU192
 796 0036 0323     		movs	r3, #3
 797 0038 ADF85C30 		strh	r3, [sp, #92]	@ movhi
 247:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 798              		.loc 1 247 2 is_stmt 1 view .LVU193
 799              		.loc 1 247 42 is_stmt 0 view .LVU194
 800 003c 4FF00009 		mov	r9, #0
 801 0040 ADF86490 		strh	r9, [sp, #100]	@ movhi
 248:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 802              		.loc 1 248 2 is_stmt 1 view .LVU195
 803              		.loc 1 248 40 is_stmt 0 view .LVU196
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 20


 804 0044 ADF85E90 		strh	r9, [sp, #94]	@ movhi
 249:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 805              		.loc 1 249 2 is_stmt 1 view .LVU197
 806 0048 17A9     		add	r1, sp, #92
 807 004a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 808 004e FFF7FEFF 		bl	TIM_TimeBaseInit
 809              	.LVL74:
 250:Bsp/periph_timer.c **** 
 251:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 810              		.loc 1 251 2 view .LVU198
 811 0052 12A8     		add	r0, sp, #72
 812 0054 FFF7FEFF 		bl	TIM_OCStructInit
 813              	.LVL75:
 252:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 814              		.loc 1 252 2 view .LVU199
 815              		.loc 1 252 33 is_stmt 0 view .LVU200
 816 0058 6023     		movs	r3, #96
 817 005a ADF84830 		strh	r3, [sp, #72]	@ movhi
 253:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 818              		.loc 1 253 2 is_stmt 1 view .LVU201
 819              		.loc 1 253 38 is_stmt 0 view .LVU202
 820 005e 0123     		movs	r3, #1
 821 0060 ADF84A30 		strh	r3, [sp, #74]	@ movhi
 254:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 822              		.loc 1 254 2 is_stmt 1 view .LVU203
 823              		.loc 1 254 37 is_stmt 0 view .LVU204
 824 0064 ADF85490 		strh	r9, [sp, #84]	@ movhi
 255:Bsp/periph_timer.c **** 
 256:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 825              		.loc 1 256 2 is_stmt 1 view .LVU205
 826              		.loc 1 256 5 is_stmt 0 view .LVU206
 827 0068 9F42     		cmp	r7, r3
 828 006a 20D0     		beq	.L64
 829              	.L51:
 257:Bsp/periph_timer.c **** 	{
 258:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 259:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 260:Bsp/periph_timer.c **** 	}
 261:Bsp/periph_timer.c **** 
 262:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 830              		.loc 1 262 2 is_stmt 1 view .LVU207
 831              		.loc 1 262 5 is_stmt 0 view .LVU208
 832 006c 012E     		cmp	r6, #1
 833 006e 29D0     		beq	.L65
 834              	.L52:
 263:Bsp/periph_timer.c **** 	{
 264:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 265:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 266:Bsp/periph_timer.c **** 	}
 267:Bsp/periph_timer.c **** 
 268:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 835              		.loc 1 268 2 is_stmt 1 view .LVU209
 836              		.loc 1 268 5 is_stmt 0 view .LVU210
 837 0070 012D     		cmp	r5, #1
 838 0072 34D0     		beq	.L66
 839              	.L53:
 269:Bsp/periph_timer.c **** 	{
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 21


 270:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 271:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 272:Bsp/periph_timer.c **** 	}
 273:Bsp/periph_timer.c **** 
 274:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 840              		.loc 1 274 2 is_stmt 1 view .LVU211
 841              		.loc 1 274 5 is_stmt 0 view .LVU212
 842 0074 B8F1010F 		cmp	r8, #1
 843 0078 3ED0     		beq	.L67
 844              	.L54:
 275:Bsp/periph_timer.c **** 	{
 276:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 277:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 278:Bsp/periph_timer.c **** 	}
 279:Bsp/periph_timer.c **** 
 280:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 845              		.loc 1 280 2 is_stmt 1 view .LVU213
 846 007a DFF81492 		ldr	r9, .L76+20
 847 007e 0121     		movs	r1, #1
 848 0080 59F82400 		ldr	r0, [r9, r4, lsl #2]
 849 0084 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 850              	.LVL76:
 281:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 851              		.loc 1 281 2 view .LVU214
 852 0088 0121     		movs	r1, #1
 853 008a 59F82400 		ldr	r0, [r9, r4, lsl #2]
 854 008e FFF7FEFF 		bl	TIM_Cmd
 855              	.LVL77:
 282:Bsp/periph_timer.c **** 
 283:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 856              		.loc 1 283 2 view .LVU215
 857              		.loc 1 283 5 is_stmt 0 view .LVU216
 858 0092 012F     		cmp	r7, #1
 859 0094 3DD0     		beq	.L68
 860              	.L55:
 284:Bsp/periph_timer.c **** 	{
 285:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC1, ENABLE);
 286:Bsp/periph_timer.c **** 
 287:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 288:Bsp/periph_timer.c **** 		{
 289:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH1_DMA_Channel, (uint32_t) & (TIM2->CCR1), CH1_Buff, Bu
 290:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 291:Bsp/periph_timer.c **** 		}
 292:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 293:Bsp/periph_timer.c **** 		{
 294:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH1_DMA_Channel, (uint32_t) & (TIM3->CCR1), CH1_Buff, Bu
 295:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 296:Bsp/periph_timer.c **** 		}
 297:Bsp/periph_timer.c **** 	}
 298:Bsp/periph_timer.c **** 
 299:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 861              		.loc 1 299 2 is_stmt 1 view .LVU217
 862              		.loc 1 299 5 is_stmt 0 view .LVU218
 863 0096 012E     		cmp	r6, #1
 864 0098 67D0     		beq	.L69
 865              	.L57:
 300:Bsp/periph_timer.c **** 	{
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 22


 301:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC2, ENABLE);
 302:Bsp/periph_timer.c **** 
 303:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 304:Bsp/periph_timer.c **** 		{
 305:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH2_DMA_Channel, (uint32_t) & (TIM2->CCR2), CH2_Buff, Bu
 306:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 307:Bsp/periph_timer.c **** 		}
 308:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 309:Bsp/periph_timer.c **** 		{
 310:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR2), CH2_Buff, Bu
 311:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 312:Bsp/periph_timer.c **** 		}
 313:Bsp/periph_timer.c **** 	}
 314:Bsp/periph_timer.c **** 
 315:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 866              		.loc 1 315 2 is_stmt 1 view .LVU219
 867              		.loc 1 315 5 is_stmt 0 view .LVU220
 868 009a 012D     		cmp	r5, #1
 869 009c 00F09280 		beq	.L70
 870              	.L59:
 316:Bsp/periph_timer.c **** 	{
 317:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC3, ENABLE);
 318:Bsp/periph_timer.c **** 
 319:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 320:Bsp/periph_timer.c **** 		{
 321:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH3_DMA_Channel, (uint32_t) & (TIM2->CCR3), CH3_Buff, Bu
 322:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 323:Bsp/periph_timer.c **** 		}
 324:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 325:Bsp/periph_timer.c **** 		{
 326:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR3), CH3_Buff, Bu
 327:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 328:Bsp/periph_timer.c **** 		}
 329:Bsp/periph_timer.c **** 	}
 330:Bsp/periph_timer.c **** 
 331:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 871              		.loc 1 331 2 is_stmt 1 view .LVU221
 872              		.loc 1 331 5 is_stmt 0 view .LVU222
 873 00a0 B8F1010F 		cmp	r8, #1
 874 00a4 00F0BC80 		beq	.L71
 875              	.L50:
 332:Bsp/periph_timer.c **** 	{
 333:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC4, ENABLE);
 334:Bsp/periph_timer.c **** 
 335:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 336:Bsp/periph_timer.c **** 		{
 337:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH4_DMA_Channel, (uint32_t) & (TIM2->CCR4), CH4_Buff, Bu
 338:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 339:Bsp/periph_timer.c **** 		}
 340:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 341:Bsp/periph_timer.c **** 		{
 342:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH4_DMA_Channel, (uint32_t) & (TIM3->CCR4), CH4_Buff, Bu
 343:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 344:Bsp/periph_timer.c **** 		}
 345:Bsp/periph_timer.c **** 	}
 346:Bsp/periph_timer.c **** }
 876              		.loc 1 346 1 view .LVU223
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 23


 877 00a8 1AB0     		add	sp, sp, #104
 878              	.LCFI14:
 879              		.cfi_remember_state
 880              		.cfi_def_cfa_offset 32
 881              		@ sp needed
 882 00aa BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 883              	.LVL78:
 884              	.L64:
 885              	.LCFI15:
 886              		.cfi_restore_state
 258:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 887              		.loc 1 258 3 is_stmt 1 view .LVU224
 888 00ae 12A9     		add	r1, sp, #72
 889 00b0 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 890 00b4 FFF7FEFF 		bl	TIM_OC1Init
 891              	.LVL79:
 259:Bsp/periph_timer.c **** 	}
 892              		.loc 1 259 3 view .LVU225
 893 00b8 0821     		movs	r1, #8
 894 00ba 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 895 00be FFF7FEFF 		bl	TIM_OC1PreloadConfig
 896              	.LVL80:
 897 00c2 D3E7     		b	.L51
 898              	.L65:
 264:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 899              		.loc 1 264 3 view .LVU226
 900 00c4 DFF8C891 		ldr	r9, .L76+20
 901 00c8 12A9     		add	r1, sp, #72
 902 00ca 59F82400 		ldr	r0, [r9, r4, lsl #2]
 903 00ce FFF7FEFF 		bl	TIM_OC2Init
 904              	.LVL81:
 265:Bsp/periph_timer.c **** 	}
 905              		.loc 1 265 3 view .LVU227
 906 00d2 0821     		movs	r1, #8
 907 00d4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 908 00d8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 909              	.LVL82:
 910 00dc C8E7     		b	.L52
 911              	.L66:
 270:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 912              		.loc 1 270 3 view .LVU228
 913 00de DFF8B091 		ldr	r9, .L76+20
 914 00e2 12A9     		add	r1, sp, #72
 915 00e4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 916 00e8 FFF7FEFF 		bl	TIM_OC3Init
 917              	.LVL83:
 271:Bsp/periph_timer.c **** 	}
 918              		.loc 1 271 3 view .LVU229
 919 00ec 0821     		movs	r1, #8
 920 00ee 59F82400 		ldr	r0, [r9, r4, lsl #2]
 921 00f2 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 922              	.LVL84:
 923 00f6 BDE7     		b	.L53
 924              	.L67:
 276:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 925              		.loc 1 276 3 view .LVU230
 926 00f8 DFF89491 		ldr	r9, .L76+20
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 24


 927 00fc 12A9     		add	r1, sp, #72
 928 00fe 59F82400 		ldr	r0, [r9, r4, lsl #2]
 929 0102 FFF7FEFF 		bl	TIM_OC4Init
 930              	.LVL85:
 277:Bsp/periph_timer.c **** 	}
 931              		.loc 1 277 3 view .LVU231
 932 0106 0821     		movs	r1, #8
 933 0108 59F82400 		ldr	r0, [r9, r4, lsl #2]
 934 010c FFF7FEFF 		bl	TIM_OC4PreloadConfig
 935              	.LVL86:
 936 0110 B3E7     		b	.L54
 937              	.L68:
 285:Bsp/periph_timer.c **** 
 938              		.loc 1 285 3 view .LVU232
 939 0112 0122     		movs	r2, #1
 940 0114 4FF40071 		mov	r1, #512
 941 0118 59F82400 		ldr	r0, [r9, r4, lsl #2]
 942 011c FFF7FEFF 		bl	TIM_DMACmd
 943              	.LVL87:
 287:Bsp/periph_timer.c **** 		{
 944              		.loc 1 287 3 view .LVU233
 287:Bsp/periph_timer.c **** 		{
 945              		.loc 1 287 6 is_stmt 0 view .LVU234
 946 0120 94B1     		cbz	r4, .L72
 292:Bsp/periph_timer.c **** 		{
 947              		.loc 1 292 8 is_stmt 1 view .LVU235
 292:Bsp/periph_timer.c **** 		{
 948              		.loc 1 292 11 is_stmt 0 view .LVU236
 949 0122 012C     		cmp	r4, #1
 950 0124 B7D1     		bne	.L55
 951              	.LBB2:
 294:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 952              		.loc 1 294 4 is_stmt 1 view .LVU237
 953 0126 239B     		ldr	r3, [sp, #140]
 954 0128 0093     		str	r3, [sp]
 955 012a 249B     		ldr	r3, [sp, #144]
 956 012c 544A     		ldr	r2, .L76+4
 957 012e 4FF02061 		mov	r1, #167772160
 958 0132 03A8     		add	r0, sp, #12
 959 0134 FFF7FEFF 		bl	periph_DMA_TIM
 960              	.LVL88:
 295:Bsp/periph_timer.c **** 		}
 961              		.loc 1 295 4 view .LVU238
 962 0138 0023     		movs	r3, #0
 963 013a 03AA     		add	r2, sp, #12
 964 013c 5149     		ldr	r1, .L76+8
 965 013e 4FF40010 		mov	r0, #2097152
 966 0142 FFF7FEFF 		bl	periph_DMA_Init
 967              	.LVL89:
 968 0146 A6E7     		b	.L55
 969              	.L72:
 970              	.LBE2:
 971              	.LBB3:
 289:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 972              		.loc 1 289 4 view .LVU239
 973 0148 239B     		ldr	r3, [sp, #140]
 974 014a 0093     		str	r3, [sp]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 25


 975 014c 249B     		ldr	r3, [sp, #144]
 976 014e 4E4A     		ldr	r2, .L76+12
 977 0150 4FF0C061 		mov	r1, #100663296
 978 0154 03A8     		add	r0, sp, #12
 979 0156 FFF7FEFF 		bl	periph_DMA_TIM
 980              	.LVL90:
 290:Bsp/periph_timer.c **** 		}
 981              		.loc 1 290 4 view .LVU240
 982 015a 0023     		movs	r3, #0
 983 015c 03AA     		add	r2, sp, #12
 984 015e 4B49     		ldr	r1, .L76+16
 985 0160 4FF40010 		mov	r0, #2097152
 986 0164 FFF7FEFF 		bl	periph_DMA_Init
 987              	.LVL91:
 988              	.LBE3:
 989 0168 95E7     		b	.L55
 990              	.L69:
 301:Bsp/periph_timer.c **** 
 991              		.loc 1 301 3 view .LVU241
 992 016a 0122     		movs	r2, #1
 993 016c 4FF48061 		mov	r1, #1024
 994 0170 474B     		ldr	r3, .L76+20
 995 0172 53F82400 		ldr	r0, [r3, r4, lsl #2]
 996 0176 FFF7FEFF 		bl	TIM_DMACmd
 997              	.LVL92:
 303:Bsp/periph_timer.c **** 		{
 998              		.loc 1 303 3 view .LVU242
 303:Bsp/periph_timer.c **** 		{
 999              		.loc 1 303 6 is_stmt 0 view .LVU243
 1000 017a 94B1     		cbz	r4, .L73
 308:Bsp/periph_timer.c **** 		{
 1001              		.loc 1 308 8 is_stmt 1 view .LVU244
 308:Bsp/periph_timer.c **** 		{
 1002              		.loc 1 308 11 is_stmt 0 view .LVU245
 1003 017c 012C     		cmp	r4, #1
 1004 017e 8CD1     		bne	.L57
 1005              	.LBB4:
 310:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 1006              		.loc 1 310 4 is_stmt 1 view .LVU246
 1007 0180 239B     		ldr	r3, [sp, #140]
 1008 0182 0093     		str	r3, [sp]
 1009 0184 259B     		ldr	r3, [sp, #148]
 1010 0186 434A     		ldr	r2, .L76+24
 1011 0188 4FF02061 		mov	r1, #167772160
 1012 018c 03A8     		add	r0, sp, #12
 1013 018e FFF7FEFF 		bl	periph_DMA_TIM
 1014              	.LVL93:
 311:Bsp/periph_timer.c **** 		}
 1015              		.loc 1 311 4 view .LVU247
 1016 0192 0023     		movs	r3, #0
 1017 0194 03AA     		add	r2, sp, #12
 1018 0196 3D49     		ldr	r1, .L76+16
 1019 0198 4FF40010 		mov	r0, #2097152
 1020 019c FFF7FEFF 		bl	periph_DMA_Init
 1021              	.LVL94:
 1022 01a0 7BE7     		b	.L57
 1023              	.L73:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 26


 1024              	.LBE4:
 1025              	.LBB5:
 305:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 1026              		.loc 1 305 4 view .LVU248
 1027 01a2 239B     		ldr	r3, [sp, #140]
 1028 01a4 0093     		str	r3, [sp]
 1029 01a6 259B     		ldr	r3, [sp, #148]
 1030 01a8 3B4A     		ldr	r2, .L76+28
 1031 01aa 4FF0C061 		mov	r1, #100663296
 1032 01ae 03A8     		add	r0, sp, #12
 1033 01b0 FFF7FEFF 		bl	periph_DMA_TIM
 1034              	.LVL95:
 306:Bsp/periph_timer.c **** 		}
 1035              		.loc 1 306 4 view .LVU249
 1036 01b4 0023     		movs	r3, #0
 1037 01b6 03AA     		add	r2, sp, #12
 1038 01b8 3849     		ldr	r1, .L76+32
 1039 01ba 4FF40010 		mov	r0, #2097152
 1040 01be FFF7FEFF 		bl	periph_DMA_Init
 1041              	.LVL96:
 1042              	.LBE5:
 1043 01c2 6AE7     		b	.L57
 1044              	.L70:
 317:Bsp/periph_timer.c **** 
 1045              		.loc 1 317 3 view .LVU250
 1046 01c4 0122     		movs	r2, #1
 1047 01c6 4FF40061 		mov	r1, #2048
 1048 01ca 314B     		ldr	r3, .L76+20
 1049 01cc 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1050 01d0 FFF7FEFF 		bl	TIM_DMACmd
 1051              	.LVL97:
 319:Bsp/periph_timer.c **** 		{
 1052              		.loc 1 319 3 view .LVU251
 319:Bsp/periph_timer.c **** 		{
 1053              		.loc 1 319 6 is_stmt 0 view .LVU252
 1054 01d4 9CB1     		cbz	r4, .L74
 324:Bsp/periph_timer.c **** 		{
 1055              		.loc 1 324 8 is_stmt 1 view .LVU253
 324:Bsp/periph_timer.c **** 		{
 1056              		.loc 1 324 11 is_stmt 0 view .LVU254
 1057 01d6 012C     		cmp	r4, #1
 1058 01d8 7FF462AF 		bne	.L59
 1059              	.LBB6:
 326:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1060              		.loc 1 326 4 is_stmt 1 view .LVU255
 1061 01dc 239B     		ldr	r3, [sp, #140]
 1062 01de 0093     		str	r3, [sp]
 1063 01e0 269B     		ldr	r3, [sp, #152]
 1064 01e2 2F4A     		ldr	r2, .L76+36
 1065 01e4 4FF02061 		mov	r1, #167772160
 1066 01e8 03A8     		add	r0, sp, #12
 1067 01ea FFF7FEFF 		bl	periph_DMA_TIM
 1068              	.LVL98:
 327:Bsp/periph_timer.c **** 		}
 1069              		.loc 1 327 4 view .LVU256
 1070 01ee 0023     		movs	r3, #0
 1071 01f0 03AA     		add	r2, sp, #12
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 27


 1072 01f2 2C49     		ldr	r1, .L76+40
 1073 01f4 4FF40010 		mov	r0, #2097152
 1074 01f8 FFF7FEFF 		bl	periph_DMA_Init
 1075              	.LVL99:
 1076 01fc 50E7     		b	.L59
 1077              	.L74:
 1078              	.LBE6:
 1079              	.LBB7:
 321:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1080              		.loc 1 321 4 view .LVU257
 1081 01fe 239B     		ldr	r3, [sp, #140]
 1082 0200 0093     		str	r3, [sp]
 1083 0202 269B     		ldr	r3, [sp, #152]
 1084 0204 284A     		ldr	r2, .L76+44
 1085 0206 4FF0C061 		mov	r1, #100663296
 1086 020a 03A8     		add	r0, sp, #12
 1087 020c FFF7FEFF 		bl	periph_DMA_TIM
 1088              	.LVL100:
 322:Bsp/periph_timer.c **** 		}
 1089              		.loc 1 322 4 view .LVU258
 1090 0210 0023     		movs	r3, #0
 1091 0212 03AA     		add	r2, sp, #12
 1092 0214 2549     		ldr	r1, .L76+48
 1093 0216 4FF40010 		mov	r0, #2097152
 1094 021a FFF7FEFF 		bl	periph_DMA_Init
 1095              	.LVL101:
 1096              	.LBE7:
 1097 021e 3FE7     		b	.L59
 1098              	.L71:
 333:Bsp/periph_timer.c **** 
 1099              		.loc 1 333 3 view .LVU259
 1100 0220 0122     		movs	r2, #1
 1101 0222 4FF48051 		mov	r1, #4096
 1102 0226 1A4B     		ldr	r3, .L76+20
 1103 0228 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1104 022c FFF7FEFF 		bl	TIM_DMACmd
 1105              	.LVL102:
 335:Bsp/periph_timer.c **** 		{
 1106              		.loc 1 335 3 view .LVU260
 335:Bsp/periph_timer.c **** 		{
 1107              		.loc 1 335 6 is_stmt 0 view .LVU261
 1108 0230 9CB1     		cbz	r4, .L75
 340:Bsp/periph_timer.c **** 		{
 1109              		.loc 1 340 8 is_stmt 1 view .LVU262
 340:Bsp/periph_timer.c **** 		{
 1110              		.loc 1 340 11 is_stmt 0 view .LVU263
 1111 0232 012C     		cmp	r4, #1
 1112 0234 7FF438AF 		bne	.L50
 1113              	.LBB8:
 342:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1114              		.loc 1 342 4 is_stmt 1 view .LVU264
 1115 0238 239B     		ldr	r3, [sp, #140]
 1116 023a 0093     		str	r3, [sp]
 1117 023c 279B     		ldr	r3, [sp, #156]
 1118 023e 1C4A     		ldr	r2, .L76+52
 1119 0240 4FF02061 		mov	r1, #167772160
 1120 0244 03A8     		add	r0, sp, #12
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 28


 1121 0246 FFF7FEFF 		bl	periph_DMA_TIM
 1122              	.LVL103:
 343:Bsp/periph_timer.c **** 		}
 1123              		.loc 1 343 4 view .LVU265
 1124 024a 0023     		movs	r3, #0
 1125 024c 03AA     		add	r2, sp, #12
 1126 024e 1949     		ldr	r1, .L76+56
 1127 0250 4FF40010 		mov	r0, #2097152
 1128 0254 FFF7FEFF 		bl	periph_DMA_Init
 1129              	.LVL104:
 1130              	.LBE8:
 1131              		.loc 1 346 1 is_stmt 0 view .LVU266
 1132 0258 26E7     		b	.L50
 1133              	.L75:
 1134              	.LBB9:
 337:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1135              		.loc 1 337 4 is_stmt 1 view .LVU267
 1136 025a 239B     		ldr	r3, [sp, #140]
 1137 025c 0093     		str	r3, [sp]
 1138 025e 279B     		ldr	r3, [sp, #156]
 1139 0260 154A     		ldr	r2, .L76+60
 1140 0262 4FF0C061 		mov	r1, #100663296
 1141 0266 03A8     		add	r0, sp, #12
 1142 0268 FFF7FEFF 		bl	periph_DMA_TIM
 1143              	.LVL105:
 338:Bsp/periph_timer.c **** 		}
 1144              		.loc 1 338 4 view .LVU268
 1145 026c 0023     		movs	r3, #0
 1146 026e 03AA     		add	r2, sp, #12
 1147 0270 0A49     		ldr	r1, .L76+32
 1148 0272 4FF40010 		mov	r0, #2097152
 1149 0276 FFF7FEFF 		bl	periph_DMA_Init
 1150              	.LVL106:
 1151              	.LBE9:
 1152 027a 15E7     		b	.L50
 1153              	.L77:
 1154              		.align	2
 1155              	.L76:
 1156 027c 00000000 		.word	.LANCHOR0
 1157 0280 34040040 		.word	1073742900
 1158 0284 70600240 		.word	1073897584
 1159 0288 34000040 		.word	1073741876
 1160 028c 88600240 		.word	1073897608
 1161 0290 00000000 		.word	.LANCHOR1
 1162 0294 38040040 		.word	1073742904
 1163 0298 38000040 		.word	1073741880
 1164 029c A0600240 		.word	1073897632
 1165 02a0 3C040040 		.word	1073742908
 1166 02a4 B8600240 		.word	1073897656
 1167 02a8 3C000040 		.word	1073741884
 1168 02ac 28600240 		.word	1073897512
 1169 02b0 40040040 		.word	1073742912
 1170 02b4 40600240 		.word	1073897536
 1171 02b8 40000040 		.word	1073741888
 1172              		.cfi_endproc
 1173              	.LFE129:
 1175              		.section	.text.periph_Timer_Set_PWMOutPut,"ax",%progbits
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 29


 1176              		.align	1
 1177              		.global	periph_Timer_Set_PWMOutPut
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1181              		.fpu fpv4-sp-d16
 1183              	periph_Timer_Set_PWMOutPut:
 1184              	.LVL107:
 1185              	.LFB130:
 347:Bsp/periph_timer.c **** 
 348:Bsp/periph_timer.c **** void periph_Timer_Set_PWMOutPut(Timer_list timerx, PWM_OutPut_Channel Channel, uint32_t value)
 349:Bsp/periph_timer.c **** {
 1186              		.loc 1 349 1 view -0
 1187              		.cfi_startproc
 1188              		@ args = 0, pretend = 0, frame = 0
 1189              		@ frame_needed = 0, uses_anonymous_args = 0
 1190              		.loc 1 349 1 is_stmt 0 view .LVU270
 1191 0000 08B5     		push	{r3, lr}
 1192              	.LCFI16:
 1193              		.cfi_def_cfa_offset 8
 1194              		.cfi_offset 3, -8
 1195              		.cfi_offset 14, -4
 350:Bsp/periph_timer.c **** 	PWM_Set_Value[Channel](Timer_Port[timerx], value);
 1196              		.loc 1 350 2 is_stmt 1 view .LVU271
 1197              		.loc 1 350 15 is_stmt 0 view .LVU272
 1198 0002 044B     		ldr	r3, .L80
 1199 0004 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1200              		.loc 1 350 2 view .LVU273
 1201 0008 1146     		mov	r1, r2
 1202              	.LVL108:
 1203              		.loc 1 350 2 view .LVU274
 1204 000a 034A     		ldr	r2, .L80+4
 1205              	.LVL109:
 1206              		.loc 1 350 2 view .LVU275
 1207 000c 52F82000 		ldr	r0, [r2, r0, lsl #2]
 1208              	.LVL110:
 1209              		.loc 1 350 2 view .LVU276
 1210 0010 9847     		blx	r3
 1211              	.LVL111:
 351:Bsp/periph_timer.c **** }
 1212              		.loc 1 351 1 view .LVU277
 1213 0012 08BD     		pop	{r3, pc}
 1214              	.L81:
 1215              		.align	2
 1216              	.L80:
 1217 0014 00000000 		.word	.LANCHOR3
 1218 0018 00000000 		.word	.LANCHOR1
 1219              		.cfi_endproc
 1220              	.LFE130:
 1222              		.section	.text.periph_Timer_Counter_SetEnable,"ax",%progbits
 1223              		.align	1
 1224              		.global	periph_Timer_Counter_SetEnable
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu fpv4-sp-d16
 1230              	periph_Timer_Counter_SetEnable:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 30


 1231              	.LVL112:
 1232              	.LFB131:
 352:Bsp/periph_timer.c **** 
 353:Bsp/periph_timer.c **** void periph_Timer_Counter_SetEnable(Timer_list timerx, uint8_t state)
 354:Bsp/periph_timer.c **** {
 1233              		.loc 1 354 1 is_stmt 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 1237              		.loc 1 354 1 is_stmt 0 view .LVU279
 1238 0000 08B5     		push	{r3, lr}
 1239              	.LCFI17:
 1240              		.cfi_def_cfa_offset 8
 1241              		.cfi_offset 3, -8
 1242              		.cfi_offset 14, -4
 355:Bsp/periph_timer.c **** 	if (state)
 1243              		.loc 1 355 2 is_stmt 1 view .LVU280
 1244              		.loc 1 355 5 is_stmt 0 view .LVU281
 1245 0002 31B1     		cbz	r1, .L83
 356:Bsp/periph_timer.c **** 	{
 357:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 1246              		.loc 1 357 3 is_stmt 1 view .LVU282
 1247 0004 0121     		movs	r1, #1
 1248              	.LVL113:
 1249              		.loc 1 357 3 is_stmt 0 view .LVU283
 1250 0006 064B     		ldr	r3, .L86
 1251 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1252              	.LVL114:
 1253              		.loc 1 357 3 view .LVU284
 1254 000c FFF7FEFF 		bl	TIM_Cmd
 1255              	.LVL115:
 1256              	.L82:
 358:Bsp/periph_timer.c **** 	}
 359:Bsp/periph_timer.c **** 	else
 360:Bsp/periph_timer.c **** 	{
 361:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 362:Bsp/periph_timer.c **** 	}
 363:Bsp/periph_timer.c **** }
 1257              		.loc 1 363 1 view .LVU285
 1258 0010 08BD     		pop	{r3, pc}
 1259              	.LVL116:
 1260              	.L83:
 361:Bsp/periph_timer.c **** 	}
 1261              		.loc 1 361 3 is_stmt 1 view .LVU286
 1262 0012 0021     		movs	r1, #0
 1263              	.LVL117:
 361:Bsp/periph_timer.c **** 	}
 1264              		.loc 1 361 3 is_stmt 0 view .LVU287
 1265 0014 024B     		ldr	r3, .L86
 1266 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1267              	.LVL118:
 361:Bsp/periph_timer.c **** 	}
 1268              		.loc 1 361 3 view .LVU288
 1269 001a FFF7FEFF 		bl	TIM_Cmd
 1270              	.LVL119:
 1271              		.loc 1 363 1 view .LVU289
 1272 001e F7E7     		b	.L82
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 31


 1273              	.L87:
 1274              		.align	2
 1275              	.L86:
 1276 0020 00000000 		.word	.LANCHOR1
 1277              		.cfi_endproc
 1278              	.LFE131:
 1280              		.global	Timer_Port
 1281              		.section	.data.Timer_Port,"aw"
 1282              		.align	2
 1283              		.set	.LANCHOR1,. + 0
 1286              	Timer_Port:
 1287 0000 00000040 		.word	1073741824
 1288 0004 00040040 		.word	1073742848
 1289 0008 00080040 		.word	1073743872
 1290 000c 00040140 		.word	1073808384
 1291              		.section	.rodata.PWM_Set_Value,"a"
 1292              		.align	2
 1293              		.set	.LANCHOR3,. + 0
 1296              	PWM_Set_Value:
 1297 0000 00000000 		.word	TIM_SetCompare1
 1298 0004 00000000 		.word	TIM_SetCompare2
 1299 0008 00000000 		.word	TIM_SetCompare3
 1300 000c 00000000 		.word	TIM_SetCompare4
 1301              		.section	.rodata.Timer_CLK,"a"
 1302              		.align	2
 1303              		.set	.LANCHOR0,. + 0
 1306              	Timer_CLK:
 1307 0000 01000000 		.word	1
 1308 0004 02000000 		.word	2
 1309 0008 04000000 		.word	4
 1310 000c 02000000 		.word	2
 1311              		.section	.rodata.Timer_IRQ_Channel,"a"
 1312              		.align	2
 1313              		.set	.LANCHOR2,. + 0
 1316              	Timer_IRQ_Channel:
 1317 0000 1C1D1E00 		.ascii	"\034\035\036\000"
 1318              		.text
 1319              	.Letext0:
 1320              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 1321              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 1322              		.file 4 "USER/stm32f4xx.h"
 1323              		.file 5 "FWLIB/inc/stm32f4xx_dma.h"
 1324              		.file 6 "FWLIB/inc/misc.h"
 1325              		.file 7 "FWLIB/inc/stm32f4xx_tim.h"
 1326              		.file 8 "Bsp/periph_timer.h"
 1327              		.file 9 "Bsp/periph_dma.h"
 1328              		.file 10 "FWLIB/inc/stm32f4xx_rcc.h"
 1329              		.file 11 "Bsp/periph_gpio.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_timer.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:18     .text.periph_Timer_IO_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:25     .text.periph_Timer_IO_Init:0000000000000000 periph_Timer_IO_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:176    .text.periph_Timer_CounterMode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:183    .text.periph_Timer_CounterMode_Init:0000000000000000 periph_Timer_CounterMode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:287    .text.periph_Timer_CounterMode_Init:0000000000000074 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:294    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:301    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 periph_Timer_Encoder_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:407    .text.periph_Timer_Encoder_Mode_Init:0000000000000084 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:413    .text.periph_Timer_GetEncoder_Input:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:420    .text.periph_Timer_GetEncoder_Input:0000000000000000 periph_Timer_GetEncoder_Input
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:447    .text.periph_Timer_GetEncoder_Input:0000000000000010 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:452    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:459    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 periph_Timer_PWMOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:674    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000130 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:680    .text.periph_Timer_PWM_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:687    .text.periph_Timer_PWM_SetEnable:0000000000000000 periph_Timer_PWM_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:733    .text.periph_Timer_PWM_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:738    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:745    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 periph_Timer_DShotOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1156   .text.periph_Timer_DShotOutPut_Mode_Init:000000000000027c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1176   .text.periph_Timer_Set_PWMOutPut:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1183   .text.periph_Timer_Set_PWMOutPut:0000000000000000 periph_Timer_Set_PWMOutPut
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1217   .text.periph_Timer_Set_PWMOutPut:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1223   .text.periph_Timer_Counter_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1230   .text.periph_Timer_Counter_SetEnable:0000000000000000 periph_Timer_Counter_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1276   .text.periph_Timer_Counter_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1286   .data.Timer_Port:0000000000000000 Timer_Port
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1282   .data.Timer_Port:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1292   .rodata.PWM_Set_Value:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1296   .rodata.PWM_Set_Value:0000000000000000 PWM_Set_Value
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1302   .rodata.Timer_CLK:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1306   .rodata.Timer_CLK:0000000000000000 Timer_CLK
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1312   .rodata.Timer_IRQ_Channel:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s:1316   .rodata.Timer_IRQ_Channel:0000000000000000 Timer_IRQ_Channel

UNDEFINED SYMBOLS
GPIO_TIM2_PWMCH1_IO_Init
GPIO_TIM3_PWMCH1_IO_Init
GPIO_TIM4_PWMCH1_IO_Init
GPIO_TIM2_PWMCH2_IO_Init
GPIO_TIM3_PWMCH2_IO_Init
GPIO_TIM4_PWMCH2_IO_Init
GPIO_TIM2_PWMCH3_IO_Init
GPIO_TIM3_PWMCH3_IO_Init
GPIO_TIM4_PWMCH3_IO_Init
GPIO_TIM2_PWMCH4_IO_Init
GPIO_TIM3_PWMCH4_IO_Init
GPIO_TIM4_PWMCH4_IO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_ITConfig
TIM_Cmd
NVIC_Init
RCC_APB2PeriphClockCmd
TIM_ICInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccqUIOp6.s 			page 33


TIM_EncoderInterfaceConfig
TIM_ICStructInit
TIM_DeInit
TIM_OCStructInit
TIM_ARRPreloadConfig
TIM_ClearFlag
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_DMACmd
periph_DMA_TIM
periph_DMA_Init
TIM_SetCompare1
TIM_SetCompare2
TIM_SetCompare3
TIM_SetCompare4
