# AHB BUS Protocol

> Developed at the Centre for Heterogeneous and Intelligent Processing Systems  
> A high-performance AMBA-based bus protocol for system-on-chip communication

## ğŸ”§ Overview

The **Advanced High-Performance Bus (AHB)** is part of the AMBA protocol suite. It supports multiple bus masters and slaves, enabling high-speed memory and peripheral access in modern SoCs.

### ğŸ“Œ Key Components

- **Masters (Managers):** Initiate read/write operations.
- **Slaves (Subordinates):** Respond to the master's transactions.
- **Decoder:** Maps addresses to the corresponding slave devices.
- **Multiplexor:** Routes outputs from slaves back to the master.

![image_alt](https://github.com/santoshmokashi86/AHB-Protocol/blob/main/Screenshot%202025-06-27%20084157.png?raw=true)


## ğŸš¦ Manager (Master) Interface

### ğŸ”» Input Signals

- `HREADY`: Indicates the current transfer is complete.
- `HRESP`: Response status of transfer.
- `HRDATA`: Data read from the subordinate.
- `HRESETn`: Active-low reset.
- `HCLK`: Clock signal.

### ğŸ”º Output Signals

- `HADDR`: Address for the transfer.
- `HWDATA`: Data to be written.
- `HWRITE`: Transfer type (read/write).
- `HSIZE`: Transfer size.
- `HBURST`: Burst type/length.
- `HTRANS`: Transfer type.
- `HPROT`: Protection level.
- `HMASTLOCK`: Locked sequence indicator.

---

## ğŸ“¥ Subordinate (Slave) Interface

### ğŸ”» Input Signals

- `HSEL_x`: Slave select signal.
- `HADDR`, `HWDATA`, `HWRITE`, `HSIZE`, `HBURST`, `HTRANS`, `HPROT`, `HMASTLOCK`

### ğŸ”º Output Signals

- `HREADY_x`: Transfer completion.
- `HRESP_x`: Transfer response.
- `HRDATA_x`: Read data.

---

## ğŸ§  Decoder Signals

### ğŸ”» Input
- `HADDR`

### ğŸ”º Output
- `HSEL_x`: Slave selection
- `HMUXSEL_x`: Read-mux enable

---

## ğŸ”€ Multiplexor Signals

### ğŸ”» Input
- `HREADY_x`, `HRESP_x`, `HRDATA_x`

### ğŸ”º Output
- `HREADY`, `HRESP`, `HRDATA`

---

## ğŸ§ª Transfer Types and States

| Transfer Type | Description |
|---------------|-------------|
| Simple Read/Write | Basic transfer without wait |
| 1/2 Wait State | Transfer delayed by 1 or 2 cycles |
| Error State | Transfer with an error response |
| Burst Transfer | Multiple sequential beats |
| Idle State | No operation cycle |
| Busy State | Master is not ready for transfer |

![Transfer Examples](images/transfer_examples.png)

---

## ğŸ” Burst Modes in AHB

### INCR (Incremental)
- Sequential addresses
- Common in linear data movement

### WRAP (Wrapping)
- Wraps around cache-line boundary (16, 32, 64 bytes)
- Ensures alignment for cache efficiency

**Wrap boundary = Number of beats Ã— Beat size**

![INCR vs WRAP](images/incr_vs_wrap.png)

---

## ğŸ“ Aligned vs Unaligned Addresses

- **Aligned:** Address starts at the cache line boundary (e.g. 0x00, 0x40).
- **Unaligned:** Starts at arbitrary location (e.g. 0x38).

> **WRAP** burst ensures aligned access, improving CPU performance and reducing stalls.  
> Recommended for cache-line-based memory systems.

---

## ğŸ“¸ Transfer Visuals

| Mode | Image |
|------|-------|
| WRAP4 Burst | ![WRAP4](images/wrap4.png) |
| INCR4 Burst | ![INCR4](images/incr4.png) |

---

## ğŸ™ Acknowledgements

Thanks to the instructors and team at the  
**Centre for Heterogeneous and Intelligent Processing Systems**  
for designing this detailed and educational AHB protocol project.

---

## ğŸ“š License

This project is open-source under the MIT License.
