Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 29 22:37:15 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     26          
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Clk_Div_4/num_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGA_Ctrl/clk_frame_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.007        0.000                      0                  459        0.141        0.000                      0                  459        4.500        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.007        0.000                      0                  459        0.141        0.000                      0                  459        4.500        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 2.651ns (44.488%)  route 3.308ns (55.512%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.584    10.773    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.329    11.102 r  Mouse_Ctrl/MC1/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.102    Mouse_Ctrl/MC1/y_pos[1]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.503    14.844    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[1]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.029    15.109    Mouse_Ctrl/MC1/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.651ns (44.510%)  route 3.305ns (55.490%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.581    10.770    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.329    11.099 r  Mouse_Ctrl/MC1/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.099    Mouse_Ctrl/MC1/y_pos[2]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.503    14.844    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[2]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031    15.111    Mouse_Ctrl/MC1/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.651ns (44.326%)  route 3.330ns (55.674%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.606    10.795    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X6Y64          LUT3 (Prop_lut3_I0_O)        0.329    11.124 r  Mouse_Ctrl/MC1/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    11.124    Mouse_Ctrl/MC1/y_pos[11]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.502    14.843    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[11]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.079    15.158    Mouse_Ctrl/MC1/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 2.651ns (44.393%)  route 3.321ns (55.607%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.597    10.786    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.329    11.115 r  Mouse_Ctrl/MC1/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.115    Mouse_Ctrl/MC1/y_pos[4]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.502    14.843    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[4]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.079    15.158    Mouse_Ctrl/MC1/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.651ns (44.934%)  route 3.249ns (55.066%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.525    10.714    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X7Y65          LUT5 (Prop_lut5_I3_O)        0.329    11.043 r  Mouse_Ctrl/MC1/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.043    Mouse_Ctrl/MC1/y_pos[5]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.501    14.842    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[5]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.029    15.107    Mouse_Ctrl/MC1/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.651ns (44.956%)  route 3.246ns (55.044%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.522    10.711    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X7Y65          LUT5 (Prop_lut5_I3_O)        0.329    11.040 r  Mouse_Ctrl/MC1/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    11.040    Mouse_Ctrl/MC1/y_pos[6]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.501    14.842    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[6]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.031    15.109    Mouse_Ctrl/MC1/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.651ns (45.185%)  route 3.216ns (54.815%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.492    10.681    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.329    11.010 r  Mouse_Ctrl/MC1/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    11.010    Mouse_Ctrl/MC1/y_pos[0]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.503    14.844    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[0]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031    15.111    Mouse_Ctrl/MC1/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.651ns (45.545%)  route 3.170ns (54.455%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.446    10.635    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.329    10.964 r  Mouse_Ctrl/MC1/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.964    Mouse_Ctrl/MC1/y_pos[10]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.502    14.843    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[10]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.077    15.156    Mouse_Ctrl/MC1/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.651ns (45.568%)  route 3.167ns (54.432%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.443    10.632    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.329    10.961 r  Mouse_Ctrl/MC1/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.961    Mouse_Ctrl/MC1/y_pos[3]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.502    14.843    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[3]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.081    15.160    Mouse_Ctrl/MC1/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.651ns (45.883%)  route 3.127ns (54.117%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.622     5.143    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.915     7.514    Mouse_Ctrl/MC1/y_overflow
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     7.638 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.638    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.188 r  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.522 r  Mouse_Ctrl/MC1/y_pos_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.809     9.330    Mouse_Ctrl/MC1/y_pos_reg[7]_i_2_n_6
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.303     9.633 r  Mouse_Ctrl/MC1/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.633    Mouse_Ctrl/MC1/i__carry_i_5__1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.031 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.031    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.188 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.403    10.592    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.329    10.921 r  Mouse_Ctrl/MC1/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.921    Mouse_Ctrl/MC1/y_pos[7]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.501    14.842    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[7]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y65          FDRE (Setup_fdre_C_D)        0.077    15.155    Mouse_Ctrl/MC1/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.592     1.475    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/bit_count_reg[2]/Q
                         net (fo=8, routed)           0.089     1.705    Mouse_Ctrl/MC1/Inst_Ps2Interface/bit_count_reg[2]
    SLICE_X2Y58          LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X2Y58          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.862     1.990    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121     1.609    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.588     1.471    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.070     1.683    Mouse_Ctrl/MC1/Inst_Ps2Interface/Q[3]
    SLICE_X4Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/y_inc[5]_i_2/O
                         net (fo=1, routed)           0.000     1.728    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_7
    SLICE_X4Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.858     1.985    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[5]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.092     1.576    Mouse_Ctrl/MC1/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.255%)  route 0.108ns (36.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.592     1.475    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.108     1.724    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_done
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.769    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.862     1.990    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121     1.612    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.240%)  route 0.113ns (37.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.472    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.113     1.726    Mouse_Ctrl/MC1/Inst_Ps2Interface/Q[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=1, routed)           0.000     1.771    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_19
    SLICE_X6Y60          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.860     1.987    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[7]/C
                         clock pessimism             -0.502     1.485    
    SLICE_X6Y60          FDRE (Hold_fdre_C_D)         0.121     1.606    Mouse_Ctrl/MC1/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/DB_L/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.445    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  Mouse_Ctrl/MC1/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Mouse_Ctrl/MC1/left_reg/Q
                         net (fo=1, routed)           0.132     1.718    Mouse_Ctrl/DB_L/D[0]
    SLICE_X12Y60         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.959    Mouse_Ctrl/DB_L/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.059     1.540    Mouse_Ctrl/DB_L/DFF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.409%)  route 0.109ns (36.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.472    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.109     1.722    Mouse_Ctrl/MC1/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.048     1.770 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Mouse_Ctrl/MC1/Inst_Ps2Interface/p_1_in[1]
    SLICE_X4Y60          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.860     1.987    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/C
                         clock pessimism             -0.502     1.485    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.107     1.592    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.683%)  route 0.137ns (49.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.472    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.137     1.750    Mouse_Ctrl/MC1/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X2Y59          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.862     1.990    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.059     1.571    Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.970%)  route 0.135ns (42.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.588     1.471    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.135     1.747    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_11
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  Mouse_Ctrl/MC1/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    Mouse_Ctrl/MC1/y_inc[4]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.859     1.987    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[4]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.092     1.601    Mouse_Ctrl/MC1/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.588     1.471    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Mouse_Ctrl/MC1/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.136     1.749    Mouse_Ctrl/MC1/y_pos[2]
    SLICE_X7Y63          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.856     1.984    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.066     1.551    Mouse_Ctrl/MC1/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.472    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.075     1.695    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter
    SLICE_X2Y65          LUT4 (Prop_lut4_I1_O)        0.098     1.793 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.793    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.857     1.985    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.120     1.592    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34   Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34   Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y68   Clk_Div_4/num_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y68   Clk_Div_4/num_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y60   Mouse_Ctrl/DB_L/DFF_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60   Mouse_Ctrl/DB_L/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60   Mouse_Ctrl/DB_L/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y68   Clk_Div_4/num_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60   Mouse_Ctrl/DB_L/DFF_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y60   Mouse_Ctrl/DB_L/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y59   Mouse_Ctrl/DB_L/DFF_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.103ns  (logic 4.629ns (30.653%)  route 10.473ns (69.347%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     7.976    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.100 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.501    11.600    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.103 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.103    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.976ns  (logic 4.646ns (31.022%)  route 10.330ns (68.978%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     7.976    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.100 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.357    11.457    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.976 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.976    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.828ns  (logic 4.652ns (31.370%)  route 10.177ns (68.630%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     7.976    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.100 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.204    11.304    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.828 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.828    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.739ns  (logic 4.630ns (31.416%)  route 10.109ns (68.584%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.188     7.989    Mouse_Ctrl/MD1/p_0_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.113 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.123    11.236    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.739 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.739    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.713ns  (logic 4.651ns (31.610%)  route 10.062ns (68.390%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.192     7.993    VGA_Ctrl/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.117 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.073    11.189    vgaGreen_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.713 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.713    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.613ns  (logic 4.648ns (31.806%)  route 9.965ns (68.194%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.188     7.989    Mouse_Ctrl/MD1/p_0_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.113 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.980    11.092    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.613 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.613    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.535ns  (logic 4.656ns (32.033%)  route 9.879ns (67.967%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     7.976    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.100 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.907    11.006    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.535 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.535    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.505ns  (logic 4.622ns (31.868%)  route 9.882ns (68.132%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.955     7.756    Mouse_Ctrl/MD1/p_0_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.880 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.130    11.009    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.505 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.505    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.411ns  (logic 4.632ns (32.146%)  route 9.778ns (67.854%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.192     7.993    VGA_Ctrl/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.117 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.789    10.905    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.411 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.411    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.399ns  (logic 4.646ns (32.269%)  route 9.752ns (67.731%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          4.070     4.701    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X15Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.825 f  VGA_Ctrl/i__carry_i_1__0/O
                         net (fo=4, routed)           0.915     5.740    VGA_Ctrl/pixel_cnt_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.813     6.677    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.188     7.989    Mouse_Ctrl/MD1/p_0_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.113 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.767    10.879    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.399 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.399    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.263ns (73.332%)  route 0.096ns (26.668%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[0]/C
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA_Ctrl/line_cnt_reg[0]/Q
                         net (fo=23, routed)          0.096     0.314    VGA_Ctrl/line_cnt_reg[0]
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  VGA_Ctrl/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    VGA_Ctrl/line_cnt[5]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  VGA_Ctrl/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.281ns (76.779%)  route 0.085ns (23.221%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[7]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  VGA_Ctrl/line_cnt_reg[7]/Q
                         net (fo=50, routed)          0.085     0.267    VGA_Ctrl/line_cnt_reg[7]
    SLICE_X11Y69         LUT6 (Prop_lut6_I5_O)        0.099     0.366 r  VGA_Ctrl/line_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.366    VGA_Ctrl/p_0_in__0__0[9]
    SLICE_X11Y69         FDRE                                         r  VGA_Ctrl/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.243ns (62.137%)  route 0.148ns (37.863%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=29, routed)          0.148     0.343    VGA_Ctrl/Q[1]
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.048     0.391 r  VGA_Ctrl/pixel_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.391    VGA_Ctrl/p_0_in__0[4]
    SLICE_X28Y67         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.240ns (61.030%)  route 0.153ns (38.970%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[9]/C
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.195     0.195 f  VGA_Ctrl/pixel_cnt_reg[9]/Q
                         net (fo=98, routed)          0.153     0.348    VGA_Ctrl/pixel_cnt_reg[9]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  VGA_Ctrl/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.393    VGA_Ctrl/hsync_i_i_1_n_0
    SLICE_X28Y66         FDSE                                         r  VGA_Ctrl/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.240ns (58.092%)  route 0.173ns (41.908%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[8]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[8]/Q
                         net (fo=98, routed)          0.173     0.368    VGA_Ctrl/pixel_cnt_reg[8]
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.413 r  VGA_Ctrl/pixel_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.413    VGA_Ctrl/p_0_in__0[9]
    SLICE_X29Y68         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.240ns (57.654%)  route 0.176ns (42.346%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[0]/C
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[0]/Q
                         net (fo=40, routed)          0.176     0.371    VGA_Ctrl/pixel_cnt_reg[0]
    SLICE_X29Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.416 r  VGA_Ctrl/pixel_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.416    VGA_Ctrl/p_0_in__0[1]
    SLICE_X29Y68         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.237ns (56.784%)  route 0.180ns (43.216%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=50, routed)          0.180     0.375    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.042     0.417 r  VGA_Ctrl/pixel_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.417    VGA_Ctrl/p_0_in__0[2]
    SLICE_X29Y68         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.240ns (56.199%)  route 0.187ns (43.801%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=50, routed)          0.187     0.382    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.427 r  VGA_Ctrl/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.427    VGA_Ctrl/pixel_cnt[5]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.240ns (56.026%)  route 0.188ns (43.974%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[5]/C
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[5]/Q
                         net (fo=41, routed)          0.188     0.383    VGA_Ctrl/pixel_cnt_reg[5]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.428 r  VGA_Ctrl/pixel_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    VGA_Ctrl/p_0_in__0[6]
    SLICE_X29Y68         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.237ns (55.312%)  route 0.191ns (44.688%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=50, routed)          0.191     0.386    VGA_Ctrl/line_cnt_reg[8]_0[0]
    SLICE_X11Y69         LUT4 (Prop_lut4_I2_O)        0.042     0.428 r  VGA_Ctrl/line_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.428    VGA_Ctrl/line_cnt[7]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  VGA_Ctrl/line_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.649ns  (logic 4.447ns (38.177%)  route 7.202ns (61.823%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.618     5.139    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Mouse_Ctrl/MC1/ypos_reg[2]/Q
                         net (fo=9, routed)           1.443     7.038    Mouse_Ctrl/MC1/ypos_reg[9]_0[2]
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.124     7.162 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.739     7.901    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     8.025 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.013     9.038    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.162 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.877    10.039    Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.163 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.130    13.293    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.788 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.788    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 4.476ns (39.451%)  route 6.869ns (60.549%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.618     5.139    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Mouse_Ctrl/MC1/ypos_reg[2]/Q
                         net (fo=9, routed)           1.443     7.038    Mouse_Ctrl/MC1/ypos_reg[9]_0[2]
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.124     7.162 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.739     7.901    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     8.025 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.013     9.038    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.162 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.877    10.039    Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.163 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.797    12.960    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.484 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.484    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 4.756ns (42.106%)  route 6.540ns (57.894%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     9.287    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.501    12.911    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.414 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.414    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 4.773ns (42.730%)  route 6.397ns (57.270%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     9.287    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.357    12.768    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.287 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.287    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 4.779ns (43.356%)  route 6.243ns (56.644%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     9.287    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.204    12.615    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.139 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.139    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 4.757ns (43.515%)  route 6.175ns (56.485%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.188     9.300    Mouse_Ctrl/MD1/p_0_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.123    12.547    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.050 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.050    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 4.778ns (43.806%)  route 6.129ns (56.194%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.192     9.304    VGA_Ctrl/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.428 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.073    12.500    vgaGreen_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.024 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.024    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 4.775ns (44.184%)  route 6.032ns (55.816%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.188     9.300    Mouse_Ctrl/MD1/p_0_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.980    12.403    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.924 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.924    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.729ns  (logic 4.783ns (44.581%)  route 5.946ns (55.419%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.175     9.287    Mouse_Ctrl/MD1/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.907    12.317    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.846 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.846    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 4.759ns (44.882%)  route 5.845ns (55.118%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.596     5.117    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.999 r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.271     7.271    VGA_Ctrl/douta[0]
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.395 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.593     7.988    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.112 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.192     9.304    VGA_Ctrl/p_0_in
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.428 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.789    12.216    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.722 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.722    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.254ns (40.920%)  route 0.367ns (59.080%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.445    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.110     1.719    Mouse_Ctrl/MC1/Q[4]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.764 f  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_4/O
                         net (fo=3, routed)           0.145     1.909    Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_4_n_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.954 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     2.066    next_scene__0[1]
    SLICE_X14Y61         LDCE                                         r  FSM_sequential_next_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.300ns (47.865%)  route 0.327ns (52.135%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.445    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.110     1.719    Mouse_Ctrl/MC1/Q[4]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_4/O
                         net (fo=3, routed)           0.077     1.841    Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_4_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[0]_i_2/O
                         net (fo=1, routed)           0.140     2.026    Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[0]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.046     2.072 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.072    next_scene__0[0]
    SLICE_X14Y61         LDCE                                         r  FSM_sequential_next_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.254ns (28.384%)  route 0.641ns (71.616%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  Mouse_Ctrl/MC1/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     1.607 f  Mouse_Ctrl/MC1/ypos_reg[7]/Q
                         net (fo=10, routed)          0.216     1.823    Mouse_Ctrl/MC1/ypos_reg[9]_0[7]
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.868 f  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[2]_i_3/O
                         net (fo=2, routed)           0.315     2.183    Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[2]_i_3_n_0
    SLICE_X14Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.228 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     2.338    next_scene__0[2]
    SLICE_X14Y61         LDCE                                         r  FSM_sequential_next_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.440ns (61.829%)  route 0.889ns (38.171%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.444    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  Mouse_Ctrl/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Mouse_Ctrl/MD1/red_out_reg[3]/Q
                         net (fo=4, routed)           0.186     1.795    Mouse_Ctrl/MD1/red_out_reg[3]_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.703     2.542    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.774 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.774    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 0.965ns (39.353%)  route 1.487ns (60.647%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.592     1.475    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.487     3.103    PS2_DATA_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.927 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.927    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.416ns (55.832%)  route 1.120ns (44.168%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=8, routed)           0.244     1.850    VGA_Ctrl/enable_mouse_display
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.876     2.771    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.978 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.978    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.439ns (56.586%)  route 1.104ns (43.414%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.444    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  Mouse_Ctrl/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Mouse_Ctrl/MD1/red_out_reg[3]/Q
                         net (fo=4, routed)           0.186     1.795    Mouse_Ctrl/MD1/red_out_reg[3]_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.918     2.757    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.987 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.987    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.025ns (40.736%)  route 1.491ns (59.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.591     1.474    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.491     3.113    PS2_CLK_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.990 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.990    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.434ns (53.767%)  route 1.233ns (46.233%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.559     1.442    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=8, routed)           0.244     1.850    VGA_Ctrl/enable_mouse_display
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.989     2.884    vgaGreen_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.109 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.109    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.435ns (53.770%)  route 1.233ns (46.230%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.444    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  Mouse_Ctrl/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Mouse_Ctrl/MD1/red_out_reg[3]/Q
                         net (fo=4, routed)           0.186     1.795    Mouse_Ctrl/MD1/red_out_reg[3]_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           1.047     2.887    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.112 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.112    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.739ns  (logic 14.547ns (28.670%)  route 36.192ns (71.330%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.617 r  VGA_Ctrl/mem_FPCAT_0_i_136/O[3]
                         net (fo=7, routed)           1.081    43.699    VGA_Ctrl_n_381
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.307    44.006 r  mem_FPCAT_0_i_265/O
                         net (fo=1, routed)           0.806    44.812    mem_FPCAT_0_i_265_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    44.936 r  mem_FPCAT_0_i_132/O
                         net (fo=1, routed)           0.000    44.936    mem_FPCAT_0_i_132_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.184 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.046    46.230    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.302    46.532 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.532    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.884 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.064    47.948    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.306    48.254 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.254    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.655 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.143    49.797    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    49.921 r  Pixel_Gen/mem_FPCAT_0_i_7/O
                         net (fo=1, routed)           0.817    50.739    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.639ns  (logic 14.569ns (28.770%)  route 36.070ns (71.230%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.617 r  VGA_Ctrl/mem_FPCAT_0_i_136/O[3]
                         net (fo=7, routed)           1.081    43.699    VGA_Ctrl_n_381
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.307    44.006 r  mem_FPCAT_0_i_265/O
                         net (fo=1, routed)           0.806    44.812    mem_FPCAT_0_i_265_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    44.936 r  mem_FPCAT_0_i_132/O
                         net (fo=1, routed)           0.000    44.936    mem_FPCAT_0_i_132_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.184 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.046    46.230    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.302    46.532 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.532    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.884 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.064    47.948    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.306    48.254 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.254    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.655 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.143    49.797    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.146    49.943 r  Pixel_Gen/mem_FPCAT_0_i_3/O
                         net (fo=1, routed)           0.696    50.639    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.476ns  (logic 15.097ns (29.909%)  route 35.379ns (70.091%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=2 LUT2=2 LUT3=8 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.541 f  VGA_Ctrl/mem_FPCAT_0_i_136/O[2]
                         net (fo=7, routed)           1.224    43.765    VGA_Ctrl_n_382
    SLICE_X5Y87          LUT1 (Prop_lut1_I0_O)        0.301    44.066 r  mem_FPCAT_0_i_139/O
                         net (fo=1, routed)           0.000    44.066    mem_FPCAT_0_i_139_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.646 r  mem_FPCAT_0_i_59/O[2]
                         net (fo=1, routed)           1.046    45.692    mem_FPCAT_0_i_59_n_5
    SLICE_X9Y88          LUT2 (Prop_lut2_I1_O)        0.302    45.994 r  mem_FPCAT_0_i_31/O
                         net (fo=1, routed)           0.000    45.994    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    46.242 f  VGA_Ctrl/mem_FPCAT_0_i_12/O[2]
                         net (fo=2, routed)           1.201    47.443    Pixel_Gen/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0[2]
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.302    47.745 r  Pixel_Gen/mem_FPCAT_0_i_29/O
                         net (fo=1, routed)           0.000    47.745    Pixel_Gen/mem_FPCAT_0_i_29_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.143 r  Pixel_Gen/mem_FPCAT_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.143    Pixel_Gen/mem_FPCAT_0_i_11_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.477 r  Pixel_Gen/mem_FPCAT_0_i_9/O[1]
                         net (fo=1, routed)           0.854    49.331    Pixel_Gen/mem_FPCAT_0_i_9_n_6
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.325    49.656 r  Pixel_Gen/mem_FPCAT_0_i_2/O
                         net (fo=1, routed)           0.820    50.476    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.425ns  (logic 14.573ns (28.900%)  route 35.852ns (71.100%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.617 r  VGA_Ctrl/mem_FPCAT_0_i_136/O[3]
                         net (fo=7, routed)           1.081    43.699    VGA_Ctrl_n_381
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.307    44.006 r  mem_FPCAT_0_i_265/O
                         net (fo=1, routed)           0.806    44.812    mem_FPCAT_0_i_265_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    44.936 r  mem_FPCAT_0_i_132/O
                         net (fo=1, routed)           0.000    44.936    mem_FPCAT_0_i_132_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.184 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.046    46.230    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.302    46.532 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.532    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.884 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.064    47.948    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.306    48.254 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.254    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.655 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.931    49.585    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.150    49.735 r  Pixel_Gen/mem_FPCAT_0_i_4/O
                         net (fo=1, routed)           0.690    50.425    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.402ns  (logic 14.547ns (28.862%)  route 35.855ns (71.138%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.617 r  VGA_Ctrl/mem_FPCAT_0_i_136/O[3]
                         net (fo=7, routed)           1.081    43.699    VGA_Ctrl_n_381
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.307    44.006 r  mem_FPCAT_0_i_265/O
                         net (fo=1, routed)           0.806    44.812    mem_FPCAT_0_i_265_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    44.936 r  mem_FPCAT_0_i_132/O
                         net (fo=1, routed)           0.000    44.936    mem_FPCAT_0_i_132_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.184 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.046    46.230    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.302    46.532 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.532    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.884 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.064    47.948    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.306    48.254 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.254    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.655 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.931    49.585    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    49.709 r  Pixel_Gen/mem_FPCAT_0_i_6/O
                         net (fo=1, routed)           0.692    50.402    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.386ns  (logic 14.547ns (28.871%)  route 35.839ns (71.129%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.617 r  VGA_Ctrl/mem_FPCAT_0_i_136/O[3]
                         net (fo=7, routed)           1.081    43.699    VGA_Ctrl_n_381
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.307    44.006 r  mem_FPCAT_0_i_265/O
                         net (fo=1, routed)           0.806    44.812    mem_FPCAT_0_i_265_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    44.936 r  mem_FPCAT_0_i_132/O
                         net (fo=1, routed)           0.000    44.936    mem_FPCAT_0_i_132_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.184 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.046    46.230    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.302    46.532 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.532    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.884 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.064    47.948    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.306    48.254 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.254    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.655 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.788    49.443    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.124    49.567 r  Pixel_Gen/mem_FPCAT_0_i_1/O
                         net (fo=1, routed)           0.819    50.386    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.234ns  (logic 14.547ns (28.958%)  route 35.687ns (71.042%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.035 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[2]
                         net (fo=27, routed)          2.717    34.752    FPCAT_addr0[4]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.294    35.046 r  mem_FPCAT_0_i_1485/O
                         net (fo=1, routed)           0.639    35.685    VGA_Ctrl/mem_FPCAT_0_i_1374[1]
    SLICE_X10Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    36.409 r  VGA_Ctrl/mem_FPCAT_0_i_1377/CO[3]
                         net (fo=1, routed)           0.000    36.409    VGA_Ctrl/mem_FPCAT_0_i_1377_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.526 r  VGA_Ctrl/mem_FPCAT_0_i_1204/CO[3]
                         net (fo=1, routed)           0.000    36.526    VGA_Ctrl/mem_FPCAT_0_i_1204_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.841 r  VGA_Ctrl/mem_FPCAT_0_i_1224/O[3]
                         net (fo=3, routed)           0.996    37.837    VGA_Ctrl/mem_FPCAT_0_i_1224_n_4
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.307    38.144 r  VGA_Ctrl/mem_FPCAT_0_i_1063/O
                         net (fo=1, routed)           0.695    38.840    VGA_Ctrl/mem_FPCAT_0_i_1063_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.396 r  VGA_Ctrl/mem_FPCAT_0_i_759/O[2]
                         net (fo=3, routed)           1.425    40.820    VGA_Ctrl_n_366
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.302    41.122 r  mem_FPCAT_0_i_479/O
                         net (fo=1, routed)           0.630    41.752    VGA_Ctrl/mem_FPCAT_0_i_136_0[0]
    SLICE_X8Y87          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.302 r  VGA_Ctrl/mem_FPCAT_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.302    VGA_Ctrl/mem_FPCAT_0_i_266_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.617 r  VGA_Ctrl/mem_FPCAT_0_i_136/O[3]
                         net (fo=7, routed)           1.081    43.699    VGA_Ctrl_n_381
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.307    44.006 r  mem_FPCAT_0_i_265/O
                         net (fo=1, routed)           0.806    44.812    mem_FPCAT_0_i_265_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    44.936 r  mem_FPCAT_0_i_132/O
                         net (fo=1, routed)           0.000    44.936    mem_FPCAT_0_i_132_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.184 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.046    46.230    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.302    46.532 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.532    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.884 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.064    47.948    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.306    48.254 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.254    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.655 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.643    49.297    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124    49.421 r  Pixel_Gen/mem_FPCAT_0_i_5/O
                         net (fo=1, routed)           0.813    50.234    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        35.346ns  (logic 9.216ns (26.073%)  route 26.130ns (73.927%))
  Logic Levels:           29  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.735 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[0]
                         net (fo=28, routed)          2.548    34.283    VGA_Ctrl/FPCAT_addr0[0]
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.613    34.896 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[3]
                         net (fo=1, routed)           0.450    35.346    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        34.096ns  (logic 9.150ns (26.836%)  route 24.946ns (73.164%))
  Logic Levels:           30  (CARRY4=16 FDRE=1 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.688    30.326    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    30.450 r  VGA_Ctrl/mem_FPCAT_0_i_75/O
                         net (fo=14, routed)          0.914    31.364    VGA_Ctrl/mem_FPCAT_0_i_75_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    31.488 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.488    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.735 f  VGA_Ctrl/mem_FPCAT_0_i_13/O[0]
                         net (fo=28, routed)          1.362    33.097    Pixel_Gen/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X9Y87          LUT1 (Prop_lut1_I0_O)        0.299    33.396 r  Pixel_Gen/mem_FPCAT_0_i_17/O
                         net (fo=1, routed)           0.000    33.396    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0[0]
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    33.644 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[2]
                         net (fo=1, routed)           0.452    34.096    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        33.040ns  (logic 8.639ns (26.147%)  route 24.401ns (73.853%))
  Logic Levels:           27  (CARRY4=15 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[7]/C
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA_Ctrl/pixel_cnt_reg[7]/Q
                         net (fo=103, routed)         3.264     3.895    VGA_Ctrl/Q[3]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.019 f  VGA_Ctrl/i__carry_i_9/O
                         net (fo=28, routed)          1.906     5.925    VGA_Ctrl/pixel_cnt_reg[8]_0
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.049 r  VGA_Ctrl/mem_FPCAT_0_i_107/O
                         net (fo=23, routed)          1.537     7.586    VGA_Ctrl/mem_FPCAT_0_i_107_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  VGA_Ctrl/mem_FPCAT_0_i_341/O
                         net (fo=41, routed)          2.858    10.568    VGA_Ctrl/mem_FPCAT_0_i_341_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I1_O)        0.150    10.718 r  VGA_Ctrl/mem_FPCAT_0_i_355/O
                         net (fo=3, routed)           1.236    11.955    VGA_Ctrl/mem_FPCAT_0_i_355_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.608    12.563 r  VGA_Ctrl/mem_FPCAT_0_i_945/CO[3]
                         net (fo=1, routed)           0.000    12.563    VGA_Ctrl/mem_FPCAT_0_i_945_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.680 r  VGA_Ctrl/mem_FPCAT_0_i_618/CO[3]
                         net (fo=30, routed)          1.761    14.441    VGA_Ctrl/mem_FPCAT_0_i_618_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.036 r  VGA_Ctrl/mem_FPCAT_0_i_611/CO[3]
                         net (fo=6, routed)           1.011    16.047    VGA_Ctrl/mem_FPCAT_0_i_611_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.645 r  VGA_Ctrl/mem_FPCAT_0_i_615/O[1]
                         net (fo=2, routed)           1.187    17.831    VGA_Ctrl/mem_FPCAT_0_i_615_n_6
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.331    18.162 r  VGA_Ctrl/mem_FPCAT_0_i_594/O
                         net (fo=2, routed)           0.723    18.885    VGA_Ctrl/mem_FPCAT_0_i_594_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.326    19.211 r  VGA_Ctrl/mem_FPCAT_0_i_598/O
                         net (fo=1, routed)           0.000    19.211    VGA_Ctrl/mem_FPCAT_0_i_598_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.743 r  VGA_Ctrl/mem_FPCAT_0_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.743    VGA_Ctrl/mem_FPCAT_0_i_330_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.857 r  VGA_Ctrl/mem_FPCAT_0_i_465/CO[3]
                         net (fo=1, routed)           0.000    19.857    VGA_Ctrl/mem_FPCAT_0_i_465_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.971 r  VGA_Ctrl/mem_FPCAT_0_i_464/CO[3]
                         net (fo=1, routed)           0.000    19.971    VGA_Ctrl/mem_FPCAT_0_i_464_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.085 r  VGA_Ctrl/mem_FPCAT_0_i_648/CO[3]
                         net (fo=1, routed)           0.000    20.085    VGA_Ctrl/mem_FPCAT_0_i_648_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.419 r  VGA_Ctrl/mem_FPCAT_0_i_389/O[1]
                         net (fo=5, routed)           1.294    21.713    VGA_Ctrl/mem_FPCAT_0_i_389_n_6
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.329    22.042 r  VGA_Ctrl/mem_FPCAT_0_i_655/O
                         net (fo=1, routed)           0.567    22.610    VGA_Ctrl/mem_FPCAT_0_i_655_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.328    22.938 r  VGA_Ctrl/mem_FPCAT_0_i_387/O
                         net (fo=1, routed)           0.000    22.938    VGA_Ctrl/mem_FPCAT_0_i_387_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.488 r  VGA_Ctrl/mem_FPCAT_0_i_197/CO[3]
                         net (fo=1, routed)           0.000    23.488    VGA_Ctrl/mem_FPCAT_0_i_197_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  VGA_Ctrl/mem_FPCAT_0_i_86/O[0]
                         net (fo=5, routed)           1.175    24.885    Pixel_Gen/mem_FPCAT_0_i_84_1[0]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.299    25.184 r  Pixel_Gen/mem_FPCAT_0_i_193/O
                         net (fo=1, routed)           0.000    25.184    Pixel_Gen/mem_FPCAT_0_i_193_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.564 r  Pixel_Gen/mem_FPCAT_0_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.564    Pixel_Gen/mem_FPCAT_0_i_84_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.783 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.010    26.793    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X13Y83         LUT3 (Prop_lut3_I2_O)        0.295    27.088 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=1, routed)           0.000    27.088    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.638 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          2.924    30.563    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.124    30.687 r  VGA_Ctrl/mem_FPCAT_0_i_15/O
                         net (fo=12, routed)          1.366    32.053    VGA_Ctrl/Pixel_Gen/FPCAT_addr1[0]
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    32.460 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[1]
                         net (fo=1, routed)           0.580    33.040    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.474     4.815    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.476ns (47.038%)  route 0.536ns (52.962%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[9]/C
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[9]/Q
                         net (fo=98, routed)          0.370     0.565    VGA_Ctrl/pixel_cnt_reg[9]
    SLICE_X13Y66         LUT3 (Prop_lut3_I1_O)        0.049     0.614 r  VGA_Ctrl/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     0.614    Mouse_Ctrl/MD1/enable_mouse_display_reg_1[0]
    SLICE_X13Y66         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.736 f  Mouse_Ctrl/MD1/_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.166     0.902    Mouse_Ctrl/MD1/_inferred__1/i__carry__1_n_1
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.110     1.012 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     1.012    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.954    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.285ns (22.350%)  route 0.990ns (77.650%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=29, routed)          0.712     0.907    VGA_Ctrl/Q[1]
    SLICE_X14Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  VGA_Ctrl/mousepixel[1]_i_3/O
                         net (fo=2, routed)           0.278     1.230    Mouse_Ctrl/MD1/minusOp2_out[2]
    SLICE_X12Y63         LUT5 (Prop_lut5_I1_O)        0.045     1.275 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.275    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.956    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.285ns (22.262%)  route 0.995ns (77.738%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=29, routed)          0.712     0.907    VGA_Ctrl/Q[1]
    SLICE_X14Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  VGA_Ctrl/mousepixel[1]_i_3/O
                         net (fo=2, routed)           0.283     1.235    Mouse_Ctrl/MD1/minusOp2_out[2]
    SLICE_X12Y63         LUT5 (Prop_lut5_I1_O)        0.045     1.280 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.280    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.956    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.220ns (15.358%)  route 1.213ns (84.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.213     1.433    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.857     1.985    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.265ns (17.567%)  route 1.244ns (82.433%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.244     1.464    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.045     1.509 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.509    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.857     1.985    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.217ns (13.365%)  route 1.404ns (86.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.404     1.621    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X4Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.861     1.989    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.265ns (16.183%)  route 1.373ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.253     1.473    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.518 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.120     1.638    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.265ns (16.183%)  route 1.373ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.253     1.473    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.518 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.120     1.638    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.265ns (16.183%)  route 1.373ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.253     1.473    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.518 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.120     1.638    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.265ns (16.183%)  route 1.373ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.253     1.473    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.518 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.120     1.638    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/C





