Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 15:44:47 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    89 |
|    Minimum number of control sets                        |    89 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    89 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    84 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           34 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             648 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------+-------------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------+-------------------------+------------------+----------------+--------------+
|  CLK_BUFG         |                            |                         |                1 |              1 |         1.00 |
| ~CLK_BUFG         |                            |                         |                1 |              1 |         1.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_23[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[5]_4[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_22[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_20[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_19[0] | u_data_memory/SR[0]     |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_17[0] | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_15[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_14[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_13[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_11[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_10[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_8[0]  | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_6[0]  | u_data_memory/SR[0]     |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_5[0]  | u_data_memory/SR[0]     |                6 |              8 |         1.33 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_4[0]  | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_2[0]  | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_1[0]  | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTB_reg[5]_0[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTB_reg[4]_0[0]   | u_data_memory/SR[0]     |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTB_reg[1]_0[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTB_reg[0]_0[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
|  CLK_BUFG         |                            | u_pc/modulo5[7]_i_1_n_0 |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/E[0]               | u_data_memory/SR[0]     |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[3]_1[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[3]_0[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_2[0]   | u_data_memory/SR[0]     |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_0[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_8[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_7[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_5[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_4[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_1[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_2[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_24[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_8[0]  | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_7[0]  | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_35[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_33[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_32[0] | u_data_memory/SR[0]     |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_31[0] | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_29[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_28[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_26[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_0[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[5]_5[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[5]_2[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_27[0] | u_data_memory/SR[0]     |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_6[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_1[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_21[0] | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_3[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_3[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_6[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_1[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[5]_1[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_34[0] | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_25[0] | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_16[0] | u_data_memory/SR[0]     |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_7[0]  | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTB_reg[4]_1[0]   | u_data_memory/SR[0]     |                7 |              8 |         1.14 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[5]_0[0]   | u_data_memory/SR[0]     |                7 |              8 |         1.14 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_4[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
|  CLK_BUFG         | u_pc/modulo5[7]_i_1_n_0    |                         |                3 |              8 |         2.67 |
|  CLK_BUFG         |                            | u_pc/aleasFreeCnt       |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_3[0]  | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[5]_3[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[4]_1[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[4]_0[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_2[0]   | u_data_memory/SR[0]     |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_0[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_7[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_5[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_3[0]   | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_2[0]   | u_data_memory/SR[0]     |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_1[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_0[0]   | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/E[0]               | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_9[0]  | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_5[0]  | u_data_memory/SR[0]     |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_30[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_18[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_12[0] | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_9[0]  | u_data_memory/SR[0]     |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_0[0]  | u_data_memory/SR[0]     |                2 |              8 |         4.00 |
| ~CLK_BUFG         |                            | u_data_memory/SR[0]     |                9 |             16 |         1.78 |
|  PCLOCK_IBUF_BUFG |                            |                         |                7 |             22 |         3.14 |
|  CLK_BUFG         |                            | u_pc/FLUSH_CMD          |               21 |             60 |         2.86 |
+-------------------+----------------------------+-------------------------+------------------+----------------+--------------+


