
centos-preinstalled/busctl:     file format elf32-littlearm


Disassembly of section .init:

00002f70 <_init@@Base>:
    2f70:	push	{r3, lr}
    2f74:	bl	7350 <strspn@plt+0x3c40>
    2f78:	pop	{r3, pc}

Disassembly of section .plt:

00002f7c <pthread_mutex_unlock@plt-0x14>:
    2f7c:	push	{lr}		; (str lr, [sp, #-4]!)
    2f80:	ldr	lr, [pc, #4]	; 2f8c <_init@@Base+0x1c>
    2f84:	add	lr, pc, lr
    2f88:	ldr	pc, [lr, #8]!
    2f8c:	andeq	r8, r6, r4, ror sp

00002f90 <pthread_mutex_unlock@plt>:
    2f90:	add	ip, pc, #0, 12
    2f94:	add	ip, ip, #104, 20	; 0x68000
    2f98:	ldr	pc, [ip, #3444]!	; 0xd74

00002f9c <calloc@plt>:
    2f9c:	add	ip, pc, #0, 12
    2fa0:	add	ip, ip, #104, 20	; 0x68000
    2fa4:	ldr	pc, [ip, #3436]!	; 0xd6c

00002fa8 <strstr@plt>:
    2fa8:	add	ip, pc, #0, 12
    2fac:	add	ip, ip, #104, 20	; 0x68000
    2fb0:	ldr	pc, [ip, #3428]!	; 0xd64

00002fb4 <raise@plt>:
    2fb4:	add	ip, pc, #0, 12
    2fb8:	add	ip, ip, #104, 20	; 0x68000
    2fbc:	ldr	pc, [ip, #3420]!	; 0xd5c

00002fc0 <strcmp@plt>:
    2fc0:	add	ip, pc, #0, 12
    2fc4:	add	ip, ip, #104, 20	; 0x68000
    2fc8:	ldr	pc, [ip, #3412]!	; 0xd54

00002fcc <__cxa_finalize@plt>:
    2fcc:	add	ip, pc, #0, 12
    2fd0:	add	ip, ip, #104, 20	; 0x68000
    2fd4:	ldr	pc, [ip, #3404]!	; 0xd4c

00002fd8 <strtol@plt>:
    2fd8:	add	ip, pc, #0, 12
    2fdc:	add	ip, ip, #104, 20	; 0x68000
    2fe0:	ldr	pc, [ip, #3396]!	; 0xd44

00002fe4 <getpwuid@plt>:
    2fe4:	add	ip, pc, #0, 12
    2fe8:	add	ip, ip, #104, 20	; 0x68000
    2fec:	ldr	pc, [ip, #3388]!	; 0xd3c

00002ff0 <setsockopt@plt>:
    2ff0:	add	ip, pc, #0, 12
    2ff4:	add	ip, ip, #104, 20	; 0x68000
    2ff8:	ldr	pc, [ip, #3380]!	; 0xd34

00002ffc <strcspn@plt>:
    2ffc:	add	ip, pc, #0, 12
    3000:	add	ip, ip, #104, 20	; 0x68000
    3004:	ldr	pc, [ip, #3372]!	; 0xd2c

00003008 <memalign@plt>:
    3008:	add	ip, pc, #0, 12
    300c:	add	ip, ip, #104, 20	; 0x68000
    3010:	ldr	pc, [ip, #3364]!	; 0xd24

00003014 <splice@plt>:
    3014:	add	ip, pc, #0, 12
    3018:	add	ip, ip, #104, 20	; 0x68000
    301c:	ldr	pc, [ip, #3356]!	; 0xd1c

00003020 <__ppoll_chk@plt>:
    3020:	add	ip, pc, #0, 12
    3024:	add	ip, ip, #104, 20	; 0x68000
    3028:	ldr	pc, [ip, #3348]!	; 0xd14

0000302c <secure_getenv@plt>:
    302c:	add	ip, pc, #0, 12
    3030:	add	ip, ip, #104, 20	; 0x68000
    3034:	ldr	pc, [ip, #3340]!	; 0xd0c

00003038 <read@plt>:
    3038:	add	ip, pc, #0, 12
    303c:	add	ip, ip, #104, 20	; 0x68000
    3040:	ldr	pc, [ip, #3332]!	; 0xd04

00003044 <pthread_mutex_destroy@plt>:
    3044:	add	ip, pc, #0, 12
    3048:	add	ip, ip, #104, 20	; 0x68000
    304c:	ldr	pc, [ip, #3324]!	; 0xcfc

00003050 <fflush@plt>:
    3050:	add	ip, pc, #0, 12
    3054:	add	ip, ip, #104, 20	; 0x68000
    3058:	ldr	pc, [ip, #3316]!	; 0xcf4

0000305c <getuid@plt>:
    305c:	add	ip, pc, #0, 12
    3060:	add	ip, ip, #104, 20	; 0x68000
    3064:	ldr	pc, [ip, #3308]!	; 0xcec

00003068 <memmove@plt>:
    3068:	add	ip, pc, #0, 12
    306c:	add	ip, ip, #104, 20	; 0x68000
    3070:	ldr	pc, [ip, #3300]!	; 0xce4

00003074 <strchrnul@plt>:
    3074:	add	ip, pc, #0, 12
    3078:	add	ip, ip, #104, 20	; 0x68000
    307c:	ldr	pc, [ip, #3292]!	; 0xcdc

00003080 <free@plt>:
    3080:	add	ip, pc, #0, 12
    3084:	add	ip, ip, #104, 20	; 0x68000
    3088:	ldr	pc, [ip, #3284]!	; 0xcd4

0000308c <fgets@plt>:
    308c:	add	ip, pc, #0, 12
    3090:	add	ip, ip, #104, 20	; 0x68000
    3094:	ldr	pc, [ip, #3276]!	; 0xccc

00003098 <pthread_mutex_lock@plt>:
    3098:	add	ip, pc, #0, 12
    309c:	add	ip, ip, #104, 20	; 0x68000
    30a0:	ldr	pc, [ip, #3268]!	; 0xcc4

000030a4 <ferror@plt>:
    30a4:	add	ip, pc, #0, 12
    30a8:	add	ip, ip, #104, 20	; 0x68000
    30ac:	ldr	pc, [ip, #3260]!	; 0xcbc

000030b0 <_exit@plt>:
    30b0:	add	ip, pc, #0, 12
    30b4:	add	ip, ip, #104, 20	; 0x68000
    30b8:	ldr	pc, [ip, #3252]!	; 0xcb4

000030bc <__vsnprintf_chk@plt>:
    30bc:	add	ip, pc, #0, 12
    30c0:	add	ip, ip, #104, 20	; 0x68000
    30c4:	ldr	pc, [ip, #3244]!	; 0xcac

000030c8 <memcpy@plt>:
    30c8:	add	ip, pc, #0, 12
    30cc:	add	ip, ip, #104, 20	; 0x68000
    30d0:	ldr	pc, [ip, #3236]!	; 0xca4

000030d4 <execvp@plt>:
    30d4:	add	ip, pc, #0, 12
    30d8:	add	ip, ip, #104, 20	; 0x68000
    30dc:	ldr	pc, [ip, #3228]!	; 0xc9c

000030e0 <execlp@plt>:
    30e0:	add	ip, pc, #0, 12
    30e4:	add	ip, ip, #104, 20	; 0x68000
    30e8:	ldr	pc, [ip, #3220]!	; 0xc94

000030ec <mmap64@plt>:
    30ec:	add	ip, pc, #0, 12
    30f0:	add	ip, ip, #104, 20	; 0x68000
    30f4:	ldr	pc, [ip, #3212]!	; 0xc8c

000030f8 <dup3@plt>:
    30f8:	add	ip, pc, #0, 12
    30fc:	add	ip, ip, #104, 20	; 0x68000
    3100:	ldr	pc, [ip, #3204]!	; 0xc84

00003104 <pthread_mutex_init@plt>:
    3104:	add	ip, pc, #0, 12
    3108:	add	ip, ip, #104, 20	; 0x68000
    310c:	ldr	pc, [ip, #3196]!	; 0xc7c

00003110 <sendmsg@plt>:
    3110:	add	ip, pc, #0, 12
    3114:	add	ip, ip, #104, 20	; 0x68000
    3118:	ldr	pc, [ip, #3188]!	; 0xc74

0000311c <ftruncate64@plt>:
    311c:	add	ip, pc, #0, 12
    3120:	add	ip, ip, #104, 20	; 0x68000
    3124:	ldr	pc, [ip, #3180]!	; 0xc6c

00003128 <_IO_getc@plt>:
    3128:	add	ip, pc, #0, 12
    312c:	add	ip, ip, #104, 20	; 0x68000
    3130:	ldr	pc, [ip, #3172]!	; 0xc64

00003134 <memcmp@plt>:
    3134:	add	ip, pc, #0, 12
    3138:	add	ip, ip, #104, 20	; 0x68000
    313c:	ldr	pc, [ip, #3164]!	; 0xc5c

00003140 <stpcpy@plt>:
    3140:	add	ip, pc, #0, 12
    3144:	add	ip, ip, #104, 20	; 0x68000
    3148:	ldr	pc, [ip, #3156]!	; 0xc54

0000314c <__stack_chk_fail@plt>:
    314c:	add	ip, pc, #0, 12
    3150:	add	ip, ip, #104, 20	; 0x68000
    3154:	ldr	pc, [ip, #3148]!	; 0xc4c

00003158 <sysconf@plt>:
    3158:	add	ip, pc, #0, 12
    315c:	add	ip, ip, #104, 20	; 0x68000
    3160:	ldr	pc, [ip, #3140]!	; 0xc44

00003164 <dup2@plt>:
    3164:	add	ip, pc, #0, 12
    3168:	add	ip, ip, #104, 20	; 0x68000
    316c:	ldr	pc, [ip, #3132]!	; 0xc3c

00003170 <getrlimit64@plt>:
    3170:	add	ip, pc, #0, 12
    3174:	add	ip, ip, #104, 20	; 0x68000
    3178:	ldr	pc, [ip, #3124]!	; 0xc34

0000317c <realloc@plt>:
    317c:	add	ip, pc, #0, 12
    3180:	add	ip, ip, #104, 20	; 0x68000
    3184:	ldr	pc, [ip, #3116]!	; 0xc2c

00003188 <socketpair@plt>:
    3188:	add	ip, pc, #0, 12
    318c:	add	ip, ip, #104, 20	; 0x68000
    3190:	ldr	pc, [ip, #3108]!	; 0xc24

00003194 <setns@plt>:
    3194:	add	ip, pc, #0, 12
    3198:	add	ip, ip, #104, 20	; 0x68000
    319c:	ldr	pc, [ip, #3100]!	; 0xc1c

000031a0 <strcasecmp@plt>:
    31a0:	add	ip, pc, #0, 12
    31a4:	add	ip, ip, #104, 20	; 0x68000
    31a8:	ldr	pc, [ip, #3092]!	; 0xc14

000031ac <__strndup@plt>:
    31ac:	add	ip, pc, #0, 12
    31b0:	add	ip, ip, #104, 20	; 0x68000
    31b4:	ldr	pc, [ip, #3084]!	; 0xc0c

000031b8 <funlockfile@plt>:
    31b8:	add	ip, pc, #0, 12
    31bc:	add	ip, ip, #104, 20	; 0x68000
    31c0:	ldr	pc, [ip, #3076]!	; 0xc04

000031c4 <geteuid@plt>:
    31c4:	add	ip, pc, #0, 12
    31c8:	add	ip, ip, #104, 20	; 0x68000
    31cc:	ldr	pc, [ip, #3068]!	; 0xbfc

000031d0 <poll@plt>:
    31d0:	add	ip, pc, #0, 12
    31d4:	add	ip, ip, #104, 20	; 0x68000
    31d8:	ldr	pc, [ip, #3060]!	; 0xbf4

000031dc <setgroups@plt>:
    31dc:	add	ip, pc, #0, 12
    31e0:	add	ip, ip, #104, 20	; 0x68000
    31e4:	ldr	pc, [ip, #3052]!	; 0xbec

000031e8 <__fxstat64@plt>:
    31e8:	add	ip, pc, #0, 12
    31ec:	add	ip, ip, #104, 20	; 0x68000
    31f0:	ldr	pc, [ip, #3044]!	; 0xbe4

000031f4 <signalfd@plt>:
    31f4:	add	ip, pc, #0, 12
    31f8:	add	ip, ip, #104, 20	; 0x68000
    31fc:	ldr	pc, [ip, #3036]!	; 0xbdc

00003200 <sigaction@plt>:
    3200:	add	ip, pc, #0, 12
    3204:	add	ip, ip, #104, 20	; 0x68000
    3208:	ldr	pc, [ip, #3028]!	; 0xbd4

0000320c <__memcpy_chk@plt>:
    320c:	add	ip, pc, #0, 12
    3210:	add	ip, ip, #104, 20	; 0x68000
    3214:	ldr	pc, [ip, #3020]!	; 0xbcc

00003218 <_IO_putc@plt>:
    3218:	add	ip, pc, #0, 12
    321c:	add	ip, ip, #104, 20	; 0x68000
    3220:	ldr	pc, [ip, #3012]!	; 0xbc4

00003224 <fwrite@plt>:
    3224:	add	ip, pc, #0, 12
    3228:	add	ip, ip, #104, 20	; 0x68000
    322c:	ldr	pc, [ip, #3004]!	; 0xbbc

00003230 <getsockopt@plt>:
    3230:	add	ip, pc, #0, 12
    3234:	add	ip, ip, #104, 20	; 0x68000
    3238:	ldr	pc, [ip, #2996]!	; 0xbb4

0000323c <ioctl@plt>:
    323c:	add	ip, pc, #0, 12
    3240:	add	ip, ip, #104, 20	; 0x68000
    3244:	ldr	pc, [ip, #2988]!	; 0xbac

00003248 <strtoll@plt>:
    3248:	add	ip, pc, #0, 12
    324c:	add	ip, ip, #104, 20	; 0x68000
    3250:	ldr	pc, [ip, #2980]!	; 0xba4

00003254 <usleep@plt>:
    3254:	add	ip, pc, #0, 12
    3258:	add	ip, ip, #104, 20	; 0x68000
    325c:	ldr	pc, [ip, #2972]!	; 0xb9c

00003260 <strcpy@plt>:
    3260:	add	ip, pc, #0, 12
    3264:	add	ip, ip, #104, 20	; 0x68000
    3268:	ldr	pc, [ip, #2964]!	; 0xb94

0000326c <chroot@plt>:
    326c:	add	ip, pc, #0, 12
    3270:	add	ip, ip, #104, 20	; 0x68000
    3274:	ldr	pc, [ip, #2956]!	; 0xb8c

00003278 <gettimeofday@plt>:
    3278:	add	ip, pc, #0, 12
    327c:	add	ip, ip, #104, 20	; 0x68000
    3280:	ldr	pc, [ip, #2948]!	; 0xb84

00003284 <fread@plt>:
    3284:	add	ip, pc, #0, 12
    3288:	add	ip, ip, #104, 20	; 0x68000
    328c:	ldr	pc, [ip, #2940]!	; 0xb7c

00003290 <opendir@plt>:
    3290:	add	ip, pc, #0, 12
    3294:	add	ip, ip, #104, 20	; 0x68000
    3298:	ldr	pc, [ip, #2932]!	; 0xb74

0000329c <open64@plt>:
    329c:	add	ip, pc, #0, 12
    32a0:	add	ip, ip, #104, 20	; 0x68000
    32a4:	ldr	pc, [ip, #2924]!	; 0xb6c

000032a8 <__asprintf_chk@plt>:
    32a8:	add	ip, pc, #0, 12
    32ac:	add	ip, ip, #104, 20	; 0x68000
    32b0:	ldr	pc, [ip, #2916]!	; 0xb64

000032b4 <getenv@plt>:
    32b4:	add	ip, pc, #0, 12
    32b8:	add	ip, ip, #104, 20	; 0x68000
    32bc:	ldr	pc, [ip, #2908]!	; 0xb5c

000032c0 <ppoll@plt>:
    32c0:	add	ip, pc, #0, 12
    32c4:	add	ip, ip, #104, 20	; 0x68000
    32c8:	ldr	pc, [ip, #2900]!	; 0xb54

000032cc <puts@plt>:
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #104, 20	; 0x68000
    32d4:	ldr	pc, [ip, #2892]!	; 0xb4c

000032d8 <malloc@plt>:
    32d8:	add	ip, pc, #0, 12
    32dc:	add	ip, ip, #104, 20	; 0x68000
    32e0:	ldr	pc, [ip, #2884]!	; 0xb44

000032e4 <sigaddset@plt>:
    32e4:	add	ip, pc, #0, 12
    32e8:	add	ip, ip, #104, 20	; 0x68000
    32ec:	ldr	pc, [ip, #2876]!	; 0xb3c

000032f0 <__libc_start_main@plt>:
    32f0:	add	ip, pc, #0, 12
    32f4:	add	ip, ip, #104, 20	; 0x68000
    32f8:	ldr	pc, [ip, #2868]!	; 0xb34

000032fc <readlinkat@plt>:
    32fc:	add	ip, pc, #0, 12
    3300:	add	ip, ip, #104, 20	; 0x68000
    3304:	ldr	pc, [ip, #2860]!	; 0xb2c

00003308 <strerror@plt>:
    3308:	add	ip, pc, #0, 12
    330c:	add	ip, ip, #104, 20	; 0x68000
    3310:	ldr	pc, [ip, #2852]!	; 0xb24

00003314 <strftime@plt>:
    3314:	add	ip, pc, #0, 12
    3318:	add	ip, ip, #104, 20	; 0x68000
    331c:	ldr	pc, [ip, #2844]!	; 0xb1c

00003320 <epoll_ctl@plt>:
    3320:	add	ip, pc, #0, 12
    3324:	add	ip, ip, #104, 20	; 0x68000
    3328:	ldr	pc, [ip, #2836]!	; 0xb14

0000332c <localtime@plt>:
    332c:	add	ip, pc, #0, 12
    3330:	add	ip, ip, #104, 20	; 0x68000
    3334:	ldr	pc, [ip, #2828]!	; 0xb0c

00003338 <__gmon_start__@plt>:
    3338:	add	ip, pc, #0, 12
    333c:	add	ip, ip, #104, 20	; 0x68000
    3340:	ldr	pc, [ip, #2820]!	; 0xb04

00003344 <mempcpy@plt>:
    3344:	add	ip, pc, #0, 12
    3348:	add	ip, ip, #104, 20	; 0x68000
    334c:	ldr	pc, [ip, #2812]!	; 0xafc

00003350 <getopt_long@plt>:
    3350:	add	ip, pc, #0, 12
    3354:	add	ip, ip, #104, 20	; 0x68000
    3358:	ldr	pc, [ip, #2804]!	; 0xaf4

0000335c <kill@plt>:
    335c:	add	ip, pc, #0, 12
    3360:	add	ip, ip, #104, 20	; 0x68000
    3364:	ldr	pc, [ip, #2796]!	; 0xaec

00003368 <__ctype_b_loc@plt>:
    3368:	add	ip, pc, #0, 12
    336c:	add	ip, ip, #104, 20	; 0x68000
    3370:	ldr	pc, [ip, #2788]!	; 0xae4

00003374 <getpid@plt>:
    3374:	add	ip, pc, #0, 12
    3378:	add	ip, ip, #104, 20	; 0x68000
    337c:	ldr	pc, [ip, #2780]!	; 0xadc

00003380 <syscall@plt>:
    3380:	add	ip, pc, #0, 12
    3384:	add	ip, ip, #104, 20	; 0x68000
    3388:	ldr	pc, [ip, #2772]!	; 0xad4

0000338c <waitid@plt>:
    338c:	add	ip, pc, #0, 12
    3390:	add	ip, ip, #104, 20	; 0x68000
    3394:	ldr	pc, [ip, #2764]!	; 0xacc

00003398 <strtoul@plt>:
    3398:	add	ip, pc, #0, 12
    339c:	add	ip, ip, #104, 20	; 0x68000
    33a0:	ldr	pc, [ip, #2756]!	; 0xac4

000033a4 <strlen@plt>:
    33a4:	add	ip, pc, #0, 12
    33a8:	add	ip, ip, #104, 20	; 0x68000
    33ac:	ldr	pc, [ip, #2748]!	; 0xabc

000033b0 <strchr@plt>:
    33b0:	add	ip, pc, #0, 12
    33b4:	add	ip, ip, #104, 20	; 0x68000
    33b8:	ldr	pc, [ip, #2740]!	; 0xab4

000033bc <srand@plt>:
    33bc:	add	ip, pc, #0, 12
    33c0:	add	ip, ip, #104, 20	; 0x68000
    33c4:	ldr	pc, [ip, #2732]!	; 0xaac

000033c8 <setenv@plt>:
    33c8:	add	ip, pc, #0, 12
    33cc:	add	ip, ip, #104, 20	; 0x68000
    33d0:	ldr	pc, [ip, #2724]!	; 0xaa4

000033d4 <memrchr@plt>:
    33d4:	add	ip, pc, #0, 12
    33d8:	add	ip, ip, #104, 20	; 0x68000
    33dc:	ldr	pc, [ip, #2716]!	; 0xa9c

000033e0 <fcntl@plt>:
    33e0:	add	ip, pc, #0, 12
    33e4:	add	ip, ip, #104, 20	; 0x68000
    33e8:	ldr	pc, [ip, #2708]!	; 0xa94

000033ec <__gcc_personality_v0@plt>:
    33ec:	add	ip, pc, #0, 12
    33f0:	add	ip, ip, #104, 20	; 0x68000
    33f4:	ldr	pc, [ip, #2700]!	; 0xa8c

000033f8 <__errno_location@plt>:
    33f8:	add	ip, pc, #0, 12
    33fc:	add	ip, ip, #104, 20	; 0x68000
    3400:	ldr	pc, [ip, #2692]!	; 0xa84

00003404 <__sprintf_chk@plt>:
    3404:	add	ip, pc, #0, 12
    3408:	add	ip, ip, #104, 20	; 0x68000
    340c:	ldr	pc, [ip, #2684]!	; 0xa7c

00003410 <__vasprintf_chk@plt>:
    3410:	add	ip, pc, #0, 12
    3414:	add	ip, ip, #104, 20	; 0x68000
    3418:	ldr	pc, [ip, #2676]!	; 0xa74

0000341c <__strdup@plt>:
    341c:	add	ip, pc, #0, 12
    3420:	add	ip, ip, #104, 20	; 0x68000
    3424:	ldr	pc, [ip, #2668]!	; 0xa6c

00003428 <strerror_r@plt>:
    3428:	add	ip, pc, #0, 12
    342c:	add	ip, ip, #104, 20	; 0x68000
    3430:	ldr	pc, [ip, #2660]!	; 0xa64

00003434 <memset@plt>:
    3434:	add	ip, pc, #0, 12
    3438:	add	ip, ip, #104, 20	; 0x68000
    343c:	ldr	pc, [ip, #2652]!	; 0xa5c

00003440 <bsearch@plt>:
    3440:	add	ip, pc, #0, 12
    3444:	add	ip, ip, #104, 20	; 0x68000
    3448:	ldr	pc, [ip, #2644]!	; 0xa54

0000344c <putchar@plt>:
    344c:	add	ip, pc, #0, 12
    3450:	add	ip, ip, #104, 20	; 0x68000
    3454:	ldr	pc, [ip, #2636]!	; 0xa4c

00003458 <strncpy@plt>:
    3458:	add	ip, pc, #0, 12
    345c:	add	ip, ip, #104, 20	; 0x68000
    3460:	ldr	pc, [ip, #2628]!	; 0xa44

00003464 <strtoull@plt>:
    3464:	add	ip, pc, #0, 12
    3468:	add	ip, ip, #104, 20	; 0x68000
    346c:	ldr	pc, [ip, #2620]!	; 0xa3c

00003470 <__printf_chk@plt>:
    3470:	add	ip, pc, #0, 12
    3474:	add	ip, ip, #104, 20	; 0x68000
    3478:	ldr	pc, [ip, #2612]!	; 0xa34

0000347c <prctl@plt>:
    347c:	add	ip, pc, #0, 12
    3480:	add	ip, ip, #104, 20	; 0x68000
    3484:	ldr	pc, [ip, #2604]!	; 0xa2c

00003488 <sigdelset@plt>:
    3488:	add	ip, pc, #0, 12
    348c:	add	ip, ip, #104, 20	; 0x68000
    3490:	ldr	pc, [ip, #2596]!	; 0xa24

00003494 <fileno@plt>:
    3494:	add	ip, pc, #0, 12
    3498:	add	ip, ip, #104, 20	; 0x68000
    349c:	ldr	pc, [ip, #2588]!	; 0xa1c

000034a0 <__fprintf_chk@plt>:
    34a0:	add	ip, pc, #0, 12
    34a4:	add	ip, ip, #104, 20	; 0x68000
    34a8:	ldr	pc, [ip, #2580]!	; 0xa14

000034ac <memchr@plt>:
    34ac:	add	ip, pc, #0, 12
    34b0:	add	ip, ip, #104, 20	; 0x68000
    34b4:	ldr	pc, [ip, #2572]!	; 0xa0c

000034b8 <access@plt>:
    34b8:	add	ip, pc, #0, 12
    34bc:	add	ip, ip, #104, 20	; 0x68000
    34c0:	ldr	pc, [ip, #2564]!	; 0xa04

000034c4 <rand@plt>:
    34c4:	add	ip, pc, #0, 12
    34c8:	add	ip, ip, #104, 20	; 0x68000
    34cc:	ldr	pc, [ip, #2556]!	; 0x9fc

000034d0 <writev@plt>:
    34d0:	add	ip, pc, #0, 12
    34d4:	add	ip, ip, #104, 20	; 0x68000
    34d8:	ldr	pc, [ip, #2548]!	; 0x9f4

000034dc <fclose@plt>:
    34dc:	add	ip, pc, #0, 12
    34e0:	add	ip, ip, #104, 20	; 0x68000
    34e4:	ldr	pc, [ip, #2540]!	; 0x9ec

000034e8 <getauxval@plt>:
    34e8:	add	ip, pc, #0, 12
    34ec:	add	ip, ip, #104, 20	; 0x68000
    34f0:	ldr	pc, [ip, #2532]!	; 0x9e4

000034f4 <strnlen@plt>:
    34f4:	add	ip, pc, #0, 12
    34f8:	add	ip, ip, #104, 20	; 0x68000
    34fc:	ldr	pc, [ip, #2524]!	; 0x9dc

00003500 <pipe@plt>:
    3500:	add	ip, pc, #0, 12
    3504:	add	ip, ip, #104, 20	; 0x68000
    3508:	ldr	pc, [ip, #2516]!	; 0x9d4

0000350c <strtod_l@plt>:
    350c:	add	ip, pc, #0, 12
    3510:	add	ip, ip, #104, 20	; 0x68000
    3514:	ldr	pc, [ip, #2508]!	; 0x9cc

00003518 <munmap@plt>:
    3518:	add	ip, pc, #0, 12
    351c:	add	ip, ip, #104, 20	; 0x68000
    3520:	ldr	pc, [ip, #2500]!	; 0x9c4

00003524 <__uflow@plt>:
    3524:	add	ip, pc, #0, 12
    3528:	add	ip, ip, #104, 20	; 0x68000
    352c:	ldr	pc, [ip, #2492]!	; 0x9bc

00003530 <setlocale@plt>:
    3530:	add	ip, pc, #0, 12
    3534:	add	ip, ip, #104, 20	; 0x68000
    3538:	ldr	pc, [ip, #2484]!	; 0x9b4

0000353c <fork@plt>:
    353c:	add	ip, pc, #0, 12
    3540:	add	ip, ip, #104, 20	; 0x68000
    3544:	ldr	pc, [ip, #2476]!	; 0x9ac

00003548 <readv@plt>:
    3548:	add	ip, pc, #0, 12
    354c:	add	ip, ip, #104, 20	; 0x68000
    3550:	ldr	pc, [ip, #2468]!	; 0x9a4

00003554 <freelocale@plt>:
    3554:	add	ip, pc, #0, 12
    3558:	add	ip, ip, #104, 20	; 0x68000
    355c:	ldr	pc, [ip, #2460]!	; 0x99c

00003560 <execl@plt>:
    3560:	add	ip, pc, #0, 12
    3564:	add	ip, ip, #104, 20	; 0x68000
    3568:	ldr	pc, [ip, #2452]!	; 0x994

0000356c <strrchr@plt>:
    356c:	add	ip, pc, #0, 12
    3570:	add	ip, ip, #104, 20	; 0x68000
    3574:	ldr	pc, [ip, #2444]!	; 0x98c

00003578 <statfs64@plt>:
    3578:	add	ip, pc, #0, 12
    357c:	add	ip, ip, #104, 20	; 0x68000
    3580:	ldr	pc, [ip, #2436]!	; 0x984

00003584 <nl_langinfo@plt>:
    3584:	add	ip, pc, #0, 12
    3588:	add	ip, ip, #104, 20	; 0x68000
    358c:	ldr	pc, [ip, #2428]!	; 0x97c

00003590 <fputc@plt>:
    3590:	add	ip, pc, #0, 12
    3594:	add	ip, ip, #104, 20	; 0x68000
    3598:	ldr	pc, [ip, #2420]!	; 0x974

0000359c <newlocale@plt>:
    359c:	add	ip, pc, #0, 12
    35a0:	add	ip, ip, #104, 20	; 0x68000
    35a4:	ldr	pc, [ip, #2412]!	; 0x96c

000035a8 <setresuid@plt>:
    35a8:	add	ip, pc, #0, 12
    35ac:	add	ip, ip, #104, 20	; 0x68000
    35b0:	ldr	pc, [ip, #2404]!	; 0x964

000035b4 <open_memstream@plt>:
    35b4:	add	ip, pc, #0, 12
    35b8:	add	ip, ip, #104, 20	; 0x68000
    35bc:	ldr	pc, [ip, #2396]!	; 0x95c

000035c0 <sscanf@plt>:
    35c0:	add	ip, pc, #0, 12
    35c4:	add	ip, ip, #104, 20	; 0x68000
    35c8:	ldr	pc, [ip, #2388]!	; 0x954

000035cc <readdir64@plt>:
    35cc:	add	ip, pc, #0, 12
    35d0:	add	ip, ip, #104, 20	; 0x68000
    35d4:	ldr	pc, [ip, #2380]!	; 0x94c

000035d8 <getsockname@plt>:
    35d8:	add	ip, pc, #0, 12
    35dc:	add	ip, ip, #104, 20	; 0x68000
    35e0:	ldr	pc, [ip, #2372]!	; 0x944

000035e4 <dirfd@plt>:
    35e4:	add	ip, pc, #0, 12
    35e8:	add	ip, ip, #104, 20	; 0x68000
    35ec:	ldr	pc, [ip, #2364]!	; 0x93c

000035f0 <flockfile@plt>:
    35f0:	add	ip, pc, #0, 12
    35f4:	add	ip, ip, #104, 20	; 0x68000
    35f8:	ldr	pc, [ip, #2356]!	; 0x934

000035fc <getppid@plt>:
    35fc:	add	ip, pc, #0, 12
    3600:	add	ip, ip, #104, 20	; 0x68000
    3604:	ldr	pc, [ip, #2348]!	; 0x92c

00003608 <recvmsg@plt>:
    3608:	add	ip, pc, #0, 12
    360c:	add	ip, ip, #104, 20	; 0x68000
    3610:	ldr	pc, [ip, #2340]!	; 0x924

00003614 <fchdir@plt>:
    3614:	add	ip, pc, #0, 12
    3618:	add	ip, ip, #104, 20	; 0x68000
    361c:	ldr	pc, [ip, #2332]!	; 0x91c

00003620 <fopen64@plt>:
    3620:	add	ip, pc, #0, 12
    3624:	add	ip, ip, #104, 20	; 0x68000
    3628:	ldr	pc, [ip, #2324]!	; 0x914

0000362c <qsort@plt>:
    362c:	add	ip, pc, #0, 12
    3630:	add	ip, ip, #104, 20	; 0x68000
    3634:	ldr	pc, [ip, #2316]!	; 0x90c

00003638 <strpbrk@plt>:
    3638:	add	ip, pc, #0, 12
    363c:	add	ip, ip, #104, 20	; 0x68000
    3640:	ldr	pc, [ip, #2308]!	; 0x904

00003644 <freeaddrinfo@plt>:
    3644:	add	ip, pc, #0, 12
    3648:	add	ip, ip, #104, 20	; 0x68000
    364c:	ldr	pc, [ip, #2300]!	; 0x8fc

00003650 <getaddrinfo@plt>:
    3650:	add	ip, pc, #0, 12
    3654:	add	ip, ip, #104, 20	; 0x68000
    3658:	ldr	pc, [ip, #2292]!	; 0x8f4

0000365c <socket@plt>:
    365c:	add	ip, pc, #0, 12
    3660:	add	ip, ip, #104, 20	; 0x68000
    3664:	ldr	pc, [ip, #2284]!	; 0x8ec

00003668 <clock_gettime@plt>:
    3668:	add	ip, pc, #0, 12
    366c:	add	ip, ip, #104, 20	; 0x68000
    3670:	ldr	pc, [ip, #2276]!	; 0x8e4

00003674 <mremap@plt>:
    3674:	add	ip, pc, #0, 12
    3678:	add	ip, ip, #104, 20	; 0x68000
    367c:	ldr	pc, [ip, #2268]!	; 0x8dc

00003680 <memmem@plt>:
    3680:	add	ip, pc, #0, 12
    3684:	add	ip, ip, #104, 20	; 0x68000
    3688:	ldr	pc, [ip, #2260]!	; 0x8d4

0000368c <__tls_get_addr@plt>:
    368c:	add	ip, pc, #0, 12
    3690:	add	ip, ip, #104, 20	; 0x68000
    3694:	ldr	pc, [ip, #2252]!	; 0x8cc

00003698 <isatty@plt>:
    3698:	add	ip, pc, #0, 12
    369c:	add	ip, ip, #104, 20	; 0x68000
    36a0:	ldr	pc, [ip, #2244]!	; 0x8c4

000036a4 <_Unwind_Resume@plt>:
    36a4:	add	ip, pc, #0, 12
    36a8:	add	ip, ip, #104, 20	; 0x68000
    36ac:	ldr	pc, [ip, #2236]!	; 0x8bc

000036b0 <fputs@plt>:
    36b0:	add	ip, pc, #0, 12
    36b4:	add	ip, ip, #104, 20	; 0x68000
    36b8:	ldr	pc, [ip, #2228]!	; 0x8b4

000036bc <strncmp@plt>:
    36bc:	add	ip, pc, #0, 12
    36c0:	add	ip, ip, #104, 20	; 0x68000
    36c4:	ldr	pc, [ip, #2220]!	; 0x8ac

000036c8 <abort@plt>:
    36c8:	add	ip, pc, #0, 12
    36cc:	add	ip, ip, #104, 20	; 0x68000
    36d0:	ldr	pc, [ip, #2212]!	; 0x8a4

000036d4 <close@plt>:
    36d4:	add	ip, pc, #0, 12
    36d8:	add	ip, ip, #104, 20	; 0x68000
    36dc:	ldr	pc, [ip, #2204]!	; 0x89c

000036e0 <setresgid@plt>:
    36e0:	add	ip, pc, #0, 12
    36e4:	add	ip, ip, #104, 20	; 0x68000
    36e8:	ldr	pc, [ip, #2196]!	; 0x894

000036ec <connect@plt>:
    36ec:	add	ip, pc, #0, 12
    36f0:	add	ip, ip, #104, 20	; 0x68000
    36f4:	ldr	pc, [ip, #2188]!	; 0x88c

000036f8 <closedir@plt>:
    36f8:	add	ip, pc, #0, 12
    36fc:	add	ip, ip, #104, 20	; 0x68000
    3700:	ldr	pc, [ip, #2180]!	; 0x884

00003704 <__snprintf_chk@plt>:
    3704:	add	ip, pc, #0, 12
    3708:	add	ip, ip, #104, 20	; 0x68000
    370c:	ldr	pc, [ip, #2172]!	; 0x87c

00003710 <strspn@plt>:
    3710:	add	ip, pc, #0, 12
    3714:	add	ip, ip, #104, 20	; 0x68000
    3718:	ldr	pc, [ip, #2164]!	; 0x874

Disassembly of section .text:

00003720 <sd_bus_creds_has_effective_cap@@Base-0x29ff8>:
    3720:	push	{r3, lr}
    3724:	movw	r2, #613	; 0x265
    3728:	ldr	r0, [pc, #20]	; 3744 <strspn@plt+0x34>
    372c:	ldr	r1, [pc, #20]	; 3748 <strspn@plt+0x38>
    3730:	ldr	r3, [pc, #20]	; 374c <strspn@plt+0x3c>
    3734:	add	r0, pc, r0
    3738:	add	r1, pc, r1
    373c:	add	r3, pc, r3
    3740:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    3744:	muleq	r4, ip, r7
    3748:	andeq	r7, r4, ip, lsl #4
    374c:	strdeq	r7, [r4], -ip
    3750:	push	{r3, lr}
    3754:	mov	r2, #72	; 0x48
    3758:	ldr	r0, [pc, #20]	; 3774 <strspn@plt+0x64>
    375c:	ldr	r1, [pc, #20]	; 3778 <strspn@plt+0x68>
    3760:	ldr	r3, [pc, #20]	; 377c <strspn@plt+0x6c>
    3764:	add	r0, pc, r0
    3768:	add	r1, pc, r1
    376c:	add	r3, pc, r3
    3770:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    3774:	andeq	pc, r4, r8, lsl fp	; <UNPREDICTABLE>
    3778:	andeq	ip, r4, r4, lsr #18
    377c:	andeq	ip, r4, r8, lsr r8
    3780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3784:	cmp	r3, #0
    3788:	sub	sp, sp, #132	; 0x84
    378c:	ldr	r7, [pc, #736]	; 3a74 <strspn@plt+0x364>
    3790:	mov	ip, r2
    3794:	moveq	r4, #1
    3798:	and	r2, r1, #7
    379c:	add	r7, pc, r7
    37a0:	ubfx	r1, r1, #3, #7
    37a4:	ldr	lr, [sp, #172]	; 0xac
    37a8:	ldr	r5, [sp, #180]	; 0xb4
    37ac:	beq	37bc <strspn@plt+0xac>
    37b0:	ldrb	r4, [r3]
    37b4:	rsbs	r4, r4, #1
    37b8:	movcc	r4, #0
    37bc:	cmp	r4, #0
    37c0:	ldrne	fp, [pc, #688]	; 3a78 <strspn@plt+0x368>
    37c4:	addne	fp, pc, fp
    37c8:	ldreq	fp, [pc, #684]	; 3a7c <strspn@plt+0x36c>
    37cc:	addeq	fp, pc, fp
    37d0:	cmp	r3, #0
    37d4:	moveq	r4, #1
    37d8:	beq	37e8 <strspn@plt+0xd8>
    37dc:	ldrb	r4, [r3]
    37e0:	rsbs	r4, r4, #1
    37e4:	movcc	r4, #0
    37e8:	cmp	r4, #0
    37ec:	streq	r3, [sp, #100]	; 0x64
    37f0:	ldrne	r4, [pc, #648]	; 3a80 <strspn@plt+0x370>
    37f4:	addne	r4, pc, r4
    37f8:	strne	r4, [sp, #100]	; 0x64
    37fc:	cmp	r3, #0
    3800:	moveq	r3, #1
    3804:	beq	3814 <strspn@plt+0x104>
    3808:	ldrb	r3, [r3]
    380c:	rsbs	r3, r3, #1
    3810:	movcc	r3, #0
    3814:	cmp	r3, #0
    3818:	ldrne	r4, [pc, #612]	; 3a84 <strspn@plt+0x374>
    381c:	addne	r4, pc, r4
    3820:	strne	r4, [sp, #104]	; 0x68
    3824:	ldreq	r4, [pc, #604]	; 3a88 <strspn@plt+0x378>
    3828:	addeq	r4, pc, r4
    382c:	streq	r4, [sp, #104]	; 0x68
    3830:	ldr	r4, [sp, #168]	; 0xa8
    3834:	cmp	r4, #0
    3838:	ldrne	r4, [pc, #588]	; 3a8c <strspn@plt+0x37c>
    383c:	addne	r4, pc, r4
    3840:	strne	r4, [sp, #108]	; 0x6c
    3844:	ldreq	r4, [pc, #580]	; 3a90 <strspn@plt+0x380>
    3848:	addeq	r4, pc, r4
    384c:	streq	r4, [sp, #108]	; 0x6c
    3850:	ldr	r3, [sp, #168]	; 0xa8
    3854:	adds	r4, r3, #0
    3858:	movne	r4, #1
    385c:	cmp	r4, #0
    3860:	ldreq	r3, [pc, #556]	; 3a94 <strspn@plt+0x384>
    3864:	addeq	r3, pc, r3
    3868:	streq	r3, [sp, #112]	; 0x70
    386c:	ldrne	r3, [pc, #548]	; 3a98 <strspn@plt+0x388>
    3870:	addne	r3, pc, r3
    3874:	strne	r3, [sp, #112]	; 0x70
    3878:	cmp	lr, #0
    387c:	moveq	r3, #1
    3880:	beq	3890 <strspn@plt+0x180>
    3884:	ldrb	r3, [lr]
    3888:	rsbs	r3, r3, #1
    388c:	movcc	r3, #0
    3890:	cmp	r3, #0
    3894:	ldrne	r3, [pc, #512]	; 3a9c <strspn@plt+0x38c>
    3898:	addne	r3, pc, r3
    389c:	strne	r3, [sp, #116]	; 0x74
    38a0:	ldreq	r3, [pc, #504]	; 3aa0 <strspn@plt+0x390>
    38a4:	addeq	r3, pc, r3
    38a8:	streq	r3, [sp, #116]	; 0x74
    38ac:	cmp	lr, #0
    38b0:	moveq	r3, #1
    38b4:	beq	38c4 <strspn@plt+0x1b4>
    38b8:	ldrb	r3, [lr]
    38bc:	rsbs	r3, r3, #1
    38c0:	movcc	r3, #0
    38c4:	cmp	r3, #0
    38c8:	streq	lr, [sp, #120]	; 0x78
    38cc:	ldrne	r3, [pc, #464]	; 3aa4 <strspn@plt+0x394>
    38d0:	addne	r3, pc, r3
    38d4:	strne	r3, [sp, #120]	; 0x78
    38d8:	cmp	lr, #0
    38dc:	moveq	r3, #1
    38e0:	beq	38f0 <strspn@plt+0x1e0>
    38e4:	ldrb	r3, [lr]
    38e8:	rsbs	r3, r3, #1
    38ec:	movcc	r3, #0
    38f0:	cmp	r3, #0
    38f4:	ldrne	lr, [pc, #428]	; 3aa8 <strspn@plt+0x398>
    38f8:	addne	lr, pc, lr
    38fc:	strne	lr, [sp, #124]	; 0x7c
    3900:	ldreq	lr, [pc, #420]	; 3aac <strspn@plt+0x39c>
    3904:	addeq	lr, pc, lr
    3908:	streq	lr, [sp, #124]	; 0x7c
    390c:	cmp	ip, #0
    3910:	ldrne	lr, [pc, #408]	; 3ab0 <strspn@plt+0x3a0>
    3914:	addne	lr, pc, lr
    3918:	strne	lr, [sp, #88]	; 0x58
    391c:	ldreq	lr, [pc, #400]	; 3ab4 <strspn@plt+0x3a4>
    3920:	addeq	lr, pc, lr
    3924:	streq	lr, [sp, #88]	; 0x58
    3928:	adds	lr, ip, #0
    392c:	movne	lr, #1
    3930:	cmp	lr, #0
    3934:	ldreq	sl, [pc, #380]	; 3ab8 <strspn@plt+0x3a8>
    3938:	addeq	sl, pc, sl
    393c:	ldrne	sl, [pc, #376]	; 3abc <strspn@plt+0x3ac>
    3940:	addne	sl, pc, sl
    3944:	cmp	r5, #0
    3948:	moveq	r3, #1
    394c:	beq	395c <strspn@plt+0x24c>
    3950:	ldrb	r3, [r5]
    3954:	rsbs	r3, r3, #1
    3958:	movcc	r3, #0
    395c:	cmp	r3, #0
    3960:	ldreq	r9, [sp, #176]	; 0xb0
    3964:	ldrne	r9, [pc, #340]	; 3ac0 <strspn@plt+0x3b0>
    3968:	addne	r9, pc, r9
    396c:	cmp	r5, #0
    3970:	moveq	r3, #1
    3974:	beq	3984 <strspn@plt+0x274>
    3978:	ldrb	r3, [r5]
    397c:	rsbs	r3, r3, #1
    3980:	movcc	r3, #0
    3984:	cmp	r3, #0
    3988:	moveq	r8, r5
    398c:	ldrne	r8, [pc, #304]	; 3ac4 <strspn@plt+0x3b4>
    3990:	addne	r8, pc, r8
    3994:	cmp	r5, #0
    3998:	moveq	r3, #1
    399c:	beq	39ac <strspn@plt+0x29c>
    39a0:	ldrb	r3, [r5]
    39a4:	rsbs	r3, r3, #1
    39a8:	movcc	r3, #0
    39ac:	cmp	r3, #0
    39b0:	ldrne	r3, [pc, #272]	; 3ac8 <strspn@plt+0x3b8>
    39b4:	addne	r3, pc, r3
    39b8:	strne	r3, [sp, #92]	; 0x5c
    39bc:	ldreq	r3, [pc, #264]	; 3acc <strspn@plt+0x3bc>
    39c0:	addeq	r3, pc, r3
    39c4:	streq	r3, [sp, #92]	; 0x5c
    39c8:	str	fp, [sp, #12]
    39cc:	mvn	r3, #0
    39d0:	ldr	fp, [sp, #100]	; 0x64
    39d4:	str	r4, [sp, #28]
    39d8:	ldr	r4, [sp, #168]	; 0xa8
    39dc:	str	fp, [sp, #16]
    39e0:	ldr	fp, [sp, #104]	; 0x68
    39e4:	str	r4, [sp, #32]
    39e8:	ldr	r4, [sp, #116]	; 0x74
    39ec:	str	fp, [sp, #20]
    39f0:	ldr	fp, [sp, #108]	; 0x6c
    39f4:	str	r4, [sp, #40]	; 0x28
    39f8:	str	ip, [sp, #60]	; 0x3c
    39fc:	str	fp, [sp, #24]
    3a00:	ldr	fp, [sp, #112]	; 0x70
    3a04:	ldr	ip, [sp, #92]	; 0x5c
    3a08:	ldr	r4, [sp, #124]	; 0x7c
    3a0c:	str	fp, [sp, #36]	; 0x24
    3a10:	ldr	fp, [sp, #120]	; 0x78
    3a14:	ldr	r5, [pc, #180]	; 3ad0 <strspn@plt+0x3c0>
    3a18:	ldr	r6, [pc, #180]	; 3ad4 <strspn@plt+0x3c4>
    3a1c:	str	fp, [sp, #44]	; 0x2c
    3a20:	ldr	fp, [sp, #88]	; 0x58
    3a24:	add	r6, pc, r6
    3a28:	str	r2, [sp, #4]
    3a2c:	mov	r2, #1
    3a30:	str	r1, [sp, #8]
    3a34:	mov	r1, #2048	; 0x800
    3a38:	str	r4, [sp, #48]	; 0x30
    3a3c:	str	fp, [sp, #52]	; 0x34
    3a40:	str	lr, [sp, #56]	; 0x38
    3a44:	str	sl, [sp, #64]	; 0x40
    3a48:	str	r9, [sp, #68]	; 0x44
    3a4c:	str	r8, [sp, #72]	; 0x48
    3a50:	str	ip, [sp, #76]	; 0x4c
    3a54:	str	r6, [sp]
    3a58:	ldr	ip, [r7, r5]
    3a5c:	ldr	ip, [ip]
    3a60:	str	ip, [sp, #80]	; 0x50
    3a64:	bl	3704 <__snprintf_chk@plt>
    3a68:	mov	r0, #0
    3a6c:	add	sp, sp, #132	; 0x84
    3a70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3a74:	andeq	r8, r6, ip, asr r5
    3a78:	andeq	sl, r4, ip, ror #2
    3a7c:	andeq	r2, r5, ip, lsr r4
    3a80:	andeq	sl, r4, ip, lsr r1
    3a84:	andeq	sl, r4, r4, lsl r1
    3a88:	andeq	sl, r4, r4, lsl r1
    3a8c:	ldrdeq	r2, [r5], -r8
    3a90:	andeq	sl, r4, r8, ror #1
    3a94:	andeq	sl, r4, ip, asr #1
    3a98:	andeq	sl, r4, ip, asr #1
    3a9c:	muleq	r4, r8, r0
    3aa0:	andeq	r2, r5, ip, ror r3
    3aa4:	andeq	sl, r4, r0, rrx
    3aa8:	andeq	sl, r4, r8, lsr r0
    3aac:	andeq	sl, r4, r8, lsr r0
    3ab0:	andeq	r2, r5, ip, lsl r3
    3ab4:	andeq	sl, r4, r0, lsl r0
    3ab8:	strdeq	r9, [r4], -r8
    3abc:	strdeq	r9, [r4], -ip
    3ac0:	andeq	r9, r4, r8, asr #31
    3ac4:	andeq	r9, r4, r0, lsr #31
    3ac8:	andeq	r9, r4, ip, ror pc
    3acc:	andeq	r9, r4, ip, ror pc
    3ad0:	strdeq	r0, [r0], -r4
    3ad4:	andeq	r2, r5, r4, lsl r2
    3ad8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3adc:	sub	sp, sp, #2144	; 0x860
    3ae0:	ldr	lr, [pc, #328]	; 3c30 <strspn@plt+0x520>
    3ae4:	sub	sp, sp, #4
    3ae8:	ldr	ip, [pc, #324]	; 3c34 <strspn@plt+0x524>
    3aec:	add	r4, sp, #60	; 0x3c
    3af0:	add	lr, pc, lr
    3af4:	str	r0, [sp, #20]
    3af8:	ldr	sl, [pc, #312]	; 3c38 <strspn@plt+0x528>
    3afc:	add	r5, sp, #32
    3b00:	ldr	r7, [lr, ip]
    3b04:	mov	r9, r1
    3b08:	ldr	ip, [sp, #2188]	; 0x88c
    3b0c:	mov	r1, #0
    3b10:	mov	r8, r2
    3b14:	mov	r0, r4
    3b18:	ldr	lr, [r7]
    3b1c:	mov	r2, #32
    3b20:	str	ip, [sp, #24]
    3b24:	add	sl, pc, sl
    3b28:	ldr	ip, [sp, #2192]	; 0x890
    3b2c:	str	r3, [sp, #16]
    3b30:	str	lr, [sp, #2140]	; 0x85c
    3b34:	str	ip, [sp, #28]
    3b38:	ldr	fp, [sp, #2184]	; 0x888
    3b3c:	ldr	r6, [sp, #2196]	; 0x894
    3b40:	bl	3434 <memset@plt>
    3b44:	mov	r2, #28
    3b48:	mov	r0, r5
    3b4c:	mov	r1, #0
    3b50:	bl	3434 <memset@plt>
    3b54:	ldr	r2, [sl]
    3b58:	ldr	r3, [sp, #16]
    3b5c:	cmp	r2, #0
    3b60:	movlt	r0, #0
    3b64:	blt	3c10 <strspn@plt+0x500>
    3b68:	stm	sp, {r3, fp}
    3b6c:	mov	r2, r9
    3b70:	ldr	r3, [sp, #24]
    3b74:	mov	r9, #1
    3b78:	ldr	ip, [sp, #28]
    3b7c:	ldr	r1, [sp, #20]
    3b80:	str	r3, [sp, #8]
    3b84:	mov	r3, r8
    3b88:	add	r8, sp, #92	; 0x5c
    3b8c:	str	ip, [sp, #12]
    3b90:	mov	r0, r8
    3b94:	bl	3780 <strspn@plt+0x70>
    3b98:	mov	r0, r8
    3b9c:	str	r8, [sp, #60]	; 0x3c
    3ba0:	bl	33a4 <strlen@plt>
    3ba4:	ldr	r3, [pc, #144]	; 3c3c <strspn@plt+0x52c>
    3ba8:	mov	r2, #8
    3bac:	str	r6, [sp, #76]	; 0x4c
    3bb0:	add	r3, pc, r3
    3bb4:	str	r2, [sp, #72]	; 0x48
    3bb8:	str	r3, [sp, #68]	; 0x44
    3bbc:	str	r0, [sp, #64]	; 0x40
    3bc0:	mov	r0, r6
    3bc4:	bl	33a4 <strlen@plt>
    3bc8:	ldr	lr, [pc, #112]	; 3c40 <strspn@plt+0x530>
    3bcc:	mov	r1, r5
    3bd0:	mov	r2, #16384	; 0x4000
    3bd4:	add	lr, pc, lr
    3bd8:	mov	r3, #4
    3bdc:	str	r4, [sp, #40]	; 0x28
    3be0:	str	lr, [sp, #84]	; 0x54
    3be4:	str	r9, [sp, #88]	; 0x58
    3be8:	str	r3, [sp, #44]	; 0x2c
    3bec:	str	r0, [sp, #80]	; 0x50
    3bf0:	ldr	r0, [sl]
    3bf4:	bl	3110 <sendmsg@plt>
    3bf8:	cmp	r0, #0
    3bfc:	movge	r0, r9
    3c00:	bge	3c10 <strspn@plt+0x500>
    3c04:	bl	33f8 <__errno_location@plt>
    3c08:	ldr	r0, [r0]
    3c0c:	rsb	r0, r0, #0
    3c10:	ldr	r2, [sp, #2140]	; 0x85c
    3c14:	ldr	r3, [r7]
    3c18:	cmp	r2, r3
    3c1c:	beq	3c24 <strspn@plt+0x514>
    3c20:	bl	314c <__stack_chk_fail@plt>
    3c24:	add	sp, sp, #2144	; 0x860
    3c28:	add	sp, sp, #4
    3c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3c30:	andeq	r8, r6, r8, lsl #4
    3c34:	andeq	r0, r0, r8, lsr #5
    3c38:			; <UNDEFINED> instruction: 0x000685b0
    3c3c:	andeq	r2, r5, r0, ror #1
    3c40:	andeq	r9, r4, r8, ror #26
    3c44:	push	{r3, lr}
    3c48:	movw	r2, #299	; 0x12b
    3c4c:	ldr	r0, [pc, #20]	; 3c68 <strspn@plt+0x558>
    3c50:	ldr	r1, [pc, #20]	; 3c6c <strspn@plt+0x55c>
    3c54:	ldr	r3, [pc, #20]	; 3c70 <strspn@plt+0x560>
    3c58:	add	r0, pc, r0
    3c5c:	add	r1, pc, r1
    3c60:	add	r3, pc, r3
    3c64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    3c68:	strheq	r2, [r5], -ip
    3c6c:	andeq	r2, r5, r8, lsl #1
    3c70:	andeq	r1, r5, r8, ror #30
    3c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c78:	sub	sp, sp, #252	; 0xfc
    3c7c:	ldr	ip, [pc, #2076]	; 44a0 <strspn@plt+0xd90>
    3c80:	mov	r9, r0
    3c84:	ldr	r0, [pc, #2072]	; 44a4 <strspn@plt+0xd94>
    3c88:	add	ip, pc, ip
    3c8c:	str	ip, [sp, #52]	; 0x34
    3c90:	ldr	ip, [sp, #288]	; 0x120
    3c94:	str	r2, [sp, #32]
    3c98:	str	r3, [sp, #36]	; 0x24
    3c9c:	str	ip, [sp, #40]	; 0x28
    3ca0:	ldr	ip, [sp, #52]	; 0x34
    3ca4:	ldr	r6, [sp, #300]	; 0x12c
    3ca8:	ldr	r3, [ip, r0]
    3cac:	cmp	r6, #0
    3cb0:	ldr	ip, [sp, #292]	; 0x124
    3cb4:	ldr	r2, [r3]
    3cb8:	str	ip, [sp, #44]	; 0x2c
    3cbc:	ldr	ip, [sp, #296]	; 0x128
    3cc0:	str	r3, [sp, #60]	; 0x3c
    3cc4:	str	r2, [sp, #244]	; 0xf4
    3cc8:	str	ip, [sp, #48]	; 0x30
    3ccc:	bne	3cf0 <strspn@plt+0x5e0>
    3cd0:	ldr	r0, [pc, #2000]	; 44a8 <strspn@plt+0xd98>
    3cd4:	movw	r2, #545	; 0x221
    3cd8:	ldr	r1, [pc, #1996]	; 44ac <strspn@plt+0xd9c>
    3cdc:	ldr	r3, [pc, #1996]	; 44b0 <strspn@plt+0xda0>
    3ce0:	add	r0, pc, r0
    3ce4:	add	r1, pc, r1
    3ce8:	add	r3, pc, r3
    3cec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    3cf0:	ldr	r3, [pc, #1980]	; 44b4 <strspn@plt+0xda4>
    3cf4:	add	r3, pc, r3
    3cf8:	ldr	r3, [r3]
    3cfc:	cmp	r3, #9
    3d00:	rsbeq	r0, r1, #0
    3d04:	beq	4480 <strspn@plt+0xd70>
    3d08:	tst	r9, #1016	; 0x3f8
    3d0c:	bne	3d24 <strspn@plt+0x614>
    3d10:	ldr	r3, [pc, #1952]	; 44b8 <strspn@plt+0xda8>
    3d14:	and	r9, r9, #7
    3d18:	add	r3, pc, r3
    3d1c:	ldr	r3, [r3]
    3d20:	orr	r9, r9, r3
    3d24:	eor	ip, r1, r1, asr #31
    3d28:	sub	ip, ip, r1, asr #31
    3d2c:	ldr	r7, [pc, #1928]	; 44bc <strspn@plt+0xdac>
    3d30:	str	ip, [sp, #24]
    3d34:	mov	sl, r9
    3d38:	ldr	ip, [pc, #1920]	; 44c0 <strspn@plt+0xdb0>
    3d3c:	add	r7, pc, r7
    3d40:	ldr	fp, [pc, #1916]	; 44c4 <strspn@plt+0xdb4>
    3d44:	add	ip, pc, ip
    3d48:	str	ip, [sp, #56]	; 0x38
    3d4c:	add	fp, pc, fp
    3d50:	ldr	ip, [pc, #1904]	; 44c8 <strspn@plt+0xdb8>
    3d54:	add	ip, pc, ip
    3d58:	str	ip, [sp, #20]
    3d5c:	mov	r4, r6
    3d60:	add	r6, r6, #1
    3d64:	ldrb	r3, [r4]
    3d68:	cmp	r3, #10
    3d6c:	beq	3d5c <strspn@plt+0x64c>
    3d70:	cmp	r3, #13
    3d74:	beq	3d5c <strspn@plt+0x64c>
    3d78:	cmp	r3, #0
    3d7c:	beq	3e38 <strspn@plt+0x728>
    3d80:	mov	r3, r4
    3d84:	b	3e54 <strspn@plt+0x744>
    3d88:	add	r0, sp, #144	; 0x90
    3d8c:	str	ip, [sp, #16]
    3d90:	str	r0, [sp, #96]	; 0x60
    3d94:	bl	33a4 <strlen@plt>
    3d98:	str	r9, [sp, #104]	; 0x68
    3d9c:	str	r0, [sp, #100]	; 0x64
    3da0:	mov	r0, r9
    3da4:	bl	33a4 <strlen@plt>
    3da8:	ldr	lr, [sp, #52]	; 0x34
    3dac:	ldr	r3, [pc, #1816]	; 44cc <strspn@plt+0xdbc>
    3db0:	str	r0, [sp, #108]	; 0x6c
    3db4:	ldr	r3, [lr, r3]
    3db8:	ldr	r3, [r3]
    3dbc:	mov	r0, r3
    3dc0:	str	r3, [sp, #112]	; 0x70
    3dc4:	bl	33a4 <strlen@plt>
    3dc8:	ldr	ip, [sp, #16]
    3dcc:	str	ip, [sp, #120]	; 0x78
    3dd0:	str	r0, [sp, #116]	; 0x74
    3dd4:	mov	r0, ip
    3dd8:	bl	33a4 <strlen@plt>
    3ddc:	str	r4, [sp, #128]	; 0x80
    3de0:	str	r0, [sp, #124]	; 0x7c
    3de4:	mov	r0, r4
    3de8:	bl	33a4 <strlen@plt>
    3dec:	ldr	r3, [pc, #1756]	; 44d0 <strspn@plt+0xdc0>
    3df0:	add	r3, pc, r3
    3df4:	ldrb	r3, [r3]
    3df8:	cmp	r3, #0
    3dfc:	str	r0, [sp, #132]	; 0x84
    3e00:	addne	r0, r0, #1
    3e04:	strne	r0, [sp, #132]	; 0x84
    3e08:	ldr	r0, [fp]
    3e0c:	mov	r1, r8
    3e10:	mov	r2, #16384	; 0x4000
    3e14:	bl	3110 <sendmsg@plt>
    3e18:	cmp	r0, #0
    3e1c:	blt	4048 <strspn@plt+0x938>
    3e20:	ldr	ip, [sp, #20]
    3e24:	ldrb	r3, [ip]
    3e28:	cmp	r3, #0
    3e2c:	bne	4060 <strspn@plt+0x950>
    3e30:	cmp	r6, #0
    3e34:	bne	3d5c <strspn@plt+0x64c>
    3e38:	ldr	ip, [sp, #24]
    3e3c:	rsb	r0, ip, #0
    3e40:	b	4480 <strspn@plt+0xd70>
    3e44:	cmp	r6, #10
    3e48:	beq	3e68 <strspn@plt+0x758>
    3e4c:	cmp	r6, #13
    3e50:	beq	3e68 <strspn@plt+0x758>
    3e54:	mov	r2, r3
    3e58:	ldrb	r6, [r3], #1
    3e5c:	cmp	r6, #0
    3e60:	bne	3e44 <strspn@plt+0x734>
    3e64:	b	3e74 <strspn@plt+0x764>
    3e68:	add	r6, r2, #1
    3e6c:	mov	r3, #0
    3e70:	strb	r3, [r2]
    3e74:	ldr	r3, [r7]
    3e78:	cmp	r3, #7
    3e7c:	beq	3e90 <strspn@plt+0x780>
    3e80:	sub	r3, r3, #3
    3e84:	cmp	r3, #1
    3e88:	movhi	r5, #0
    3e8c:	bhi	3ee8 <strspn@plt+0x7d8>
    3e90:	ldr	ip, [sp, #40]	; 0x28
    3e94:	mov	r0, sl
    3e98:	ldr	r1, [sp, #24]
    3e9c:	ldr	r2, [sp, #32]
    3ea0:	str	ip, [sp]
    3ea4:	ldr	ip, [sp, #44]	; 0x2c
    3ea8:	str	r4, [sp, #12]
    3eac:	ldr	r3, [sp, #36]	; 0x24
    3eb0:	str	ip, [sp, #4]
    3eb4:	ldr	ip, [sp, #48]	; 0x30
    3eb8:	str	ip, [sp, #8]
    3ebc:	bl	3ad8 <strspn@plt+0x3c8>
    3ec0:	subs	r5, r0, #0
    3ec4:	bge	3ee8 <strspn@plt+0x7d8>
    3ec8:	cmn	r5, #11
    3ecc:	beq	3ee4 <strspn@plt+0x7d4>
    3ed0:	ldr	ip, [sp, #56]	; 0x38
    3ed4:	ldr	r0, [ip]
    3ed8:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
    3edc:	ldr	ip, [sp, #56]	; 0x38
    3ee0:	str	r0, [ip]
    3ee4:	bl	439c4 <sd_bus_creds_has_bounding_cap@@Base+0x1609c>
    3ee8:	ldr	r3, [pc, #1508]	; 44d4 <strspn@plt+0xdc4>
    3eec:	add	r3, pc, r3
    3ef0:	ldr	r3, [r3]
    3ef4:	sub	r3, r3, #5
    3ef8:	cmp	r3, #1
    3efc:	bhi	40f8 <strspn@plt+0x9e8>
    3f00:	add	r5, sp, #96	; 0x60
    3f04:	add	r8, sp, #68	; 0x44
    3f08:	mov	r1, #0
    3f0c:	mov	r2, #40	; 0x28
    3f10:	mov	r0, r5
    3f14:	bl	3434 <memset@plt>
    3f18:	mov	r2, #28
    3f1c:	mov	r0, r8
    3f20:	mov	r1, #0
    3f24:	bl	3434 <memset@plt>
    3f28:	ldr	r3, [pc, #1448]	; 44d8 <strspn@plt+0xdc8>
    3f2c:	mov	r2, #5
    3f30:	str	r5, [sp, #76]	; 0x4c
    3f34:	add	r3, pc, r3
    3f38:	str	r2, [sp, #80]	; 0x50
    3f3c:	ldr	r3, [r3]
    3f40:	cmp	r3, #0
    3f44:	blt	4100 <strspn@plt+0x9f0>
    3f48:	add	ip, sp, #144	; 0x90
    3f4c:	ldr	r2, [pc, #1416]	; 44dc <strspn@plt+0xdcc>
    3f50:	mov	r1, #15
    3f54:	str	sl, [sp, #4]
    3f58:	add	r2, pc, r2
    3f5c:	mov	r0, ip
    3f60:	str	r2, [sp]
    3f64:	mov	r3, r1
    3f68:	mov	r2, #1
    3f6c:	str	ip, [sp, #28]
    3f70:	bl	3704 <__snprintf_chk@plt>
    3f74:	cmp	r0, #14
    3f78:	bls	3f9c <strspn@plt+0x88c>
    3f7c:	ldr	r0, [pc, #1372]	; 44e0 <strspn@plt+0xdd0>
    3f80:	mov	r2, #392	; 0x188
    3f84:	ldr	r1, [pc, #1368]	; 44e4 <strspn@plt+0xdd4>
    3f88:	ldr	r3, [pc, #1368]	; 44e8 <strspn@plt+0xdd8>
    3f8c:	add	r0, pc, r0
    3f90:	add	r1, pc, r1
    3f94:	add	r3, pc, r3
    3f98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    3f9c:	mov	r0, #0
    3fa0:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
    3fa4:	mov	r3, #0
    3fa8:	movw	r2, #16960	; 0x4240
    3fac:	movt	r2, #15
    3fb0:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
    3fb4:	add	r3, sp, #248	; 0xf8
    3fb8:	str	r0, [r3, #-184]!	; 0xffffff48
    3fbc:	mov	r0, r3
    3fc0:	bl	332c <localtime@plt>
    3fc4:	subs	r3, r0, #0
    3fc8:	beq	40dc <strspn@plt+0x9cc>
    3fcc:	add	r9, sp, #180	; 0xb4
    3fd0:	ldr	r2, [pc, #1300]	; 44ec <strspn@plt+0xddc>
    3fd4:	mov	r1, #64	; 0x40
    3fd8:	add	r2, pc, r2
    3fdc:	mov	r0, r9
    3fe0:	bl	3314 <strftime@plt>
    3fe4:	cmp	r0, #0
    3fe8:	beq	40dc <strspn@plt+0x9cc>
    3fec:	bl	3374 <getpid@plt>
    3ff0:	add	ip, sp, #160	; 0xa0
    3ff4:	ldr	lr, [pc, #1268]	; 44f0 <strspn@plt+0xde0>
    3ff8:	mov	r1, #17
    3ffc:	mov	r3, r1
    4000:	mov	r2, #1
    4004:	add	lr, pc, lr
    4008:	str	lr, [sp]
    400c:	str	ip, [sp, #16]
    4010:	str	r0, [sp, #4]
    4014:	mov	r0, ip
    4018:	bl	3704 <__snprintf_chk@plt>
    401c:	ldr	ip, [sp, #16]
    4020:	cmp	r0, #16
    4024:	bls	3d88 <strspn@plt+0x678>
    4028:	ldr	r0, [pc, #1220]	; 44f4 <strspn@plt+0xde4>
    402c:	movw	r2, #402	; 0x192
    4030:	ldr	r1, [pc, #1216]	; 44f8 <strspn@plt+0xde8>
    4034:	ldr	r3, [pc, #1216]	; 44fc <strspn@plt+0xdec>
    4038:	add	r0, pc, r0
    403c:	add	r1, pc, r1
    4040:	add	r3, pc, r3
    4044:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    4048:	bl	33f8 <__errno_location@plt>
    404c:	ldr	r5, [r0]
    4050:	rsb	r5, r5, #0
    4054:	cmp	r5, #0
    4058:	bge	40f8 <strspn@plt+0x9e8>
    405c:	b	40d4 <strspn@plt+0x9c4>
    4060:	ldr	r1, [sp, #108]	; 0x6c
    4064:	ldr	r3, [sp, #100]	; 0x64
    4068:	ldr	r2, [sp, #116]	; 0x74
    406c:	add	r3, r1, r3
    4070:	ldr	r1, [sp, #124]	; 0x7c
    4074:	add	r3, r3, r2
    4078:	ldr	r2, [sp, #132]	; 0x84
    407c:	add	r3, r3, r1
    4080:	add	r3, r3, r2
    4084:	cmp	r0, r3
    4088:	bcs	3e30 <strspn@plt+0x720>
    408c:	mov	r3, #0
    4090:	cmp	r0, #0
    4094:	beq	3e08 <strspn@plt+0x6f8>
    4098:	add	r1, r5, r3
    409c:	ldr	ip, [r1, #4]
    40a0:	cmp	ip, r0
    40a4:	movcc	r2, ip
    40a8:	movcs	r2, r0
    40ac:	rsb	ip, r2, ip
    40b0:	str	ip, [r1, #4]
    40b4:	ldr	r1, [r5, r3]
    40b8:	rsb	r0, r2, r0
    40bc:	add	r2, r1, r2
    40c0:	str	r2, [r5, r3]
    40c4:	add	r3, r3, #8
    40c8:	cmp	r3, #40	; 0x28
    40cc:	bne	4090 <strspn@plt+0x980>
    40d0:	b	3e08 <strspn@plt+0x6f8>
    40d4:	cmn	r5, #11
    40d8:	beq	40f0 <strspn@plt+0x9e0>
    40dc:	ldr	r5, [pc, #1052]	; 4500 <strspn@plt+0xdf0>
    40e0:	add	r5, pc, r5
    40e4:	ldr	r0, [r5]
    40e8:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
    40ec:	str	r0, [r5]
    40f0:	bl	439c4 <sd_bus_creds_has_bounding_cap@@Base+0x1609c>
    40f4:	b	4100 <strspn@plt+0x9f0>
    40f8:	cmp	r5, #0
    40fc:	bgt	3e30 <strspn@plt+0x720>
    4100:	ldr	r3, [pc, #1020]	; 4504 <strspn@plt+0xdf4>
    4104:	add	r5, sp, #96	; 0x60
    4108:	add	r3, pc, r3
    410c:	ldr	r3, [r3]
    4110:	sub	r2, r3, #6
    4114:	cmp	r3, #4
    4118:	cmpne	r2, #2
    411c:	bls	4128 <strspn@plt+0xa18>
    4120:	cmp	r3, #2
    4124:	bne	42b0 <strspn@plt+0xba0>
    4128:	ldr	r8, [pc, #984]	; 4508 <strspn@plt+0xdf8>
    412c:	mov	r0, r5
    4130:	mov	r1, #0
    4134:	mov	r2, #40	; 0x28
    4138:	add	r8, pc, r8
    413c:	bl	3434 <memset@plt>
    4140:	ldr	r3, [r8]
    4144:	cmp	r3, #0
    4148:	blt	429c <strspn@plt+0xb8c>
    414c:	ldr	r2, [pc, #952]	; 450c <strspn@plt+0xdfc>
    4150:	add	r9, sp, #160	; 0xa0
    4154:	mov	r1, #15
    4158:	str	sl, [sp, #4]
    415c:	add	r2, pc, r2
    4160:	mov	r0, r9
    4164:	str	r2, [sp]
    4168:	mov	r3, r1
    416c:	mov	r2, #1
    4170:	bl	3704 <__snprintf_chk@plt>
    4174:	cmp	r0, #14
    4178:	bls	419c <strspn@plt+0xa8c>
    417c:	ldr	r0, [pc, #908]	; 4510 <strspn@plt+0xe00>
    4180:	mov	r2, #448	; 0x1c0
    4184:	ldr	r1, [pc, #904]	; 4514 <strspn@plt+0xe04>
    4188:	ldr	r3, [pc, #904]	; 4518 <strspn@plt+0xe08>
    418c:	add	r0, pc, r0
    4190:	add	r1, pc, r1
    4194:	add	r3, pc, r3
    4198:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    419c:	bl	3374 <getpid@plt>
    41a0:	add	lr, sp, #180	; 0xb4
    41a4:	ldr	ip, [pc, #880]	; 451c <strspn@plt+0xe0c>
    41a8:	mov	r1, #17
    41ac:	mov	r3, r1
    41b0:	mov	r2, #1
    41b4:	add	ip, pc, ip
    41b8:	str	ip, [sp]
    41bc:	str	lr, [sp, #28]
    41c0:	str	r0, [sp, #4]
    41c4:	mov	r0, lr
    41c8:	bl	3704 <__snprintf_chk@plt>
    41cc:	cmp	r0, #16
    41d0:	bls	41f4 <strspn@plt+0xae4>
    41d4:	ldr	r0, [pc, #836]	; 4520 <strspn@plt+0xe10>
    41d8:	movw	r2, #449	; 0x1c1
    41dc:	ldr	r1, [pc, #832]	; 4524 <strspn@plt+0xe14>
    41e0:	ldr	r3, [pc, #832]	; 4528 <strspn@plt+0xe18>
    41e4:	add	r0, pc, r0
    41e8:	add	r1, pc, r1
    41ec:	add	r3, pc, r3
    41f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    41f4:	mov	r0, r9
    41f8:	str	r9, [sp, #96]	; 0x60
    41fc:	bl	33a4 <strlen@plt>
    4200:	ldr	ip, [sp, #52]	; 0x34
    4204:	ldr	r3, [pc, #704]	; 44cc <strspn@plt+0xdbc>
    4208:	mov	r9, #1
    420c:	str	r0, [sp, #100]	; 0x64
    4210:	ldr	r3, [ip, r3]
    4214:	ldr	r3, [r3]
    4218:	mov	r0, r3
    421c:	str	r3, [sp, #104]	; 0x68
    4220:	bl	33a4 <strlen@plt>
    4224:	add	lr, sp, #180	; 0xb4
    4228:	str	lr, [sp, #112]	; 0x70
    422c:	str	r0, [sp, #108]	; 0x6c
    4230:	mov	r0, lr
    4234:	bl	33a4 <strlen@plt>
    4238:	str	r4, [sp, #120]	; 0x78
    423c:	str	r0, [sp, #116]	; 0x74
    4240:	mov	r0, r4
    4244:	bl	33a4 <strlen@plt>
    4248:	ldr	r3, [pc, #732]	; 452c <strspn@plt+0xe1c>
    424c:	mov	r1, r5
    4250:	mov	r2, #5
    4254:	add	r3, pc, r3
    4258:	str	r9, [sp, #132]	; 0x84
    425c:	str	r3, [sp, #128]	; 0x80
    4260:	str	r0, [sp, #124]	; 0x7c
    4264:	ldr	r0, [r8]
    4268:	bl	34d0 <writev@plt>
    426c:	cmp	r0, #0
    4270:	bge	42a8 <strspn@plt+0xb98>
    4274:	bl	33f8 <__errno_location@plt>
    4278:	ldr	r3, [r0]
    427c:	rsb	r3, r3, #0
    4280:	cmp	r3, #0
    4284:	bge	42ac <strspn@plt+0xb9c>
    4288:	ldr	r0, [r8]
    428c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
    4290:	str	r0, [r8]
    4294:	bl	43ad4 <sd_bus_creds_has_bounding_cap@@Base+0x161ac>
    4298:	b	42b0 <strspn@plt+0xba0>
    429c:	mov	r3, #0
    42a0:	cmp	r3, r3
    42a4:	b	42ac <strspn@plt+0xb9c>
    42a8:	cmp	r9, #0
    42ac:	bne	3e30 <strspn@plt+0x720>
    42b0:	mov	r0, r5
    42b4:	mov	r1, #0
    42b8:	mov	r2, #48	; 0x30
    42bc:	bl	3434 <memset@plt>
    42c0:	ldr	r3, [pc, #616]	; 4530 <strspn@plt+0xe20>
    42c4:	add	r3, pc, r3
    42c8:	ldr	r3, [r3]
    42cc:	cmp	r3, #0
    42d0:	blt	3e30 <strspn@plt+0x720>
    42d4:	ldr	r3, [pc, #600]	; 4534 <strspn@plt+0xe24>
    42d8:	ldr	r8, [pc, r3]
    42dc:	cmp	r8, #1
    42e0:	movne	r8, #0
    42e4:	bne	4318 <strspn@plt+0xc08>
    42e8:	add	r9, sp, #160	; 0xa0
    42ec:	ldr	r3, [pc, #580]	; 4538 <strspn@plt+0xe28>
    42f0:	mov	r1, r8
    42f4:	mov	r2, #15
    42f8:	add	r3, pc, r3
    42fc:	str	sl, [sp]
    4300:	mov	r0, r9
    4304:	bl	3404 <__sprintf_chk@plt>
    4308:	mov	r0, r9
    430c:	str	r9, [sp, #96]	; 0x60
    4310:	bl	33a4 <strlen@plt>
    4314:	str	r0, [sp, #100]	; 0x64
    4318:	and	r3, sl, #7
    431c:	cmp	r3, #3
    4320:	movgt	r9, #0
    4324:	ldrle	r3, [pc, #528]	; 453c <strspn@plt+0xe2c>
    4328:	addle	r3, pc, r3
    432c:	ldrble	r9, [r3]
    4330:	ldr	r3, [pc, #520]	; 4540 <strspn@plt+0xe30>
    4334:	and	r9, r9, #1
    4338:	add	r3, pc, r3
    433c:	ldrb	r3, [r3]
    4340:	cmp	r3, #0
    4344:	beq	43a4 <strspn@plt+0xc94>
    4348:	ldr	ip, [sp, #32]
    434c:	mov	r1, #64	; 0x40
    4350:	ldr	r3, [pc, #492]	; 4544 <strspn@plt+0xe34>
    4354:	mov	r2, #1
    4358:	add	lr, r8, r2
    435c:	str	lr, [sp, #28]
    4360:	str	ip, [sp, #4]
    4364:	add	r3, pc, r3
    4368:	ldr	ip, [sp, #36]	; 0x24
    436c:	str	r3, [sp]
    4370:	mov	r3, r1
    4374:	str	ip, [sp, #8]
    4378:	add	ip, sp, #180	; 0xb4
    437c:	str	ip, [sp, #16]
    4380:	mov	r0, ip
    4384:	bl	3704 <__snprintf_chk@plt>
    4388:	ldr	ip, [sp, #16]
    438c:	str	ip, [r5, r8, lsl #3]
    4390:	mov	r0, ip
    4394:	bl	33a4 <strlen@plt>
    4398:	add	r3, r5, r8, lsl #3
    439c:	ldr	r8, [sp, #28]
    43a0:	str	r0, [r3, #4]
    43a4:	cmp	r9, #0
    43a8:	beq	43c8 <strspn@plt+0xcb8>
    43ac:	ldr	r1, [pc, #404]	; 4548 <strspn@plt+0xe38>
    43b0:	add	r3, r5, r8, lsl #3
    43b4:	mov	r2, #7
    43b8:	add	r1, pc, r1
    43bc:	str	r1, [r5, r8, lsl #3]
    43c0:	add	r8, r8, #1
    43c4:	str	r2, [r3, #4]
    43c8:	mov	r0, r4
    43cc:	str	r4, [r5, r8, lsl #3]
    43d0:	bl	33a4 <strlen@plt>
    43d4:	add	r2, r5, r8, lsl #3
    43d8:	cmp	r9, #0
    43dc:	add	r3, r8, #1
    43e0:	str	r0, [r2, #4]
    43e4:	beq	4404 <strspn@plt+0xcf4>
    43e8:	ldr	r0, [pc, #348]	; 454c <strspn@plt+0xe3c>
    43ec:	add	r2, r5, r3, lsl #3
    43f0:	mov	r1, #4
    43f4:	add	r0, pc, r0
    43f8:	str	r0, [r5, r3, lsl #3]
    43fc:	add	r3, r8, #2
    4400:	str	r1, [r2, #4]
    4404:	ldr	r8, [pc, #324]	; 4550 <strspn@plt+0xe40>
    4408:	add	ip, r5, r3, lsl #3
    440c:	add	r4, r3, #1
    4410:	ldr	r0, [pc, #316]	; 4554 <strspn@plt+0xe44>
    4414:	add	r8, pc, r8
    4418:	mov	r1, r5
    441c:	add	r0, pc, r0
    4420:	mov	r2, r4
    4424:	str	r0, [r5, r3, lsl #3]
    4428:	mov	r3, #1
    442c:	ldr	r0, [r8]
    4430:	str	r3, [ip, #4]
    4434:	bl	34d0 <writev@plt>
    4438:	cmp	r0, #0
    443c:	bge	3e30 <strspn@plt+0x720>
    4440:	bl	33f8 <__errno_location@plt>
    4444:	ldr	r3, [r0]
    4448:	cmp	r3, #5
    444c:	bne	3e30 <strspn@plt+0x720>
    4450:	bl	3374 <getpid@plt>
    4454:	cmp	r0, #1
    4458:	bne	3e30 <strspn@plt+0x720>
    445c:	bl	43b40 <sd_bus_creds_has_bounding_cap@@Base+0x16218>
    4460:	bl	43ad4 <sd_bus_creds_has_bounding_cap@@Base+0x161ac>
    4464:	ldr	r0, [r8]
    4468:	cmp	r0, #0
    446c:	blt	3e30 <strspn@plt+0x720>
    4470:	mov	r1, r5
    4474:	mov	r2, r4
    4478:	bl	34d0 <writev@plt>
    447c:	b	3e30 <strspn@plt+0x720>
    4480:	ldr	ip, [sp, #60]	; 0x3c
    4484:	ldr	r2, [sp, #244]	; 0xf4
    4488:	ldr	r3, [ip]
    448c:	cmp	r2, r3
    4490:	beq	4498 <strspn@plt+0xd88>
    4494:	bl	314c <__stack_chk_fail@plt>
    4498:	add	sp, sp, #252	; 0xfc
    449c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    44a0:	andeq	r8, r6, r0, ror r0
    44a4:	andeq	r0, r0, r8, lsr #5
    44a8:	strdeq	fp, [r4], -r0
    44ac:	andeq	r2, r5, r0
    44b0:	andeq	r2, r5, r4, ror #8
    44b4:	andeq	r8, r6, ip, asr r5
    44b8:	andeq	r8, r6, r8, lsr #7
    44bc:	andeq	r8, r6, r4, lsl r5
    44c0:	muleq	r6, r0, r3
    44c4:	andeq	r8, r6, r4, lsl #7
    44c8:	andeq	r8, r6, r6, lsl #10
    44cc:	strdeq	r0, [r0], -r4
    44d0:	andeq	r8, r6, sl, ror #8
    44d4:	andeq	r8, r6, r4, ror #6
    44d8:	muleq	r6, ip, r1
    44dc:	ldrdeq	r1, [r5], -r4
    44e0:	andeq	r1, r5, r8, lsr #27
    44e4:	andeq	r1, r5, r4, asr sp
    44e8:	andeq	r1, r5, r8, asr #24
    44ec:	andeq	r1, r5, ip, asr #27
    44f0:	andeq	r1, r5, ip, lsr #27
    44f4:	andeq	r1, r5, r0, lsl #27
    44f8:	andeq	r1, r5, r8, lsr #25
    44fc:	muleq	r5, ip, fp
    4500:	strdeq	r7, [r6], -r0
    4504:	andeq	r8, r6, r8, asr #2
    4508:	muleq	r6, r0, pc	; <UNPREDICTABLE>
    450c:	ldrdeq	r1, [r5], -r0
    4510:	andeq	r1, r5, r8, lsr #23
    4514:	andeq	r1, r5, r4, asr fp
    4518:	andeq	r1, r5, r8, asr sl
    451c:	strdeq	r1, [r5], -ip
    4520:	ldrdeq	r1, [r5], -r4
    4524:	strdeq	r1, [r5], -ip
    4528:	andeq	r1, r5, r0, lsl #20
    452c:	andeq	r9, r4, r8, ror #13
    4530:	andeq	r7, r6, r0, lsl #28
    4534:	andeq	r7, r6, r8, ror pc
    4538:	andeq	r1, r5, r4, lsr sl
    453c:	andeq	r7, r6, r4, lsr pc
    4540:	andeq	r7, r6, r0, lsr #30
    4544:	andeq	r1, r5, r0, asr #21
    4548:	andeq	r6, r4, r4, lsr #31
    454c:	andeq	r4, r4, r0, lsr lr
    4550:			; <UNDEFINED> instruction: 0x00067cb0
    4554:	andeq	r9, r4, r0, lsr #10
    4558:	push	{r4, r5, r6, r7, r8, lr}
    455c:	sub	sp, sp, #24
    4560:	ldr	r4, [pc, #120]	; 45e0 <strspn@plt+0xed0>
    4564:	mov	r6, r3
    4568:	ldr	r5, [sp, #48]	; 0x30
    456c:	mov	r8, r0
    4570:	ldr	ip, [sp, #52]	; 0x34
    4574:	add	r4, pc, r4
    4578:	str	r1, [sp, #4]
    457c:	mov	r1, #2048	; 0x800
    4580:	mov	r7, r2
    4584:	str	r2, [sp, #8]
    4588:	mov	r3, r1
    458c:	str	ip, [sp]
    4590:	str	r6, [sp, #12]
    4594:	mov	r0, r4
    4598:	str	r5, [sp, #16]
    459c:	mov	r2, #1
    45a0:	bl	3704 <__snprintf_chk@plt>
    45a4:	ldr	lr, [pc, #56]	; 45e4 <strspn@plt+0xed4>
    45a8:	mov	ip, #0
    45ac:	str	r5, [sp]
    45b0:	add	lr, pc, lr
    45b4:	str	r4, [sp, #12]
    45b8:	str	ip, [sp, #4]
    45bc:	mov	r0, r8
    45c0:	str	ip, [sp, #8]
    45c4:	mov	r2, r7
    45c8:	mov	r3, r6
    45cc:	mov	r1, ip
    45d0:	str	r4, [lr]
    45d4:	bl	3c74 <strspn@plt+0x564>
    45d8:	add	sp, sp, #24
    45dc:	pop	{r4, r5, r6, r7, r8, pc}
    45e0:	andeq	r7, r6, ip, ror #25
    45e4:	andeq	r7, r6, r4, lsr #25
    45e8:	push	{r3, lr}
    45ec:	movw	r2, #1494	; 0x5d6
    45f0:	ldr	r0, [pc, #20]	; 460c <strspn@plt+0xefc>
    45f4:	ldr	r1, [pc, #20]	; 4610 <strspn@plt+0xf00>
    45f8:	ldr	r3, [pc, #20]	; 4614 <strspn@plt+0xf04>
    45fc:	add	r0, pc, r0
    4600:	add	r1, pc, r1
    4604:	add	r3, pc, r3
    4608:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    460c:	andeq	lr, r4, r0, lsl #25
    4610:	andeq	r2, r5, r8, asr #2
    4614:	andeq	r2, r5, r4, ror r0
    4618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    461c:	sub	sp, sp, #276	; 0x114
    4620:	ldr	sl, [pc, #3724]	; 54b4 <strspn@plt+0x1da4>
    4624:	mov	r2, #0
    4628:	ldr	r3, [pc, #3720]	; 54b8 <strspn@plt+0x1da8>
    462c:	mov	r5, r0
    4630:	add	sl, pc, sl
    4634:	mov	r4, r1
    4638:	ldr	r3, [sl, r3]
    463c:	str	r2, [sp, #116]	; 0x74
    4640:	str	r3, [sp, #68]	; 0x44
    4644:	ldr	r3, [r3]
    4648:	str	r3, [sp, #268]	; 0x10c
    464c:	bl	44618 <sd_bus_creds_has_bounding_cap@@Base+0x16cf0>
    4650:	bl	43b90 <sd_bus_creds_has_bounding_cap@@Base+0x16268>
    4654:	cmp	r5, #0
    4658:	blt	68f4 <strspn@plt+0x31e4>
    465c:	cmp	r4, #0
    4660:	beq	68d4 <strspn@plt+0x31c4>
    4664:	ldr	r7, [pc, #3664]	; 54bc <strspn@plt+0x1dac>
    4668:	ldr	r8, [pc, #3664]	; 54c0 <strspn@plt+0x1db0>
    466c:	ldr	r9, [pc, #3664]	; 54c4 <strspn@plt+0x1db4>
    4670:	add	r7, pc, r7
    4674:	ldr	fp, [pc, #3660]	; 54c8 <strspn@plt+0x1db8>
    4678:	add	r8, pc, r8
    467c:	ldr	r1, [pc, #3656]	; 54cc <strspn@plt+0x1dbc>
    4680:	add	r9, pc, r9
    4684:	ldr	r2, [pc, #3652]	; 54d0 <strspn@plt+0x1dc0>
    4688:	add	fp, pc, fp
    468c:	add	r1, pc, r1
    4690:	str	r1, [sp, #72]	; 0x48
    4694:	add	r2, pc, r2
    4698:	str	r2, [sp, #76]	; 0x4c
    469c:	mov	r3, #0
    46a0:	ldr	r2, [pc, #3628]	; 54d4 <strspn@plt+0x1dc4>
    46a4:	str	r3, [sp]
    46a8:	mov	r0, r5
    46ac:	ldr	r3, [pc, #3620]	; 54d8 <strspn@plt+0x1dc8>
    46b0:	mov	r1, r4
    46b4:	add	r2, pc, r2
    46b8:	add	r3, pc, r3
    46bc:	bl	3350 <getopt_long@plt>
    46c0:	cmp	r0, #0
    46c4:	blt	4a68 <strspn@plt+0x1358>
    46c8:	sub	r0, r0, #63	; 0x3f
    46cc:	cmp	r0, #211	; 0xd3
    46d0:	addls	pc, pc, r0, lsl #2
    46d4:	b	4f58 <strspn@plt+0x1848>
    46d8:	b	4c3c <strspn@plt+0x152c>
    46dc:	b	4f58 <strspn@plt+0x1848>
    46e0:	b	4f58 <strspn@plt+0x1848>
    46e4:	b	4f58 <strspn@plt+0x1848>
    46e8:	b	4f58 <strspn@plt+0x1848>
    46ec:	b	4f58 <strspn@plt+0x1848>
    46f0:	b	4f58 <strspn@plt+0x1848>
    46f4:	b	4f58 <strspn@plt+0x1848>
    46f8:	b	4f58 <strspn@plt+0x1848>
    46fc:	b	4f30 <strspn@plt+0x1820>
    4700:	b	4f58 <strspn@plt+0x1848>
    4704:	b	4f58 <strspn@plt+0x1848>
    4708:	b	4f58 <strspn@plt+0x1848>
    470c:	b	4f58 <strspn@plt+0x1848>
    4710:	b	4f14 <strspn@plt+0x1804>
    4714:	b	4f58 <strspn@plt+0x1848>
    4718:	b	4f58 <strspn@plt+0x1848>
    471c:	b	4f58 <strspn@plt+0x1848>
    4720:	b	4f58 <strspn@plt+0x1848>
    4724:	b	4f58 <strspn@plt+0x1848>
    4728:	b	4f58 <strspn@plt+0x1848>
    472c:	b	4f58 <strspn@plt+0x1848>
    4730:	b	4f58 <strspn@plt+0x1848>
    4734:	b	4f58 <strspn@plt+0x1848>
    4738:	b	4f58 <strspn@plt+0x1848>
    473c:	b	4f58 <strspn@plt+0x1848>
    4740:	b	4f58 <strspn@plt+0x1848>
    4744:	b	4f58 <strspn@plt+0x1848>
    4748:	b	4f58 <strspn@plt+0x1848>
    474c:	b	4f58 <strspn@plt+0x1848>
    4750:	b	4f58 <strspn@plt+0x1848>
    4754:	b	4f58 <strspn@plt+0x1848>
    4758:	b	4f58 <strspn@plt+0x1848>
    475c:	b	4f58 <strspn@plt+0x1848>
    4760:	b	4f58 <strspn@plt+0x1848>
    4764:	b	4f58 <strspn@plt+0x1848>
    4768:	b	4f58 <strspn@plt+0x1848>
    476c:	b	4f58 <strspn@plt+0x1848>
    4770:	b	4f58 <strspn@plt+0x1848>
    4774:	b	4f58 <strspn@plt+0x1848>
    4778:	b	4f58 <strspn@plt+0x1848>
    477c:	b	4ef4 <strspn@plt+0x17e4>
    4780:	b	4f58 <strspn@plt+0x1848>
    4784:	b	4f58 <strspn@plt+0x1848>
    4788:	b	4f58 <strspn@plt+0x1848>
    478c:	b	4f58 <strspn@plt+0x1848>
    4790:	b	4f58 <strspn@plt+0x1848>
    4794:	b	4f58 <strspn@plt+0x1848>
    4798:	b	4f58 <strspn@plt+0x1848>
    479c:	b	4f58 <strspn@plt+0x1848>
    47a0:	b	4ee8 <strspn@plt+0x17d8>
    47a4:	b	4f58 <strspn@plt+0x1848>
    47a8:	b	4f58 <strspn@plt+0x1848>
    47ac:	b	4f58 <strspn@plt+0x1848>
    47b0:	b	4f58 <strspn@plt+0x1848>
    47b4:	b	4f58 <strspn@plt+0x1848>
    47b8:	b	4f58 <strspn@plt+0x1848>
    47bc:	b	4f58 <strspn@plt+0x1848>
    47c0:	b	4f58 <strspn@plt+0x1848>
    47c4:	b	4f58 <strspn@plt+0x1848>
    47c8:	b	4f58 <strspn@plt+0x1848>
    47cc:	b	4f58 <strspn@plt+0x1848>
    47d0:	b	4f58 <strspn@plt+0x1848>
    47d4:	b	4f58 <strspn@plt+0x1848>
    47d8:	b	4f58 <strspn@plt+0x1848>
    47dc:	b	4f58 <strspn@plt+0x1848>
    47e0:	b	4f58 <strspn@plt+0x1848>
    47e4:	b	4f58 <strspn@plt+0x1848>
    47e8:	b	4f58 <strspn@plt+0x1848>
    47ec:	b	4f58 <strspn@plt+0x1848>
    47f0:	b	4f58 <strspn@plt+0x1848>
    47f4:	b	4f58 <strspn@plt+0x1848>
    47f8:	b	4f58 <strspn@plt+0x1848>
    47fc:	b	4f58 <strspn@plt+0x1848>
    4800:	b	4f58 <strspn@plt+0x1848>
    4804:	b	4f58 <strspn@plt+0x1848>
    4808:	b	4f58 <strspn@plt+0x1848>
    480c:	b	4f58 <strspn@plt+0x1848>
    4810:	b	4f58 <strspn@plt+0x1848>
    4814:	b	4f58 <strspn@plt+0x1848>
    4818:	b	4f58 <strspn@plt+0x1848>
    481c:	b	4f58 <strspn@plt+0x1848>
    4820:	b	4f58 <strspn@plt+0x1848>
    4824:	b	4f58 <strspn@plt+0x1848>
    4828:	b	4f58 <strspn@plt+0x1848>
    482c:	b	4f58 <strspn@plt+0x1848>
    4830:	b	4f58 <strspn@plt+0x1848>
    4834:	b	4f58 <strspn@plt+0x1848>
    4838:	b	4f58 <strspn@plt+0x1848>
    483c:	b	4f58 <strspn@plt+0x1848>
    4840:	b	4f58 <strspn@plt+0x1848>
    4844:	b	4f58 <strspn@plt+0x1848>
    4848:	b	4f58 <strspn@plt+0x1848>
    484c:	b	4f58 <strspn@plt+0x1848>
    4850:	b	4f58 <strspn@plt+0x1848>
    4854:	b	4f58 <strspn@plt+0x1848>
    4858:	b	4f58 <strspn@plt+0x1848>
    485c:	b	4f58 <strspn@plt+0x1848>
    4860:	b	4f58 <strspn@plt+0x1848>
    4864:	b	4f58 <strspn@plt+0x1848>
    4868:	b	4f58 <strspn@plt+0x1848>
    486c:	b	4f58 <strspn@plt+0x1848>
    4870:	b	4f58 <strspn@plt+0x1848>
    4874:	b	4f58 <strspn@plt+0x1848>
    4878:	b	4f58 <strspn@plt+0x1848>
    487c:	b	4f58 <strspn@plt+0x1848>
    4880:	b	4f58 <strspn@plt+0x1848>
    4884:	b	4f58 <strspn@plt+0x1848>
    4888:	b	4f58 <strspn@plt+0x1848>
    488c:	b	4f58 <strspn@plt+0x1848>
    4890:	b	4f58 <strspn@plt+0x1848>
    4894:	b	4f58 <strspn@plt+0x1848>
    4898:	b	4f58 <strspn@plt+0x1848>
    489c:	b	4f58 <strspn@plt+0x1848>
    48a0:	b	4f58 <strspn@plt+0x1848>
    48a4:	b	4f58 <strspn@plt+0x1848>
    48a8:	b	4f58 <strspn@plt+0x1848>
    48ac:	b	4f58 <strspn@plt+0x1848>
    48b0:	b	4f58 <strspn@plt+0x1848>
    48b4:	b	4f58 <strspn@plt+0x1848>
    48b8:	b	4f58 <strspn@plt+0x1848>
    48bc:	b	4f58 <strspn@plt+0x1848>
    48c0:	b	4f58 <strspn@plt+0x1848>
    48c4:	b	4f58 <strspn@plt+0x1848>
    48c8:	b	4f58 <strspn@plt+0x1848>
    48cc:	b	4f58 <strspn@plt+0x1848>
    48d0:	b	4f58 <strspn@plt+0x1848>
    48d4:	b	4f58 <strspn@plt+0x1848>
    48d8:	b	4f58 <strspn@plt+0x1848>
    48dc:	b	4f58 <strspn@plt+0x1848>
    48e0:	b	4f58 <strspn@plt+0x1848>
    48e4:	b	4f58 <strspn@plt+0x1848>
    48e8:	b	4f58 <strspn@plt+0x1848>
    48ec:	b	4f58 <strspn@plt+0x1848>
    48f0:	b	4f58 <strspn@plt+0x1848>
    48f4:	b	4f58 <strspn@plt+0x1848>
    48f8:	b	4f58 <strspn@plt+0x1848>
    48fc:	b	4f58 <strspn@plt+0x1848>
    4900:	b	4f58 <strspn@plt+0x1848>
    4904:	b	4f58 <strspn@plt+0x1848>
    4908:	b	4f58 <strspn@plt+0x1848>
    490c:	b	4f58 <strspn@plt+0x1848>
    4910:	b	4f58 <strspn@plt+0x1848>
    4914:	b	4f58 <strspn@plt+0x1848>
    4918:	b	4f58 <strspn@plt+0x1848>
    491c:	b	4f58 <strspn@plt+0x1848>
    4920:	b	4f58 <strspn@plt+0x1848>
    4924:	b	4f58 <strspn@plt+0x1848>
    4928:	b	4f58 <strspn@plt+0x1848>
    492c:	b	4f58 <strspn@plt+0x1848>
    4930:	b	4f58 <strspn@plt+0x1848>
    4934:	b	4f58 <strspn@plt+0x1848>
    4938:	b	4f58 <strspn@plt+0x1848>
    493c:	b	4f58 <strspn@plt+0x1848>
    4940:	b	4f58 <strspn@plt+0x1848>
    4944:	b	4f58 <strspn@plt+0x1848>
    4948:	b	4f58 <strspn@plt+0x1848>
    494c:	b	4f58 <strspn@plt+0x1848>
    4950:	b	4f58 <strspn@plt+0x1848>
    4954:	b	4f58 <strspn@plt+0x1848>
    4958:	b	4f58 <strspn@plt+0x1848>
    495c:	b	4f58 <strspn@plt+0x1848>
    4960:	b	4f58 <strspn@plt+0x1848>
    4964:	b	4f58 <strspn@plt+0x1848>
    4968:	b	4f58 <strspn@plt+0x1848>
    496c:	b	4f58 <strspn@plt+0x1848>
    4970:	b	4f58 <strspn@plt+0x1848>
    4974:	b	4f58 <strspn@plt+0x1848>
    4978:	b	4f58 <strspn@plt+0x1848>
    497c:	b	4f58 <strspn@plt+0x1848>
    4980:	b	4f58 <strspn@plt+0x1848>
    4984:	b	4f58 <strspn@plt+0x1848>
    4988:	b	4f58 <strspn@plt+0x1848>
    498c:	b	4f58 <strspn@plt+0x1848>
    4990:	b	4f58 <strspn@plt+0x1848>
    4994:	b	4f58 <strspn@plt+0x1848>
    4998:	b	4f58 <strspn@plt+0x1848>
    499c:	b	4f58 <strspn@plt+0x1848>
    49a0:	b	4f58 <strspn@plt+0x1848>
    49a4:	b	4f58 <strspn@plt+0x1848>
    49a8:	b	4f58 <strspn@plt+0x1848>
    49ac:	b	4f58 <strspn@plt+0x1848>
    49b0:	b	4f58 <strspn@plt+0x1848>
    49b4:	b	4f58 <strspn@plt+0x1848>
    49b8:	b	4f58 <strspn@plt+0x1848>
    49bc:	b	4f58 <strspn@plt+0x1848>
    49c0:	b	4f58 <strspn@plt+0x1848>
    49c4:	b	4f58 <strspn@plt+0x1848>
    49c8:	b	4f58 <strspn@plt+0x1848>
    49cc:	b	4f58 <strspn@plt+0x1848>
    49d0:	b	4f58 <strspn@plt+0x1848>
    49d4:	b	4f58 <strspn@plt+0x1848>
    49d8:	b	4f58 <strspn@plt+0x1848>
    49dc:	b	4ec8 <strspn@plt+0x17b8>
    49e0:	b	4eb4 <strspn@plt+0x17a4>
    49e4:	b	4ea0 <strspn@plt+0x1790>
    49e8:	b	4e8c <strspn@plt+0x177c>
    49ec:	b	4e78 <strspn@plt+0x1768>
    49f0:	b	4e5c <strspn@plt+0x174c>
    49f4:	b	4a28 <strspn@plt+0x1318>
    49f8:	b	4e48 <strspn@plt+0x1738>
    49fc:	b	4e34 <strspn@plt+0x1724>
    4a00:	b	4e20 <strspn@plt+0x1710>
    4a04:	b	4e0c <strspn@plt+0x16fc>
    4a08:	b	4db4 <strspn@plt+0x16a4>
    4a0c:	b	4da8 <strspn@plt+0x1698>
    4a10:	b	4d94 <strspn@plt+0x1684>
    4a14:	b	4d64 <strspn@plt+0x1654>
    4a18:	b	4d34 <strspn@plt+0x1624>
    4a1c:	b	4d04 <strspn@plt+0x15f4>
    4a20:	b	4ca8 <strspn@plt+0x1598>
    4a24:	b	4c78 <strspn@plt+0x1568>
    4a28:	ldr	r3, [pc, #2732]	; 54dc <strspn@plt+0x1dcc>
    4a2c:	ldr	r0, [pc, #2732]	; 54e0 <strspn@plt+0x1dd0>
    4a30:	ldr	r3, [sl, r3]
    4a34:	add	r0, pc, r0
    4a38:	ldr	r1, [r3]
    4a3c:	bl	437c8 <sd_bus_creds_has_bounding_cap@@Base+0x15ea0>
    4a40:	cmp	r0, #0
    4a44:	bge	469c <strspn@plt+0xf8c>
    4a48:	ldr	r0, [pc, #2708]	; 54e4 <strspn@plt+0x1dd4>
    4a4c:	movw	r1, #1833	; 0x729
    4a50:	ldr	r2, [pc, #2704]	; 54e8 <strspn@plt+0x1dd8>
    4a54:	add	r0, pc, r0
    4a58:	add	r2, pc, r2
    4a5c:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    4a60:	subs	r6, r0, #0
    4a64:	ble	4c40 <strspn@plt+0x1530>
    4a68:	add	r0, sp, #116	; 0x74
    4a6c:	bl	119fc <strspn@plt+0xe2ec>
    4a70:	subs	r6, r0, #0
    4a74:	blt	5010 <strspn@plt+0x1900>
    4a78:	ldr	r3, [pc, #2668]	; 54ec <strspn@plt+0x1ddc>
    4a7c:	ldr	r1, [pc, #2668]	; 54f0 <strspn@plt+0x1de0>
    4a80:	ldr	r7, [sl, r3]
    4a84:	add	r1, pc, r1
    4a88:	ldr	r3, [r7]
    4a8c:	ldr	r6, [r4, r3, lsl #2]
    4a90:	mov	r0, r6
    4a94:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    4a98:	cmp	r0, #0
    4a9c:	bne	4f78 <strspn@plt+0x1868>
    4aa0:	ldr	r1, [pc, #2636]	; 54f4 <strspn@plt+0x1de4>
    4aa4:	mov	r0, r6
    4aa8:	add	r1, pc, r1
    4aac:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    4ab0:	cmp	r0, #0
    4ab4:	bne	4f78 <strspn@plt+0x1868>
    4ab8:	ldr	r3, [pc, #2616]	; 54f8 <strspn@plt+0x1de8>
    4abc:	ldr	r0, [sp, #116]	; 0x74
    4ac0:	ldr	r1, [pc, r3]
    4ac4:	cmp	r1, #0
    4ac8:	beq	51a4 <strspn@plt+0x1a94>
    4acc:	bl	121b0 <strspn@plt+0xeaa0>
    4ad0:	cmp	r0, #0
    4ad4:	mov	r6, r0
    4ad8:	blt	5090 <strspn@plt+0x1980>
    4adc:	ldr	r0, [sp, #116]	; 0x74
    4ae0:	bl	15b14 <strspn@plt+0x12404>
    4ae4:	subs	r6, r0, #0
    4ae8:	blt	5124 <strspn@plt+0x1a14>
    4aec:	ldr	fp, [sp, #116]	; 0x74
    4af0:	cmp	fp, #0
    4af4:	beq	7120 <strspn@plt+0x3a10>
    4af8:	ldr	r3, [r7]
    4afc:	cmp	r5, r3
    4b00:	ble	51f8 <strspn@plt+0x1ae8>
    4b04:	ldr	r5, [r4, r3, lsl #2]
    4b08:	add	r4, r4, r3, lsl #2
    4b0c:	ldr	r1, [pc, #2536]	; 54fc <strspn@plt+0x1dec>
    4b10:	mov	r0, r5
    4b14:	add	r1, pc, r1
    4b18:	bl	2fc0 <strcmp@plt>
    4b1c:	cmp	r0, #0
    4b20:	beq	51f8 <strspn@plt+0x1ae8>
    4b24:	ldr	r1, [pc, #2516]	; 5500 <strspn@plt+0x1df0>
    4b28:	mov	r0, r5
    4b2c:	add	r1, pc, r1
    4b30:	bl	2fc0 <strcmp@plt>
    4b34:	cmp	r0, #0
    4b38:	beq	5d4c <strspn@plt+0x263c>
    4b3c:	ldr	r1, [pc, #2496]	; 5504 <strspn@plt+0x1df4>
    4b40:	mov	r0, r5
    4b44:	add	r1, pc, r1
    4b48:	bl	2fc0 <strcmp@plt>
    4b4c:	cmp	r0, #0
    4b50:	beq	5e3c <strspn@plt+0x272c>
    4b54:	ldr	r1, [pc, #2476]	; 5508 <strspn@plt+0x1df8>
    4b58:	mov	r0, r5
    4b5c:	add	r1, pc, r1
    4b60:	bl	2fc0 <strcmp@plt>
    4b64:	subs	r3, r0, #0
    4b68:	beq	5e98 <strspn@plt+0x2788>
    4b6c:	ldr	r1, [pc, #2456]	; 550c <strspn@plt+0x1dfc>
    4b70:	mov	r0, r5
    4b74:	add	r1, pc, r1
    4b78:	bl	2fc0 <strcmp@plt>
    4b7c:	cmp	r0, #0
    4b80:	beq	5f08 <strspn@plt+0x27f8>
    4b84:	ldr	r1, [pc, #2436]	; 5510 <strspn@plt+0x1e00>
    4b88:	mov	r0, r5
    4b8c:	add	r1, pc, r1
    4b90:	bl	2fc0 <strcmp@plt>
    4b94:	cmp	r0, #0
    4b98:	beq	62cc <strspn@plt+0x2bbc>
    4b9c:	ldr	r1, [pc, #2416]	; 5514 <strspn@plt+0x1e04>
    4ba0:	mov	r0, r5
    4ba4:	add	r1, pc, r1
    4ba8:	bl	2fc0 <strcmp@plt>
    4bac:	cmp	r0, #0
    4bb0:	beq	6228 <strspn@plt+0x2b18>
    4bb4:	ldr	r1, [pc, #2396]	; 5518 <strspn@plt+0x1e08>
    4bb8:	mov	r0, r5
    4bbc:	add	r1, pc, r1
    4bc0:	bl	2fc0 <strcmp@plt>
    4bc4:	subs	r3, r0, #0
    4bc8:	beq	6384 <strspn@plt+0x2c74>
    4bcc:	ldr	r1, [pc, #2376]	; 551c <strspn@plt+0x1e0c>
    4bd0:	mov	r0, r5
    4bd4:	add	r1, pc, r1
    4bd8:	bl	2fc0 <strcmp@plt>
    4bdc:	subs	r3, r0, #0
    4be0:	beq	62f8 <strspn@plt+0x2be8>
    4be4:	ldr	r1, [pc, #2356]	; 5520 <strspn@plt+0x1e10>
    4be8:	mov	r0, r5
    4bec:	add	r1, pc, r1
    4bf0:	bl	2fc0 <strcmp@plt>
    4bf4:	cmp	r0, #0
    4bf8:	beq	68b4 <strspn@plt+0x31a4>
    4bfc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    4c00:	cmp	r0, #2
    4c04:	ble	4c3c <strspn@plt+0x152c>
    4c08:	ldr	r2, [pc, #2324]	; 5524 <strspn@plt+0x1e14>
    4c0c:	mov	r0, #3
    4c10:	ldr	ip, [pc, #2320]	; 5528 <strspn@plt+0x1e18>
    4c14:	mov	r1, #0
    4c18:	add	r2, pc, r2
    4c1c:	str	r2, [sp, #4]
    4c20:	ldr	r2, [pc, #2308]	; 552c <strspn@plt+0x1e1c>
    4c24:	add	ip, pc, ip
    4c28:	str	r5, [sp, #8]
    4c2c:	movw	r3, #1971	; 0x7b3
    4c30:	str	ip, [sp]
    4c34:	add	r2, pc, r2
    4c38:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    4c3c:	mvn	r6, #21
    4c40:	bl	451e0 <sd_bus_creds_has_bounding_cap@@Base+0x178b8>
    4c44:	ldr	r3, [pc, #2276]	; 5530 <strspn@plt+0x1e20>
    4c48:	ldr	r0, [pc, r3]
    4c4c:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
    4c50:	add	r0, sp, #116	; 0x74
    4c54:	bl	a4b4 <strspn@plt+0x6da4>
    4c58:	ldr	r0, [sp, #68]	; 0x44
    4c5c:	ldr	r2, [sp, #268]	; 0x10c
    4c60:	ldr	r3, [r0]
    4c64:	lsr	r0, r6, #31
    4c68:	cmp	r2, r3
    4c6c:	bne	6914 <strspn@plt+0x3204>
    4c70:	add	sp, sp, #276	; 0x114
    4c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4c78:	ldr	r3, [pc, #2140]	; 54dc <strspn@plt+0x1dcc>
    4c7c:	ldr	r3, [sl, r3]
    4c80:	ldr	r0, [r3]
    4c84:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
    4c88:	subs	r6, r0, #0
    4c8c:	blt	5da8 <strspn@plt+0x2698>
    4c90:	ldr	r3, [pc, #2204]	; 5534 <strspn@plt+0x1e24>
    4c94:	moveq	r2, #0
    4c98:	movne	r2, #1
    4c9c:	add	r3, pc, r3
    4ca0:	strb	r2, [r3]
    4ca4:	b	469c <strspn@plt+0xf8c>
    4ca8:	ldr	r3, [pc, #2092]	; 54dc <strspn@plt+0x1dcc>
    4cac:	ldr	r1, [sp, #72]	; 0x48
    4cb0:	ldr	r3, [sl, r3]
    4cb4:	ldr	r0, [r3]
    4cb8:	bl	40094 <sd_bus_creds_has_bounding_cap@@Base+0x1276c>
    4cbc:	subs	r6, r0, #0
    4cc0:	bge	469c <strspn@plt+0xf8c>
    4cc4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    4cc8:	cmp	r0, #2
    4ccc:	ble	4c40 <strspn@plt+0x1530>
    4cd0:	ldr	lr, [pc, #2144]	; 5538 <strspn@plt+0x1e28>
    4cd4:	mov	r0, #3
    4cd8:	ldr	ip, [pc, #2140]	; 553c <strspn@plt+0x1e2c>
    4cdc:	mov	r1, #0
    4ce0:	ldr	r2, [pc, #2136]	; 5540 <strspn@plt+0x1e30>
    4ce4:	add	lr, pc, lr
    4ce8:	add	ip, pc, ip
    4cec:	movw	r3, #1911	; 0x777
    4cf0:	add	r2, pc, r2
    4cf4:	str	lr, [sp]
    4cf8:	str	ip, [sp, #4]
    4cfc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    4d00:	b	4c40 <strspn@plt+0x1530>
    4d04:	ldr	r3, [pc, #2000]	; 54dc <strspn@plt+0x1dcc>
    4d08:	ldr	r3, [sl, r3]
    4d0c:	ldr	r0, [r3]
    4d10:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
    4d14:	subs	r6, r0, #0
    4d18:	blt	5d0c <strspn@plt+0x25fc>
    4d1c:	ldr	r3, [pc, #2080]	; 5544 <strspn@plt+0x1e34>
    4d20:	moveq	r2, #0
    4d24:	movne	r2, #1
    4d28:	add	r3, pc, r3
    4d2c:	strb	r2, [r3]
    4d30:	b	469c <strspn@plt+0xf8c>
    4d34:	ldr	r3, [pc, #1952]	; 54dc <strspn@plt+0x1dcc>
    4d38:	ldr	r3, [sl, r3]
    4d3c:	ldr	r0, [r3]
    4d40:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
    4d44:	subs	r6, r0, #0
    4d48:	blt	5d68 <strspn@plt+0x2658>
    4d4c:	ldr	r3, [pc, #2036]	; 5548 <strspn@plt+0x1e38>
    4d50:	moveq	r2, #0
    4d54:	movne	r2, #1
    4d58:	add	r3, pc, r3
    4d5c:	strb	r2, [r3]
    4d60:	b	469c <strspn@plt+0xf8c>
    4d64:	ldr	r3, [pc, #1904]	; 54dc <strspn@plt+0x1dcc>
    4d68:	ldr	r3, [sl, r3]
    4d6c:	ldr	r0, [r3]
    4d70:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
    4d74:	subs	r6, r0, #0
    4d78:	blt	5dfc <strspn@plt+0x26ec>
    4d7c:	ldr	r3, [pc, #1992]	; 554c <strspn@plt+0x1e3c>
    4d80:	moveq	r2, #0
    4d84:	movne	r2, #1
    4d88:	add	r3, pc, r3
    4d8c:	strb	r2, [r3]
    4d90:	b	469c <strspn@plt+0xf8c>
    4d94:	ldr	r3, [pc, #1972]	; 5550 <strspn@plt+0x1e40>
    4d98:	mov	r2, #1
    4d9c:	add	r3, pc, r3
    4da0:	strb	r2, [r3]
    4da4:	b	469c <strspn@plt+0xf8c>
    4da8:	mov	r3, #1
    4dac:	strb	r3, [fp]
    4db0:	b	469c <strspn@plt+0xf8c>
    4db4:	ldr	r1, [pc, #1824]	; 54dc <strspn@plt+0x1dcc>
    4db8:	mov	r2, #0
    4dbc:	mov	r3, #0
    4dc0:	ldr	r1, [sl, r1]
    4dc4:	str	r1, [sp, #80]	; 0x50
    4dc8:	add	r1, sp, #160	; 0xa0
    4dcc:	ldr	ip, [sp, #80]	; 0x50
    4dd0:	str	r1, [sp]
    4dd4:	ldr	r0, [ip]
    4dd8:	bl	3c748 <sd_bus_creds_has_bounding_cap@@Base+0xee20>
    4ddc:	subs	r6, r0, #0
    4de0:	blt	5cc0 <strspn@plt+0x25b0>
    4de4:	ldrd	r2, [sp, #160]	; 0xa0
    4de8:	mov	r1, #0
    4dec:	mov	r0, r2
    4df0:	cmp	r3, r1
    4df4:	cmpeq	r2, r0
    4df8:	bne	5de8 <strspn@plt+0x26d8>
    4dfc:	ldr	r3, [pc, #1872]	; 5554 <strspn@plt+0x1e44>
    4e00:	add	r3, pc, r3
    4e04:	str	r2, [r3]
    4e08:	b	469c <strspn@plt+0xf8c>
    4e0c:	ldr	r3, [pc, #1860]	; 5558 <strspn@plt+0x1e48>
    4e10:	mov	r2, #1
    4e14:	add	r3, pc, r3
    4e18:	strb	r2, [r3]
    4e1c:	b	469c <strspn@plt+0xf8c>
    4e20:	ldr	r3, [pc, #1844]	; 555c <strspn@plt+0x1e4c>
    4e24:	mov	r2, #1
    4e28:	add	r3, pc, r3
    4e2c:	strb	r2, [r3]
    4e30:	b	469c <strspn@plt+0xf8c>
    4e34:	ldr	r3, [pc, #1828]	; 5560 <strspn@plt+0x1e50>
    4e38:	mov	r2, #1
    4e3c:	add	r3, pc, r3
    4e40:	strb	r2, [r3]
    4e44:	b	469c <strspn@plt+0xf8c>
    4e48:	ldr	r3, [pc, #1812]	; 5564 <strspn@plt+0x1e54>
    4e4c:	mov	r2, #1
    4e50:	add	r3, pc, r3
    4e54:	strb	r2, [r3]
    4e58:	b	469c <strspn@plt+0xf8c>
    4e5c:	ldr	r2, [pc, #1656]	; 54dc <strspn@plt+0x1dcc>
    4e60:	ldr	r3, [pc, #1792]	; 5568 <strspn@plt+0x1e58>
    4e64:	ldr	r2, [sl, r2]
    4e68:	add	r3, pc, r3
    4e6c:	ldr	r2, [r2]
    4e70:	str	r2, [r3]
    4e74:	b	469c <strspn@plt+0xf8c>
    4e78:	ldr	r3, [pc, #1772]	; 556c <strspn@plt+0x1e5c>
    4e7c:	mov	r2, #1
    4e80:	add	r3, pc, r3
    4e84:	strb	r2, [r3]
    4e88:	b	469c <strspn@plt+0xf8c>
    4e8c:	ldr	r3, [pc, #1756]	; 5570 <strspn@plt+0x1e60>
    4e90:	mov	r2, #0
    4e94:	add	r3, pc, r3
    4e98:	strb	r2, [r3]
    4e9c:	b	469c <strspn@plt+0xf8c>
    4ea0:	ldr	r3, [pc, #1740]	; 5574 <strspn@plt+0x1e64>
    4ea4:	mov	r2, #0
    4ea8:	add	r3, pc, r3
    4eac:	strb	r2, [r3]
    4eb0:	b	469c <strspn@plt+0xf8c>
    4eb4:	ldr	r3, [pc, #1724]	; 5578 <strspn@plt+0x1e68>
    4eb8:	mov	r2, #1
    4ebc:	add	r3, pc, r3
    4ec0:	strb	r2, [r3]
    4ec4:	b	469c <strspn@plt+0xf8c>
    4ec8:	ldr	r0, [pc, #1708]	; 557c <strspn@plt+0x1e6c>
    4ecc:	add	r0, pc, r0
    4ed0:	bl	32cc <puts@plt>
    4ed4:	ldr	r0, [pc, #1700]	; 5580 <strspn@plt+0x1e70>
    4ed8:	add	r0, pc, r0
    4edc:	bl	32cc <puts@plt>
    4ee0:	mov	r6, #0
    4ee4:	b	4c40 <strspn@plt+0x1530>
    4ee8:	mov	r3, #1
    4eec:	strb	r3, [r7]
    4ef0:	b	469c <strspn@plt+0xf8c>
    4ef4:	ldr	r3, [pc, #1672]	; 5584 <strspn@plt+0x1e74>
    4ef8:	mov	r0, #1
    4efc:	ldr	r1, [pc, #1668]	; 5588 <strspn@plt+0x1e78>
    4f00:	ldr	r3, [sl, r3]
    4f04:	add	r1, pc, r1
    4f08:	ldr	r2, [r3]
    4f0c:	bl	3470 <__printf_chk@plt>
    4f10:	b	4ee0 <strspn@plt+0x17d0>
    4f14:	ldr	r3, [pc, #1472]	; 54dc <strspn@plt+0x1dcc>
    4f18:	mov	r2, #2
    4f1c:	str	r2, [r8]
    4f20:	ldr	r3, [sl, r3]
    4f24:	ldr	r3, [r3]
    4f28:	str	r3, [r9]
    4f2c:	b	469c <strspn@plt+0xf8c>
    4f30:	ldr	r1, [sp, #76]	; 0x4c
    4f34:	mov	r3, #1
    4f38:	ldr	r2, [pc, #1436]	; 54dc <strspn@plt+0x1dcc>
    4f3c:	str	r3, [r1]
    4f40:	ldr	r2, [sl, r2]
    4f44:	ldr	r3, [pc, #1600]	; 558c <strspn@plt+0x1e7c>
    4f48:	ldr	r2, [r2]
    4f4c:	add	r3, pc, r3
    4f50:	str	r2, [r3]
    4f54:	b	469c <strspn@plt+0xf8c>
    4f58:	ldr	r0, [pc, #1584]	; 5590 <strspn@plt+0x1e80>
    4f5c:	movw	r2, #1931	; 0x78b
    4f60:	ldr	r1, [pc, #1580]	; 5594 <strspn@plt+0x1e84>
    4f64:	ldr	r3, [pc, #1580]	; 5598 <strspn@plt+0x1e88>
    4f68:	add	r0, pc, r0
    4f6c:	add	r1, pc, r1
    4f70:	add	r3, pc, r3
    4f74:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
    4f78:	ldr	r0, [sp, #116]	; 0x74
    4f7c:	mov	r1, #1
    4f80:	bl	124f4 <strspn@plt+0xede4>
    4f84:	subs	r6, r0, #0
    4f88:	blt	5050 <strspn@plt+0x1940>
    4f8c:	ldr	r0, [sp, #116]	; 0x74
    4f90:	mov	r1, #1
    4f94:	mvn	r2, #0
    4f98:	mov	r3, #0
    4f9c:	bl	12834 <strspn@plt+0xf124>
    4fa0:	subs	r6, r0, #0
    4fa4:	blt	50d0 <strspn@plt+0x19c0>
    4fa8:	ldr	r0, [sp, #116]	; 0x74
    4fac:	mov	r1, #1
    4fb0:	bl	126fc <strspn@plt+0xefec>
    4fb4:	subs	r6, r0, #0
    4fb8:	blt	5164 <strspn@plt+0x1a54>
    4fbc:	ldr	r0, [sp, #116]	; 0x74
    4fc0:	mov	r1, #1
    4fc4:	bl	125f8 <strspn@plt+0xeee8>
    4fc8:	subs	r6, r0, #0
    4fcc:	bge	4ab8 <strspn@plt+0x13a8>
    4fd0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    4fd4:	cmp	r0, #2
    4fd8:	ble	4c40 <strspn@plt+0x1530>
    4fdc:	ldr	lr, [pc, #1464]	; 559c <strspn@plt+0x1e8c>
    4fe0:	mov	r0, #3
    4fe4:	ldr	ip, [pc, #1460]	; 55a0 <strspn@plt+0x1e90>
    4fe8:	mov	r1, r6
    4fec:	ldr	r2, [pc, #1456]	; 55a4 <strspn@plt+0x1e94>
    4ff0:	add	lr, pc, lr
    4ff4:	add	ip, pc, ip
    4ff8:	movw	r3, #2015	; 0x7df
    4ffc:	add	r2, pc, r2
    5000:	str	lr, [sp]
    5004:	str	ip, [sp, #4]
    5008:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    500c:	b	4c40 <strspn@plt+0x1530>
    5010:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5014:	cmp	r0, #2
    5018:	ble	4c40 <strspn@plt+0x1530>
    501c:	ldr	lr, [pc, #1412]	; 55a8 <strspn@plt+0x1e98>
    5020:	mov	r0, #3
    5024:	ldr	ip, [pc, #1408]	; 55ac <strspn@plt+0x1e9c>
    5028:	mov	r1, r6
    502c:	ldr	r2, [pc, #1404]	; 55b0 <strspn@plt+0x1ea0>
    5030:	add	lr, pc, lr
    5034:	add	ip, pc, ip
    5038:	movw	r3, #1988	; 0x7c4
    503c:	add	r2, pc, r2
    5040:	str	lr, [sp]
    5044:	str	ip, [sp, #4]
    5048:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    504c:	b	4c40 <strspn@plt+0x1530>
    5050:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5054:	cmp	r0, #2
    5058:	ble	4c40 <strspn@plt+0x1530>
    505c:	ldr	lr, [pc, #1360]	; 55b4 <strspn@plt+0x1ea4>
    5060:	mov	r0, #3
    5064:	ldr	ip, [pc, #1356]	; 55b8 <strspn@plt+0x1ea8>
    5068:	mov	r1, r6
    506c:	ldr	r2, [pc, #1352]	; 55bc <strspn@plt+0x1eac>
    5070:	add	lr, pc, lr
    5074:	add	ip, pc, ip
    5078:	movw	r3, #1997	; 0x7cd
    507c:	add	r2, pc, r2
    5080:	str	lr, [sp]
    5084:	str	ip, [sp, #4]
    5088:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    508c:	b	4c40 <strspn@plt+0x1530>
    5090:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5094:	cmp	r0, #2
    5098:	ble	4c40 <strspn@plt+0x1530>
    509c:	ldr	lr, [pc, #1308]	; 55c0 <strspn@plt+0x1eb0>
    50a0:	mov	r0, #3
    50a4:	ldr	ip, [pc, #1304]	; 55c4 <strspn@plt+0x1eb4>
    50a8:	mov	r1, r6
    50ac:	ldr	r2, [pc, #1300]	; 55c8 <strspn@plt+0x1eb8>
    50b0:	add	lr, pc, lr
    50b4:	add	ip, pc, ip
    50b8:	movw	r3, #2054	; 0x806
    50bc:	add	r2, pc, r2
    50c0:	str	lr, [sp]
    50c4:	str	ip, [sp, #4]
    50c8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    50cc:	b	4c40 <strspn@plt+0x1530>
    50d0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    50d4:	cmp	r0, #2
    50d8:	ble	4c40 <strspn@plt+0x1530>
    50dc:	ldr	lr, [pc, #1256]	; 55cc <strspn@plt+0x1ebc>
    50e0:	mov	r0, #3
    50e4:	ldr	ip, [pc, #1252]	; 55d0 <strspn@plt+0x1ec0>
    50e8:	mov	r1, r6
    50ec:	ldr	r2, [pc, #1248]	; 55d4 <strspn@plt+0x1ec4>
    50f0:	add	lr, pc, lr
    50f4:	add	ip, pc, ip
    50f8:	movw	r3, #2003	; 0x7d3
    50fc:	add	r2, pc, r2
    5100:	str	lr, [sp]
    5104:	str	ip, [sp, #4]
    5108:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    510c:	b	4c40 <strspn@plt+0x1530>
    5110:	mov	r4, r0
    5114:	add	r0, sp, #116	; 0x74
    5118:	bl	a4b4 <strspn@plt+0x6da4>
    511c:	mov	r0, r4
    5120:	bl	36a4 <_Unwind_Resume@plt>
    5124:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5128:	cmp	r0, #2
    512c:	ble	4c40 <strspn@plt+0x1530>
    5130:	ldr	lr, [pc, #1184]	; 55d8 <strspn@plt+0x1ec8>
    5134:	mov	r0, #3
    5138:	ldr	ip, [pc, #1180]	; 55dc <strspn@plt+0x1ecc>
    513c:	mov	r1, r6
    5140:	ldr	r2, [pc, #1176]	; 55e0 <strspn@plt+0x1ed0>
    5144:	add	lr, pc, lr
    5148:	add	ip, pc, ip
    514c:	movw	r3, #2060	; 0x80c
    5150:	add	r2, pc, r2
    5154:	str	lr, [sp]
    5158:	str	ip, [sp, #4]
    515c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5160:	b	4c40 <strspn@plt+0x1530>
    5164:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5168:	cmp	r0, #2
    516c:	ble	4c40 <strspn@plt+0x1530>
    5170:	ldr	lr, [pc, #1132]	; 55e4 <strspn@plt+0x1ed4>
    5174:	mov	r0, #3
    5178:	ldr	ip, [pc, #1128]	; 55e8 <strspn@plt+0x1ed8>
    517c:	mov	r1, r6
    5180:	ldr	r2, [pc, #1124]	; 55ec <strspn@plt+0x1edc>
    5184:	add	lr, pc, lr
    5188:	add	ip, pc, ip
    518c:	movw	r3, #2009	; 0x7d9
    5190:	add	r2, pc, r2
    5194:	str	lr, [sp]
    5198:	str	ip, [sp, #4]
    519c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    51a0:	b	4c40 <strspn@plt+0x1530>
    51a4:	mov	r1, #1
    51a8:	bl	12418 <strspn@plt+0xed08>
    51ac:	subs	r6, r0, #0
    51b0:	blt	5be0 <strspn@plt+0x24d0>
    51b4:	ldr	r3, [pc, #1076]	; 55f0 <strspn@plt+0x1ee0>
    51b8:	add	r3, pc, r3
    51bc:	ldr	r3, [r3]
    51c0:	cmp	r3, #1
    51c4:	beq	5c54 <strspn@plt+0x2544>
    51c8:	cmp	r3, #2
    51cc:	beq	5c9c <strspn@plt+0x258c>
    51d0:	cmp	r3, #0
    51d4:	beq	5c6c <strspn@plt+0x255c>
    51d8:	ldr	r0, [pc, #1044]	; 55f4 <strspn@plt+0x1ee4>
    51dc:	movw	r2, #2050	; 0x802
    51e0:	ldr	r1, [pc, #1040]	; 55f8 <strspn@plt+0x1ee8>
    51e4:	ldr	r3, [pc, #1040]	; 55fc <strspn@plt+0x1eec>
    51e8:	add	r0, pc, r0
    51ec:	add	r1, pc, r1
    51f0:	add	r3, pc, r3
    51f4:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
    51f8:	ldr	r2, [pc, #1024]	; 5600 <strspn@plt+0x1ef0>
    51fc:	mov	r3, #0
    5200:	str	r3, [sp, #120]	; 0x78
    5204:	add	r2, pc, r2
    5208:	str	r3, [sp, #124]	; 0x7c
    520c:	ldrb	r3, [r2]
    5210:	cmp	r3, #0
    5214:	bne	5250 <strspn@plt+0x1b40>
    5218:	ldr	r3, [pc, #996]	; 5604 <strspn@plt+0x1ef4>
    521c:	add	r3, pc, r3
    5220:	ldrb	r1, [r3]
    5224:	cmp	r1, #0
    5228:	bne	5278 <strspn@plt+0x1b68>
    522c:	ldr	r0, [pc, #980]	; 5608 <strspn@plt+0x1ef8>
    5230:	add	r0, pc, r0
    5234:	ldrb	ip, [r0]
    5238:	cmp	ip, #0
    523c:	bne	527c <strspn@plt+0x1b6c>
    5240:	mov	r1, #1
    5244:	strb	r1, [r0]
    5248:	strb	r1, [r3]
    524c:	strb	r1, [r2]
    5250:	ldr	r3, [pc, #948]	; 560c <strspn@plt+0x1efc>
    5254:	add	r3, pc, r3
    5258:	ldrb	r3, [r3]
    525c:	cmp	r3, #0
    5260:	bne	5278 <strspn@plt+0x1b68>
    5264:	ldr	r3, [pc, #932]	; 5610 <strspn@plt+0x1f00>
    5268:	add	r3, pc, r3
    526c:	ldrb	r1, [r3]
    5270:	cmp	r1, #0
    5274:	beq	527c <strspn@plt+0x1b6c>
    5278:	add	r1, sp, #120	; 0x78
    527c:	ldr	r3, [pc, #912]	; 5614 <strspn@plt+0x1f04>
    5280:	mov	r0, fp
    5284:	add	r3, pc, r3
    5288:	ldrb	r2, [r3]
    528c:	cmp	r2, #0
    5290:	addne	r2, sp, #124	; 0x7c
    5294:	bl	172bc <strspn@plt+0x13bac>
    5298:	subs	r4, r0, #0
    529c:	blt	5c20 <strspn@plt+0x2510>
    52a0:	ldr	r3, [pc, #880]	; 5618 <strspn@plt+0x1f08>
    52a4:	add	r3, pc, r3
    52a8:	ldrb	r0, [r3]
    52ac:	cmp	r0, #0
    52b0:	bne	52b8 <strspn@plt+0x1ba8>
    52b4:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    52b8:	ldr	r3, [pc, #860]	; 561c <strspn@plt+0x1f0c>
    52bc:	ldr	r0, [sl, r3]
    52c0:	bl	41b3c <sd_bus_creds_has_bounding_cap@@Base+0x14214>
    52c4:	subs	r5, r0, #0
    52c8:	ldrne	r7, [sp, #120]	; 0x78
    52cc:	movne	r4, #0
    52d0:	bne	530c <strspn@plt+0x1bfc>
    52d4:	b	62dc <strspn@plt+0x2bcc>
    52d8:	ldr	r6, [r7], #4
    52dc:	cmp	r6, #0
    52e0:	beq	5314 <strspn@plt+0x1c04>
    52e4:	mov	r0, r6
    52e8:	bl	33a4 <strlen@plt>
    52ec:	mov	r1, r6
    52f0:	mov	r2, #1
    52f4:	cmp	r4, r0
    52f8:	movcc	r4, r0
    52fc:	mov	r0, r5
    5300:	bl	41c80 <sd_bus_creds_has_bounding_cap@@Base+0x14358>
    5304:	cmp	r0, #0
    5308:	blt	5c3c <strspn@plt+0x252c>
    530c:	cmp	r7, #0
    5310:	bne	52d8 <strspn@plt+0x1bc8>
    5314:	ldr	r7, [sp, #124]	; 0x7c
    5318:	b	5358 <strspn@plt+0x1c48>
    531c:	ldr	r6, [r7], #4
    5320:	cmp	r6, #0
    5324:	beq	5360 <strspn@plt+0x1c50>
    5328:	mov	r0, r6
    532c:	bl	33a4 <strlen@plt>
    5330:	mov	r1, r6
    5334:	mov	r2, #2
    5338:	cmp	r4, r0
    533c:	movcc	r4, r0
    5340:	mov	r0, r5
    5344:	bl	41c80 <sd_bus_creds_has_bounding_cap@@Base+0x14358>
    5348:	adds	r3, r0, #17
    534c:	movne	r3, #1
    5350:	ands	r3, r3, r0, lsr #31
    5354:	bne	5a1c <strspn@plt+0x230c>
    5358:	cmp	r7, #0
    535c:	bne	531c <strspn@plt+0x1c0c>
    5360:	mov	r0, r5
    5364:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
    5368:	adds	r6, r0, #1
    536c:	bne	6d74 <strspn@plt+0x3664>
    5370:	lsl	r0, r6, #2
    5374:	bl	32d8 <malloc@plt>
    5378:	mov	r9, r0
    537c:	add	r8, sp, #172	; 0xac
    5380:	add	r7, sp, #128	; 0x80
    5384:	mov	r0, r5
    5388:	mvn	r3, #1
    538c:	mov	r1, r8
    5390:	mov	r2, r7
    5394:	str	r3, [sp, #172]	; 0xac
    5398:	mov	r3, #0
    539c:	str	r3, [sp, #176]	; 0xb0
    53a0:	bl	41aa4 <sd_bus_creds_has_bounding_cap@@Base+0x1417c>
    53a4:	mov	r6, #0
    53a8:	b	53c8 <strspn@plt+0x1cb8>
    53ac:	ldr	r3, [sp, #128]	; 0x80
    53b0:	mov	r0, r5
    53b4:	mov	r1, r8
    53b8:	mov	r2, r7
    53bc:	str	r3, [r9, r6, lsl #2]
    53c0:	bl	41aa4 <sd_bus_creds_has_bounding_cap@@Base+0x1417c>
    53c4:	add	r6, r6, #1
    53c8:	cmp	r0, #0
    53cc:	bne	53ac <strspn@plt+0x1c9c>
    53d0:	str	r0, [r9, r6, lsl #2]
    53d4:	mov	r0, r9
    53d8:	bl	43974 <sd_bus_creds_has_bounding_cap@@Base+0x1604c>
    53dc:	ldr	r3, [pc, #572]	; 5620 <strspn@plt+0x1f10>
    53e0:	add	r3, pc, r3
    53e4:	ldrb	r3, [r3]
    53e8:	cmp	r3, #0
    53ec:	bne	6070 <strspn@plt+0x2960>
    53f0:	ldr	r8, [pc, #556]	; 5624 <strspn@plt+0x1f14>
    53f4:	mov	r6, r9
    53f8:	ldr	r2, [pc, #552]	; 5628 <strspn@plt+0x1f18>
    53fc:	ldr	r3, [pc, #552]	; 562c <strspn@plt+0x1f1c>
    5400:	add	r8, pc, r8
    5404:	ldr	ip, [pc, #548]	; 5630 <strspn@plt+0x1f20>
    5408:	add	r2, pc, r2
    540c:	ldr	r0, [pc, #544]	; 5634 <strspn@plt+0x1f24>
    5410:	add	r3, pc, r3
    5414:	ldr	r1, [pc, #540]	; 5638 <strspn@plt+0x1f28>
    5418:	add	ip, pc, ip
    541c:	add	r0, pc, r0
    5420:	str	r2, [sp, #72]	; 0x48
    5424:	add	r1, pc, r1
    5428:	str	r3, [sp, #76]	; 0x4c
    542c:	str	ip, [sp, #80]	; 0x50
    5430:	str	r0, [sp, #84]	; 0x54
    5434:	str	r1, [sp, #92]	; 0x5c
    5438:	cmp	r6, #0
    543c:	beq	5a64 <strspn@plt+0x2354>
    5440:	ldr	r1, [r6], #4
    5444:	cmp	r1, #0
    5448:	beq	5f00 <strspn@plt+0x27f0>
    544c:	mov	r0, r5
    5450:	mov	r3, #0
    5454:	str	r3, [sp, #148]	; 0x94
    5458:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
    545c:	cmp	r0, #2
    5460:	beq	5b84 <strspn@plt+0x2474>
    5464:	ldrb	r3, [r8]
    5468:	cmp	r3, #0
    546c:	bne	5480 <strspn@plt+0x1d70>
    5470:	ldr	r3, [r6, #-4]
    5474:	ldrb	r3, [r3]
    5478:	cmp	r3, #58	; 0x3a
    547c:	beq	54a0 <strspn@plt+0x1d90>
    5480:	ldr	r2, [sp, #72]	; 0x48
    5484:	ldrb	r3, [r2]
    5488:	cmp	r3, #0
    548c:	bne	5804 <strspn@plt+0x20f4>
    5490:	ldr	r3, [r6, #-4]
    5494:	ldrb	r3, [r3]
    5498:	cmp	r3, #58	; 0x3a
    549c:	beq	5804 <strspn@plt+0x20f4>
    54a0:	ldr	r0, [sp, #148]	; 0x94
    54a4:	cmp	r0, #0
    54a8:	beq	5438 <strspn@plt+0x1d28>
    54ac:	bl	2c744 <strspn@plt+0x29034>
    54b0:	b	5438 <strspn@plt+0x1d28>
    54b4:	andeq	r7, r6, r8, asr #13
    54b8:	andeq	r0, r0, r8, lsr #5
    54bc:	muleq	r6, r8, fp
    54c0:	muleq	r6, ip, fp
    54c4:	andeq	r7, r6, r4, lsl #23
    54c8:	andeq	r7, r6, r9, ror #22
    54cc:	andeq	r7, r6, ip, ror #22
    54d0:	andeq	r7, r6, r0, lsl #23
    54d4:	andeq	r5, r4, r4, asr #20
    54d8:	andeq	r6, r6, r0, lsr #4
    54dc:	strdeq	r0, [r0], -ip
    54e0:	ldrdeq	r7, [r6], -r8
    54e4:	andeq	r4, r4, r4, lsl #13
    54e8:	andeq	r4, r4, ip, asr r6
    54ec:	andeq	r0, r0, ip, lsr #5
    54f0:	muleq	r4, r8, r6
    54f4:	andeq	r5, r4, ip, ror r6
    54f8:	andeq	r7, r6, ip, asr r7
    54fc:	andeq	r5, r4, r4, lsl r7
    5500:	strdeq	r5, [r4], -r0
    5504:	andeq	r5, r4, r0, ror #11
    5508:	andeq	r5, r4, r0, lsl #19
    550c:	andeq	r5, r4, r0, lsr #20
    5510:	andeq	r5, r4, r0, asr #20
    5514:	andeq	r5, r4, r4, lsr sl
    5518:	andeq	r5, r4, r4, lsl #21
    551c:	andeq	r5, r4, r0, lsl #21
    5520:	andeq	r5, r4, r0, lsr #21
    5524:	andeq	r5, r4, ip, ror sl
    5528:	andeq	r4, r4, r4, lsl #9
    552c:	andeq	r4, r4, r4, lsr #9
    5530:	andeq	r7, r6, r4, asr #11
    5534:	andeq	r7, r6, r0, ror #6
    5538:	ldrdeq	r4, [r4], -r0
    553c:	andeq	r5, r4, r8, lsr #7
    5540:	andeq	r4, r4, r8, ror #7
    5544:	ldrdeq	r7, [r6], -r3
    5548:	andeq	r7, r6, r2, lsr #5
    554c:	andeq	r7, r6, r1, ror r2
    5550:	andeq	r7, r6, r4, ror r4
    5554:	andeq	r7, r6, r0, lsl #4
    5558:	andeq	r7, r6, r6, lsl #8
    555c:	strdeq	r7, [r6], -r1
    5560:	andeq	r7, r6, sp, asr #7
    5564:	andeq	r7, r6, r8, asr #7
    5568:			; <UNDEFINED> instruction: 0x000673b4
    556c:	andeq	r7, r6, r0, lsr #7
    5570:	andeq	r7, r6, ip, lsl #7
    5574:	andeq	r7, r6, r0, asr r1
    5578:	andeq	r7, r6, r4, asr #6
    557c:	andeq	r5, r4, r0, rrx
    5580:	andeq	r5, r4, r0, rrx
    5584:	strdeq	r0, [r0], -r4
    5588:	andeq	r4, r4, r8, ror #16
    558c:			; <UNDEFINED> instruction: 0x000672b8
    5590:	andeq	r5, r4, ip, ror r1
    5594:	andeq	r4, r4, ip, ror #2
    5598:	andeq	r5, r4, r8, ror #18
    559c:	andeq	r5, r4, r0, asr r8
    55a0:	muleq	r4, ip, r1
    55a4:	ldrdeq	r4, [r4], -ip
    55a8:	andeq	r5, r4, r0, lsl r8
    55ac:	andeq	r5, r4, ip, asr #1
    55b0:	muleq	r4, ip, r0
    55b4:	ldrdeq	r5, [r4], -r0
    55b8:	strheq	r5, [r4], -r8
    55bc:	andeq	r4, r4, ip, asr r0
    55c0:	muleq	r4, r0, r7
    55c4:	andeq	r5, r4, r8, lsr r1
    55c8:	andeq	r4, r4, ip, lsl r0
    55cc:	andeq	r5, r4, r0, asr r7
    55d0:	andeq	r5, r4, r8, asr r0
    55d4:	ldrdeq	r3, [r4], -ip
    55d8:	strdeq	r5, [r4], -ip
    55dc:	andeq	r5, r4, r0, asr #1
    55e0:	andeq	r3, r4, r8, lsl #31
    55e4:			; <UNDEFINED> instruction: 0x000456bc
    55e8:	andeq	r4, r4, r8, ror #31
    55ec:	andeq	r3, r4, r8, asr #30
    55f0:	andeq	r7, r6, ip, asr r0
    55f4:	andeq	r4, r4, r4, ror #31
    55f8:	andeq	r3, r4, ip, ror #29
    55fc:	andeq	r3, r4, r8, lsr #29
    5600:	andeq	r7, r6, r5
    5604:	strdeq	r6, [r6], -sp
    5608:	andeq	r6, r6, sl, ror #31
    560c:	andeq	r6, r6, r5, asr #31
    5610:	andeq	r6, r6, r1, lsr #31
    5614:	muleq	r6, r6, pc	; <UNPREDICTABLE>
    5618:	andeq	r6, r6, ip, asr pc
    561c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5620:	andeq	r6, r6, r8, lsl ip
    5624:	andeq	r6, r6, r9, lsl #28
    5628:	andeq	r6, r6, r1, lsl lr
    562c:	andeq	r4, r4, ip, asr #29
    5630:	andeq	r6, r6, r0, lsl #28
    5634:	andeq	r5, r4, r8, asr #32
    5638:	andeq	r4, r4, ip, asr #31
    563c:	ldrdeq	r6, [r6], -r4
    5640:	andeq	r4, r4, ip, lsr #21
    5644:	andeq	r4, r4, r0, lsr #21
    5648:	andeq	r4, r4, ip, ror sl
    564c:	andeq	r4, r4, r4, asr sl
    5650:	andeq	r4, r4, r4, asr #20
    5654:	andeq	r4, r4, r4, lsr #20
    5658:	andeq	r4, r4, r0, lsl lr
    565c:	andeq	r4, r4, r8, lsl #16
    5660:	andeq	r3, r4, ip, lsl #13
    5664:			; <UNDEFINED> instruction: 0x000448bc
    5668:	andeq	r4, r4, r4, ror r8
    566c:	andeq	r4, r4, r0, lsr r8
    5670:	andeq	r4, r4, r0, lsl #17
    5674:	andeq	r4, r4, r4, asr #16
    5678:	andeq	r4, r4, r4, ror #16
    567c:	andeq	r4, r4, r8, asr #14
    5680:	andeq	r4, r4, r0, asr #14
    5684:	andeq	r6, r6, r8, ror #12
    5688:	andeq	r3, r4, r0, asr #13
    568c:			; <UNDEFINED> instruction: 0x000436b0
    5690:	andeq	r4, r4, r0, asr #24
    5694:	andeq	r4, r4, r8, lsr #11
    5698:	andeq	r3, r4, ip, asr #9
    569c:	andeq	r6, r6, r8, lsr #11
    56a0:			; <UNDEFINED> instruction: 0x000665b0
    56a4:	andeq	r6, r6, r0, ror #10
    56a8:	muleq	r4, ip, sl
    56ac:	andeq	r4, r4, r4, ror #5
    56b0:	andeq	r3, r4, r8, asr #7
    56b4:	ldrdeq	r3, [r4], -r8
    56b8:	andeq	r3, r4, r8, lsl #7
    56bc:	andeq	r4, r4, r0, lsr #6
    56c0:	andeq	r3, r4, r0, lsr #7
    56c4:	andeq	r1, r0, r4, ror #17
    56c8:	andeq	r3, r4, ip, lsr #6
    56cc:	muleq	r4, r8, r2
    56d0:	andeq	r3, r4, r4, asr #6
    56d4:	andeq	r3, r4, ip, ror #5
    56d8:	andeq	r4, r4, ip, ror #5
    56dc:	andeq	r3, r4, r4, lsl #6
    56e0:	muleq	r4, r8, r2
    56e4:	ldrdeq	r4, [r4], -r8
    56e8:			; <UNDEFINED> instruction: 0x000432b0
    56ec:	andeq	r4, r4, r0, lsl #20
    56f0:	strdeq	r4, [r4], -r0
    56f4:	andeq	r3, r4, r4, asr r2
    56f8:	strdeq	r4, [r4], -r0
    56fc:	andeq	r4, r4, r4, lsl r6
    5700:	andeq	r3, r4, r0, lsl #4
    5704:	strdeq	r6, [r6], -sp
    5708:	strdeq	r6, [r6], -r9
    570c:	andeq	r6, r6, r5, ror #5
    5710:	andeq	r6, r6, r4, lsr #5
    5714:	andeq	r4, r4, r0, asr r6
    5718:	andeq	r7, r4, r0, asr #19
    571c:	andeq	r3, r4, r4, lsr #5
    5720:	andeq	r7, r4, ip, lsr #19
    5724:	andeq	r3, r4, ip, ror #5
    5728:	andeq	r4, r4, r0, lsl r2
    572c:	andeq	r4, r4, r0, lsl r2
    5730:	andeq	r4, r4, r4, lsr #4
    5734:	andeq	r4, r4, r4, lsl #4
    5738:	andeq	r4, r4, r4, lsl #4
    573c:	andeq	r4, r4, r8, lsl #4
    5740:	andeq	r4, r4, r0, lsl #4
    5744:	muleq	r4, r8, r2
    5748:	andeq	r4, r4, ip, ror #2
    574c:	andeq	r6, r6, r0, lsl #2
    5750:	andeq	r4, r4, r4, lsr #3
    5754:	andeq	r2, r4, r8, ror #30
    5758:	muleq	r4, r4, lr
    575c:	andeq	r2, r4, r0, lsl #31
    5760:	ldrdeq	r4, [r4], -r0
    5764:	andeq	r4, r4, r8, asr #1
    5768:	andeq	r2, r4, ip, asr #30
    576c:	muleq	r4, ip, r6
    5770:	andeq	r4, r4, r8, ror r0
    5774:	andeq	r2, r4, r8, lsl pc
    5778:	andeq	r4, r4, r4, lsl r6
    577c:	andeq	r4, r4, r4, ror #6
    5780:	andeq	r2, r4, r4, asr lr
    5784:	strdeq	r2, [r4], -r0
    5788:	andeq	r4, r4, r4, ror #10
    578c:	andeq	r4, r4, r4, lsr #11
    5790:	andeq	r4, r4, r0, lsr #6
    5794:	andeq	r2, r4, ip, lsl #27
    5798:	ldrdeq	r4, [r4], -r8
    579c:	andeq	r4, r4, r4, lsl r2
    57a0:	andeq	r2, r4, r4, lsl #26
    57a4:	muleq	r4, r0, r4
    57a8:	andeq	r4, r4, r4, asr #2
    57ac:	andeq	r2, r4, r0, lsr #25
    57b0:	andeq	r5, r6, ip, lsr #27
    57b4:	muleq	r6, r4, sp
    57b8:			; <UNDEFINED> instruction: 0x00042eb8
    57bc:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
    57c0:	andeq	r4, r4, ip, ror sl
    57c4:	ldrdeq	r0, [r0], -ip
    57c8:	andeq	r5, r6, r4, lsl ip
    57cc:	andeq	r3, r4, ip, lsr #31
    57d0:	andeq	r7, r4, ip, lsl r3
    57d4:	andeq	r7, r4, r4, lsl r3
    57d8:	andeq	r2, r4, r8, asr ip
    57dc:	ldrdeq	r5, [r6], -sp
    57e0:	andeq	r5, r6, r5, ror #23
    57e4:	andeq	r2, r4, r4, ror #22
    57e8:	andeq	r2, r4, r8, asr #19
    57ec:	andeq	r4, r4, ip, lsr r1
    57f0:	muleq	r4, r8, r9
    57f4:	andeq	r4, r4, ip, lsl #2
    57f8:	andeq	r5, r6, r8, lsr #17
    57fc:	andeq	r1, r0, r0, ror #8
    5800:	andeq	r5, r6, r8, asr #16
    5804:	mov	r0, #1
    5808:	ldr	r1, [sp, #76]	; 0x4c
    580c:	mov	r2, r4
    5810:	ldr	r3, [r6, #-4]
    5814:	bl	3470 <__printf_chk@plt>
    5818:	ldr	r3, [pc, #-484]	; 563c <strspn@plt+0x1f2c>
    581c:	add	r0, sp, #148	; 0x94
    5820:	ldr	r1, [r6, #-4]
    5824:	movw	r2, #2057	; 0x809
    5828:	add	r3, pc, r3
    582c:	movt	r2, #20489	; 0x5009
    5830:	ldrb	r3, [r3]
    5834:	str	r0, [sp]
    5838:	mov	r0, fp
    583c:	cmp	r3, #0
    5840:	movne	r3, #-2147483648	; 0x80000000
    5844:	moveq	r3, #0
    5848:	bl	17a30 <strspn@plt+0x14320>
    584c:	cmp	r0, #0
    5850:	blt	5a98 <strspn@plt+0x2388>
    5854:	ldr	r0, [sp, #148]	; 0x94
    5858:	add	r1, sp, #192	; 0xc0
    585c:	bl	2c9ac <strspn@plt+0x2929c>
    5860:	cmp	r0, #0
    5864:	blt	5acc <strspn@plt+0x23bc>
    5868:	add	r7, sp, #272	; 0x110
    586c:	mov	r3, #0
    5870:	ldr	r0, [sp, #148]	; 0x94
    5874:	str	r3, [r7, #-68]!	; 0xffffffbc
    5878:	mov	r1, r7
    587c:	bl	2ca90 <strspn@plt+0x29380>
    5880:	ldr	r3, [sp, #204]	; 0xcc
    5884:	ldr	r2, [sp, #192]	; 0xc0
    5888:	cmp	r3, #0
    588c:	beq	5cb4 <strspn@plt+0x25a4>
    5890:	ldr	r1, [pc, #-600]	; 5640 <strspn@plt+0x1f30>
    5894:	mov	r0, #1
    5898:	add	r1, pc, r1
    589c:	bl	3470 <__printf_chk@plt>
    58a0:	mov	r1, r7
    58a4:	ldr	r0, [sp, #148]	; 0x94
    58a8:	bl	2c904 <strspn@plt+0x291f4>
    58ac:	cmp	r0, #0
    58b0:	blt	5aa8 <strspn@plt+0x2398>
    58b4:	ldr	r0, [sp, #204]	; 0xcc
    58b8:	bl	3d2f8 <sd_bus_creds_has_bounding_cap@@Base+0xf9d0>
    58bc:	subs	r7, r0, #0
    58c0:	beq	6734 <strspn@plt+0x3024>
    58c4:	bl	33a4 <strlen@plt>
    58c8:	ldr	r1, [pc, #-652]	; 5644 <strspn@plt+0x1f34>
    58cc:	mov	r2, r7
    58d0:	add	r1, pc, r1
    58d4:	cmp	r0, #16
    58d8:	mov	r0, #1
    58dc:	movhi	r3, #0
    58e0:	strbhi	r3, [r7, #16]
    58e4:	bl	3470 <__printf_chk@plt>
    58e8:	mov	r0, r7
    58ec:	bl	3080 <free@plt>
    58f0:	ldr	r0, [sp, #148]	; 0x94
    58f4:	add	r1, sp, #152	; 0x98
    58f8:	bl	2d460 <strspn@plt+0x29d50>
    58fc:	cmp	r0, #0
    5900:	blt	5b3c <strspn@plt+0x242c>
    5904:	ldr	r1, [pc, #-708]	; 5648 <strspn@plt+0x1f38>
    5908:	mov	r0, #1
    590c:	ldr	r2, [sp, #152]	; 0x98
    5910:	add	r1, pc, r1
    5914:	bl	3470 <__printf_chk@plt>
    5918:	ldr	r0, [sp, #148]	; 0x94
    591c:	add	r1, sp, #160	; 0xa0
    5920:	bl	2cb74 <strspn@plt+0x29464>
    5924:	cmp	r0, #0
    5928:	blt	5b18 <strspn@plt+0x2408>
    592c:	ldr	r0, [sp, #160]	; 0xa0
    5930:	mov	r1, #25
    5934:	mov	r2, #100	; 0x64
    5938:	bl	3d960 <sd_bus_creds_has_bounding_cap@@Base+0x10038>
    593c:	subs	r7, r0, #0
    5940:	beq	6704 <strspn@plt+0x2ff4>
    5944:	ldr	r1, [pc, #-768]	; 564c <strspn@plt+0x1f3c>
    5948:	mov	r0, #1
    594c:	mov	r2, r7
    5950:	add	r1, pc, r1
    5954:	bl	3470 <__printf_chk@plt>
    5958:	mov	r0, r7
    595c:	bl	3080 <free@plt>
    5960:	str	r7, [sp, #88]	; 0x58
    5964:	ldr	r0, [sp, #148]	; 0x94
    5968:	add	r1, sp, #156	; 0x9c
    596c:	bl	2cf94 <strspn@plt+0x29884>
    5970:	cmp	r0, #0
    5974:	blt	5af4 <strspn@plt+0x23e4>
    5978:	ldr	r1, [pc, #-816]	; 5650 <strspn@plt+0x1f40>
    597c:	mov	r0, #1
    5980:	ldr	r2, [sp, #156]	; 0x9c
    5984:	add	r1, pc, r1
    5988:	bl	3470 <__printf_chk@plt>
    598c:	ldr	r0, [sp, #148]	; 0x94
    5990:	add	r1, sp, #180	; 0xb4
    5994:	bl	2d5fc <strspn@plt+0x29eec>
    5998:	cmp	r0, #0
    599c:	blt	5b60 <strspn@plt+0x2450>
    59a0:	ldr	r1, [pc, #-852]	; 5654 <strspn@plt+0x1f44>
    59a4:	mov	r0, #1
    59a8:	ldr	r2, [sp, #180]	; 0xb4
    59ac:	add	r1, pc, r1
    59b0:	bl	3470 <__printf_chk@plt>
    59b4:	ldr	ip, [sp, #80]	; 0x50
    59b8:	ldrb	r3, [ip]
    59bc:	cmp	r3, #0
    59c0:	beq	5a04 <strspn@plt+0x22f4>
    59c4:	add	r7, sp, #216	; 0xd8
    59c8:	mov	r0, fp
    59cc:	ldr	r1, [r6, #-4]
    59d0:	mov	r2, r7
    59d4:	bl	18ea0 <strspn@plt+0x15790>
    59d8:	cmp	r0, #0
    59dc:	blt	5bd0 <strspn@plt+0x24c0>
    59e0:	add	r3, sp, #232	; 0xe8
    59e4:	str	r3, [sp]
    59e8:	ldm	r7, {r0, r1, r2, r3}
    59ec:	bl	38e70 <sd_bus_creds_has_bounding_cap@@Base+0xb548>
    59f0:	mov	r2, r0
    59f4:	ldr	r1, [sp, #84]	; 0x54
    59f8:	mov	r0, #1
    59fc:	bl	3470 <__printf_chk@plt>
    5a00:	b	54a0 <strspn@plt+0x1d90>
    5a04:	ldr	r3, [pc, #-584]	; 57c4 <strspn@plt+0x20b4>
    5a08:	mov	r0, #10
    5a0c:	ldr	r3, [sl, r3]
    5a10:	ldr	r1, [r3]
    5a14:	bl	3218 <_IO_putc@plt>
    5a18:	b	54a0 <strspn@plt+0x1d90>
    5a1c:	mov	r6, r0
    5a20:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5a24:	cmp	r0, #2
    5a28:	ble	5c4c <strspn@plt+0x253c>
    5a2c:	ldr	lr, [pc, #-988]	; 5658 <strspn@plt+0x1f48>
    5a30:	mov	r1, r6
    5a34:	ldr	ip, [pc, #-992]	; 565c <strspn@plt+0x1f4c>
    5a38:	mov	r0, #3
    5a3c:	ldr	r2, [pc, #-996]	; 5660 <strspn@plt+0x1f50>
    5a40:	add	lr, pc, lr
    5a44:	add	ip, pc, ip
    5a48:	mov	r3, #115	; 0x73
    5a4c:	add	r2, pc, r2
    5a50:	str	lr, [sp]
    5a54:	str	ip, [sp, #4]
    5a58:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5a5c:	mov	r6, r0
    5a60:	mov	r9, #0
    5a64:	mov	r0, r5
    5a68:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
    5a6c:	mov	r0, r9
    5a70:	bl	3080 <free@plt>
    5a74:	ldr	r0, [sp, #124]	; 0x7c
    5a78:	cmp	r0, #0
    5a7c:	beq	5a84 <strspn@plt+0x2374>
    5a80:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
    5a84:	ldr	r0, [sp, #120]	; 0x78
    5a88:	cmp	r0, #0
    5a8c:	beq	4c40 <strspn@plt+0x1530>
    5a90:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
    5a94:	b	4c40 <strspn@plt+0x1530>
    5a98:	mov	r0, #1
    5a9c:	ldr	r1, [sp, #92]	; 0x5c
    5aa0:	bl	3470 <__printf_chk@plt>
    5aa4:	b	59b4 <strspn@plt+0x22a4>
    5aa8:	ldr	r3, [pc, #-748]	; 57c4 <strspn@plt+0x20b4>
    5aac:	mov	r1, #1
    5ab0:	ldr	r0, [pc, #-1108]	; 5664 <strspn@plt+0x1f54>
    5ab4:	mov	r2, #17
    5ab8:	ldr	r3, [sl, r3]
    5abc:	add	r0, pc, r0
    5ac0:	ldr	r3, [r3]
    5ac4:	bl	3224 <fwrite@plt>
    5ac8:	b	58f0 <strspn@plt+0x21e0>
    5acc:	ldr	r3, [pc, #-784]	; 57c4 <strspn@plt+0x20b4>
    5ad0:	mov	r1, #1
    5ad4:	ldr	r0, [pc, #-1140]	; 5668 <strspn@plt+0x1f58>
    5ad8:	mov	r2, #27
    5adc:	ldr	r3, [sl, r3]
    5ae0:	add	r0, pc, r0
    5ae4:	ldr	r3, [r3]
    5ae8:	bl	3224 <fwrite@plt>
    5aec:	add	r7, sp, #204	; 0xcc
    5af0:	b	58a0 <strspn@plt+0x2190>
    5af4:	ldr	r3, [pc, #-824]	; 57c4 <strspn@plt+0x20b4>
    5af8:	mov	r1, #1
    5afc:	ldr	r0, [pc, #-1176]	; 566c <strspn@plt+0x1f5c>
    5b00:	mov	r2, #11
    5b04:	ldr	r3, [sl, r3]
    5b08:	add	r0, pc, r0
    5b0c:	ldr	r3, [r3]
    5b10:	bl	3224 <fwrite@plt>
    5b14:	b	598c <strspn@plt+0x227c>
    5b18:	ldr	r3, [pc, #-860]	; 57c4 <strspn@plt+0x20b4>
    5b1c:	mov	r1, #1
    5b20:	ldr	r0, [pc, #-1208]	; 5670 <strspn@plt+0x1f60>
    5b24:	mov	r2, #26
    5b28:	ldr	r3, [sl, r3]
    5b2c:	add	r0, pc, r0
    5b30:	ldr	r3, [r3]
    5b34:	bl	3224 <fwrite@plt>
    5b38:	b	5964 <strspn@plt+0x2254>
    5b3c:	ldr	r3, [pc, #-896]	; 57c4 <strspn@plt+0x20b4>
    5b40:	mov	r1, #1
    5b44:	ldr	r0, [pc, #-1240]	; 5674 <strspn@plt+0x1f64>
    5b48:	mov	r2, #14
    5b4c:	ldr	r3, [sl, r3]
    5b50:	add	r0, pc, r0
    5b54:	ldr	r3, [r3]
    5b58:	bl	3224 <fwrite@plt>
    5b5c:	b	5918 <strspn@plt+0x2208>
    5b60:	ldr	r3, [pc, #-932]	; 57c4 <strspn@plt+0x20b4>
    5b64:	mov	r1, #1
    5b68:	ldr	r0, [pc, #-1272]	; 5678 <strspn@plt+0x1f68>
    5b6c:	mov	r2, #20
    5b70:	ldr	r3, [sl, r3]
    5b74:	add	r0, pc, r0
    5b78:	ldr	r3, [r3]
    5b7c:	bl	3224 <fwrite@plt>
    5b80:	b	59b4 <strspn@plt+0x22a4>
    5b84:	ldr	r1, [pc, #-1296]	; 567c <strspn@plt+0x1f6c>
    5b88:	mov	r0, #1
    5b8c:	mov	r2, r4
    5b90:	ldr	r3, [r6, #-4]
    5b94:	add	r1, pc, r1
    5b98:	bl	3470 <__printf_chk@plt>
    5b9c:	ldr	r1, [pc, #-1316]	; 5680 <strspn@plt+0x1f70>
    5ba0:	mov	r0, #1
    5ba4:	add	r1, pc, r1
    5ba8:	bl	3470 <__printf_chk@plt>
    5bac:	ldr	r3, [pc, #-1328]	; 5684 <strspn@plt+0x1f74>
    5bb0:	add	r3, pc, r3
    5bb4:	ldrb	r3, [r3]
    5bb8:	cmp	r3, #0
    5bbc:	beq	5a04 <strspn@plt+0x22f4>
    5bc0:	ldr	r0, [pc, #-1344]	; 5688 <strspn@plt+0x1f78>
    5bc4:	add	r0, pc, r0
    5bc8:	bl	32cc <puts@plt>
    5bcc:	b	54a0 <strspn@plt+0x1d90>
    5bd0:	ldr	r0, [pc, #-1356]	; 568c <strspn@plt+0x1f7c>
    5bd4:	add	r0, pc, r0
    5bd8:	bl	32cc <puts@plt>
    5bdc:	b	54a0 <strspn@plt+0x1d90>
    5be0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5be4:	cmp	r0, #2
    5be8:	ble	4c40 <strspn@plt+0x1530>
    5bec:	ldr	lr, [pc, #-1380]	; 5690 <strspn@plt+0x1f80>
    5bf0:	mov	r0, #3
    5bf4:	ldr	ip, [pc, #-1384]	; 5694 <strspn@plt+0x1f84>
    5bf8:	mov	r1, r6
    5bfc:	ldr	r2, [pc, #-1388]	; 5698 <strspn@plt+0x1f88>
    5c00:	add	lr, pc, lr
    5c04:	add	ip, pc, ip
    5c08:	movw	r3, #2025	; 0x7e9
    5c0c:	add	r2, pc, r2
    5c10:	str	lr, [sp]
    5c14:	str	ip, [sp, #4]
    5c18:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5c1c:	b	4c40 <strspn@plt+0x1530>
    5c20:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5c24:	cmp	r0, #2
    5c28:	movle	r0, r4
    5c2c:	bgt	61a0 <strspn@plt+0x2a90>
    5c30:	mov	r6, r0
    5c34:	mov	r9, #0
    5c38:	b	5a6c <strspn@plt+0x235c>
    5c3c:	mov	r6, r0
    5c40:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5c44:	cmp	r0, #2
    5c48:	bgt	616c <strspn@plt+0x2a5c>
    5c4c:	mov	r9, #0
    5c50:	b	5a64 <strspn@plt+0x2354>
    5c54:	ldr	r3, [pc, #-1472]	; 569c <strspn@plt+0x1f8c>
    5c58:	ldr	r0, [sp, #116]	; 0x74
    5c5c:	add	r3, pc, r3
    5c60:	ldr	r1, [r3]
    5c64:	bl	11bf8 <strspn@plt+0xe4e8>
    5c68:	b	4ad0 <strspn@plt+0x13c0>
    5c6c:	ldr	r3, [pc, #-1492]	; 56a0 <strspn@plt+0x1f90>
    5c70:	add	r3, pc, r3
    5c74:	ldrb	r3, [r3]
    5c78:	cmp	r3, #0
    5c7c:	ldr	r3, [sp, #116]	; 0x74
    5c80:	beq	6058 <strspn@plt+0x2948>
    5c84:	ldrb	r2, [r3, #26]
    5c88:	mov	r0, r3
    5c8c:	orr	r2, r2, #1
    5c90:	strb	r2, [r3, #26]
    5c94:	bl	1234c <strspn@plt+0xec3c>
    5c98:	b	4ad0 <strspn@plt+0x13c0>
    5c9c:	ldr	r3, [pc, #-1536]	; 56a4 <strspn@plt+0x1f94>
    5ca0:	ldr	r0, [sp, #116]	; 0x74
    5ca4:	add	r3, pc, r3
    5ca8:	ldr	r1, [r3]
    5cac:	bl	11e74 <strspn@plt+0xe764>
    5cb0:	b	4ad0 <strspn@plt+0x13c0>
    5cb4:	ldr	r3, [pc, #-1556]	; 56a8 <strspn@plt+0x1f98>
    5cb8:	add	r3, pc, r3
    5cbc:	b	5890 <strspn@plt+0x2180>
    5cc0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5cc4:	cmp	r0, #2
    5cc8:	ble	4c40 <strspn@plt+0x1530>
    5ccc:	ldr	r0, [sp, #80]	; 0x50
    5cd0:	mov	r1, #0
    5cd4:	ldr	r2, [pc, #-1584]	; 56ac <strspn@plt+0x1f9c>
    5cd8:	movw	r3, #1841	; 0x731
    5cdc:	ldr	ip, [pc, #-1588]	; 56b0 <strspn@plt+0x1fa0>
    5ce0:	ldr	lr, [r0]
    5ce4:	add	r2, pc, r2
    5ce8:	str	r2, [sp, #4]
    5cec:	add	ip, pc, ip
    5cf0:	ldr	r2, [pc, #-1604]	; 56b4 <strspn@plt+0x1fa4>
    5cf4:	mov	r0, #3
    5cf8:	str	lr, [sp, #8]
    5cfc:	str	ip, [sp]
    5d00:	add	r2, pc, r2
    5d04:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5d08:	b	4c40 <strspn@plt+0x1530>
    5d0c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5d10:	cmp	r0, #2
    5d14:	ble	4c40 <strspn@plt+0x1530>
    5d18:	ldr	lr, [pc, #-1640]	; 56b8 <strspn@plt+0x1fa8>
    5d1c:	mov	r0, #3
    5d20:	ldr	ip, [pc, #-1644]	; 56bc <strspn@plt+0x1fac>
    5d24:	mov	r1, #0
    5d28:	ldr	r2, [pc, #-1648]	; 56c0 <strspn@plt+0x1fb0>
    5d2c:	add	lr, pc, lr
    5d30:	add	ip, pc, ip
    5d34:	movw	r3, #1901	; 0x76d
    5d38:	add	r2, pc, r2
    5d3c:	str	lr, [sp]
    5d40:	str	ip, [sp, #4]
    5d44:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5d48:	b	4c40 <strspn@plt+0x1530>
    5d4c:	ldr	r2, [pc, #-1680]	; 56c4 <strspn@plt+0x1fb4>
    5d50:	mov	r0, fp
    5d54:	mov	r1, r4
    5d58:	add	r2, pc, r2
    5d5c:	bl	768c <strspn@plt+0x3f7c>
    5d60:	mov	r6, r0
    5d64:	b	4c40 <strspn@plt+0x1530>
    5d68:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5d6c:	cmp	r0, #2
    5d70:	ble	4c40 <strspn@plt+0x1530>
    5d74:	ldr	lr, [pc, #-1716]	; 56c8 <strspn@plt+0x1fb8>
    5d78:	mov	r0, #3
    5d7c:	ldr	ip, [pc, #-1720]	; 56cc <strspn@plt+0x1fbc>
    5d80:	mov	r1, #0
    5d84:	ldr	r2, [pc, #-1724]	; 56d0 <strspn@plt+0x1fc0>
    5d88:	add	lr, pc, lr
    5d8c:	add	ip, pc, ip
    5d90:	movw	r3, #1890	; 0x762
    5d94:	add	r2, pc, r2
    5d98:	str	lr, [sp]
    5d9c:	str	ip, [sp, #4]
    5da0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5da4:	b	4c40 <strspn@plt+0x1530>
    5da8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5dac:	cmp	r0, #2
    5db0:	ble	4c40 <strspn@plt+0x1530>
    5db4:	ldr	lr, [pc, #-1768]	; 56d4 <strspn@plt+0x1fc4>
    5db8:	mov	r0, #3
    5dbc:	ldr	ip, [pc, #-1772]	; 56d8 <strspn@plt+0x1fc8>
    5dc0:	mov	r1, #0
    5dc4:	ldr	r2, [pc, #-1776]	; 56dc <strspn@plt+0x1fcc>
    5dc8:	add	lr, pc, lr
    5dcc:	add	ip, pc, ip
    5dd0:	mov	r3, #1920	; 0x780
    5dd4:	add	r2, pc, r2
    5dd8:	str	lr, [sp]
    5ddc:	str	ip, [sp, #4]
    5de0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5de4:	b	4c40 <strspn@plt+0x1530>
    5de8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5dec:	cmp	r0, #2
    5df0:	bgt	6138 <strspn@plt+0x2a28>
    5df4:	mvn	r6, #6
    5df8:	b	4c40 <strspn@plt+0x1530>
    5dfc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5e00:	cmp	r0, #2
    5e04:	ble	4c40 <strspn@plt+0x1530>
    5e08:	ldr	lr, [pc, #-1840]	; 56e0 <strspn@plt+0x1fd0>
    5e0c:	mov	r0, #3
    5e10:	ldr	ip, [pc, #-1844]	; 56e4 <strspn@plt+0x1fd4>
    5e14:	mov	r1, #0
    5e18:	ldr	r2, [pc, #-1848]	; 56e8 <strspn@plt+0x1fd8>
    5e1c:	add	lr, pc, lr
    5e20:	add	ip, pc, ip
    5e24:	movw	r3, #1879	; 0x757
    5e28:	add	r2, pc, r2
    5e2c:	str	lr, [sp]
    5e30:	str	ip, [sp, #4]
    5e34:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5e38:	b	4c40 <strspn@plt+0x1530>
    5e3c:	ldr	r3, [pc, #-1664]	; 57c4 <strspn@plt+0x20b4>
    5e40:	ldr	r5, [sl, r3]
    5e44:	ldr	r0, [r5]
    5e48:	bl	3494 <fileno@plt>
    5e4c:	bl	3698 <isatty@plt>
    5e50:	cmp	r0, #0
    5e54:	ble	6750 <strspn@plt+0x3040>
    5e58:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5e5c:	cmp	r0, #2
    5e60:	ble	4c3c <strspn@plt+0x152c>
    5e64:	ldr	lr, [pc, #-1920]	; 56ec <strspn@plt+0x1fdc>
    5e68:	mov	r0, #3
    5e6c:	ldr	ip, [pc, #-1924]	; 56f0 <strspn@plt+0x1fe0>
    5e70:	mov	r1, #0
    5e74:	ldr	r2, [pc, #-1928]	; 56f4 <strspn@plt+0x1fe4>
    5e78:	add	lr, pc, lr
    5e7c:	add	ip, pc, ip
    5e80:	movw	r3, #1163	; 0x48b
    5e84:	add	r2, pc, r2
    5e88:	str	lr, [sp]
    5e8c:	str	ip, [sp, #4]
    5e90:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5e94:	b	4c3c <strspn@plt+0x152c>
    5e98:	mov	r0, r4
    5e9c:	str	r3, [sp, #132]	; 0x84
    5ea0:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
    5ea4:	cmp	r0, #2
    5ea8:	bls	61d4 <strspn@plt+0x2ac4>
    5eac:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    5eb0:	cmp	r0, #2
    5eb4:	ble	4c3c <strspn@plt+0x152c>
    5eb8:	ldr	lr, [pc, #-1992]	; 56f8 <strspn@plt+0x1fe8>
    5ebc:	mov	r0, #3
    5ec0:	ldr	ip, [pc, #-1996]	; 56fc <strspn@plt+0x1fec>
    5ec4:	mov	r1, #0
    5ec8:	ldr	r2, [pc, #-2000]	; 5700 <strspn@plt+0x1ff0>
    5ecc:	add	lr, pc, lr
    5ed0:	add	ip, pc, ip
    5ed4:	movw	r3, #1189	; 0x4a5
    5ed8:	add	r2, pc, r2
    5edc:	str	lr, [sp]
    5ee0:	str	ip, [sp, #4]
    5ee4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    5ee8:	mvn	r6, #21
    5eec:	ldr	r0, [sp, #132]	; 0x84
    5ef0:	cmp	r0, #0
    5ef4:	beq	4c40 <strspn@plt+0x1530>
    5ef8:	bl	2c744 <strspn@plt+0x29034>
    5efc:	b	4c40 <strspn@plt+0x1530>
    5f00:	mov	r6, r1
    5f04:	b	5a64 <strspn@plt+0x2354>
    5f08:	ldr	r3, [pc, #-2060]	; 5704 <strspn@plt+0x1ff4>
    5f0c:	add	r3, pc, r3
    5f10:	ldrb	r3, [r3]
    5f14:	cmp	r3, #0
    5f18:	bne	5f3c <strspn@plt+0x282c>
    5f1c:	ldr	r3, [pc, #-2076]	; 5708 <strspn@plt+0x1ff8>
    5f20:	add	r3, pc, r3
    5f24:	ldrb	r3, [r3]
    5f28:	cmp	r3, #0
    5f2c:	ldreq	r3, [pc, #-2088]	; 570c <strspn@plt+0x1ffc>
    5f30:	moveq	r2, #1
    5f34:	addeq	r3, pc, r3
    5f38:	strbeq	r2, [r3]
    5f3c:	mov	r0, r4
    5f40:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
    5f44:	cmp	r0, #1
    5f48:	bls	65cc <strspn@plt+0x2ebc>
    5f4c:	ldr	r2, [pc, #-2116]	; 5710 <strspn@plt+0x2000>
    5f50:	add	r9, r4, #4
    5f54:	ldr	ip, [pc, #-2120]	; 5714 <strspn@plt+0x2004>
    5f58:	mov	r6, #0
    5f5c:	add	r2, pc, r2
    5f60:	ldr	r0, [pc, #-2128]	; 5718 <strspn@plt+0x2008>
    5f64:	str	r2, [sp, #72]	; 0x48
    5f68:	add	ip, pc, ip
    5f6c:	ldr	r1, [pc, #-2136]	; 571c <strspn@plt+0x200c>
    5f70:	add	r0, pc, r0
    5f74:	ldr	r2, [pc, #-2140]	; 5720 <strspn@plt+0x2010>
    5f78:	mov	r3, r9
    5f7c:	ldr	sl, [pc, #-2144]	; 5724 <strspn@plt+0x2014>
    5f80:	add	r1, pc, r1
    5f84:	add	r2, pc, r2
    5f88:	str	ip, [sp, #76]	; 0x4c
    5f8c:	str	r0, [sp, #80]	; 0x50
    5f90:	add	sl, pc, sl
    5f94:	str	r1, [sp, #84]	; 0x54
    5f98:	str	r2, [sp, #88]	; 0x58
    5f9c:	b	600c <strspn@plt+0x28fc>
    5fa0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    5fa4:	ldr	r8, [sp, #88]	; 0x58
    5fa8:	cmp	r0, #0
    5fac:	ldr	r7, [r5, #-4]
    5fb0:	movne	r8, sl
    5fb4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    5fb8:	ldr	r1, [sp, #80]	; 0x50
    5fbc:	cmp	r0, #0
    5fc0:	ldr	ip, [sp, #84]	; 0x54
    5fc4:	mov	r2, r8
    5fc8:	mov	r3, r7
    5fcc:	mov	r0, #1
    5fd0:	movne	r1, ip
    5fd4:	str	r1, [sp]
    5fd8:	ldr	r1, [sp, #76]	; 0x4c
    5fdc:	bl	3470 <__printf_chk@plt>
    5fe0:	ldr	r2, [r4, #8]
    5fe4:	adds	r2, r2, #0
    5fe8:	mov	r0, fp
    5fec:	ldr	r1, [r5, #-4]
    5ff0:	movne	r2, #1
    5ff4:	bl	a60c <strspn@plt+0x6efc>
    5ff8:	mvn	r2, r6
    5ffc:	mov	r3, r5
    6000:	lsr	r2, r2, #31
    6004:	ands	r2, r2, r0, lsr #31
    6008:	movne	r6, r0
    600c:	cmp	r3, #0
    6010:	beq	4c40 <strspn@plt+0x1530>
    6014:	ldr	r2, [r3]
    6018:	add	r5, r3, #4
    601c:	cmp	r2, #0
    6020:	beq	4c40 <strspn@plt+0x1530>
    6024:	cmp	r9, r3
    6028:	bcs	6034 <strspn@plt+0x2924>
    602c:	mov	r0, #10
    6030:	bl	344c <putchar@plt>
    6034:	ldr	r2, [r4, #8]
    6038:	cmp	r2, #0
    603c:	beq	5fe4 <strspn@plt+0x28d4>
    6040:	ldr	r3, [sp, #72]	; 0x48
    6044:	ldrb	r0, [r3]
    6048:	cmp	r0, #0
    604c:	bne	5fa0 <strspn@plt+0x2890>
    6050:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    6054:	b	5fa0 <strspn@plt+0x2890>
    6058:	ldrb	r2, [r3, #25]
    605c:	mov	r0, r3
    6060:	orr	r2, r2, #128	; 0x80
    6064:	strb	r2, [r3, #25]
    6068:	bl	122dc <strspn@plt+0xebcc>
    606c:	b	4ad0 <strspn@plt+0x13c0>
    6070:	ldr	r0, [pc, #-2384]	; 5728 <strspn@plt+0x2018>
    6074:	mov	r3, #10
    6078:	ldr	r2, [pc, #-2388]	; 572c <strspn@plt+0x201c>
    607c:	mov	lr, #15
    6080:	ldr	r1, [pc, #-2392]	; 5730 <strspn@plt+0x2020>
    6084:	add	r0, pc, r0
    6088:	add	r2, pc, r2
    608c:	ldr	r6, [pc, #-2400]	; 5734 <strspn@plt+0x2024>
    6090:	add	r1, pc, r1
    6094:	ldr	ip, [pc, #-2404]	; 5738 <strspn@plt+0x2028>
    6098:	str	r0, [sp, #4]
    609c:	add	r6, pc, r6
    60a0:	ldr	r0, [pc, #-2412]	; 573c <strspn@plt+0x202c>
    60a4:	add	ip, pc, ip
    60a8:	str	r2, [sp, #12]
    60ac:	mov	r7, #16
    60b0:	ldr	r2, [pc, #-2424]	; 5740 <strspn@plt+0x2030>
    60b4:	add	r0, pc, r0
    60b8:	str	r1, [sp, #36]	; 0x24
    60bc:	mov	r1, #19
    60c0:	str	r3, [sp]
    60c4:	add	r2, pc, r2
    60c8:	str	r3, [sp, #40]	; 0x28
    60cc:	mov	r8, #13
    60d0:	str	r1, [sp, #48]	; 0x30
    60d4:	ldr	r3, [pc, #-2456]	; 5744 <strspn@plt+0x2034>
    60d8:	ldr	r1, [pc, #-2456]	; 5748 <strspn@plt+0x2038>
    60dc:	str	ip, [sp, #28]
    60e0:	add	r3, pc, r3
    60e4:	mov	ip, #25
    60e8:	str	r0, [sp, #44]	; 0x2c
    60ec:	str	r2, [sp, #52]	; 0x34
    60f0:	mov	r0, #1
    60f4:	str	r6, [sp, #20]
    60f8:	mov	r2, r4
    60fc:	str	lr, [sp, #8]
    6100:	add	r1, pc, r1
    6104:	str	r7, [sp, #16]
    6108:	str	r8, [sp, #24]
    610c:	str	ip, [sp, #32]
    6110:	bl	3470 <__printf_chk@plt>
    6114:	ldr	r3, [pc, #-2512]	; 574c <strspn@plt+0x203c>
    6118:	add	r3, pc, r3
    611c:	ldrb	r3, [r3]
    6120:	cmp	r3, #0
    6124:	beq	63f4 <strspn@plt+0x2ce4>
    6128:	ldr	r0, [pc, #-2528]	; 5750 <strspn@plt+0x2040>
    612c:	add	r0, pc, r0
    6130:	bl	32cc <puts@plt>
    6134:	b	53f0 <strspn@plt+0x1ce0>
    6138:	ldr	lr, [pc, #-2540]	; 5754 <strspn@plt+0x2044>
    613c:	mov	r0, #3
    6140:	ldr	ip, [pc, #-2544]	; 5758 <strspn@plt+0x2048>
    6144:	mov	r1, #0
    6148:	ldr	r2, [pc, #-2548]	; 575c <strspn@plt+0x204c>
    614c:	add	lr, pc, lr
    6150:	add	ip, pc, ip
    6154:	movw	r3, #1846	; 0x736
    6158:	add	r2, pc, r2
    615c:	str	lr, [sp]
    6160:	str	ip, [sp, #4]
    6164:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6168:	b	5df4 <strspn@plt+0x26e4>
    616c:	ldr	lr, [pc, #-2580]	; 5760 <strspn@plt+0x2050>
    6170:	mov	r1, r6
    6174:	ldr	ip, [pc, #-2584]	; 5764 <strspn@plt+0x2054>
    6178:	mov	r0, #3
    617c:	ldr	r2, [pc, #-2588]	; 5768 <strspn@plt+0x2058>
    6180:	add	lr, pc, lr
    6184:	add	ip, pc, ip
    6188:	mov	r3, #107	; 0x6b
    618c:	add	r2, pc, r2
    6190:	str	lr, [sp]
    6194:	str	ip, [sp, #4]
    6198:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    619c:	b	5a5c <strspn@plt+0x234c>
    61a0:	ldr	lr, [pc, #-2620]	; 576c <strspn@plt+0x205c>
    61a4:	mov	r1, r4
    61a8:	ldr	ip, [pc, #-2624]	; 5770 <strspn@plt+0x2060>
    61ac:	mov	r0, #3
    61b0:	ldr	r2, [pc, #-2628]	; 5774 <strspn@plt+0x2064>
    61b4:	add	lr, pc, lr
    61b8:	add	ip, pc, ip
    61bc:	mov	r3, #94	; 0x5e
    61c0:	add	r2, pc, r2
    61c4:	str	lr, [sp]
    61c8:	str	ip, [sp, #4]
    61cc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    61d0:	b	5c30 <strspn@plt+0x2520>
    61d4:	ldr	r0, [r4, #4]
    61d8:	cmp	r0, #0
    61dc:	beq	6da0 <strspn@plt+0x3690>
    61e0:	add	r1, sp, #136	; 0x88
    61e4:	bl	3acd0 <sd_bus_creds_has_bounding_cap@@Base+0xd3a8>
    61e8:	cmp	r0, #0
    61ec:	blt	67a4 <strspn@plt+0x3094>
    61f0:	add	r0, sp, #132	; 0x84
    61f4:	ldr	r1, [sp, #136]	; 0x88
    61f8:	mvn	r2, #0
    61fc:	mov	r3, #0
    6200:	bl	2e528 <sd_bus_creds_has_bounding_cap@@Base+0xc00>
    6204:	cmp	r0, #0
    6208:	mov	r6, r0
    620c:	blt	640c <strspn@plt+0x2cfc>
    6210:	mov	r1, #0
    6214:	ldr	r0, [sp, #132]	; 0x84
    6218:	mov	r2, r1
    621c:	bl	d498 <strspn@plt+0x9d88>
    6220:	mov	r6, #0
    6224:	b	5eec <strspn@plt+0x27dc>
    6228:	mov	r0, r4
    622c:	mov	r3, #0
    6230:	add	r7, sp, #180	; 0xb4
    6234:	str	r3, [sp, #180]	; 0xb4
    6238:	str	r3, [sp, #184]	; 0xb8
    623c:	str	r3, [sp, #188]	; 0xbc
    6240:	str	r3, [sp, #144]	; 0x90
    6244:	str	r3, [sp, #148]	; 0x94
    6248:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
    624c:	cmp	r0, #4
    6250:	bhi	67d8 <strspn@plt+0x30c8>
    6254:	add	r7, sp, #180	; 0xb4
    6258:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    625c:	cmp	r0, #2
    6260:	ble	7058 <strspn@plt+0x3948>
    6264:	ldr	lr, [pc, #-2804]	; 5778 <strspn@plt+0x2068>
    6268:	mov	r0, #3
    626c:	ldr	ip, [pc, #-2808]	; 577c <strspn@plt+0x206c>
    6270:	mov	r1, #0
    6274:	ldr	r2, [pc, #-2812]	; 5780 <strspn@plt+0x2070>
    6278:	add	lr, pc, lr
    627c:	add	ip, pc, ip
    6280:	movw	r3, #1496	; 0x5d8
    6284:	add	r2, pc, r2
    6288:	str	lr, [sp]
    628c:	str	ip, [sp, #4]
    6290:	add	r7, sp, #180	; 0xb4
    6294:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6298:	add	r7, sp, #180	; 0xb4
    629c:	mvn	r6, #21
    62a0:	ldr	r0, [sp, #148]	; 0x94
    62a4:	cmp	r0, #0
    62a8:	beq	62b0 <strspn@plt+0x2ba0>
    62ac:	bl	24088 <strspn@plt+0x20978>
    62b0:	ldr	r0, [sp, #144]	; 0x90
    62b4:	cmp	r0, #0
    62b8:	beq	62c0 <strspn@plt+0x2bb0>
    62bc:	bl	24088 <strspn@plt+0x20978>
    62c0:	mov	r0, r7
    62c4:	bl	19788 <strspn@plt+0x16078>
    62c8:	b	4c40 <strspn@plt+0x1530>
    62cc:	mov	r0, fp
    62d0:	mov	r1, r4
    62d4:	bl	8320 <strspn@plt+0x4c10>
    62d8:	b	5d60 <strspn@plt+0x2650>
    62dc:	ldr	r0, [pc, #-2912]	; 5784 <strspn@plt+0x2074>
    62e0:	mov	r1, #100	; 0x64
    62e4:	ldr	r2, [pc, #-2916]	; 5788 <strspn@plt+0x2078>
    62e8:	add	r0, pc, r0
    62ec:	add	r2, pc, r2
    62f0:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    62f4:	b	5c30 <strspn@plt+0x2520>
    62f8:	mov	r0, r4
    62fc:	str	r3, [sp, #152]	; 0x98
    6300:	str	r3, [sp, #204]	; 0xcc
    6304:	add	r7, sp, #204	; 0xcc
    6308:	str	r3, [sp, #208]	; 0xd0
    630c:	str	r3, [sp, #212]	; 0xd4
    6310:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
    6314:	cmp	r0, #5
    6318:	bhi	6b2c <strspn@plt+0x341c>
    631c:	add	r7, sp, #204	; 0xcc
    6320:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6324:	cmp	r0, #2
    6328:	ble	6360 <strspn@plt+0x2c50>
    632c:	ldr	lr, [pc, #-2984]	; 578c <strspn@plt+0x207c>
    6330:	mov	r0, #3
    6334:	ldr	ip, [pc, #-2988]	; 5790 <strspn@plt+0x2080>
    6338:	mov	r1, #0
    633c:	ldr	r2, [pc, #-2992]	; 5794 <strspn@plt+0x2084>
    6340:	add	lr, pc, lr
    6344:	add	ip, pc, ip
    6348:	movw	r3, #1644	; 0x66c
    634c:	add	r2, pc, r2
    6350:	str	lr, [sp]
    6354:	str	ip, [sp, #4]
    6358:	add	r7, sp, #204	; 0xcc
    635c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6360:	add	r7, sp, #204	; 0xcc
    6364:	mvn	r6, #21
    6368:	mov	r0, r7
    636c:	bl	19788 <strspn@plt+0x16078>
    6370:	ldr	r0, [sp, #152]	; 0x98
    6374:	cmp	r0, #0
    6378:	beq	4c40 <strspn@plt+0x1530>
    637c:	bl	24088 <strspn@plt+0x20978>
    6380:	b	4c40 <strspn@plt+0x1530>
    6384:	mov	r0, r4
    6388:	str	r3, [sp, #192]	; 0xc0
    638c:	str	r3, [sp, #196]	; 0xc4
    6390:	add	r7, sp, #192	; 0xc0
    6394:	str	r3, [sp, #200]	; 0xc8
    6398:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
    639c:	cmp	r0, #4
    63a0:	bhi	6450 <strspn@plt+0x2d40>
    63a4:	add	r7, sp, #192	; 0xc0
    63a8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    63ac:	cmp	r0, #2
    63b0:	ble	63e8 <strspn@plt+0x2cd8>
    63b4:	ldr	lr, [pc, #-3108]	; 5798 <strspn@plt+0x2088>
    63b8:	mov	r0, #3
    63bc:	ldr	ip, [pc, #-3112]	; 579c <strspn@plt+0x208c>
    63c0:	mov	r1, #0
    63c4:	ldr	r2, [pc, #-3116]	; 57a0 <strspn@plt+0x2090>
    63c8:	add	lr, pc, lr
    63cc:	add	ip, pc, ip
    63d0:	movw	r3, #1585	; 0x631
    63d4:	add	r2, pc, r2
    63d8:	str	lr, [sp]
    63dc:	str	ip, [sp, #4]
    63e0:	add	r7, sp, #192	; 0xc0
    63e4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    63e8:	mvn	r6, #21
    63ec:	add	r7, sp, #192	; 0xc0
    63f0:	b	62c0 <strspn@plt+0x2bb0>
    63f4:	ldr	r3, [pc, #-3128]	; 57c4 <strspn@plt+0x20b4>
    63f8:	mov	r0, #10
    63fc:	ldr	r3, [sl, r3]
    6400:	ldr	r1, [r3]
    6404:	bl	3218 <_IO_putc@plt>
    6408:	b	53f0 <strspn@plt+0x1ce0>
    640c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6410:	cmp	r0, #2
    6414:	ble	5eec <strspn@plt+0x27dc>
    6418:	ldr	lr, [pc, #-3196]	; 57a4 <strspn@plt+0x2094>
    641c:	mov	r1, r6
    6420:	ldr	ip, [pc, #-3200]	; 57a8 <strspn@plt+0x2098>
    6424:	mov	r0, #3
    6428:	ldr	r2, [pc, #-3204]	; 57ac <strspn@plt+0x209c>
    642c:	add	lr, pc, lr
    6430:	add	ip, pc, ip
    6434:	movw	r3, #1229	; 0x4cd
    6438:	add	r2, pc, r2
    643c:	str	lr, [sp]
    6440:	str	ip, [sp, #4]
    6444:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6448:	mov	r6, r0
    644c:	b	5eec <strspn@plt+0x27dc>
    6450:	ldr	r9, [pc, #-3240]	; 57b0 <strspn@plt+0x20a0>
    6454:	add	r6, r4, #16
    6458:	ldr	r8, [pc, #-3244]	; 57b4 <strspn@plt+0x20a4>
    645c:	add	r7, sp, #192	; 0xc0
    6460:	ldr	r0, [pc, #-3248]	; 57b8 <strspn@plt+0x20a8>
    6464:	add	r9, pc, r9
    6468:	ldr	r2, [pc, #-3252]	; 57bc <strspn@plt+0x20ac>
    646c:	add	r8, pc, r8
    6470:	ldr	r3, [pc, #-3256]	; 57c0 <strspn@plt+0x20b0>
    6474:	add	r0, pc, r0
    6478:	add	r1, sp, #180	; 0xb4
    647c:	add	r2, pc, r2
    6480:	add	r3, pc, r3
    6484:	str	r0, [sp, #72]	; 0x48
    6488:	str	r1, [sp, #80]	; 0x50
    648c:	str	r2, [sp, #76]	; 0x4c
    6490:	str	r3, [sp, #84]	; 0x54
    6494:	cmp	r6, #0
    6498:	beq	62c0 <strspn@plt+0x2bb0>
    649c:	ldr	r2, [r6], #4
    64a0:	cmp	r2, #0
    64a4:	beq	6adc <strspn@plt+0x33cc>
    64a8:	ldr	ip, [sp, #76]	; 0x4c
    64ac:	mov	r1, #0
    64b0:	str	r7, [sp, #4]
    64b4:	add	r3, sp, #180	; 0xb4
    64b8:	str	r1, [sp, #180]	; 0xb4
    64bc:	mov	r0, fp
    64c0:	str	ip, [sp]
    64c4:	ldr	ip, [sp, #84]	; 0x54
    64c8:	str	r3, [sp, #8]
    64cc:	str	r1, [sp, #204]	; 0xcc
    64d0:	str	ip, [sp, #12]
    64d4:	ldr	r1, [r4, #12]
    64d8:	ldr	r3, [sp, #72]	; 0x48
    64dc:	str	r2, [sp, #20]
    64e0:	str	r1, [sp, #16]
    64e4:	ldmib	r4, {r1, r2}
    64e8:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
    64ec:	subs	r5, r0, #0
    64f0:	blt	7164 <strspn@plt+0x3a54>
    64f4:	ldr	r0, [sp, #180]	; 0xb4
    64f8:	add	r1, sp, #172	; 0xac
    64fc:	add	r2, sp, #204	; 0xcc
    6500:	bl	28cc0 <strspn@plt+0x255b0>
    6504:	cmp	r0, #0
    6508:	blt	70c8 <strspn@plt+0x39b8>
    650c:	ldr	r0, [sp, #180]	; 0xb4
    6510:	mov	r1, #118	; 0x76
    6514:	ldr	r2, [sp, #204]	; 0xcc
    6518:	bl	29108 <strspn@plt+0x259f8>
    651c:	cmp	r0, #0
    6520:	blt	70c8 <strspn@plt+0x39b8>
    6524:	ldrb	r3, [r9]
    6528:	cmp	r3, #0
    652c:	beq	6584 <strspn@plt+0x2e74>
    6530:	ldrb	r0, [r8]
    6534:	cmp	r0, #0
    6538:	bne	6540 <strspn@plt+0x2e30>
    653c:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    6540:	ldr	r3, [pc, #-3460]	; 57c4 <strspn@plt+0x20b4>
    6544:	mov	r2, #2
    6548:	ldr	r0, [sp, #180]	; 0xb4
    654c:	ldr	r3, [sl, r3]
    6550:	ldr	r1, [r3]
    6554:	bl	e19c <strspn@plt+0xaa8c>
    6558:	cmp	r0, #0
    655c:	blt	70cc <strspn@plt+0x39bc>
    6560:	ldr	r0, [sp, #180]	; 0xb4
    6564:	bl	28b30 <strspn@plt+0x25420>
    6568:	cmp	r0, #0
    656c:	blt	70c8 <strspn@plt+0x39b8>
    6570:	ldr	r0, [sp, #180]	; 0xb4
    6574:	cmp	r0, #0
    6578:	beq	6494 <strspn@plt+0x2d84>
    657c:	bl	24088 <strspn@plt+0x20978>
    6580:	b	6494 <strspn@plt+0x2d84>
    6584:	ldr	r3, [pc, #-3528]	; 57c4 <strspn@plt+0x20b4>
    6588:	ldr	r0, [sp, #204]	; 0xcc
    658c:	ldr	r5, [sl, r3]
    6590:	ldr	r1, [r5]
    6594:	bl	36b0 <fputs@plt>
    6598:	mov	r0, #32
    659c:	ldr	r1, [r5]
    65a0:	bl	3590 <fputc@plt>
    65a4:	ldr	r0, [sp, #180]	; 0xb4
    65a8:	mov	r2, #0
    65ac:	ldr	r1, [r5]
    65b0:	bl	7ed0 <strspn@plt+0x47c0>
    65b4:	cmp	r0, #0
    65b8:	blt	70c8 <strspn@plt+0x39b8>
    65bc:	ldr	r1, [r5]
    65c0:	mov	r0, #10
    65c4:	bl	3590 <fputc@plt>
    65c8:	b	6560 <strspn@plt+0x2e50>
    65cc:	add	r1, sp, #272	; 0x110
    65d0:	mov	r2, #0
    65d4:	mov	r0, fp
    65d8:	str	r2, [r1, #-132]!	; 0xffffff7c
    65dc:	bl	172bc <strspn@plt+0x13bac>
    65e0:	subs	r6, r0, #0
    65e4:	blt	7094 <strspn@plt+0x3984>
    65e8:	ldr	r3, [pc, #-3624]	; 57c8 <strspn@plt+0x20b8>
    65ec:	add	r3, pc, r3
    65f0:	ldrb	r0, [r3]
    65f4:	cmp	r0, #0
    65f8:	beq	71b8 <strspn@plt+0x3aa8>
    65fc:	ldr	r5, [pc, #-3640]	; 57cc <strspn@plt+0x20bc>
    6600:	mov	r2, #0
    6604:	ldr	r7, [pc, #-3644]	; 57d0 <strspn@plt+0x20c0>
    6608:	ldr	r8, [pc, #-3644]	; 57d4 <strspn@plt+0x20c4>
    660c:	add	r5, pc, r5
    6610:	ldr	r9, [pc, #-3648]	; 57d8 <strspn@plt+0x20c8>
    6614:	add	r7, pc, r7
    6618:	ldr	r4, [sp, #140]	; 0x8c
    661c:	add	r8, pc, r8
    6620:	ldr	r0, [pc, #-3660]	; 57dc <strspn@plt+0x20cc>
    6624:	add	r9, pc, r9
    6628:	ldr	r1, [pc, #-3664]	; 57e0 <strspn@plt+0x20d0>
    662c:	add	r0, pc, r0
    6630:	str	r0, [sp, #76]	; 0x4c
    6634:	add	r1, pc, r1
    6638:	str	r1, [sp, #80]	; 0x50
    663c:	cmp	r4, #0
    6640:	beq	70a0 <strspn@plt+0x3990>
    6644:	ldr	r3, [r4], #4
    6648:	cmp	r3, #0
    664c:	beq	70a0 <strspn@plt+0x3990>
    6650:	ldr	ip, [sp, #76]	; 0x4c
    6654:	ldrb	r1, [ip]
    6658:	cmp	r1, #0
    665c:	bne	666c <strspn@plt+0x2f5c>
    6660:	ldrb	r1, [r3]
    6664:	cmp	r1, #58	; 0x3a
    6668:	beq	663c <strspn@plt+0x2f2c>
    666c:	ldr	r0, [sp, #80]	; 0x50
    6670:	ldrb	r1, [r0]
    6674:	cmp	r1, #0
    6678:	bne	6688 <strspn@plt+0x2f78>
    667c:	ldrb	r3, [r3]
    6680:	cmp	r3, #58	; 0x3a
    6684:	beq	663c <strspn@plt+0x2f2c>
    6688:	cmp	r2, #0
    668c:	beq	6698 <strspn@plt+0x2f88>
    6690:	mov	r0, #10
    6694:	bl	344c <putchar@plt>
    6698:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    669c:	cmp	r0, #0
    66a0:	ldr	sl, [r4, #-4]
    66a4:	moveq	r1, r8
    66a8:	movne	r1, r9
    66ac:	str	r1, [sp, #72]	; 0x48
    66b0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    66b4:	cmp	r0, #0
    66b8:	moveq	r3, r7
    66bc:	ldrne	r3, [pc, #-3808]	; 57e4 <strspn@plt+0x20d4>
    66c0:	addne	r3, pc, r3
    66c4:	str	r3, [sp]
    66c8:	mov	r0, #1
    66cc:	ldr	r2, [sp, #72]	; 0x48
    66d0:	mov	r3, sl
    66d4:	mov	r1, r5
    66d8:	bl	3470 <__printf_chk@plt>
    66dc:	mov	r0, fp
    66e0:	ldr	r1, [r4, #-4]
    66e4:	mov	r2, #1
    66e8:	bl	a60c <strspn@plt+0x6efc>
    66ec:	mvn	r3, r6
    66f0:	mov	r2, #1
    66f4:	lsr	r3, r3, #31
    66f8:	ands	r3, r3, r0, lsr #31
    66fc:	movne	r6, r0
    6700:	b	663c <strspn@plt+0x2f2c>
    6704:	ldr	r0, [pc, #-3876]	; 57e8 <strspn@plt+0x20d8>
    6708:	mov	r1, #208	; 0xd0
    670c:	ldr	r2, [pc, #-3880]	; 57ec <strspn@plt+0x20dc>
    6710:	add	r0, pc, r0
    6714:	add	r2, pc, r2
    6718:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    671c:	mov	r6, r0
    6720:	ldr	r0, [sp, #148]	; 0x94
    6724:	cmp	r0, #0
    6728:	beq	5a64 <strspn@plt+0x2354>
    672c:	bl	2c744 <strspn@plt+0x29034>
    6730:	b	5a64 <strspn@plt+0x2354>
    6734:	ldr	r0, [pc, #-3916]	; 57f0 <strspn@plt+0x20e0>
    6738:	mov	r1, #187	; 0xbb
    673c:	ldr	r2, [pc, #-3920]	; 57f4 <strspn@plt+0x20e4>
    6740:	add	r0, pc, r0
    6744:	add	r2, pc, r2
    6748:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    674c:	b	671c <strspn@plt+0x300c>
    6750:	ldr	r3, [pc, #-3936]	; 57f8 <strspn@plt+0x20e8>
    6754:	ldr	r1, [r5]
    6758:	add	r3, pc, r3
    675c:	ldr	r0, [r3]
    6760:	bl	f5dc <strspn@plt+0xbecc>
    6764:	ldr	r2, [pc, #-3952]	; 57fc <strspn@plt+0x20ec>
    6768:	mov	r0, fp
    676c:	mov	r1, r4
    6770:	add	r2, pc, r2
    6774:	bl	768c <strspn@plt+0x3f7c>
    6778:	subs	r6, r0, #0
    677c:	blt	4c40 <strspn@plt+0x1530>
    6780:	ldr	r0, [r5]
    6784:	bl	30a4 <ferror@plt>
    6788:	cmp	r0, #0
    678c:	beq	4c40 <strspn@plt+0x1530>
    6790:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6794:	cmp	r0, #2
    6798:	bgt	6fac <strspn@plt+0x389c>
    679c:	mvn	r6, #4
    67a0:	b	4c40 <strspn@plt+0x1530>
    67a4:	ldr	r3, [pc, #-4012]	; 5800 <strspn@plt+0x20f0>
    67a8:	add	ip, sp, #132	; 0x84
    67ac:	ldr	r1, [r4, #4]
    67b0:	mvn	r2, #0
    67b4:	add	r3, pc, r3
    67b8:	mov	r0, fp
    67bc:	ldrb	r3, [r3]
    67c0:	str	ip, [sp]
    67c4:	cmp	r3, #0
    67c8:	movne	r3, #-2147483648	; 0x80000000
    67cc:	moveq	r3, #0
    67d0:	bl	17a30 <strspn@plt+0x14320>
    67d4:	b	6204 <strspn@plt+0x2af4>
    67d8:	ldr	r3, [r4, #12]
    67dc:	mov	r0, fp
    67e0:	add	r1, sp, #144	; 0x90
    67e4:	add	r7, sp, #180	; 0xb4
    67e8:	str	r3, [sp]
    67ec:	ldr	r3, [r4, #16]
    67f0:	str	r3, [sp, #4]
    67f4:	ldmib	r4, {r2, r3}
    67f8:	bl	23b94 <strspn@plt+0x20484>
    67fc:	cmp	r0, #0
    6800:	blt	6ce8 <strspn@plt+0x35d8>
    6804:	ldr	r3, [pc, #2540]	; 71f8 <strspn@plt+0x3ae8>
    6808:	add	r7, sp, #180	; 0xb4
    680c:	ldr	r0, [sp, #144]	; 0x90
    6810:	add	r3, pc, r3
    6814:	ldrb	r1, [r3]
    6818:	bl	24664 <strspn@plt+0x20f54>
    681c:	cmp	r0, #0
    6820:	blt	6ce8 <strspn@plt+0x35d8>
    6824:	ldr	r3, [pc, #2512]	; 71fc <strspn@plt+0x3aec>
    6828:	add	r7, sp, #180	; 0xb4
    682c:	ldr	r0, [sp, #144]	; 0x90
    6830:	add	r3, pc, r3
    6834:	ldrb	r1, [r3]
    6838:	bl	24744 <strspn@plt+0x21034>
    683c:	cmp	r0, #0
    6840:	blt	6ce8 <strspn@plt+0x35d8>
    6844:	ldr	r3, [pc, #2484]	; 7200 <strspn@plt+0x3af0>
    6848:	add	r7, sp, #180	; 0xb4
    684c:	ldr	r0, [sp, #144]	; 0x90
    6850:	add	r3, pc, r3
    6854:	ldrb	r1, [r3]
    6858:	bl	247e8 <strspn@plt+0x210d8>
    685c:	cmp	r0, #0
    6860:	blt	6ce8 <strspn@plt+0x35d8>
    6864:	ldr	r1, [r4, #20]
    6868:	cmp	r1, #0
    686c:	beq	687c <strspn@plt+0x316c>
    6870:	ldrb	r3, [r1]
    6874:	cmp	r3, #0
    6878:	bne	6cfc <strspn@plt+0x35ec>
    687c:	ldr	r3, [pc, #2432]	; 7204 <strspn@plt+0x3af4>
    6880:	add	r3, pc, r3
    6884:	ldrb	r2, [r3]
    6888:	cmp	r2, #0
    688c:	bne	692c <strspn@plt+0x321c>
    6890:	mov	r0, fp
    6894:	ldr	r1, [sp, #144]	; 0x90
    6898:	add	r7, sp, #180	; 0xb4
    689c:	bl	14ef0 <strspn@plt+0x117e0>
    68a0:	subs	r6, r0, #0
    68a4:	add	r7, sp, #180	; 0xb4
    68a8:	blt	6918 <strspn@plt+0x3208>
    68ac:	mov	r6, #0
    68b0:	b	62a0 <strspn@plt+0x2b90>
    68b4:	ldr	r3, [pc, #2380]	; 7208 <strspn@plt+0x3af8>
    68b8:	mov	r0, #1
    68bc:	ldr	r1, [pc, #2376]	; 720c <strspn@plt+0x3afc>
    68c0:	ldr	r3, [sl, r3]
    68c4:	add	r1, pc, r1
    68c8:	ldr	r2, [r3]
    68cc:	bl	3470 <__printf_chk@plt>
    68d0:	b	4ee0 <strspn@plt+0x17d0>
    68d4:	ldr	r0, [pc, #2356]	; 7210 <strspn@plt+0x3b00>
    68d8:	movw	r2, #1781	; 0x6f5
    68dc:	ldr	r1, [pc, #2352]	; 7214 <strspn@plt+0x3b04>
    68e0:	ldr	r3, [pc, #2352]	; 7218 <strspn@plt+0x3b08>
    68e4:	add	r0, pc, r0
    68e8:	add	r1, pc, r1
    68ec:	add	r3, pc, r3
    68f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    68f4:	ldr	r0, [pc, #2336]	; 721c <strspn@plt+0x3b0c>
    68f8:	movw	r2, #1780	; 0x6f4
    68fc:	ldr	r1, [pc, #2332]	; 7220 <strspn@plt+0x3b10>
    6900:	ldr	r3, [pc, #2332]	; 7224 <strspn@plt+0x3b14>
    6904:	add	r0, pc, r0
    6908:	add	r1, pc, r1
    690c:	add	r3, pc, r3
    6910:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    6914:	bl	314c <__stack_chk_fail@plt>
    6918:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    691c:	cmp	r0, #2
    6920:	bgt	69cc <strspn@plt+0x32bc>
    6924:	add	r7, sp, #180	; 0xb4
    6928:	b	62a0 <strspn@plt+0x2b90>
    692c:	ldr	r3, [pc, #2292]	; 7228 <strspn@plt+0x3b18>
    6930:	add	r1, sp, #148	; 0x94
    6934:	add	r7, sp, #180	; 0xb4
    6938:	mov	r0, fp
    693c:	add	r3, pc, r3
    6940:	str	r7, [sp]
    6944:	ldrd	r2, [r3]
    6948:	str	r1, [sp, #4]
    694c:	ldr	r1, [sp, #144]	; 0x90
    6950:	bl	1542c <strspn@plt+0x11d1c>
    6954:	subs	r6, r0, #0
    6958:	blt	6a68 <strspn@plt+0x3358>
    695c:	ldr	r0, [sp, #148]	; 0x94
    6960:	bl	2bd4c <strspn@plt+0x2863c>
    6964:	cmp	r0, #0
    6968:	blt	6a5c <strspn@plt+0x334c>
    696c:	bne	68ac <strspn@plt+0x319c>
    6970:	ldr	r3, [pc, #2228]	; 722c <strspn@plt+0x3b1c>
    6974:	add	r3, pc, r3
    6978:	ldrb	r3, [r3]
    697c:	cmp	r3, #0
    6980:	bne	68ac <strspn@plt+0x319c>
    6984:	ldr	r3, [pc, #2212]	; 7230 <strspn@plt+0x3b20>
    6988:	add	r3, pc, r3
    698c:	ldrb	r3, [r3]
    6990:	cmp	r3, #0
    6994:	beq	6a0c <strspn@plt+0x32fc>
    6998:	ldr	r3, [pc, #2196]	; 7234 <strspn@plt+0x3b24>
    699c:	add	r3, pc, r3
    69a0:	ldrb	r3, [r3]
    69a4:	cmp	r3, #0
    69a8:	beq	6a04 <strspn@plt+0x32f4>
    69ac:	ldr	r3, [pc, #2180]	; 7238 <strspn@plt+0x3b28>
    69b0:	mov	r2, #0
    69b4:	ldr	r0, [sp, #148]	; 0x94
    69b8:	ldr	r3, [sl, r3]
    69bc:	ldr	r1, [r3]
    69c0:	bl	e19c <strspn@plt+0xaa8c>
    69c4:	and	r6, r0, r0, asr #31
    69c8:	b	62a0 <strspn@plt+0x2b90>
    69cc:	ldr	lr, [pc, #2152]	; 723c <strspn@plt+0x3b2c>
    69d0:	mov	r0, #3
    69d4:	ldr	ip, [pc, #2148]	; 7240 <strspn@plt+0x3b30>
    69d8:	mov	r1, #0
    69dc:	ldr	r2, [pc, #2144]	; 7244 <strspn@plt+0x3b34>
    69e0:	add	lr, pc, lr
    69e4:	add	ip, pc, ip
    69e8:	movw	r3, #1534	; 0x5fe
    69ec:	add	r2, pc, r2
    69f0:	str	lr, [sp]
    69f4:	str	ip, [sp, #4]
    69f8:	add	r7, sp, #180	; 0xb4
    69fc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6a00:	b	6924 <strspn@plt+0x3214>
    6a04:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    6a08:	b	69ac <strspn@plt+0x329c>
    6a0c:	ldr	r0, [sp, #148]	; 0x94
    6a10:	mov	r1, #1
    6a14:	bl	2bcdc <strspn@plt+0x285cc>
    6a18:	ldr	r3, [pc, #2072]	; 7238 <strspn@plt+0x3b28>
    6a1c:	ldr	r5, [sl, r3]
    6a20:	ldr	r1, [r5]
    6a24:	bl	36b0 <fputs@plt>
    6a28:	mov	r0, #32
    6a2c:	ldr	r1, [r5]
    6a30:	bl	3590 <fputc@plt>
    6a34:	ldr	r0, [sp, #148]	; 0x94
    6a38:	mov	r2, #0
    6a3c:	ldr	r1, [r5]
    6a40:	bl	7ed0 <strspn@plt+0x47c0>
    6a44:	cmp	r0, #0
    6a48:	blt	6a5c <strspn@plt+0x334c>
    6a4c:	ldr	r1, [r5]
    6a50:	mov	r0, #10
    6a54:	bl	3590 <fputc@plt>
    6a58:	b	68ac <strspn@plt+0x319c>
    6a5c:	bl	3635c <sd_bus_creds_has_bounding_cap@@Base+0x8a34>
    6a60:	mov	r6, r0
    6a64:	b	62a0 <strspn@plt+0x2b90>
    6a68:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6a6c:	cmp	r0, #2
    6a70:	ble	62a0 <strspn@plt+0x2b90>
    6a74:	mov	r0, r7
    6a78:	mov	r1, r6
    6a7c:	bl	19c5c <strspn@plt+0x1654c>
    6a80:	ldr	r2, [pc, #1984]	; 7248 <strspn@plt+0x3b38>
    6a84:	mov	r1, #0
    6a88:	ldr	ip, [pc, #1980]	; 724c <strspn@plt+0x3b3c>
    6a8c:	movw	r3, #1543	; 0x607
    6a90:	add	r2, pc, r2
    6a94:	str	r2, [sp, #4]
    6a98:	ldr	r2, [pc, #1968]	; 7250 <strspn@plt+0x3b40>
    6a9c:	add	ip, pc, ip
    6aa0:	str	r0, [sp, #8]
    6aa4:	mov	r0, #3
    6aa8:	str	ip, [sp]
    6aac:	add	r2, pc, r2
    6ab0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6ab4:	b	62a0 <strspn@plt+0x2b90>
    6ab8:	ldr	r3, [sp, #180]	; 0xb4
    6abc:	mov	r4, r0
    6ac0:	cmp	r3, #0
    6ac4:	beq	6ad0 <strspn@plt+0x33c0>
    6ac8:	mov	r0, r3
    6acc:	bl	24088 <strspn@plt+0x20978>
    6ad0:	mov	r0, r7
    6ad4:	bl	19788 <strspn@plt+0x16078>
    6ad8:	b	5114 <strspn@plt+0x1a04>
    6adc:	mov	r6, r2
    6ae0:	b	62c0 <strspn@plt+0x2bb0>
    6ae4:	mov	r4, r0
    6ae8:	mov	r9, #0
    6aec:	mov	r0, r5
    6af0:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
    6af4:	mov	r0, r9
    6af8:	bl	3080 <free@plt>
    6afc:	ldr	r0, [sp, #124]	; 0x7c
    6b00:	cmp	r0, #0
    6b04:	beq	6b0c <strspn@plt+0x33fc>
    6b08:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
    6b0c:	ldr	r0, [sp, #120]	; 0x78
    6b10:	cmp	r0, #0
    6b14:	beq	5114 <strspn@plt+0x1a04>
    6b18:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
    6b1c:	b	5114 <strspn@plt+0x1a04>
    6b20:	b	6ae4 <strspn@plt+0x33d4>
    6b24:	mov	r4, r0
    6b28:	b	6ad0 <strspn@plt+0x33c0>
    6b2c:	ldr	r2, [pc, #1824]	; 7254 <strspn@plt+0x3b44>
    6b30:	mov	r0, fp
    6b34:	ldr	r3, [pc, #1820]	; 7258 <strspn@plt+0x3b48>
    6b38:	add	r1, sp, #152	; 0x98
    6b3c:	add	r2, pc, r2
    6b40:	add	r7, sp, #204	; 0xcc
    6b44:	add	r3, pc, r3
    6b48:	stm	sp, {r2, r3}
    6b4c:	ldmib	r4, {r2, r3}
    6b50:	bl	23b94 <strspn@plt+0x20484>
    6b54:	cmp	r0, #0
    6b58:	blt	6cd4 <strspn@plt+0x35c4>
    6b5c:	ldr	r1, [pc, #1784]	; 725c <strspn@plt+0x3b4c>
    6b60:	add	r7, sp, #204	; 0xcc
    6b64:	ldr	r0, [sp, #152]	; 0x98
    6b68:	add	r1, pc, r1
    6b6c:	ldr	r2, [r4, #12]
    6b70:	ldr	r3, [r4, #16]
    6b74:	bl	26f2c <strspn@plt+0x2381c>
    6b78:	cmp	r0, #0
    6b7c:	blt	6cd4 <strspn@plt+0x35c4>
    6b80:	ldr	r0, [sp, #152]	; 0x98
    6b84:	mov	r1, #118	; 0x76
    6b88:	ldr	r2, [r4, #20]
    6b8c:	add	r7, sp, #204	; 0xcc
    6b90:	bl	25c8c <strspn@plt+0x2257c>
    6b94:	cmp	r0, #0
    6b98:	blt	6cd4 <strspn@plt+0x35c4>
    6b9c:	add	r2, sp, #272	; 0x110
    6ba0:	add	r3, r4, #24
    6ba4:	ldr	r0, [sp, #152]	; 0x98
    6ba8:	add	r7, sp, #204	; 0xcc
    6bac:	str	r3, [r2, #-116]!	; 0xffffff8c
    6bb0:	ldr	r1, [r4, #20]
    6bb4:	bl	98e8 <strspn@plt+0x61d8>
    6bb8:	cmp	r0, #0
    6bbc:	blt	6cdc <strspn@plt+0x35cc>
    6bc0:	ldr	r0, [sp, #152]	; 0x98
    6bc4:	add	r7, sp, #204	; 0xcc
    6bc8:	bl	265a8 <strspn@plt+0x22e98>
    6bcc:	cmp	r0, #0
    6bd0:	blt	6cd4 <strspn@plt+0x35c4>
    6bd4:	ldr	r3, [sp, #156]	; 0x9c
    6bd8:	ldr	r3, [r3]
    6bdc:	cmp	r3, #0
    6be0:	beq	6c54 <strspn@plt+0x3544>
    6be4:	add	r7, sp, #204	; 0xcc
    6be8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6bec:	cmp	r0, #2
    6bf0:	ble	6360 <strspn@plt+0x2c50>
    6bf4:	ldr	lr, [pc, #1636]	; 7260 <strspn@plt+0x3b50>
    6bf8:	mov	r0, #3
    6bfc:	ldr	ip, [pc, #1632]	; 7264 <strspn@plt+0x3b54>
    6c00:	mov	r1, #0
    6c04:	ldr	r2, [pc, #1628]	; 7268 <strspn@plt+0x3b58>
    6c08:	add	lr, pc, lr
    6c0c:	add	ip, pc, ip
    6c10:	movw	r3, #1670	; 0x686
    6c14:	add	r2, pc, r2
    6c18:	str	lr, [sp]
    6c1c:	str	ip, [sp, #4]
    6c20:	add	r7, sp, #204	; 0xcc
    6c24:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6c28:	b	6360 <strspn@plt+0x2c50>
    6c2c:	mov	r4, r0
    6c30:	mov	r0, r7
    6c34:	bl	19788 <strspn@plt+0x16078>
    6c38:	ldr	r0, [sp, #152]	; 0x98
    6c3c:	cmp	r0, #0
    6c40:	beq	5114 <strspn@plt+0x1a04>
    6c44:	bl	24088 <strspn@plt+0x20978>
    6c48:	b	5114 <strspn@plt+0x1a04>
    6c4c:	mov	r4, r0
    6c50:	b	6c38 <strspn@plt+0x3528>
    6c54:	ldr	r2, [pc, #1552]	; 726c <strspn@plt+0x3b5c>
    6c58:	add	r7, sp, #204	; 0xcc
    6c5c:	str	r3, [sp, #4]
    6c60:	mov	r0, fp
    6c64:	add	r2, pc, r2
    6c68:	ldr	r1, [sp, #152]	; 0x98
    6c6c:	ldrd	r2, [r2]
    6c70:	str	r7, [sp]
    6c74:	bl	1542c <strspn@plt+0x11d1c>
    6c78:	subs	r6, r0, #0
    6c7c:	movge	r6, #0
    6c80:	bge	6368 <strspn@plt+0x2c58>
    6c84:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6c88:	cmp	r0, #2
    6c8c:	ble	6368 <strspn@plt+0x2c58>
    6c90:	mov	r0, r7
    6c94:	mov	r1, r6
    6c98:	bl	19c5c <strspn@plt+0x1654c>
    6c9c:	ldr	r2, [pc, #1484]	; 7270 <strspn@plt+0x3b60>
    6ca0:	mov	r1, #0
    6ca4:	ldr	ip, [pc, #1480]	; 7274 <strspn@plt+0x3b64>
    6ca8:	movw	r3, #1676	; 0x68c
    6cac:	add	r2, pc, r2
    6cb0:	str	r2, [sp, #4]
    6cb4:	ldr	r2, [pc, #1468]	; 7278 <strspn@plt+0x3b68>
    6cb8:	add	ip, pc, ip
    6cbc:	str	r0, [sp, #8]
    6cc0:	mov	r0, #3
    6cc4:	str	ip, [sp]
    6cc8:	add	r2, pc, r2
    6ccc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6cd0:	b	6368 <strspn@plt+0x2c58>
    6cd4:	add	r7, sp, #204	; 0xcc
    6cd8:	bl	363c8 <sd_bus_creds_has_bounding_cap@@Base+0x8aa0>
    6cdc:	mov	r6, r0
    6ce0:	add	r7, sp, #204	; 0xcc
    6ce4:	b	6368 <strspn@plt+0x2c58>
    6ce8:	add	r7, sp, #180	; 0xb4
    6cec:	bl	363c8 <sd_bus_creds_has_bounding_cap@@Base+0x8aa0>
    6cf0:	mov	r6, r0
    6cf4:	add	r7, sp, #180	; 0xb4
    6cf8:	b	62a0 <strspn@plt+0x2b90>
    6cfc:	add	r2, sp, #272	; 0x110
    6d00:	add	r4, r4, #24
    6d04:	ldr	r0, [sp, #144]	; 0x90
    6d08:	add	r7, sp, #180	; 0xb4
    6d0c:	str	r4, [r2, #-68]!	; 0xffffffbc
    6d10:	bl	98e8 <strspn@plt+0x61d8>
    6d14:	cmp	r0, #0
    6d18:	blt	6cf0 <strspn@plt+0x35e0>
    6d1c:	ldr	r3, [sp, #204]	; 0xcc
    6d20:	ldr	r3, [r3]
    6d24:	cmp	r3, #0
    6d28:	beq	687c <strspn@plt+0x316c>
    6d2c:	add	r7, sp, #180	; 0xb4
    6d30:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    6d34:	cmp	r0, #2
    6d38:	ble	6298 <strspn@plt+0x2b88>
    6d3c:	ldr	lr, [pc, #1336]	; 727c <strspn@plt+0x3b6c>
    6d40:	mov	r0, #3
    6d44:	ldr	ip, [pc, #1332]	; 7280 <strspn@plt+0x3b70>
    6d48:	mov	r1, #0
    6d4c:	ldr	r2, [pc, #1328]	; 7284 <strspn@plt+0x3b74>
    6d50:	add	lr, pc, lr
    6d54:	add	ip, pc, ip
    6d58:	movw	r3, #1526	; 0x5f6
    6d5c:	add	r2, pc, r2
    6d60:	str	lr, [sp]
    6d64:	str	ip, [sp, #4]
    6d68:	add	r7, sp, #180	; 0xb4
    6d6c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6d70:	b	6298 <strspn@plt+0x2b88>
    6d74:	mvn	r0, #0
    6d78:	mov	r1, r6
    6d7c:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
    6d80:	cmp	r0, #3
    6d84:	bhi	5370 <strspn@plt+0x1c60>
    6d88:	mov	r9, #0
    6d8c:	b	537c <strspn@plt+0x1c6c>
    6d90:	b	6ae4 <strspn@plt+0x33d4>
    6d94:	mov	r4, r0
    6d98:	b	6aec <strspn@plt+0x33dc>
    6d9c:	b	6ae4 <strspn@plt+0x33d4>
    6da0:	mov	r0, fp
    6da4:	add	r1, sp, #204	; 0xcc
    6da8:	bl	160e0 <strspn@plt+0x129d0>
    6dac:	cmp	r0, #0
    6db0:	blt	6dfc <strspn@plt+0x36ec>
    6db4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    6db8:	cmp	r0, #0
    6dbc:	beq	7004 <strspn@plt+0x38f4>
    6dc0:	ldr	r4, [pc, #1216]	; 7288 <strspn@plt+0x3b78>
    6dc4:	add	r4, pc, r4
    6dc8:	ldr	r5, [sp, #204]	; 0xcc
    6dcc:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    6dd0:	cmp	r0, #0
    6dd4:	beq	6ff8 <strspn@plt+0x38e8>
    6dd8:	ldr	r2, [pc, #1196]	; 728c <strspn@plt+0x3b7c>
    6ddc:	add	r2, pc, r2
    6de0:	ldr	r1, [pc, #1192]	; 7290 <strspn@plt+0x3b80>
    6de4:	mov	r3, r5
    6de8:	str	r2, [sp]
    6dec:	mov	r0, #1
    6df0:	mov	r2, r4
    6df4:	add	r1, pc, r1
    6df8:	bl	3470 <__printf_chk@plt>
    6dfc:	mov	r0, fp
    6e00:	add	r1, sp, #192	; 0xc0
    6e04:	bl	15ebc <strspn@plt+0x127ac>
    6e08:	cmp	r0, #0
    6e0c:	blt	6e58 <strspn@plt+0x3748>
    6e10:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    6e14:	cmp	r0, #0
    6e18:	beq	701c <strspn@plt+0x390c>
    6e1c:	ldr	r4, [pc, #1136]	; 7294 <strspn@plt+0x3b84>
    6e20:	add	r4, pc, r4
    6e24:	ldr	r5, [sp, #192]	; 0xc0
    6e28:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    6e2c:	cmp	r0, #0
    6e30:	beq	7010 <strspn@plt+0x3900>
    6e34:	ldr	r2, [pc, #1116]	; 7298 <strspn@plt+0x3b88>
    6e38:	add	r2, pc, r2
    6e3c:	ldr	r1, [pc, #1112]	; 729c <strspn@plt+0x3b8c>
    6e40:	mov	r3, r5
    6e44:	str	r2, [sp]
    6e48:	mov	r0, #1
    6e4c:	mov	r2, r4
    6e50:	add	r1, pc, r1
    6e54:	bl	3470 <__printf_chk@plt>
    6e58:	mov	r0, fp
    6e5c:	add	r1, sp, #216	; 0xd8
    6e60:	bl	15344 <strspn@plt+0x11c34>
    6e64:	cmp	r0, #0
    6e68:	blt	6f7c <strspn@plt+0x386c>
    6e6c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    6e70:	cmp	r0, #0
    6e74:	beq	6fec <strspn@plt+0x38dc>
    6e78:	ldr	r4, [pc, #1056]	; 72a0 <strspn@plt+0x3b90>
    6e7c:	add	r4, pc, r4
    6e80:	ldrb	r0, [sp, #217]	; 0xd9
    6e84:	ldrb	r1, [sp, #223]	; 0xdf
    6e88:	ldrb	r2, [sp, #224]	; 0xe0
    6e8c:	ldrb	r3, [sp, #225]	; 0xe1
    6e90:	ldrb	ip, [sp, #226]	; 0xe2
    6e94:	str	r0, [sp, #72]	; 0x48
    6e98:	str	r1, [sp, #76]	; 0x4c
    6e9c:	str	r2, [sp, #80]	; 0x50
    6ea0:	str	r3, [sp, #84]	; 0x54
    6ea4:	str	ip, [sp, #88]	; 0x58
    6ea8:	ldrb	r0, [sp, #227]	; 0xe3
    6eac:	ldrb	r1, [sp, #228]	; 0xe4
    6eb0:	ldrb	r2, [sp, #229]	; 0xe5
    6eb4:	ldrb	r3, [sp, #230]	; 0xe6
    6eb8:	ldrb	ip, [sp, #231]	; 0xe7
    6ebc:	ldrb	r9, [sp, #216]	; 0xd8
    6ec0:	ldrb	sl, [sp, #218]	; 0xda
    6ec4:	ldrb	r8, [sp, #219]	; 0xdb
    6ec8:	ldrb	r7, [sp, #220]	; 0xdc
    6ecc:	ldrb	r6, [sp, #221]	; 0xdd
    6ed0:	ldrb	r5, [sp, #222]	; 0xde
    6ed4:	str	r0, [sp, #92]	; 0x5c
    6ed8:	str	r1, [sp, #96]	; 0x60
    6edc:	str	r2, [sp, #100]	; 0x64
    6ee0:	str	r3, [sp, #104]	; 0x68
    6ee4:	str	ip, [sp, #108]	; 0x6c
    6ee8:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    6eec:	cmp	r0, #0
    6ef0:	beq	6fe0 <strspn@plt+0x38d0>
    6ef4:	ldr	r1, [pc, #936]	; 72a4 <strspn@plt+0x3b94>
    6ef8:	add	r1, pc, r1
    6efc:	ldr	ip, [sp, #76]	; 0x4c
    6f00:	mov	r2, r4
    6f04:	ldr	r0, [sp, #72]	; 0x48
    6f08:	mov	r3, r9
    6f0c:	str	r1, [sp, #60]	; 0x3c
    6f10:	str	ip, [sp, #24]
    6f14:	ldr	ip, [sp, #80]	; 0x50
    6f18:	ldr	r1, [pc, #904]	; 72a8 <strspn@plt+0x3b98>
    6f1c:	str	r0, [sp]
    6f20:	mov	r0, #1
    6f24:	str	ip, [sp, #28]
    6f28:	add	r1, pc, r1
    6f2c:	ldr	ip, [sp, #84]	; 0x54
    6f30:	str	sl, [sp, #4]
    6f34:	str	r8, [sp, #8]
    6f38:	str	ip, [sp, #32]
    6f3c:	ldr	ip, [sp, #88]	; 0x58
    6f40:	str	r7, [sp, #12]
    6f44:	str	r6, [sp, #16]
    6f48:	str	ip, [sp, #36]	; 0x24
    6f4c:	ldr	ip, [sp, #92]	; 0x5c
    6f50:	str	r5, [sp, #20]
    6f54:	str	ip, [sp, #40]	; 0x28
    6f58:	ldr	ip, [sp, #96]	; 0x60
    6f5c:	str	ip, [sp, #44]	; 0x2c
    6f60:	ldr	ip, [sp, #100]	; 0x64
    6f64:	str	ip, [sp, #48]	; 0x30
    6f68:	ldr	ip, [sp, #104]	; 0x68
    6f6c:	str	ip, [sp, #52]	; 0x34
    6f70:	ldr	ip, [sp, #108]	; 0x6c
    6f74:	str	ip, [sp, #56]	; 0x38
    6f78:	bl	3470 <__printf_chk@plt>
    6f7c:	ldr	r3, [pc, #808]	; 72ac <strspn@plt+0x3b9c>
    6f80:	mvn	r2, #0
    6f84:	add	r3, pc, r3
    6f88:	ldrb	r3, [r3]
    6f8c:	cmp	r3, #0
    6f90:	moveq	r3, #0
    6f94:	movne	r3, #-2147483648	; 0x80000000
    6f98:	add	r1, sp, #132	; 0x84
    6f9c:	mov	r0, fp
    6fa0:	str	r1, [sp]
    6fa4:	bl	181e4 <strspn@plt+0x14ad4>
    6fa8:	b	6204 <strspn@plt+0x2af4>
    6fac:	ldr	lr, [pc, #764]	; 72b0 <strspn@plt+0x3ba0>
    6fb0:	mov	r0, #3
    6fb4:	ldr	ip, [pc, #760]	; 72b4 <strspn@plt+0x3ba4>
    6fb8:	mov	r1, #0
    6fbc:	ldr	r2, [pc, #756]	; 72b8 <strspn@plt+0x3ba8>
    6fc0:	add	lr, pc, lr
    6fc4:	add	ip, pc, ip
    6fc8:	movw	r3, #1174	; 0x496
    6fcc:	add	r2, pc, r2
    6fd0:	str	lr, [sp]
    6fd4:	str	ip, [sp, #4]
    6fd8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    6fdc:	b	679c <strspn@plt+0x308c>
    6fe0:	ldr	r1, [pc, #724]	; 72bc <strspn@plt+0x3bac>
    6fe4:	add	r1, pc, r1
    6fe8:	b	6efc <strspn@plt+0x37ec>
    6fec:	ldr	r4, [pc, #716]	; 72c0 <strspn@plt+0x3bb0>
    6ff0:	add	r4, pc, r4
    6ff4:	b	6e80 <strspn@plt+0x3770>
    6ff8:	ldr	r2, [pc, #708]	; 72c4 <strspn@plt+0x3bb4>
    6ffc:	add	r2, pc, r2
    7000:	b	6de0 <strspn@plt+0x36d0>
    7004:	ldr	r4, [pc, #700]	; 72c8 <strspn@plt+0x3bb8>
    7008:	add	r4, pc, r4
    700c:	b	6dc8 <strspn@plt+0x36b8>
    7010:	ldr	r2, [pc, #692]	; 72cc <strspn@plt+0x3bbc>
    7014:	add	r2, pc, r2
    7018:	b	6e3c <strspn@plt+0x372c>
    701c:	ldr	r4, [pc, #684]	; 72d0 <strspn@plt+0x3bc0>
    7020:	add	r4, pc, r4
    7024:	b	6e24 <strspn@plt+0x3714>
    7028:	b	6ae4 <strspn@plt+0x33d4>
    702c:	ldr	r3, [sp, #148]	; 0x94
    7030:	mov	r4, r0
    7034:	cmp	r3, #0
    7038:	beq	7044 <strspn@plt+0x3934>
    703c:	mov	r0, r3
    7040:	bl	24088 <strspn@plt+0x20978>
    7044:	ldr	r0, [sp, #144]	; 0x90
    7048:	cmp	r0, #0
    704c:	beq	6ad0 <strspn@plt+0x33c0>
    7050:	bl	24088 <strspn@plt+0x20978>
    7054:	b	6ad0 <strspn@plt+0x33c0>
    7058:	mvn	r6, #21
    705c:	add	r7, sp, #180	; 0xb4
    7060:	b	62b0 <strspn@plt+0x2ba0>
    7064:	b	6b24 <strspn@plt+0x3414>
    7068:	b	6ae4 <strspn@plt+0x33d4>
    706c:	b	6ae4 <strspn@plt+0x33d4>
    7070:	ldr	r3, [sp, #132]	; 0x84
    7074:	mov	r4, r0
    7078:	cmp	r3, #0
    707c:	beq	5114 <strspn@plt+0x1a04>
    7080:	mov	r0, r3
    7084:	bl	2c744 <strspn@plt+0x29034>
    7088:	b	5114 <strspn@plt+0x1a04>
    708c:	mov	r4, r0
    7090:	b	7044 <strspn@plt+0x3934>
    7094:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    7098:	cmp	r0, #2
    709c:	bgt	71c0 <strspn@plt+0x3ab0>
    70a0:	ldr	r0, [sp, #140]	; 0x8c
    70a4:	cmp	r0, #0
    70a8:	bne	5a90 <strspn@plt+0x2380>
    70ac:	b	4c40 <strspn@plt+0x1530>
    70b0:	ldr	r3, [sp, #140]	; 0x8c
    70b4:	mov	r4, r0
    70b8:	cmp	r3, #0
    70bc:	beq	5114 <strspn@plt+0x1a04>
    70c0:	mov	r0, r3
    70c4:	b	6b18 <strspn@plt+0x3408>
    70c8:	bl	3635c <sd_bus_creds_has_bounding_cap@@Base+0x8a34>
    70cc:	mov	r5, r0
    70d0:	ldr	r0, [sp, #180]	; 0xb4
    70d4:	cmp	r0, #0
    70d8:	beq	70e0 <strspn@plt+0x39d0>
    70dc:	bl	24088 <strspn@plt+0x20978>
    70e0:	mov	r6, r5
    70e4:	b	62c0 <strspn@plt+0x2bb0>
    70e8:	mov	r4, r0
    70ec:	mov	r7, #0
    70f0:	mov	r0, r7
    70f4:	bl	3080 <free@plt>
    70f8:	ldr	r0, [sp, #148]	; 0x94
    70fc:	cmp	r0, #0
    7100:	beq	6aec <strspn@plt+0x33dc>
    7104:	bl	2c744 <strspn@plt+0x29034>
    7108:	b	6aec <strspn@plt+0x33dc>
    710c:	mov	r4, r0
    7110:	b	70f8 <strspn@plt+0x39e8>
    7114:	mov	r4, r0
    7118:	mov	r9, #0
    711c:	b	6af4 <strspn@plt+0x33e4>
    7120:	ldr	r0, [pc, #428]	; 72d4 <strspn@plt+0x3bc4>
    7124:	movw	r2, #1938	; 0x792
    7128:	ldr	r1, [pc, #424]	; 72d8 <strspn@plt+0x3bc8>
    712c:	ldr	r3, [pc, #424]	; 72dc <strspn@plt+0x3bcc>
    7130:	add	r0, pc, r0
    7134:	add	r1, pc, r1
    7138:	add	r3, pc, r3
    713c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    7140:	mov	r4, r0
    7144:	ldr	r7, [sp, #88]	; 0x58
    7148:	b	70f0 <strspn@plt+0x39e0>
    714c:	mov	r4, r0
    7150:	b	70f0 <strspn@plt+0x39e0>
    7154:	mov	r4, r0
    7158:	b	6af4 <strspn@plt+0x33e4>
    715c:	mov	r4, r0
    7160:	b	6b0c <strspn@plt+0x33fc>
    7164:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    7168:	cmp	r0, #2
    716c:	ble	70d0 <strspn@plt+0x39c0>
    7170:	mov	r0, r7
    7174:	mov	r1, r5
    7178:	bl	19c5c <strspn@plt+0x1654c>
    717c:	ldr	r2, [pc, #348]	; 72e0 <strspn@plt+0x3bd0>
    7180:	mov	r1, #0
    7184:	ldr	ip, [pc, #344]	; 72e4 <strspn@plt+0x3bd4>
    7188:	movw	r3, #1596	; 0x63c
    718c:	add	r2, pc, r2
    7190:	str	r2, [sp, #4]
    7194:	ldr	r2, [pc, #332]	; 72e8 <strspn@plt+0x3bd8>
    7198:	add	ip, pc, ip
    719c:	str	r0, [sp, #8]
    71a0:	mov	r0, #3
    71a4:	str	ip, [sp]
    71a8:	add	r2, pc, r2
    71ac:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    71b0:	b	70d0 <strspn@plt+0x39c0>
    71b4:	b	714c <strspn@plt+0x3a3c>
    71b8:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    71bc:	b	65fc <strspn@plt+0x2eec>
    71c0:	ldr	lr, [pc, #292]	; 72ec <strspn@plt+0x3bdc>
    71c4:	mov	r1, r6
    71c8:	ldr	ip, [pc, #288]	; 72f0 <strspn@plt+0x3be0>
    71cc:	mov	r0, #3
    71d0:	ldr	r2, [pc, #284]	; 72f4 <strspn@plt+0x3be4>
    71d4:	add	lr, pc, lr
    71d8:	add	ip, pc, ip
    71dc:	movw	r3, #437	; 0x1b5
    71e0:	add	r2, pc, r2
    71e4:	str	lr, [sp]
    71e8:	str	ip, [sp, #4]
    71ec:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    71f0:	mov	r6, r0
    71f4:	b	70a0 <strspn@plt+0x3990>
    71f8:	andeq	r5, r6, r9, ror #15
    71fc:	andeq	r5, r6, sl, asr #15
    7200:	andeq	r5, r6, fp, lsr #15
    7204:	andeq	r5, r6, r9, ror r7
    7208:	strdeq	r0, [r0], -r4
    720c:	andeq	r2, r4, r8, lsr #29
    7210:	andeq	r2, r4, r0, lsl #29
    7214:	strdeq	r2, [r4], -r0
    7218:	andeq	r3, r4, ip, ror #31
    721c:	andeq	r2, r4, r4, asr lr
    7220:	ldrdeq	r2, [r4], -r0
    7224:	andeq	r3, r4, ip, asr #31
    7228:			; <UNDEFINED> instruction: 0x000658bc
    722c:	muleq	r6, r4, r8
    7230:	andeq	r5, r6, r8, lsl #17
    7234:	andeq	r5, r6, r4, ror #16
    7238:	ldrdeq	r0, [r0], -ip
    723c:	andeq	r3, r4, ip, lsr #29
    7240:	andeq	r3, r4, r4, asr #24
    7244:	andeq	r2, r4, ip, ror #13
    7248:	strdeq	r2, [r4], -ip
    724c:	strdeq	r3, [r4], -r0
    7250:	andeq	r2, r4, ip, lsr #12
    7254:	strdeq	r2, [r4], -r0
    7258:	andeq	r3, r4, r4, asr #22
    725c:	muleq	r4, r4, r3
    7260:	ldrdeq	r3, [r4], -ip
    7264:	strdeq	r3, [r4], -r8
    7268:	andeq	r2, r4, r4, asr #9
    726c:	muleq	r6, r4, r5
    7270:	andeq	r2, r4, r0, ror #15
    7274:	andeq	r3, r4, ip, lsr #24
    7278:	andeq	r2, r4, r0, lsl r4
    727c:	andeq	r3, r4, ip, lsr fp
    7280:			; <UNDEFINED> instruction: 0x000438b0
    7284:	andeq	r2, r4, ip, ror r3
    7288:			; <UNDEFINED> instruction: 0x000424b8
    728c:	andeq	r2, r4, r8, asr #8
    7290:	andeq	r3, r4, ip, lsl #14
    7294:	andeq	r2, r4, ip, asr r4
    7298:	andeq	r2, r4, ip, ror #7
    729c:	andeq	r3, r4, r4, asr #13
    72a0:	andeq	r2, r4, r0, lsl #8
    72a4:	andeq	r2, r4, ip, lsr #6
    72a8:	andeq	r3, r4, r0, lsl #12
    72ac:	andeq	r5, r6, r8, ror r0
    72b0:			; <UNDEFINED> instruction: 0x000438b8
    72b4:	strdeq	r3, [r4], -r8
    72b8:	andeq	r2, r4, ip, lsl #2
    72bc:	andeq	r6, r4, ip, asr #18
    72c0:	andeq	r6, r4, r0, asr #18
    72c4:	andeq	r6, r4, r4, lsr r9
    72c8:	andeq	r6, r4, r8, lsr #18
    72cc:	andeq	r6, r4, ip, lsl r9
    72d0:	andeq	r6, r4, r0, lsl r9
    72d4:	muleq	r4, r4, r0
    72d8:	andeq	r1, r4, r4, lsr #31
    72dc:	andeq	r1, r4, r8, lsl #31
    72e0:	andeq	r2, r4, r0, lsl #6
    72e4:	andeq	r3, r4, r8, lsl #14
    72e8:	andeq	r1, r4, r0, lsr pc
    72ec:			; <UNDEFINED> instruction: 0x000435b8
    72f0:	andeq	r3, r4, r4, asr #7
    72f4:	strdeq	r1, [r4], -r8
    72f8:	mov	fp, #0
    72fc:	mov	lr, #0
    7300:	pop	{r1}		; (ldr r1, [sp], #4)
    7304:	mov	r2, sp
    7308:	push	{r2}		; (str r2, [sp, #-4]!)
    730c:	push	{r0}		; (str r0, [sp, #-4]!)
    7310:	ldr	sl, [pc, #40]	; 7340 <strspn@plt+0x3c30>
    7314:	add	r3, pc, #36	; 0x24
    7318:	add	sl, sl, r3
    731c:	ldr	ip, [pc, #32]	; 7344 <strspn@plt+0x3c34>
    7320:	ldr	ip, [sl, ip]
    7324:	push	{ip}		; (str ip, [sp, #-4]!)
    7328:	ldr	r3, [pc, #24]	; 7348 <strspn@plt+0x3c38>
    732c:	ldr	r3, [sl, r3]
    7330:	ldr	r0, [pc, #20]	; 734c <strspn@plt+0x3c3c>
    7334:	ldr	r0, [sl, r0]
    7338:	bl	32f0 <__libc_start_main@plt>
    733c:	bl	36c8 <abort@plt>
    7340:	andeq	r4, r6, r0, asr #19
    7344:	muleq	r0, r8, r2
    7348:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    734c:	andeq	r0, r0, r0, ror #5
    7350:	ldr	r3, [pc, #20]	; 736c <strspn@plt+0x3c5c>
    7354:	ldr	r2, [pc, #20]	; 7370 <strspn@plt+0x3c60>
    7358:	add	r3, pc, r3
    735c:	ldr	r2, [r3, r2]
    7360:	cmp	r2, #0
    7364:	bxeq	lr
    7368:	b	3338 <__gmon_start__@plt>
    736c:	andeq	r4, r6, r0, lsr #19
    7370:	andeq	r0, r0, r4, asr #5
    7374:	ldr	r2, [pc, #60]	; 73b8 <strspn@plt+0x3ca8>
    7378:	ldr	r0, [pc, #60]	; 73bc <strspn@plt+0x3cac>
    737c:	add	r2, pc, r2
    7380:	add	r0, pc, r0
    7384:	add	r2, r2, #3
    7388:	rsb	r2, r0, r2
    738c:	push	{r3, lr}
    7390:	cmp	r2, #6
    7394:	ldr	r3, [pc, #36]	; 73c0 <strspn@plt+0x3cb0>
    7398:	add	r3, pc, r3
    739c:	popls	{r3, pc}
    73a0:	ldr	r2, [pc, #28]	; 73c4 <strspn@plt+0x3cb4>
    73a4:	ldr	r3, [r3, r2]
    73a8:	cmp	r3, #0
    73ac:	popeq	{r3, pc}
    73b0:	blx	r3
    73b4:	pop	{r3, pc}
    73b8:	andeq	r4, r6, ip, asr sp
    73bc:	andeq	r4, r6, r8, asr sp
    73c0:	andeq	r4, r6, r0, ror #18
    73c4:	andeq	r0, r0, r4, lsr #5
    73c8:	push	{r3, lr}
    73cc:	ldr	r0, [pc, #64]	; 7414 <strspn@plt+0x3d04>
    73d0:	ldr	r3, [pc, #64]	; 7418 <strspn@plt+0x3d08>
    73d4:	add	r0, pc, r0
    73d8:	ldr	r2, [pc, #60]	; 741c <strspn@plt+0x3d0c>
    73dc:	add	r3, pc, r3
    73e0:	rsb	r3, r0, r3
    73e4:	add	r2, pc, r2
    73e8:	asr	r3, r3, #2
    73ec:	add	r3, r3, r3, lsr #31
    73f0:	asrs	r3, r3, #1
    73f4:	popeq	{r3, pc}
    73f8:	ldr	r1, [pc, #32]	; 7420 <strspn@plt+0x3d10>
    73fc:	ldr	r2, [r2, r1]
    7400:	cmp	r2, #0
    7404:	popeq	{r3, pc}
    7408:	mov	r1, r3
    740c:	blx	r2
    7410:	pop	{r3, pc}
    7414:	andeq	r4, r6, r4, lsl #26
    7418:	strdeq	r4, [r6], -ip
    741c:	andeq	r4, r6, r4, lsl r9
    7420:	strdeq	r0, [r0], -r8
    7424:	ldr	r2, [pc, #76]	; 7478 <strspn@plt+0x3d68>
    7428:	push	{r3, lr}
    742c:	add	r2, pc, r2
    7430:	ldr	r3, [pc, #68]	; 747c <strspn@plt+0x3d6c>
    7434:	ldrb	r2, [r2]
    7438:	add	r3, pc, r3
    743c:	cmp	r2, #0
    7440:	popne	{r3, pc}
    7444:	ldr	r2, [pc, #52]	; 7480 <strspn@plt+0x3d70>
    7448:	ldr	r3, [r3, r2]
    744c:	cmp	r3, #0
    7450:	beq	7460 <strspn@plt+0x3d50>
    7454:	ldr	r0, [pc, #40]	; 7484 <strspn@plt+0x3d74>
    7458:	add	r0, pc, r0
    745c:	bl	2fcc <__cxa_finalize@plt>
    7460:	bl	7374 <strspn@plt+0x3c64>
    7464:	ldr	r3, [pc, #28]	; 7488 <strspn@plt+0x3d78>
    7468:	mov	r2, #1
    746c:	add	r3, pc, r3
    7470:	strb	r2, [r3]
    7474:	pop	{r3, pc}
    7478:	andeq	r4, r6, r4, asr #27
    747c:	andeq	r4, r6, r0, asr #17
    7480:	andeq	r0, r0, r0, lsr #5
    7484:	andeq	r4, r6, r4, lsr r7
    7488:	andeq	r4, r6, r4, lsl #27
    748c:	ldr	r0, [pc, #52]	; 74c8 <strspn@plt+0x3db8>
    7490:	push	{r3, lr}
    7494:	add	r0, pc, r0
    7498:	ldr	r3, [pc, #44]	; 74cc <strspn@plt+0x3dbc>
    749c:	ldr	r2, [r0]
    74a0:	add	r3, pc, r3
    74a4:	cmp	r2, #0
    74a8:	beq	74c0 <strspn@plt+0x3db0>
    74ac:	ldr	r2, [pc, #28]	; 74d0 <strspn@plt+0x3dc0>
    74b0:	ldr	r3, [r3, r2]
    74b4:	cmp	r3, #0
    74b8:	beq	74c0 <strspn@plt+0x3db0>
    74bc:	blx	r3
    74c0:	pop	{r3, lr}
    74c4:	b	73c8 <strspn@plt+0x3cb8>
    74c8:	andeq	r3, r6, r4, lsl r4
    74cc:	andeq	r4, r6, r8, asr r8
    74d0:	andeq	r0, r0, ip, ror #5
    74d4:	push	{r3, r4, r5, r6, r7, lr}
    74d8:	subs	r5, r0, #0
    74dc:	mov	r4, r1
    74e0:	beq	75c8 <strspn@plt+0x3eb8>
    74e4:	cmp	r1, #0
    74e8:	beq	75a8 <strspn@plt+0x3e98>
    74ec:	ldr	r6, [r5]
    74f0:	cmp	r6, #0
    74f4:	beq	7588 <strspn@plt+0x3e78>
    74f8:	ldr	r7, [r1]
    74fc:	cmp	r7, #0
    7500:	beq	75e8 <strspn@plt+0x3ed8>
    7504:	ldr	r0, [r5, #4]
    7508:	cmp	r0, #0
    750c:	beq	755c <strspn@plt+0x3e4c>
    7510:	ldr	r1, [r1, #4]
    7514:	cmp	r1, #0
    7518:	beq	7570 <strspn@plt+0x3e60>
    751c:	bl	2fc0 <strcmp@plt>
    7520:	cmp	r0, #0
    7524:	popne	{r3, r4, r5, r6, r7, pc}
    7528:	mov	r0, r6
    752c:	mov	r1, r7
    7530:	bl	2fc0 <strcmp@plt>
    7534:	cmp	r0, #0
    7538:	popne	{r3, r4, r5, r6, r7, pc}
    753c:	ldr	r0, [r5, #8]
    7540:	cmp	r0, #0
    7544:	beq	7578 <strspn@plt+0x3e68>
    7548:	ldr	r1, [r4, #8]
    754c:	cmp	r1, #0
    7550:	beq	7570 <strspn@plt+0x3e60>
    7554:	pop	{r3, r4, r5, r6, r7, lr}
    7558:	b	2fc0 <strcmp@plt>
    755c:	ldr	r3, [r1, #4]
    7560:	cmp	r3, #0
    7564:	beq	7528 <strspn@plt+0x3e18>
    7568:	mvn	r0, #0
    756c:	pop	{r3, r4, r5, r6, r7, pc}
    7570:	mov	r0, #1
    7574:	pop	{r3, r4, r5, r6, r7, pc}
    7578:	ldr	r0, [r4, #8]
    757c:	subs	r0, r0, #0
    7580:	mvnne	r0, #0
    7584:	pop	{r3, r4, r5, r6, r7, pc}
    7588:	ldr	r0, [pc, #120]	; 7608 <strspn@plt+0x3ef8>
    758c:	movw	r2, #657	; 0x291
    7590:	ldr	r1, [pc, #116]	; 760c <strspn@plt+0x3efc>
    7594:	ldr	r3, [pc, #116]	; 7610 <strspn@plt+0x3f00>
    7598:	add	r0, pc, r0
    759c:	add	r1, pc, r1
    75a0:	add	r3, pc, r3
    75a4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    75a8:	ldr	r0, [pc, #100]	; 7614 <strspn@plt+0x3f04>
    75ac:	mov	r2, #656	; 0x290
    75b0:	ldr	r1, [pc, #96]	; 7618 <strspn@plt+0x3f08>
    75b4:	ldr	r3, [pc, #96]	; 761c <strspn@plt+0x3f0c>
    75b8:	add	r0, pc, r0
    75bc:	add	r1, pc, r1
    75c0:	add	r3, pc, r3
    75c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    75c8:	ldr	r0, [pc, #80]	; 7620 <strspn@plt+0x3f10>
    75cc:	movw	r2, #655	; 0x28f
    75d0:	ldr	r1, [pc, #76]	; 7624 <strspn@plt+0x3f14>
    75d4:	ldr	r3, [pc, #76]	; 7628 <strspn@plt+0x3f18>
    75d8:	add	r0, pc, r0
    75dc:	add	r1, pc, r1
    75e0:	add	r3, pc, r3
    75e4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    75e8:	ldr	r0, [pc, #60]	; 762c <strspn@plt+0x3f1c>
    75ec:	movw	r2, #658	; 0x292
    75f0:	ldr	r1, [pc, #56]	; 7630 <strspn@plt+0x3f20>
    75f4:	ldr	r3, [pc, #56]	; 7634 <strspn@plt+0x3f24>
    75f8:	add	r0, pc, r0
    75fc:	add	r1, pc, r1
    7600:	add	r3, pc, r3
    7604:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    7608:	andeq	r1, r4, r0, ror #22
    760c:	andeq	r1, r4, ip, lsr fp
    7610:	andeq	r3, r4, r4, lsr #6
    7614:	ldrdeq	sp, [r4], -r8
    7618:	andeq	r1, r4, ip, lsl fp
    761c:	andeq	r3, r4, r4, lsl #6
    7620:	andeq	lr, r4, ip, lsr #1
    7624:	strdeq	r1, [r4], -ip
    7628:	andeq	r3, r4, r4, ror #5
    762c:	andeq	r1, r4, r8, lsl #22
    7630:	ldrdeq	r1, [r4], -ip
    7634:	andeq	r3, r4, r4, asr #5
    7638:	ldr	r0, [r0]
    763c:	ldr	r1, [r1]
    7640:	b	74d4 <strspn@plt+0x3dc4>
    7644:	mov	r2, #1
    7648:	b	e19c <strspn@plt+0xaa8c>
    764c:	push	{r4, lr}
    7650:	subs	r4, r0, #0
    7654:	popeq	{r4, pc}
    7658:	ldr	r0, [r4, #4]
    765c:	bl	3080 <free@plt>
    7660:	ldr	r0, [r4, #8]
    7664:	bl	3080 <free@plt>
    7668:	ldr	r0, [r4, #12]
    766c:	bl	3080 <free@plt>
    7670:	ldr	r0, [r4, #16]
    7674:	bl	3080 <free@plt>
    7678:	ldr	r0, [r4, #20]
    767c:	bl	3080 <free@plt>
    7680:	mov	r0, r4
    7684:	pop	{r4, lr}
    7688:	b	3080 <free@plt>
    768c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7690:	sub	sp, sp, #36	; 0x24
    7694:	ldr	fp, [pc, #1200]	; 7b4c <strspn@plt+0x443c>
    7698:	adds	ip, r1, #4
    769c:	ldr	r3, [pc, #1196]	; 7b50 <strspn@plt+0x4440>
    76a0:	mov	r6, r0
    76a4:	add	fp, pc, fp
    76a8:	str	r2, [sp, #20]
    76ac:	ldr	r3, [fp, r3]
    76b0:	str	r3, [sp, #16]
    76b4:	ldr	r3, [r3]
    76b8:	str	r3, [sp, #28]
    76bc:	beq	7794 <strspn@plt+0x4084>
    76c0:	ldr	r4, [r1, #4]
    76c4:	cmp	r4, #0
    76c8:	moveq	ip, r4
    76cc:	beq	7794 <strspn@plt+0x4084>
    76d0:	ldr	r7, [pc, #1148]	; 7b54 <strspn@plt+0x4444>
    76d4:	add	r5, r1, #8
    76d8:	ldr	r8, [pc, #1144]	; 7b58 <strspn@plt+0x4448>
    76dc:	mov	r9, #0
    76e0:	add	r7, pc, r7
    76e4:	add	r8, pc, r8
    76e8:	b	7744 <strspn@plt+0x4034>
    76ec:	mov	r1, r4
    76f0:	mov	r0, r7
    76f4:	mov	r2, r8
    76f8:	mov	r3, #0
    76fc:	bl	3d3c4 <sd_bus_creds_has_bounding_cap@@Base+0xfa9c>
    7700:	subs	r4, r0, #0
    7704:	beq	7938 <strspn@plt+0x4228>
    7708:	mov	r1, #0
    770c:	str	r9, [sp]
    7710:	mov	r3, r1
    7714:	mov	r0, r6
    7718:	mov	r2, r4
    771c:	bl	130e4 <strspn@plt+0xf9d4>
    7720:	subs	sl, r0, #0
    7724:	blt	7958 <strspn@plt+0x4248>
    7728:	mov	r0, r4
    772c:	bl	3080 <free@plt>
    7730:	cmp	r5, #0
    7734:	beq	7790 <strspn@plt+0x4080>
    7738:	ldr	r4, [r5], #4
    773c:	cmp	r4, #0
    7740:	beq	7790 <strspn@plt+0x4080>
    7744:	mov	r0, r4
    7748:	bl	19f90 <strspn@plt+0x16880>
    774c:	cmp	r0, #0
    7750:	bne	76ec <strspn@plt+0x3fdc>
    7754:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    7758:	cmp	r0, #2
    775c:	bgt	78cc <strspn@plt+0x41bc>
    7760:	mov	r4, #0
    7764:	mvn	sl, #21
    7768:	mov	r0, r4
    776c:	bl	3080 <free@plt>
    7770:	ldr	r1, [sp, #16]
    7774:	mov	r0, sl
    7778:	ldr	r2, [sp, #28]
    777c:	ldr	r3, [r1]
    7780:	cmp	r2, r3
    7784:	bne	7ac8 <strspn@plt+0x43b8>
    7788:	add	sp, sp, #36	; 0x24
    778c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7790:	mov	ip, #1
    7794:	ldr	r3, [pc, #960]	; 7b5c <strspn@plt+0x444c>
    7798:	ldr	r4, [pc, r3]
    779c:	cmp	r4, #0
    77a0:	beq	7a14 <strspn@plt+0x4304>
    77a4:	ldr	r2, [r4]
    77a8:	cmp	r2, #0
    77ac:	beq	7a14 <strspn@plt+0x4304>
    77b0:	add	r4, r4, #4
    77b4:	mov	r5, #0
    77b8:	b	77d0 <strspn@plt+0x40c0>
    77bc:	cmp	r4, #0
    77c0:	beq	7834 <strspn@plt+0x4124>
    77c4:	ldr	r2, [r4], #4
    77c8:	cmp	r2, #0
    77cc:	beq	7834 <strspn@plt+0x4124>
    77d0:	mov	r1, #0
    77d4:	str	r5, [sp]
    77d8:	mov	r3, r1
    77dc:	mov	r0, r6
    77e0:	bl	130e4 <strspn@plt+0xf9d4>
    77e4:	subs	r7, r0, #0
    77e8:	bge	77bc <strspn@plt+0x40ac>
    77ec:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    77f0:	cmp	r0, #2
    77f4:	movle	sl, r7
    77f8:	ble	7770 <strspn@plt+0x4060>
    77fc:	ldr	lr, [pc, #860]	; 7b60 <strspn@plt+0x4450>
    7800:	mov	r1, r7
    7804:	ldr	ip, [pc, #856]	; 7b64 <strspn@plt+0x4454>
    7808:	mov	r0, #3
    780c:	ldr	r2, [pc, #852]	; 7b68 <strspn@plt+0x4458>
    7810:	add	lr, pc, lr
    7814:	add	ip, pc, ip
    7818:	movw	r3, #1119	; 0x45f
    781c:	add	r2, pc, r2
    7820:	str	lr, [sp]
    7824:	str	ip, [sp, #4]
    7828:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    782c:	mov	sl, r0
    7830:	b	7770 <strspn@plt+0x4060>
    7834:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    7838:	cmp	r0, #5
    783c:	bgt	79e0 <strspn@plt+0x42d0>
    7840:	ldr	r9, [pc, #804]	; 7b6c <strspn@plt+0x445c>
    7844:	add	r4, sp, #24
    7848:	ldr	r8, [pc, #800]	; 7b70 <strspn@plt+0x4460>
    784c:	mov	r5, #0
    7850:	add	r9, pc, r9
    7854:	add	r8, pc, r8
    7858:	mov	r0, r6
    785c:	mov	r1, r4
    7860:	str	r5, [sp, #24]
    7864:	bl	14848 <strspn@plt+0x11138>
    7868:	subs	r7, r0, #0
    786c:	blt	7a84 <strspn@plt+0x4374>
    7870:	ldr	r0, [sp, #24]
    7874:	cmp	r0, #0
    7878:	beq	7998 <strspn@plt+0x4288>
    787c:	ldr	r3, [pc, #752]	; 7b74 <strspn@plt+0x4464>
    7880:	ldr	r2, [sp, #20]
    7884:	ldr	r3, [fp, r3]
    7888:	ldr	r1, [r3]
    788c:	blx	r2
    7890:	ldr	r0, [sp, #24]
    7894:	mov	r1, r9
    7898:	mov	r2, r8
    789c:	bl	2450c <strspn@plt+0x20dfc>
    78a0:	cmp	r0, #0
    78a4:	ble	79cc <strspn@plt+0x42bc>
    78a8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    78ac:	cmp	r0, #5
    78b0:	bgt	7904 <strspn@plt+0x41f4>
    78b4:	mov	sl, #0
    78b8:	ldr	r0, [sp, #24]
    78bc:	cmp	r0, #0
    78c0:	beq	7770 <strspn@plt+0x4060>
    78c4:	bl	24088 <strspn@plt+0x20978>
    78c8:	b	7770 <strspn@plt+0x4060>
    78cc:	ldr	r2, [pc, #676]	; 7b78 <strspn@plt+0x4468>
    78d0:	mov	r0, #3
    78d4:	ldr	ip, [pc, #672]	; 7b7c <strspn@plt+0x446c>
    78d8:	mov	r1, #0
    78dc:	add	r2, pc, r2
    78e0:	str	r2, [sp, #4]
    78e4:	ldr	r2, [pc, #660]	; 7b80 <strspn@plt+0x4470>
    78e8:	add	ip, pc, ip
    78ec:	str	r4, [sp, #8]
    78f0:	movw	r3, #1101	; 0x44d
    78f4:	str	ip, [sp]
    78f8:	add	r2, pc, r2
    78fc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7900:	b	7760 <strspn@plt+0x4050>
    7904:	ldr	lr, [pc, #632]	; 7b84 <strspn@plt+0x4474>
    7908:	mov	r0, #6
    790c:	ldr	ip, [pc, #628]	; 7b88 <strspn@plt+0x4478>
    7910:	mov	r1, #0
    7914:	ldr	r2, [pc, #624]	; 7b8c <strspn@plt+0x447c>
    7918:	add	lr, pc, lr
    791c:	add	ip, pc, ip
    7920:	movw	r3, #1143	; 0x477
    7924:	add	r2, pc, r2
    7928:	str	lr, [sp]
    792c:	str	ip, [sp, #4]
    7930:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7934:	b	78b4 <strspn@plt+0x41a4>
    7938:	ldr	r0, [pc, #592]	; 7b90 <strspn@plt+0x4480>
    793c:	movw	r1, #1107	; 0x453
    7940:	ldr	r2, [pc, #588]	; 7b94 <strspn@plt+0x4484>
    7944:	add	r0, pc, r0
    7948:	add	r2, pc, r2
    794c:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    7950:	mov	sl, r0
    7954:	b	7768 <strspn@plt+0x4058>
    7958:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    795c:	cmp	r0, #2
    7960:	ble	7768 <strspn@plt+0x4058>
    7964:	ldr	lr, [pc, #556]	; 7b98 <strspn@plt+0x4488>
    7968:	mov	r1, sl
    796c:	ldr	ip, [pc, #552]	; 7b9c <strspn@plt+0x448c>
    7970:	mov	r0, #3
    7974:	ldr	r2, [pc, #548]	; 7ba0 <strspn@plt+0x4490>
    7978:	add	lr, pc, lr
    797c:	add	ip, pc, ip
    7980:	movw	r3, #1111	; 0x457
    7984:	add	r2, pc, r2
    7988:	str	lr, [sp]
    798c:	str	ip, [sp, #4]
    7990:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7994:	b	7950 <strspn@plt+0x4240>
    7998:	cmp	r7, #0
    799c:	bne	7858 <strspn@plt+0x4148>
    79a0:	mov	r0, r6
    79a4:	mvn	r2, #0
    79a8:	mvn	r3, #0
    79ac:	bl	1301c <strspn@plt+0xf90c>
    79b0:	subs	r7, r0, #0
    79b4:	bge	79cc <strspn@plt+0x42bc>
    79b8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    79bc:	cmp	r0, #2
    79c0:	bgt	7b0c <strspn@plt+0x43fc>
    79c4:	mov	sl, r7
    79c8:	b	78b8 <strspn@plt+0x41a8>
    79cc:	ldr	r0, [sp, #24]
    79d0:	cmp	r0, #0
    79d4:	beq	7858 <strspn@plt+0x4148>
    79d8:	bl	24088 <strspn@plt+0x20978>
    79dc:	b	7858 <strspn@plt+0x4148>
    79e0:	ldr	lr, [pc, #444]	; 7ba4 <strspn@plt+0x4494>
    79e4:	mov	r1, #0
    79e8:	ldr	ip, [pc, #440]	; 7ba8 <strspn@plt+0x4498>
    79ec:	movw	r3, #1130	; 0x46a
    79f0:	ldr	r2, [pc, #436]	; 7bac <strspn@plt+0x449c>
    79f4:	add	lr, pc, lr
    79f8:	add	ip, pc, ip
    79fc:	str	lr, [sp]
    7a00:	add	r2, pc, r2
    7a04:	str	ip, [sp, #4]
    7a08:	mov	r0, #6
    7a0c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7a10:	b	7840 <strspn@plt+0x4130>
    7a14:	cmp	ip, #0
    7a18:	bne	7834 <strspn@plt+0x4124>
    7a1c:	ldr	r2, [pc, #396]	; 7bb0 <strspn@plt+0x44a0>
    7a20:	mov	r1, ip
    7a24:	str	ip, [sp]
    7a28:	mov	r3, ip
    7a2c:	mov	r0, r6
    7a30:	add	r2, pc, r2
    7a34:	bl	130e4 <strspn@plt+0xf9d4>
    7a38:	subs	sl, r0, #0
    7a3c:	bge	7834 <strspn@plt+0x4124>
    7a40:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    7a44:	cmp	r0, #2
    7a48:	ble	7770 <strspn@plt+0x4060>
    7a4c:	ldr	lr, [pc, #352]	; 7bb4 <strspn@plt+0x44a4>
    7a50:	mov	r1, sl
    7a54:	ldr	ip, [pc, #348]	; 7bb8 <strspn@plt+0x44a8>
    7a58:	mov	r0, #3
    7a5c:	ldr	r2, [pc, #344]	; 7bbc <strspn@plt+0x44ac>
    7a60:	add	lr, pc, lr
    7a64:	add	ip, pc, ip
    7a68:	movw	r3, #1127	; 0x467
    7a6c:	add	r2, pc, r2
    7a70:	str	lr, [sp]
    7a74:	str	ip, [sp, #4]
    7a78:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7a7c:	mov	sl, r0
    7a80:	b	7770 <strspn@plt+0x4060>
    7a84:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    7a88:	cmp	r0, #2
    7a8c:	ble	79c4 <strspn@plt+0x42b4>
    7a90:	ldr	lr, [pc, #296]	; 7bc0 <strspn@plt+0x44b0>
    7a94:	mov	r1, r7
    7a98:	ldr	ip, [pc, #292]	; 7bc4 <strspn@plt+0x44b4>
    7a9c:	mov	r0, #3
    7aa0:	ldr	r2, [pc, #288]	; 7bc8 <strspn@plt+0x44b8>
    7aa4:	add	lr, pc, lr
    7aa8:	add	ip, pc, ip
    7aac:	movw	r3, #1137	; 0x471
    7ab0:	add	r2, pc, r2
    7ab4:	str	lr, [sp]
    7ab8:	str	ip, [sp, #4]
    7abc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7ac0:	mov	sl, r0
    7ac4:	b	78b8 <strspn@plt+0x41a8>
    7ac8:	bl	314c <__stack_chk_fail@plt>
    7acc:	ldr	r3, [sp, #24]
    7ad0:	mov	r4, r0
    7ad4:	cmp	r3, #0
    7ad8:	beq	7ae4 <strspn@plt+0x43d4>
    7adc:	mov	r0, r3
    7ae0:	bl	24088 <strspn@plt+0x20978>
    7ae4:	mov	r0, r4
    7ae8:	bl	36a4 <_Unwind_Resume@plt>
    7aec:	mov	r5, r0
    7af0:	mov	r4, #0
    7af4:	mov	r0, r4
    7af8:	bl	3080 <free@plt>
    7afc:	mov	r0, r5
    7b00:	bl	36a4 <_Unwind_Resume@plt>
    7b04:	b	7aec <strspn@plt+0x43dc>
    7b08:	b	7aec <strspn@plt+0x43dc>
    7b0c:	ldr	lr, [pc, #184]	; 7bcc <strspn@plt+0x44bc>
    7b10:	mov	r1, r7
    7b14:	ldr	ip, [pc, #180]	; 7bd0 <strspn@plt+0x44c0>
    7b18:	mov	r0, #3
    7b1c:	ldr	r2, [pc, #176]	; 7bd4 <strspn@plt+0x44c4>
    7b20:	add	lr, pc, lr
    7b24:	add	ip, pc, ip
    7b28:	movw	r3, #1155	; 0x483
    7b2c:	add	r2, pc, r2
    7b30:	str	lr, [sp]
    7b34:	str	ip, [sp, #4]
    7b38:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    7b3c:	b	7ac0 <strspn@plt+0x43b0>
    7b40:	mov	r5, r0
    7b44:	b	7af4 <strspn@plt+0x43e4>
    7b48:	b	7aec <strspn@plt+0x43dc>
    7b4c:	andeq	r4, r6, r4, asr r6
    7b50:	andeq	r0, r0, r8, lsr #5
    7b54:	andeq	r1, r4, r4, asr #20
    7b58:	andeq	r9, r4, ip, lsl fp
    7b5c:	andeq	r4, r6, r4, ror sl
    7b60:	andeq	r3, r4, r8, lsr r0
    7b64:	andeq	r1, r4, ip, lsl r9
    7b68:			; <UNDEFINED> instruction: 0x000418bc
    7b6c:	andeq	r1, r4, r4, lsr r9
    7b70:	andeq	r1, r4, ip, asr #18
    7b74:	ldrdeq	r0, [r0], -ip
    7b78:	andeq	r1, r4, ip, lsr #16
    7b7c:	andeq	r2, r4, r0, ror #30
    7b80:	andeq	r1, r4, r0, ror #15
    7b84:	andeq	r2, r4, r0, lsr pc
    7b88:	muleq	r4, r4, r8
    7b8c:			; <UNDEFINED> instruction: 0x000417b4
    7b90:	muleq	r4, r4, r7
    7b94:	andeq	r2, r4, r0, lsl #30
    7b98:	ldrdeq	r2, [r4], -r0
    7b9c:			; <UNDEFINED> instruction: 0x000417b4
    7ba0:	andeq	r1, r4, r4, asr r7
    7ba4:	andeq	r2, r4, r4, asr lr
    7ba8:	andeq	r1, r4, r0, asr r7
    7bac:	ldrdeq	r1, [r4], -r8
    7bb0:	andeq	r5, r4, r0, lsl #30
    7bb4:	andeq	r2, r4, r8, ror #27
    7bb8:	andeq	r1, r4, ip, asr #13
    7bbc:	andeq	r1, r4, ip, ror #12
    7bc0:	andeq	r2, r4, r4, lsr #27
    7bc4:	andeq	r1, r4, r0, asr #13
    7bc8:	andeq	r1, r4, r8, lsr #12
    7bcc:	andeq	r2, r4, r8, lsr #26
    7bd0:	andeq	r1, r4, ip, lsr #13
    7bd4:	andeq	r1, r4, ip, lsr #11
    7bd8:	ldr	r3, [pc, #12]	; 7bec <strspn@plt+0x44dc>
    7bdc:	mov	r2, r1
    7be0:	add	r3, pc, r3
    7be4:	ldr	r1, [r3]
    7be8:	b	f6cc <strspn@plt+0xbfbc>
    7bec:	andeq	r4, r6, r0, lsr #8
    7bf0:	push	{r4, lr}
    7bf4:	mov	r4, r0
    7bf8:	b	7c00 <strspn@plt+0x44f0>
    7bfc:	bl	764c <strspn@plt+0x3f3c>
    7c00:	mov	r0, r4
    7c04:	bl	420e0 <sd_bus_creds_has_bounding_cap@@Base+0x147b8>
    7c08:	cmp	r0, #0
    7c0c:	bne	7bfc <strspn@plt+0x44ec>
    7c10:	mov	r0, r4
    7c14:	pop	{r4, lr}
    7c18:	b	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
    7c1c:	ldr	r3, [pc, #668]	; 7ec0 <strspn@plt+0x47b0>
    7c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7c24:	add	fp, sp, #32
    7c28:	ldr	ip, [pc, #660]	; 7ec4 <strspn@plt+0x47b4>
    7c2c:	sub	sp, sp, #44	; 0x2c
    7c30:	add	r3, pc, r3
    7c34:	mov	r8, r0
    7c38:	mov	r5, r1
    7c3c:	ldr	ip, [r3, ip]
    7c40:	ldr	r0, [r2]
    7c44:	ldr	r3, [ip]
    7c48:	cmp	r0, #0
    7c4c:	str	ip, [fp, #-60]	; 0xffffffc4
    7c50:	str	r3, [fp, #-40]	; 0xffffffd8
    7c54:	beq	7e38 <strspn@plt+0x4728>
    7c58:	mov	r4, r2
    7c5c:	b	7c6c <strspn@plt+0x455c>
    7c60:	ldr	r0, [r4, #4]!
    7c64:	cmp	r0, #0
    7c68:	beq	7e38 <strspn@plt+0x4728>
    7c6c:	mov	r1, r5
    7c70:	mov	r7, r4
    7c74:	bl	2fc0 <strcmp@plt>
    7c78:	cmp	r0, #0
    7c7c:	beq	7c60 <strspn@plt+0x4550>
    7c80:	mov	r0, #0
    7c84:	bl	3df18 <sd_bus_creds_has_bounding_cap@@Base+0x105f0>
    7c88:	cmp	r8, #0
    7c8c:	mov	r6, r0
    7c90:	str	r0, [fp, #-44]	; 0xffffffd4
    7c94:	beq	7e80 <strspn@plt+0x4770>
    7c98:	mov	r0, r8
    7c9c:	bl	33a4 <strlen@plt>
    7ca0:	cmp	r6, #0
    7ca4:	mov	r9, r0
    7ca8:	addeq	r3, r0, #1
    7cac:	beq	7cc0 <strspn@plt+0x45b0>
    7cb0:	mov	r0, r6
    7cb4:	bl	33a4 <strlen@plt>
    7cb8:	add	r0, r0, r9
    7cbc:	add	r3, r0, #1
    7cc0:	add	r3, r3, #14
    7cc4:	mov	r1, r8
    7cc8:	bic	r3, r3, #7
    7ccc:	sub	sp, sp, r3
    7cd0:	add	r3, sp, #8
    7cd4:	str	r3, [fp, #-64]	; 0xffffffc0
    7cd8:	mov	r0, r3
    7cdc:	bl	3140 <stpcpy@plt>
    7ce0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7ce4:	cmp	r1, #0
    7ce8:	mov	r3, r0
    7cec:	beq	7e8c <strspn@plt+0x477c>
    7cf0:	bl	3140 <stpcpy@plt>
    7cf4:	mov	r2, #0
    7cf8:	mov	r3, r0
    7cfc:	mov	r0, #3
    7d00:	strb	r2, [r3]
    7d04:	bl	3df18 <sd_bus_creds_has_bounding_cap@@Base+0x105f0>
    7d08:	mov	r6, r0
    7d0c:	str	r0, [fp, #-44]	; 0xffffffd4
    7d10:	mov	r0, r8
    7d14:	bl	33a4 <strlen@plt>
    7d18:	cmp	r6, #0
    7d1c:	mov	r9, r0
    7d20:	addeq	r3, r0, #1
    7d24:	beq	7d38 <strspn@plt+0x4628>
    7d28:	mov	r0, r6
    7d2c:	bl	33a4 <strlen@plt>
    7d30:	add	r0, r0, r9
    7d34:	add	r3, r0, #1
    7d38:	add	r3, r3, #14
    7d3c:	mov	r1, r8
    7d40:	bic	r3, r3, #7
    7d44:	sub	sp, sp, r3
    7d48:	add	r9, sp, #8
    7d4c:	mov	r0, r9
    7d50:	bl	3140 <stpcpy@plt>
    7d54:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7d58:	cmp	r1, #0
    7d5c:	mov	r3, r0
    7d60:	beq	7d6c <strspn@plt+0x465c>
    7d64:	bl	3140 <stpcpy@plt>
    7d68:	mov	r3, r0
    7d6c:	mov	r2, #0
    7d70:	strb	r2, [r3]
    7d74:	ldr	r6, [r4]
    7d78:	cmp	r6, r2
    7d7c:	beq	7e38 <strspn@plt+0x4728>
    7d80:	ldr	r1, [pc, #320]	; 7ec8 <strspn@plt+0x47b8>
    7d84:	ldr	r3, [pc, #320]	; 7ecc <strspn@plt+0x47bc>
    7d88:	add	r1, pc, r1
    7d8c:	str	r1, [fp, #-56]	; 0xffffffc8
    7d90:	add	r3, pc, r3
    7d94:	str	r3, [fp, #-68]	; 0xffffffbc
    7d98:	mov	r0, r6
    7d9c:	mov	r1, r5
    7da0:	bl	3f8a0 <sd_bus_creds_has_bounding_cap@@Base+0x11f78>
    7da4:	cmp	r0, #0
    7da8:	beq	7e38 <strspn@plt+0x4728>
    7dac:	ldr	sl, [r7, #4]
    7db0:	add	r4, r7, #4
    7db4:	cmp	sl, #0
    7db8:	bne	7de0 <strspn@plt+0x46d0>
    7dbc:	b	7df4 <strspn@plt+0x46e4>
    7dc0:	mov	r0, sl
    7dc4:	mov	r1, r6
    7dc8:	bl	3f8a0 <sd_bus_creds_has_bounding_cap@@Base+0x11f78>
    7dcc:	cmp	r0, #0
    7dd0:	beq	7e54 <strspn@plt+0x4744>
    7dd4:	ldr	sl, [r4, #4]!
    7dd8:	cmp	sl, #0
    7ddc:	beq	7df4 <strspn@plt+0x46e4>
    7de0:	mov	r0, sl
    7de4:	mov	r1, r5
    7de8:	bl	3f8a0 <sd_bus_creds_has_bounding_cap@@Base+0x11f78>
    7dec:	cmp	r0, #0
    7df0:	bne	7dc0 <strspn@plt+0x46b0>
    7df4:	mov	r0, #2
    7df8:	bl	3df18 <sd_bus_creds_has_bounding_cap@@Base+0x105f0>
    7dfc:	ldr	ip, [r7]
    7e00:	ldr	r1, [fp, #-56]	; 0xffffffc8
    7e04:	mov	r2, r8
    7e08:	str	ip, [sp]
    7e0c:	mov	r3, r0
    7e10:	mov	r0, #1
    7e14:	bl	3470 <__printf_chk@plt>
    7e18:	mov	r0, r9
    7e1c:	ldr	r1, [r7]
    7e20:	mov	r2, r7
    7e24:	bl	7c1c <strspn@plt+0x450c>
    7e28:	ldr	r6, [r4]
    7e2c:	cmp	r6, #0
    7e30:	movne	r7, r4
    7e34:	bne	7d98 <strspn@plt+0x4688>
    7e38:	ldr	r1, [fp, #-60]	; 0xffffffc4
    7e3c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    7e40:	ldr	r3, [r1]
    7e44:	cmp	r2, r3
    7e48:	bne	7ebc <strspn@plt+0x47ac>
    7e4c:	sub	sp, fp, #32
    7e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e54:	mov	r0, #1
    7e58:	bl	3df18 <sd_bus_creds_has_bounding_cap@@Base+0x105f0>
    7e5c:	ldr	ip, [r7]
    7e60:	ldr	r1, [fp, #-68]	; 0xffffffbc
    7e64:	mov	r2, r8
    7e68:	str	ip, [sp]
    7e6c:	mov	r3, r0
    7e70:	mov	r0, #1
    7e74:	bl	3470 <__printf_chk@plt>
    7e78:	ldr	r0, [fp, #-64]	; 0xffffffc0
    7e7c:	b	7e1c <strspn@plt+0x470c>
    7e80:	sub	sp, sp, #8
    7e84:	add	r3, sp, #8
    7e88:	str	r3, [fp, #-64]	; 0xffffffc0
    7e8c:	mov	r2, #0
    7e90:	mov	r0, #3
    7e94:	strb	r2, [r3]
    7e98:	bl	3df18 <sd_bus_creds_has_bounding_cap@@Base+0x105f0>
    7e9c:	cmp	r8, #0
    7ea0:	mov	r6, r0
    7ea4:	str	r0, [fp, #-44]	; 0xffffffd4
    7ea8:	bne	7d10 <strspn@plt+0x4600>
    7eac:	sub	sp, sp, #8
    7eb0:	add	r3, sp, #8
    7eb4:	mov	r9, r3
    7eb8:	b	7d6c <strspn@plt+0x465c>
    7ebc:	bl	314c <__stack_chk_fail@plt>
    7ec0:	andeq	r4, r6, r8, asr #1
    7ec4:	andeq	r0, r0, r8, lsr #5
    7ec8:	andeq	r1, r4, r4, ror #8
    7ecc:	andeq	r1, r4, ip, asr r4
    7ed0:	ldr	r3, [pc, #1024]	; 82d8 <strspn@plt+0x4bc8>
    7ed4:	ldr	ip, [pc, #1024]	; 82dc <strspn@plt+0x4bcc>
    7ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7edc:	add	r3, pc, r3
    7ee0:	sub	sp, sp, #68	; 0x44
    7ee4:	ldr	lr, [pc, #1012]	; 82e0 <strspn@plt+0x4bd0>
    7ee8:	mov	r4, r0
    7eec:	ldr	r0, [pc, #1008]	; 82e4 <strspn@plt+0x4bd4>
    7ef0:	add	lr, pc, lr
    7ef4:	str	lr, [sp, #16]
    7ef8:	add	r0, pc, r0
    7efc:	str	r0, [sp, #20]
    7f00:	ldr	ip, [r3, ip]
    7f04:	mov	r8, r1
    7f08:	mov	r7, r2
    7f0c:	ldr	r1, [pc, #980]	; 82e8 <strspn@plt+0x4bd8>
    7f10:	ldr	r2, [pc, #980]	; 82ec <strspn@plt+0x4bdc>
    7f14:	add	sl, sp, #43	; 0x2b
    7f18:	ldr	r3, [ip]
    7f1c:	add	r9, sp, #44	; 0x2c
    7f20:	ldr	lr, [pc, #968]	; 82f0 <strspn@plt+0x4be0>
    7f24:	add	r1, pc, r1
    7f28:	ldr	r0, [pc, #964]	; 82f4 <strspn@plt+0x4be4>
    7f2c:	add	r2, pc, r2
    7f30:	add	lr, pc, lr
    7f34:	str	ip, [sp, #12]
    7f38:	add	r0, pc, r0
    7f3c:	str	r1, [sp, #24]
    7f40:	str	r2, [sp, #28]
    7f44:	str	lr, [sp, #32]
    7f48:	str	r0, [sp, #36]	; 0x24
    7f4c:	str	r3, [sp, #60]	; 0x3c
    7f50:	mov	r0, r4
    7f54:	mov	r1, sl
    7f58:	mov	r2, r9
    7f5c:	mov	r5, #0
    7f60:	str	r5, [sp, #44]	; 0x2c
    7f64:	bl	28cc0 <strspn@plt+0x255b0>
    7f68:	cmp	r0, #0
    7f6c:	ble	7ff8 <strspn@plt+0x48e8>
    7f70:	ldrb	r6, [sp, #43]	; 0x2b
    7f74:	mov	r0, r6
    7f78:	bl	2f314 <sd_bus_creds_has_bounding_cap@@Base+0x19ec>
    7f7c:	mov	r1, r6
    7f80:	subs	fp, r0, #0
    7f84:	mov	r0, r4
    7f88:	beq	8034 <strspn@plt+0x4924>
    7f8c:	ldr	r2, [sp, #44]	; 0x2c
    7f90:	bl	29108 <strspn@plt+0x259f8>
    7f94:	cmp	r0, #0
    7f98:	blt	7ff8 <strspn@plt+0x48e8>
    7f9c:	ldrb	r3, [sp, #43]	; 0x2b
    7fa0:	cmp	r3, #97	; 0x61
    7fa4:	beq	801c <strspn@plt+0x490c>
    7fa8:	cmp	r3, #118	; 0x76
    7fac:	beq	80c0 <strspn@plt+0x49b0>
    7fb0:	cmp	r7, #0
    7fb4:	bne	7fd0 <strspn@plt+0x48c0>
    7fb8:	ldrb	r3, [sp, #43]	; 0x2b
    7fbc:	cmp	r3, #97	; 0x61
    7fc0:	beq	7fd0 <strspn@plt+0x48c0>
    7fc4:	subs	r3, r3, #118	; 0x76
    7fc8:	rsbs	fp, r3, #0
    7fcc:	adcs	fp, fp, r3
    7fd0:	mov	r2, fp
    7fd4:	mov	r0, r4
    7fd8:	mov	r1, r8
    7fdc:	bl	7ed0 <strspn@plt+0x47c0>
    7fe0:	cmp	r0, #0
    7fe4:	blt	7ff8 <strspn@plt+0x48e8>
    7fe8:	mov	r0, r4
    7fec:	bl	28b30 <strspn@plt+0x25420>
    7ff0:	cmp	r0, #0
    7ff4:	bge	7f50 <strspn@plt+0x4840>
    7ff8:	ldr	r1, [sp, #12]
    7ffc:	ldr	r2, [sp, #60]	; 0x3c
    8000:	ldr	r3, [r1]
    8004:	cmp	r2, r3
    8008:	bne	82b4 <strspn@plt+0x4ba4>
    800c:	add	sp, sp, #68	; 0x44
    8010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8014:	beq	80d8 <strspn@plt+0x49c8>
    8018:	add	r5, r5, #1
    801c:	mov	r0, r4
    8020:	ldr	r1, [sp, #44]	; 0x2c
    8024:	bl	2a344 <strspn@plt+0x26c34>
    8028:	cmp	r0, #0
    802c:	bge	8014 <strspn@plt+0x4904>
    8030:	b	7ff8 <strspn@plt+0x48e8>
    8034:	add	r2, sp, #48	; 0x30
    8038:	bl	282f0 <strspn@plt+0x24be0>
    803c:	cmp	r0, #0
    8040:	blt	7ff8 <strspn@plt+0x48e8>
    8044:	cmp	r7, #0
    8048:	bne	8110 <strspn@plt+0x4a00>
    804c:	ldrb	r3, [sp, #43]	; 0x2b
    8050:	sub	r3, r3, #98	; 0x62
    8054:	cmp	r3, #23
    8058:	addls	pc, pc, r3, lsl #2
    805c:	b	826c <strspn@plt+0x4b5c>
    8060:	b	8140 <strspn@plt+0x4a30>
    8064:	b	826c <strspn@plt+0x4b5c>
    8068:	b	8164 <strspn@plt+0x4a54>
    806c:	b	826c <strspn@plt+0x4b5c>
    8070:	b	826c <strspn@plt+0x4b5c>
    8074:	b	8180 <strspn@plt+0x4a70>
    8078:	b	81b0 <strspn@plt+0x4aa0>
    807c:	b	81c8 <strspn@plt+0x4ab8>
    8080:	b	826c <strspn@plt+0x4b5c>
    8084:	b	826c <strspn@plt+0x4b5c>
    8088:	b	826c <strspn@plt+0x4b5c>
    808c:	b	826c <strspn@plt+0x4b5c>
    8090:	b	81e4 <strspn@plt+0x4ad4>
    8094:	b	8180 <strspn@plt+0x4a70>
    8098:	b	826c <strspn@plt+0x4b5c>
    809c:	b	8200 <strspn@plt+0x4af0>
    80a0:	b	826c <strspn@plt+0x4b5c>
    80a4:	b	8180 <strspn@plt+0x4a70>
    80a8:	b	821c <strspn@plt+0x4b0c>
    80ac:	b	8238 <strspn@plt+0x4b28>
    80b0:	b	826c <strspn@plt+0x4b5c>
    80b4:	b	826c <strspn@plt+0x4b5c>
    80b8:	b	8250 <strspn@plt+0x4b40>
    80bc:	b	8120 <strspn@plt+0x4a10>
    80c0:	cmp	r7, #0
    80c4:	bne	828c <strspn@plt+0x4b7c>
    80c8:	ldr	r0, [sp, #44]	; 0x2c
    80cc:	mov	r1, r8
    80d0:	bl	36b0 <fputs@plt>
    80d4:	b	7fb0 <strspn@plt+0x48a0>
    80d8:	mov	r1, r0
    80dc:	mov	r0, r4
    80e0:	bl	2a128 <strspn@plt+0x26a18>
    80e4:	cmp	r0, #0
    80e8:	blt	7ff8 <strspn@plt+0x48e8>
    80ec:	cmp	r7, #0
    80f0:	bne	829c <strspn@plt+0x4b8c>
    80f4:	ldr	r2, [pc, #508]	; 82f8 <strspn@plt+0x4be8>
    80f8:	mov	r3, r5
    80fc:	mov	r0, r8
    8100:	mov	r1, #1
    8104:	add	r2, pc, r2
    8108:	bl	34a0 <__fprintf_chk@plt>
    810c:	b	7fb0 <strspn@plt+0x48a0>
    8110:	mov	r1, r8
    8114:	mov	r0, #32
    8118:	bl	3590 <fputc@plt>
    811c:	b	804c <strspn@plt+0x493c>
    8120:	ldr	r2, [pc, #468]	; 82fc <strspn@plt+0x4bec>
    8124:	mov	r0, r8
    8128:	mov	r1, #1
    812c:	ldrb	r3, [sp, #48]	; 0x30
    8130:	add	r2, pc, r2
    8134:	bl	34a0 <__fprintf_chk@plt>
    8138:	mov	r7, #1
    813c:	b	7f50 <strspn@plt+0x4840>
    8140:	ldr	r3, [sp, #48]	; 0x30
    8144:	ldr	r0, [pc, #436]	; 8300 <strspn@plt+0x4bf0>
    8148:	cmp	r3, #0
    814c:	add	r0, pc, r0
    8150:	ldreq	r0, [pc, #428]	; 8304 <strspn@plt+0x4bf4>
    8154:	addeq	r0, pc, r0
    8158:	mov	r1, r8
    815c:	bl	36b0 <fputs@plt>
    8160:	b	8138 <strspn@plt+0x4a28>
    8164:	ldrd	r2, [sp, #48]	; 0x30
    8168:	mov	r0, r8
    816c:	mov	r1, #1
    8170:	strd	r2, [sp]
    8174:	ldr	r2, [sp, #24]
    8178:	bl	34a0 <__fprintf_chk@plt>
    817c:	b	8138 <strspn@plt+0x4a28>
    8180:	ldr	r0, [sp, #48]	; 0x30
    8184:	bl	3c1ac <sd_bus_creds_has_bounding_cap@@Base+0xe884>
    8188:	subs	r5, r0, #0
    818c:	beq	82ac <strspn@plt+0x4b9c>
    8190:	mov	r0, r8
    8194:	mov	r1, #1
    8198:	ldr	r2, [sp, #20]
    819c:	mov	r3, r5
    81a0:	bl	34a0 <__fprintf_chk@plt>
    81a4:	mov	r0, r5
    81a8:	bl	3080 <free@plt>
    81ac:	b	8138 <strspn@plt+0x4a28>
    81b0:	mov	r0, r8
    81b4:	mov	r1, #1
    81b8:	ldr	r2, [sp, #16]
    81bc:	ldr	r3, [sp, #48]	; 0x30
    81c0:	bl	34a0 <__fprintf_chk@plt>
    81c4:	b	8138 <strspn@plt+0x4a28>
    81c8:	ldr	r2, [pc, #312]	; 8308 <strspn@plt+0x4bf8>
    81cc:	mov	r0, r8
    81d0:	mov	r1, #1
    81d4:	ldr	r3, [sp, #48]	; 0x30
    81d8:	add	r2, pc, r2
    81dc:	bl	34a0 <__fprintf_chk@plt>
    81e0:	b	8138 <strspn@plt+0x4a28>
    81e4:	ldr	r2, [pc, #288]	; 830c <strspn@plt+0x4bfc>
    81e8:	mov	r0, r8
    81ec:	mov	r1, #1
    81f0:	ldrsh	r3, [sp, #48]	; 0x30
    81f4:	add	r2, pc, r2
    81f8:	bl	34a0 <__fprintf_chk@plt>
    81fc:	b	8138 <strspn@plt+0x4a28>
    8200:	ldr	r2, [pc, #264]	; 8310 <strspn@plt+0x4c00>
    8204:	mov	r0, r8
    8208:	mov	r1, #1
    820c:	ldrh	r3, [sp, #48]	; 0x30
    8210:	add	r2, pc, r2
    8214:	bl	34a0 <__fprintf_chk@plt>
    8218:	b	8138 <strspn@plt+0x4a28>
    821c:	ldrd	r6, [sp, #48]	; 0x30
    8220:	mov	r0, r8
    8224:	mov	r1, #1
    8228:	ldr	r2, [sp, #28]
    822c:	strd	r6, [sp]
    8230:	bl	34a0 <__fprintf_chk@plt>
    8234:	b	8138 <strspn@plt+0x4a28>
    8238:	mov	r0, r8
    823c:	mov	r1, #1
    8240:	ldr	r2, [sp, #36]	; 0x24
    8244:	ldr	r3, [sp, #48]	; 0x30
    8248:	bl	34a0 <__fprintf_chk@plt>
    824c:	b	8138 <strspn@plt+0x4a28>
    8250:	ldrd	r6, [sp, #48]	; 0x30
    8254:	mov	r0, r8
    8258:	mov	r1, #1
    825c:	ldr	r2, [sp, #32]
    8260:	strd	r6, [sp]
    8264:	bl	34a0 <__fprintf_chk@plt>
    8268:	b	8138 <strspn@plt+0x4a28>
    826c:	ldr	r0, [pc, #160]	; 8314 <strspn@plt+0x4c04>
    8270:	movw	r2, #615	; 0x267
    8274:	ldr	r1, [pc, #156]	; 8318 <strspn@plt+0x4c08>
    8278:	ldr	r3, [pc, #156]	; 831c <strspn@plt+0x4c0c>
    827c:	add	r0, pc, r0
    8280:	add	r1, pc, r1
    8284:	add	r3, pc, r3
    8288:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
    828c:	mov	r1, r8
    8290:	mov	r0, #32
    8294:	bl	3590 <fputc@plt>
    8298:	b	80c8 <strspn@plt+0x49b8>
    829c:	mov	r1, r8
    82a0:	mov	r0, #32
    82a4:	bl	3590 <fputc@plt>
    82a8:	b	80f4 <strspn@plt+0x49e4>
    82ac:	mvn	r0, #11
    82b0:	b	7ff8 <strspn@plt+0x48e8>
    82b4:	bl	314c <__stack_chk_fail@plt>
    82b8:	mov	r4, r0
    82bc:	mov	r5, #0
    82c0:	mov	r0, r5
    82c4:	bl	3080 <free@plt>
    82c8:	mov	r0, r4
    82cc:	bl	36a4 <_Unwind_Resume@plt>
    82d0:	mov	r4, r0
    82d4:	b	82c0 <strspn@plt+0x4bb0>
    82d8:	andeq	r3, r6, ip, lsl lr
    82dc:	andeq	r0, r0, r8, lsr #5
    82e0:	andeq	lr, r4, r0, asr #20
    82e4:	andeq	r1, r4, r0, lsl r3
    82e8:	andeq	r1, r4, r0, ror #5
    82ec:	andeq	r3, r4, r8, asr #10
    82f0:	andeq	r1, r4, ip, asr #5
    82f4:	andeq	ip, r4, r8, lsr #13
    82f8:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
    82fc:			; <UNDEFINED> instruction: 0x0004c4b0
    8300:	andeq	r1, r4, r8, lsr #1
    8304:	andeq	sp, r4, r4, lsr r6
    8308:	andeq	lr, r4, r8, asr r7
    830c:	andeq	lr, r4, ip, lsr r7
    8310:	ldrdeq	ip, [r4], -r0
    8314:	muleq	r4, r4, pc	; <UNPREDICTABLE>
    8318:	andeq	r0, r4, r8, asr lr
    831c:	andeq	r2, r4, r4, asr r5
    8320:	ldr	r2, [pc, #3124]	; 8f5c <strspn@plt+0x584c>
    8324:	mov	r3, #0
    8328:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    832c:	mov	r4, r1
    8330:	add	fp, sp, #32
    8334:	ldr	r1, [pc, #3108]	; 8f60 <strspn@plt+0x5850>
    8338:	sub	sp, sp, #252	; 0xfc
    833c:	add	r2, pc, r2
    8340:	mov	r7, r0
    8344:	mov	r0, r4
    8348:	ldr	r1, [r2, r1]
    834c:	str	r3, [fp, #-124]	; 0xffffff84
    8350:	str	r3, [fp, #-96]	; 0xffffffa0
    8354:	ldr	r2, [r1]
    8358:	str	r1, [fp, #-128]	; 0xffffff80
    835c:	str	r3, [fp, #-92]	; 0xffffffa4
    8360:	str	r3, [fp, #-88]	; 0xffffffa8
    8364:	str	r2, [fp, #-40]	; 0xffffffd8
    8368:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
    836c:	cmp	r0, #2
    8370:	bhi	83f0 <strspn@plt+0x4ce0>
    8374:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    8378:	cmp	r0, #2
    837c:	ble	83b0 <strspn@plt+0x4ca0>
    8380:	ldr	lr, [pc, #3036]	; 8f64 <strspn@plt+0x5854>
    8384:	mov	r0, #3
    8388:	ldr	ip, [pc, #3032]	; 8f68 <strspn@plt+0x5858>
    838c:	mov	r1, #0
    8390:	ldr	r2, [pc, #3028]	; 8f6c <strspn@plt+0x585c>
    8394:	add	lr, pc, lr
    8398:	add	ip, pc, ip
    839c:	movw	r3, #890	; 0x37a
    83a0:	add	r2, pc, r2
    83a4:	str	lr, [sp]
    83a8:	str	ip, [sp, #4]
    83ac:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    83b0:	sub	r5, fp, #96	; 0x60
    83b4:	mvn	r4, #21
    83b8:	mov	r0, r5
    83bc:	bl	19788 <strspn@plt+0x16078>
    83c0:	ldr	r0, [fp, #-124]	; 0xffffff84
    83c4:	cmp	r0, #0
    83c8:	beq	83d0 <strspn@plt+0x4cc0>
    83cc:	bl	24088 <strspn@plt+0x20978>
    83d0:	ldr	r6, [fp, #-128]	; 0xffffff80
    83d4:	mov	r0, r4
    83d8:	ldr	r2, [fp, #-40]	; 0xffffffd8
    83dc:	ldr	r3, [r6]
    83e0:	cmp	r2, r3
    83e4:	bne	8e7c <strspn@plt+0x576c>
    83e8:	sub	sp, fp, #32
    83ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    83f0:	cmp	r0, #4
    83f4:	bls	8438 <strspn@plt+0x4d28>
    83f8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    83fc:	cmp	r0, #2
    8400:	ble	83b0 <strspn@plt+0x4ca0>
    8404:	ldr	lr, [pc, #2916]	; 8f70 <strspn@plt+0x5860>
    8408:	mov	r0, #3
    840c:	ldr	ip, [pc, #2912]	; 8f74 <strspn@plt+0x5864>
    8410:	mov	r1, #0
    8414:	ldr	r2, [pc, #2908]	; 8f78 <strspn@plt+0x5868>
    8418:	add	lr, pc, lr
    841c:	add	ip, pc, ip
    8420:	movw	r3, #895	; 0x37f
    8424:	add	r2, pc, r2
    8428:	str	lr, [sp]
    842c:	str	ip, [sp, #4]
    8430:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    8434:	b	83b0 <strspn@plt+0x4ca0>
    8438:	ldr	r0, [pc, #2876]	; 8f7c <strspn@plt+0x586c>
    843c:	add	r0, pc, r0
    8440:	bl	41b44 <sd_bus_creds_has_bounding_cap@@Base+0x1421c>
    8444:	subs	r9, r0, #0
    8448:	beq	87b4 <strspn@plt+0x50a4>
    844c:	ldr	r3, [pc, #2860]	; 8f80 <strspn@plt+0x5870>
    8450:	sub	r6, fp, #124	; 0x7c
    8454:	ldr	r2, [pc, #2856]	; 8f84 <strspn@plt+0x5874>
    8458:	sub	r5, fp, #96	; 0x60
    845c:	add	r3, pc, r3
    8460:	str	r3, [sp, #12]
    8464:	ldr	r3, [pc, #2844]	; 8f88 <strspn@plt+0x5878>
    8468:	add	r2, pc, r2
    846c:	str	r5, [sp, #4]
    8470:	mov	r0, r7
    8474:	str	r2, [sp]
    8478:	add	r3, pc, r3
    847c:	str	r6, [sp, #8]
    8480:	ldmib	r4, {r1, r2}
    8484:	str	r6, [fp, #-136]	; 0xffffff78
    8488:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
    848c:	subs	sl, r0, #0
    8490:	blt	8724 <strspn@plt+0x5014>
    8494:	ldr	r1, [pc, #2800]	; 8f8c <strspn@plt+0x587c>
    8498:	sub	r2, fp, #120	; 0x78
    849c:	ldr	r0, [fp, #-124]	; 0xffffff84
    84a0:	add	r1, pc, r1
    84a4:	bl	2a22c <strspn@plt+0x26b1c>
    84a8:	cmp	r0, #0
    84ac:	blt	8758 <strspn@plt+0x5048>
    84b0:	ldr	r2, [pc, #2776]	; 8f90 <strspn@plt+0x5880>
    84b4:	mov	r3, r9
    84b8:	ldr	r0, [r4, #8]
    84bc:	ldr	r1, [fp, #-120]	; 0xffffff88
    84c0:	add	r2, pc, r2
    84c4:	bl	cdfc <strspn@plt+0x96ec>
    84c8:	cmp	r0, #0
    84cc:	blt	875c <strspn@plt+0x504c>
    84d0:	sub	r8, fp, #104	; 0x68
    84d4:	mov	r0, r9
    84d8:	mvn	r2, #1
    84dc:	mov	r3, #0
    84e0:	mov	r1, r8
    84e4:	str	r2, [fp, #-104]	; 0xffffff98
    84e8:	str	r3, [fp, #-100]	; 0xffffff9c
    84ec:	bl	41b34 <sd_bus_creds_has_bounding_cap@@Base+0x1420c>
    84f0:	ldr	ip, [pc, #2716]	; 8f94 <strspn@plt+0x5884>
    84f4:	mov	r6, r0
    84f8:	ldr	lr, [pc, #2712]	; 8f98 <strspn@plt+0x5888>
    84fc:	ldr	r1, [pc, #2712]	; 8f9c <strspn@plt+0x588c>
    8500:	add	ip, pc, ip
    8504:	ldr	r2, [pc, #2708]	; 8fa0 <strspn@plt+0x5890>
    8508:	add	lr, pc, lr
    850c:	add	r1, pc, r1
    8510:	str	ip, [fp, #-132]	; 0xffffff7c
    8514:	add	r2, pc, r2
    8518:	str	lr, [fp, #-168]	; 0xffffff58
    851c:	str	r1, [fp, #-144]	; 0xffffff70
    8520:	str	r2, [fp, #-148]	; 0xffffff6c
    8524:	b	8538 <strspn@plt+0x4e28>
    8528:	mov	r0, r9
    852c:	mov	r1, r8
    8530:	bl	41b34 <sd_bus_creds_has_bounding_cap@@Base+0x1420c>
    8534:	mov	r6, r0
    8538:	cmp	r6, #0
    853c:	beq	87d8 <strspn@plt+0x50c8>
    8540:	ldr	r0, [r6]
    8544:	ldr	r1, [fp, #-132]	; 0xffffff7c
    8548:	bl	2fc0 <strcmp@plt>
    854c:	cmp	r0, #0
    8550:	bne	8528 <strspn@plt+0x4e18>
    8554:	ldr	r3, [r6, #20]
    8558:	cmp	r3, #0
    855c:	bne	8528 <strspn@plt+0x4e18>
    8560:	ldr	r0, [r4, #12]
    8564:	cmp	r0, #0
    8568:	beq	857c <strspn@plt+0x4e6c>
    856c:	ldr	r1, [r6, #4]
    8570:	bl	2fc0 <strcmp@plt>
    8574:	cmp	r0, #0
    8578:	bne	8528 <strspn@plt+0x4e18>
    857c:	ldr	r1, [pc, #2592]	; 8fa4 <strspn@plt+0x5894>
    8580:	sub	ip, fp, #124	; 0x7c
    8584:	ldr	r2, [pc, #2588]	; 8fa8 <strspn@plt+0x5898>
    8588:	mov	r0, r7
    858c:	add	r1, pc, r1
    8590:	str	r5, [sp, #4]
    8594:	add	r2, pc, r2
    8598:	str	ip, [sp, #8]
    859c:	str	r1, [sp]
    85a0:	str	r2, [sp, #12]
    85a4:	ldr	r2, [r6, #4]
    85a8:	ldr	r3, [fp, #-168]	; 0xffffff58
    85ac:	str	r2, [sp, #16]
    85b0:	ldmib	r4, {r1, r2}
    85b4:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
    85b8:	subs	sl, r0, #0
    85bc:	blt	8e80 <strspn@plt+0x5770>
    85c0:	ldr	r2, [pc, #2532]	; 8fac <strspn@plt+0x589c>
    85c4:	mov	r1, #97	; 0x61
    85c8:	ldr	r0, [fp, #-124]	; 0xffffff84
    85cc:	add	r2, pc, r2
    85d0:	bl	29108 <strspn@plt+0x259f8>
    85d4:	cmp	r0, #0
    85d8:	blt	8758 <strspn@plt+0x5048>
    85dc:	ldr	lr, [pc, #2508]	; 8fb0 <strspn@plt+0x58a0>
    85e0:	sub	r1, fp, #108	; 0x6c
    85e4:	sub	r2, fp, #116	; 0x74
    85e8:	sub	r3, fp, #112	; 0x70
    85ec:	add	lr, pc, lr
    85f0:	str	r1, [fp, #-152]	; 0xffffff68
    85f4:	str	lr, [fp, #-164]	; 0xffffff5c
    85f8:	str	r2, [fp, #-156]	; 0xffffff64
    85fc:	str	r3, [fp, #-160]	; 0xffffff60
    8600:	b	86ec <strspn@plt+0x4fdc>
    8604:	beq	8740 <strspn@plt+0x5030>
    8608:	ldr	r0, [fp, #-124]	; 0xffffff84
    860c:	sub	r2, fp, #108	; 0x6c
    8610:	ldr	r1, [fp, #-148]	; 0xffffff6c
    8614:	bl	2a22c <strspn@plt+0x26b1c>
    8618:	cmp	r0, #0
    861c:	blt	8710 <strspn@plt+0x5000>
    8620:	ldr	r0, [fp, #-124]	; 0xffffff84
    8624:	mov	r1, #118	; 0x76
    8628:	mov	r2, #0
    862c:	bl	29108 <strspn@plt+0x259f8>
    8630:	cmp	r0, #0
    8634:	blt	8710 <strspn@plt+0x5000>
    8638:	sub	r0, fp, #116	; 0x74
    863c:	sub	r1, fp, #112	; 0x70
    8640:	bl	35b4 <open_memstream@plt>
    8644:	subs	sl, r0, #0
    8648:	beq	8e44 <strspn@plt+0x5734>
    864c:	ldr	r0, [fp, #-124]	; 0xffffff84
    8650:	mov	r1, sl
    8654:	mov	r2, #0
    8658:	bl	7ed0 <strspn@plt+0x47c0>
    865c:	cmp	r0, #0
    8660:	blt	8e30 <strspn@plt+0x5720>
    8664:	mov	r0, sl
    8668:	bl	34dc <fclose@plt>
    866c:	sub	sl, fp, #84	; 0x54
    8670:	mov	r1, #0
    8674:	mov	r2, #40	; 0x28
    8678:	mov	r0, sl
    867c:	bl	3434 <memset@plt>
    8680:	ldr	r2, [r6, #4]
    8684:	ldr	r3, [fp, #-108]	; 0xffffff94
    8688:	mov	r1, sl
    868c:	ldr	ip, [fp, #-164]	; 0xffffff5c
    8690:	mov	r0, r9
    8694:	str	r2, [fp, #-80]	; 0xffffffb0
    8698:	str	r3, [fp, #-76]	; 0xffffffb4
    869c:	str	ip, [fp, #-84]	; 0xffffffac
    86a0:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
    86a4:	subs	sl, r0, #0
    86a8:	beq	86c4 <strspn@plt+0x4fb4>
    86ac:	ldr	r0, [sl, #20]
    86b0:	bl	3080 <free@plt>
    86b4:	ldr	r3, [fp, #-116]	; 0xffffff8c
    86b8:	mov	r2, #0
    86bc:	str	r2, [fp, #-116]	; 0xffffff8c
    86c0:	str	r3, [sl, #20]
    86c4:	ldr	r0, [fp, #-124]	; 0xffffff84
    86c8:	bl	28b30 <strspn@plt+0x25420>
    86cc:	cmp	r0, #0
    86d0:	blt	8710 <strspn@plt+0x5000>
    86d4:	ldr	r0, [fp, #-124]	; 0xffffff84
    86d8:	bl	28b30 <strspn@plt+0x25420>
    86dc:	cmp	r0, #0
    86e0:	blt	8710 <strspn@plt+0x5000>
    86e4:	ldr	r0, [fp, #-116]	; 0xffffff8c
    86e8:	bl	3080 <free@plt>
    86ec:	ldr	r0, [fp, #-124]	; 0xffffff84
    86f0:	mov	r1, #101	; 0x65
    86f4:	ldr	r2, [fp, #-144]	; 0xffffff70
    86f8:	mov	r3, #0
    86fc:	str	r3, [fp, #-116]	; 0xffffff8c
    8700:	str	r3, [fp, #-112]	; 0xffffff90
    8704:	bl	29108 <strspn@plt+0x259f8>
    8708:	cmp	r0, #0
    870c:	bge	8604 <strspn@plt+0x4ef4>
    8710:	bl	3635c <sd_bus_creds_has_bounding_cap@@Base+0x8a34>
    8714:	mov	r4, r0
    8718:	ldr	r0, [fp, #-116]	; 0xffffff8c
    871c:	bl	3080 <free@plt>
    8720:	b	8734 <strspn@plt+0x5024>
    8724:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    8728:	cmp	r0, #2
    872c:	bgt	8764 <strspn@plt+0x5054>
    8730:	mov	r4, sl
    8734:	mov	r0, r9
    8738:	bl	7bf0 <strspn@plt+0x44e0>
    873c:	b	83b8 <strspn@plt+0x4ca8>
    8740:	ldr	r0, [fp, #-116]	; 0xffffff8c
    8744:	bl	3080 <free@plt>
    8748:	ldr	r0, [fp, #-124]	; 0xffffff84
    874c:	bl	28b30 <strspn@plt+0x25420>
    8750:	cmp	r0, #0
    8754:	bge	8528 <strspn@plt+0x4e18>
    8758:	bl	3635c <sd_bus_creds_has_bounding_cap@@Base+0x8a34>
    875c:	mov	r4, r0
    8760:	b	8734 <strspn@plt+0x5024>
    8764:	mov	r0, r5
    8768:	mov	r1, sl
    876c:	ldmib	r4, {r4, r6}
    8770:	bl	19c5c <strspn@plt+0x1654c>
    8774:	ldr	r2, [pc, #2104]	; 8fb4 <strspn@plt+0x58a4>
    8778:	mov	r1, #0
    877c:	ldr	ip, [pc, #2100]	; 8fb8 <strspn@plt+0x58a8>
    8780:	movw	r3, #905	; 0x389
    8784:	add	r2, pc, r2
    8788:	str	r2, [sp, #4]
    878c:	ldr	r2, [pc, #2088]	; 8fbc <strspn@plt+0x58ac>
    8790:	add	ip, pc, ip
    8794:	str	r0, [sp, #16]
    8798:	mov	r0, #3
    879c:	str	r6, [sp, #8]
    87a0:	add	r2, pc, r2
    87a4:	str	r4, [sp, #12]
    87a8:	str	ip, [sp]
    87ac:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    87b0:	b	8730 <strspn@plt+0x5020>
    87b4:	ldr	r0, [pc, #2052]	; 8fc0 <strspn@plt+0x58b0>
    87b8:	movw	r1, #901	; 0x385
    87bc:	ldr	r2, [pc, #2048]	; 8fc4 <strspn@plt+0x58b4>
    87c0:	add	r0, pc, r0
    87c4:	add	r2, pc, r2
    87c8:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    87cc:	mov	r4, r0
    87d0:	sub	r5, fp, #96	; 0x60
    87d4:	b	83b8 <strspn@plt+0x4ca8>
    87d8:	ldr	r3, [pc, #2024]	; 8fc8 <strspn@plt+0x58b8>
    87dc:	add	r3, pc, r3
    87e0:	ldrb	r3, [r3]
    87e4:	cmp	r3, #0
    87e8:	beq	8e24 <strspn@plt+0x5714>
    87ec:	mov	r0, r9
    87f0:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
    87f4:	lsl	r0, r0, #2
    87f8:	mov	r1, r8
    87fc:	add	r2, r0, #14
    8800:	mov	r0, r9
    8804:	bic	r2, r2, #7
    8808:	mvn	r3, #1
    880c:	sub	sp, sp, r2
    8810:	str	r3, [fp, #-104]	; 0xffffff98
    8814:	add	r6, sp, #64	; 0x40
    8818:	mov	r3, #0
    881c:	str	r6, [fp, #-136]	; 0xffffff78
    8820:	str	r3, [fp, #-100]	; 0xffffff9c
    8824:	bl	41b34 <sd_bus_creds_has_bounding_cap@@Base+0x1420c>
    8828:	mov	r6, #4
    882c:	mov	ip, #4
    8830:	str	r6, [fp, #-144]	; 0xffffff70
    8834:	mov	lr, #9
    8838:	mov	r6, r0
    883c:	str	ip, [fp, #-132]	; 0xffffff7c
    8840:	mov	sl, #0
    8844:	mov	r7, #12
    8848:	str	lr, [fp, #-152]	; 0xffffff68
    884c:	b	893c <strspn@plt+0x522c>
    8850:	ldr	r0, [r4, #12]
    8854:	cmp	r0, #0
    8858:	beq	886c <strspn@plt+0x515c>
    885c:	ldr	r1, [r6, #4]
    8860:	bl	2fc0 <strcmp@plt>
    8864:	cmp	r0, #0
    8868:	bne	892c <strspn@plt+0x521c>
    886c:	ldr	r0, [r6, #4]
    8870:	cmp	r0, #0
    8874:	beq	888c <strspn@plt+0x517c>
    8878:	bl	33a4 <strlen@plt>
    887c:	ldr	r1, [fp, #-132]	; 0xffffff7c
    8880:	cmp	r1, r0
    8884:	movcc	r1, r0
    8888:	str	r1, [fp, #-132]	; 0xffffff7c
    888c:	ldr	r0, [r6, #8]
    8890:	cmp	r0, #0
    8894:	beq	88b0 <strspn@plt+0x51a0>
    8898:	bl	33a4 <strlen@plt>
    889c:	ldr	r2, [fp, #-132]	; 0xffffff7c
    88a0:	add	r0, r0, #1
    88a4:	cmp	r2, r0
    88a8:	movcc	r2, r0
    88ac:	str	r2, [fp, #-132]	; 0xffffff7c
    88b0:	ldr	r0, [r6]
    88b4:	cmp	r0, #0
    88b8:	beq	88d0 <strspn@plt+0x51c0>
    88bc:	bl	33a4 <strlen@plt>
    88c0:	ldr	r3, [fp, #-144]	; 0xffffff70
    88c4:	cmp	r3, r0
    88c8:	movcc	r3, r0
    88cc:	str	r3, [fp, #-144]	; 0xffffff70
    88d0:	ldr	r0, [r6, #12]
    88d4:	cmp	r0, #0
    88d8:	beq	88f0 <strspn@plt+0x51e0>
    88dc:	bl	33a4 <strlen@plt>
    88e0:	ldr	ip, [fp, #-152]	; 0xffffff68
    88e4:	cmp	ip, r0
    88e8:	movcc	ip, r0
    88ec:	str	ip, [fp, #-152]	; 0xffffff68
    88f0:	ldr	r0, [r6, #16]
    88f4:	cmp	r0, #0
    88f8:	beq	8908 <strspn@plt+0x51f8>
    88fc:	bl	33a4 <strlen@plt>
    8900:	cmp	r7, r0
    8904:	movcc	r7, r0
    8908:	ldr	r0, [r6, #20]
    890c:	cmp	r0, #0
    8910:	beq	8920 <strspn@plt+0x5210>
    8914:	bl	33a4 <strlen@plt>
    8918:	cmp	r7, r0
    891c:	movcc	r7, r0
    8920:	ldr	lr, [fp, #-136]	; 0xffffff78
    8924:	str	r6, [lr, sl, lsl #2]
    8928:	add	sl, sl, #1
    892c:	mov	r0, r9
    8930:	mov	r1, r8
    8934:	bl	41b34 <sd_bus_creds_has_bounding_cap@@Base+0x1420c>
    8938:	mov	r6, r0
    893c:	cmp	r6, #0
    8940:	bne	8850 <strspn@plt+0x5140>
    8944:	ldr	r3, [pc, #1664]	; 8fcc <strspn@plt+0x58bc>
    8948:	mov	r1, sl
    894c:	ldr	r0, [fp, #-136]	; 0xffffff78
    8950:	mov	r2, #4
    8954:	add	r3, pc, r3
    8958:	cmp	r7, #40	; 0x28
    895c:	movcs	r7, #40	; 0x28
    8960:	str	r7, [fp, #-192]	; 0xffffff40
    8964:	bl	362c <qsort@plt>
    8968:	ldr	r3, [pc, #1632]	; 8fd0 <strspn@plt+0x58c0>
    896c:	add	r3, pc, r3
    8970:	ldrb	r3, [r3]
    8974:	cmp	r3, #0
    8978:	bne	8dbc <strspn@plt+0x56ac>
    897c:	ldr	r8, [pc, #1616]	; 8fd4 <strspn@plt+0x58c4>
    8980:	mov	r6, #0
    8984:	add	r8, pc, r8
    8988:	str	r8, [fp, #-212]	; 0xffffff2c
    898c:	ldr	r8, [pc, #1604]	; 8fd8 <strspn@plt+0x58c8>
    8990:	add	r8, pc, r8
    8994:	str	r8, [fp, #-196]	; 0xffffff3c
    8998:	ldr	r8, [pc, #1596]	; 8fdc <strspn@plt+0x58cc>
    899c:	add	r8, pc, r8
    89a0:	str	r8, [fp, #-200]	; 0xffffff38
    89a4:	ldr	r8, [pc, #1588]	; 8fe0 <strspn@plt+0x58d0>
    89a8:	add	r8, pc, r8
    89ac:	str	r8, [fp, #-204]	; 0xffffff34
    89b0:	ldr	r8, [pc, #1580]	; 8fe4 <strspn@plt+0x58d4>
    89b4:	add	r8, pc, r8
    89b8:	str	r8, [fp, #-208]	; 0xffffff30
    89bc:	b	8ac4 <strspn@plt+0x53b4>
    89c0:	orrs	r2, r0, r1
    89c4:	bne	8d10 <strspn@plt+0x5600>
    89c8:	ldrb	ip, [r7, #24]
    89cc:	cmp	ip, #0
    89d0:	bne	8d8c <strspn@plt+0x567c>
    89d4:	ldr	lr, [pc, #1548]	; 8fe8 <strspn@plt+0x58d8>
    89d8:	add	lr, pc, lr
    89dc:	str	lr, [fp, #-188]	; 0xffffff44
    89e0:	ldr	r2, [fp, #-208]	; 0xffffff30
    89e4:	str	r2, [fp, #-172]	; 0xffffff54
    89e8:	str	r2, [fp, #-216]	; 0xffffff28
    89ec:	mov	r2, #32
    89f0:	mov	r3, #0
    89f4:	and	r2, r2, r0
    89f8:	and	r3, r3, r1
    89fc:	orrs	lr, r2, r3
    8a00:	beq	8c7c <strspn@plt+0x556c>
    8a04:	ldr	r7, [pc, #1504]	; 8fec <strspn@plt+0x58dc>
    8a08:	add	r7, pc, r7
    8a0c:	mov	r2, #64	; 0x40
    8a10:	mov	r3, #0
    8a14:	and	r2, r2, r0
    8a18:	and	r3, r3, r1
    8a1c:	orrs	r1, r2, r3
    8a20:	beq	8c70 <strspn@plt+0x5560>
    8a24:	ldr	lr, [pc, #1476]	; 8ff0 <strspn@plt+0x58e0>
    8a28:	add	lr, pc, lr
    8a2c:	cmp	ip, #0
    8a30:	ldreq	ip, [fp, #-204]	; 0xffffff34
    8a34:	ldrne	ip, [pc, #1464]	; 8ff4 <strspn@plt+0x58e4>
    8a38:	addne	ip, pc, ip
    8a3c:	str	r8, [sp, #8]
    8a40:	mov	r0, #1
    8a44:	ldr	r8, [fp, #-144]	; 0xffffff70
    8a48:	ldr	r2, [fp, #-164]	; 0xffffff5c
    8a4c:	ldr	r3, [fp, #-176]	; 0xffffff50
    8a50:	str	r8, [sp, #12]
    8a54:	ldr	r8, [fp, #-180]	; 0xffffff4c
    8a58:	str	r2, [sp]
    8a5c:	str	r3, [sp, #4]
    8a60:	str	r8, [sp, #16]
    8a64:	ldr	r8, [fp, #-152]	; 0xffffff68
    8a68:	ldr	r2, [fp, #-168]	; 0xffffff58
    8a6c:	ldr	r3, [fp, #-156]	; 0xffffff64
    8a70:	str	r8, [sp, #20]
    8a74:	ldr	r8, [fp, #-184]	; 0xffffff48
    8a78:	ldr	r1, [fp, #-200]	; 0xffffff38
    8a7c:	str	r7, [sp, #48]	; 0x30
    8a80:	str	r8, [sp, #24]
    8a84:	ldr	r8, [fp, #-192]	; 0xffffff40
    8a88:	str	lr, [sp, #52]	; 0x34
    8a8c:	str	ip, [sp, #56]	; 0x38
    8a90:	str	r8, [sp, #28]
    8a94:	ldr	r8, [fp, #-140]	; 0xffffff74
    8a98:	str	r8, [sp, #32]
    8a9c:	ldr	r8, [fp, #-188]	; 0xffffff44
    8aa0:	str	r8, [sp, #36]	; 0x24
    8aa4:	ldr	r8, [fp, #-172]	; 0xffffff54
    8aa8:	str	r8, [sp, #40]	; 0x28
    8aac:	ldr	r8, [fp, #-216]	; 0xffffff28
    8ab0:	str	r8, [sp, #44]	; 0x2c
    8ab4:	bl	3470 <__printf_chk@plt>
    8ab8:	ldr	r0, [fp, #-148]	; 0xffffff6c
    8abc:	bl	3080 <free@plt>
    8ac0:	add	r6, r6, #1
    8ac4:	cmp	r6, sl
    8ac8:	beq	8d9c <strspn@plt+0x568c>
    8acc:	ldr	r0, [r4, #12]
    8ad0:	ldr	r8, [fp, #-136]	; 0xffffff78
    8ad4:	cmp	r0, #0
    8ad8:	ldr	r7, [r8, r6, lsl #2]
    8adc:	beq	8c88 <strspn@plt+0x5578>
    8ae0:	ldr	r1, [r7, #4]
    8ae4:	bl	2fc0 <strcmp@plt>
    8ae8:	subs	r8, r0, #0
    8aec:	bne	8ac0 <strspn@plt+0x53b0>
    8af0:	ldr	r1, [pc, #1280]	; 8ff8 <strspn@plt+0x58e8>
    8af4:	ldr	r0, [r7]
    8af8:	add	r1, pc, r1
    8afc:	bl	2fc0 <strcmp@plt>
    8b00:	cmp	r0, #0
    8b04:	beq	8ac0 <strspn@plt+0x53b0>
    8b08:	ldr	r0, [r7, #20]
    8b0c:	cmp	r0, #0
    8b10:	beq	8ca0 <strspn@plt+0x5590>
    8b14:	ldr	r1, [fp, #-192]	; 0xffffff40
    8b18:	mov	r2, #100	; 0x64
    8b1c:	bl	3d960 <sd_bus_creds_has_bounding_cap@@Base+0x10038>
    8b20:	cmp	r0, #0
    8b24:	str	r0, [fp, #-148]	; 0xffffff6c
    8b28:	beq	8e60 <strspn@plt+0x5750>
    8b2c:	ldr	r1, [fp, #-148]	; 0xffffff6c
    8b30:	str	r1, [fp, #-140]	; 0xffffff74
    8b34:	cmp	r8, #0
    8b38:	bne	8cd0 <strspn@plt+0x55c0>
    8b3c:	ldr	lr, [pc, #1208]	; 8ffc <strspn@plt+0x58ec>
    8b40:	ldr	r1, [pc, #1208]	; 9000 <strspn@plt+0x58f0>
    8b44:	add	lr, pc, lr
    8b48:	str	lr, [fp, #-168]	; 0xffffff58
    8b4c:	add	r1, pc, r1
    8b50:	str	r1, [fp, #-156]	; 0xffffff64
    8b54:	eor	r3, r8, #1
    8b58:	ldr	r2, [fp, #-132]	; 0xffffff7c
    8b5c:	ldr	r0, [r7]
    8b60:	uxtb	r3, r3
    8b64:	ldr	r1, [fp, #-196]	; 0xffffff3c
    8b68:	rsb	r3, r3, r2
    8b6c:	str	r3, [fp, #-164]	; 0xffffff5c
    8b70:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    8b74:	ldmib	r7, {r2, r3}
    8b78:	cmp	r0, #0
    8b7c:	movne	r3, r2
    8b80:	cmp	r3, #0
    8b84:	beq	8d50 <strspn@plt+0x5640>
    8b88:	ldrb	r2, [r3]
    8b8c:	cmp	r2, #0
    8b90:	strne	r3, [fp, #-176]	; 0xffffff50
    8b94:	ldreq	r3, [pc, #1128]	; 9004 <strspn@plt+0x58f4>
    8b98:	addeq	r3, pc, r3
    8b9c:	streq	r3, [fp, #-176]	; 0xffffff50
    8ba0:	cmp	r8, #0
    8ba4:	bne	8cf8 <strspn@plt+0x55e8>
    8ba8:	ldr	r8, [pc, #1112]	; 9008 <strspn@plt+0x58f8>
    8bac:	add	r8, pc, r8
    8bb0:	ldr	r3, [r7]
    8bb4:	cmp	r3, #0
    8bb8:	beq	8d60 <strspn@plt+0x5650>
    8bbc:	ldrb	r2, [r3]
    8bc0:	cmp	r2, #0
    8bc4:	strne	r3, [fp, #-180]	; 0xffffff4c
    8bc8:	ldreq	lr, [pc, #1084]	; 900c <strspn@plt+0x58fc>
    8bcc:	addeq	lr, pc, lr
    8bd0:	streq	lr, [fp, #-180]	; 0xffffff4c
    8bd4:	ldr	r3, [r7, #12]
    8bd8:	cmp	r3, #0
    8bdc:	beq	8d40 <strspn@plt+0x5630>
    8be0:	ldrb	r2, [r3]
    8be4:	cmp	r2, #0
    8be8:	strne	r3, [fp, #-184]	; 0xffffff48
    8bec:	ldreq	lr, [pc, #1052]	; 9010 <strspn@plt+0x5900>
    8bf0:	addeq	lr, pc, lr
    8bf4:	streq	lr, [fp, #-184]	; 0xffffff48
    8bf8:	ldrd	r0, [r7, #32]
    8bfc:	mov	r2, #1
    8c00:	mov	r3, #0
    8c04:	and	r2, r2, r0
    8c08:	and	r3, r3, r1
    8c0c:	orrs	lr, r2, r3
    8c10:	beq	89c0 <strspn@plt+0x52b0>
    8c14:	ldr	ip, [pc, #1016]	; 9014 <strspn@plt+0x5904>
    8c18:	add	ip, pc, ip
    8c1c:	str	ip, [fp, #-188]	; 0xffffff44
    8c20:	mov	r2, #8
    8c24:	mov	r3, #0
    8c28:	and	r2, r2, r0
    8c2c:	and	r3, r3, r1
    8c30:	orrs	ip, r2, r3
    8c34:	beq	8d30 <strspn@plt+0x5620>
    8c38:	ldr	lr, [pc, #984]	; 9018 <strspn@plt+0x5908>
    8c3c:	add	lr, pc, lr
    8c40:	str	lr, [fp, #-172]	; 0xffffff54
    8c44:	mov	r2, #16
    8c48:	mov	r3, #0
    8c4c:	and	r2, r2, r0
    8c50:	and	r3, r3, r1
    8c54:	orrs	lr, r2, r3
    8c58:	ldrb	ip, [r7, #24]
    8c5c:	beq	8d20 <strspn@plt+0x5610>
    8c60:	ldr	lr, [pc, #948]	; 901c <strspn@plt+0x590c>
    8c64:	add	lr, pc, lr
    8c68:	str	lr, [fp, #-216]	; 0xffffff28
    8c6c:	b	89ec <strspn@plt+0x52dc>
    8c70:	ldr	lr, [pc, #936]	; 9020 <strspn@plt+0x5910>
    8c74:	add	lr, pc, lr
    8c78:	b	8a2c <strspn@plt+0x531c>
    8c7c:	ldr	r7, [pc, #928]	; 9024 <strspn@plt+0x5914>
    8c80:	add	r7, pc, r7
    8c84:	b	8a0c <strspn@plt+0x52fc>
    8c88:	ldr	r0, [r7]
    8c8c:	ldr	r1, [fp, #-212]	; 0xffffff2c
    8c90:	bl	2fc0 <strcmp@plt>
    8c94:	rsbs	r8, r0, #1
    8c98:	movcc	r8, #0
    8c9c:	b	8b08 <strspn@plt+0x53f8>
    8ca0:	ldr	ip, [r7, #16]
    8ca4:	cmp	ip, #0
    8ca8:	str	ip, [fp, #-140]	; 0xffffff74
    8cac:	beq	8da4 <strspn@plt+0x5694>
    8cb0:	ldrb	r3, [ip]
    8cb4:	cmp	r3, #0
    8cb8:	strne	r0, [fp, #-148]	; 0xffffff6c
    8cbc:	ldreq	lr, [pc, #868]	; 9028 <strspn@plt+0x5918>
    8cc0:	streq	r3, [fp, #-148]	; 0xffffff6c
    8cc4:	addeq	lr, pc, lr
    8cc8:	streq	lr, [fp, #-140]	; 0xffffff74
    8ccc:	b	8b34 <strspn@plt+0x5424>
    8cd0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    8cd4:	cmp	r0, #0
    8cd8:	bne	8d70 <strspn@plt+0x5660>
    8cdc:	ldr	ip, [pc, #840]	; 902c <strspn@plt+0x591c>
    8ce0:	add	ip, pc, ip
    8ce4:	str	ip, [fp, #-168]	; 0xffffff58
    8ce8:	ldr	lr, [pc, #832]	; 9030 <strspn@plt+0x5920>
    8cec:	add	lr, pc, lr
    8cf0:	str	lr, [fp, #-156]	; 0xffffff64
    8cf4:	b	8b54 <strspn@plt+0x5444>
    8cf8:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    8cfc:	cmp	r0, #0
    8d00:	beq	8d80 <strspn@plt+0x5670>
    8d04:	ldr	r8, [pc, #808]	; 9034 <strspn@plt+0x5924>
    8d08:	add	r8, pc, r8
    8d0c:	b	8bb0 <strspn@plt+0x54a0>
    8d10:	ldr	lr, [pc, #800]	; 9038 <strspn@plt+0x5928>
    8d14:	add	lr, pc, lr
    8d18:	str	lr, [fp, #-188]	; 0xffffff44
    8d1c:	b	8c20 <strspn@plt+0x5510>
    8d20:	ldr	lr, [pc, #788]	; 903c <strspn@plt+0x592c>
    8d24:	add	lr, pc, lr
    8d28:	str	lr, [fp, #-216]	; 0xffffff28
    8d2c:	b	89ec <strspn@plt+0x52dc>
    8d30:	ldr	ip, [pc, #776]	; 9040 <strspn@plt+0x5930>
    8d34:	add	ip, pc, ip
    8d38:	str	ip, [fp, #-172]	; 0xffffff54
    8d3c:	b	8c44 <strspn@plt+0x5534>
    8d40:	ldr	ip, [pc, #764]	; 9044 <strspn@plt+0x5934>
    8d44:	add	ip, pc, ip
    8d48:	str	ip, [fp, #-184]	; 0xffffff48
    8d4c:	b	8bf8 <strspn@plt+0x54e8>
    8d50:	ldr	ip, [pc, #752]	; 9048 <strspn@plt+0x5938>
    8d54:	add	ip, pc, ip
    8d58:	str	ip, [fp, #-176]	; 0xffffff50
    8d5c:	b	8ba0 <strspn@plt+0x5490>
    8d60:	ldr	ip, [pc, #740]	; 904c <strspn@plt+0x593c>
    8d64:	add	ip, pc, ip
    8d68:	str	ip, [fp, #-180]	; 0xffffff4c
    8d6c:	b	8bd4 <strspn@plt+0x54c4>
    8d70:	ldr	ip, [pc, #728]	; 9050 <strspn@plt+0x5940>
    8d74:	add	ip, pc, ip
    8d78:	str	ip, [fp, #-168]	; 0xffffff58
    8d7c:	b	8ce8 <strspn@plt+0x55d8>
    8d80:	ldr	r8, [pc, #716]	; 9054 <strspn@plt+0x5944>
    8d84:	add	r8, pc, r8
    8d88:	b	8bb0 <strspn@plt+0x54a0>
    8d8c:	ldr	lr, [pc, #708]	; 9058 <strspn@plt+0x5948>
    8d90:	add	lr, pc, lr
    8d94:	str	lr, [fp, #-188]	; 0xffffff44
    8d98:	b	89e0 <strspn@plt+0x52d0>
    8d9c:	mov	r4, #0
    8da0:	b	8734 <strspn@plt+0x5024>
    8da4:	ldr	r2, [fp, #-140]	; 0xffffff74
    8da8:	ldr	r3, [pc, #684]	; 905c <strspn@plt+0x594c>
    8dac:	str	r2, [fp, #-148]	; 0xffffff6c
    8db0:	add	r3, pc, r3
    8db4:	str	r3, [fp, #-140]	; 0xffffff74
    8db8:	b	8b34 <strspn@plt+0x5424>
    8dbc:	ldr	r6, [fp, #-144]	; 0xffffff70
    8dc0:	mov	r0, #1
    8dc4:	ldr	r1, [pc, #660]	; 9060 <strspn@plt+0x5950>
    8dc8:	ldr	r3, [pc, #660]	; 9064 <strspn@plt+0x5954>
    8dcc:	str	r6, [sp]
    8dd0:	add	r1, pc, r1
    8dd4:	ldr	r8, [fp, #-152]	; 0xffffff68
    8dd8:	add	r3, pc, r3
    8ddc:	ldr	r6, [fp, #-192]	; 0xffffff40
    8de0:	ldr	lr, [pc, #640]	; 9068 <strspn@plt+0x5958>
    8de4:	ldr	ip, [pc, #640]	; 906c <strspn@plt+0x595c>
    8de8:	str	r1, [sp, #20]
    8dec:	add	lr, pc, lr
    8df0:	str	r3, [sp, #24]
    8df4:	add	ip, pc, ip
    8df8:	ldr	r1, [pc, #624]	; 9070 <strspn@plt+0x5960>
    8dfc:	ldr	r3, [pc, #624]	; 9074 <strspn@plt+0x5964>
    8e00:	ldr	r2, [fp, #-132]	; 0xffffff7c
    8e04:	add	r1, pc, r1
    8e08:	str	r8, [sp, #8]
    8e0c:	add	r3, pc, r3
    8e10:	str	r6, [sp, #16]
    8e14:	str	lr, [sp, #4]
    8e18:	str	ip, [sp, #12]
    8e1c:	bl	3470 <__printf_chk@plt>
    8e20:	b	897c <strspn@plt+0x526c>
    8e24:	mov	r0, r6
    8e28:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    8e2c:	b	87ec <strspn@plt+0x50dc>
    8e30:	bl	3635c <sd_bus_creds_has_bounding_cap@@Base+0x8a34>
    8e34:	mov	r4, r0
    8e38:	mov	r0, sl
    8e3c:	bl	34dc <fclose@plt>
    8e40:	b	8718 <strspn@plt+0x5008>
    8e44:	ldr	r0, [pc, #556]	; 9078 <strspn@plt+0x5968>
    8e48:	mov	r1, #964	; 0x3c4
    8e4c:	ldr	r2, [pc, #552]	; 907c <strspn@plt+0x596c>
    8e50:	add	r0, pc, r0
    8e54:	add	r2, pc, r2
    8e58:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    8e5c:	b	8714 <strspn@plt+0x5004>
    8e60:	ldr	r0, [pc, #536]	; 9080 <strspn@plt+0x5970>
    8e64:	movw	r1, #1059	; 0x423
    8e68:	ldr	r2, [pc, #532]	; 9084 <strspn@plt+0x5974>
    8e6c:	add	r0, pc, r0
    8e70:	add	r2, pc, r2
    8e74:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    8e78:	b	875c <strspn@plt+0x504c>
    8e7c:	bl	314c <__stack_chk_fail@plt>
    8e80:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    8e84:	cmp	r0, #2
    8e88:	ble	8730 <strspn@plt+0x5020>
    8e8c:	mov	r0, r5
    8e90:	mov	r1, sl
    8e94:	bl	19c5c <strspn@plt+0x1654c>
    8e98:	ldr	r2, [pc, #488]	; 9088 <strspn@plt+0x5978>
    8e9c:	mov	r1, #0
    8ea0:	ldr	ip, [pc, #484]	; 908c <strspn@plt+0x597c>
    8ea4:	mov	r3, #932	; 0x3a4
    8ea8:	add	r2, pc, r2
    8eac:	str	r2, [sp, #4]
    8eb0:	ldr	r2, [pc, #472]	; 9090 <strspn@plt+0x5980>
    8eb4:	add	ip, pc, ip
    8eb8:	str	r0, [sp, #8]
    8ebc:	mov	r0, #3
    8ec0:	str	ip, [sp]
    8ec4:	add	r2, pc, r2
    8ec8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    8ecc:	b	8730 <strspn@plt+0x5020>
    8ed0:	mov	r4, r0
    8ed4:	ldr	r0, [fp, #-116]	; 0xffffff8c
    8ed8:	bl	3080 <free@plt>
    8edc:	mov	r0, r9
    8ee0:	bl	7bf0 <strspn@plt+0x44e0>
    8ee4:	mov	r0, r5
    8ee8:	bl	19788 <strspn@plt+0x16078>
    8eec:	ldr	r0, [fp, #-124]	; 0xffffff84
    8ef0:	cmp	r0, #0
    8ef4:	beq	8efc <strspn@plt+0x57ec>
    8ef8:	bl	24088 <strspn@plt+0x20978>
    8efc:	mov	r0, r4
    8f00:	bl	36a4 <_Unwind_Resume@plt>
    8f04:	mov	r4, r0
    8f08:	b	8ee4 <strspn@plt+0x57d4>
    8f0c:	mov	r4, r0
    8f10:	b	8eec <strspn@plt+0x57dc>
    8f14:	mov	r4, r0
    8f18:	mov	r0, sl
    8f1c:	bl	34dc <fclose@plt>
    8f20:	b	8ed4 <strspn@plt+0x57c4>
    8f24:	b	8ed0 <strspn@plt+0x57c0>
    8f28:	mov	r4, r0
    8f2c:	sub	r5, fp, #96	; 0x60
    8f30:	b	8ee4 <strspn@plt+0x57d4>
    8f34:	mov	r4, r0
    8f38:	b	8edc <strspn@plt+0x57cc>
    8f3c:	mov	r4, r0
    8f40:	mov	r8, #0
    8f44:	str	r8, [fp, #-148]	; 0xffffff6c
    8f48:	ldr	r0, [fp, #-148]	; 0xffffff6c
    8f4c:	bl	3080 <free@plt>
    8f50:	b	8edc <strspn@plt+0x57cc>
    8f54:	mov	r4, r0
    8f58:	b	8f48 <strspn@plt+0x5838>
    8f5c:			; <UNDEFINED> instruction: 0x000639bc
    8f60:	andeq	r0, r0, r8, lsr #5
    8f64:	andeq	r2, r4, r0, lsr #8
    8f68:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
    8f6c:	andeq	r0, r4, r8, lsr sp
    8f70:	muleq	r4, ip, r3
    8f74:	muleq	r4, r8, lr
    8f78:			; <UNDEFINED> instruction: 0x00040cb4
    8f7c:	andeq	r2, r6, ip, lsl r6
    8f80:	ldrdeq	r5, [r4], -r4
    8f84:	andeq	r0, r4, r4, lsl #29
    8f88:	andeq	r0, r4, r0, asr lr
    8f8c:	andeq	r8, r4, r0, lsr sl
    8f90:	strdeq	r2, [r6], -r0
    8f94:	andeq	r2, r4, r4, asr #2
    8f98:	andeq	r0, r4, r4, lsr #28
    8f9c:	andeq	r0, r4, r0, asr lr
    8fa0:			; <UNDEFINED> instruction: 0x000489bc
    8fa4:	andeq	r0, r4, r0, asr #27
    8fa8:	andeq	r8, r4, ip, lsr r9
    8fac:	andeq	r0, r4, r8, lsl #27
    8fb0:	andeq	r2, r4, r8, asr r0
    8fb4:	andeq	r0, r4, r4, ror fp
    8fb8:	andeq	r2, r4, r4, lsr #32
    8fbc:	andeq	r0, r4, r8, lsr r9
    8fc0:	andeq	r0, r4, r8, lsl r9
    8fc4:	strdeq	r1, [r4], -r0
    8fc8:	andeq	r3, r6, r4, lsr #20
    8fcc:			; <UNDEFINED> instruction: 0xffffecdc
    8fd0:	andeq	r3, r6, ip, lsl #13
    8fd4:	andeq	r0, r4, r0, lsr #20
    8fd8:	andeq	r0, r4, r4, lsl sl
    8fdc:	andeq	r0, r4, r4, lsl sl
    8fe0:	andeq	r4, r4, r8, lsl #31
    8fe4:	andeq	r4, r4, ip, ror pc
    8fe8:	andeq	r0, r4, ip, lsr #17
    8fec:	andeq	r0, r4, r4, asr #16
    8ff0:	andeq	r0, r4, r4, lsr r8
    8ff4:	andeq	r0, r4, r8, lsr r8
    8ff8:	andeq	r0, r4, ip, lsr #17
    8ffc:	andeq	r4, r4, ip, ror #27
    9000:	andeq	r2, r4, r8, asr #2
    9004:	andeq	sp, r4, r4, ror #24
    9008:	andeq	r4, r4, r4, lsl #27
    900c:	andeq	sp, r4, r0, lsr ip
    9010:	andeq	sp, r4, ip, lsl #24
    9014:	andeq	r0, r4, r4, lsl r6
    9018:	strdeq	r0, [r4], -ip
    901c:	andeq	r0, r4, r0, ror #11
    9020:			; <UNDEFINED> instruction: 0x00044cbc
    9024:			; <UNDEFINED> instruction: 0x00044cb0
    9028:	andeq	sp, r4, r8, lsr fp
    902c:	andeq	r4, r4, r0, asr ip
    9030:	andeq	r4, r4, r4, asr #24
    9034:	andeq	r0, r4, ip, lsl r5
    9038:	andeq	r4, r4, ip, lsl ip
    903c:	andeq	r4, r4, ip, lsl #24
    9040:	strdeq	r4, [r4], -ip
    9044:			; <UNDEFINED> instruction: 0x0004dab8
    9048:	andeq	sp, r4, r8, lsr #21
    904c:	muleq	r4, r8, sl
    9050:	andeq	r0, r4, r8, lsl #10
    9054:	andeq	r4, r4, ip, lsr #23
    9058:	andeq	r4, r4, r0, lsr #23
    905c:	andeq	sp, r4, ip, asr #20
    9060:			; <UNDEFINED> instruction: 0x000405bc
    9064:	andeq	r0, r4, r4, asr #11
    9068:	andeq	fp, r4, r8, asr #4
    906c:	andeq	r0, r4, ip, lsl #11
    9070:	andeq	r0, r4, ip, asr r5
    9074:	andeq	r0, r4, ip, ror #10
    9078:	andeq	r0, r4, r8, lsl #5
    907c:	andeq	r1, r4, r0, ror #18
    9080:	andeq	r0, r4, ip, ror #4
    9084:	andeq	r1, r4, r4, asr #18
    9088:	andeq	r0, r4, r4, ror #11
    908c:	andeq	r1, r4, r0, lsl #18
    9090:	andeq	r0, r4, r4, lsl r2
    9094:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    9098:	subs	r6, r0, #0
    909c:	sub	sp, sp, #8
    90a0:	mov	r5, r1
    90a4:	mov	r8, r2
    90a8:	mov	r7, r3
    90ac:	beq	9244 <strspn@plt+0x5b34>
    90b0:	cmp	r1, #0
    90b4:	beq	9218 <strspn@plt+0x5b08>
    90b8:	mov	r0, #1
    90bc:	mov	r1, #40	; 0x28
    90c0:	bl	2f9c <calloc@plt>
    90c4:	subs	r4, r0, #0
    90c8:	beq	9190 <strspn@plt+0x5a80>
    90cc:	ldrd	sl, [sp, #40]	; 0x28
    90d0:	mov	r1, r6
    90d4:	ldr	r3, [pc, #408]	; 9274 <strspn@plt+0x5b64>
    90d8:	add	r0, r4, #4
    90dc:	strb	r7, [r4, #24]
    90e0:	add	r3, pc, r3
    90e4:	strd	sl, [r4, #32]
    90e8:	str	r3, [r4]
    90ec:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    90f0:	cmp	r0, #0
    90f4:	blt	9144 <strspn@plt+0x5a34>
    90f8:	mov	r1, r5
    90fc:	add	r0, r4, #8
    9100:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9104:	cmp	r0, #0
    9108:	blt	9174 <strspn@plt+0x5a64>
    910c:	mov	r1, r8
    9110:	add	r0, r4, #12
    9114:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9118:	cmp	r0, #0
    911c:	blt	91b8 <strspn@plt+0x5aa8>
    9120:	ldr	r0, [sp, #48]	; 0x30
    9124:	mov	r1, r4
    9128:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    912c:	cmp	r0, #0
    9130:	movgt	r5, #0
    9134:	ble	91d4 <strspn@plt+0x5ac4>
    9138:	mov	r0, r5
    913c:	add	sp, sp, #8
    9140:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    9144:	ldr	r0, [pc, #300]	; 9278 <strspn@plt+0x5b68>
    9148:	mov	r1, #840	; 0x348
    914c:	ldr	r2, [pc, #296]	; 927c <strspn@plt+0x5b6c>
    9150:	add	r0, pc, r0
    9154:	add	r2, pc, r2
    9158:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    915c:	mov	r5, r0
    9160:	mov	r0, r4
    9164:	bl	764c <strspn@plt+0x3f3c>
    9168:	mov	r0, r5
    916c:	add	sp, sp, #8
    9170:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    9174:	ldr	r0, [pc, #260]	; 9280 <strspn@plt+0x5b70>
    9178:	mov	r1, #844	; 0x34c
    917c:	ldr	r2, [pc, #256]	; 9284 <strspn@plt+0x5b74>
    9180:	add	r0, pc, r0
    9184:	add	r2, pc, r2
    9188:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    918c:	b	915c <strspn@plt+0x5a4c>
    9190:	ldr	r0, [pc, #240]	; 9288 <strspn@plt+0x5b78>
    9194:	mov	r1, #832	; 0x340
    9198:	ldr	r2, [pc, #236]	; 928c <strspn@plt+0x5b7c>
    919c:	add	r0, pc, r0
    91a0:	add	r2, pc, r2
    91a4:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    91a8:	mov	r5, r0
    91ac:	mov	r0, r5
    91b0:	add	sp, sp, #8
    91b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    91b8:	ldr	r0, [pc, #208]	; 9290 <strspn@plt+0x5b80>
    91bc:	mov	r1, #848	; 0x350
    91c0:	ldr	r2, [pc, #204]	; 9294 <strspn@plt+0x5b84>
    91c4:	add	r0, pc, r0
    91c8:	add	r2, pc, r2
    91cc:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    91d0:	b	915c <strspn@plt+0x5a4c>
    91d4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    91d8:	cmp	r0, #2
    91dc:	ble	9210 <strspn@plt+0x5b00>
    91e0:	ldr	lr, [pc, #176]	; 9298 <strspn@plt+0x5b88>
    91e4:	mov	r0, #3
    91e8:	ldr	ip, [pc, #172]	; 929c <strspn@plt+0x5b8c>
    91ec:	mov	r1, #0
    91f0:	ldr	r2, [pc, #168]	; 92a0 <strspn@plt+0x5b90>
    91f4:	add	lr, pc, lr
    91f8:	add	ip, pc, ip
    91fc:	mov	r3, #852	; 0x354
    9200:	add	r2, pc, r2
    9204:	str	lr, [sp]
    9208:	str	ip, [sp, #4]
    920c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9210:	mvn	r5, #21
    9214:	b	9160 <strspn@plt+0x5a50>
    9218:	ldr	r0, [pc, #132]	; 92a4 <strspn@plt+0x5b94>
    921c:	mov	r2, #828	; 0x33c
    9220:	ldr	r1, [pc, #128]	; 92a8 <strspn@plt+0x5b98>
    9224:	ldr	r3, [pc, #128]	; 92ac <strspn@plt+0x5b9c>
    9228:	add	r0, pc, r0
    922c:	add	r1, pc, r1
    9230:	add	r3, pc, r3
    9234:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    9238:	mov	r5, r0
    923c:	mov	r0, r5
    9240:	bl	36a4 <_Unwind_Resume@plt>
    9244:	ldr	r0, [pc, #100]	; 92b0 <strspn@plt+0x5ba0>
    9248:	movw	r2, #827	; 0x33b
    924c:	ldr	r1, [pc, #96]	; 92b4 <strspn@plt+0x5ba4>
    9250:	ldr	r3, [pc, #96]	; 92b8 <strspn@plt+0x5ba8>
    9254:	add	r0, pc, r0
    9258:	add	r1, pc, r1
    925c:	add	r3, pc, r3
    9260:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    9264:	mov	r5, r0
    9268:	mov	r0, r4
    926c:	bl	764c <strspn@plt+0x3f3c>
    9270:	b	923c <strspn@plt+0x5b2c>
    9274:	andeq	r1, r4, r4, ror #10
    9278:	andeq	pc, r3, r8, lsl #31
    927c:	andeq	r1, r4, ip, asr r7
    9280:	andeq	pc, r3, r8, asr pc	; <UNPREDICTABLE>
    9284:	andeq	r1, r4, ip, lsr #14
    9288:	andeq	pc, r3, ip, lsr pc	; <UNPREDICTABLE>
    928c:	andeq	r1, r4, r0, lsl r7
    9290:	andeq	pc, r3, r4, lsl pc	; <UNPREDICTABLE>
    9294:	andeq	r1, r4, r8, ror #13
    9298:			; <UNDEFINED> instruction: 0x000416bc
    929c:	andeq	r0, r4, r0, ror #3
    92a0:	ldrdeq	pc, [r3], -r8
    92a4:	andeq	sl, r4, r4, asr #6
    92a8:	andeq	pc, r3, ip, lsr #29
    92ac:	andeq	r1, r4, ip, lsr r6
    92b0:	andeq	r0, r4, r0, asr r1
    92b4:	andeq	pc, r3, r0, lsl #29
    92b8:	andeq	r1, r4, r0, lsl r6
    92bc:	push	{r4, r5, r6, r7, r8, r9, lr}
    92c0:	subs	r6, r0, #0
    92c4:	sub	sp, sp, #12
    92c8:	mov	r5, r1
    92cc:	mov	r7, r2
    92d0:	beq	9464 <strspn@plt+0x5d54>
    92d4:	cmp	r1, #0
    92d8:	beq	9438 <strspn@plt+0x5d28>
    92dc:	mov	r0, #1
    92e0:	mov	r1, #40	; 0x28
    92e4:	bl	2f9c <calloc@plt>
    92e8:	subs	r4, r0, #0
    92ec:	beq	93b0 <strspn@plt+0x5ca0>
    92f0:	ldrd	r8, [sp, #40]	; 0x28
    92f4:	mov	r1, r6
    92f8:	ldr	r3, [pc, #404]	; 9494 <strspn@plt+0x5d84>
    92fc:	add	r0, r4, #4
    9300:	add	r3, pc, r3
    9304:	strd	r8, [r4, #32]
    9308:	str	r3, [r4]
    930c:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9310:	cmp	r0, #0
    9314:	blt	9364 <strspn@plt+0x5c54>
    9318:	mov	r1, r5
    931c:	add	r0, r4, #8
    9320:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9324:	cmp	r0, #0
    9328:	blt	9394 <strspn@plt+0x5c84>
    932c:	mov	r1, r7
    9330:	add	r0, r4, #12
    9334:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9338:	cmp	r0, #0
    933c:	blt	93d8 <strspn@plt+0x5cc8>
    9340:	ldr	r0, [sp, #48]	; 0x30
    9344:	mov	r1, r4
    9348:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    934c:	cmp	r0, #0
    9350:	movgt	r5, #0
    9354:	ble	93f4 <strspn@plt+0x5ce4>
    9358:	mov	r0, r5
    935c:	add	sp, sp, #12
    9360:	pop	{r4, r5, r6, r7, r8, r9, pc}
    9364:	ldr	r0, [pc, #300]	; 9498 <strspn@plt+0x5d88>
    9368:	movw	r1, #802	; 0x322
    936c:	ldr	r2, [pc, #296]	; 949c <strspn@plt+0x5d8c>
    9370:	add	r0, pc, r0
    9374:	add	r2, pc, r2
    9378:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    937c:	mov	r5, r0
    9380:	mov	r0, r4
    9384:	bl	764c <strspn@plt+0x3f3c>
    9388:	mov	r0, r5
    938c:	add	sp, sp, #12
    9390:	pop	{r4, r5, r6, r7, r8, r9, pc}
    9394:	ldr	r0, [pc, #260]	; 94a0 <strspn@plt+0x5d90>
    9398:	movw	r1, #806	; 0x326
    939c:	ldr	r2, [pc, #256]	; 94a4 <strspn@plt+0x5d94>
    93a0:	add	r0, pc, r0
    93a4:	add	r2, pc, r2
    93a8:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    93ac:	b	937c <strspn@plt+0x5c6c>
    93b0:	ldr	r0, [pc, #240]	; 94a8 <strspn@plt+0x5d98>
    93b4:	movw	r1, #795	; 0x31b
    93b8:	ldr	r2, [pc, #236]	; 94ac <strspn@plt+0x5d9c>
    93bc:	add	r0, pc, r0
    93c0:	add	r2, pc, r2
    93c4:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    93c8:	mov	r5, r0
    93cc:	mov	r0, r5
    93d0:	add	sp, sp, #12
    93d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
    93d8:	ldr	r0, [pc, #208]	; 94b0 <strspn@plt+0x5da0>
    93dc:	movw	r1, #810	; 0x32a
    93e0:	ldr	r2, [pc, #204]	; 94b4 <strspn@plt+0x5da4>
    93e4:	add	r0, pc, r0
    93e8:	add	r2, pc, r2
    93ec:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    93f0:	b	937c <strspn@plt+0x5c6c>
    93f4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    93f8:	cmp	r0, #2
    93fc:	ble	9430 <strspn@plt+0x5d20>
    9400:	ldr	lr, [pc, #176]	; 94b8 <strspn@plt+0x5da8>
    9404:	mov	r0, #3
    9408:	ldr	ip, [pc, #172]	; 94bc <strspn@plt+0x5dac>
    940c:	mov	r1, #0
    9410:	ldr	r2, [pc, #168]	; 94c0 <strspn@plt+0x5db0>
    9414:	add	lr, pc, lr
    9418:	add	ip, pc, ip
    941c:	movw	r3, #814	; 0x32e
    9420:	add	r2, pc, r2
    9424:	str	lr, [sp]
    9428:	str	ip, [sp, #4]
    942c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9430:	mvn	r5, #21
    9434:	b	9380 <strspn@plt+0x5c70>
    9438:	ldr	r0, [pc, #132]	; 94c4 <strspn@plt+0x5db4>
    943c:	movw	r2, #791	; 0x317
    9440:	ldr	r1, [pc, #128]	; 94c8 <strspn@plt+0x5db8>
    9444:	ldr	r3, [pc, #128]	; 94cc <strspn@plt+0x5dbc>
    9448:	add	r0, pc, r0
    944c:	add	r1, pc, r1
    9450:	add	r3, pc, r3
    9454:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    9458:	mov	r5, r0
    945c:	mov	r0, r5
    9460:	bl	36a4 <_Unwind_Resume@plt>
    9464:	ldr	r0, [pc, #100]	; 94d0 <strspn@plt+0x5dc0>
    9468:	movw	r2, #790	; 0x316
    946c:	ldr	r1, [pc, #96]	; 94d4 <strspn@plt+0x5dc4>
    9470:	ldr	r3, [pc, #96]	; 94d8 <strspn@plt+0x5dc8>
    9474:	add	r0, pc, r0
    9478:	add	r1, pc, r1
    947c:	add	r3, pc, r3
    9480:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    9484:	mov	r5, r0
    9488:	mov	r0, r4
    948c:	bl	764c <strspn@plt+0x3f3c>
    9490:	b	945c <strspn@plt+0x5d4c>
    9494:	andeq	r0, r4, ip, ror #1
    9498:	andeq	pc, r3, r8, ror #26
    949c:	andeq	r1, r4, r0, lsr #10
    94a0:	andeq	pc, r3, r8, lsr sp	; <UNPREDICTABLE>
    94a4:	strdeq	r1, [r4], -r0
    94a8:	andeq	pc, r3, ip, lsl sp	; <UNPREDICTABLE>
    94ac:	ldrdeq	r1, [r4], -r4
    94b0:	strdeq	pc, [r3], -r4
    94b4:	andeq	r1, r4, ip, lsr #9
    94b8:	andeq	r1, r4, r0, lsl #9
    94bc:	ldrdeq	pc, [r3], -ip
    94c0:			; <UNDEFINED> instruction: 0x0003fcb8
    94c4:	andeq	sl, r4, r4, lsr #2
    94c8:	andeq	pc, r3, ip, lsl #25
    94cc:	andeq	r1, r4, r0, lsl r4
    94d0:	andeq	pc, r3, r0, lsr pc	; <UNPREDICTABLE>
    94d4:	andeq	pc, r3, r0, ror #24
    94d8:	andeq	r1, r4, r4, ror #7
    94dc:	push	{r4, r5, r6, r7, r8, lr}
    94e0:	subs	r6, r0, #0
    94e4:	sub	sp, sp, #8
    94e8:	mov	r5, r1
    94ec:	mov	r7, r2
    94f0:	mov	r8, r3
    94f4:	beq	96b8 <strspn@plt+0x5fa8>
    94f8:	cmp	r1, #0
    94fc:	beq	968c <strspn@plt+0x5f7c>
    9500:	mov	r0, #1
    9504:	mov	r1, #40	; 0x28
    9508:	bl	2f9c <calloc@plt>
    950c:	subs	r4, r0, #0
    9510:	beq	962c <strspn@plt+0x5f1c>
    9514:	ldrd	r2, [sp, #32]
    9518:	mov	r1, r6
    951c:	ldr	ip, [pc, #452]	; 96e8 <strspn@plt+0x5fd8>
    9520:	add	r0, r4, #4
    9524:	add	ip, pc, ip
    9528:	strd	r2, [r4, #32]
    952c:	str	ip, [r4]
    9530:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9534:	cmp	r0, #0
    9538:	blt	959c <strspn@plt+0x5e8c>
    953c:	mov	r1, r5
    9540:	add	r0, r4, #8
    9544:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9548:	cmp	r0, #0
    954c:	blt	95cc <strspn@plt+0x5ebc>
    9550:	mov	r1, r7
    9554:	add	r0, r4, #12
    9558:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    955c:	cmp	r0, #0
    9560:	blt	9654 <strspn@plt+0x5f44>
    9564:	mov	r1, r8
    9568:	add	r0, r4, #16
    956c:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    9570:	cmp	r0, #0
    9574:	blt	9670 <strspn@plt+0x5f60>
    9578:	ldr	r0, [sp, #40]	; 0x28
    957c:	mov	r1, r4
    9580:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    9584:	cmp	r0, #0
    9588:	movgt	r5, #0
    958c:	ble	95e8 <strspn@plt+0x5ed8>
    9590:	mov	r0, r5
    9594:	add	sp, sp, #8
    9598:	pop	{r4, r5, r6, r7, r8, pc}
    959c:	ldr	r0, [pc, #328]	; 96ec <strspn@plt+0x5fdc>
    95a0:	movw	r1, #761	; 0x2f9
    95a4:	ldr	r2, [pc, #324]	; 96f0 <strspn@plt+0x5fe0>
    95a8:	add	r0, pc, r0
    95ac:	add	r2, pc, r2
    95b0:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    95b4:	mov	r5, r0
    95b8:	mov	r0, r4
    95bc:	bl	764c <strspn@plt+0x3f3c>
    95c0:	mov	r0, r5
    95c4:	add	sp, sp, #8
    95c8:	pop	{r4, r5, r6, r7, r8, pc}
    95cc:	ldr	r0, [pc, #288]	; 96f4 <strspn@plt+0x5fe4>
    95d0:	movw	r1, #765	; 0x2fd
    95d4:	ldr	r2, [pc, #284]	; 96f8 <strspn@plt+0x5fe8>
    95d8:	add	r0, pc, r0
    95dc:	add	r2, pc, r2
    95e0:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    95e4:	b	95b4 <strspn@plt+0x5ea4>
    95e8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    95ec:	cmp	r0, #2
    95f0:	ble	9624 <strspn@plt+0x5f14>
    95f4:	ldr	lr, [pc, #256]	; 96fc <strspn@plt+0x5fec>
    95f8:	mov	r0, #3
    95fc:	ldr	ip, [pc, #252]	; 9700 <strspn@plt+0x5ff0>
    9600:	mov	r1, #0
    9604:	ldr	r2, [pc, #248]	; 9704 <strspn@plt+0x5ff4>
    9608:	add	lr, pc, lr
    960c:	add	ip, pc, ip
    9610:	movw	r3, #777	; 0x309
    9614:	add	r2, pc, r2
    9618:	str	lr, [sp]
    961c:	str	ip, [sp, #4]
    9620:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9624:	mvn	r5, #21
    9628:	b	95b8 <strspn@plt+0x5ea8>
    962c:	ldr	r0, [pc, #212]	; 9708 <strspn@plt+0x5ff8>
    9630:	movw	r1, #754	; 0x2f2
    9634:	ldr	r2, [pc, #208]	; 970c <strspn@plt+0x5ffc>
    9638:	add	r0, pc, r0
    963c:	add	r2, pc, r2
    9640:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    9644:	mov	r5, r0
    9648:	mov	r0, r5
    964c:	add	sp, sp, #8
    9650:	pop	{r4, r5, r6, r7, r8, pc}
    9654:	ldr	r0, [pc, #180]	; 9710 <strspn@plt+0x6000>
    9658:	movw	r1, #769	; 0x301
    965c:	ldr	r2, [pc, #176]	; 9714 <strspn@plt+0x6004>
    9660:	add	r0, pc, r0
    9664:	add	r2, pc, r2
    9668:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    966c:	b	95b4 <strspn@plt+0x5ea4>
    9670:	ldr	r0, [pc, #160]	; 9718 <strspn@plt+0x6008>
    9674:	movw	r1, #773	; 0x305
    9678:	ldr	r2, [pc, #156]	; 971c <strspn@plt+0x600c>
    967c:	add	r0, pc, r0
    9680:	add	r2, pc, r2
    9684:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    9688:	b	95b4 <strspn@plt+0x5ea4>
    968c:	ldr	r0, [pc, #140]	; 9720 <strspn@plt+0x6010>
    9690:	movw	r2, #750	; 0x2ee
    9694:	ldr	r1, [pc, #136]	; 9724 <strspn@plt+0x6014>
    9698:	ldr	r3, [pc, #136]	; 9728 <strspn@plt+0x6018>
    969c:	add	r0, pc, r0
    96a0:	add	r1, pc, r1
    96a4:	add	r3, pc, r3
    96a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    96ac:	mov	r5, r0
    96b0:	mov	r0, r5
    96b4:	bl	36a4 <_Unwind_Resume@plt>
    96b8:	ldr	r0, [pc, #108]	; 972c <strspn@plt+0x601c>
    96bc:	movw	r2, #749	; 0x2ed
    96c0:	ldr	r1, [pc, #104]	; 9730 <strspn@plt+0x6020>
    96c4:	ldr	r3, [pc, #104]	; 9734 <strspn@plt+0x6024>
    96c8:	add	r0, pc, r0
    96cc:	add	r1, pc, r1
    96d0:	add	r3, pc, r3
    96d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    96d8:	mov	r5, r0
    96dc:	mov	r0, r4
    96e0:	bl	764c <strspn@plt+0x3f3c>
    96e4:	b	96b0 <strspn@plt+0x5fa0>
    96e8:	andeq	pc, r3, r4, ror #29
    96ec:	andeq	pc, r3, r0, lsr fp	; <UNPREDICTABLE>
    96f0:	andeq	r1, r4, ip, lsr r2
    96f4:	andeq	pc, r3, r0, lsl #22
    96f8:	andeq	r1, r4, ip, lsl #4
    96fc:	andeq	r1, r4, r0, ror #3
    9700:	andeq	pc, r3, r4, lsl #28
    9704:	andeq	pc, r3, r4, asr #21
    9708:	andeq	pc, r3, r0, lsr #21
    970c:	andeq	r1, r4, ip, lsr #3
    9710:	andeq	pc, r3, r8, ror sl	; <UNPREDICTABLE>
    9714:	andeq	r1, r4, r4, lsl #3
    9718:	andeq	pc, r3, ip, asr sl	; <UNPREDICTABLE>
    971c:	andeq	r1, r4, r8, ror #2
    9720:	ldrdeq	r9, [r4], -r0
    9724:	andeq	pc, r3, r8, lsr sl	; <UNPREDICTABLE>
    9728:	ldrdeq	r1, [r4], -ip
    972c:	ldrdeq	pc, [r3], -ip
    9730:	andeq	pc, r3, ip, lsl #20
    9734:			; <UNDEFINED> instruction: 0x000411b0
    9738:	push	{r4, r5, r6, r7, r8, lr}
    973c:	subs	r8, r0, #0
    9740:	sub	sp, sp, #8
    9744:	mov	r4, r2
    9748:	mov	r5, r3
    974c:	ldr	r7, [sp, #32]
    9750:	beq	9880 <strspn@plt+0x6170>
    9754:	cmp	r7, #0
    9758:	beq	9854 <strspn@plt+0x6144>
    975c:	mov	r0, #1
    9760:	mov	r1, #40	; 0x28
    9764:	bl	2f9c <calloc@plt>
    9768:	subs	r6, r0, #0
    976c:	beq	982c <strspn@plt+0x611c>
    9770:	ldr	r3, [pc, #312]	; 98b0 <strspn@plt+0x61a0>
    9774:	mov	r1, r8
    9778:	strd	r4, [r6, #32]
    977c:	add	r0, r6, #4
    9780:	add	r3, pc, r3
    9784:	str	r3, [r6]
    9788:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
    978c:	cmp	r0, #0
    9790:	blt	97b8 <strspn@plt+0x60a8>
    9794:	mov	r0, r7
    9798:	mov	r1, r6
    979c:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    97a0:	cmp	r0, #0
    97a4:	movgt	r4, #0
    97a8:	ble	97e8 <strspn@plt+0x60d8>
    97ac:	mov	r0, r4
    97b0:	add	sp, sp, #8
    97b4:	pop	{r4, r5, r6, r7, r8, pc}
    97b8:	ldr	r0, [pc, #244]	; 98b4 <strspn@plt+0x61a4>
    97bc:	mov	r1, #732	; 0x2dc
    97c0:	ldr	r2, [pc, #240]	; 98b8 <strspn@plt+0x61a8>
    97c4:	add	r0, pc, r0
    97c8:	add	r2, pc, r2
    97cc:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    97d0:	mov	r4, r0
    97d4:	mov	r0, r6
    97d8:	bl	764c <strspn@plt+0x3f3c>
    97dc:	mov	r0, r4
    97e0:	add	sp, sp, #8
    97e4:	pop	{r4, r5, r6, r7, r8, pc}
    97e8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    97ec:	cmp	r0, #2
    97f0:	ble	9824 <strspn@plt+0x6114>
    97f4:	ldr	lr, [pc, #192]	; 98bc <strspn@plt+0x61ac>
    97f8:	mov	r0, #3
    97fc:	ldr	ip, [pc, #188]	; 98c0 <strspn@plt+0x61b0>
    9800:	mov	r1, #0
    9804:	ldr	r2, [pc, #184]	; 98c4 <strspn@plt+0x61b4>
    9808:	add	lr, pc, lr
    980c:	add	ip, pc, ip
    9810:	mov	r3, #736	; 0x2e0
    9814:	add	r2, pc, r2
    9818:	str	lr, [sp]
    981c:	str	ip, [sp, #4]
    9820:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9824:	mvn	r4, #21
    9828:	b	97d4 <strspn@plt+0x60c4>
    982c:	ldr	r0, [pc, #148]	; 98c8 <strspn@plt+0x61b8>
    9830:	movw	r1, #725	; 0x2d5
    9834:	ldr	r2, [pc, #144]	; 98cc <strspn@plt+0x61bc>
    9838:	add	r0, pc, r0
    983c:	add	r2, pc, r2
    9840:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    9844:	mov	r4, r0
    9848:	mov	r0, r4
    984c:	add	sp, sp, #8
    9850:	pop	{r4, r5, r6, r7, r8, pc}
    9854:	ldr	r0, [pc, #116]	; 98d0 <strspn@plt+0x61c0>
    9858:	movw	r2, #721	; 0x2d1
    985c:	ldr	r1, [pc, #112]	; 98d4 <strspn@plt+0x61c4>
    9860:	ldr	r3, [pc, #112]	; 98d8 <strspn@plt+0x61c8>
    9864:	add	r0, pc, r0
    9868:	add	r1, pc, r1
    986c:	add	r3, pc, r3
    9870:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    9874:	mov	r4, r0
    9878:	mov	r0, r4
    987c:	bl	36a4 <_Unwind_Resume@plt>
    9880:	ldr	r0, [pc, #84]	; 98dc <strspn@plt+0x61cc>
    9884:	mov	r2, #720	; 0x2d0
    9888:	ldr	r1, [pc, #80]	; 98e0 <strspn@plt+0x61d0>
    988c:	ldr	r3, [pc, #80]	; 98e4 <strspn@plt+0x61d4>
    9890:	add	r0, pc, r0
    9894:	add	r1, pc, r1
    9898:	add	r3, pc, r3
    989c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    98a0:	mov	r4, r0
    98a4:	mov	r0, r6
    98a8:	bl	764c <strspn@plt+0x3f3c>
    98ac:	b	9878 <strspn@plt+0x6168>
    98b0:	andeq	pc, r3, r4, lsr #24
    98b4:	andeq	pc, r3, r4, lsl r9	; <UNPREDICTABLE>
    98b8:	ldrdeq	r0, [r4], -ip
    98bc:	muleq	r4, ip, pc	; <UNPREDICTABLE>
    98c0:	andeq	pc, r3, r0, lsr #24
    98c4:	andeq	pc, r3, r4, asr #17
    98c8:	andeq	pc, r3, r0, lsr #17
    98cc:	andeq	r0, r4, r8, ror #30
    98d0:	andeq	pc, r3, r0, asr #23
    98d4:	andeq	pc, r3, r0, ror r8	; <UNPREDICTABLE>
    98d8:	andeq	r0, r4, r8, lsr #30
    98dc:	andeq	pc, r3, r4, lsl fp	; <UNPREDICTABLE>
    98e0:	andeq	pc, r3, r4, asr #16
    98e4:	strdeq	r0, [r4], -ip
    98e8:	ldr	r3, [pc, #2788]	; a3d4 <strspn@plt+0x6cc4>
    98ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98f0:	subs	r6, r0, #0
    98f4:	add	fp, sp, #32
    98f8:	ldr	r0, [pc, #2776]	; a3d8 <strspn@plt+0x6cc8>
    98fc:	sub	sp, sp, #76	; 0x4c
    9900:	add	r3, pc, r3
    9904:	str	r2, [fp, #-72]	; 0xffffffb8
    9908:	mov	r5, r1
    990c:	ldr	r0, [r3, r0]
    9910:	ldr	r3, [r0]
    9914:	str	r0, [fp, #-76]	; 0xffffffb4
    9918:	str	r3, [fp, #-40]	; 0xffffffd8
    991c:	beq	a3b4 <strspn@plt+0x6ca4>
    9920:	cmp	r1, #0
    9924:	beq	a394 <strspn@plt+0x6c84>
    9928:	ldr	r3, [fp, #-72]	; 0xffffffb8
    992c:	cmp	r3, #0
    9930:	beq	a374 <strspn@plt+0x6c64>
    9934:	ldr	r1, [fp, #-72]	; 0xffffffb8
    9938:	sub	r8, fp, #52	; 0x34
    993c:	sub	r9, fp, #64	; 0x40
    9940:	sub	r2, fp, #56	; 0x38
    9944:	str	r2, [fp, #-80]	; 0xffffffb0
    9948:	ldr	r3, [r1]
    994c:	mov	r2, r3
    9950:	str	r3, [fp, #-64]	; 0xffffffc0
    9954:	ldrb	r4, [r5]
    9958:	ldr	sl, [r2]
    995c:	cmp	r4, #0
    9960:	beq	9f60 <strspn@plt+0x6850>
    9964:	cmp	sl, #0
    9968:	beq	9f6c <strspn@plt+0x685c>
    996c:	sub	r3, r4, #40	; 0x28
    9970:	add	r1, r2, #4
    9974:	add	r7, r5, #1
    9978:	str	r1, [fp, #-64]	; 0xffffffc0
    997c:	cmp	r3, #83	; 0x53
    9980:	addls	pc, pc, r3, lsl #2
    9984:	b	9ec0 <strspn@plt+0x67b0>
    9988:	b	9e14 <strspn@plt+0x6704>
    998c:	b	9ec0 <strspn@plt+0x67b0>
    9990:	b	9ec0 <strspn@plt+0x67b0>
    9994:	b	9ec0 <strspn@plt+0x67b0>
    9998:	b	9ec0 <strspn@plt+0x67b0>
    999c:	b	9ec0 <strspn@plt+0x67b0>
    99a0:	b	9ec0 <strspn@plt+0x67b0>
    99a4:	b	9ec0 <strspn@plt+0x67b0>
    99a8:	b	9ec0 <strspn@plt+0x67b0>
    99ac:	b	9ec0 <strspn@plt+0x67b0>
    99b0:	b	9ec0 <strspn@plt+0x67b0>
    99b4:	b	9ec0 <strspn@plt+0x67b0>
    99b8:	b	9ec0 <strspn@plt+0x67b0>
    99bc:	b	9ec0 <strspn@plt+0x67b0>
    99c0:	b	9ec0 <strspn@plt+0x67b0>
    99c4:	b	9ec0 <strspn@plt+0x67b0>
    99c8:	b	9ec0 <strspn@plt+0x67b0>
    99cc:	b	9ec0 <strspn@plt+0x67b0>
    99d0:	b	9ec0 <strspn@plt+0x67b0>
    99d4:	b	9ec0 <strspn@plt+0x67b0>
    99d8:	b	9ec0 <strspn@plt+0x67b0>
    99dc:	b	9ec0 <strspn@plt+0x67b0>
    99e0:	b	9ec0 <strspn@plt+0x67b0>
    99e4:	b	9ec0 <strspn@plt+0x67b0>
    99e8:	b	9ec0 <strspn@plt+0x67b0>
    99ec:	b	9ec0 <strspn@plt+0x67b0>
    99f0:	b	9ec0 <strspn@plt+0x67b0>
    99f4:	b	9ec0 <strspn@plt+0x67b0>
    99f8:	b	9ec0 <strspn@plt+0x67b0>
    99fc:	b	9ec0 <strspn@plt+0x67b0>
    9a00:	b	9ec0 <strspn@plt+0x67b0>
    9a04:	b	9ec0 <strspn@plt+0x67b0>
    9a08:	b	9ec0 <strspn@plt+0x67b0>
    9a0c:	b	9ec0 <strspn@plt+0x67b0>
    9a10:	b	9ec0 <strspn@plt+0x67b0>
    9a14:	b	9ec0 <strspn@plt+0x67b0>
    9a18:	b	9ec0 <strspn@plt+0x67b0>
    9a1c:	b	9ec0 <strspn@plt+0x67b0>
    9a20:	b	9ec0 <strspn@plt+0x67b0>
    9a24:	b	9ec0 <strspn@plt+0x67b0>
    9a28:	b	9ec0 <strspn@plt+0x67b0>
    9a2c:	b	9ec0 <strspn@plt+0x67b0>
    9a30:	b	9ec0 <strspn@plt+0x67b0>
    9a34:	b	9ec0 <strspn@plt+0x67b0>
    9a38:	b	9ec0 <strspn@plt+0x67b0>
    9a3c:	b	9ec0 <strspn@plt+0x67b0>
    9a40:	b	9ec0 <strspn@plt+0x67b0>
    9a44:	b	9ec0 <strspn@plt+0x67b0>
    9a48:	b	9ec0 <strspn@plt+0x67b0>
    9a4c:	b	9ec0 <strspn@plt+0x67b0>
    9a50:	b	9ec0 <strspn@plt+0x67b0>
    9a54:	b	9ec0 <strspn@plt+0x67b0>
    9a58:	b	9ec0 <strspn@plt+0x67b0>
    9a5c:	b	9ec0 <strspn@plt+0x67b0>
    9a60:	b	9ec0 <strspn@plt+0x67b0>
    9a64:	b	9ec0 <strspn@plt+0x67b0>
    9a68:	b	9ec0 <strspn@plt+0x67b0>
    9a6c:	b	9d4c <strspn@plt+0x663c>
    9a70:	b	9d1c <strspn@plt+0x660c>
    9a74:	b	9ec0 <strspn@plt+0x67b0>
    9a78:	b	9ce8 <strspn@plt+0x65d8>
    9a7c:	b	9ec0 <strspn@plt+0x67b0>
    9a80:	b	9ec0 <strspn@plt+0x67b0>
    9a84:	b	9ccc <strspn@plt+0x65bc>
    9a88:	b	9c9c <strspn@plt+0x658c>
    9a8c:	b	9c68 <strspn@plt+0x6558>
    9a90:	b	9ec0 <strspn@plt+0x67b0>
    9a94:	b	9ec0 <strspn@plt+0x67b0>
    9a98:	b	9ec0 <strspn@plt+0x67b0>
    9a9c:	b	9ec0 <strspn@plt+0x67b0>
    9aa0:	b	9c34 <strspn@plt+0x6524>
    9aa4:	b	9ccc <strspn@plt+0x65bc>
    9aa8:	b	9ec0 <strspn@plt+0x67b0>
    9aac:	b	9c00 <strspn@plt+0x64f0>
    9ab0:	b	9ec0 <strspn@plt+0x67b0>
    9ab4:	b	9ccc <strspn@plt+0x65bc>
    9ab8:	b	9bcc <strspn@plt+0x64bc>
    9abc:	b	9b98 <strspn@plt+0x6488>
    9ac0:	b	9b4c <strspn@plt+0x643c>
    9ac4:	b	9ec0 <strspn@plt+0x67b0>
    9ac8:	b	9b18 <strspn@plt+0x6408>
    9acc:	b	9ad8 <strspn@plt+0x63c8>
    9ad0:	b	9ec0 <strspn@plt+0x67b0>
    9ad4:	b	9e14 <strspn@plt+0x6704>
    9ad8:	mov	r0, sl
    9adc:	mov	r1, r8
    9ae0:	bl	3afbc <sd_bus_creds_has_bounding_cap@@Base+0xd694>
    9ae4:	cmp	r0, #0
    9ae8:	str	r0, [fp, #-60]	; 0xffffffc4
    9aec:	blt	a1e4 <strspn@plt+0x6ad4>
    9af0:	mov	r0, r6
    9af4:	mov	r1, #121	; 0x79
    9af8:	mov	r2, r8
    9afc:	mov	r5, r7
    9b00:	bl	25c84 <strspn@plt+0x22574>
    9b04:	str	r0, [fp, #-60]	; 0xffffffc4
    9b08:	cmp	r0, #0
    9b0c:	blt	9fb0 <strspn@plt+0x68a0>
    9b10:	ldr	r2, [fp, #-64]	; 0xffffffc0
    9b14:	b	9954 <strspn@plt+0x6244>
    9b18:	mov	r0, sl
    9b1c:	mov	r1, r8
    9b20:	bl	3b4b4 <sd_bus_creds_has_bounding_cap@@Base+0xdb8c>
    9b24:	cmp	r0, #0
    9b28:	str	r0, [fp, #-60]	; 0xffffffc4
    9b2c:	blt	a0f8 <strspn@plt+0x69e8>
    9b30:	mov	r0, r6
    9b34:	mov	r1, #120	; 0x78
    9b38:	mov	r2, r8
    9b3c:	mov	r5, r7
    9b40:	bl	25c84 <strspn@plt+0x22574>
    9b44:	str	r0, [fp, #-60]	; 0xffffffc4
    9b48:	b	9b08 <strspn@plt+0x63f8>
    9b4c:	mov	r0, r6
    9b50:	mov	r1, #118	; 0x76
    9b54:	mov	r2, sl
    9b58:	bl	25c8c <strspn@plt+0x2257c>
    9b5c:	cmp	r0, #0
    9b60:	str	r0, [fp, #-60]	; 0xffffffc4
    9b64:	blt	9fb0 <strspn@plt+0x68a0>
    9b68:	mov	r1, sl
    9b6c:	mov	r0, r6
    9b70:	mov	r2, r9
    9b74:	bl	98e8 <strspn@plt+0x61d8>
    9b78:	cmp	r0, #0
    9b7c:	str	r0, [fp, #-60]	; 0xffffffc4
    9b80:	blt	a144 <strspn@plt+0x6a34>
    9b84:	mov	r0, r6
    9b88:	mov	r5, r7
    9b8c:	bl	265a8 <strspn@plt+0x22e98>
    9b90:	str	r0, [fp, #-60]	; 0xffffffc4
    9b94:	b	9b08 <strspn@plt+0x63f8>
    9b98:	mov	r0, sl
    9b9c:	mov	r1, r8
    9ba0:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
    9ba4:	cmp	r0, #0
    9ba8:	str	r0, [fp, #-60]	; 0xffffffc4
    9bac:	blt	a14c <strspn@plt+0x6a3c>
    9bb0:	mov	r0, r6
    9bb4:	mov	r1, #117	; 0x75
    9bb8:	mov	r2, r8
    9bbc:	mov	r5, r7
    9bc0:	bl	25c84 <strspn@plt+0x22574>
    9bc4:	str	r0, [fp, #-60]	; 0xffffffc4
    9bc8:	b	9b08 <strspn@plt+0x63f8>
    9bcc:	mov	r0, sl
    9bd0:	mov	r1, r8
    9bd4:	bl	3b38c <sd_bus_creds_has_bounding_cap@@Base+0xda64>
    9bd8:	cmp	r0, #0
    9bdc:	str	r0, [fp, #-60]	; 0xffffffc4
    9be0:	blt	a198 <strspn@plt+0x6a88>
    9be4:	mov	r0, r6
    9be8:	mov	r1, #116	; 0x74
    9bec:	mov	r2, r8
    9bf0:	mov	r5, r7
    9bf4:	bl	25c84 <strspn@plt+0x22574>
    9bf8:	str	r0, [fp, #-60]	; 0xffffffc4
    9bfc:	b	9b08 <strspn@plt+0x63f8>
    9c00:	mov	r0, sl
    9c04:	mov	r1, r8
    9c08:	bl	3b100 <sd_bus_creds_has_bounding_cap@@Base+0xd7d8>
    9c0c:	cmp	r0, #0
    9c10:	str	r0, [fp, #-60]	; 0xffffffc4
    9c14:	blt	a060 <strspn@plt+0x6950>
    9c18:	mov	r0, r6
    9c1c:	mov	r1, #113	; 0x71
    9c20:	mov	r2, r8
    9c24:	mov	r5, r7
    9c28:	bl	25c84 <strspn@plt+0x22574>
    9c2c:	str	r0, [fp, #-60]	; 0xffffffc4
    9c30:	b	9b08 <strspn@plt+0x63f8>
    9c34:	mov	r0, sl
    9c38:	mov	r1, r8
    9c3c:	bl	3b244 <sd_bus_creds_has_bounding_cap@@Base+0xd91c>
    9c40:	cmp	r0, #0
    9c44:	str	r0, [fp, #-60]	; 0xffffffc4
    9c48:	blt	a0ac <strspn@plt+0x699c>
    9c4c:	mov	r0, r6
    9c50:	mov	r1, #110	; 0x6e
    9c54:	mov	r2, r8
    9c58:	mov	r5, r7
    9c5c:	bl	25c84 <strspn@plt+0x22574>
    9c60:	str	r0, [fp, #-60]	; 0xffffffc4
    9c64:	b	9b08 <strspn@plt+0x63f8>
    9c68:	mov	r0, sl
    9c6c:	mov	r1, r8
    9c70:	bl	3ae9c <sd_bus_creds_has_bounding_cap@@Base+0xd574>
    9c74:	cmp	r0, #0
    9c78:	str	r0, [fp, #-60]	; 0xffffffc4
    9c7c:	blt	a014 <strspn@plt+0x6904>
    9c80:	mov	r0, r6
    9c84:	mov	r1, #105	; 0x69
    9c88:	mov	r2, r8
    9c8c:	mov	r5, r7
    9c90:	bl	25c84 <strspn@plt+0x22574>
    9c94:	str	r0, [fp, #-60]	; 0xffffffc4
    9c98:	b	9b08 <strspn@plt+0x63f8>
    9c9c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    9ca0:	cmp	r0, #2
    9ca4:	bgt	9f0c <strspn@plt+0x67fc>
    9ca8:	mvn	r4, #21
    9cac:	ldr	r1, [fp, #-76]	; 0xffffffb4
    9cb0:	mov	r0, r4
    9cb4:	ldr	r2, [fp, #-40]	; 0xffffffd8
    9cb8:	ldr	r3, [r1]
    9cbc:	cmp	r2, r3
    9cc0:	bne	a370 <strspn@plt+0x6c60>
    9cc4:	sub	sp, fp, #32
    9cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ccc:	mov	r1, r4
    9cd0:	mov	r2, sl
    9cd4:	mov	r0, r6
    9cd8:	mov	r5, r7
    9cdc:	bl	25c84 <strspn@plt+0x22574>
    9ce0:	str	r0, [fp, #-60]	; 0xffffffc4
    9ce4:	b	9b08 <strspn@plt+0x63f8>
    9ce8:	mov	r0, sl
    9cec:	mov	r1, r8
    9cf0:	bl	3b5dc <sd_bus_creds_has_bounding_cap@@Base+0xdcb4>
    9cf4:	cmp	r0, #0
    9cf8:	str	r0, [fp, #-60]	; 0xffffffc4
    9cfc:	blt	a230 <strspn@plt+0x6b20>
    9d00:	mov	r0, r6
    9d04:	mov	r1, #100	; 0x64
    9d08:	mov	r2, r8
    9d0c:	mov	r5, r7
    9d10:	bl	25c84 <strspn@plt+0x22574>
    9d14:	str	r0, [fp, #-60]	; 0xffffffc4
    9d18:	b	9b08 <strspn@plt+0x63f8>
    9d1c:	mov	r0, sl
    9d20:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
    9d24:	cmp	r0, #0
    9d28:	str	r0, [fp, #-60]	; 0xffffffc4
    9d2c:	blt	a27c <strspn@plt+0x6b6c>
    9d30:	mov	r0, r6
    9d34:	mov	r1, #98	; 0x62
    9d38:	sub	r2, fp, #60	; 0x3c
    9d3c:	mov	r5, r7
    9d40:	bl	25c84 <strspn@plt+0x22574>
    9d44:	str	r0, [fp, #-60]	; 0xffffffc4
    9d48:	b	9b08 <strspn@plt+0x63f8>
    9d4c:	mov	r0, sl
    9d50:	sub	r1, fp, #56	; 0x38
    9d54:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
    9d58:	cmp	r0, #0
    9d5c:	str	r0, [fp, #-60]	; 0xffffffc4
    9d60:	blt	a2c8 <strspn@plt+0x6bb8>
    9d64:	mov	r0, r7
    9d68:	mov	r1, r8
    9d6c:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
    9d70:	cmp	r0, #0
    9d74:	str	r0, [fp, #-60]	; 0xffffffc4
    9d78:	blt	a314 <strspn@plt+0x6c04>
    9d7c:	ldr	r5, [fp, #-52]	; 0xffffffcc
    9d80:	mov	sl, sp
    9d84:	mov	r1, r7
    9d88:	add	r3, r5, #8
    9d8c:	bic	r3, r3, #7
    9d90:	mov	r2, r5
    9d94:	sub	sp, sp, r3
    9d98:	add	r4, sp, #16
    9d9c:	mov	r0, r4
    9da0:	bl	30c8 <memcpy@plt>
    9da4:	mov	r3, #0
    9da8:	mov	r2, r4
    9dac:	strb	r3, [r4, r5]
    9db0:	mov	r0, r6
    9db4:	mov	r1, #97	; 0x61
    9db8:	bl	25c8c <strspn@plt+0x2257c>
    9dbc:	cmp	r0, #0
    9dc0:	str	r0, [fp, #-60]	; 0xffffffc4
    9dc4:	blt	a35c <strspn@plt+0x6c4c>
    9dc8:	ldr	r3, [fp, #-56]	; 0xffffffc8
    9dcc:	cmp	r3, #0
    9dd0:	movne	r5, #0
    9dd4:	bne	9dec <strspn@plt+0x66dc>
    9dd8:	b	9f44 <strspn@plt+0x6834>
    9ddc:	ldr	r3, [fp, #-56]	; 0xffffffc8
    9de0:	add	r5, r5, #1
    9de4:	cmp	r3, r5
    9de8:	bls	9f44 <strspn@plt+0x6834>
    9dec:	mov	r0, r6
    9df0:	mov	r1, r4
    9df4:	mov	r2, r9
    9df8:	bl	98e8 <strspn@plt+0x61d8>
    9dfc:	cmp	r0, #0
    9e00:	str	r0, [fp, #-60]	; 0xffffffc4
    9e04:	bge	9ddc <strspn@plt+0x66cc>
    9e08:	mov	r4, r0
    9e0c:	mov	sp, sl
    9e10:	b	9cac <strspn@plt+0x659c>
    9e14:	mov	r0, r5
    9e18:	mov	r1, r8
    9e1c:	str	r2, [fp, #-64]	; 0xffffffc0
    9e20:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
    9e24:	cmp	r0, #0
    9e28:	str	r0, [fp, #-60]	; 0xffffffc4
    9e2c:	blt	9fbc <strspn@plt+0x68ac>
    9e30:	ldr	r3, [fp, #-52]	; 0xffffffcc
    9e34:	mov	r1, r7
    9e38:	str	sp, [fp, #-84]	; 0xffffffac
    9e3c:	add	r2, r3, #6
    9e40:	sub	sl, r3, #2
    9e44:	bic	r2, r2, #7
    9e48:	sub	sp, sp, r2
    9e4c:	mov	r2, sl
    9e50:	add	r7, sp, #16
    9e54:	mov	r0, r7
    9e58:	bl	30c8 <memcpy@plt>
    9e5c:	cmp	r4, #40	; 0x28
    9e60:	mov	r1, #0
    9e64:	mov	r2, r7
    9e68:	strb	r1, [r7, sl]
    9e6c:	mov	r0, r6
    9e70:	movne	r1, #101	; 0x65
    9e74:	moveq	r1, #114	; 0x72
    9e78:	bl	25c8c <strspn@plt+0x2257c>
    9e7c:	cmp	r0, #0
    9e80:	str	r0, [fp, #-60]	; 0xffffffc4
    9e84:	blt	a004 <strspn@plt+0x68f4>
    9e88:	mov	r1, r7
    9e8c:	mov	r0, r6
    9e90:	mov	r2, r9
    9e94:	bl	98e8 <strspn@plt+0x61d8>
    9e98:	cmp	r0, #0
    9e9c:	str	r0, [fp, #-60]	; 0xffffffc4
    9ea0:	blt	a368 <strspn@plt+0x6c58>
    9ea4:	ldr	r3, [fp, #-52]	; 0xffffffcc
    9ea8:	mov	r0, r6
    9eac:	ldr	sp, [fp, #-84]	; 0xffffffac
    9eb0:	add	r5, r5, r3
    9eb4:	bl	265a8 <strspn@plt+0x22e98>
    9eb8:	str	r0, [fp, #-60]	; 0xffffffc4
    9ebc:	b	9b08 <strspn@plt+0x63f8>
    9ec0:	str	r4, [fp, #-88]	; 0xffffffa8
    9ec4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    9ec8:	cmp	r0, #2
    9ecc:	ble	9ca8 <strspn@plt+0x6598>
    9ed0:	ldr	r2, [pc, #1284]	; a3dc <strspn@plt+0x6ccc>
    9ed4:	mov	r1, #0
    9ed8:	ldr	ip, [pc, #1280]	; a3e0 <strspn@plt+0x6cd0>
    9edc:	movw	r3, #1476	; 0x5c4
    9ee0:	add	r2, pc, r2
    9ee4:	str	r2, [sp, #4]
    9ee8:	ldr	r2, [pc, #1268]	; a3e4 <strspn@plt+0x6cd4>
    9eec:	add	ip, pc, ip
    9ef0:	str	r4, [sp, #8]
    9ef4:	mov	r0, #3
    9ef8:	str	ip, [sp]
    9efc:	add	r2, pc, r2
    9f00:	mvn	r4, #21
    9f04:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9f08:	b	9cac <strspn@plt+0x659c>
    9f0c:	ldr	lr, [pc, #1236]	; a3e8 <strspn@plt+0x6cd8>
    9f10:	mov	r1, #0
    9f14:	ldr	ip, [pc, #1232]	; a3ec <strspn@plt+0x6cdc>
    9f18:	mov	r3, #1472	; 0x5c0
    9f1c:	ldr	r2, [pc, #1228]	; a3f0 <strspn@plt+0x6ce0>
    9f20:	add	lr, pc, lr
    9f24:	add	ip, pc, ip
    9f28:	str	lr, [sp]
    9f2c:	add	r2, pc, r2
    9f30:	str	ip, [sp, #4]
    9f34:	mov	r0, #3
    9f38:	mvn	r4, #21
    9f3c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9f40:	b	9cac <strspn@plt+0x659c>
    9f44:	mov	r0, r6
    9f48:	mov	sp, sl
    9f4c:	ldr	r5, [fp, #-52]	; 0xffffffcc
    9f50:	bl	265a8 <strspn@plt+0x22e98>
    9f54:	add	r5, r7, r5
    9f58:	str	r0, [fp, #-60]	; 0xffffffc4
    9f5c:	b	9b08 <strspn@plt+0x63f8>
    9f60:	ldr	r3, [fp, #-72]	; 0xffffffb8
    9f64:	str	r2, [r3]
    9f68:	b	9cac <strspn@plt+0x659c>
    9f6c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    9f70:	cmp	r0, #2
    9f74:	ble	9ca8 <strspn@plt+0x6598>
    9f78:	ldr	lr, [pc, #1140]	; a3f4 <strspn@plt+0x6ce4>
    9f7c:	mov	r1, sl
    9f80:	ldr	ip, [pc, #1136]	; a3f8 <strspn@plt+0x6ce8>
    9f84:	movw	r3, #1255	; 0x4e7
    9f88:	ldr	r2, [pc, #1132]	; a3fc <strspn@plt+0x6cec>
    9f8c:	add	lr, pc, lr
    9f90:	add	ip, pc, ip
    9f94:	str	lr, [sp]
    9f98:	add	r2, pc, r2
    9f9c:	str	ip, [sp, #4]
    9fa0:	mov	r0, #3
    9fa4:	mvn	r4, #21
    9fa8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9fac:	b	9cac <strspn@plt+0x659c>
    9fb0:	bl	363c8 <sd_bus_creds_has_bounding_cap@@Base+0x8aa0>
    9fb4:	mov	r4, r0
    9fb8:	b	9cac <strspn@plt+0x659c>
    9fbc:	mov	r4, r0
    9fc0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    9fc4:	cmp	r0, #2
    9fc8:	ble	9cac <strspn@plt+0x659c>
    9fcc:	ldr	lr, [pc, #1068]	; a400 <strspn@plt+0x6cf0>
    9fd0:	mov	r0, #3
    9fd4:	ldr	ip, [pc, #1064]	; a404 <strspn@plt+0x6cf4>
    9fd8:	mov	r1, #0
    9fdc:	ldr	r2, [pc, #1060]	; a408 <strspn@plt+0x6cf8>
    9fe0:	add	lr, pc, lr
    9fe4:	add	ip, pc, ip
    9fe8:	movw	r3, #1447	; 0x5a7
    9fec:	add	r2, pc, r2
    9ff0:	str	lr, [sp]
    9ff4:	str	ip, [sp, #4]
    9ff8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    9ffc:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a000:	b	9cac <strspn@plt+0x659c>
    a004:	bl	363c8 <sd_bus_creds_has_bounding_cap@@Base+0x8aa0>
    a008:	mov	r4, r0
    a00c:	ldr	sp, [fp, #-84]	; 0xffffffac
    a010:	b	9cac <strspn@plt+0x659c>
    a014:	mov	r4, r0
    a018:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a01c:	cmp	r0, #2
    a020:	ble	9cac <strspn@plt+0x659c>
    a024:	ldr	r2, [pc, #992]	; a40c <strspn@plt+0x6cfc>
    a028:	mov	r0, #3
    a02c:	ldr	lr, [pc, #988]	; a410 <strspn@plt+0x6d00>
    a030:	mov	r1, #0
    a034:	add	r2, pc, r2
    a038:	str	r2, [sp, #4]
    a03c:	ldr	r2, [pc, #976]	; a414 <strspn@plt+0x6d04>
    a040:	add	lr, pc, lr
    a044:	str	sl, [sp, #8]
    a048:	movw	r3, #1319	; 0x527
    a04c:	str	lr, [sp]
    a050:	add	r2, pc, r2
    a054:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a058:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a05c:	b	9cac <strspn@plt+0x659c>
    a060:	mov	r4, r0
    a064:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a068:	cmp	r0, #2
    a06c:	ble	9cac <strspn@plt+0x659c>
    a070:	ldr	r2, [pc, #928]	; a418 <strspn@plt+0x6d08>
    a074:	mov	r0, #3
    a078:	ldr	lr, [pc, #924]	; a41c <strspn@plt+0x6d0c>
    a07c:	mov	r1, #0
    a080:	add	r2, pc, r2
    a084:	str	r2, [sp, #4]
    a088:	ldr	r2, [pc, #912]	; a420 <strspn@plt+0x6d10>
    a08c:	add	lr, pc, lr
    a090:	str	sl, [sp, #8]
    a094:	movw	r3, #1306	; 0x51a
    a098:	str	lr, [sp]
    a09c:	add	r2, pc, r2
    a0a0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a0a4:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a0a8:	b	9cac <strspn@plt+0x659c>
    a0ac:	mov	r4, r0
    a0b0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a0b4:	cmp	r0, #2
    a0b8:	ble	9cac <strspn@plt+0x659c>
    a0bc:	ldr	r2, [pc, #864]	; a424 <strspn@plt+0x6d14>
    a0c0:	mov	r0, #3
    a0c4:	ldr	lr, [pc, #860]	; a428 <strspn@plt+0x6d18>
    a0c8:	mov	r1, #0
    a0cc:	add	r2, pc, r2
    a0d0:	str	r2, [sp, #4]
    a0d4:	ldr	r2, [pc, #848]	; a42c <strspn@plt+0x6d1c>
    a0d8:	add	lr, pc, lr
    a0dc:	str	sl, [sp, #8]
    a0e0:	movw	r3, #1293	; 0x50d
    a0e4:	str	lr, [sp]
    a0e8:	add	r2, pc, r2
    a0ec:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a0f0:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a0f4:	b	9cac <strspn@plt+0x659c>
    a0f8:	mov	r4, r0
    a0fc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a100:	cmp	r0, #2
    a104:	ble	9cac <strspn@plt+0x659c>
    a108:	ldr	r2, [pc, #800]	; a430 <strspn@plt+0x6d20>
    a10c:	mov	r0, #3
    a110:	ldr	lr, [pc, #796]	; a434 <strspn@plt+0x6d24>
    a114:	mov	r1, #0
    a118:	add	r2, pc, r2
    a11c:	str	r2, [sp, #4]
    a120:	ldr	r2, [pc, #784]	; a438 <strspn@plt+0x6d28>
    a124:	add	lr, pc, lr
    a128:	str	sl, [sp, #8]
    a12c:	movw	r3, #1345	; 0x541
    a130:	str	lr, [sp]
    a134:	add	r2, pc, r2
    a138:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a13c:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a140:	b	9cac <strspn@plt+0x659c>
    a144:	mov	r4, r0
    a148:	b	9cac <strspn@plt+0x659c>
    a14c:	mov	r4, r0
    a150:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a154:	cmp	r0, #2
    a158:	ble	9cac <strspn@plt+0x659c>
    a15c:	ldr	r2, [pc, #728]	; a43c <strspn@plt+0x6d2c>
    a160:	mov	r0, #3
    a164:	ldr	lr, [pc, #724]	; a440 <strspn@plt+0x6d30>
    a168:	mov	r1, #0
    a16c:	add	r2, pc, r2
    a170:	str	r2, [sp, #4]
    a174:	ldr	r2, [pc, #712]	; a444 <strspn@plt+0x6d34>
    a178:	add	lr, pc, lr
    a17c:	str	sl, [sp, #8]
    a180:	movw	r3, #1332	; 0x534
    a184:	str	lr, [sp]
    a188:	add	r2, pc, r2
    a18c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a190:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a194:	b	9cac <strspn@plt+0x659c>
    a198:	mov	r4, r0
    a19c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a1a0:	cmp	r0, #2
    a1a4:	ble	9cac <strspn@plt+0x659c>
    a1a8:	ldr	r2, [pc, #664]	; a448 <strspn@plt+0x6d38>
    a1ac:	mov	r0, #3
    a1b0:	ldr	lr, [pc, #660]	; a44c <strspn@plt+0x6d3c>
    a1b4:	mov	r1, #0
    a1b8:	add	r2, pc, r2
    a1bc:	str	r2, [sp, #4]
    a1c0:	ldr	r2, [pc, #648]	; a450 <strspn@plt+0x6d40>
    a1c4:	add	lr, pc, lr
    a1c8:	str	sl, [sp, #8]
    a1cc:	movw	r3, #1358	; 0x54e
    a1d0:	str	lr, [sp]
    a1d4:	add	r2, pc, r2
    a1d8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a1dc:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a1e0:	b	9cac <strspn@plt+0x659c>
    a1e4:	mov	r4, r0
    a1e8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a1ec:	cmp	r0, #2
    a1f0:	ble	9cac <strspn@plt+0x659c>
    a1f4:	ldr	r2, [pc, #600]	; a454 <strspn@plt+0x6d44>
    a1f8:	mov	r0, #3
    a1fc:	ldr	lr, [pc, #596]	; a458 <strspn@plt+0x6d48>
    a200:	mov	r1, #0
    a204:	add	r2, pc, r2
    a208:	str	r2, [sp, #4]
    a20c:	ldr	r2, [pc, #584]	; a45c <strspn@plt+0x6d4c>
    a210:	add	lr, pc, lr
    a214:	str	sl, [sp, #8]
    a218:	mov	r3, #1280	; 0x500
    a21c:	str	lr, [sp]
    a220:	add	r2, pc, r2
    a224:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a228:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a22c:	b	9cac <strspn@plt+0x659c>
    a230:	mov	r4, r0
    a234:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a238:	cmp	r0, #2
    a23c:	ble	9cac <strspn@plt+0x659c>
    a240:	ldr	r2, [pc, #536]	; a460 <strspn@plt+0x6d50>
    a244:	mov	r0, #3
    a248:	ldr	lr, [pc, #532]	; a464 <strspn@plt+0x6d54>
    a24c:	mov	r1, #0
    a250:	add	r2, pc, r2
    a254:	str	r2, [sp, #4]
    a258:	ldr	r2, [pc, #520]	; a468 <strspn@plt+0x6d58>
    a25c:	add	lr, pc, lr
    a260:	str	sl, [sp, #8]
    a264:	movw	r3, #1372	; 0x55c
    a268:	str	lr, [sp]
    a26c:	add	r2, pc, r2
    a270:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a274:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a278:	b	9cac <strspn@plt+0x659c>
    a27c:	mov	r4, r0
    a280:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a284:	cmp	r0, #2
    a288:	ble	9cac <strspn@plt+0x659c>
    a28c:	ldr	r2, [pc, #472]	; a46c <strspn@plt+0x6d5c>
    a290:	mov	r0, #3
    a294:	ldr	lr, [pc, #468]	; a470 <strspn@plt+0x6d60>
    a298:	mov	r1, #0
    a29c:	add	r2, pc, r2
    a2a0:	str	r2, [sp, #4]
    a2a4:	ldr	r2, [pc, #456]	; a474 <strspn@plt+0x6d64>
    a2a8:	add	lr, pc, lr
    a2ac:	str	sl, [sp, #8]
    a2b0:	movw	r3, #1268	; 0x4f4
    a2b4:	str	lr, [sp]
    a2b8:	add	r2, pc, r2
    a2bc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a2c0:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a2c4:	b	9cac <strspn@plt+0x659c>
    a2c8:	mov	r4, r0
    a2cc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a2d0:	cmp	r0, #2
    a2d4:	ble	9cac <strspn@plt+0x659c>
    a2d8:	ldr	r2, [pc, #408]	; a478 <strspn@plt+0x6d68>
    a2dc:	mov	r0, #3
    a2e0:	ldr	lr, [pc, #404]	; a47c <strspn@plt+0x6d6c>
    a2e4:	mov	r1, #0
    a2e8:	add	r2, pc, r2
    a2ec:	str	r2, [sp, #4]
    a2f0:	ldr	r2, [pc, #392]	; a480 <strspn@plt+0x6d70>
    a2f4:	add	lr, pc, lr
    a2f8:	str	sl, [sp, #8]
    a2fc:	movw	r3, #1393	; 0x571
    a300:	str	lr, [sp]
    a304:	add	r2, pc, r2
    a308:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a30c:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a310:	b	9cac <strspn@plt+0x659c>
    a314:	mov	r4, r0
    a318:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a31c:	cmp	r0, #2
    a320:	ble	9cac <strspn@plt+0x659c>
    a324:	ldr	lr, [pc, #344]	; a484 <strspn@plt+0x6d74>
    a328:	mov	r0, #3
    a32c:	ldr	ip, [pc, #340]	; a488 <strspn@plt+0x6d78>
    a330:	mov	r1, #0
    a334:	ldr	r2, [pc, #336]	; a48c <strspn@plt+0x6d7c>
    a338:	add	lr, pc, lr
    a33c:	add	ip, pc, ip
    a340:	movw	r3, #1399	; 0x577
    a344:	add	r2, pc, r2
    a348:	str	lr, [sp]
    a34c:	str	ip, [sp, #4]
    a350:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a354:	ldr	r4, [fp, #-60]	; 0xffffffc4
    a358:	b	9cac <strspn@plt+0x659c>
    a35c:	bl	363c8 <sd_bus_creds_has_bounding_cap@@Base+0x8aa0>
    a360:	mov	r4, r0
    a364:	b	9e0c <strspn@plt+0x66fc>
    a368:	mov	r4, r0
    a36c:	b	a00c <strspn@plt+0x68fc>
    a370:	bl	314c <__stack_chk_fail@plt>
    a374:	ldr	r0, [pc, #276]	; a490 <strspn@plt+0x6d80>
    a378:	movw	r2, #1241	; 0x4d9
    a37c:	ldr	r1, [pc, #272]	; a494 <strspn@plt+0x6d84>
    a380:	ldr	r3, [pc, #272]	; a498 <strspn@plt+0x6d88>
    a384:	add	r0, pc, r0
    a388:	add	r1, pc, r1
    a38c:	add	r3, pc, r3
    a390:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a394:	ldr	r0, [pc, #256]	; a49c <strspn@plt+0x6d8c>
    a398:	movw	r2, #1240	; 0x4d8
    a39c:	ldr	r1, [pc, #252]	; a4a0 <strspn@plt+0x6d90>
    a3a0:	ldr	r3, [pc, #252]	; a4a4 <strspn@plt+0x6d94>
    a3a4:	add	r0, pc, r0
    a3a8:	add	r1, pc, r1
    a3ac:	add	r3, pc, r3
    a3b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a3b4:	ldr	r0, [pc, #236]	; a4a8 <strspn@plt+0x6d98>
    a3b8:	movw	r2, #1239	; 0x4d7
    a3bc:	ldr	r1, [pc, #232]	; a4ac <strspn@plt+0x6d9c>
    a3c0:	ldr	r3, [pc, #232]	; a4b0 <strspn@plt+0x6da0>
    a3c4:	add	r0, pc, r0
    a3c8:	add	r1, pc, r1
    a3cc:	add	r3, pc, r3
    a3d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a3d4:	strdeq	r2, [r6], -r8
    a3d8:	andeq	r0, r0, r8, lsr #5
    a3dc:	andeq	pc, r3, ip, asr #15
    a3e0:	andeq	r0, r4, r4, lsr #18
    a3e4:	ldrdeq	pc, [r3], -ip
    a3e8:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
    a3ec:	andeq	pc, r3, ip, asr r7	; <UNPREDICTABLE>
    a3f0:	andeq	pc, r3, ip, lsr #3
    a3f4:	andeq	r0, r4, r4, lsl #17
    a3f8:			; <UNDEFINED> instruction: 0x0003f4bc
    a3fc:	andeq	pc, r3, r0, asr #2
    a400:	andeq	r0, r4, r0, lsr r8
    a404:	andeq	pc, r3, r4, ror r6	; <UNPREDICTABLE>
    a408:	andeq	pc, r3, ip, ror #1
    a40c:	andeq	pc, r3, ip, ror #9
    a410:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
    a414:	andeq	pc, r3, r8, lsl #1
    a418:	andeq	pc, r3, r0, ror r4	; <UNPREDICTABLE>
    a41c:	andeq	r0, r4, r4, lsl #15
    a420:	andeq	pc, r3, ip, lsr r0	; <UNPREDICTABLE>
    a424:	strdeq	pc, [r3], -r8
    a428:	andeq	r0, r4, r8, lsr r7
    a42c:	strdeq	lr, [r3], -r0
    a430:	andeq	pc, r3, r4, ror #8
    a434:	andeq	r0, r4, ip, ror #13
    a438:	andeq	lr, r3, r4, lsr #31
    a43c:	andeq	pc, r3, r0, ror #7
    a440:	muleq	r4, r8, r6
    a444:	andeq	lr, r3, r0, asr pc
    a448:	strdeq	pc, [r3], -r0
    a44c:	andeq	r0, r4, ip, asr #12
    a450:	andeq	lr, r3, r4, lsl #30
    a454:	andeq	pc, r3, ip, lsl #5
    a458:	andeq	r0, r4, r0, lsl #12
    a45c:			; <UNDEFINED> instruction: 0x0003eeb8
    a460:	andeq	pc, r3, r8, lsl #7
    a464:			; <UNDEFINED> instruction: 0x000405b4
    a468:	andeq	lr, r3, ip, ror #28
    a46c:	ldrdeq	pc, [r3], -r4
    a470:	andeq	r0, r4, r8, ror #10
    a474:	andeq	lr, r3, r0, lsr #28
    a478:	andeq	pc, r3, r8, lsr #6
    a47c:	andeq	r0, r4, ip, lsl r5
    a480:	ldrdeq	lr, [r3], -r4
    a484:	ldrdeq	r0, [r4], -r8
    a488:	andeq	pc, r3, r0, lsl #6
    a48c:	muleq	r3, r4, sp
    a490:	andeq	fp, r4, r0, lsl #6
    a494:	andeq	lr, r3, r0, asr sp
    a498:	andeq	r0, r4, r4, lsr r4
    a49c:	muleq	r3, ip, r0
    a4a0:	andeq	lr, r3, r0, lsr sp
    a4a4:	andeq	r0, r4, r4, lsl r4
    a4a8:	andeq	r8, r4, r4, asr #30
    a4ac:	andeq	lr, r3, r0, lsl sp
    a4b0:	strdeq	r0, [r4], -r4
    a4b4:	push	{r4, lr}
    a4b8:	mov	r4, r0
    a4bc:	ldr	r0, [r0]
    a4c0:	cmp	r0, #0
    a4c4:	popeq	{r4, pc}
    a4c8:	bl	159e4 <strspn@plt+0x122d4>
    a4cc:	ldr	r0, [r4]
    a4d0:	bl	1367c <strspn@plt+0xff6c>
    a4d4:	ldr	r0, [r4]
    a4d8:	pop	{r4, lr}
    a4dc:	b	13638 <strspn@plt+0xff28>
    a4e0:	push	{r3, lr}
    a4e4:	subs	r3, r1, #0
    a4e8:	mov	r1, r0
    a4ec:	beq	a524 <strspn@plt+0x6e14>
    a4f0:	mov	r0, r3
    a4f4:	bl	422d0 <sd_bus_creds_has_bounding_cap@@Base+0x149a8>
    a4f8:	cmp	r0, #0
    a4fc:	blt	a508 <strspn@plt+0x6df8>
    a500:	mov	r0, #0
    a504:	pop	{r3, pc}
    a508:	ldr	r0, [pc, #52]	; a544 <strspn@plt+0x6e34>
    a50c:	movw	r1, #323	; 0x143
    a510:	ldr	r2, [pc, #48]	; a548 <strspn@plt+0x6e38>
    a514:	add	r0, pc, r0
    a518:	add	r2, pc, r2
    a51c:	pop	{r3, lr}
    a520:	b	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    a524:	ldr	r0, [pc, #32]	; a54c <strspn@plt+0x6e3c>
    a528:	movw	r2, #319	; 0x13f
    a52c:	ldr	r1, [pc, #28]	; a550 <strspn@plt+0x6e40>
    a530:	ldr	r3, [pc, #28]	; a554 <strspn@plt+0x6e44>
    a534:	add	r0, pc, r0
    a538:	add	r1, pc, r1
    a53c:	add	r3, pc, r3
    a540:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a544:	andeq	lr, r3, r4, asr #23
    a548:	andeq	lr, r3, r8, lsl #23
    a54c:	muleq	r3, r4, r1
    a550:	andeq	lr, r3, r0, lsr #23
    a554:	andeq	r0, r4, ip, asr #5
    a558:	push	{r4, r5, r6, lr}
    a55c:	subs	r5, r0, #0
    a560:	mov	r6, r1
    a564:	beq	a5b4 <strspn@plt+0x6ea4>
    a568:	ldr	r0, [r5]
    a56c:	cmp	r0, #0
    a570:	beq	a5d4 <strspn@plt+0x6ec4>
    a574:	bl	40204 <sd_bus_creds_has_bounding_cap@@Base+0x128dc>
    a578:	mov	r4, r0
    a57c:	ldr	r0, [r5, #8]
    a580:	cmp	r0, #0
    a584:	beq	a594 <strspn@plt+0x6e84>
    a588:	mov	r1, r6
    a58c:	bl	40204 <sd_bus_creds_has_bounding_cap@@Base+0x128dc>
    a590:	eor	r4, r4, r0
    a594:	ldr	r0, [r5, #4]
    a598:	cmp	r0, #0
    a59c:	beq	a5ac <strspn@plt+0x6e9c>
    a5a0:	mov	r1, r6
    a5a4:	bl	40204 <sd_bus_creds_has_bounding_cap@@Base+0x128dc>
    a5a8:	eor	r4, r4, r0
    a5ac:	mov	r0, r4
    a5b0:	pop	{r4, r5, r6, pc}
    a5b4:	ldr	r0, [pc, #56]	; a5f4 <strspn@plt+0x6ee4>
    a5b8:	movw	r2, #637	; 0x27d
    a5bc:	ldr	r1, [pc, #52]	; a5f8 <strspn@plt+0x6ee8>
    a5c0:	ldr	r3, [pc, #52]	; a5fc <strspn@plt+0x6eec>
    a5c4:	add	r0, pc, r0
    a5c8:	add	r1, pc, r1
    a5cc:	add	r3, pc, r3
    a5d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a5d4:	ldr	r0, [pc, #36]	; a600 <strspn@plt+0x6ef0>
    a5d8:	movw	r2, #638	; 0x27e
    a5dc:	ldr	r1, [pc, #32]	; a604 <strspn@plt+0x6ef4>
    a5e0:	ldr	r3, [pc, #32]	; a608 <strspn@plt+0x6ef8>
    a5e4:	add	r0, pc, r0
    a5e8:	add	r1, pc, r1
    a5ec:	add	r3, pc, r3
    a5f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a5f4:	andeq	r8, r4, r4, asr #26
    a5f8:	andeq	lr, r3, r0, lsl fp
    a5fc:	andeq	r0, r4, r8, lsr #4
    a600:	andeq	pc, r3, ip, ror #1
    a604:	strdeq	lr, [r3], -r0
    a608:	andeq	r0, r4, r8, lsl #4
    a60c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a610:	sub	sp, sp, #92	; 0x5c
    a614:	ldr	sl, [pc, #1552]	; ac2c <strspn@plt+0x751c>
    a618:	mov	fp, r1
    a61c:	ldr	r3, [pc, #1548]	; ac30 <strspn@plt+0x7520>
    a620:	add	sl, pc, sl
    a624:	str	r0, [sp, #28]
    a628:	str	r2, [sp, #48]	; 0x30
    a62c:	ldr	r3, [sl, r3]
    a630:	ldr	r1, [pc, #1532]	; ac34 <strspn@plt+0x7524>
    a634:	str	r3, [sp, #44]	; 0x2c
    a638:	ldr	r3, [r3]
    a63c:	str	r3, [sp, #84]	; 0x54
    a640:	ldr	r4, [sl, r1]
    a644:	mov	r0, r4
    a648:	bl	41b44 <sd_bus_creds_has_bounding_cap@@Base+0x1421c>
    a64c:	subs	r5, r0, #0
    a650:	beq	a9d8 <strspn@plt+0x72c8>
    a654:	mov	r0, r4
    a658:	bl	41b44 <sd_bus_creds_has_bounding_cap@@Base+0x1421c>
    a65c:	subs	r6, r0, #0
    a660:	beq	a9f8 <strspn@plt+0x72e8>
    a664:	mov	r0, r4
    a668:	bl	41b44 <sd_bus_creds_has_bounding_cap@@Base+0x1421c>
    a66c:	subs	r7, r0, #0
    a670:	beq	aa18 <strspn@plt+0x7308>
    a674:	mov	r0, #2
    a678:	bl	32d8 <malloc@plt>
    a67c:	subs	r4, r0, #0
    a680:	beq	a970 <strspn@plt+0x7260>
    a684:	mov	r3, #47	; 0x2f
    a688:	mov	r0, r5
    a68c:	strh	r3, [r4]
    a690:	mov	r1, r4
    a694:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    a698:	cmp	r0, #0
    a69c:	str	r0, [sp, #24]
    a6a0:	blt	aa48 <strspn@plt+0x7338>
    a6a4:	ldr	r1, [pc, #1420]	; ac38 <strspn@plt+0x7528>
    a6a8:	ldr	r2, [pc, #1420]	; ac3c <strspn@plt+0x752c>
    a6ac:	ldr	r3, [pc, #1420]	; ac40 <strspn@plt+0x7530>
    a6b0:	add	r1, pc, r1
    a6b4:	add	r2, pc, r2
    a6b8:	str	r1, [sp, #32]
    a6bc:	add	r3, pc, r3
    a6c0:	str	r2, [sp, #36]	; 0x24
    a6c4:	str	r3, [sp, #40]	; 0x28
    a6c8:	ldr	r1, [pc, #1396]	; ac44 <strspn@plt+0x7534>
    a6cc:	ldr	r2, [pc, #1396]	; ac48 <strspn@plt+0x7538>
    a6d0:	ldr	r3, [pc, #1396]	; ac4c <strspn@plt+0x753c>
    a6d4:	add	r1, pc, r1
    a6d8:	add	r2, pc, r2
    a6dc:	str	r1, [sp, #52]	; 0x34
    a6e0:	add	r3, pc, r3
    a6e4:	str	r2, [sp, #56]	; 0x38
    a6e8:	str	r3, [sp, #60]	; 0x3c
    a6ec:	b	a6f8 <strspn@plt+0x6fe8>
    a6f0:	mov	r0, r4
    a6f4:	bl	3080 <free@plt>
    a6f8:	mov	r0, r5
    a6fc:	bl	420e0 <sd_bus_creds_has_bounding_cap@@Base+0x147b8>
    a700:	subs	r4, r0, #0
    a704:	beq	a88c <strspn@plt+0x717c>
    a708:	mov	r0, r6
    a70c:	mov	r1, r4
    a710:	bl	41eb8 <sd_bus_creds_has_bounding_cap@@Base+0x14590>
    a714:	cmp	r0, #0
    a718:	bne	a6f0 <strspn@plt+0x6fe0>
    a71c:	mov	r0, r7
    a720:	mov	r1, r4
    a724:	bl	41eb8 <sd_bus_creds_has_bounding_cap@@Base+0x14590>
    a728:	subs	ip, r0, #0
    a72c:	bne	a6f0 <strspn@plt+0x6fe0>
    a730:	ldr	r1, [sp, #36]	; 0x24
    a734:	add	r3, sp, #64	; 0x40
    a738:	ldr	r2, [sp, #40]	; 0x28
    a73c:	add	r8, sp, #72	; 0x48
    a740:	str	r3, [sp, #8]
    a744:	str	r1, [sp]
    a748:	mov	r1, fp
    a74c:	str	r2, [sp, #12]
    a750:	mov	r2, r4
    a754:	str	r8, [sp, #4]
    a758:	ldr	r0, [sp, #28]
    a75c:	ldr	r3, [sp, #32]
    a760:	str	ip, [sp, #64]	; 0x40
    a764:	str	ip, [sp, #72]	; 0x48
    a768:	str	ip, [sp, #76]	; 0x4c
    a76c:	str	ip, [sp, #80]	; 0x50
    a770:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
    a774:	subs	r9, r0, #0
    a778:	blt	a804 <strspn@plt+0x70f4>
    a77c:	ldr	r0, [sp, #64]	; 0x40
    a780:	add	r2, sp, #68	; 0x44
    a784:	ldr	r1, [sp, #52]	; 0x34
    a788:	bl	2a22c <strspn@plt+0x26b1c>
    a78c:	cmp	r0, #0
    a790:	blt	a884 <strspn@plt+0x7174>
    a794:	mov	r0, r4
    a798:	ldr	r1, [sp, #68]	; 0x44
    a79c:	ldr	r2, [sp, #56]	; 0x38
    a7a0:	mov	r3, r5
    a7a4:	bl	cdfc <strspn@plt+0x96ec>
    a7a8:	mov	r9, r0
    a7ac:	mov	r0, r8
    a7b0:	bl	19788 <strspn@plt+0x16078>
    a7b4:	ldr	r0, [sp, #64]	; 0x40
    a7b8:	cmp	r0, #0
    a7bc:	beq	a7c4 <strspn@plt+0x70b4>
    a7c0:	bl	24088 <strspn@plt+0x20978>
    a7c4:	cmp	r9, #0
    a7c8:	blt	a864 <strspn@plt+0x7154>
    a7cc:	mov	r0, r6
    a7d0:	mov	r1, r4
    a7d4:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    a7d8:	cmp	r0, #0
    a7dc:	blt	aa8c <strspn@plt+0x737c>
    a7e0:	bne	a6f8 <strspn@plt+0x6fe8>
    a7e4:	ldr	r0, [pc, #1124]	; ac50 <strspn@plt+0x7540>
    a7e8:	movw	r2, #406	; 0x196
    a7ec:	ldr	r1, [pc, #1120]	; ac54 <strspn@plt+0x7544>
    a7f0:	ldr	r3, [pc, #1120]	; ac58 <strspn@plt+0x7548>
    a7f4:	add	r0, pc, r0
    a7f8:	add	r1, pc, r1
    a7fc:	add	r3, pc, r3
    a800:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    a804:	ldr	r3, [sp, #48]	; 0x30
    a808:	cmp	r3, #0
    a80c:	bne	a93c <strspn@plt+0x722c>
    a810:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    a814:	cmp	r0, #2
    a818:	ble	a7ac <strspn@plt+0x709c>
    a81c:	mov	r0, r8
    a820:	mov	r1, r9
    a824:	bl	19c5c <strspn@plt+0x1654c>
    a828:	ldr	lr, [pc, #1068]	; ac5c <strspn@plt+0x754c>
    a82c:	mov	r1, #0
    a830:	ldr	ip, [pc, #1064]	; ac60 <strspn@plt+0x7550>
    a834:	movw	r3, #343	; 0x157
    a838:	add	lr, pc, lr
    a83c:	str	r0, [sp, #16]
    a840:	add	ip, pc, ip
    a844:	ldr	r2, [sp, #60]	; 0x3c
    a848:	str	r4, [sp, #8]
    a84c:	mov	r0, #3
    a850:	str	fp, [sp, #12]
    a854:	str	lr, [sp]
    a858:	str	ip, [sp, #4]
    a85c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    a860:	b	a7ac <strspn@plt+0x709c>
    a864:	ldr	r2, [sp, #24]
    a868:	mov	r0, r7
    a86c:	mov	r1, r4
    a870:	cmp	r2, #0
    a874:	movge	r2, r9
    a878:	str	r2, [sp, #24]
    a87c:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
    a880:	b	a7d8 <strspn@plt+0x70c8>
    a884:	bl	3635c <sd_bus_creds_has_bounding_cap@@Base+0x8a34>
    a888:	b	a7a8 <strspn@plt+0x7098>
    a88c:	ldr	r3, [pc, #976]	; ac64 <strspn@plt+0x7554>
    a890:	add	r3, pc, r3
    a894:	ldrb	r3, [r3]
    a898:	cmp	r3, #0
    a89c:	beq	a968 <strspn@plt+0x7258>
    a8a0:	mov	r0, r6
    a8a4:	bl	42178 <sd_bus_creds_has_bounding_cap@@Base+0x14850>
    a8a8:	subs	r8, r0, #0
    a8ac:	beq	aa6c <strspn@plt+0x735c>
    a8b0:	bl	43974 <sd_bus_creds_has_bounding_cap@@Base+0x1604c>
    a8b4:	ldr	r3, [pc, #940]	; ac68 <strspn@plt+0x7558>
    a8b8:	add	r3, pc, r3
    a8bc:	ldrb	r0, [r3]
    a8c0:	cmp	r0, #0
    a8c4:	beq	aa40 <strspn@plt+0x7330>
    a8c8:	ldr	r3, [pc, #924]	; ac6c <strspn@plt+0x755c>
    a8cc:	add	r3, pc, r3
    a8d0:	ldrb	r3, [r3]
    a8d4:	cmp	r3, #0
    a8d8:	bne	aab8 <strspn@plt+0x73a8>
    a8dc:	ldr	r3, [r8]
    a8e0:	cmp	r3, #0
    a8e4:	beq	ab48 <strspn@plt+0x7438>
    a8e8:	ldrb	r2, [r3]
    a8ec:	cmp	r2, #47	; 0x2f
    a8f0:	bne	a90c <strspn@plt+0x71fc>
    a8f4:	ldrb	r3, [r3, #1]
    a8f8:	cmp	r3, #0
    a8fc:	bne	a90c <strspn@plt+0x71fc>
    a900:	ldr	r3, [r8, #4]
    a904:	cmp	r3, #0
    a908:	beq	ab58 <strspn@plt+0x7448>
    a90c:	ldr	r0, [pc, #860]	; ac70 <strspn@plt+0x7560>
    a910:	mov	r2, r8
    a914:	ldr	r1, [pc, #856]	; ac74 <strspn@plt+0x7564>
    a918:	add	r0, pc, r0
    a91c:	add	r1, pc, r1
    a920:	bl	7c1c <strspn@plt+0x450c>
    a924:	ldr	r3, [pc, #844]	; ac78 <strspn@plt+0x7568>
    a928:	ldr	r3, [sl, r3]
    a92c:	ldr	r0, [r3]
    a930:	bl	3050 <fflush@plt>
    a934:	ldr	r9, [sp, #24]
    a938:	b	a990 <strspn@plt+0x7280>
    a93c:	mov	r0, r8
    a940:	mov	r1, r9
    a944:	bl	19c5c <strspn@plt+0x1654c>
    a948:	ldr	r1, [pc, #812]	; ac7c <strspn@plt+0x756c>
    a94c:	mov	r2, r4
    a950:	str	r0, [sp]
    a954:	mov	r3, fp
    a958:	mov	r0, #1
    a95c:	add	r1, pc, r1
    a960:	bl	3470 <__printf_chk@plt>
    a964:	b	a7ac <strspn@plt+0x709c>
    a968:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    a96c:	b	a8a0 <strspn@plt+0x7190>
    a970:	ldr	r0, [pc, #776]	; ac80 <strspn@plt+0x7570>
    a974:	movw	r1, #374	; 0x176
    a978:	ldr	r2, [pc, #772]	; ac84 <strspn@plt+0x7574>
    a97c:	add	r0, pc, r0
    a980:	add	r2, pc, r2
    a984:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    a988:	mov	r9, r0
    a98c:	mov	r8, #0
    a990:	mov	r0, r8
    a994:	bl	3080 <free@plt>
    a998:	mov	r0, r7
    a99c:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
    a9a0:	mov	r0, r6
    a9a4:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
    a9a8:	cmp	r5, #0
    a9ac:	beq	a9b8 <strspn@plt+0x72a8>
    a9b0:	mov	r0, r5
    a9b4:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
    a9b8:	ldr	r1, [sp, #44]	; 0x2c
    a9bc:	mov	r0, r9
    a9c0:	ldr	r2, [sp, #84]	; 0x54
    a9c4:	ldr	r3, [r1]
    a9c8:	cmp	r2, r3
    a9cc:	bne	aba4 <strspn@plt+0x7494>
    a9d0:	add	sp, sp, #92	; 0x5c
    a9d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a9d8:	ldr	r0, [pc, #680]	; ac88 <strspn@plt+0x7578>
    a9dc:	movw	r1, #362	; 0x16a
    a9e0:	ldr	r2, [pc, #676]	; ac8c <strspn@plt+0x757c>
    a9e4:	add	r0, pc, r0
    a9e8:	add	r2, pc, r2
    a9ec:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    a9f0:	mov	r9, r0
    a9f4:	b	a9b8 <strspn@plt+0x72a8>
    a9f8:	ldr	r0, [pc, #656]	; ac90 <strspn@plt+0x7580>
    a9fc:	movw	r1, #366	; 0x16e
    aa00:	ldr	r2, [pc, #652]	; ac94 <strspn@plt+0x7584>
    aa04:	add	r0, pc, r0
    aa08:	add	r2, pc, r2
    aa0c:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    aa10:	mov	r9, r0
    aa14:	b	a9a8 <strspn@plt+0x7298>
    aa18:	ldr	r0, [pc, #632]	; ac98 <strspn@plt+0x7588>
    aa1c:	movw	r1, #370	; 0x172
    aa20:	ldr	r2, [pc, #628]	; ac9c <strspn@plt+0x758c>
    aa24:	add	r0, pc, r0
    aa28:	add	r2, pc, r2
    aa2c:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    aa30:	cmp	r6, #0
    aa34:	mov	r9, r0
    aa38:	beq	a9a8 <strspn@plt+0x7298>
    aa3c:	b	a9a0 <strspn@plt+0x7290>
    aa40:	bl	44d88 <sd_bus_creds_has_bounding_cap@@Base+0x17460>
    aa44:	b	a8c8 <strspn@plt+0x71b8>
    aa48:	mov	r0, r4
    aa4c:	bl	3080 <free@plt>
    aa50:	ldr	r0, [pc, #584]	; aca0 <strspn@plt+0x7590>
    aa54:	ldr	r2, [pc, #584]	; aca4 <strspn@plt+0x7594>
    aa58:	movw	r1, #379	; 0x17b
    aa5c:	add	r0, pc, r0
    aa60:	add	r2, pc, r2
    aa64:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    aa68:	b	a988 <strspn@plt+0x7278>
    aa6c:	ldr	r0, [pc, #564]	; aca8 <strspn@plt+0x7598>
    aa70:	movw	r1, #414	; 0x19e
    aa74:	ldr	r2, [pc, #560]	; acac <strspn@plt+0x759c>
    aa78:	add	r0, pc, r0
    aa7c:	add	r2, pc, r2
    aa80:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    aa84:	mov	r9, r0
    aa88:	b	a990 <strspn@plt+0x7280>
    aa8c:	ldr	r0, [pc, #540]	; acb0 <strspn@plt+0x75a0>
    aa90:	mov	r1, #404	; 0x194
    aa94:	ldr	r2, [pc, #536]	; acb4 <strspn@plt+0x75a4>
    aa98:	add	r0, pc, r0
    aa9c:	add	r2, pc, r2
    aaa0:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    aaa4:	mov	r9, r0
    aaa8:	mov	r0, r4
    aaac:	bl	3080 <free@plt>
    aab0:	mov	r8, #0
    aab4:	b	a990 <strspn@plt+0x7280>
    aab8:	ldr	fp, [pc, #504]	; acb8 <strspn@plt+0x75a8>
    aabc:	mov	r4, r8
    aac0:	ldr	r9, [pc, #500]	; acbc <strspn@plt+0x75ac>
    aac4:	add	fp, pc, fp
    aac8:	add	r9, pc, r9
    aacc:	ldr	r3, [r4], #4
    aad0:	cmp	r3, #0
    aad4:	beq	a924 <strspn@plt+0x7214>
    aad8:	mov	r0, #1
    aadc:	mov	r1, fp
    aae0:	mov	r2, r9
    aae4:	bl	3470 <__printf_chk@plt>
    aae8:	cmp	r4, #0
    aaec:	bne	aacc <strspn@plt+0x73bc>
    aaf0:	b	a924 <strspn@plt+0x7214>
    aaf4:	mov	r3, r0
    aaf8:	mov	r0, r4
    aafc:	mov	r4, r3
    ab00:	bl	3080 <free@plt>
    ab04:	mov	r8, #0
    ab08:	mov	r0, r8
    ab0c:	bl	3080 <free@plt>
    ab10:	cmp	r7, #0
    ab14:	beq	ab20 <strspn@plt+0x7410>
    ab18:	mov	r0, r7
    ab1c:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
    ab20:	cmp	r6, #0
    ab24:	beq	ab30 <strspn@plt+0x7420>
    ab28:	mov	r0, r6
    ab2c:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
    ab30:	cmp	r5, #0
    ab34:	beq	ab40 <strspn@plt+0x7430>
    ab38:	mov	r0, r5
    ab3c:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
    ab40:	mov	r0, r4
    ab44:	bl	36a4 <_Unwind_Resume@plt>
    ab48:	ldr	r0, [pc, #368]	; acc0 <strspn@plt+0x75b0>
    ab4c:	add	r0, pc, r0
    ab50:	bl	32cc <puts@plt>
    ab54:	b	a924 <strspn@plt+0x7214>
    ab58:	ldr	r0, [pc, #356]	; acc4 <strspn@plt+0x75b4>
    ab5c:	add	r0, pc, r0
    ab60:	bl	32cc <puts@plt>
    ab64:	b	a924 <strspn@plt+0x7214>
    ab68:	mov	r4, r0
    ab6c:	b	ab20 <strspn@plt+0x7410>
    ab70:	mov	r8, #0
    ab74:	mov	r4, r0
    ab78:	mov	r7, r8
    ab7c:	mov	r6, r8
    ab80:	b	ab08 <strspn@plt+0x73f8>
    ab84:	mov	r4, r0
    ab88:	mov	r8, #0
    ab8c:	b	ab08 <strspn@plt+0x73f8>
    ab90:	b	ab84 <strspn@plt+0x7474>
    ab94:	mov	r8, #0
    ab98:	mov	r4, r0
    ab9c:	mov	r7, r8
    aba0:	b	ab08 <strspn@plt+0x73f8>
    aba4:	bl	314c <__stack_chk_fail@plt>
    aba8:	mov	r4, r0
    abac:	b	ab30 <strspn@plt+0x7420>
    abb0:	mov	r4, r0
    abb4:	b	ab28 <strspn@plt+0x7418>
    abb8:	b	ab84 <strspn@plt+0x7474>
    abbc:	b	ab84 <strspn@plt+0x7474>
    abc0:	mov	r3, r0
    abc4:	mov	r4, #0
    abc8:	b	aaf8 <strspn@plt+0x73e8>
    abcc:	b	ab84 <strspn@plt+0x7474>
    abd0:	mov	r9, r0
    abd4:	mov	r0, r8
    abd8:	bl	19788 <strspn@plt+0x16078>
    abdc:	mov	r8, r9
    abe0:	ldr	r0, [sp, #64]	; 0x40
    abe4:	cmp	r0, #0
    abe8:	beq	abf0 <strspn@plt+0x74e0>
    abec:	bl	24088 <strspn@plt+0x20978>
    abf0:	mov	r3, r8
    abf4:	b	aaf8 <strspn@plt+0x73e8>
    abf8:	mov	r8, r0
    abfc:	b	abe0 <strspn@plt+0x74d0>
    ac00:	b	ab84 <strspn@plt+0x7474>
    ac04:	mov	r4, r0
    ac08:	b	ab08 <strspn@plt+0x73f8>
    ac0c:	b	ab70 <strspn@plt+0x7460>
    ac10:	b	ab94 <strspn@plt+0x7484>
    ac14:	mov	r8, #0
    ac18:	mov	r4, r0
    ac1c:	mov	r7, r8
    ac20:	mov	r6, r8
    ac24:	mov	r5, r8
    ac28:	b	ab08 <strspn@plt+0x73f8>
    ac2c:	ldrdeq	r1, [r6], -r8
    ac30:	andeq	r0, r0, r8, lsr #5
    ac34:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ac38:	andeq	lr, r3, r8, lsl ip
    ac3c:	andeq	lr, r3, r8, lsr ip
    ac40:	andeq	r3, r4, r4, ror r2
    ac44:	strdeq	r6, [r4], -ip
    ac48:	andeq	r0, r6, ip, ror #3
    ac4c:	strdeq	lr, [r3], -r8
    ac50:	andeq	lr, r3, r8, lsl pc
    ac54:	andeq	lr, r3, r0, ror #17
    ac58:	andeq	r0, r4, ip, lsr #32
    ac5c:	strdeq	pc, [r3], -ip
    ac60:			; <UNDEFINED> instruction: 0x0003eab8
    ac64:	andeq	r1, r6, r0, ror r9
    ac68:	andeq	r1, r6, r8, asr #18
    ac6c:	andeq	r1, r6, r5, lsr #18
    ac70:	andeq	r3, r4, r8, lsl r0
    ac74:	andeq	r8, r4, ip, lsl #31
    ac78:	ldrdeq	r0, [r0], -ip
    ac7c:	andeq	lr, r3, ip, ror sp
    ac80:	andeq	lr, r3, ip, asr r7
    ac84:	andeq	lr, r3, ip, asr #14
    ac88:	strdeq	lr, [r3], -r4
    ac8c:	andeq	lr, r3, r4, ror #13
    ac90:	ldrdeq	lr, [r3], -r4
    ac94:	andeq	lr, r3, r4, asr #13
    ac98:			; <UNDEFINED> instruction: 0x0003e6b4
    ac9c:	andeq	lr, r3, r4, lsr #13
    aca0:	andeq	lr, r3, ip, ror r6
    aca4:	andeq	lr, r3, ip, ror #12
    aca8:	andeq	lr, r3, r0, ror #12
    acac:	andeq	lr, r3, r0, asr r6
    acb0:	andeq	lr, r3, r0, asr #12
    acb4:	andeq	lr, r3, r0, lsr r6
    acb8:	andeq	lr, r3, r0, asr ip
    acbc:	andeq	r2, r4, r8, ror #28
    acc0:	strdeq	lr, [r3], -r0
    acc4:	andeq	lr, r3, r0, asr #23
    acc8:	push	{r4, lr}
    accc:	mov	r4, r0
    acd0:	ldr	r0, [r0, #24]
    acd4:	bl	3080 <free@plt>
    acd8:	ldr	r0, [r4, #28]
    acdc:	bl	3080 <free@plt>
    ace0:	ldr	r0, [r4, #32]
    ace4:	bl	3080 <free@plt>
    ace8:	mov	r1, #0
    acec:	mov	r2, #0
    acf0:	mov	r3, #0
    acf4:	str	r1, [r4, #32]
    acf8:	strd	r2, [r4, #40]	; 0x28
    acfc:	str	r1, [r4, #28]
    ad00:	str	r1, [r4, #24]
    ad04:	strb	r1, [r4, #48]	; 0x30
    ad08:	pop	{r4, pc}
    ad0c:	ldr	r3, [pc, #1368]	; b26c <strspn@plt+0x7b5c>
    ad10:	ldr	r2, [pc, #1368]	; b270 <strspn@plt+0x7b60>
    ad14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ad18:	add	r3, pc, r3
    ad1c:	sub	sp, sp, #52	; 0x34
    ad20:	subs	r8, r0, #0
    ad24:	str	r1, [sp, #36]	; 0x24
    ad28:	ldr	r2, [r3, r2]
    ad2c:	ldr	r3, [r2]
    ad30:	str	r2, [sp, #20]
    ad34:	str	r3, [sp, #44]	; 0x2c
    ad38:	beq	b1f0 <strspn@plt+0x7ae0>
    ad3c:	mov	r7, #0
    ad40:	ldr	r1, [pc, #1324]	; b274 <strspn@plt+0x7b64>
    ad44:	ldr	r2, [pc, #1324]	; b278 <strspn@plt+0x7b68>
    ad48:	add	r9, r8, #52	; 0x34
    ad4c:	ldr	r3, [pc, #1320]	; b27c <strspn@plt+0x7b6c>
    ad50:	add	r8, r8, #56	; 0x38
    ad54:	add	sl, sp, #40	; 0x28
    ad58:	mov	fp, r7
    ad5c:	mov	r4, r7
    ad60:	mov	r6, r7
    ad64:	add	r1, pc, r1
    ad68:	add	r2, pc, r2
    ad6c:	add	r3, pc, r3
    ad70:	str	r1, [sp, #24]
    ad74:	str	r2, [sp, #28]
    ad78:	str	r3, [sp, #32]
    ad7c:	mov	r0, r9
    ad80:	mov	r1, sl
    ad84:	mov	r2, r8
    ad88:	mov	r3, #0
    ad8c:	str	r6, [sp, #40]	; 0x28
    ad90:	bl	476ac <sd_bus_creds_has_bounding_cap@@Base+0x19d84>
    ad94:	subs	r5, r0, #0
    ad98:	blt	af24 <strspn@plt+0x7814>
    ad9c:	beq	af38 <strspn@plt+0x7828>
    ada0:	cmp	r4, #1
    ada4:	beq	ae28 <strspn@plt+0x7718>
    ada8:	cmp	r4, #2
    adac:	bne	add8 <strspn@plt+0x76c8>
    adb0:	cmp	r5, #6
    adb4:	bne	afb4 <strspn@plt+0x78a4>
    adb8:	mov	r0, r7
    adbc:	mov	r4, #0
    adc0:	bl	3080 <free@plt>
    adc4:	mov	r0, r4
    adc8:	ldr	r7, [sp, #40]	; 0x28
    adcc:	str	r6, [sp, #40]	; 0x28
    add0:	bl	3080 <free@plt>
    add4:	b	ad7c <strspn@plt+0x766c>
    add8:	cmp	r5, #5
    addc:	beq	ae4c <strspn@plt+0x773c>
    ade0:	cmp	r5, #4
    ade4:	beq	b034 <strspn@plt+0x7924>
    ade8:	cmp	r5, #3
    adec:	beq	ae84 <strspn@plt+0x7774>
    adf0:	cmp	r5, #1
    adf4:	bne	aea0 <strspn@plt+0x7790>
    adf8:	ldr	r4, [sp, #40]	; 0x28
    adfc:	cmp	r4, #0
    ae00:	beq	b254 <strspn@plt+0x7b44>
    ae04:	mov	r0, r4
    ae08:	ldr	r1, [sp, #24]
    ae0c:	bl	3710 <strspn@plt>
    ae10:	ldrb	r3, [r4, r0]
    ae14:	cmp	r3, #0
    ae18:	bne	aea0 <strspn@plt+0x7790>
    ae1c:	mov	r0, r4
    ae20:	mov	r4, #0
    ae24:	b	add0 <strspn@plt+0x76c0>
    ae28:	cmp	r5, #6
    ae2c:	bne	aff4 <strspn@plt+0x78e4>
    ae30:	mov	r0, fp
    ae34:	mov	r4, #0
    ae38:	bl	3080 <free@plt>
    ae3c:	ldr	fp, [sp, #40]	; 0x28
    ae40:	mov	r0, r4
    ae44:	str	r6, [sp, #40]	; 0x28
    ae48:	b	add0 <strspn@plt+0x76c0>
    ae4c:	ldr	r4, [sp, #40]	; 0x28
    ae50:	ldr	r1, [sp, #28]
    ae54:	mov	r0, r4
    ae58:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    ae5c:	cmp	r0, #0
    ae60:	mov	r0, r4
    ae64:	bne	af1c <strspn@plt+0x780c>
    ae68:	ldr	r1, [sp, #32]
    ae6c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    ae70:	cmp	r0, #0
    ae74:	beq	b16c <strspn@plt+0x7a5c>
    ae78:	mov	r0, r4
    ae7c:	mov	r4, #2
    ae80:	b	add0 <strspn@plt+0x76c0>
    ae84:	ldr	r4, [sp, #40]	; 0x28
    ae88:	ldr	r1, [pc, #1008]	; b280 <strspn@plt+0x7b70>
    ae8c:	mov	r0, r4
    ae90:	add	r1, pc, r1
    ae94:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    ae98:	cmp	r0, #0
    ae9c:	bne	b038 <strspn@plt+0x7928>
    aea0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    aea4:	cmp	r0, #2
    aea8:	ble	aedc <strspn@plt+0x77cc>
    aeac:	ldr	lr, [pc, #976]	; b284 <strspn@plt+0x7b74>
    aeb0:	mov	r0, #3
    aeb4:	ldr	ip, [pc, #972]	; b288 <strspn@plt+0x7b78>
    aeb8:	mov	r1, #0
    aebc:	ldr	r2, [pc, #968]	; b28c <strspn@plt+0x7b7c>
    aec0:	add	lr, pc, lr
    aec4:	add	ip, pc, ip
    aec8:	mov	r3, #138	; 0x8a
    aecc:	add	r2, pc, r2
    aed0:	str	lr, [sp]
    aed4:	str	ip, [sp, #4]
    aed8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    aedc:	ldr	r4, [sp, #40]	; 0x28
    aee0:	mvn	r5, #21
    aee4:	mov	r0, r4
    aee8:	bl	3080 <free@plt>
    aeec:	mov	r0, r7
    aef0:	bl	3080 <free@plt>
    aef4:	mov	r0, fp
    aef8:	bl	3080 <free@plt>
    aefc:	ldr	r1, [sp, #20]
    af00:	ldr	r2, [sp, #44]	; 0x2c
    af04:	mov	r0, r5
    af08:	ldr	r3, [r1]
    af0c:	cmp	r2, r3
    af10:	bne	b268 <strspn@plt+0x7b58>
    af14:	add	sp, sp, #52	; 0x34
    af18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af1c:	mov	r4, #1
    af20:	b	add0 <strspn@plt+0x76c0>
    af24:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    af28:	cmp	r0, #2
    af2c:	bgt	af80 <strspn@plt+0x7870>
    af30:	ldr	r4, [sp, #40]	; 0x28
    af34:	b	aee4 <strspn@plt+0x77d4>
    af38:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    af3c:	cmp	r0, #2
    af40:	ble	af74 <strspn@plt+0x7864>
    af44:	ldr	lr, [pc, #836]	; b290 <strspn@plt+0x7b80>
    af48:	mov	r0, #3
    af4c:	ldr	ip, [pc, #832]	; b294 <strspn@plt+0x7b84>
    af50:	mov	r1, #0
    af54:	ldr	r2, [pc, #828]	; b298 <strspn@plt+0x7b88>
    af58:	add	lr, pc, lr
    af5c:	add	ip, pc, ip
    af60:	mov	r3, #89	; 0x59
    af64:	add	r2, pc, r2
    af68:	str	lr, [sp]
    af6c:	str	ip, [sp, #4]
    af70:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    af74:	ldr	r4, [sp, #40]	; 0x28
    af78:	mvn	r5, #73	; 0x49
    af7c:	b	aee4 <strspn@plt+0x77d4>
    af80:	ldr	lr, [pc, #788]	; b29c <strspn@plt+0x7b8c>
    af84:	mov	r0, #3
    af88:	ldr	ip, [pc, #784]	; b2a0 <strspn@plt+0x7b90>
    af8c:	mov	r1, #0
    af90:	ldr	r2, [pc, #780]	; b2a4 <strspn@plt+0x7b94>
    af94:	add	lr, pc, lr
    af98:	add	ip, pc, ip
    af9c:	mov	r3, #84	; 0x54
    afa0:	add	r2, pc, r2
    afa4:	str	lr, [sp]
    afa8:	str	ip, [sp, #4]
    afac:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    afb0:	b	af30 <strspn@plt+0x7820>
    afb4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    afb8:	cmp	r0, #2
    afbc:	ble	aedc <strspn@plt+0x77cc>
    afc0:	ldr	lr, [pc, #736]	; b2a8 <strspn@plt+0x7b98>
    afc4:	mov	r0, #3
    afc8:	ldr	ip, [pc, #732]	; b2ac <strspn@plt+0x7b9c>
    afcc:	mov	r1, #0
    afd0:	ldr	r2, [pc, #728]	; b2b0 <strspn@plt+0x7ba0>
    afd4:	add	lr, pc, lr
    afd8:	add	ip, pc, ip
    afdc:	mov	r3, #168	; 0xa8
    afe0:	add	r2, pc, r2
    afe4:	str	lr, [sp]
    afe8:	str	ip, [sp, #4]
    afec:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    aff0:	b	aedc <strspn@plt+0x77cc>
    aff4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    aff8:	cmp	r0, #2
    affc:	ble	aedc <strspn@plt+0x77cc>
    b000:	ldr	lr, [pc, #684]	; b2b4 <strspn@plt+0x7ba4>
    b004:	mov	r0, #3
    b008:	ldr	ip, [pc, #680]	; b2b8 <strspn@plt+0x7ba8>
    b00c:	mov	r1, #0
    b010:	ldr	r2, [pc, #676]	; b2bc <strspn@plt+0x7bac>
    b014:	add	lr, pc, lr
    b018:	add	ip, pc, ip
    b01c:	mov	r3, #153	; 0x99
    b020:	add	r2, pc, r2
    b024:	str	lr, [sp]
    b028:	str	ip, [sp, #4]
    b02c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b030:	b	aedc <strspn@plt+0x77cc>
    b034:	ldr	r4, [sp, #40]	; 0x28
    b038:	ldr	r1, [sp, #36]	; 0x24
    b03c:	cmp	r1, #0
    b040:	beq	b1b0 <strspn@plt+0x7aa0>
    b044:	ldr	r1, [pc, #628]	; b2c0 <strspn@plt+0x7bb0>
    b048:	mov	r0, fp
    b04c:	add	r1, pc, r1
    b050:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b054:	cmp	r0, #0
    b058:	beq	b0a4 <strspn@plt+0x7994>
    b05c:	ldr	r1, [pc, #608]	; b2c4 <strspn@plt+0x7bb4>
    b060:	mov	r0, r7
    b064:	add	r1, pc, r1
    b068:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b06c:	cmp	r0, #0
    b070:	beq	b09c <strspn@plt+0x798c>
    b074:	ldr	r1, [sp, #36]	; 0x24
    b078:	mov	r0, #1
    b07c:	ldrd	r2, [r1]
    b080:	mov	r1, #0
    b084:	orr	r3, r3, r1
    b088:	ldr	r1, [sp, #36]	; 0x24
    b08c:	orr	r2, r2, r0
    b090:	mov	r5, #0
    b094:	strd	r2, [r1]
    b098:	b	aee4 <strspn@plt+0x77d4>
    b09c:	mov	r5, r0
    b0a0:	b	aee4 <strspn@plt+0x77d4>
    b0a4:	ldr	r1, [pc, #540]	; b2c8 <strspn@plt+0x7bb8>
    b0a8:	mov	r0, fp
    b0ac:	add	r1, pc, r1
    b0b0:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b0b4:	cmp	r0, #0
    b0b8:	beq	b0e4 <strspn@plt+0x79d4>
    b0bc:	ldr	r1, [pc, #520]	; b2cc <strspn@plt+0x7bbc>
    b0c0:	mov	r0, r7
    b0c4:	add	r1, pc, r1
    b0c8:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b0cc:	cmp	r0, #0
    b0d0:	beq	b09c <strspn@plt+0x798c>
    b0d4:	ldr	r1, [sp, #36]	; 0x24
    b0d8:	mov	r0, #8
    b0dc:	ldrd	r2, [r1]
    b0e0:	b	b080 <strspn@plt+0x7970>
    b0e4:	ldr	r1, [pc, #484]	; b2d0 <strspn@plt+0x7bc0>
    b0e8:	mov	r0, fp
    b0ec:	add	r1, pc, r1
    b0f0:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b0f4:	cmp	r0, #0
    b0f8:	beq	b09c <strspn@plt+0x798c>
    b0fc:	ldr	r1, [pc, #464]	; b2d4 <strspn@plt+0x7bc4>
    b100:	mov	r0, r7
    b104:	add	r1, pc, r1
    b108:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b10c:	cmp	r0, #0
    b110:	bne	b1b8 <strspn@plt+0x7aa8>
    b114:	ldr	r1, [pc, #444]	; b2d8 <strspn@plt+0x7bc8>
    b118:	mov	r0, r7
    b11c:	add	r1, pc, r1
    b120:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b124:	cmp	r0, #0
    b128:	bne	b23c <strspn@plt+0x7b2c>
    b12c:	ldr	r1, [pc, #424]	; b2dc <strspn@plt+0x7bcc>
    b130:	mov	r0, r7
    b134:	add	r1, pc, r1
    b138:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b13c:	cmp	r0, #0
    b140:	beq	b09c <strspn@plt+0x798c>
    b144:	ldr	r1, [sp, #36]	; 0x24
    b148:	mvn	r0, #112	; 0x70
    b14c:	mov	r5, #0
    b150:	ldrd	r2, [r1]
    b154:	mvn	r1, #0
    b158:	and	r3, r3, r1
    b15c:	ldr	r1, [sp, #36]	; 0x24
    b160:	and	r2, r2, r0
    b164:	strd	r2, [r1]
    b168:	b	aee4 <strspn@plt+0x77d4>
    b16c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b170:	cmp	r0, #2
    b174:	ble	b234 <strspn@plt+0x7b24>
    b178:	ldr	r2, [pc, #352]	; b2e0 <strspn@plt+0x7bd0>
    b17c:	mov	r0, #3
    b180:	ldr	ip, [pc, #348]	; b2e4 <strspn@plt+0x7bd4>
    b184:	mov	r1, #0
    b188:	add	r2, pc, r2
    b18c:	str	r2, [sp, #4]
    b190:	ldr	r2, [pc, #336]	; b2e8 <strspn@plt+0x7bd8>
    b194:	add	ip, pc, ip
    b198:	str	r4, [sp, #8]
    b19c:	mov	r3, #106	; 0x6a
    b1a0:	str	ip, [sp]
    b1a4:	add	r2, pc, r2
    b1a8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b1ac:	b	af74 <strspn@plt+0x7864>
    b1b0:	ldr	r5, [sp, #36]	; 0x24
    b1b4:	b	aee4 <strspn@plt+0x77d4>
    b1b8:	ldr	r1, [sp, #36]	; 0x24
    b1bc:	mvn	r0, #112	; 0x70
    b1c0:	mov	r8, #16
    b1c4:	ldrd	r2, [r1]
    b1c8:	mvn	r1, #0
    b1cc:	and	r3, r3, r1
    b1d0:	ldr	r1, [sp, #36]	; 0x24
    b1d4:	and	r2, r2, r0
    b1d8:	mov	r9, #0
    b1dc:	orr	r2, r2, r8
    b1e0:	orr	r3, r3, r9
    b1e4:	mov	r5, #0
    b1e8:	strd	r2, [r1]
    b1ec:	b	aee4 <strspn@plt+0x77d4>
    b1f0:	ldr	r0, [pc, #244]	; b2ec <strspn@plt+0x7bdc>
    b1f4:	mov	r2, #75	; 0x4b
    b1f8:	ldr	r1, [pc, #240]	; b2f0 <strspn@plt+0x7be0>
    b1fc:	ldr	r3, [pc, #240]	; b2f4 <strspn@plt+0x7be4>
    b200:	add	r0, pc, r0
    b204:	add	r1, pc, r1
    b208:	add	r3, pc, r3
    b20c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    b210:	mov	r7, r8
    b214:	mov	r4, r0
    b218:	mov	fp, r8
    b21c:	mov	r0, r7
    b220:	bl	3080 <free@plt>
    b224:	mov	r0, fp
    b228:	bl	3080 <free@plt>
    b22c:	mov	r0, r4
    b230:	bl	36a4 <_Unwind_Resume@plt>
    b234:	mvn	r5, #73	; 0x49
    b238:	b	aee4 <strspn@plt+0x77d4>
    b23c:	ldr	r1, [sp, #36]	; 0x24
    b240:	mvn	r0, #112	; 0x70
    b244:	mov	r8, #64	; 0x40
    b248:	ldrd	r2, [r1]
    b24c:	mvn	r1, #0
    b250:	b	b1cc <strspn@plt+0x7abc>
    b254:	bl	3720 <strspn@plt+0x10>
    b258:	mov	r4, r0
    b25c:	ldr	r0, [sp, #40]	; 0x28
    b260:	bl	3080 <free@plt>
    b264:	b	b21c <strspn@plt+0x7b0c>
    b268:	bl	314c <__stack_chk_fail@plt>
    b26c:	andeq	r0, r6, r0, ror #31
    b270:	andeq	r0, r0, r8, lsr #5
    b274:	andeq	pc, r3, r0, lsr #26
    b278:	andeq	r8, r4, r4, lsl #16
    b27c:	andeq	pc, r3, r0, asr ip	; <UNPREDICTABLE>
    b280:	andeq	pc, r3, ip, asr fp	; <UNPREDICTABLE>
    b284:	andeq	pc, r3, r4, asr #20
    b288:	andeq	pc, r3, r8, asr #23
    b28c:	muleq	r3, r4, sl
    b290:	andeq	pc, r3, ip, lsr #19
    b294:	andeq	pc, r3, r4, asr #20
    b298:	strdeq	pc, [r3], -ip
    b29c:	andeq	pc, r3, r0, ror r9	; <UNPREDICTABLE>
    b2a0:	strdeq	pc, [r3], -r4
    b2a4:	andeq	pc, r3, r0, asr #19
    b2a8:	andeq	pc, r3, r0, lsr r9	; <UNPREDICTABLE>
    b2ac:	andeq	pc, r3, r4, lsl #22
    b2b0:	andeq	pc, r3, r0, lsl #19
    b2b4:	strdeq	pc, [r3], -r0
    b2b8:	muleq	r3, ip, sl
    b2bc:	andeq	pc, r3, r0, asr #18
    b2c0:	andeq	pc, r3, ip, lsr #19
    b2c4:	muleq	r3, r0, r1
    b2c8:	andeq	pc, r3, ip, ror #18
    b2cc:	andeq	lr, r3, r0, lsr r1
    b2d0:	andeq	pc, r3, r0, asr r9	; <UNPREDICTABLE>
    b2d4:	andeq	pc, r3, ip, ror #18
    b2d8:	andeq	pc, r3, ip, asr r9	; <UNPREDICTABLE>
    b2dc:	andeq	sl, r4, r4, asr r6
    b2e0:	andeq	pc, r3, ip, lsr r8	; <UNPREDICTABLE>
    b2e4:	andeq	pc, r3, r0, ror r7	; <UNPREDICTABLE>
    b2e8:			; <UNDEFINED> instruction: 0x0003f7bc
    b2ec:	andeq	pc, r3, r8, asr r7	; <UNPREDICTABLE>
    b2f0:	andeq	pc, r3, ip, asr r7	; <UNPREDICTABLE>
    b2f4:	andeq	pc, r3, r4, asr lr	; <UNPREDICTABLE>
    b2f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b2fc:	sub	sp, sp, #100	; 0x64
    b300:	ldr	r3, [pc, #4064]	; c2e8 <strspn@plt+0x8bd8>
    b304:	cmp	r0, #0
    b308:	str	r0, [sp, #40]	; 0x28
    b30c:	ldr	r0, [pc, #4056]	; c2ec <strspn@plt+0x8bdc>
    b310:	add	r3, pc, r3
    b314:	str	r1, [sp, #48]	; 0x30
    b318:	str	r2, [sp, #36]	; 0x24
    b31c:	ldr	r0, [r3, r0]
    b320:	ldr	r3, [r0]
    b324:	str	r0, [sp, #52]	; 0x34
    b328:	str	r3, [sp, #92]	; 0x5c
    b32c:	beq	cc9c <strspn@plt+0x958c>
    b330:	ldr	r4, [sp, #48]	; 0x30
    b334:	cmp	r4, #0
    b338:	beq	ccbc <strspn@plt+0x95ac>
    b33c:	ldr	sl, [sp, #36]	; 0x24
    b340:	cmp	sl, #16
    b344:	bls	b3cc <strspn@plt+0x7cbc>
    b348:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b34c:	cmp	r0, #2
    b350:	ble	b384 <strspn@plt+0x7c74>
    b354:	ldr	lr, [pc, #3988]	; c2f0 <strspn@plt+0x8be0>
    b358:	mov	r0, #3
    b35c:	ldr	ip, [pc, #3984]	; c2f4 <strspn@plt+0x8be4>
    b360:	mov	r1, #0
    b364:	ldr	r2, [pc, #3980]	; c2f8 <strspn@plt+0x8be8>
    b368:	add	lr, pc, lr
    b36c:	add	ip, pc, ip
    b370:	mov	r3, #212	; 0xd4
    b374:	add	r2, pc, r2
    b378:	str	lr, [sp]
    b37c:	str	ip, [sp, #4]
    b380:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b384:	mvn	r4, #21
    b388:	mov	r9, #0
    b38c:	str	r9, [sp, #56]	; 0x38
    b390:	str	r9, [sp, #44]	; 0x2c
    b394:	mov	r0, r9
    b398:	bl	3080 <free@plt>
    b39c:	ldr	r0, [sp, #44]	; 0x2c
    b3a0:	bl	3080 <free@plt>
    b3a4:	ldr	r0, [sp, #56]	; 0x38
    b3a8:	bl	3080 <free@plt>
    b3ac:	ldr	sl, [sp, #52]	; 0x34
    b3b0:	ldr	r2, [sp, #92]	; 0x5c
    b3b4:	mov	r0, r4
    b3b8:	ldr	r3, [sl]
    b3bc:	cmp	r2, r3
    b3c0:	bne	cc94 <strspn@plt+0x9584>
    b3c4:	add	sp, sp, #100	; 0x64
    b3c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b3cc:	ldr	r4, [pc, #3880]	; c2fc <strspn@plt+0x8bec>
    b3d0:	mov	r9, #0
    b3d4:	ldr	fp, [pc, #3876]	; c300 <strspn@plt+0x8bf0>
    b3d8:	add	r8, sp, #88	; 0x58
    b3dc:	add	r4, pc, r4
    b3e0:	str	r4, [sp, #68]	; 0x44
    b3e4:	ldr	r4, [pc, #3864]	; c304 <strspn@plt+0x8bf4>
    b3e8:	add	fp, pc, fp
    b3ec:	ldr	sl, [sp, #40]	; 0x28
    b3f0:	mov	r5, r9
    b3f4:	str	fp, [sp, #64]	; 0x40
    b3f8:	add	r4, pc, r4
    b3fc:	ldr	fp, [pc, #3844]	; c308 <strspn@plt+0x8bf8>
    b400:	add	r7, sl, #52	; 0x34
    b404:	str	r4, [sp, #84]	; 0x54
    b408:	add	r6, sl, #56	; 0x38
    b40c:	ldr	r4, [sp, #48]	; 0x30
    b410:	add	fp, pc, fp
    b414:	ldr	sl, [pc, #3824]	; c30c <strspn@plt+0x8bfc>
    b418:	str	fp, [sp, #72]	; 0x48
    b41c:	ldr	fp, [pc, #3820]	; c310 <strspn@plt+0x8c00>
    b420:	add	sl, pc, sl
    b424:	str	r9, [sp, #56]	; 0x38
    b428:	add	fp, pc, fp
    b42c:	str	sl, [sp, #80]	; 0x50
    b430:	str	fp, [sp, #76]	; 0x4c
    b434:	str	r9, [sp, #44]	; 0x2c
    b438:	str	r4, [sp, #60]	; 0x3c
    b43c:	mov	ip, #0
    b440:	mov	r0, r7
    b444:	mov	r3, ip
    b448:	mov	r1, r8
    b44c:	mov	r2, r6
    b450:	str	ip, [sp, #88]	; 0x58
    b454:	bl	476ac <sd_bus_creds_has_bounding_cap@@Base+0x19d84>
    b458:	subs	r4, r0, #0
    b45c:	blt	bd74 <strspn@plt+0x8664>
    b460:	beq	bd88 <strspn@plt+0x8678>
    b464:	cmp	r5, #18
    b468:	addls	pc, pc, r5, lsl #2
    b46c:	b	b564 <strspn@plt+0x7e54>
    b470:	b	baa4 <strspn@plt+0x8394>
    b474:	b	ba3c <strspn@plt+0x832c>
    b478:	b	b9e4 <strspn@plt+0x82d4>
    b47c:	b	b9c4 <strspn@plt+0x82b4>
    b480:	b	b934 <strspn@plt+0x8224>
    b484:	b	b914 <strspn@plt+0x8204>
    b488:	b	b884 <strspn@plt+0x8174>
    b48c:	b	b870 <strspn@plt+0x8160>
    b490:	b	b844 <strspn@plt+0x8134>
    b494:	b	b81c <strspn@plt+0x810c>
    b498:	b	b78c <strspn@plt+0x807c>
    b49c:	b	b76c <strspn@plt+0x805c>
    b4a0:	b	b6a0 <strspn@plt+0x7f90>
    b4a4:	b	b68c <strspn@plt+0x7f7c>
    b4a8:	b	b660 <strspn@plt+0x7f50>
    b4ac:	b	b5c8 <strspn@plt+0x7eb8>
    b4b0:	b	b730 <strspn@plt+0x8020>
    b4b4:	b	b5a8 <strspn@plt+0x7e98>
    b4b8:	b	b570 <strspn@plt+0x7e60>
    b4bc:	ldr	r1, [pc, #3664]	; c314 <strspn@plt+0x8c04>
    b4c0:	ldr	r0, [sp, #88]	; 0x58
    b4c4:	add	r1, pc, r1
    b4c8:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    b4cc:	cmp	r0, #0
    b4d0:	beq	b8d4 <strspn@plt+0x81c4>
    b4d4:	ldr	fp, [sp, #36]	; 0x24
    b4d8:	cmp	fp, #0
    b4dc:	bne	b928 <strspn@plt+0x8218>
    b4e0:	ldr	r4, [sp, #44]	; 0x2c
    b4e4:	cmp	r4, #0
    b4e8:	beq	b548 <strspn@plt+0x7e38>
    b4ec:	cmp	r9, #0
    b4f0:	beq	c5f4 <strspn@plt+0x8ee4>
    b4f4:	ldrb	r3, [r9]
    b4f8:	cmp	r3, #105	; 0x69
    b4fc:	beq	c5dc <strspn@plt+0x8ecc>
    b500:	cmp	r3, #111	; 0x6f
    b504:	bne	b548 <strspn@plt+0x7e38>
    b508:	ldrb	r3, [r9, #1]
    b50c:	cmp	r3, #117	; 0x75
    b510:	bne	b548 <strspn@plt+0x7e38>
    b514:	ldrb	r3, [r9, #2]
    b518:	cmp	r3, #116	; 0x74
    b51c:	bne	b548 <strspn@plt+0x7e38>
    b520:	ldrb	r3, [r9, #3]
    b524:	cmp	r3, #0
    b528:	bne	b548 <strspn@plt+0x7e38>
    b52c:	ldr	fp, [sp, #40]	; 0x28
    b530:	ldr	r1, [sp, #44]	; 0x2c
    b534:	add	r0, fp, #32
    b538:	ldr	r2, [sp, #36]	; 0x24
    b53c:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
    b540:	cmp	r0, #0
    b544:	beq	cd80 <strspn@plt+0x9670>
    b548:	ldr	r0, [sp, #44]	; 0x2c
    b54c:	mov	r5, #4
    b550:	bl	3080 <free@plt>
    b554:	mov	r0, r9
    b558:	bl	3080 <free@plt>
    b55c:	mov	r9, #0
    b560:	str	r9, [sp, #44]	; 0x2c
    b564:	ldr	r0, [sp, #88]	; 0x58
    b568:	bl	3080 <free@plt>
    b56c:	b	b43c <strspn@plt+0x7d2c>
    b570:	cmp	r4, #6
    b574:	bne	c8dc <strspn@plt+0x91cc>
    b578:	ldr	r4, [sp, #88]	; 0x58
    b57c:	ldr	r1, [sp, #64]	; 0x40
    b580:	mov	r0, r4
    b584:	bl	2fc0 <strcmp@plt>
    b588:	cmp	r0, #0
    b58c:	bne	baf8 <strspn@plt+0x83e8>
    b590:	mov	r0, r4
    b594:	ldr	r4, [sp, #40]	; 0x28
    b598:	mov	r3, #1
    b59c:	mov	r5, #15
    b5a0:	strb	r3, [r4, #48]	; 0x30
    b5a4:	b	b568 <strspn@plt+0x7e58>
    b5a8:	cmp	r4, #6
    b5ac:	bne	c65c <strspn@plt+0x8f4c>
    b5b0:	ldr	r4, [sp, #36]	; 0x24
    b5b4:	cmp	r4, #0
    b5b8:	beq	be00 <strspn@plt+0x86f0>
    b5bc:	ldr	r0, [sp, #88]	; 0x58
    b5c0:	mov	r5, #15
    b5c4:	b	b568 <strspn@plt+0x7e58>
    b5c8:	cmp	r4, #5
    b5cc:	beq	bf60 <strspn@plt+0x8850>
    b5d0:	cmp	r4, #2
    b5d4:	beq	bfcc <strspn@plt+0x88bc>
    b5d8:	cmp	r4, #4
    b5dc:	beq	bb2c <strspn@plt+0x841c>
    b5e0:	cmp	r4, #3
    b5e4:	beq	bb18 <strspn@plt+0x8408>
    b5e8:	cmp	r4, #1
    b5ec:	bne	b614 <strspn@plt+0x7f04>
    b5f0:	ldr	r4, [sp, #88]	; 0x58
    b5f4:	cmp	r4, #0
    b5f8:	beq	cda0 <strspn@plt+0x9690>
    b5fc:	mov	r0, r4
    b600:	ldr	r1, [sp, #72]	; 0x48
    b604:	bl	3710 <strspn@plt>
    b608:	ldrb	r3, [r4, r0]
    b60c:	cmp	r3, #0
    b610:	beq	ba34 <strspn@plt+0x8324>
    b614:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b618:	cmp	r0, #2
    b61c:	ble	b650 <strspn@plt+0x7f40>
    b620:	ldr	lr, [pc, #3312]	; c318 <strspn@plt+0x8c08>
    b624:	mov	r0, #3
    b628:	ldr	ip, [pc, #3308]	; c31c <strspn@plt+0x8c0c>
    b62c:	mov	r1, #0
    b630:	ldr	r2, [pc, #3304]	; c320 <strspn@plt+0x8c10>
    b634:	add	lr, pc, lr
    b638:	add	ip, pc, ip
    b63c:	movw	r3, #685	; 0x2ad
    b640:	add	r2, pc, r2
    b644:	str	lr, [sp]
    b648:	str	ip, [sp, #4]
    b64c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b650:	ldr	r0, [sp, #88]	; 0x58
    b654:	mvn	r4, #21
    b658:	bl	3080 <free@plt>
    b65c:	b	b394 <strspn@plt+0x7c84>
    b660:	cmp	r4, #6
    b664:	bne	c71c <strspn@plt+0x900c>
    b668:	ldr	r0, [sp, #44]	; 0x2c
    b66c:	mov	r5, #12
    b670:	bl	3080 <free@plt>
    b674:	ldr	fp, [sp, #88]	; 0x58
    b678:	mov	r3, #0
    b67c:	str	r3, [sp, #88]	; 0x58
    b680:	mov	r0, r3
    b684:	str	fp, [sp, #44]	; 0x2c
    b688:	b	b568 <strspn@plt+0x7e58>
    b68c:	cmp	r4, #6
    b690:	bne	c75c <strspn@plt+0x904c>
    b694:	ldr	r0, [sp, #88]	; 0x58
    b698:	mov	r5, #12
    b69c:	b	b568 <strspn@plt+0x7e58>
    b6a0:	cmp	r4, #5
    b6a4:	beq	bef8 <strspn@plt+0x87e8>
    b6a8:	cmp	r4, #2
    b6ac:	beq	c13c <strspn@plt+0x8a2c>
    b6b0:	cmp	r4, #4
    b6b4:	beq	bcd8 <strspn@plt+0x85c8>
    b6b8:	cmp	r4, #3
    b6bc:	beq	bcc0 <strspn@plt+0x85b0>
    b6c0:	cmp	r4, #1
    b6c4:	bne	b6f0 <strspn@plt+0x7fe0>
    b6c8:	ldr	r4, [sp, #88]	; 0x58
    b6cc:	cmp	r4, #0
    b6d0:	beq	cd24 <strspn@plt+0x9614>
    b6d4:	ldr	r1, [pc, #3144]	; c324 <strspn@plt+0x8c14>
    b6d8:	mov	r0, r4
    b6dc:	add	r1, pc, r1
    b6e0:	bl	3710 <strspn@plt>
    b6e4:	ldrb	r3, [r4, r0]
    b6e8:	cmp	r3, #0
    b6ec:	beq	ba34 <strspn@plt+0x8324>
    b6f0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b6f4:	cmp	r0, #2
    b6f8:	ble	b650 <strspn@plt+0x7f40>
    b6fc:	ldr	lr, [pc, #3108]	; c328 <strspn@plt+0x8c18>
    b700:	mov	r0, #3
    b704:	ldr	ip, [pc, #3104]	; c32c <strspn@plt+0x8c1c>
    b708:	mov	r1, #0
    b70c:	ldr	r2, [pc, #3100]	; c330 <strspn@plt+0x8c20>
    b710:	add	lr, pc, lr
    b714:	add	ip, pc, ip
    b718:	movw	r3, #613	; 0x265
    b71c:	add	r2, pc, r2
    b720:	str	lr, [sp]
    b724:	str	ip, [sp, #4]
    b728:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b72c:	b	b650 <strspn@plt+0x7f40>
    b730:	cmp	r4, #6
    b734:	bne	c79c <strspn@plt+0x908c>
    b738:	ldr	r4, [sp, #36]	; 0x24
    b73c:	cmp	r4, #0
    b740:	bne	b5bc <strspn@plt+0x7eac>
    b744:	ldr	sl, [sp, #40]	; 0x28
    b748:	mov	r5, #15
    b74c:	ldr	r0, [sl, #24]
    b750:	bl	3080 <free@plt>
    b754:	ldr	r3, [sp, #88]	; 0x58
    b758:	ldr	fp, [sp, #36]	; 0x24
    b75c:	str	r3, [sl, #24]
    b760:	str	fp, [sp, #88]	; 0x58
    b764:	mov	r0, fp
    b768:	b	b568 <strspn@plt+0x7e58>
    b76c:	cmp	r4, #6
    b770:	bne	c91c <strspn@plt+0x920c>
    b774:	ldr	fp, [sp, #36]	; 0x24
    b778:	cmp	fp, #0
    b77c:	beq	bdc8 <strspn@plt+0x86b8>
    b780:	ldr	r0, [sp, #88]	; 0x58
    b784:	mov	r5, #10
    b788:	b	b568 <strspn@plt+0x7e58>
    b78c:	cmp	r4, #5
    b790:	beq	bed0 <strspn@plt+0x87c0>
    b794:	cmp	r4, #2
    b798:	beq	c0c4 <strspn@plt+0x89b4>
    b79c:	cmp	r4, #4
    b7a0:	beq	bc78 <strspn@plt+0x8568>
    b7a4:	cmp	r4, #3
    b7a8:	beq	bc60 <strspn@plt+0x8550>
    b7ac:	cmp	r4, #1
    b7b0:	bne	b7dc <strspn@plt+0x80cc>
    b7b4:	ldr	r4, [sp, #88]	; 0x58
    b7b8:	cmp	r4, #0
    b7bc:	beq	cd9c <strspn@plt+0x968c>
    b7c0:	ldr	r1, [pc, #2924]	; c334 <strspn@plt+0x8c24>
    b7c4:	mov	r0, r4
    b7c8:	add	r1, pc, r1
    b7cc:	bl	3710 <strspn@plt>
    b7d0:	ldrb	r3, [r4, r0]
    b7d4:	cmp	r3, #0
    b7d8:	beq	ba34 <strspn@plt+0x8324>
    b7dc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b7e0:	cmp	r0, #2
    b7e4:	ble	b650 <strspn@plt+0x7f40>
    b7e8:	ldr	lr, [pc, #2888]	; c338 <strspn@plt+0x8c28>
    b7ec:	mov	r0, #3
    b7f0:	ldr	ip, [pc, #2884]	; c33c <strspn@plt+0x8c2c>
    b7f4:	mov	r1, #0
    b7f8:	ldr	r2, [pc, #2880]	; c340 <strspn@plt+0x8c30>
    b7fc:	add	lr, pc, lr
    b800:	add	ip, pc, ip
    b804:	movw	r3, #555	; 0x22b
    b808:	add	r2, pc, r2
    b80c:	str	lr, [sp]
    b810:	str	ip, [sp, #4]
    b814:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b818:	b	b650 <strspn@plt+0x7f40>
    b81c:	cmp	r4, #6
    b820:	bne	c81c <strspn@plt+0x910c>
    b824:	mov	r0, r9
    b828:	mov	r5, r4
    b82c:	bl	3080 <free@plt>
    b830:	mov	r3, #0
    b834:	ldr	r9, [sp, #88]	; 0x58
    b838:	mov	r0, r3
    b83c:	str	r3, [sp, #88]	; 0x58
    b840:	b	b568 <strspn@plt+0x7e58>
    b844:	cmp	r4, #6
    b848:	bne	c85c <strspn@plt+0x914c>
    b84c:	ldr	r0, [sp, #44]	; 0x2c
    b850:	mov	r5, r4
    b854:	bl	3080 <free@plt>
    b858:	ldr	r4, [sp, #88]	; 0x58
    b85c:	mov	r3, #0
    b860:	str	r3, [sp, #88]	; 0x58
    b864:	mov	r0, r3
    b868:	str	r4, [sp, #44]	; 0x2c
    b86c:	b	b568 <strspn@plt+0x7e58>
    b870:	cmp	r4, #6
    b874:	bne	c7dc <strspn@plt+0x90cc>
    b878:	mov	r5, r4
    b87c:	ldr	r0, [sp, #88]	; 0x58
    b880:	b	b568 <strspn@plt+0x7e58>
    b884:	cmp	r4, #5
    b888:	beq	be28 <strspn@plt+0x8718>
    b88c:	cmp	r4, #2
    b890:	beq	c168 <strspn@plt+0x8a58>
    b894:	cmp	r4, #4
    b898:	beq	b4d4 <strspn@plt+0x7dc4>
    b89c:	cmp	r4, #3
    b8a0:	beq	b4bc <strspn@plt+0x7dac>
    b8a4:	cmp	r4, #1
    b8a8:	bne	b8d4 <strspn@plt+0x81c4>
    b8ac:	ldr	r4, [sp, #88]	; 0x58
    b8b0:	cmp	r4, #0
    b8b4:	beq	cd20 <strspn@plt+0x9610>
    b8b8:	ldr	r1, [pc, #2692]	; c344 <strspn@plt+0x8c34>
    b8bc:	mov	r0, r4
    b8c0:	add	r1, pc, r1
    b8c4:	bl	3710 <strspn@plt>
    b8c8:	ldrb	r3, [r4, r0]
    b8cc:	cmp	r3, #0
    b8d0:	beq	ba34 <strspn@plt+0x8324>
    b8d4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b8d8:	cmp	r0, #2
    b8dc:	ble	b650 <strspn@plt+0x7f40>
    b8e0:	ldr	lr, [pc, #2656]	; c348 <strspn@plt+0x8c38>
    b8e4:	mov	r0, #3
    b8e8:	ldr	ip, [pc, #2652]	; c34c <strspn@plt+0x8c3c>
    b8ec:	mov	r1, #0
    b8f0:	ldr	r2, [pc, #2648]	; c350 <strspn@plt+0x8c40>
    b8f4:	add	lr, pc, lr
    b8f8:	add	ip, pc, ip
    b8fc:	mov	r3, #472	; 0x1d8
    b900:	add	r2, pc, r2
    b904:	str	lr, [sp]
    b908:	str	ip, [sp, #4]
    b90c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b910:	b	b650 <strspn@plt+0x7f40>
    b914:	cmp	r4, #6
    b918:	bne	c69c <strspn@plt+0x8f8c>
    b91c:	ldr	fp, [sp, #36]	; 0x24
    b920:	cmp	fp, #0
    b924:	beq	bdf0 <strspn@plt+0x86e0>
    b928:	ldr	r0, [sp, #88]	; 0x58
    b92c:	mov	r5, #4
    b930:	b	b568 <strspn@plt+0x7e58>
    b934:	cmp	r4, #5
    b938:	beq	be80 <strspn@plt+0x8770>
    b93c:	cmp	r4, #2
    b940:	beq	c000 <strspn@plt+0x88f0>
    b944:	cmp	r4, #4
    b948:	beq	bb90 <strspn@plt+0x8480>
    b94c:	cmp	r4, #3
    b950:	beq	bb78 <strspn@plt+0x8468>
    b954:	cmp	r4, #1
    b958:	bne	b984 <strspn@plt+0x8274>
    b95c:	ldr	r4, [sp, #88]	; 0x58
    b960:	cmp	r4, #0
    b964:	beq	cd44 <strspn@plt+0x9634>
    b968:	ldr	r1, [pc, #2532]	; c354 <strspn@plt+0x8c44>
    b96c:	mov	r0, r4
    b970:	add	r1, pc, r1
    b974:	bl	3710 <strspn@plt>
    b978:	ldrb	r3, [r4, r0]
    b97c:	cmp	r3, #0
    b980:	beq	ba34 <strspn@plt+0x8324>
    b984:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    b988:	cmp	r0, #2
    b98c:	ble	b650 <strspn@plt+0x7f40>
    b990:	ldr	lr, [pc, #2496]	; c358 <strspn@plt+0x8c48>
    b994:	mov	r0, #3
    b998:	ldr	ip, [pc, #2492]	; c35c <strspn@plt+0x8c4c>
    b99c:	mov	r1, #0
    b9a0:	ldr	r2, [pc, #2488]	; c360 <strspn@plt+0x8c50>
    b9a4:	add	lr, pc, lr
    b9a8:	add	ip, pc, ip
    b9ac:	mov	r3, #404	; 0x194
    b9b0:	add	r2, pc, r2
    b9b4:	str	lr, [sp]
    b9b8:	str	ip, [sp, #4]
    b9bc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    b9c0:	b	b650 <strspn@plt+0x7f40>
    b9c4:	cmp	r4, #6
    b9c8:	bne	c6dc <strspn@plt+0x8fcc>
    b9cc:	ldr	fp, [sp, #36]	; 0x24
    b9d0:	cmp	fp, #0
    b9d4:	beq	bda0 <strspn@plt+0x8690>
    b9d8:	ldr	r0, [sp, #88]	; 0x58
    b9dc:	mov	r5, #2
    b9e0:	b	b568 <strspn@plt+0x7e58>
    b9e4:	cmp	r4, #5
    b9e8:	beq	bf38 <strspn@plt+0x8828>
    b9ec:	cmp	r4, #2
    b9f0:	beq	c04c <strspn@plt+0x893c>
    b9f4:	cmp	r4, #4
    b9f8:	beq	bbf0 <strspn@plt+0x84e0>
    b9fc:	cmp	r4, #3
    ba00:	beq	c584 <strspn@plt+0x8e74>
    ba04:	cmp	r4, #1
    ba08:	bne	c59c <strspn@plt+0x8e8c>
    ba0c:	ldr	r4, [sp, #88]	; 0x58
    ba10:	cmp	r4, #0
    ba14:	beq	cda4 <strspn@plt+0x9694>
    ba18:	ldr	r1, [pc, #2372]	; c364 <strspn@plt+0x8c54>
    ba1c:	mov	r0, r4
    ba20:	add	r1, pc, r1
    ba24:	bl	3710 <strspn@plt>
    ba28:	ldrb	r3, [r4, r0]
    ba2c:	cmp	r3, #0
    ba30:	bne	c59c <strspn@plt+0x8e8c>
    ba34:	mov	r0, r4
    ba38:	b	b568 <strspn@plt+0x7e58>
    ba3c:	cmp	r4, #6
    ba40:	bne	c89c <strspn@plt+0x918c>
    ba44:	ldr	r0, [sp, #56]	; 0x38
    ba48:	bl	3080 <free@plt>
    ba4c:	ldr	fp, [sp, #88]	; 0x58
    ba50:	ldrb	r3, [fp]
    ba54:	str	fp, [sp, #60]	; 0x3c
    ba58:	cmp	r3, #47	; 0x2f
    ba5c:	beq	bfb4 <strspn@plt+0x88a4>
    ba60:	ldr	r1, [pc, #2304]	; c368 <strspn@plt+0x8c58>
    ba64:	ldr	r0, [sp, #48]	; 0x30
    ba68:	add	r1, pc, r1
    ba6c:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
    ba70:	subs	r3, r0, #0
    ba74:	beq	c2d0 <strspn@plt+0x8bc0>
    ba78:	ldr	r1, [sp, #60]	; 0x3c
    ba7c:	ldr	r0, [sp, #48]	; 0x30
    ba80:	bl	3bc60 <sd_bus_creds_has_bounding_cap@@Base+0xe338>
    ba84:	str	r0, [sp, #60]	; 0x3c
    ba88:	ldr	r4, [sp, #60]	; 0x3c
    ba8c:	cmp	r4, #0
    ba90:	beq	c95c <strspn@plt+0x924c>
    ba94:	str	r4, [sp, #56]	; 0x38
    ba98:	mov	r5, #0
    ba9c:	ldr	r0, [sp, #88]	; 0x58
    baa0:	b	b568 <strspn@plt+0x7e58>
    baa4:	cmp	r4, #5
    baa8:	beq	bea8 <strspn@plt+0x8798>
    baac:	cmp	r4, #2
    bab0:	beq	c1c8 <strspn@plt+0x8ab8>
    bab4:	cmp	r4, #4
    bab8:	beq	c988 <strspn@plt+0x9278>
    babc:	cmp	r4, #3
    bac0:	beq	bd1c <strspn@plt+0x860c>
    bac4:	cmp	r4, #1
    bac8:	bne	bd34 <strspn@plt+0x8624>
    bacc:	ldr	r4, [sp, #88]	; 0x58
    bad0:	cmp	r4, #0
    bad4:	beq	cc98 <strspn@plt+0x9588>
    bad8:	ldr	r1, [pc, #2188]	; c36c <strspn@plt+0x8c5c>
    badc:	mov	r0, r4
    bae0:	add	r1, pc, r1
    bae4:	bl	3710 <strspn@plt>
    bae8:	ldrb	r3, [r4, r0]
    baec:	cmp	r3, #0
    baf0:	beq	ba34 <strspn@plt+0x8324>
    baf4:	b	bd34 <strspn@plt+0x8624>
    baf8:	mov	r0, r4
    bafc:	ldr	r1, [sp, #68]	; 0x44
    bb00:	bl	2fc0 <strcmp@plt>
    bb04:	cmp	r0, #0
    bb08:	movne	r0, r4
    bb0c:	movne	r5, #15
    bb10:	bne	b568 <strspn@plt+0x7e58>
    bb14:	b	b590 <strspn@plt+0x7e80>
    bb18:	ldr	r0, [sp, #88]	; 0x58
    bb1c:	ldr	r1, [sp, #84]	; 0x54
    bb20:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bb24:	cmp	r0, #0
    bb28:	beq	b614 <strspn@plt+0x7f04>
    bb2c:	ldr	r4, [sp, #36]	; 0x24
    bb30:	cmp	r4, #0
    bb34:	bne	b9d8 <strspn@plt+0x82c8>
    bb38:	ldr	sl, [sp, #40]	; 0x28
    bb3c:	ldr	r3, [sl]
    bb40:	ldr	ip, [r3, #16]
    bb44:	cmp	ip, #0
    bb48:	beq	bbdc <strspn@plt+0x84cc>
    bb4c:	ldr	fp, [sp, #40]	; 0x28
    bb50:	ldrd	r4, [fp, #40]	; 0x28
    bb54:	ldr	r0, [fp, #8]
    bb58:	ldr	r1, [fp, #24]
    bb5c:	ldr	r2, [fp, #28]
    bb60:	ldrb	r3, [fp, #48]	; 0x30
    bb64:	strd	r4, [sp]
    bb68:	ldr	lr, [fp, #4]
    bb6c:	str	lr, [sp, #8]
    bb70:	blx	ip
    bb74:	b	bbd4 <strspn@plt+0x84c4>
    bb78:	ldr	r1, [pc, #2032]	; c370 <strspn@plt+0x8c60>
    bb7c:	ldr	r0, [sp, #88]	; 0x58
    bb80:	add	r1, pc, r1
    bb84:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bb88:	cmp	r0, #0
    bb8c:	beq	b984 <strspn@plt+0x8274>
    bb90:	ldr	fp, [sp, #36]	; 0x24
    bb94:	cmp	fp, #0
    bb98:	bne	b9d8 <strspn@plt+0x82c8>
    bb9c:	ldr	r4, [sp, #40]	; 0x28
    bba0:	ldr	r3, [r4]
    bba4:	ldr	ip, [r3, #8]
    bba8:	cmp	ip, #0
    bbac:	beq	bbdc <strspn@plt+0x84cc>
    bbb0:	ldr	sl, [sp, #40]	; 0x28
    bbb4:	add	r1, sl, #24
    bbb8:	ldrd	r4, [sl, #40]	; 0x28
    bbbc:	ldr	r0, [sl, #8]
    bbc0:	ldm	r1, {r1, r2, r3}
    bbc4:	strd	r4, [sp]
    bbc8:	ldr	lr, [sl, #4]
    bbcc:	str	lr, [sp, #8]
    bbd0:	blx	ip
    bbd4:	cmp	r0, #0
    bbd8:	blt	bff8 <strspn@plt+0x88e8>
    bbdc:	ldr	r0, [sp, #40]	; 0x28
    bbe0:	mov	r5, #2
    bbe4:	bl	acc8 <strspn@plt+0x75b8>
    bbe8:	ldr	r0, [sp, #88]	; 0x58
    bbec:	b	b568 <strspn@plt+0x7e58>
    bbf0:	ldr	sl, [sp, #36]	; 0x24
    bbf4:	cmp	sl, #0
    bbf8:	bne	c24c <strspn@plt+0x8b3c>
    bbfc:	ldr	fp, [sp, #40]	; 0x28
    bc00:	ldr	r3, [fp]
    bc04:	ldr	r1, [r3, #4]
    bc08:	cmp	r1, #0
    bc0c:	beq	bc30 <strspn@plt+0x8520>
    bc10:	ldr	sl, [sp, #40]	; 0x28
    bc14:	ldr	ip, [sl, #4]
    bc18:	ldr	r0, [sl, #8]
    bc1c:	ldrd	r2, [sl, #16]
    bc20:	str	ip, [sp]
    bc24:	blx	r1
    bc28:	cmp	r0, #0
    bc2c:	blt	bff8 <strspn@plt+0x88e8>
    bc30:	ldr	r4, [sp, #40]	; 0x28
    bc34:	mov	r5, #0
    bc38:	ldr	r0, [r4, #8]
    bc3c:	bl	3080 <free@plt>
    bc40:	mov	r2, #0
    bc44:	mov	r3, #0
    bc48:	ldr	r0, [sp, #40]	; 0x28
    bc4c:	str	r5, [r4, #8]
    bc50:	strd	r2, [r4, #16]
    bc54:	bl	acc8 <strspn@plt+0x75b8>
    bc58:	ldr	r0, [sp, #88]	; 0x58
    bc5c:	b	b568 <strspn@plt+0x7e58>
    bc60:	ldr	r1, [pc, #1804]	; c374 <strspn@plt+0x8c64>
    bc64:	ldr	r0, [sp, #88]	; 0x58
    bc68:	add	r1, pc, r1
    bc6c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bc70:	cmp	r0, #0
    bc74:	beq	b7dc <strspn@plt+0x80cc>
    bc78:	ldr	sl, [sp, #36]	; 0x24
    bc7c:	cmp	sl, #0
    bc80:	bne	b9d8 <strspn@plt+0x82c8>
    bc84:	ldr	fp, [sp, #40]	; 0x28
    bc88:	ldr	r3, [fp]
    bc8c:	ldr	r3, [r3, #12]
    bc90:	cmp	r3, #0
    bc94:	beq	bbdc <strspn@plt+0x84cc>
    bc98:	ldr	sl, [sp, #40]	; 0x28
    bc9c:	ldrd	r4, [sl, #40]	; 0x28
    bca0:	ldr	r0, [sl, #8]
    bca4:	ldr	r1, [sl, #24]
    bca8:	ldr	r2, [sl, #28]
    bcac:	strd	r4, [sp]
    bcb0:	ldr	ip, [sl, #4]
    bcb4:	str	ip, [sp, #8]
    bcb8:	blx	r3
    bcbc:	b	bbd4 <strspn@plt+0x84c4>
    bcc0:	ldr	r1, [pc, #1712]	; c378 <strspn@plt+0x8c68>
    bcc4:	ldr	r0, [sp, #88]	; 0x58
    bcc8:	add	r1, pc, r1
    bccc:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bcd0:	cmp	r0, #0
    bcd4:	beq	b6f0 <strspn@plt+0x7fe0>
    bcd8:	ldr	fp, [sp, #44]	; 0x2c
    bcdc:	cmp	fp, #0
    bce0:	beq	b780 <strspn@plt+0x8070>
    bce4:	ldr	r4, [sp, #40]	; 0x28
    bce8:	mov	r2, #0
    bcec:	ldr	r1, [sp, #44]	; 0x2c
    bcf0:	add	r0, r4, #28
    bcf4:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
    bcf8:	cmp	r0, #0
    bcfc:	beq	cc78 <strspn@plt+0x9568>
    bd00:	ldr	r0, [sp, #44]	; 0x2c
    bd04:	mov	sl, #0
    bd08:	bl	3080 <free@plt>
    bd0c:	mov	r5, #10
    bd10:	str	sl, [sp, #44]	; 0x2c
    bd14:	ldr	r0, [sp, #88]	; 0x58
    bd18:	b	b568 <strspn@plt+0x7e58>
    bd1c:	ldr	r1, [pc, #1624]	; c37c <strspn@plt+0x8c6c>
    bd20:	ldr	r0, [sp, #88]	; 0x58
    bd24:	add	r1, pc, r1
    bd28:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bd2c:	cmp	r0, #0
    bd30:	bne	c988 <strspn@plt+0x9278>
    bd34:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    bd38:	cmp	r0, #2
    bd3c:	ble	b650 <strspn@plt+0x7f40>
    bd40:	ldr	lr, [pc, #1592]	; c380 <strspn@plt+0x8c70>
    bd44:	mov	r0, #3
    bd48:	ldr	ip, [pc, #1588]	; c384 <strspn@plt+0x8c74>
    bd4c:	mov	r1, #0
    bd50:	ldr	r2, [pc, #1584]	; c388 <strspn@plt+0x8c78>
    bd54:	add	lr, pc, lr
    bd58:	add	ip, pc, ip
    bd5c:	movw	r3, #269	; 0x10d
    bd60:	add	r2, pc, r2
    bd64:	str	lr, [sp]
    bd68:	str	ip, [sp, #4]
    bd6c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    bd70:	b	b650 <strspn@plt+0x7f40>
    bd74:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    bd78:	cmp	r0, #2
    bd7c:	bgt	c268 <strspn@plt+0x8b58>
    bd80:	ldr	r0, [sp, #88]	; 0x58
    bd84:	b	b658 <strspn@plt+0x7f48>
    bd88:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    bd8c:	cmp	r0, #2
    bd90:	bgt	c29c <strspn@plt+0x8b8c>
    bd94:	ldr	r0, [sp, #88]	; 0x58
    bd98:	mvn	r4, #73	; 0x49
    bd9c:	b	b658 <strspn@plt+0x7f48>
    bda0:	ldr	r4, [sp, #40]	; 0x28
    bda4:	mov	r5, #2
    bda8:	ldr	r0, [r4, #8]
    bdac:	bl	3080 <free@plt>
    bdb0:	ldr	r3, [sp, #88]	; 0x58
    bdb4:	ldr	sl, [sp, #36]	; 0x24
    bdb8:	str	r3, [r4, #8]
    bdbc:	str	sl, [sp, #88]	; 0x58
    bdc0:	mov	r0, sl
    bdc4:	b	b568 <strspn@plt+0x7e58>
    bdc8:	ldr	r4, [sp, #40]	; 0x28
    bdcc:	mov	r5, #10
    bdd0:	ldr	r0, [r4, #24]
    bdd4:	bl	3080 <free@plt>
    bdd8:	ldr	r3, [sp, #88]	; 0x58
    bddc:	ldr	sl, [sp, #36]	; 0x24
    bde0:	str	r3, [r4, #24]
    bde4:	str	sl, [sp, #88]	; 0x58
    bde8:	mov	r0, sl
    bdec:	b	b568 <strspn@plt+0x7e58>
    bdf0:	ldr	r4, [sp, #40]	; 0x28
    bdf4:	mov	r5, #4
    bdf8:	ldr	r0, [r4, #24]
    bdfc:	b	bdd4 <strspn@plt+0x86c4>
    be00:	ldr	sl, [sp, #40]	; 0x28
    be04:	mov	r5, #15
    be08:	ldr	r0, [sl, #28]
    be0c:	bl	3080 <free@plt>
    be10:	ldr	r3, [sp, #88]	; 0x58
    be14:	ldr	fp, [sp, #36]	; 0x24
    be18:	str	r3, [sl, #28]
    be1c:	str	fp, [sp, #88]	; 0x58
    be20:	mov	r0, fp
    be24:	b	b568 <strspn@plt+0x7e58>
    be28:	ldr	r4, [sp, #88]	; 0x58
    be2c:	ldr	r1, [pc, #1368]	; c38c <strspn@plt+0x8c7c>
    be30:	mov	r0, r4
    be34:	add	r1, pc, r1
    be38:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    be3c:	cmp	r0, #0
    be40:	mov	r0, r4
    be44:	bne	c21c <strspn@plt+0x8b0c>
    be48:	ldr	r1, [pc, #1344]	; c390 <strspn@plt+0x8c80>
    be4c:	add	r1, pc, r1
    be50:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    be54:	cmp	r0, #0
    be58:	mov	r0, r4
    be5c:	bne	c258 <strspn@plt+0x8b48>
    be60:	ldr	r1, [pc, #1324]	; c394 <strspn@plt+0x8c84>
    be64:	add	r1, pc, r1
    be68:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    be6c:	cmp	r0, #0
    be70:	beq	cbb8 <strspn@plt+0x94a8>
    be74:	mov	r0, r4
    be78:	mov	r5, #9
    be7c:	b	b568 <strspn@plt+0x7e58>
    be80:	ldr	r4, [sp, #88]	; 0x58
    be84:	ldr	r1, [pc, #1292]	; c398 <strspn@plt+0x8c88>
    be88:	mov	r0, r4
    be8c:	add	r1, pc, r1
    be90:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    be94:	cmp	r0, #0
    be98:	beq	ca64 <strspn@plt+0x9354>
    be9c:	mov	r0, r4
    bea0:	mov	r5, #5
    bea4:	b	b568 <strspn@plt+0x7e58>
    bea8:	ldr	r4, [sp, #88]	; 0x58
    beac:	ldr	r1, [pc, #1256]	; c39c <strspn@plt+0x8c8c>
    beb0:	mov	r0, r4
    beb4:	add	r1, pc, r1
    beb8:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bebc:	cmp	r0, #0
    bec0:	beq	c9dc <strspn@plt+0x92cc>
    bec4:	mov	r0, r4
    bec8:	mov	r5, #1
    becc:	b	b568 <strspn@plt+0x7e58>
    bed0:	ldr	r4, [sp, #88]	; 0x58
    bed4:	ldr	r1, [pc, #1220]	; c3a0 <strspn@plt+0x8c90>
    bed8:	mov	r0, r4
    bedc:	add	r1, pc, r1
    bee0:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bee4:	cmp	r0, #0
    bee8:	beq	c9c4 <strspn@plt+0x92b4>
    beec:	mov	r0, r4
    bef0:	mov	r5, #11
    bef4:	b	b568 <strspn@plt+0x7e58>
    bef8:	ldr	r4, [sp, #88]	; 0x58
    befc:	ldr	r1, [pc, #1184]	; c3a4 <strspn@plt+0x8c94>
    bf00:	mov	r0, r4
    bf04:	add	r1, pc, r1
    bf08:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bf0c:	cmp	r0, #0
    bf10:	mov	r0, r4
    bf14:	bne	c214 <strspn@plt+0x8b04>
    bf18:	ldr	r1, [pc, #1160]	; c3a8 <strspn@plt+0x8c98>
    bf1c:	add	r1, pc, r1
    bf20:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bf24:	cmp	r0, #0
    bf28:	beq	cc34 <strspn@plt+0x9524>
    bf2c:	mov	r0, r4
    bf30:	mov	r5, #14
    bf34:	b	b568 <strspn@plt+0x7e58>
    bf38:	ldr	r4, [sp, #88]	; 0x58
    bf3c:	ldr	r1, [pc, #1128]	; c3ac <strspn@plt+0x8c9c>
    bf40:	mov	r0, r4
    bf44:	add	r1, pc, r1
    bf48:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bf4c:	cmp	r0, #0
    bf50:	beq	ca20 <strspn@plt+0x9310>
    bf54:	mov	r0, r4
    bf58:	mov	r5, #3
    bf5c:	b	b568 <strspn@plt+0x7e58>
    bf60:	ldr	r4, [sp, #88]	; 0x58
    bf64:	ldr	r1, [sp, #76]	; 0x4c
    bf68:	mov	r0, r4
    bf6c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bf70:	cmp	r0, #0
    bf74:	mov	r0, r4
    bf78:	bne	c224 <strspn@plt+0x8b14>
    bf7c:	ldr	r1, [pc, #1068]	; c3b0 <strspn@plt+0x8ca0>
    bf80:	add	r1, pc, r1
    bf84:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bf88:	cmp	r0, #0
    bf8c:	mov	r0, r4
    bf90:	bne	c260 <strspn@plt+0x8b50>
    bf94:	ldr	r1, [pc, #1048]	; c3b4 <strspn@plt+0x8ca4>
    bf98:	add	r1, pc, r1
    bf9c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bfa0:	cmp	r0, #0
    bfa4:	beq	cb74 <strspn@plt+0x9464>
    bfa8:	mov	r0, r4
    bfac:	mov	r5, #18
    bfb0:	b	b568 <strspn@plt+0x7e58>
    bfb4:	mov	r3, #0
    bfb8:	str	fp, [sp, #56]	; 0x38
    bfbc:	mov	r0, r3
    bfc0:	str	r3, [sp, #88]	; 0x58
    bfc4:	mov	r5, r3
    bfc8:	b	b568 <strspn@plt+0x7e58>
    bfcc:	ldr	r4, [sp, #88]	; 0x58
    bfd0:	ldr	r1, [sp, #80]	; 0x50
    bfd4:	mov	r0, r4
    bfd8:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    bfdc:	cmp	r0, #0
    bfe0:	beq	caa8 <strspn@plt+0x9398>
    bfe4:	ldr	r0, [sp, #40]	; 0x28
    bfe8:	add	r1, r0, #40	; 0x28
    bfec:	bl	ad0c <strspn@plt+0x75fc>
    bff0:	cmp	r0, #0
    bff4:	bge	b564 <strspn@plt+0x7e54>
    bff8:	mov	r4, r0
    bffc:	b	bd80 <strspn@plt+0x8670>
    c000:	ldr	r4, [sp, #88]	; 0x58
    c004:	ldr	r1, [pc, #940]	; c3b8 <strspn@plt+0x8ca8>
    c008:	mov	r0, r4
    c00c:	add	r1, pc, r1
    c010:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c014:	cmp	r0, #0
    c018:	mov	r0, r4
    c01c:	bne	c244 <strspn@plt+0x8b34>
    c020:	ldr	r1, [pc, #916]	; c3bc <strspn@plt+0x8cac>
    c024:	add	r1, pc, r1
    c028:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c02c:	cmp	r0, #0
    c030:	bne	bfe4 <strspn@plt+0x88d4>
    c034:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c038:	cmp	r0, #2
    c03c:	bgt	cd48 <strspn@plt+0x9638>
    c040:	mov	r0, r4
    c044:	mvn	r4, #21
    c048:	b	b658 <strspn@plt+0x7f48>
    c04c:	ldr	r4, [sp, #88]	; 0x58
    c050:	ldr	r1, [pc, #872]	; c3c0 <strspn@plt+0x8cb0>
    c054:	mov	r0, r4
    c058:	add	r1, pc, r1
    c05c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c060:	cmp	r0, #0
    c064:	mov	r0, r4
    c068:	bne	c23c <strspn@plt+0x8b2c>
    c06c:	ldr	r1, [pc, #848]	; c3c4 <strspn@plt+0x8cb4>
    c070:	add	r1, pc, r1
    c074:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c078:	cmp	r0, #0
    c07c:	mov	r0, r4
    c080:	bne	c62c <strspn@plt+0x8f1c>
    c084:	ldr	r1, [pc, #828]	; c3c8 <strspn@plt+0x8cb8>
    c088:	add	r1, pc, r1
    c08c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c090:	cmp	r0, #0
    c094:	beq	c634 <strspn@plt+0x8f24>
    c098:	ldr	r3, [sp, #40]	; 0x28
    c09c:	mov	r0, r4
    c0a0:	ldr	r4, [sp, #40]	; 0x28
    c0a4:	mov	sl, #32
    c0a8:	mov	fp, #0
    c0ac:	mov	r5, #15
    c0b0:	ldrd	r2, [r3, #40]	; 0x28
    c0b4:	orr	sl, sl, r2
    c0b8:	orr	fp, fp, r3
    c0bc:	strd	sl, [r4, #40]	; 0x28
    c0c0:	b	b568 <strspn@plt+0x7e58>
    c0c4:	ldr	r4, [sp, #88]	; 0x58
    c0c8:	ldr	r1, [pc, #764]	; c3cc <strspn@plt+0x8cbc>
    c0cc:	mov	r0, r4
    c0d0:	add	r1, pc, r1
    c0d4:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c0d8:	cmp	r0, #0
    c0dc:	mov	r0, r4
    c0e0:	bne	c234 <strspn@plt+0x8b24>
    c0e4:	ldr	r1, [pc, #740]	; c3d0 <strspn@plt+0x8cc0>
    c0e8:	add	r1, pc, r1
    c0ec:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c0f0:	cmp	r0, #0
    c0f4:	bne	bfe4 <strspn@plt+0x88d4>
    c0f8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c0fc:	cmp	r0, #2
    c100:	ble	c040 <strspn@plt+0x8930>
    c104:	ldr	r2, [pc, #712]	; c3d4 <strspn@plt+0x8cc4>
    c108:	mov	r0, #3
    c10c:	ldr	ip, [pc, #708]	; c3d8 <strspn@plt+0x8cc8>
    c110:	mov	r1, #0
    c114:	add	r2, pc, r2
    c118:	str	r2, [sp, #4]
    c11c:	ldr	r2, [pc, #696]	; c3dc <strspn@plt+0x8ccc>
    c120:	add	ip, pc, ip
    c124:	str	r4, [sp, #8]
    c128:	mov	r3, #536	; 0x218
    c12c:	str	ip, [sp]
    c130:	add	r2, pc, r2
    c134:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c138:	b	b650 <strspn@plt+0x7f40>
    c13c:	ldr	r4, [sp, #88]	; 0x58
    c140:	ldr	r1, [pc, #664]	; c3e0 <strspn@plt+0x8cd0>
    c144:	mov	r0, r4
    c148:	add	r1, pc, r1
    c14c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c150:	cmp	r0, #0
    c154:	beq	caec <strspn@plt+0x93dc>
    c158:	ldr	r0, [sp, #40]	; 0x28
    c15c:	mov	r1, #0
    c160:	bl	ad0c <strspn@plt+0x75fc>
    c164:	b	bff0 <strspn@plt+0x88e0>
    c168:	ldr	r4, [sp, #88]	; 0x58
    c16c:	ldr	r1, [pc, #624]	; c3e4 <strspn@plt+0x8cd4>
    c170:	mov	r0, r4
    c174:	add	r1, pc, r1
    c178:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c17c:	cmp	r0, #0
    c180:	bne	c158 <strspn@plt+0x8a48>
    c184:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c188:	cmp	r0, #2
    c18c:	ble	c040 <strspn@plt+0x8930>
    c190:	ldr	r2, [pc, #592]	; c3e8 <strspn@plt+0x8cd8>
    c194:	mov	r0, #3
    c198:	ldr	ip, [pc, #588]	; c3ec <strspn@plt+0x8cdc>
    c19c:	mov	r1, #0
    c1a0:	add	r2, pc, r2
    c1a4:	str	r2, [sp, #4]
    c1a8:	ldr	r2, [pc, #576]	; c3f0 <strspn@plt+0x8ce0>
    c1ac:	add	ip, pc, ip
    c1b0:	str	r4, [sp, #8]
    c1b4:	movw	r3, #447	; 0x1bf
    c1b8:	str	ip, [sp]
    c1bc:	add	r2, pc, r2
    c1c0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c1c4:	b	b650 <strspn@plt+0x7f40>
    c1c8:	ldr	r4, [sp, #88]	; 0x58
    c1cc:	ldr	r1, [pc, #544]	; c3f4 <strspn@plt+0x8ce4>
    c1d0:	mov	r0, r4
    c1d4:	add	r1, pc, r1
    c1d8:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c1dc:	cmp	r0, #0
    c1e0:	mov	r0, r4
    c1e4:	bne	c22c <strspn@plt+0x8b1c>
    c1e8:	ldr	r1, [pc, #520]	; c3f8 <strspn@plt+0x8ce8>
    c1ec:	add	r1, pc, r1
    c1f0:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c1f4:	cmp	r0, #0
    c1f8:	beq	cb30 <strspn@plt+0x9420>
    c1fc:	ldr	sl, [sp, #36]	; 0x24
    c200:	ldr	r0, [sp, #40]	; 0x28
    c204:	ldr	r1, [sp, #60]	; 0x3c
    c208:	add	r2, sl, #1
    c20c:	bl	b2f8 <strspn@plt+0x7be8>
    c210:	b	bff0 <strspn@plt+0x88e0>
    c214:	mov	r5, #13
    c218:	b	b568 <strspn@plt+0x7e58>
    c21c:	mov	r5, #7
    c220:	b	b568 <strspn@plt+0x7e58>
    c224:	mov	r5, #16
    c228:	b	b568 <strspn@plt+0x7e58>
    c22c:	mov	r5, #2
    c230:	b	b568 <strspn@plt+0x7e58>
    c234:	mov	r5, #12
    c238:	b	b568 <strspn@plt+0x7e58>
    c23c:	mov	r5, #4
    c240:	b	b568 <strspn@plt+0x7e58>
    c244:	mov	r5, #6
    c248:	b	b568 <strspn@plt+0x7e58>
    c24c:	ldr	r0, [sp, #88]	; 0x58
    c250:	mov	r5, #0
    c254:	b	b568 <strspn@plt+0x7e58>
    c258:	mov	r5, #8
    c25c:	b	b568 <strspn@plt+0x7e58>
    c260:	mov	r5, #17
    c264:	b	b568 <strspn@plt+0x7e58>
    c268:	ldr	lr, [pc, #396]	; c3fc <strspn@plt+0x8cec>
    c26c:	mov	r0, #3
    c270:	ldr	ip, [pc, #392]	; c400 <strspn@plt+0x8cf0>
    c274:	mov	r1, #0
    c278:	ldr	r2, [pc, #388]	; c404 <strspn@plt+0x8cf4>
    c27c:	add	lr, pc, lr
    c280:	add	ip, pc, ip
    c284:	mov	r3, #222	; 0xde
    c288:	add	r2, pc, r2
    c28c:	str	lr, [sp]
    c290:	str	ip, [sp, #4]
    c294:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c298:	b	bd80 <strspn@plt+0x8670>
    c29c:	ldr	lr, [pc, #356]	; c408 <strspn@plt+0x8cf8>
    c2a0:	mov	r0, #3
    c2a4:	ldr	ip, [pc, #352]	; c40c <strspn@plt+0x8cfc>
    c2a8:	mov	r1, #0
    c2ac:	ldr	r2, [pc, #348]	; c410 <strspn@plt+0x8d00>
    c2b0:	add	lr, pc, lr
    c2b4:	add	ip, pc, ip
    c2b8:	mov	r3, #227	; 0xe3
    c2bc:	add	r2, pc, r2
    c2c0:	str	lr, [sp]
    c2c4:	str	ip, [sp, #4]
    c2c8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c2cc:	b	bd94 <strspn@plt+0x8684>
    c2d0:	ldr	r1, [pc, #316]	; c414 <strspn@plt+0x8d04>
    c2d4:	ldr	r2, [sp, #60]	; 0x3c
    c2d8:	ldr	r0, [sp, #48]	; 0x30
    c2dc:	add	r1, pc, r1
    c2e0:	bl	3d3c4 <sd_bus_creds_has_bounding_cap@@Base+0xfa9c>
    c2e4:	b	ba84 <strspn@plt+0x8374>
    c2e8:	andeq	r0, r6, r8, ror #19
    c2ec:	andeq	r0, r0, r8, lsr #5
    c2f0:			; <UNDEFINED> instruction: 0x0003f5b4
    c2f4:	muleq	r3, r8, r7
    c2f8:	andeq	pc, r3, ip, ror #11
    c2fc:	ldrdeq	pc, [r3], -r8
    c300:	andeq	pc, r3, r8, asr #23
    c304:	andeq	pc, r3, ip, asr #4
    c308:	andeq	pc, r3, r4, ror r6	; <UNPREDICTABLE>
    c30c:	andeq	pc, r3, ip, asr #11
    c310:	andeq	r8, r4, r4, asr #2
    c314:	muleq	r3, r0, r7
    c318:	andeq	pc, r3, r8, ror #5
    c31c:	andeq	pc, r3, ip, lsl #18
    c320:	andeq	pc, r3, r0, lsr #6
    c324:	andeq	pc, r3, r8, lsr #7
    c328:	andeq	pc, r3, ip, lsl #4
    c32c:	andeq	pc, r3, ip, ror #14
    c330:	andeq	pc, r3, r4, asr #4
    c334:			; <UNDEFINED> instruction: 0x0003f2bc
    c338:	andeq	pc, r3, r0, lsr #2
    c33c:	strdeq	pc, [r3], -r0
    c340:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
    c344:	andeq	pc, r3, r4, asr #3
    c348:	andeq	pc, r3, r8, lsr #32
    c34c:	andeq	pc, r3, r8, lsl r4	; <UNPREDICTABLE>
    c350:	andeq	pc, r3, r0, rrx
    c354:	andeq	pc, r3, r4, lsl r1	; <UNPREDICTABLE>
    c358:	andeq	lr, r3, r8, ror pc
    c35c:	andeq	pc, r3, ip, asr #5
    c360:			; <UNDEFINED> instruction: 0x0003efb0
    c364:	andeq	pc, r3, r4, rrx
    c368:	andeq	r7, r4, r0, asr #28
    c36c:	andeq	lr, r3, r4, lsr #31
    c370:	andeq	sp, r3, r8, lsl #17
    c374:	andeq	sp, r3, r4, lsl #15
    c378:	andeq	lr, r3, ip, lsl #31
    c37c:	andeq	r3, r4, r4, lsr #29
    c380:	andeq	lr, r3, r8, asr #23
    c384:	andeq	lr, r3, r0, lsl #28
    c388:	andeq	lr, r3, r0, lsl #24
    c38c:	andeq	r7, r4, r8, lsr r7
    c390:	andeq	r9, r4, r4, lsr #16
    c394:	andeq	lr, r3, r8, asr lr
    c398:	andeq	r7, r4, r0, ror #13
    c39c:			; <UNDEFINED> instruction: 0x000476b8
    c3a0:	muleq	r4, r0, r6
    c3a4:	andeq	r7, r4, r8, ror #12
    c3a8:	andeq	r9, r4, r4, asr r7
    c3ac:	andeq	r7, r4, r8, lsr #12
    c3b0:	strdeq	r9, [r4], -r0
    c3b4:	andeq	lr, r3, r0, ror #30
    c3b8:	andeq	lr, r3, r8, asr #24
    c3bc:	andeq	lr, r3, r8, asr #19
    c3c0:			; <UNDEFINED> instruction: 0x0003d3b0
    c3c4:	andeq	sp, r3, ip, ror r3
    c3c8:			; <UNDEFINED> instruction: 0x0003e5bc
    c3cc:	andeq	lr, r3, r4, lsl #23
    c3d0:	andeq	lr, r3, r4, lsl #18
    c3d4:	andeq	lr, r3, r0, asr #25
    c3d8:	strdeq	lr, [r3], -ip
    c3dc:	andeq	lr, r3, r0, lsr r8
    c3e0:	andeq	lr, r3, r4, lsr #17
    c3e4:	andeq	lr, r3, r8, ror r8
    c3e8:	andeq	lr, r3, r0, asr fp
    c3ec:	andeq	lr, r3, r0, ror r7
    c3f0:	andeq	lr, r3, r4, lsr #15
    c3f4:	ldrdeq	sp, [r3], -r0
    c3f8:	ldrdeq	r3, [r4], -ip
    c3fc:	andeq	lr, r3, r0, lsr #13
    c400:	andeq	lr, r3, ip, lsl #14
    c404:	ldrdeq	lr, [r3], -r8
    c408:	andeq	lr, r3, ip, ror #12
    c40c:	andeq	lr, r3, ip, ror #13
    c410:	andeq	lr, r3, r4, lsr #13
    c414:	andeq	r7, r4, ip, asr #11
    c418:	andeq	ip, r3, r8, lsl lr
    c41c:	andeq	lr, r3, r0, ror #6
    c420:	andeq	lr, r3, r0, lsr #12
    c424:	muleq	r3, r8, r3
    c428:	andeq	lr, r3, r4, asr #6
    c42c:	strdeq	lr, [r3], -ip
    c430:			; <UNDEFINED> instruction: 0x0003e3b0
    c434:	andeq	lr, r3, r0, lsr #5
    c438:	andeq	lr, r3, ip, lsl #18
    c43c:	ldrdeq	lr, [r3], -r8
    c440:	andeq	lr, r3, r0, ror #4
    c444:	ldrdeq	lr, [r3], -r8
    c448:	muleq	r3, r8, r2
    c44c:	andeq	lr, r3, r0, lsr #4
    c450:	andeq	lr, r3, r8, lsl #10
    c454:	andeq	lr, r3, r8, asr r2
    c458:	andeq	lr, r3, r0, ror #3
    c45c:	muleq	r3, r0, r7
    c460:	andeq	lr, r3, r8, lsl r2
    c464:	andeq	lr, r3, r0, lsr #3
    c468:	andeq	lr, r3, r8, lsr #14
    c46c:	ldrdeq	lr, [r3], -r8
    c470:	andeq	lr, r3, r0, ror #2
    c474:	andeq	lr, r3, r8, lsr #15
    c478:	muleq	r3, r8, r1
    c47c:	andeq	lr, r3, r0, lsr #2
    c480:	andeq	lr, r3, r8, lsr r5
    c484:	andeq	lr, r3, r8, asr r1
    c488:	andeq	lr, r3, r0, ror #1
    c48c:	andeq	lr, r3, r8, asr #10
    c490:	andeq	lr, r3, r8, lsl r1
    c494:	andeq	lr, r3, r0, lsr #1
    c498:	andeq	lr, r3, r0, ror #9
    c49c:	ldrdeq	lr, [r3], -r8
    c4a0:	andeq	lr, r3, r0, rrx
    c4a4:			; <UNDEFINED> instruction: 0x0003e2b8
    c4a8:	muleq	r3, r8, r0
    c4ac:	andeq	lr, r3, r0, lsr #32
    c4b0:			; <UNDEFINED> instruction: 0x0003e6bc
    c4b4:	andeq	lr, r3, r8, asr r0
    c4b8:	andeq	sp, r3, r0, ror #31
    c4bc:	ldrdeq	lr, [r3], -r4
    c4c0:	andeq	lr, r3, r8, lsl r0
    c4c4:	strdeq	sp, [r3], -r8
    c4c8:			; <UNDEFINED> instruction: 0x0003dfb0
    c4cc:	andeq	lr, r3, r4, lsr #2
    c4d0:	andeq	sp, r3, r8, lsl pc
    c4d4:	andeq	sp, r3, ip, asr #30
    c4d8:	andeq	lr, r3, ip, asr r1
    c4dc:	ldrdeq	sp, [r3], -r4
    c4e0:	andeq	sp, r3, r8, lsl #30
    c4e4:			; <UNDEFINED> instruction: 0x0003e1b0
    c4e8:	muleq	r3, r0, lr
    c4ec:	andeq	sp, r3, r4, asr #29
    c4f0:	andeq	lr, r3, r0, ror #8
    c4f4:	andeq	sp, r3, ip, asr #28
    c4f8:	andeq	sp, r3, r0, lsl #29
    c4fc:	andeq	lr, r3, r8, asr r3
    c500:	andeq	sp, r3, r8, lsl #28
    c504:	andeq	sp, r3, ip, lsr lr
    c508:	strdeq	sp, [r3], -r0
    c50c:	andeq	sp, r3, r4, asr #27
    c510:	strdeq	sp, [r3], -r8
    c514:	andeq	lr, r3, r0, ror r3
    c518:	andeq	sp, r3, r0, lsl #27
    c51c:			; <UNDEFINED> instruction: 0x0003ddb4
    c520:	strdeq	lr, [r3], -r4
    c524:	andeq	sp, r3, ip, lsr sp
    c528:	andeq	sp, r3, r0, ror sp
    c52c:	andeq	lr, r3, r4, lsr #3
    c530:	andeq	sp, r3, r4, lsl #26
    c534:	andeq	sp, r3, r8, lsr sp
    c538:	andeq	lr, r3, r8, ror #3
    c53c:	andeq	sp, r3, r0, asr #25
    c540:	strdeq	sp, [r3], -r4
    c544:	ldrdeq	sp, [r3], -ip
    c548:	muleq	r3, r4, ip
    c54c:	andeq	sp, r3, ip, lsr #25
    c550:			; <UNDEFINED> instruction: 0x0003dcb0
    c554:	andeq	sp, r3, r0, asr #24
    c558:	andeq	pc, r3, r4, lsl #28
    c55c:	muleq	r3, r0, ip
    c560:	andeq	sp, r3, r0, lsr #24
    c564:	andeq	sp, r3, r0, lsl #30
    c568:			; <UNDEFINED> instruction: 0x0003dbb8
    c56c:	andeq	sp, r3, ip, ror #23
    c570:	ldrdeq	sp, [r3], -r4
    c574:	andeq	sp, r3, ip, lsl #23
    c578:	strdeq	sp, [r3], -ip
    c57c:	andeq	sp, r3, ip, asr #22
    c580:	andeq	sp, r3, r0, lsl #23
    c584:	ldr	r1, [pc, #-372]	; c418 <strspn@plt+0x8d08>
    c588:	ldr	r0, [sp, #88]	; 0x58
    c58c:	add	r1, pc, r1
    c590:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c594:	cmp	r0, #0
    c598:	bne	bbf0 <strspn@plt+0x84e0>
    c59c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c5a0:	cmp	r0, #2
    c5a4:	ble	b650 <strspn@plt+0x7f40>
    c5a8:	ldr	lr, [pc, #-404]	; c41c <strspn@plt+0x8d0c>
    c5ac:	mov	r0, #3
    c5b0:	ldr	ip, [pc, #-408]	; c420 <strspn@plt+0x8d10>
    c5b4:	mov	r1, #0
    c5b8:	ldr	r2, [pc, #-412]	; c424 <strspn@plt+0x8d14>
    c5bc:	add	lr, pc, lr
    c5c0:	add	ip, pc, ip
    c5c4:	movw	r3, #345	; 0x159
    c5c8:	add	r2, pc, r2
    c5cc:	str	lr, [sp]
    c5d0:	str	ip, [sp, #4]
    c5d4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c5d8:	b	b650 <strspn@plt+0x7f40>
    c5dc:	ldrb	r3, [r9, #1]
    c5e0:	cmp	r3, #110	; 0x6e
    c5e4:	bne	b548 <strspn@plt+0x7e38>
    c5e8:	ldrb	r3, [r9, #2]
    c5ec:	cmp	r3, #0
    c5f0:	bne	b548 <strspn@plt+0x7e38>
    c5f4:	ldr	sl, [sp, #40]	; 0x28
    c5f8:	mov	r2, #0
    c5fc:	ldr	r1, [sp, #44]	; 0x2c
    c600:	add	r0, sl, #28
    c604:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
    c608:	cmp	r0, #0
    c60c:	bne	b548 <strspn@plt+0x7e38>
    c610:	ldr	r0, [pc, #-496]	; c428 <strspn@plt+0x8d18>
    c614:	movw	r1, #458	; 0x1ca
    c618:	ldr	r2, [pc, #-500]	; c42c <strspn@plt+0x8d1c>
    c61c:	add	r0, pc, r0
    c620:	add	r2, pc, r2
    c624:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    c628:	b	bff8 <strspn@plt+0x88e8>
    c62c:	mov	r5, #10
    c630:	b	b568 <strspn@plt+0x7e58>
    c634:	ldr	r1, [pc, #-524]	; c430 <strspn@plt+0x8d20>
    c638:	mov	r0, r4
    c63c:	add	r1, pc, r1
    c640:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
    c644:	cmp	r0, #0
    c648:	beq	cda8 <strspn@plt+0x9698>
    c64c:	ldr	r0, [sp, #40]	; 0x28
    c650:	add	r1, r0, #16
    c654:	bl	ad0c <strspn@plt+0x75fc>
    c658:	b	bff0 <strspn@plt+0x88e0>
    c65c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c660:	cmp	r0, #2
    c664:	ble	b650 <strspn@plt+0x7f40>
    c668:	ldr	lr, [pc, #-572]	; c434 <strspn@plt+0x8d24>
    c66c:	mov	r0, #3
    c670:	ldr	ip, [pc, #-576]	; c438 <strspn@plt+0x8d28>
    c674:	mov	r1, #0
    c678:	ldr	r2, [pc, #-580]	; c43c <strspn@plt+0x8d2c>
    c67c:	add	lr, pc, lr
    c680:	add	ip, pc, ip
    c684:	mov	r3, #720	; 0x2d0
    c688:	add	r2, pc, r2
    c68c:	str	lr, [sp]
    c690:	str	ip, [sp, #4]
    c694:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c698:	b	b650 <strspn@plt+0x7f40>
    c69c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c6a0:	cmp	r0, #2
    c6a4:	ble	b650 <strspn@plt+0x7f40>
    c6a8:	ldr	lr, [pc, #-624]	; c440 <strspn@plt+0x8d30>
    c6ac:	mov	r0, #3
    c6b0:	ldr	ip, [pc, #-628]	; c444 <strspn@plt+0x8d34>
    c6b4:	mov	r1, #0
    c6b8:	ldr	r2, [pc, #-632]	; c448 <strspn@plt+0x8d38>
    c6bc:	add	lr, pc, lr
    c6c0:	add	ip, pc, ip
    c6c4:	movw	r3, #422	; 0x1a6
    c6c8:	add	r2, pc, r2
    c6cc:	str	lr, [sp]
    c6d0:	str	ip, [sp, #4]
    c6d4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c6d8:	b	b650 <strspn@plt+0x7f40>
    c6dc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c6e0:	cmp	r0, #2
    c6e4:	ble	b650 <strspn@plt+0x7f40>
    c6e8:	ldr	lr, [pc, #-676]	; c44c <strspn@plt+0x8d3c>
    c6ec:	mov	r0, #3
    c6f0:	ldr	ip, [pc, #-680]	; c450 <strspn@plt+0x8d40>
    c6f4:	mov	r1, #0
    c6f8:	ldr	r2, [pc, #-684]	; c454 <strspn@plt+0x8d44>
    c6fc:	add	lr, pc, lr
    c700:	add	ip, pc, ip
    c704:	movw	r3, #362	; 0x16a
    c708:	add	r2, pc, r2
    c70c:	str	lr, [sp]
    c710:	str	ip, [sp, #4]
    c714:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c718:	b	b650 <strspn@plt+0x7f40>
    c71c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c720:	cmp	r0, #2
    c724:	ble	b650 <strspn@plt+0x7f40>
    c728:	ldr	lr, [pc, #-728]	; c458 <strspn@plt+0x8d48>
    c72c:	mov	r0, #3
    c730:	ldr	ip, [pc, #-732]	; c45c <strspn@plt+0x8d4c>
    c734:	mov	r1, #0
    c738:	ldr	r2, [pc, #-736]	; c460 <strspn@plt+0x8d50>
    c73c:	add	lr, pc, lr
    c740:	add	ip, pc, ip
    c744:	movw	r3, #639	; 0x27f
    c748:	add	r2, pc, r2
    c74c:	str	lr, [sp]
    c750:	str	ip, [sp, #4]
    c754:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c758:	b	b650 <strspn@plt+0x7f40>
    c75c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c760:	cmp	r0, #2
    c764:	ble	b650 <strspn@plt+0x7f40>
    c768:	ldr	lr, [pc, #-780]	; c464 <strspn@plt+0x8d54>
    c76c:	mov	r0, #3
    c770:	ldr	ip, [pc, #-784]	; c468 <strspn@plt+0x8d58>
    c774:	mov	r1, #0
    c778:	ldr	r2, [pc, #-788]	; c46c <strspn@plt+0x8d5c>
    c77c:	add	lr, pc, lr
    c780:	add	ip, pc, ip
    c784:	mov	r3, #624	; 0x270
    c788:	add	r2, pc, r2
    c78c:	str	lr, [sp]
    c790:	str	ip, [sp, #4]
    c794:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c798:	b	b650 <strspn@plt+0x7f40>
    c79c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c7a0:	cmp	r0, #2
    c7a4:	ble	b650 <strspn@plt+0x7f40>
    c7a8:	ldr	lr, [pc, #-832]	; c470 <strspn@plt+0x8d60>
    c7ac:	mov	r0, #3
    c7b0:	ldr	ip, [pc, #-836]	; c474 <strspn@plt+0x8d64>
    c7b4:	mov	r1, #0
    c7b8:	ldr	r2, [pc, #-840]	; c478 <strspn@plt+0x8d68>
    c7bc:	add	lr, pc, lr
    c7c0:	add	ip, pc, ip
    c7c4:	movw	r3, #702	; 0x2be
    c7c8:	add	r2, pc, r2
    c7cc:	str	lr, [sp]
    c7d0:	str	ip, [sp, #4]
    c7d4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c7d8:	b	b650 <strspn@plt+0x7f40>
    c7dc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c7e0:	cmp	r0, #2
    c7e4:	ble	b650 <strspn@plt+0x7f40>
    c7e8:	ldr	lr, [pc, #-884]	; c47c <strspn@plt+0x8d6c>
    c7ec:	mov	r0, #3
    c7f0:	ldr	ip, [pc, #-888]	; c480 <strspn@plt+0x8d70>
    c7f4:	mov	r1, #0
    c7f8:	ldr	r2, [pc, #-892]	; c484 <strspn@plt+0x8d74>
    c7fc:	add	lr, pc, lr
    c800:	add	ip, pc, ip
    c804:	movw	r3, #483	; 0x1e3
    c808:	add	r2, pc, r2
    c80c:	str	lr, [sp]
    c810:	str	ip, [sp, #4]
    c814:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c818:	b	b650 <strspn@plt+0x7f40>
    c81c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c820:	cmp	r0, #2
    c824:	ble	b650 <strspn@plt+0x7f40>
    c828:	ldr	lr, [pc, #-936]	; c488 <strspn@plt+0x8d78>
    c82c:	mov	r0, #3
    c830:	ldr	ip, [pc, #-940]	; c48c <strspn@plt+0x8d7c>
    c834:	mov	r1, #0
    c838:	ldr	r2, [pc, #-944]	; c490 <strspn@plt+0x8d80>
    c83c:	add	lr, pc, lr
    c840:	add	ip, pc, ip
    c844:	movw	r3, #513	; 0x201
    c848:	add	r2, pc, r2
    c84c:	str	lr, [sp]
    c850:	str	ip, [sp, #4]
    c854:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c858:	b	b650 <strspn@plt+0x7f40>
    c85c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c860:	cmp	r0, #2
    c864:	ble	b650 <strspn@plt+0x7f40>
    c868:	ldr	lr, [pc, #-988]	; c494 <strspn@plt+0x8d84>
    c86c:	mov	r0, #3
    c870:	ldr	ip, [pc, #-992]	; c498 <strspn@plt+0x8d88>
    c874:	mov	r1, #0
    c878:	ldr	r2, [pc, #-996]	; c49c <strspn@plt+0x8d8c>
    c87c:	add	lr, pc, lr
    c880:	add	ip, pc, ip
    c884:	movw	r3, #498	; 0x1f2
    c888:	add	r2, pc, r2
    c88c:	str	lr, [sp]
    c890:	str	ip, [sp, #4]
    c894:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c898:	b	b650 <strspn@plt+0x7f40>
    c89c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c8a0:	cmp	r0, #2
    c8a4:	ble	b650 <strspn@plt+0x7f40>
    c8a8:	ldr	lr, [pc, #-1040]	; c4a0 <strspn@plt+0x8d90>
    c8ac:	mov	r0, #3
    c8b0:	ldr	ip, [pc, #-1044]	; c4a4 <strspn@plt+0x8d94>
    c8b4:	mov	r1, #0
    c8b8:	ldr	r2, [pc, #-1048]	; c4a8 <strspn@plt+0x8d98>
    c8bc:	add	lr, pc, lr
    c8c0:	add	ip, pc, ip
    c8c4:	movw	r3, #297	; 0x129
    c8c8:	add	r2, pc, r2
    c8cc:	str	lr, [sp]
    c8d0:	str	ip, [sp, #4]
    c8d4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c8d8:	b	b650 <strspn@plt+0x7f40>
    c8dc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c8e0:	cmp	r0, #2
    c8e4:	ble	b650 <strspn@plt+0x7f40>
    c8e8:	ldr	lr, [pc, #-1092]	; c4ac <strspn@plt+0x8d9c>
    c8ec:	mov	r0, #3
    c8f0:	ldr	ip, [pc, #-1096]	; c4b0 <strspn@plt+0x8da0>
    c8f4:	mov	r1, #0
    c8f8:	ldr	r2, [pc, #-1100]	; c4b4 <strspn@plt+0x8da4>
    c8fc:	add	lr, pc, lr
    c900:	add	ip, pc, ip
    c904:	movw	r3, #735	; 0x2df
    c908:	add	r2, pc, r2
    c90c:	str	lr, [sp]
    c910:	str	ip, [sp, #4]
    c914:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c918:	b	b650 <strspn@plt+0x7f40>
    c91c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c920:	cmp	r0, #2
    c924:	ble	b650 <strspn@plt+0x7f40>
    c928:	ldr	lr, [pc, #-1144]	; c4b8 <strspn@plt+0x8da8>
    c92c:	mov	r0, #3
    c930:	ldr	ip, [pc, #-1148]	; c4bc <strspn@plt+0x8dac>
    c934:	mov	r1, #0
    c938:	ldr	r2, [pc, #-1152]	; c4c0 <strspn@plt+0x8db0>
    c93c:	add	lr, pc, lr
    c940:	add	ip, pc, ip
    c944:	movw	r3, #573	; 0x23d
    c948:	add	r2, pc, r2
    c94c:	str	lr, [sp]
    c950:	str	ip, [sp, #4]
    c954:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    c958:	b	b650 <strspn@plt+0x7f40>
    c95c:	ldr	r0, [pc, #-1184]	; c4c4 <strspn@plt+0x8db4>
    c960:	movw	r1, #291	; 0x123
    c964:	ldr	r2, [pc, #-1188]	; c4c8 <strspn@plt+0x8db8>
    c968:	add	r0, pc, r0
    c96c:	add	r2, pc, r2
    c970:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    c974:	mov	r4, r0
    c978:	mov	sl, #0
    c97c:	ldr	r0, [sp, #88]	; 0x58
    c980:	str	sl, [sp, #56]	; 0x38
    c984:	b	b658 <strspn@plt+0x7f48>
    c988:	ldr	fp, [sp, #40]	; 0x28
    c98c:	ldr	r3, [fp]
    c990:	ldr	r4, [r3]
    c994:	cmp	r4, #0
    c998:	beq	bd80 <strspn@plt+0x8670>
    c99c:	ldr	r0, [sp, #56]	; 0x38
    c9a0:	ldr	sl, [sp, #60]	; 0x3c
    c9a4:	cmp	r0, #0
    c9a8:	moveq	r0, sl
    c9ac:	ldr	sl, [sp, #40]	; 0x28
    c9b0:	ldr	r1, [sl, #4]
    c9b4:	blx	r4
    c9b8:	and	r4, r0, r0, asr #31
    c9bc:	ldr	r0, [sp, #88]	; 0x58
    c9c0:	b	b658 <strspn@plt+0x7f48>
    c9c4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c9c8:	cmp	r0, #2
    c9cc:	bgt	cbfc <strspn@plt+0x94ec>
    c9d0:	mov	r0, r4
    c9d4:	mvn	r4, #73	; 0x49
    c9d8:	b	b658 <strspn@plt+0x7f48>
    c9dc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    c9e0:	cmp	r0, #2
    c9e4:	ble	c9d0 <strspn@plt+0x92c0>
    c9e8:	ldr	r2, [pc, #-1316]	; c4cc <strspn@plt+0x8dbc>
    c9ec:	mov	r0, #3
    c9f0:	ldr	ip, [pc, #-1320]	; c4d0 <strspn@plt+0x8dc0>
    c9f4:	mov	r1, #0
    c9f8:	add	r2, pc, r2
    c9fc:	str	r2, [sp, #4]
    ca00:	ldr	r2, [pc, #-1332]	; c4d4 <strspn@plt+0x8dc4>
    ca04:	add	ip, pc, ip
    ca08:	str	r4, [sp, #8]
    ca0c:	mov	r3, #239	; 0xef
    ca10:	str	ip, [sp]
    ca14:	add	r2, pc, r2
    ca18:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    ca1c:	b	bd94 <strspn@plt+0x8684>
    ca20:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    ca24:	cmp	r0, #2
    ca28:	ble	c9d0 <strspn@plt+0x92c0>
    ca2c:	ldr	r2, [pc, #-1372]	; c4d8 <strspn@plt+0x8dc8>
    ca30:	mov	r0, #3
    ca34:	ldr	ip, [pc, #-1376]	; c4dc <strspn@plt+0x8dcc>
    ca38:	mov	r1, #0
    ca3c:	add	r2, pc, r2
    ca40:	str	r2, [sp, #4]
    ca44:	ldr	r2, [pc, #-1388]	; c4e0 <strspn@plt+0x8dd0>
    ca48:	add	ip, pc, ip
    ca4c:	str	r4, [sp, #8]
    ca50:	movw	r3, #309	; 0x135
    ca54:	str	ip, [sp]
    ca58:	add	r2, pc, r2
    ca5c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    ca60:	b	bd94 <strspn@plt+0x8684>
    ca64:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    ca68:	cmp	r0, #2
    ca6c:	ble	c9d0 <strspn@plt+0x92c0>
    ca70:	ldr	r2, [pc, #-1428]	; c4e4 <strspn@plt+0x8dd4>
    ca74:	mov	r0, #3
    ca78:	ldr	ip, [pc, #-1432]	; c4e8 <strspn@plt+0x8dd8>
    ca7c:	mov	r1, #0
    ca80:	add	r2, pc, r2
    ca84:	str	r2, [sp, #4]
    ca88:	ldr	r2, [pc, #-1444]	; c4ec <strspn@plt+0x8ddc>
    ca8c:	add	ip, pc, ip
    ca90:	str	r4, [sp, #8]
    ca94:	movw	r3, #374	; 0x176
    ca98:	str	ip, [sp]
    ca9c:	add	r2, pc, r2
    caa0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    caa4:	b	bd94 <strspn@plt+0x8684>
    caa8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    caac:	cmp	r0, #2
    cab0:	ble	c040 <strspn@plt+0x8930>
    cab4:	ldr	r2, [pc, #-1484]	; c4f0 <strspn@plt+0x8de0>
    cab8:	mov	r0, #3
    cabc:	ldr	ip, [pc, #-1488]	; c4f4 <strspn@plt+0x8de4>
    cac0:	mov	r1, #0
    cac4:	add	r2, pc, r2
    cac8:	str	r2, [sp, #4]
    cacc:	ldr	r2, [pc, #-1500]	; c4f8 <strspn@plt+0x8de8>
    cad0:	add	ip, pc, ip
    cad4:	str	r4, [sp, #8]
    cad8:	movw	r3, #665	; 0x299
    cadc:	str	ip, [sp]
    cae0:	add	r2, pc, r2
    cae4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cae8:	b	b650 <strspn@plt+0x7f40>
    caec:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    caf0:	cmp	r0, #2
    caf4:	ble	c040 <strspn@plt+0x8930>
    caf8:	ldr	r2, [pc, #-1540]	; c4fc <strspn@plt+0x8dec>
    cafc:	mov	r0, #3
    cb00:	ldr	ip, [pc, #-1544]	; c500 <strspn@plt+0x8df0>
    cb04:	mov	r1, #0
    cb08:	add	r2, pc, r2
    cb0c:	str	r2, [sp, #4]
    cb10:	ldr	r2, [pc, #-1556]	; c504 <strspn@plt+0x8df4>
    cb14:	add	ip, pc, ip
    cb18:	str	r4, [sp, #8]
    cb1c:	movw	r3, #597	; 0x255
    cb20:	str	ip, [sp]
    cb24:	add	r2, pc, r2
    cb28:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cb2c:	b	b650 <strspn@plt+0x7f40>
    cb30:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cb34:	cmp	r0, #2
    cb38:	ble	c9d0 <strspn@plt+0x92c0>
    cb3c:	ldr	r2, [pc, #-1596]	; c508 <strspn@plt+0x8df8>
    cb40:	mov	r0, #3
    cb44:	ldr	ip, [pc, #-1600]	; c50c <strspn@plt+0x8dfc>
    cb48:	mov	r1, #0
    cb4c:	add	r2, pc, r2
    cb50:	str	r2, [sp, #4]
    cb54:	ldr	r2, [pc, #-1612]	; c510 <strspn@plt+0x8e00>
    cb58:	add	ip, pc, ip
    cb5c:	str	r4, [sp, #8]
    cb60:	mov	r3, #253	; 0xfd
    cb64:	str	ip, [sp]
    cb68:	add	r2, pc, r2
    cb6c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cb70:	b	bd94 <strspn@plt+0x8684>
    cb74:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cb78:	cmp	r0, #2
    cb7c:	ble	c9d0 <strspn@plt+0x92c0>
    cb80:	ldr	r2, [pc, #-1652]	; c514 <strspn@plt+0x8e04>
    cb84:	mov	r0, #3
    cb88:	ldr	ip, [pc, #-1656]	; c518 <strspn@plt+0x8e08>
    cb8c:	mov	r1, #0
    cb90:	add	r2, pc, r2
    cb94:	str	r2, [sp, #4]
    cb98:	ldr	r2, [pc, #-1668]	; c51c <strspn@plt+0x8e0c>
    cb9c:	add	ip, pc, ip
    cba0:	str	r4, [sp, #8]
    cba4:	movw	r3, #655	; 0x28f
    cba8:	str	ip, [sp]
    cbac:	add	r2, pc, r2
    cbb0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cbb4:	b	bd94 <strspn@plt+0x8684>
    cbb8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cbbc:	cmp	r0, #2
    cbc0:	ble	c9d0 <strspn@plt+0x92c0>
    cbc4:	ldr	r2, [pc, #-1708]	; c520 <strspn@plt+0x8e10>
    cbc8:	mov	r0, #3
    cbcc:	ldr	ip, [pc, #-1712]	; c524 <strspn@plt+0x8e14>
    cbd0:	mov	r1, #0
    cbd4:	add	r2, pc, r2
    cbd8:	str	r2, [sp, #4]
    cbdc:	ldr	r2, [pc, #-1724]	; c528 <strspn@plt+0x8e18>
    cbe0:	add	ip, pc, ip
    cbe4:	str	r4, [sp, #8]
    cbe8:	movw	r3, #438	; 0x1b6
    cbec:	str	ip, [sp]
    cbf0:	add	r2, pc, r2
    cbf4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cbf8:	b	bd94 <strspn@plt+0x8684>
    cbfc:	ldr	r2, [pc, #-1752]	; c52c <strspn@plt+0x8e1c>
    cc00:	mov	r0, #3
    cc04:	ldr	ip, [pc, #-1756]	; c530 <strspn@plt+0x8e20>
    cc08:	mov	r1, #0
    cc0c:	add	r2, pc, r2
    cc10:	str	r2, [sp, #4]
    cc14:	ldr	r2, [pc, #-1768]	; c534 <strspn@plt+0x8e24>
    cc18:	add	ip, pc, ip
    cc1c:	str	r4, [sp, #8]
    cc20:	movw	r3, #525	; 0x20d
    cc24:	str	ip, [sp]
    cc28:	add	r2, pc, r2
    cc2c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cc30:	b	bd94 <strspn@plt+0x8684>
    cc34:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cc38:	cmp	r0, #2
    cc3c:	ble	c9d0 <strspn@plt+0x92c0>
    cc40:	ldr	r2, [pc, #-1808]	; c538 <strspn@plt+0x8e28>
    cc44:	mov	r0, #3
    cc48:	ldr	ip, [pc, #-1812]	; c53c <strspn@plt+0x8e2c>
    cc4c:	mov	r1, #0
    cc50:	add	r2, pc, r2
    cc54:	str	r2, [sp, #4]
    cc58:	ldr	r2, [pc, #-1824]	; c540 <strspn@plt+0x8e30>
    cc5c:	add	ip, pc, ip
    cc60:	str	r4, [sp, #8]
    cc64:	mov	r3, #588	; 0x24c
    cc68:	str	ip, [sp]
    cc6c:	add	r2, pc, r2
    cc70:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cc74:	b	bd94 <strspn@plt+0x8684>
    cc78:	ldr	r0, [pc, #-1852]	; c544 <strspn@plt+0x8e34>
    cc7c:	movw	r1, #605	; 0x25d
    cc80:	ldr	r2, [pc, #-1856]	; c548 <strspn@plt+0x8e38>
    cc84:	add	r0, pc, r0
    cc88:	add	r2, pc, r2
    cc8c:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    cc90:	b	bff8 <strspn@plt+0x88e8>
    cc94:	bl	314c <__stack_chk_fail@plt>
    cc98:	bl	3720 <strspn@plt+0x10>
    cc9c:	ldr	r0, [pc, #-1880]	; c54c <strspn@plt+0x8e3c>
    cca0:	mov	r2, #208	; 0xd0
    cca4:	ldr	r1, [pc, #-1884]	; c550 <strspn@plt+0x8e40>
    cca8:	ldr	r3, [pc, #-1884]	; c554 <strspn@plt+0x8e44>
    ccac:	add	r0, pc, r0
    ccb0:	add	r1, pc, r1
    ccb4:	add	r3, pc, r3
    ccb8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    ccbc:	ldr	r0, [pc, #-1900]	; c558 <strspn@plt+0x8e48>
    ccc0:	mov	r2, #209	; 0xd1
    ccc4:	ldr	r1, [pc, #-1904]	; c55c <strspn@plt+0x8e4c>
    ccc8:	ldr	r3, [pc, #-1904]	; c560 <strspn@plt+0x8e50>
    cccc:	add	r0, pc, r0
    ccd0:	add	r1, pc, r1
    ccd4:	add	r3, pc, r3
    ccd8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    ccdc:	mov	r4, r0
    cce0:	mov	r9, #0
    cce4:	str	r9, [sp, #44]	; 0x2c
    cce8:	str	r9, [sp, #48]	; 0x30
    ccec:	mov	r0, r9
    ccf0:	bl	3080 <free@plt>
    ccf4:	ldr	r0, [sp, #44]	; 0x2c
    ccf8:	bl	3080 <free@plt>
    ccfc:	ldr	r0, [sp, #48]	; 0x30
    cd00:	bl	3080 <free@plt>
    cd04:	mov	r0, r4
    cd08:	bl	36a4 <_Unwind_Resume@plt>
    cd0c:	b	ccdc <strspn@plt+0x95cc>
    cd10:	ldr	r9, [sp, #48]	; 0x30
    cd14:	mov	r4, r0
    cd18:	str	r9, [sp, #44]	; 0x2c
    cd1c:	b	ccec <strspn@plt+0x95dc>
    cd20:	bl	3720 <strspn@plt+0x10>
    cd24:	bl	3720 <strspn@plt+0x10>
    cd28:	mov	r4, r0
    cd2c:	ldr	r0, [sp, #88]	; 0x58
    cd30:	bl	3080 <free@plt>
    cd34:	ldr	sl, [sp, #56]	; 0x38
    cd38:	str	sl, [sp, #48]	; 0x30
    cd3c:	b	ccec <strspn@plt+0x95dc>
    cd40:	b	ccdc <strspn@plt+0x95cc>
    cd44:	bl	3720 <strspn@plt+0x10>
    cd48:	ldr	r2, [pc, #-2028]	; c564 <strspn@plt+0x8e54>
    cd4c:	mov	r0, #3
    cd50:	ldr	ip, [pc, #-2032]	; c568 <strspn@plt+0x8e58>
    cd54:	mov	r1, #0
    cd58:	add	r2, pc, r2
    cd5c:	str	r2, [sp, #4]
    cd60:	ldr	r2, [pc, #-2044]	; c56c <strspn@plt+0x8e5c>
    cd64:	add	ip, pc, ip
    cd68:	str	r4, [sp, #8]
    cd6c:	movw	r3, #385	; 0x181
    cd70:	str	ip, [sp]
    cd74:	add	r2, pc, r2
    cd78:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cd7c:	b	b650 <strspn@plt+0x7f40>
    cd80:	ldr	r0, [pc, #-2072]	; c570 <strspn@plt+0x8e60>
    cd84:	movw	r1, #461	; 0x1cd
    cd88:	ldr	r2, [pc, #-2076]	; c574 <strspn@plt+0x8e64>
    cd8c:	add	r0, pc, r0
    cd90:	add	r2, pc, r2
    cd94:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    cd98:	b	bff8 <strspn@plt+0x88e8>
    cd9c:	bl	3720 <strspn@plt+0x10>
    cda0:	bl	3720 <strspn@plt+0x10>
    cda4:	bl	3720 <strspn@plt+0x10>
    cda8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cdac:	cmp	r0, #2
    cdb0:	ble	c040 <strspn@plt+0x8930>
    cdb4:	ldr	r2, [pc, #-2116]	; c578 <strspn@plt+0x8e68>
    cdb8:	mov	r0, #3
    cdbc:	ldr	ip, [pc, #-2120]	; c57c <strspn@plt+0x8e6c>
    cdc0:	mov	r1, #0
    cdc4:	add	r2, pc, r2
    cdc8:	str	r2, [sp, #4]
    cdcc:	ldr	r2, [pc, #-2132]	; c580 <strspn@plt+0x8e70>
    cdd0:	add	ip, pc, ip
    cdd4:	str	r4, [sp, #8]
    cdd8:	movw	r3, #326	; 0x146
    cddc:	str	ip, [sp]
    cde0:	add	r2, pc, r2
    cde4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cde8:	b	b650 <strspn@plt+0x7f40>
    cdec:	mov	fp, #0
    cdf0:	mov	r4, r0
    cdf4:	str	fp, [sp, #56]	; 0x38
    cdf8:	b	cd2c <strspn@plt+0x961c>
    cdfc:	ldr	ip, [pc, #756]	; d0f8 <strspn@plt+0x99e8>
    ce00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ce04:	add	ip, pc, ip
    ce08:	ldr	lr, [pc, #748]	; d0fc <strspn@plt+0x99ec>
    ce0c:	sub	sp, sp, #108	; 0x6c
    ce10:	mov	r6, r3
    ce14:	add	sl, sp, #32
    ce18:	mov	fp, r0
    ce1c:	mov	r5, r1
    ce20:	ldr	lr, [ip, lr]
    ce24:	mov	r4, r2
    ce28:	mov	r0, sl
    ce2c:	mov	r1, #0
    ce30:	mov	r2, #64	; 0x40
    ce34:	ldr	r3, [lr]
    ce38:	str	lr, [sp, #20]
    ce3c:	str	r3, [sp, #100]	; 0x64
    ce40:	bl	3434 <memset@plt>
    ce44:	cmp	fp, #0
    ce48:	str	r6, [sp, #36]	; 0x24
    ce4c:	str	r4, [sp, #32]
    ce50:	str	r5, [sp, #84]	; 0x54
    ce54:	beq	d0d0 <strspn@plt+0x99c0>
    ce58:	cmp	r5, #0
    ce5c:	beq	d0b0 <strspn@plt+0x99a0>
    ce60:	cmp	r4, #0
    ce64:	beq	d090 <strspn@plt+0x9980>
    ce68:	ldr	r9, [pc, #656]	; d100 <strspn@plt+0x99f0>
    ce6c:	add	r8, sp, #84	; 0x54
    ce70:	ldr	r1, [pc, #652]	; d104 <strspn@plt+0x99f4>
    ce74:	add	r7, sp, #28
    ce78:	add	r9, pc, r9
    ce7c:	add	r6, sp, #88	; 0x58
    ce80:	add	r1, pc, r1
    ce84:	mov	r5, #0
    ce88:	str	r1, [sp, #16]
    ce8c:	b	cec4 <strspn@plt+0x97b4>
    ce90:	cmp	r4, #1
    ce94:	bne	cf24 <strspn@plt+0x9814>
    ce98:	ldr	r4, [sp, #28]
    ce9c:	cmp	r4, #0
    cea0:	beq	d050 <strspn@plt+0x9940>
    cea4:	mov	r0, r4
    cea8:	mov	r1, r9
    ceac:	bl	3710 <strspn@plt>
    ceb0:	ldrb	r3, [r4, r0]
    ceb4:	cmp	r3, #0
    ceb8:	bne	cf24 <strspn@plt+0x9814>
    cebc:	mov	r0, r4
    cec0:	bl	3080 <free@plt>
    cec4:	mov	r0, r8
    cec8:	mov	r1, r7
    cecc:	mov	r2, r6
    ced0:	mov	r3, #0
    ced4:	str	r5, [sp, #28]
    ced8:	bl	476ac <sd_bus_creds_has_bounding_cap@@Base+0x19d84>
    cedc:	subs	r4, r0, #0
    cee0:	blt	cf80 <strspn@plt+0x9870>
    cee4:	beq	cfc4 <strspn@plt+0x98b4>
    cee8:	cmp	r4, #2
    ceec:	bne	ce90 <strspn@plt+0x9780>
    cef0:	ldr	r4, [sp, #28]
    cef4:	ldr	r1, [sp, #16]
    cef8:	mov	r0, r4
    cefc:	bl	2fc0 <strcmp@plt>
    cf00:	subs	r2, r0, #0
    cf04:	bne	d004 <strspn@plt+0x98f4>
    cf08:	mov	r0, sl
    cf0c:	mov	r1, fp
    cf10:	bl	b2f8 <strspn@plt+0x7be8>
    cf14:	subs	r4, r0, #0
    cf18:	blt	cfbc <strspn@plt+0x98ac>
    cf1c:	ldr	r0, [sp, #28]
    cf20:	b	cec0 <strspn@plt+0x97b0>
    cf24:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cf28:	cmp	r0, #2
    cf2c:	bgt	cfd0 <strspn@plt+0x98c0>
    cf30:	ldr	r0, [sp, #28]
    cf34:	mvn	r4, #73	; 0x49
    cf38:	bl	3080 <free@plt>
    cf3c:	ldr	r0, [sp, #40]	; 0x28
    cf40:	bl	3080 <free@plt>
    cf44:	mov	r0, sl
    cf48:	mov	r2, #0
    cf4c:	mov	r3, #0
    cf50:	mov	r1, #0
    cf54:	strd	r2, [sp, #48]	; 0x30
    cf58:	str	r1, [sp, #40]	; 0x28
    cf5c:	bl	acc8 <strspn@plt+0x75b8>
    cf60:	ldr	ip, [sp, #20]
    cf64:	mov	r0, r4
    cf68:	ldr	r2, [sp, #100]	; 0x64
    cf6c:	ldr	r3, [ip]
    cf70:	cmp	r2, r3
    cf74:	bne	d068 <strspn@plt+0x9958>
    cf78:	add	sp, sp, #108	; 0x6c
    cf7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cf80:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    cf84:	cmp	r0, #2
    cf88:	ble	cfbc <strspn@plt+0x98ac>
    cf8c:	ldr	lr, [pc, #372]	; d108 <strspn@plt+0x99f8>
    cf90:	mov	r0, #3
    cf94:	ldr	ip, [pc, #368]	; d10c <strspn@plt+0x99fc>
    cf98:	mov	r1, #0
    cf9c:	ldr	r2, [pc, #364]	; d110 <strspn@plt+0x9a00>
    cfa0:	add	lr, pc, lr
    cfa4:	add	ip, pc, ip
    cfa8:	movw	r3, #762	; 0x2fa
    cfac:	add	r2, pc, r2
    cfb0:	str	lr, [sp]
    cfb4:	str	ip, [sp, #4]
    cfb8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    cfbc:	ldr	r0, [sp, #28]
    cfc0:	b	cf38 <strspn@plt+0x9828>
    cfc4:	ldr	r0, [sp, #28]
    cfc8:	bl	3080 <free@plt>
    cfcc:	b	cf3c <strspn@plt+0x982c>
    cfd0:	ldr	lr, [pc, #316]	; d114 <strspn@plt+0x9a04>
    cfd4:	mov	r0, #3
    cfd8:	ldr	ip, [pc, #312]	; d118 <strspn@plt+0x9a08>
    cfdc:	mov	r1, #0
    cfe0:	ldr	r2, [pc, #308]	; d11c <strspn@plt+0x9a0c>
    cfe4:	add	lr, pc, lr
    cfe8:	add	ip, pc, ip
    cfec:	movw	r3, #783	; 0x30f
    cff0:	add	r2, pc, r2
    cff4:	str	lr, [sp]
    cff8:	str	ip, [sp, #4]
    cffc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    d000:	b	cf30 <strspn@plt+0x9820>
    d004:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    d008:	cmp	r0, #2
    d00c:	movle	r0, r4
    d010:	mvnle	r4, #73	; 0x49
    d014:	ble	cf38 <strspn@plt+0x9828>
    d018:	ldr	r2, [pc, #256]	; d120 <strspn@plt+0x9a10>
    d01c:	mov	r0, #3
    d020:	ldr	ip, [pc, #252]	; d124 <strspn@plt+0x9a14>
    d024:	mov	r1, #0
    d028:	add	r2, pc, r2
    d02c:	str	r2, [sp, #4]
    d030:	ldr	r2, [pc, #240]	; d128 <strspn@plt+0x9a18>
    d034:	add	ip, pc, ip
    d038:	str	r4, [sp, #8]
    d03c:	movw	r3, #778	; 0x30a
    d040:	str	ip, [sp]
    d044:	add	r2, pc, r2
    d048:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    d04c:	b	cf30 <strspn@plt+0x9820>
    d050:	bl	3720 <strspn@plt+0x10>
    d054:	mov	r5, r0
    d058:	mov	r0, r4
    d05c:	bl	3080 <free@plt>
    d060:	mov	r0, r5
    d064:	bl	36a4 <_Unwind_Resume@plt>
    d068:	bl	314c <__stack_chk_fail@plt>
    d06c:	mov	r5, r0
    d070:	ldr	r4, [sp, #28]
    d074:	b	d058 <strspn@plt+0x9948>
    d078:	ldr	r4, [sp, #28]
    d07c:	b	d054 <strspn@plt+0x9944>
    d080:	b	d06c <strspn@plt+0x995c>
    d084:	b	d054 <strspn@plt+0x9944>
    d088:	b	d06c <strspn@plt+0x995c>
    d08c:	b	d06c <strspn@plt+0x995c>
    d090:	ldr	r0, [pc, #148]	; d12c <strspn@plt+0x9a1c>
    d094:	movw	r2, #755	; 0x2f3
    d098:	ldr	r1, [pc, #144]	; d130 <strspn@plt+0x9a20>
    d09c:	ldr	r3, [pc, #144]	; d134 <strspn@plt+0x9a24>
    d0a0:	add	r0, pc, r0
    d0a4:	add	r1, pc, r1
    d0a8:	add	r3, pc, r3
    d0ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d0b0:	ldr	r0, [pc, #128]	; d138 <strspn@plt+0x9a28>
    d0b4:	movw	r2, #754	; 0x2f2
    d0b8:	ldr	r1, [pc, #124]	; d13c <strspn@plt+0x9a2c>
    d0bc:	ldr	r3, [pc, #124]	; d140 <strspn@plt+0x9a30>
    d0c0:	add	r0, pc, r0
    d0c4:	add	r1, pc, r1
    d0c8:	add	r3, pc, r3
    d0cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d0d0:	ldr	r0, [pc, #108]	; d144 <strspn@plt+0x9a34>
    d0d4:	movw	r2, #753	; 0x2f1
    d0d8:	ldr	r1, [pc, #104]	; d148 <strspn@plt+0x9a38>
    d0dc:	ldr	r3, [pc, #104]	; d14c <strspn@plt+0x9a3c>
    d0e0:	add	r0, pc, r0
    d0e4:	add	r1, pc, r1
    d0e8:	add	r3, pc, r3
    d0ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d0f0:	b	d06c <strspn@plt+0x995c>
    d0f4:	b	d06c <strspn@plt+0x995c>
    d0f8:	strdeq	lr, [r5], -r4
    d0fc:	andeq	r0, r0, r8, lsr #5
    d100:	andeq	sp, r3, ip, lsl #24
    d104:	andeq	r2, r4, r8, asr #26
    d108:	andeq	sp, r3, ip, lsl #19
    d10c:	andeq	lr, r3, r4, asr #32
    d110:			; <UNDEFINED> instruction: 0x0003d9b4
    d114:	andeq	sp, r3, r8, asr #18
    d118:	andeq	lr, r3, ip, lsr r0
    d11c:	andeq	sp, r3, r0, ror r9
    d120:	ldrdeq	sp, [r3], -r0
    d124:	strdeq	sp, [r3], -r8
    d128:	andeq	sp, r3, ip, lsl r9
    d12c:	andeq	sp, r3, r4, asr #30
    d130:			; <UNDEFINED> instruction: 0x0003d8bc
    d134:	muleq	r3, ip, pc	; <UNPREDICTABLE>
    d138:	andeq	sp, r3, r0, lsr #30
    d13c:	muleq	r3, ip, r8
    d140:	andeq	sp, r3, ip, ror pc
    d144:	strdeq	pc, [r3], -r0
    d148:	andeq	sp, r3, ip, ror r8
    d14c:	andeq	sp, r3, ip, asr pc
    d150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d154:	subs	r9, r0, #0
    d158:	sub	sp, sp, #28
    d15c:	mov	r6, r1
    d160:	mov	r4, r2
    d164:	mov	fp, r3
    d168:	ldr	r7, [sp, #64]	; 0x40
    d16c:	beq	d318 <strspn@plt+0x9c08>
    d170:	cmp	r1, #0
    d174:	beq	d378 <strspn@plt+0x9c68>
    d178:	cmp	r2, #0
    d17c:	beq	d358 <strspn@plt+0x9c48>
    d180:	cmp	r7, #0
    d184:	beq	d338 <strspn@plt+0x9c28>
    d188:	mov	r1, #0
    d18c:	blx	r7
    d190:	subs	ip, r0, #0
    d194:	blt	d29c <strspn@plt+0x9b8c>
    d198:	cmp	fp, #0
    d19c:	bne	d2a4 <strspn@plt+0x9b94>
    d1a0:	str	ip, [sp, #12]
    d1a4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    d1a8:	ldr	ip, [sp, #12]
    d1ac:	cmp	r0, #0
    d1b0:	beq	d2f0 <strspn@plt+0x9be0>
    d1b4:	ldr	r3, [pc, #476]	; d398 <strspn@plt+0x9c88>
    d1b8:	ldr	r2, [pc, #476]	; d39c <strspn@plt+0x9c8c>
    d1bc:	add	r3, pc, r3
    d1c0:	add	r2, pc, r2
    d1c4:	ldr	r1, [pc, #468]	; d3a0 <strspn@plt+0x9c90>
    d1c8:	mov	r0, r6
    d1cc:	str	r2, [sp, #4]
    d1d0:	mov	r5, #0
    d1d4:	add	r1, pc, r1
    d1d8:	ldr	r2, [pc, #452]	; d3a4 <strspn@plt+0x9c94>
    d1dc:	str	r1, [sp, #16]
    d1e0:	ldr	r1, [pc, #448]	; d3a8 <strspn@plt+0x9c98>
    d1e4:	add	r2, pc, r2
    d1e8:	str	r4, [sp]
    d1ec:	mov	r4, r5
    d1f0:	add	r1, pc, r1
    d1f4:	str	r1, [sp, #20]
    d1f8:	mov	r1, #1
    d1fc:	str	ip, [sp, #12]
    d200:	bl	34a0 <__fprintf_chk@plt>
    d204:	ldr	sl, [pc, #416]	; d3ac <strspn@plt+0x9c9c>
    d208:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
    d20c:	ldr	ip, [sp, #12]
    d210:	add	sl, pc, sl
    d214:	mov	r8, r0
    d218:	mov	r0, ip
    d21c:	b	d254 <strspn@plt+0x9b44>
    d220:	mov	r0, r4
    d224:	add	r5, r5, #1
    d228:	bl	473e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ac0>
    d22c:	mov	r1, r6
    d230:	cmp	r0, #0
    d234:	moveq	r0, sl
    d238:	bl	36b0 <fputs@plt>
    d23c:	add	r4, r4, #1
    d240:	cmp	r8, r4
    d244:	bcc	d2b8 <strspn@plt+0x9ba8>
    d248:	mov	r0, r9
    d24c:	mov	r1, r4
    d250:	blx	r7
    d254:	cmp	r0, #0
    d258:	ble	d23c <strspn@plt+0x9b2c>
    d25c:	cmp	r5, #0
    d260:	beq	d220 <strspn@plt+0x9b10>
    d264:	mov	r0, #32
    d268:	mov	r1, r6
    d26c:	bl	3590 <fputc@plt>
    d270:	and	r2, r5, #3
    d274:	cmp	r2, #3
    d278:	bne	d220 <strspn@plt+0x9b10>
    d27c:	ldr	r2, [sp, #16]
    d280:	cmp	fp, #0
    d284:	ldr	r3, [sp, #20]
    d288:	mov	r0, r6
    d28c:	mov	r1, #1
    d290:	movne	r2, r3
    d294:	bl	34a0 <__fprintf_chk@plt>
    d298:	b	d220 <strspn@plt+0x9b10>
    d29c:	add	sp, sp, #28
    d2a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d2a4:	ldr	r3, [pc, #260]	; d3b0 <strspn@plt+0x9ca0>
    d2a8:	ldr	r2, [pc, #260]	; d3b4 <strspn@plt+0x9ca4>
    d2ac:	add	r3, pc, r3
    d2b0:	add	r2, pc, r2
    d2b4:	b	d1c4 <strspn@plt+0x9ab4>
    d2b8:	mov	r0, #10
    d2bc:	mov	r1, r6
    d2c0:	bl	3590 <fputc@plt>
    d2c4:	cmp	fp, #0
    d2c8:	bne	d29c <strspn@plt+0x9b8c>
    d2cc:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    d2d0:	cmp	r0, #0
    d2d4:	bne	d300 <strspn@plt+0x9bf0>
    d2d8:	ldr	r0, [pc, #216]	; d3b8 <strspn@plt+0x9ca8>
    d2dc:	mov	r1, r6
    d2e0:	add	r0, pc, r0
    d2e4:	add	sp, sp, #28
    d2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2ec:	b	36b0 <fputs@plt>
    d2f0:	ldr	r3, [pc, #196]	; d3bc <strspn@plt+0x9cac>
    d2f4:	add	r3, pc, r3
    d2f8:	mov	r2, r3
    d2fc:	b	d1c4 <strspn@plt+0x9ab4>
    d300:	ldr	r0, [pc, #184]	; d3c0 <strspn@plt+0x9cb0>
    d304:	mov	r1, r6
    d308:	add	r0, pc, r0
    d30c:	add	sp, sp, #28
    d310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d314:	b	36b0 <fputs@plt>
    d318:	ldr	r0, [pc, #164]	; d3c4 <strspn@plt+0x9cb4>
    d31c:	movw	r2, #293	; 0x125
    d320:	ldr	r1, [pc, #160]	; d3c8 <strspn@plt+0x9cb8>
    d324:	ldr	r3, [pc, #160]	; d3cc <strspn@plt+0x9cbc>
    d328:	add	r0, pc, r0
    d32c:	add	r1, pc, r1
    d330:	add	r3, pc, r3
    d334:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d338:	ldr	r0, [pc, #144]	; d3d0 <strspn@plt+0x9cc0>
    d33c:	mov	r2, #296	; 0x128
    d340:	ldr	r1, [pc, #140]	; d3d4 <strspn@plt+0x9cc4>
    d344:	ldr	r3, [pc, #140]	; d3d8 <strspn@plt+0x9cc8>
    d348:	add	r0, pc, r0
    d34c:	add	r1, pc, r1
    d350:	add	r3, pc, r3
    d354:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d358:	ldr	r0, [pc, #124]	; d3dc <strspn@plt+0x9ccc>
    d35c:	movw	r2, #295	; 0x127
    d360:	ldr	r1, [pc, #120]	; d3e0 <strspn@plt+0x9cd0>
    d364:	ldr	r3, [pc, #120]	; d3e4 <strspn@plt+0x9cd4>
    d368:	add	r0, pc, r0
    d36c:	add	r1, pc, r1
    d370:	add	r3, pc, r3
    d374:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d378:	ldr	r0, [pc, #104]	; d3e8 <strspn@plt+0x9cd8>
    d37c:	movw	r2, #294	; 0x126
    d380:	ldr	r1, [pc, #100]	; d3ec <strspn@plt+0x9cdc>
    d384:	ldr	r3, [pc, #100]	; d3f0 <strspn@plt+0x9ce0>
    d388:	add	r0, pc, r0
    d38c:	add	r1, pc, r1
    d390:	add	r3, pc, r3
    d394:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    d398:	andeq	r0, r4, r4, ror r7
    d39c:	strheq	ip, [r3], -ip	; <UNPREDICTABLE>
    d3a0:	strdeq	sp, [r3], -r8
    d3a4:	andeq	sp, r3, ip, lsl pc
    d3a8:	ldrdeq	sp, [r3], -r0
    d3ac:	andeq	ip, r3, r4, asr #10
    d3b0:	andeq	sp, r3, r8, lsl r1
    d3b4:	andeq	r0, r4, r0, lsl #13
    d3b8:	andeq	r0, r4, r0, asr r6
    d3bc:	andeq	r0, r4, ip, lsr r6
    d3c0:	andeq	fp, r3, ip, lsl pc
    d3c4:	andeq	r8, r4, r8, lsl #31
    d3c8:	andeq	sp, r3, ip, lsr #27
    d3cc:			; <UNDEFINED> instruction: 0x0003e3b0
    d3d0:			; <UNDEFINED> instruction: 0x0003ddb4
    d3d4:	andeq	sp, r3, ip, lsl #27
    d3d8:	muleq	r3, r0, r3
    d3dc:	andeq	r6, r4, r4, lsl #4
    d3e0:	andeq	sp, r3, ip, ror #26
    d3e4:	andeq	lr, r3, r0, ror r3
    d3e8:	andeq	r6, r4, r0, ror #25
    d3ec:	andeq	sp, r3, ip, asr #26
    d3f0:	andeq	lr, r3, r0, asr r3
    d3f4:	tst	r1, #2
    d3f8:	push	{r4, r5, r6, lr}
    d3fc:	lsleq	r5, r0, #3
    d400:	addeq	r3, r5, #1
    d404:	beq	d420 <strspn@plt+0x9d10>
    d408:	cmp	r0, #0
    d40c:	subne	r5, r0, #1
    d410:	moveq	r5, r0
    d414:	moveq	r3, #1
    d418:	lslne	r5, r5, #3
    d41c:	addne	r3, r5, #1
    d420:	ands	r6, r1, #1
    d424:	mvn	r0, #0
    d428:	movne	r4, #2
    d42c:	moveq	r4, #0
    d430:	add	r4, r4, r3
    d434:	mov	r1, r4
    d438:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
    d43c:	cmp	r0, #0
    d440:	beq	d490 <strspn@plt+0x9d80>
    d444:	mov	r0, r4
    d448:	bl	32d8 <malloc@plt>
    d44c:	subs	r4, r0, #0
    d450:	beq	d490 <strspn@plt+0x9d80>
    d454:	cmp	r6, #0
    d458:	mov	r1, #32
    d45c:	addne	r0, r4, #2
    d460:	mov	r2, r5
    d464:	movne	r6, #2
    d468:	add	r6, r4, r6
    d46c:	movne	r3, #32
    d470:	moveq	r0, r4
    d474:	strbne	r3, [r4]
    d478:	strbne	r3, [r4, #1]
    d47c:	bl	3434 <memset@plt>
    d480:	mov	r3, #0
    d484:	mov	r0, r4
    d488:	strb	r3, [r6, r5]
    d48c:	pop	{r4, r5, r6, pc}
    d490:	mov	r0, #0
    d494:	pop	{r4, r5, r6, pc}
    d498:	ldr	ip, [pc, #3112]	; e0c8 <strspn@plt+0xa9b8>
    d49c:	mov	r3, #0
    d4a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d4a4:	subs	r5, r0, #0
    d4a8:	add	fp, sp, #32
    d4ac:	ldr	r0, [pc, #3096]	; e0cc <strspn@plt+0xa9bc>
    d4b0:	sub	sp, sp, #100	; 0x64
    d4b4:	add	ip, pc, ip
    d4b8:	str	ip, [fp, #-92]	; 0xffffffa4
    d4bc:	mov	r7, r2
    d4c0:	mov	r4, r1
    d4c4:	ldr	r0, [ip, r0]
    d4c8:	str	r3, [fp, #-84]	; 0xffffffac
    d4cc:	str	r3, [fp, #-80]	; 0xffffffb0
    d4d0:	ldr	r2, [r0]
    d4d4:	str	r0, [fp, #-96]	; 0xffffffa0
    d4d8:	str	r3, [fp, #-76]	; 0xffffffb4
    d4dc:	str	r3, [fp, #-72]	; 0xffffffb8
    d4e0:	str	r2, [fp, #-40]	; 0xffffffd8
    d4e4:	str	r3, [fp, #-56]	; 0xffffffc8
    d4e8:	str	r3, [fp, #-52]	; 0xffffffcc
    d4ec:	beq	e0a8 <strspn@plt+0xa998>
    d4f0:	cmp	r1, #0
    d4f4:	beq	e090 <strspn@plt+0xa980>
    d4f8:	cmp	r7, #0
    d4fc:	beq	dcc8 <strspn@plt+0xa5b8>
    d500:	ldr	r8, [pc, #3016]	; e0d0 <strspn@plt+0xa9c0>
    d504:	ldr	ip, [pc, #3016]	; e0d4 <strspn@plt+0xa9c4>
    d508:	add	r8, pc, r8
    d50c:	add	ip, pc, ip
    d510:	str	ip, [fp, #-88]	; 0xffffffa8
    d514:	mov	sl, r8
    d518:	ldrd	r2, [r5, #8]
    d51c:	mov	r0, #1
    d520:	mov	r1, #0
    d524:	and	r0, r0, r2
    d528:	and	r1, r1, r3
    d52c:	orrs	lr, r0, r1
    d530:	bne	dc98 <strspn@plt+0xa588>
    d534:	mov	r0, #2
    d538:	mov	r1, #0
    d53c:	and	r0, r0, r2
    d540:	and	r1, r1, r3
    d544:	orrs	ip, r0, r1
    d548:	bne	dc68 <strspn@plt+0xa558>
    d54c:	cmp	r7, #0
    d550:	beq	d56c <strspn@plt+0x9e5c>
    d554:	mov	r0, #3
    d558:	mov	r1, #0
    d55c:	and	r0, r0, r2
    d560:	and	r1, r1, r3
    d564:	orrs	lr, r0, r1
    d568:	bne	e020 <strspn@plt+0xa910>
    d56c:	mov	r0, #4
    d570:	mov	r1, #0
    d574:	and	r0, r0, r2
    d578:	and	r1, r1, r3
    d57c:	orrs	ip, r0, r1
    d580:	bne	dfe4 <strspn@plt+0xa8d4>
    d584:	mov	r0, #8
    d588:	mov	r1, #0
    d58c:	and	r0, r0, r2
    d590:	and	r1, r1, r3
    d594:	orrs	lr, r0, r1
    d598:	bne	dfb4 <strspn@plt+0xa8a4>
    d59c:	mov	r0, #16
    d5a0:	mov	r1, #0
    d5a4:	and	r0, r0, r2
    d5a8:	and	r1, r1, r3
    d5ac:	orrs	ip, r0, r1
    d5b0:	bne	df84 <strspn@plt+0xa874>
    d5b4:	mov	r0, #32
    d5b8:	mov	r1, #0
    d5bc:	and	r2, r2, r0
    d5c0:	and	r3, r3, r1
    d5c4:	orrs	lr, r2, r3
    d5c8:	bne	df58 <strspn@plt+0xa848>
    d5cc:	mov	r0, r5
    d5d0:	sub	r1, fp, #68	; 0x44
    d5d4:	bl	2d0f4 <strspn@plt+0x299e4>
    d5d8:	cmp	r0, #0
    d5dc:	str	r0, [fp, #-100]	; 0xffffff9c
    d5e0:	blt	d60c <strspn@plt+0x9efc>
    d5e4:	ldr	r2, [fp, #-68]	; 0xffffffbc
    d5e8:	mov	r0, r4
    d5ec:	str	sl, [sp]
    d5f0:	mov	r1, #1
    d5f4:	str	r8, [sp, #8]
    d5f8:	str	r2, [sp, #4]
    d5fc:	ldr	r2, [pc, #2772]	; e0d8 <strspn@plt+0xa9c8>
    d600:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d604:	add	r2, pc, r2
    d608:	bl	34a0 <__fprintf_chk@plt>
    d60c:	ldrd	r2, [r5, #8]
    d610:	mov	r0, #64	; 0x40
    d614:	mov	r1, #0
    d618:	and	r0, r0, r2
    d61c:	and	r1, r1, r3
    d620:	orrs	ip, r0, r1
    d624:	bne	df28 <strspn@plt+0xa818>
    d628:	mov	r0, #128	; 0x80
    d62c:	mov	r1, #0
    d630:	and	r0, r0, r2
    d634:	and	r1, r1, r3
    d638:	orrs	lr, r0, r1
    d63c:	bne	def8 <strspn@plt+0xa7e8>
    d640:	mov	r0, #256	; 0x100
    d644:	mov	r1, #0
    d648:	and	r0, r0, r2
    d64c:	and	r1, r1, r3
    d650:	orrs	ip, r0, r1
    d654:	bne	dec8 <strspn@plt+0xa7b8>
    d658:	mov	r0, #512	; 0x200
    d65c:	mov	r1, #0
    d660:	and	r0, r0, r2
    d664:	and	r1, r1, r3
    d668:	orrs	lr, r0, r1
    d66c:	bne	de98 <strspn@plt+0xa788>
    d670:	mov	r0, #1024	; 0x400
    d674:	mov	r1, #0
    d678:	and	r0, r0, r2
    d67c:	and	r1, r1, r3
    d680:	orrs	ip, r0, r1
    d684:	bne	dba8 <strspn@plt+0xa498>
    d688:	cmp	r7, #0
    d68c:	beq	d6c4 <strspn@plt+0x9fb4>
    d690:	movw	r0, #2044	; 0x7fc
    d694:	mov	r1, #0
    d698:	and	r0, r0, r2
    d69c:	and	r1, r1, r3
    d6a0:	orrs	ip, r0, r1
    d6a4:	bne	d6b4 <strspn@plt+0x9fa4>
    d6a8:	ldr	ip, [fp, #-100]	; 0xffffff9c
    d6ac:	cmp	ip, #0
    d6b0:	blt	d6c4 <strspn@plt+0x9fb4>
    d6b4:	mov	r0, #10
    d6b8:	mov	r1, r4
    d6bc:	bl	3590 <fputc@plt>
    d6c0:	ldrd	r2, [r5, #8]
    d6c4:	mov	r0, #2048	; 0x800
    d6c8:	mov	r1, #0
    d6cc:	and	r0, r0, r2
    d6d0:	and	r1, r1, r3
    d6d4:	orrs	lr, r0, r1
    d6d8:	bne	de08 <strspn@plt+0xa6f8>
    d6dc:	mov	r0, #4096	; 0x1000
    d6e0:	mov	r1, #0
    d6e4:	and	r0, r0, r2
    d6e8:	and	r1, r1, r3
    d6ec:	orrs	ip, r0, r1
    d6f0:	bne	ddd8 <strspn@plt+0xa6c8>
    d6f4:	mov	r0, #8192	; 0x2000
    d6f8:	mov	r1, #0
    d6fc:	and	r2, r2, r0
    d700:	and	r3, r3, r1
    d704:	orrs	lr, r2, r3
    d708:	bne	ddac <strspn@plt+0xa69c>
    d70c:	cmp	r7, #0
    d710:	beq	d730 <strspn@plt+0xa020>
    d714:	ldrd	r2, [r5, #8]
    d718:	mov	r1, #0
    d71c:	mov	r0, #14336	; 0x3800
    d720:	and	r3, r3, r1
    d724:	and	r2, r2, r0
    d728:	orrs	r1, r2, r3
    d72c:	bne	e044 <strspn@plt+0xa934>
    d730:	mov	r0, r5
    d734:	sub	r1, fp, #56	; 0x38
    d738:	bl	2d230 <strspn@plt+0x29b20>
    d73c:	cmp	r0, #0
    d740:	blt	d7c8 <strspn@plt+0xa0b8>
    d744:	ldr	r2, [pc, #2448]	; e0dc <strspn@plt+0xa9cc>
    d748:	mov	r0, r4
    d74c:	str	sl, [sp]
    d750:	mov	r1, #1
    d754:	add	r2, pc, r2
    d758:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d75c:	bl	34a0 <__fprintf_chk@plt>
    d760:	ldr	r6, [fp, #-56]	; 0xffffffc8
    d764:	cmp	r6, #0
    d768:	beq	d7bc <strspn@plt+0xa0ac>
    d76c:	ldr	r0, [r6]
    d770:	cmp	r0, #0
    d774:	beq	d7bc <strspn@plt+0xa0ac>
    d778:	mov	r9, r6
    d77c:	b	d7ac <strspn@plt+0xa09c>
    d780:	ldr	r0, [r9, #4]
    d784:	cmp	r0, #0
    d788:	beq	d7bc <strspn@plt+0xa0ac>
    d78c:	ldr	r3, [fp, #-56]	; 0xffffffc8
    d790:	cmp	r3, r6
    d794:	beq	d7a8 <strspn@plt+0xa098>
    d798:	mov	r0, #32
    d79c:	mov	r1, r4
    d7a0:	bl	3590 <fputc@plt>
    d7a4:	ldr	r0, [r9, #4]
    d7a8:	add	r9, r9, #4
    d7ac:	mov	r1, r4
    d7b0:	bl	36b0 <fputs@plt>
    d7b4:	adds	r6, r6, #4
    d7b8:	bne	d780 <strspn@plt+0xa070>
    d7bc:	mov	r0, r8
    d7c0:	mov	r1, r4
    d7c4:	bl	36b0 <fputs@plt>
    d7c8:	ldrd	r2, [r5, #8]
    d7cc:	mov	r0, #33554432	; 0x2000000
    d7d0:	mov	r1, #0
    d7d4:	and	r0, r0, r2
    d7d8:	and	r1, r1, r3
    d7dc:	orrs	ip, r0, r1
    d7e0:	bne	de68 <strspn@plt+0xa758>
    d7e4:	mov	r0, #1073741824	; 0x40000000
    d7e8:	mov	r1, #0
    d7ec:	and	r0, r0, r2
    d7f0:	and	r1, r1, r3
    d7f4:	orrs	lr, r0, r1
    d7f8:	bne	de38 <strspn@plt+0xa728>
    d7fc:	cmp	r7, #0
    d800:	beq	d81c <strspn@plt+0xa10c>
    d804:	mov	r0, #1107296256	; 0x42000000
    d808:	mov	r1, #0
    d80c:	and	r0, r0, r2
    d810:	and	r1, r1, r3
    d814:	orrs	ip, r0, r1
    d818:	bne	e054 <strspn@plt+0xa944>
    d81c:	mov	r0, #32768	; 0x8000
    d820:	mov	r1, #0
    d824:	and	r2, r2, r0
    d828:	and	r3, r3, r1
    d82c:	orrs	lr, r2, r3
    d830:	bne	dd54 <strspn@plt+0xa644>
    d834:	mov	r0, r5
    d838:	sub	r1, fp, #84	; 0x54
    d83c:	bl	2cb74 <strspn@plt+0x29464>
    d840:	ldr	r3, [fp, #-84]	; 0xffffffac
    d844:	cmp	r3, #0
    d848:	beq	d870 <strspn@plt+0xa160>
    d84c:	ldr	r2, [pc, #2188]	; e0e0 <strspn@plt+0xa9d0>
    d850:	mov	r0, r4
    d854:	str	r3, [sp, #4]
    d858:	mov	r1, #1
    d85c:	str	sl, [sp]
    d860:	add	r2, pc, r2
    d864:	str	r8, [sp, #8]
    d868:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d86c:	bl	34a0 <__fprintf_chk@plt>
    d870:	mov	r0, r5
    d874:	sub	r1, fp, #80	; 0x50
    d878:	bl	2ccd4 <strspn@plt+0x295c4>
    d87c:	ldr	r3, [fp, #-80]	; 0xffffffb0
    d880:	cmp	r3, #0
    d884:	beq	d8ac <strspn@plt+0xa19c>
    d888:	ldr	r2, [pc, #2132]	; e0e4 <strspn@plt+0xa9d4>
    d88c:	mov	r0, r4
    d890:	str	r3, [sp, #4]
    d894:	mov	r1, #1
    d898:	str	sl, [sp]
    d89c:	add	r2, pc, r2
    d8a0:	str	r8, [sp, #8]
    d8a4:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d8a8:	bl	34a0 <__fprintf_chk@plt>
    d8ac:	mov	r0, r5
    d8b0:	sub	r1, fp, #72	; 0x48
    d8b4:	bl	2ce34 <strspn@plt+0x29724>
    d8b8:	ldr	r3, [fp, #-72]	; 0xffffffb8
    d8bc:	cmp	r3, #0
    d8c0:	beq	d8e8 <strspn@plt+0xa1d8>
    d8c4:	ldr	r2, [pc, #2076]	; e0e8 <strspn@plt+0xa9d8>
    d8c8:	mov	r0, r4
    d8cc:	str	r3, [sp, #4]
    d8d0:	mov	r1, #1
    d8d4:	str	sl, [sp]
    d8d8:	add	r2, pc, r2
    d8dc:	str	r8, [sp, #8]
    d8e0:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d8e4:	bl	34a0 <__fprintf_chk@plt>
    d8e8:	mov	r0, r5
    d8ec:	sub	r1, fp, #76	; 0x4c
    d8f0:	bl	2cf94 <strspn@plt+0x29884>
    d8f4:	ldr	r3, [fp, #-76]	; 0xffffffb4
    d8f8:	cmp	r3, #0
    d8fc:	beq	d924 <strspn@plt+0xa214>
    d900:	ldr	r2, [pc, #2020]	; e0ec <strspn@plt+0xa9dc>
    d904:	mov	r0, r4
    d908:	str	r3, [sp, #4]
    d90c:	mov	r1, #1
    d910:	str	sl, [sp]
    d914:	add	r2, pc, r2
    d918:	str	r8, [sp, #8]
    d91c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d920:	bl	34a0 <__fprintf_chk@plt>
    d924:	cmp	r7, #0
    d928:	beq	d960 <strspn@plt+0xa250>
    d92c:	ldrd	r2, [r5, #8]
    d930:	mov	r1, #0
    d934:	mov	r0, #32768	; 0x8000
    d938:	and	r3, r3, r1
    d93c:	and	r2, r2, r0
    d940:	orrs	r1, r2, r3
    d944:	bne	d954 <strspn@plt+0xa244>
    d948:	ldr	r3, [fp, #-84]	; 0xffffffac
    d94c:	cmp	r3, #0
    d950:	beq	e068 <strspn@plt+0xa958>
    d954:	mov	r0, #10
    d958:	mov	r1, r4
    d95c:	bl	3590 <fputc@plt>
    d960:	mov	r0, r5
    d964:	sub	r1, fp, #64	; 0x40
    d968:	bl	2d3b8 <strspn@plt+0x29ca8>
    d96c:	cmp	r0, #0
    d970:	movlt	r6, #0
    d974:	blt	d9a4 <strspn@plt+0xa294>
    d978:	ldr	r2, [fp, #-64]	; 0xffffffc0
    d97c:	mov	r1, #1
    d980:	mov	r0, r4
    d984:	str	sl, [sp]
    d988:	str	r8, [sp, #8]
    d98c:	mov	r6, r1
    d990:	str	r2, [sp, #4]
    d994:	ldr	r2, [pc, #1876]	; e0f0 <strspn@plt+0xa9e0>
    d998:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d99c:	add	r2, pc, r2
    d9a0:	bl	34a0 <__fprintf_chk@plt>
    d9a4:	mov	r0, r5
    d9a8:	sub	r1, fp, #60	; 0x3c
    d9ac:	bl	2d310 <strspn@plt+0x29c00>
    d9b0:	cmp	r0, #0
    d9b4:	movlt	r3, #0
    d9b8:	blt	d9e8 <strspn@plt+0xa2d8>
    d9bc:	ldr	r2, [fp, #-60]	; 0xffffffc4
    d9c0:	mov	r0, r4
    d9c4:	ldr	r3, [fp, #-88]	; 0xffffffa8
    d9c8:	mov	r1, #1
    d9cc:	str	sl, [sp]
    d9d0:	str	r2, [sp, #4]
    d9d4:	ldr	r2, [pc, #1816]	; e0f4 <strspn@plt+0xa9e4>
    d9d8:	str	r8, [sp, #8]
    d9dc:	add	r2, pc, r2
    d9e0:	bl	34a0 <__fprintf_chk@plt>
    d9e4:	mov	r3, #1
    d9e8:	cmp	r7, #0
    d9ec:	beq	d9f8 <strspn@plt+0xa2e8>
    d9f0:	orrs	r6, r3, r6
    d9f4:	bne	e034 <strspn@plt+0xa924>
    d9f8:	ldrd	r2, [r5, #8]
    d9fc:	mov	r0, #268435456	; 0x10000000
    da00:	mov	r1, #0
    da04:	and	r2, r2, r0
    da08:	and	r3, r3, r1
    da0c:	orrs	ip, r2, r3
    da10:	bne	dd80 <strspn@plt+0xa670>
    da14:	mov	r0, r5
    da18:	sub	r1, fp, #52	; 0x34
    da1c:	bl	2d508 <strspn@plt+0x29df8>
    da20:	cmp	r0, #0
    da24:	blt	daac <strspn@plt+0xa39c>
    da28:	ldr	r2, [pc, #1736]	; e0f8 <strspn@plt+0xa9e8>
    da2c:	mov	r0, r4
    da30:	str	sl, [sp]
    da34:	mov	r1, #1
    da38:	ldr	r3, [fp, #-88]	; 0xffffffa8
    da3c:	add	r2, pc, r2
    da40:	bl	34a0 <__fprintf_chk@plt>
    da44:	ldr	r6, [fp, #-52]	; 0xffffffcc
    da48:	cmp	r6, #0
    da4c:	beq	daa0 <strspn@plt+0xa390>
    da50:	ldr	r0, [r6]
    da54:	cmp	r0, #0
    da58:	beq	daa0 <strspn@plt+0xa390>
    da5c:	mov	r9, r6
    da60:	b	da90 <strspn@plt+0xa380>
    da64:	ldr	r0, [r9, #4]
    da68:	cmp	r0, #0
    da6c:	beq	daa0 <strspn@plt+0xa390>
    da70:	ldr	r3, [fp, #-52]	; 0xffffffcc
    da74:	cmp	r3, r6
    da78:	beq	da8c <strspn@plt+0xa37c>
    da7c:	mov	r0, #32
    da80:	mov	r1, r4
    da84:	bl	3590 <fputc@plt>
    da88:	ldr	r0, [r9, #4]
    da8c:	add	r9, r9, #4
    da90:	mov	r1, r4
    da94:	bl	36b0 <fputs@plt>
    da98:	adds	r6, r6, #4
    da9c:	bne	da64 <strspn@plt+0xa354>
    daa0:	mov	r0, r8
    daa4:	mov	r1, r4
    daa8:	bl	36b0 <fputs@plt>
    daac:	cmp	r7, #0
    dab0:	beq	dae8 <strspn@plt+0xa3d8>
    dab4:	ldrd	r2, [r5, #8]
    dab8:	mov	r0, #268435456	; 0x10000000
    dabc:	mov	r1, #0
    dac0:	and	r2, r2, r0
    dac4:	and	r3, r3, r1
    dac8:	orrs	lr, r2, r3
    dacc:	bne	dadc <strspn@plt+0xa3cc>
    dad0:	ldr	r3, [fp, #-52]	; 0xffffffcc
    dad4:	cmp	r3, #0
    dad8:	beq	dae8 <strspn@plt+0xa3d8>
    dadc:	mov	r0, #10
    dae0:	mov	r1, r4
    dae4:	bl	3590 <fputc@plt>
    dae8:	ldr	lr, [fp, #-92]	; 0xffffffa4
    daec:	mov	r0, r5
    daf0:	ldr	ip, [pc, #1540]	; e0fc <strspn@plt+0xa9ec>
    daf4:	mov	r1, r4
    daf8:	ldr	r2, [pc, #1536]	; e100 <strspn@plt+0xa9f0>
    dafc:	mov	r3, r7
    db00:	ldr	ip, [lr, ip]
    db04:	add	r2, pc, r2
    db08:	str	ip, [sp]
    db0c:	bl	d150 <strspn@plt+0x9a40>
    db10:	ldr	lr, [fp, #-92]	; 0xffffffa4
    db14:	ldr	ip, [pc, #1512]	; e104 <strspn@plt+0xa9f4>
    db18:	mov	r0, r5
    db1c:	ldr	r2, [pc, #1508]	; e108 <strspn@plt+0xa9f8>
    db20:	mov	r1, r4
    db24:	mov	r3, r7
    db28:	ldr	ip, [lr, ip]
    db2c:	add	r2, pc, r2
    db30:	str	ip, [sp]
    db34:	bl	d150 <strspn@plt+0x9a40>
    db38:	ldr	lr, [fp, #-92]	; 0xffffffa4
    db3c:	ldr	ip, [pc, #1480]	; e10c <strspn@plt+0xa9fc>
    db40:	mov	r0, r5
    db44:	ldr	r2, [pc, #1476]	; e110 <strspn@plt+0xaa00>
    db48:	mov	r1, r4
    db4c:	mov	r3, r7
    db50:	ldr	ip, [lr, ip]
    db54:	add	r2, pc, r2
    db58:	str	ip, [sp]
    db5c:	bl	d150 <strspn@plt+0x9a40>
    db60:	ldr	lr, [fp, #-92]	; 0xffffffa4
    db64:	ldr	ip, [pc, #1448]	; e114 <strspn@plt+0xaa04>
    db68:	mov	r0, r5
    db6c:	ldr	r2, [pc, #1444]	; e118 <strspn@plt+0xaa08>
    db70:	mov	r3, r7
    db74:	mov	r1, r4
    db78:	ldr	ip, [lr, ip]
    db7c:	add	r2, pc, r2
    db80:	str	ip, [sp]
    db84:	bl	d150 <strspn@plt+0x9a40>
    db88:	ldr	ip, [fp, #-96]	; 0xffffffa0
    db8c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    db90:	mov	r0, #0
    db94:	ldr	r3, [ip]
    db98:	cmp	r2, r3
    db9c:	bne	e0a4 <strspn@plt+0xa994>
    dba0:	sub	sp, fp, #32
    dba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dba8:	ldr	r2, [pc, #1388]	; e11c <strspn@plt+0xaa0c>
    dbac:	mov	r0, r4
    dbb0:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dbb4:	mov	r1, #1
    dbb8:	str	sl, [sp]
    dbbc:	add	r2, pc, r2
    dbc0:	bl	34a0 <__fprintf_chk@plt>
    dbc4:	ldr	r3, [r5, #52]	; 0x34
    dbc8:	cmp	r3, #0
    dbcc:	beq	dc54 <strspn@plt+0xa544>
    dbd0:	ldr	lr, [pc, #1352]	; e120 <strspn@plt+0xaa10>
    dbd4:	mov	r9, #0
    dbd8:	ldr	ip, [pc, #1348]	; e124 <strspn@plt+0xaa14>
    dbdc:	add	lr, pc, lr
    dbe0:	ldr	r3, [pc, #1344]	; e128 <strspn@plt+0xaa18>
    dbe4:	ldr	r6, [pc, #1344]	; e12c <strspn@plt+0xaa1c>
    dbe8:	add	ip, pc, ip
    dbec:	str	sl, [fp, #-108]	; 0xffffff94
    dbf0:	add	r3, pc, r3
    dbf4:	str	r7, [fp, #-112]	; 0xffffff90
    dbf8:	add	r6, pc, r6
    dbfc:	mov	r7, r5
    dc00:	str	lr, [fp, #-104]	; 0xffffff98
    dc04:	mov	sl, lr
    dc08:	mov	r5, ip
    dc0c:	b	dc1c <strspn@plt+0xa50c>
    dc10:	cmp	r9, #0
    dc14:	movne	r3, sl
    dc18:	moveq	r3, r5
    dc1c:	ldr	lr, [r7, #48]	; 0x30
    dc20:	mov	r1, #1
    dc24:	mov	r0, r4
    dc28:	mov	r2, r6
    dc2c:	ldr	lr, [lr, r9, lsl #2]
    dc30:	add	r9, r9, r1
    dc34:	str	lr, [sp]
    dc38:	bl	34a0 <__fprintf_chk@plt>
    dc3c:	ldr	r3, [r7, #52]	; 0x34
    dc40:	cmp	r3, r9
    dc44:	bhi	dc10 <strspn@plt+0xa500>
    dc48:	mov	r5, r7
    dc4c:	ldr	sl, [fp, #-108]	; 0xffffff94
    dc50:	ldr	r7, [fp, #-112]	; 0xffffff90
    dc54:	mov	r0, r8
    dc58:	mov	r1, r4
    dc5c:	bl	36b0 <fputs@plt>
    dc60:	ldrd	r2, [r5, #8]
    dc64:	b	d688 <strspn@plt+0x9f78>
    dc68:	str	sl, [sp]
    dc6c:	mov	r0, r4
    dc70:	ldr	ip, [r5, #60]	; 0x3c
    dc74:	mov	r1, #1
    dc78:	ldr	r2, [pc, #1200]	; e130 <strspn@plt+0xaa20>
    dc7c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dc80:	add	r2, pc, r2
    dc84:	str	r8, [sp, #8]
    dc88:	str	ip, [sp, #4]
    dc8c:	bl	34a0 <__fprintf_chk@plt>
    dc90:	ldrd	r2, [r5, #8]
    dc94:	b	d54c <strspn@plt+0x9e3c>
    dc98:	str	sl, [sp]
    dc9c:	mov	r0, r4
    dca0:	ldr	ip, [r5, #56]	; 0x38
    dca4:	mov	r1, #1
    dca8:	ldr	r2, [pc, #1156]	; e134 <strspn@plt+0xaa24>
    dcac:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dcb0:	add	r2, pc, r2
    dcb4:	str	r8, [sp, #8]
    dcb8:	str	ip, [sp, #4]
    dcbc:	bl	34a0 <__fprintf_chk@plt>
    dcc0:	ldrd	r2, [r5, #8]
    dcc4:	b	d534 <strspn@plt+0x9e24>
    dcc8:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    dccc:	ldr	sl, [pc, #1124]	; e138 <strspn@plt+0xaa28>
    dcd0:	add	sl, pc, sl
    dcd4:	cmp	r0, #0
    dcd8:	ldreq	sl, [pc, #1116]	; e13c <strspn@plt+0xaa2c>
    dcdc:	addeq	sl, pc, sl
    dce0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    dce4:	ldr	r6, [pc, #1108]	; e140 <strspn@plt+0xaa30>
    dce8:	add	r6, pc, r6
    dcec:	cmp	r0, #0
    dcf0:	beq	e014 <strspn@plt+0xa904>
    dcf4:	ldr	r3, [pc, #1096]	; e144 <strspn@plt+0xaa34>
    dcf8:	mov	r0, r6
    dcfc:	add	r3, pc, r3
    dd00:	str	r3, [fp, #-44]	; 0xffffffd4
    dd04:	bl	33a4 <strlen@plt>
    dd08:	mov	r1, r6
    dd0c:	add	r0, r0, #16
    dd10:	bic	r3, r0, #7
    dd14:	sub	sp, sp, r3
    dd18:	add	r8, sp, #16
    dd1c:	mov	r0, r8
    dd20:	bl	3140 <stpcpy@plt>
    dd24:	ldr	r1, [fp, #-44]	; 0xffffffd4
    dd28:	cmp	r1, #0
    dd2c:	mov	r3, r0
    dd30:	beq	dd3c <strspn@plt+0xa62c>
    dd34:	bl	3140 <stpcpy@plt>
    dd38:	mov	r3, r0
    dd3c:	ldr	ip, [pc, #1028]	; e148 <strspn@plt+0xaa38>
    dd40:	mov	r2, #0
    dd44:	strb	r2, [r3]
    dd48:	add	ip, pc, ip
    dd4c:	str	ip, [fp, #-88]	; 0xffffffa8
    dd50:	b	d518 <strspn@plt+0x9e08>
    dd54:	str	sl, [sp]
    dd58:	mov	r0, r4
    dd5c:	ldr	ip, [r5, #88]	; 0x58
    dd60:	mov	r1, #1
    dd64:	ldr	r2, [pc, #992]	; e14c <strspn@plt+0xaa3c>
    dd68:	str	r8, [sp, #8]
    dd6c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dd70:	add	r2, pc, r2
    dd74:	str	ip, [sp, #4]
    dd78:	bl	34a0 <__fprintf_chk@plt>
    dd7c:	b	d834 <strspn@plt+0xa124>
    dd80:	str	sl, [sp]
    dd84:	mov	r0, r4
    dd88:	ldr	ip, [r5, #124]	; 0x7c
    dd8c:	mov	r1, #1
    dd90:	ldr	r2, [pc, #952]	; e150 <strspn@plt+0xaa40>
    dd94:	str	r8, [sp, #8]
    dd98:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dd9c:	add	r2, pc, r2
    dda0:	str	ip, [sp, #4]
    dda4:	bl	34a0 <__fprintf_chk@plt>
    dda8:	b	da14 <strspn@plt+0xa304>
    ddac:	str	sl, [sp]
    ddb0:	mov	r0, r4
    ddb4:	ldr	ip, [r5, #72]	; 0x48
    ddb8:	mov	r1, #1
    ddbc:	ldr	r2, [pc, #912]	; e154 <strspn@plt+0xaa44>
    ddc0:	str	r8, [sp, #8]
    ddc4:	ldr	r3, [fp, #-88]	; 0xffffffa8
    ddc8:	add	r2, pc, r2
    ddcc:	str	ip, [sp, #4]
    ddd0:	bl	34a0 <__fprintf_chk@plt>
    ddd4:	b	d70c <strspn@plt+0x9ffc>
    ddd8:	str	sl, [sp]
    dddc:	mov	r0, r4
    dde0:	ldr	ip, [r5, #68]	; 0x44
    dde4:	mov	r1, #1
    dde8:	ldr	r2, [pc, #872]	; e158 <strspn@plt+0xaa48>
    ddec:	ldr	r3, [fp, #-88]	; 0xffffffa8
    ddf0:	add	r2, pc, r2
    ddf4:	str	r8, [sp, #8]
    ddf8:	str	ip, [sp, #4]
    ddfc:	bl	34a0 <__fprintf_chk@plt>
    de00:	ldrd	r2, [r5, #8]
    de04:	b	d6f4 <strspn@plt+0x9fe4>
    de08:	str	sl, [sp]
    de0c:	mov	r0, r4
    de10:	ldr	ip, [r5, #64]	; 0x40
    de14:	mov	r1, #1
    de18:	ldr	r2, [pc, #828]	; e15c <strspn@plt+0xaa4c>
    de1c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    de20:	add	r2, pc, r2
    de24:	str	r8, [sp, #8]
    de28:	str	ip, [sp, #4]
    de2c:	bl	34a0 <__fprintf_chk@plt>
    de30:	ldrd	r2, [r5, #8]
    de34:	b	d6dc <strspn@plt+0x9fcc>
    de38:	str	sl, [sp]
    de3c:	mov	r0, r4
    de40:	ldr	ip, [r5, #140]	; 0x8c
    de44:	mov	r1, #1
    de48:	ldr	r2, [pc, #784]	; e160 <strspn@plt+0xaa50>
    de4c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    de50:	add	r2, pc, r2
    de54:	str	r8, [sp, #8]
    de58:	str	ip, [sp, #4]
    de5c:	bl	34a0 <__fprintf_chk@plt>
    de60:	ldrd	r2, [r5, #8]
    de64:	b	d7fc <strspn@plt+0xa0ec>
    de68:	str	sl, [sp]
    de6c:	mov	r0, r4
    de70:	ldr	ip, [r5, #120]	; 0x78
    de74:	mov	r1, #1
    de78:	ldr	r2, [pc, #740]	; e164 <strspn@plt+0xaa54>
    de7c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    de80:	add	r2, pc, r2
    de84:	str	r8, [sp, #8]
    de88:	str	ip, [sp, #4]
    de8c:	bl	34a0 <__fprintf_chk@plt>
    de90:	ldrd	r2, [r5, #8]
    de94:	b	d7e4 <strspn@plt+0xa0d4>
    de98:	str	sl, [sp]
    de9c:	mov	r0, r4
    dea0:	ldr	ip, [r5, #44]	; 0x2c
    dea4:	mov	r1, #1
    dea8:	ldr	r2, [pc, #696]	; e168 <strspn@plt+0xaa58>
    deac:	ldr	r3, [fp, #-88]	; 0xffffffa8
    deb0:	add	r2, pc, r2
    deb4:	str	r8, [sp, #8]
    deb8:	str	ip, [sp, #4]
    debc:	bl	34a0 <__fprintf_chk@plt>
    dec0:	ldrd	r2, [r5, #8]
    dec4:	b	d670 <strspn@plt+0x9f60>
    dec8:	str	sl, [sp]
    decc:	mov	r0, r4
    ded0:	ldr	ip, [r5, #40]	; 0x28
    ded4:	mov	r1, #1
    ded8:	ldr	r2, [pc, #652]	; e16c <strspn@plt+0xaa5c>
    dedc:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dee0:	add	r2, pc, r2
    dee4:	str	r8, [sp, #8]
    dee8:	str	ip, [sp, #4]
    deec:	bl	34a0 <__fprintf_chk@plt>
    def0:	ldrd	r2, [r5, #8]
    def4:	b	d658 <strspn@plt+0x9f48>
    def8:	str	sl, [sp]
    defc:	mov	r0, r4
    df00:	ldr	ip, [r5, #36]	; 0x24
    df04:	mov	r1, #1
    df08:	ldr	r2, [pc, #608]	; e170 <strspn@plt+0xaa60>
    df0c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    df10:	add	r2, pc, r2
    df14:	str	r8, [sp, #8]
    df18:	str	ip, [sp, #4]
    df1c:	bl	34a0 <__fprintf_chk@plt>
    df20:	ldrd	r2, [r5, #8]
    df24:	b	d640 <strspn@plt+0x9f30>
    df28:	str	sl, [sp]
    df2c:	mov	r0, r4
    df30:	ldr	ip, [r5, #32]
    df34:	mov	r1, #1
    df38:	ldr	r2, [pc, #564]	; e174 <strspn@plt+0xaa64>
    df3c:	ldr	r3, [fp, #-88]	; 0xffffffa8
    df40:	add	r2, pc, r2
    df44:	str	r8, [sp, #8]
    df48:	str	ip, [sp, #4]
    df4c:	bl	34a0 <__fprintf_chk@plt>
    df50:	ldrd	r2, [r5, #8]
    df54:	b	d628 <strspn@plt+0x9f18>
    df58:	str	sl, [sp]
    df5c:	mov	r0, r4
    df60:	ldr	ip, [r5, #28]
    df64:	mov	r1, #1
    df68:	ldr	r2, [pc, #520]	; e178 <strspn@plt+0xaa68>
    df6c:	str	r8, [sp, #8]
    df70:	ldr	r3, [fp, #-88]	; 0xffffffa8
    df74:	add	r2, pc, r2
    df78:	str	ip, [sp, #4]
    df7c:	bl	34a0 <__fprintf_chk@plt>
    df80:	b	d5cc <strspn@plt+0x9ebc>
    df84:	str	sl, [sp]
    df88:	mov	r0, r4
    df8c:	ldr	ip, [r5, #24]
    df90:	mov	r1, #1
    df94:	ldr	r2, [pc, #480]	; e17c <strspn@plt+0xaa6c>
    df98:	ldr	r3, [fp, #-88]	; 0xffffffa8
    df9c:	add	r2, pc, r2
    dfa0:	str	r8, [sp, #8]
    dfa4:	str	ip, [sp, #4]
    dfa8:	bl	34a0 <__fprintf_chk@plt>
    dfac:	ldrd	r2, [r5, #8]
    dfb0:	b	d5b4 <strspn@plt+0x9ea4>
    dfb4:	str	sl, [sp]
    dfb8:	mov	r0, r4
    dfbc:	ldr	ip, [r5, #20]
    dfc0:	mov	r1, #1
    dfc4:	ldr	r2, [pc, #436]	; e180 <strspn@plt+0xaa70>
    dfc8:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dfcc:	add	r2, pc, r2
    dfd0:	str	r8, [sp, #8]
    dfd4:	str	ip, [sp, #4]
    dfd8:	bl	34a0 <__fprintf_chk@plt>
    dfdc:	ldrd	r2, [r5, #8]
    dfe0:	b	d59c <strspn@plt+0x9e8c>
    dfe4:	str	sl, [sp]
    dfe8:	mov	r0, r4
    dfec:	ldr	ip, [r5, #16]
    dff0:	mov	r1, #1
    dff4:	ldr	r2, [pc, #392]	; e184 <strspn@plt+0xaa74>
    dff8:	ldr	r3, [fp, #-88]	; 0xffffffa8
    dffc:	add	r2, pc, r2
    e000:	str	r8, [sp, #8]
    e004:	str	ip, [sp, #4]
    e008:	bl	34a0 <__fprintf_chk@plt>
    e00c:	ldrd	r2, [r5, #8]
    e010:	b	d584 <strspn@plt+0x9e74>
    e014:	ldr	r6, [pc, #364]	; e188 <strspn@plt+0xaa78>
    e018:	add	r6, pc, r6
    e01c:	b	dcf4 <strspn@plt+0xa5e4>
    e020:	mov	r0, #10
    e024:	mov	r1, r4
    e028:	bl	3590 <fputc@plt>
    e02c:	ldrd	r2, [r5, #8]
    e030:	b	d56c <strspn@plt+0x9e5c>
    e034:	mov	r1, r4
    e038:	mov	r0, #10
    e03c:	bl	3590 <fputc@plt>
    e040:	b	d9f8 <strspn@plt+0xa2e8>
    e044:	mov	r1, r4
    e048:	mov	r0, #10
    e04c:	bl	3590 <fputc@plt>
    e050:	b	d730 <strspn@plt+0xa020>
    e054:	mov	r0, #10
    e058:	mov	r1, r4
    e05c:	bl	3590 <fputc@plt>
    e060:	ldrd	r2, [r5, #8]
    e064:	b	d81c <strspn@plt+0xa10c>
    e068:	ldr	r3, [fp, #-80]	; 0xffffffb0
    e06c:	cmp	r3, #0
    e070:	bne	d954 <strspn@plt+0xa244>
    e074:	ldr	r3, [fp, #-72]	; 0xffffffb8
    e078:	cmp	r3, #0
    e07c:	bne	d954 <strspn@plt+0xa244>
    e080:	ldr	r3, [fp, #-76]	; 0xffffffb4
    e084:	cmp	r3, #0
    e088:	bne	d954 <strspn@plt+0xa244>
    e08c:	b	d960 <strspn@plt+0xa250>
    e090:	ldr	r3, [pc, #244]	; e18c <strspn@plt+0xaa7c>
    e094:	ldr	ip, [fp, #-92]	; 0xffffffa4
    e098:	ldr	r3, [ip, r3]
    e09c:	ldr	r4, [r3]
    e0a0:	b	d4f8 <strspn@plt+0x9de8>
    e0a4:	bl	314c <__stack_chk_fail@plt>
    e0a8:	ldr	r0, [pc, #224]	; e190 <strspn@plt+0xaa80>
    e0ac:	movw	r2, #341	; 0x155
    e0b0:	ldr	r1, [pc, #220]	; e194 <strspn@plt+0xaa84>
    e0b4:	ldr	r3, [pc, #220]	; e198 <strspn@plt+0xaa88>
    e0b8:	add	r0, pc, r0
    e0bc:	add	r1, pc, r1
    e0c0:	add	r3, pc, r3
    e0c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    e0c8:	andeq	lr, r5, r4, asr #16
    e0cc:	andeq	r0, r0, r8, lsr #5
    e0d0:	andeq	r0, r4, r8, lsr #8
    e0d4:			; <UNDEFINED> instruction: 0x0003ceb8
    e0d8:	andeq	sp, r3, r4, ror #22
    e0dc:			; <UNDEFINED> instruction: 0x0003dabc
    e0e0:	strdeq	sp, [r3], -ip
    e0e4:	ldrdeq	sp, [r3], -r0
    e0e8:	andeq	sp, r3, r8, lsr #19
    e0ec:	andeq	sp, r3, ip, ror r9
    e0f0:	andeq	sp, r3, r8, lsl #18
    e0f4:	andeq	sp, r3, r0, ror #17
    e0f8:	andeq	sp, r3, ip, lsr #17
    e0fc:	andeq	r0, r0, r8, ror #5
    e100:	strdeq	sp, [r3], -r8
    e104:	andeq	r0, r0, r4, ror #5
    e108:	andeq	sp, r3, r8, ror #15
    e10c:	ldrdeq	r0, [r0], -r4
    e110:	ldrdeq	sp, [r3], -r8
    e114:	ldrdeq	r0, [r0], -r8
    e118:	andeq	sp, r3, r8, asr #15
    e11c:	andeq	sp, r3, r0, lsl #12
    e120:	strdeq	sp, [r3], -r8
    e124:	andeq	pc, r3, r8, asr #26
    e128:	andeq	pc, r3, r0, asr #26
    e12c:	ldrdeq	sp, [r3], -ip
    e130:	muleq	r3, r8, r4
    e134:	andeq	sp, r3, r8, asr r4
    e138:	andeq	fp, r3, ip, lsr #11
    e13c:	andeq	pc, r3, r4, asr ip	; <UNPREDICTABLE>
    e140:	andeq	fp, r3, ip, lsr r5
    e144:	andeq	pc, r3, r0, asr #24
    e148:	andeq	pc, r3, r8, ror #23
    e14c:	ldrdeq	sp, [r3], -ip
    e150:	andeq	sp, r3, r8, lsr r5
    e154:	andeq	sp, r3, r8, lsr r4
    e158:	strdeq	sp, [r3], -ip
    e15c:			; <UNDEFINED> instruction: 0x0003d3bc
    e160:	andeq	sp, r3, r4, ror #7
    e164:	andeq	sp, r3, r4, lsr #7
    e168:	strdeq	sp, [r3], -ip
    e16c:			; <UNDEFINED> instruction: 0x0003d2bc
    e170:	andeq	sp, r3, ip, ror r2
    e174:	andeq	sp, r3, ip, lsr r2
    e178:	andeq	sp, r3, r4, ror #3
    e17c:	andeq	sp, r3, ip, lsr #3
    e180:	andeq	sp, r3, ip, ror #2
    e184:	andeq	sp, r3, ip, lsr #2
    e188:	andeq	pc, r3, r8, lsl r9	; <UNPREDICTABLE>
    e18c:	ldrdeq	r0, [r0], -ip
    e190:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
    e194:	andeq	sp, r3, ip, lsl r0
    e198:	andeq	ip, r3, r4, asr #31
    e19c:	ldr	r3, [pc, #3944]	; f10c <strspn@plt+0xb9fc>
    e1a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e1a4:	vpush	{d8}
    e1a8:	subs	r4, r0, #0
    e1ac:	ldr	r0, [pc, #3932]	; f110 <strspn@plt+0xba00>
    e1b0:	add	r3, pc, r3
    e1b4:	mov	r8, r2
    e1b8:	sub	sp, sp, #108	; 0x6c
    e1bc:	mov	r7, r1
    e1c0:	ldr	r0, [r3, r0]
    e1c4:	ldr	r2, [r0]
    e1c8:	str	r0, [sp, #40]	; 0x28
    e1cc:	str	r2, [sp, #100]	; 0x64
    e1d0:	beq	f528 <strspn@plt+0xbe18>
    e1d4:	cmp	r1, #0
    e1d8:	beq	e908 <strspn@plt+0xb1f8>
    e1dc:	tst	r8, #1
    e1e0:	beq	e58c <strspn@plt+0xae7c>
    e1e4:	ldr	r3, [r4, #244]	; 0xf4
    e1e8:	ldrb	r3, [r3, #1]
    e1ec:	cmp	r3, #3
    e1f0:	beq	e8bc <strspn@plt+0xb1ac>
    e1f4:	cmp	r3, #2
    e1f8:	beq	eb60 <strspn@plt+0xb450>
    e1fc:	ldr	r9, [pc, #3856]	; f114 <strspn@plt+0xba04>
    e200:	cmp	r3, #4
    e204:	add	r9, pc, r9
    e208:	beq	e228 <strspn@plt+0xab18>
    e20c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e210:	ldr	r9, [pc, #3840]	; f118 <strspn@plt+0xba08>
    e214:	add	r9, pc, r9
    e218:	cmp	r0, #0
    e21c:	bne	e228 <strspn@plt+0xab18>
    e220:	ldr	r9, [pc, #3828]	; f11c <strspn@plt+0xba0c>
    e224:	add	r9, pc, r9
    e228:	mov	r0, #4
    e22c:	ldr	r5, [pc, #3820]	; f120 <strspn@plt+0xba10>
    e230:	bl	3df18 <sd_bus_creds_has_bounding_cap@@Base+0x105f0>
    e234:	add	r5, pc, r5
    e238:	mov	r6, r0
    e23c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e240:	cmp	r0, #0
    e244:	ldreq	r5, [pc, #3800]	; f124 <strspn@plt+0xba14>
    e248:	addeq	r5, pc, r5
    e24c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e250:	ldr	fp, [pc, #3792]	; f128 <strspn@plt+0xba18>
    e254:	add	fp, pc, fp
    e258:	cmp	r0, #0
    e25c:	ldreq	fp, [pc, #3784]	; f12c <strspn@plt+0xba1c>
    e260:	addeq	fp, pc, fp
    e264:	ldr	r3, [r4, #244]	; 0xf4
    e268:	ldrb	r0, [r3, #1]
    e26c:	bl	1a2e0 <strspn@plt+0x16bd0>
    e270:	mov	sl, r0
    e274:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e278:	ldr	r2, [pc, #3760]	; f130 <strspn@plt+0xba20>
    e27c:	add	r2, pc, r2
    e280:	cmp	r0, #0
    e284:	ldreq	r2, [pc, #3752]	; f134 <strspn@plt+0xba24>
    e288:	addeq	r2, pc, r2
    e28c:	ldr	ip, [r4, #244]	; 0xf4
    e290:	mov	r3, r9
    e294:	str	r2, [sp, #16]
    e298:	mov	r0, r7
    e29c:	str	r6, [sp]
    e2a0:	mov	r1, #1
    e2a4:	str	r5, [sp, #4]
    e2a8:	str	fp, [sp, #8]
    e2ac:	str	sl, [sp, #12]
    e2b0:	ldrb	lr, [ip]
    e2b4:	ldr	r2, [pc, #3708]	; f138 <strspn@plt+0xba28>
    e2b8:	str	lr, [sp, #20]
    e2bc:	add	r2, pc, r2
    e2c0:	ldrb	lr, [ip, #2]
    e2c4:	str	lr, [sp, #24]
    e2c8:	ldrb	ip, [ip, #3]
    e2cc:	str	ip, [sp, #28]
    e2d0:	ldrd	sl, [r4, #224]	; 0xe0
    e2d4:	strd	sl, [sp, #32]
    e2d8:	bl	34a0 <__fprintf_chk@plt>
    e2dc:	ldr	ip, [r4, #244]	; 0xf4
    e2e0:	ldrb	r3, [ip, #3]
    e2e4:	cmp	r3, #2
    e2e8:	beq	ea38 <strspn@plt+0xb328>
    e2ec:	ldrb	r3, [ip]
    e2f0:	ldr	r2, [ip, #8]
    e2f4:	cmp	r3, #108	; 0x6c
    e2f8:	beq	f5ac <strspn@plt+0xbe9c>
    e2fc:	rev	r2, r2
    e300:	cmn	r2, #1
    e304:	beq	ea74 <strspn@plt+0xb364>
    e308:	mov	r3, #0
    e30c:	str	r2, [sp]
    e310:	mov	r0, r7
    e314:	ldr	r2, [pc, #3616]	; f13c <strspn@plt+0xba2c>
    e318:	mov	r1, #1
    e31c:	str	r3, [sp, #4]
    e320:	add	r2, pc, r2
    e324:	bl	34a0 <__fprintf_chk@plt>
    e328:	ldrd	r2, [r4, #8]
    e32c:	orrs	r1, r2, r3
    e330:	bne	e918 <strspn@plt+0xb208>
    e334:	mov	r0, #10
    e338:	mov	r1, r7
    e33c:	bl	3590 <fputc@plt>
    e340:	ldr	r3, [r4, #32]
    e344:	cmp	r3, #0
    e348:	beq	e39c <strspn@plt+0xac8c>
    e34c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e350:	ldr	r5, [pc, #3560]	; f140 <strspn@plt+0xba30>
    e354:	add	r5, pc, r5
    e358:	cmp	r0, #0
    e35c:	ldreq	r5, [pc, #3552]	; f144 <strspn@plt+0xba34>
    e360:	addeq	r5, pc, r5
    e364:	ldr	r6, [r4, #32]
    e368:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e36c:	ldr	r2, [pc, #3540]	; f148 <strspn@plt+0xba38>
    e370:	add	r2, pc, r2
    e374:	cmp	r0, #0
    e378:	beq	e88c <strspn@plt+0xb17c>
    e37c:	str	r2, [sp, #4]
    e380:	mov	r3, r5
    e384:	ldr	r2, [pc, #3520]	; f14c <strspn@plt+0xba3c>
    e388:	mov	r0, r7
    e38c:	str	r6, [sp]
    e390:	mov	r1, #1
    e394:	add	r2, pc, r2
    e398:	bl	34a0 <__fprintf_chk@plt>
    e39c:	ldr	r3, [r4, #28]
    e3a0:	cmp	r3, #0
    e3a4:	beq	e3f8 <strspn@plt+0xace8>
    e3a8:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e3ac:	ldr	r5, [pc, #3484]	; f150 <strspn@plt+0xba40>
    e3b0:	add	r5, pc, r5
    e3b4:	cmp	r0, #0
    e3b8:	ldreq	r5, [pc, #3476]	; f154 <strspn@plt+0xba44>
    e3bc:	addeq	r5, pc, r5
    e3c0:	ldr	r6, [r4, #28]
    e3c4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e3c8:	ldr	r2, [pc, #3464]	; f158 <strspn@plt+0xba48>
    e3cc:	add	r2, pc, r2
    e3d0:	cmp	r0, #0
    e3d4:	beq	e880 <strspn@plt+0xb170>
    e3d8:	str	r2, [sp, #4]
    e3dc:	mov	r3, r5
    e3e0:	ldr	r2, [pc, #3444]	; f15c <strspn@plt+0xba4c>
    e3e4:	mov	r0, r7
    e3e8:	str	r6, [sp]
    e3ec:	mov	r1, #1
    e3f0:	add	r2, pc, r2
    e3f4:	bl	34a0 <__fprintf_chk@plt>
    e3f8:	ldr	r3, [r4, #16]
    e3fc:	cmp	r3, #0
    e400:	beq	e454 <strspn@plt+0xad44>
    e404:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e408:	ldr	r5, [pc, #3408]	; f160 <strspn@plt+0xba50>
    e40c:	add	r5, pc, r5
    e410:	cmp	r0, #0
    e414:	ldreq	r5, [pc, #3400]	; f164 <strspn@plt+0xba54>
    e418:	addeq	r5, pc, r5
    e41c:	ldr	r6, [r4, #16]
    e420:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e424:	ldr	r2, [pc, #3388]	; f168 <strspn@plt+0xba58>
    e428:	add	r2, pc, r2
    e42c:	cmp	r0, #0
    e430:	beq	e874 <strspn@plt+0xb164>
    e434:	str	r2, [sp, #4]
    e438:	mov	r3, r5
    e43c:	ldr	r2, [pc, #3368]	; f16c <strspn@plt+0xba5c>
    e440:	mov	r0, r7
    e444:	str	r6, [sp]
    e448:	mov	r1, #1
    e44c:	add	r2, pc, r2
    e450:	bl	34a0 <__fprintf_chk@plt>
    e454:	ldr	r3, [r4, #20]
    e458:	cmp	r3, #0
    e45c:	beq	e4b0 <strspn@plt+0xada0>
    e460:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e464:	ldr	r5, [pc, #3332]	; f170 <strspn@plt+0xba60>
    e468:	add	r5, pc, r5
    e46c:	cmp	r0, #0
    e470:	ldreq	r5, [pc, #3324]	; f174 <strspn@plt+0xba64>
    e474:	addeq	r5, pc, r5
    e478:	ldr	r6, [r4, #20]
    e47c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e480:	ldr	r2, [pc, #3312]	; f178 <strspn@plt+0xba68>
    e484:	add	r2, pc, r2
    e488:	cmp	r0, #0
    e48c:	beq	e868 <strspn@plt+0xb158>
    e490:	str	r2, [sp, #4]
    e494:	mov	r3, r5
    e498:	ldr	r2, [pc, #3292]	; f17c <strspn@plt+0xba6c>
    e49c:	mov	r0, r7
    e4a0:	str	r6, [sp]
    e4a4:	mov	r1, #1
    e4a8:	add	r2, pc, r2
    e4ac:	bl	34a0 <__fprintf_chk@plt>
    e4b0:	ldr	r3, [r4, #24]
    e4b4:	cmp	r3, #0
    e4b8:	beq	e50c <strspn@plt+0xadfc>
    e4bc:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e4c0:	ldr	r5, [pc, #3256]	; f180 <strspn@plt+0xba70>
    e4c4:	add	r5, pc, r5
    e4c8:	cmp	r0, #0
    e4cc:	ldreq	r5, [pc, #3248]	; f184 <strspn@plt+0xba74>
    e4d0:	addeq	r5, pc, r5
    e4d4:	ldr	r6, [r4, #24]
    e4d8:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e4dc:	ldr	r2, [pc, #3236]	; f188 <strspn@plt+0xba78>
    e4e0:	add	r2, pc, r2
    e4e4:	cmp	r0, #0
    e4e8:	beq	e85c <strspn@plt+0xb14c>
    e4ec:	str	r2, [sp, #4]
    e4f0:	mov	r3, r5
    e4f4:	ldr	r2, [pc, #3216]	; f18c <strspn@plt+0xba7c>
    e4f8:	mov	r0, r7
    e4fc:	str	r6, [sp]
    e500:	mov	r1, #1
    e504:	add	r2, pc, r2
    e508:	bl	34a0 <__fprintf_chk@plt>
    e50c:	ldr	r3, [r4, #32]
    e510:	cmp	r3, #0
    e514:	beq	e8d4 <strspn@plt+0xb1c4>
    e518:	mov	r0, #10
    e51c:	mov	r1, r7
    e520:	bl	3590 <fputc@plt>
    e524:	add	r0, r4, #36	; 0x24
    e528:	bl	199f0 <strspn@plt+0x162e0>
    e52c:	cmp	r0, #0
    e530:	bne	e988 <strspn@plt+0xb278>
    e534:	ldrd	r2, [r4, #200]	; 0xc8
    e538:	orrs	r1, r2, r3
    e53c:	bne	e96c <strspn@plt+0xb25c>
    e540:	ldrd	r2, [r4, #208]	; 0xd0
    e544:	orrs	r1, r2, r3
    e548:	bne	e950 <strspn@plt+0xb240>
    e54c:	ldrd	r2, [r4, #216]	; 0xd8
    e550:	orrs	r1, r2, r3
    e554:	bne	e934 <strspn@plt+0xb224>
    e558:	ldrd	r2, [r4, #200]	; 0xc8
    e55c:	orrs	r1, r2, r3
    e560:	bne	e570 <strspn@plt+0xae60>
    e564:	ldrd	r2, [r4, #208]	; 0xd0
    e568:	orrs	r1, r2, r3
    e56c:	beq	e84c <strspn@plt+0xb13c>
    e570:	mov	r0, #10
    e574:	mov	r1, r7
    e578:	bl	3590 <fputc@plt>
    e57c:	add	r0, r4, #48	; 0x30
    e580:	mov	r1, r7
    e584:	mov	r2, #1
    e588:	bl	d498 <strspn@plt+0x9d88>
    e58c:	eor	fp, r8, #2
    e590:	mov	r0, r4
    e594:	ubfx	fp, fp, #1, #1
    e598:	str	fp, [sp, #44]	; 0x2c
    e59c:	mov	r1, fp
    e5a0:	bl	2a128 <strspn@plt+0x26a18>
    e5a4:	subs	fp, r0, #0
    e5a8:	blt	e7c0 <strspn@plt+0xb0b0>
    e5ac:	ldr	r2, [sp, #44]	; 0x2c
    e5b0:	cmp	r2, #0
    e5b4:	bne	e804 <strspn@plt+0xb0f4>
    e5b8:	ldr	r3, [pc, #3024]	; f190 <strspn@plt+0xba80>
    e5bc:	add	r9, sp, #83	; 0x53
    e5c0:	ldr	r1, [pc, #3020]	; f194 <strspn@plt+0xba84>
    e5c4:	add	sl, sp, #84	; 0x54
    e5c8:	ldr	r2, [pc, #3016]	; f198 <strspn@plt+0xba88>
    e5cc:	add	r3, pc, r3
    e5d0:	add	r1, pc, r1
    e5d4:	str	r3, [sp, #48]	; 0x30
    e5d8:	add	r2, pc, r2
    e5dc:	str	r1, [sp, #52]	; 0x34
    e5e0:	str	r2, [sp, #56]	; 0x38
    e5e4:	mov	r5, #1
    e5e8:	ldr	r3, [pc, #2988]	; f19c <strspn@plt+0xba8c>
    e5ec:	ldr	r1, [pc, #2988]	; f1a0 <strspn@plt+0xba90>
    e5f0:	ldr	r2, [pc, #2988]	; f1a4 <strspn@plt+0xba94>
    e5f4:	add	r3, pc, r3
    e5f8:	add	r1, pc, r1
    e5fc:	str	r3, [sp, #60]	; 0x3c
    e600:	add	r2, pc, r2
    e604:	str	r1, [sp, #64]	; 0x40
    e608:	str	r2, [sp, #68]	; 0x44
    e60c:	b	e660 <strspn@plt+0xaf50>
    e610:	cmp	r5, #1
    e614:	bls	eb18 <strspn@plt+0xb408>
    e618:	mov	r0, r4
    e61c:	bl	28b30 <strspn@plt+0x25420>
    e620:	subs	fp, r0, #0
    e624:	blt	eb78 <strspn@plt+0xb468>
    e628:	sub	r5, r5, #1
    e62c:	mov	r1, r8
    e630:	mov	r0, r5
    e634:	bl	d3f4 <strspn@plt+0x9ce4>
    e638:	subs	r6, r0, #0
    e63c:	beq	e6f0 <strspn@plt+0xafe0>
    e640:	ldr	r2, [pc, #2912]	; f1a8 <strspn@plt+0xba98>
    e644:	mov	r0, r7
    e648:	mov	r1, #1
    e64c:	mov	r3, r6
    e650:	add	r2, pc, r2
    e654:	bl	34a0 <__fprintf_chk@plt>
    e658:	mov	r0, r6
    e65c:	bl	3080 <free@plt>
    e660:	mov	r0, r4
    e664:	mov	r1, r9
    e668:	mov	r2, sl
    e66c:	mov	r3, #0
    e670:	str	r3, [sp, #84]	; 0x54
    e674:	bl	28cc0 <strspn@plt+0x255b0>
    e678:	subs	fp, r0, #0
    e67c:	blt	eb04 <strspn@plt+0xb3f4>
    e680:	beq	e610 <strspn@plt+0xaf00>
    e684:	mov	r0, r5
    e688:	mov	r1, r8
    e68c:	bl	d3f4 <strspn@plt+0x9ce4>
    e690:	subs	r6, r0, #0
    e694:	beq	f3d0 <strspn@plt+0xbcc0>
    e698:	ldrb	fp, [sp, #83]	; 0x53
    e69c:	mov	r0, fp
    e6a0:	bl	2f314 <sd_bus_creds_has_bounding_cap@@Base+0x19ec>
    e6a4:	cmp	r0, #0
    e6a8:	mov	r1, fp
    e6ac:	mov	r0, r4
    e6b0:	beq	e738 <strspn@plt+0xb028>
    e6b4:	ldr	r2, [sp, #84]	; 0x54
    e6b8:	bl	29108 <strspn@plt+0x259f8>
    e6bc:	subs	fp, r0, #0
    e6c0:	blt	f3f8 <strspn@plt+0xbce8>
    e6c4:	ldrb	r3, [sp, #83]	; 0x53
    e6c8:	cmp	r3, #97	; 0x61
    e6cc:	beq	ea90 <strspn@plt+0xb380>
    e6d0:	cmp	r3, #118	; 0x76
    e6d4:	beq	eab8 <strspn@plt+0xb3a8>
    e6d8:	cmp	r3, #114	; 0x72
    e6dc:	beq	eae0 <strspn@plt+0xb3d0>
    e6e0:	cmp	r3, #101	; 0x65
    e6e4:	beq	e898 <strspn@plt+0xb188>
    e6e8:	add	r5, r5, #1
    e6ec:	b	e658 <strspn@plt+0xaf48>
    e6f0:	ldr	r0, [pc, #2740]	; f1ac <strspn@plt+0xba9c>
    e6f4:	mov	r1, #175	; 0xaf
    e6f8:	ldr	r2, [pc, #2736]	; f1b0 <strspn@plt+0xbaa0>
    e6fc:	add	r0, pc, r0
    e700:	add	r2, pc, r2
    e704:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    e708:	mov	fp, r0
    e70c:	mov	r0, r6
    e710:	bl	3080 <free@plt>
    e714:	ldr	r1, [sp, #40]	; 0x28
    e718:	mov	r0, fp
    e71c:	ldr	r2, [sp, #100]	; 0x64
    e720:	ldr	r3, [r1]
    e724:	cmp	r2, r3
    e728:	bne	f524 <strspn@plt+0xbe14>
    e72c:	add	sp, sp, #108	; 0x6c
    e730:	vpop	{d8}
    e734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e738:	add	r2, sp, #88	; 0x58
    e73c:	bl	282f0 <strspn@plt+0x24be0>
    e740:	subs	fp, r0, #0
    e744:	blt	f4c8 <strspn@plt+0xbdb8>
    e748:	beq	f5bc <strspn@plt+0xbeac>
    e74c:	ldrb	r3, [sp, #83]	; 0x53
    e750:	sub	r3, r3, #98	; 0x62
    e754:	cmp	r3, #23
    e758:	addls	pc, pc, r3, lsl #2
    e75c:	b	f0cc <strspn@plt+0xb9bc>
    e760:	b	eda4 <strspn@plt+0xb694>
    e764:	b	f0cc <strspn@plt+0xb9bc>
    e768:	b	ee18 <strspn@plt+0xb708>
    e76c:	b	f0cc <strspn@plt+0xb9bc>
    e770:	b	f0cc <strspn@plt+0xb9bc>
    e774:	b	ee74 <strspn@plt+0xb764>
    e778:	b	eed0 <strspn@plt+0xb7c0>
    e77c:	b	ef28 <strspn@plt+0xb818>
    e780:	b	f0cc <strspn@plt+0xb9bc>
    e784:	b	f0cc <strspn@plt+0xb9bc>
    e788:	b	f0cc <strspn@plt+0xb9bc>
    e78c:	b	f0cc <strspn@plt+0xb9bc>
    e790:	b	ef88 <strspn@plt+0xb878>
    e794:	b	efe8 <strspn@plt+0xb8d8>
    e798:	b	f0cc <strspn@plt+0xb9bc>
    e79c:	b	ec20 <strspn@plt+0xb510>
    e7a0:	b	f0cc <strspn@plt+0xb9bc>
    e7a4:	b	ec80 <strspn@plt+0xb570>
    e7a8:	b	ece0 <strspn@plt+0xb5d0>
    e7ac:	b	ed44 <strspn@plt+0xb634>
    e7b0:	b	f0cc <strspn@plt+0xb9bc>
    e7b4:	b	f0cc <strspn@plt+0xb9bc>
    e7b8:	b	f048 <strspn@plt+0xb938>
    e7bc:	b	ebc0 <strspn@plt+0xb4b0>
    e7c0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    e7c4:	cmp	r0, #2
    e7c8:	ble	e714 <strspn@plt+0xb004>
    e7cc:	ldr	lr, [pc, #2528]	; f1b4 <strspn@plt+0xbaa4>
    e7d0:	mov	r1, fp
    e7d4:	ldr	ip, [pc, #2524]	; f1b8 <strspn@plt+0xbaa8>
    e7d8:	mov	r0, #3
    e7dc:	ldr	r2, [pc, #2520]	; f1bc <strspn@plt+0xbaac>
    e7e0:	add	lr, pc, lr
    e7e4:	add	ip, pc, ip
    e7e8:	mov	r3, #130	; 0x82
    e7ec:	add	r2, pc, r2
    e7f0:	str	lr, [sp]
    e7f4:	str	ip, [sp, #4]
    e7f8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    e7fc:	mov	fp, r0
    e800:	b	e714 <strspn@plt+0xb004>
    e804:	mov	r0, #0
    e808:	mov	r1, r8
    e80c:	bl	d3f4 <strspn@plt+0x9ce4>
    e810:	subs	r5, r0, #0
    e814:	beq	f0ac <strspn@plt+0xb99c>
    e818:	ldr	r3, [r4, #352]	; 0x160
    e81c:	cmp	r3, #0
    e820:	beq	f100 <strspn@plt+0xb9f0>
    e824:	ldr	r2, [pc, #2452]	; f1c0 <strspn@plt+0xbab0>
    e828:	mov	r0, r7
    e82c:	str	r3, [sp]
    e830:	mov	r1, #1
    e834:	add	r2, pc, r2
    e838:	mov	r3, r5
    e83c:	bl	34a0 <__fprintf_chk@plt>
    e840:	mov	r0, r5
    e844:	bl	3080 <free@plt>
    e848:	b	e5b8 <strspn@plt+0xaea8>
    e84c:	ldrd	r2, [r4, #216]	; 0xd8
    e850:	orrs	r1, r2, r3
    e854:	beq	e57c <strspn@plt+0xae6c>
    e858:	b	e570 <strspn@plt+0xae60>
    e85c:	ldr	r2, [pc, #2400]	; f1c4 <strspn@plt+0xbab4>
    e860:	add	r2, pc, r2
    e864:	b	e4ec <strspn@plt+0xaddc>
    e868:	ldr	r2, [pc, #2392]	; f1c8 <strspn@plt+0xbab8>
    e86c:	add	r2, pc, r2
    e870:	b	e490 <strspn@plt+0xad80>
    e874:	ldr	r2, [pc, #2384]	; f1cc <strspn@plt+0xbabc>
    e878:	add	r2, pc, r2
    e87c:	b	e434 <strspn@plt+0xad24>
    e880:	ldr	r2, [pc, #2376]	; f1d0 <strspn@plt+0xbac0>
    e884:	add	r2, pc, r2
    e888:	b	e3d8 <strspn@plt+0xacc8>
    e88c:	ldr	r2, [pc, #2368]	; f1d4 <strspn@plt+0xbac4>
    e890:	add	r2, pc, r2
    e894:	b	e37c <strspn@plt+0xac6c>
    e898:	ldr	ip, [sp, #84]	; 0x54
    e89c:	mov	r0, r7
    e8a0:	ldr	r2, [pc, #2352]	; f1d8 <strspn@plt+0xbac8>
    e8a4:	mov	r1, #1
    e8a8:	mov	r3, r6
    e8ac:	add	r2, pc, r2
    e8b0:	str	ip, [sp]
    e8b4:	bl	34a0 <__fprintf_chk@plt>
    e8b8:	b	e6e8 <strspn@plt+0xafd8>
    e8bc:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e8c0:	ldr	r9, [pc, #2324]	; f1dc <strspn@plt+0xbacc>
    e8c4:	add	r9, pc, r9
    e8c8:	cmp	r0, #0
    e8cc:	bne	e228 <strspn@plt+0xab18>
    e8d0:	b	e220 <strspn@plt+0xab10>
    e8d4:	ldr	r3, [r4, #28]
    e8d8:	cmp	r3, #0
    e8dc:	bne	e518 <strspn@plt+0xae08>
    e8e0:	ldr	r3, [r4, #16]
    e8e4:	cmp	r3, #0
    e8e8:	bne	e518 <strspn@plt+0xae08>
    e8ec:	ldr	r3, [r4, #20]
    e8f0:	cmp	r3, #0
    e8f4:	bne	e518 <strspn@plt+0xae08>
    e8f8:	ldr	r3, [r4, #24]
    e8fc:	cmp	r3, #0
    e900:	bne	e518 <strspn@plt+0xae08>
    e904:	b	e524 <strspn@plt+0xae14>
    e908:	ldr	r2, [pc, #2256]	; f1e0 <strspn@plt+0xbad0>
    e90c:	ldr	r3, [r3, r2]
    e910:	ldr	r7, [r3]
    e914:	b	e1dc <strspn@plt+0xaacc>
    e918:	strd	r2, [sp]
    e91c:	mov	r0, r7
    e920:	ldr	r2, [pc, #2236]	; f1e4 <strspn@plt+0xbad4>
    e924:	mov	r1, #1
    e928:	add	r2, pc, r2
    e92c:	bl	34a0 <__fprintf_chk@plt>
    e930:	b	e334 <strspn@plt+0xac24>
    e934:	strd	r2, [sp]
    e938:	mov	r0, r7
    e93c:	ldr	r2, [pc, #2212]	; f1e8 <strspn@plt+0xbad8>
    e940:	mov	r1, #1
    e944:	add	r2, pc, r2
    e948:	bl	34a0 <__fprintf_chk@plt>
    e94c:	b	e558 <strspn@plt+0xae48>
    e950:	strd	r2, [sp]
    e954:	mov	r0, r7
    e958:	ldr	r2, [pc, #2188]	; f1ec <strspn@plt+0xbadc>
    e95c:	mov	r1, #1
    e960:	add	r2, pc, r2
    e964:	bl	34a0 <__fprintf_chk@plt>
    e968:	b	e54c <strspn@plt+0xae3c>
    e96c:	strd	r2, [sp]
    e970:	mov	r0, r7
    e974:	ldr	r2, [pc, #2164]	; f1f0 <strspn@plt+0xbae0>
    e978:	mov	r1, #1
    e97c:	add	r2, pc, r2
    e980:	bl	34a0 <__fprintf_chk@plt>
    e984:	b	e540 <strspn@plt+0xae30>
    e988:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e98c:	ldr	sl, [pc, #2144]	; f1f4 <strspn@plt+0xbae4>
    e990:	add	sl, pc, sl
    e994:	cmp	r0, #0
    e998:	ldreq	sl, [pc, #2136]	; f1f8 <strspn@plt+0xbae8>
    e99c:	addeq	sl, pc, sl
    e9a0:	ldr	r5, [r4, #36]	; 0x24
    e9a4:	cmp	r5, #0
    e9a8:	beq	f3ec <strspn@plt+0xbcdc>
    e9ac:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e9b0:	ldr	r9, [pc, #2116]	; f1fc <strspn@plt+0xbaec>
    e9b4:	add	r9, pc, r9
    e9b8:	cmp	r0, #0
    e9bc:	ldreq	r9, [pc, #2108]	; f200 <strspn@plt+0xbaf0>
    e9c0:	addeq	r9, pc, r9
    e9c4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e9c8:	ldr	r6, [pc, #2100]	; f204 <strspn@plt+0xbaf4>
    e9cc:	add	r6, pc, r6
    e9d0:	cmp	r0, #0
    e9d4:	ldreq	r6, [pc, #2092]	; f208 <strspn@plt+0xbaf8>
    e9d8:	addeq	r6, pc, r6
    e9dc:	ldr	r3, [r4, #40]	; 0x28
    e9e0:	ldr	fp, [pc, #2084]	; f20c <strspn@plt+0xbafc>
    e9e4:	cmp	r3, #0
    e9e8:	add	fp, pc, fp
    e9ec:	movne	fp, r3
    e9f0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    e9f4:	ldr	r2, [pc, #2068]	; f210 <strspn@plt+0xbb00>
    e9f8:	add	r2, pc, r2
    e9fc:	cmp	r0, #0
    ea00:	ldreq	r2, [pc, #2060]	; f214 <strspn@plt+0xbb04>
    ea04:	addeq	r2, pc, r2
    ea08:	str	r2, [sp, #16]
    ea0c:	mov	r3, sl
    ea10:	ldr	r2, [pc, #2048]	; f218 <strspn@plt+0xbb08>
    ea14:	mov	r0, r7
    ea18:	str	r5, [sp]
    ea1c:	mov	r1, #1
    ea20:	str	r9, [sp, #4]
    ea24:	add	r2, pc, r2
    ea28:	str	r6, [sp, #8]
    ea2c:	str	fp, [sp, #12]
    ea30:	bl	34a0 <__fprintf_chk@plt>
    ea34:	b	e534 <strspn@plt+0xae24>
    ea38:	ldrb	r1, [ip]
    ea3c:	ldr	r2, [ip, #8]
    ea40:	cmp	r1, #108	; 0x6c
    ea44:	ldr	r3, [ip, #12]
    ea48:	beq	f580 <strspn@plt+0xbe70>
    ea4c:	rev	ip, r2
    ea50:	rev	r2, r3
    ea54:	mvn	sl, #0
    ea58:	mov	fp, #0
    ea5c:	mov	r0, r2
    ea60:	mov	r1, ip
    ea64:	cmp	r1, fp
    ea68:	cmpeq	r0, sl
    ea6c:	movne	r3, ip
    ea70:	bne	e30c <strspn@plt+0xabfc>
    ea74:	ldr	r0, [pc, #1952]	; f21c <strspn@plt+0xbb0c>
    ea78:	mov	r1, #1
    ea7c:	mov	r2, #10
    ea80:	mov	r3, r7
    ea84:	add	r0, pc, r0
    ea88:	bl	3224 <fwrite@plt>
    ea8c:	b	e328 <strspn@plt+0xac18>
    ea90:	ldr	ip, [sp, #84]	; 0x54
    ea94:	mov	r0, r7
    ea98:	ldr	r2, [pc, #1920]	; f220 <strspn@plt+0xbb10>
    ea9c:	mov	r1, #1
    eaa0:	mov	r3, r6
    eaa4:	add	r2, pc, r2
    eaa8:	str	ip, [sp]
    eaac:	bl	34a0 <__fprintf_chk@plt>
    eab0:	add	r5, r5, #1
    eab4:	b	e658 <strspn@plt+0xaf48>
    eab8:	ldr	ip, [sp, #84]	; 0x54
    eabc:	mov	r0, r7
    eac0:	ldr	r2, [pc, #1884]	; f224 <strspn@plt+0xbb14>
    eac4:	mov	r1, #1
    eac8:	mov	r3, r6
    eacc:	add	r2, pc, r2
    ead0:	str	ip, [sp]
    ead4:	bl	34a0 <__fprintf_chk@plt>
    ead8:	add	r5, r5, #1
    eadc:	b	e658 <strspn@plt+0xaf48>
    eae0:	ldr	ip, [sp, #84]	; 0x54
    eae4:	mov	r0, r7
    eae8:	ldr	r2, [pc, #1848]	; f228 <strspn@plt+0xbb18>
    eaec:	mov	r1, #1
    eaf0:	mov	r3, r6
    eaf4:	add	r2, pc, r2
    eaf8:	str	ip, [sp]
    eafc:	bl	34a0 <__fprintf_chk@plt>
    eb00:	b	e6e8 <strspn@plt+0xafd8>
    eb04:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    eb08:	cmp	r0, #2
    eb0c:	bgt	f39c <strspn@plt+0xbc8c>
    eb10:	mov	r6, #0
    eb14:	b	e70c <strspn@plt+0xaffc>
    eb18:	ldr	r2, [sp, #44]	; 0x2c
    eb1c:	cmp	r2, #0
    eb20:	moveq	fp, r2
    eb24:	beq	e714 <strspn@plt+0xb004>
    eb28:	mov	r1, r8
    eb2c:	bl	d3f4 <strspn@plt+0x9ce4>
    eb30:	subs	r4, r0, #0
    eb34:	beq	f508 <strspn@plt+0xbdf8>
    eb38:	ldr	r2, [pc, #1772]	; f22c <strspn@plt+0xbb1c>
    eb3c:	mov	r0, r7
    eb40:	mov	r1, #1
    eb44:	mov	r3, r4
    eb48:	add	r2, pc, r2
    eb4c:	bl	34a0 <__fprintf_chk@plt>
    eb50:	mov	r0, r4
    eb54:	mov	fp, #0
    eb58:	bl	3080 <free@plt>
    eb5c:	b	e714 <strspn@plt+0xb004>
    eb60:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    eb64:	ldr	r9, [pc, #1732]	; f230 <strspn@plt+0xbb20>
    eb68:	add	r9, pc, r9
    eb6c:	cmp	r0, #0
    eb70:	bne	e228 <strspn@plt+0xab18>
    eb74:	b	e220 <strspn@plt+0xab10>
    eb78:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    eb7c:	cmp	r0, #2
    eb80:	ble	eb10 <strspn@plt+0xb400>
    eb84:	ldr	lr, [pc, #1704]	; f234 <strspn@plt+0xbb24>
    eb88:	mov	r1, fp
    eb8c:	ldr	ip, [pc, #1700]	; f238 <strspn@plt+0xbb28>
    eb90:	mov	r0, #3
    eb94:	ldr	r2, [pc, #1696]	; f23c <strspn@plt+0xbb2c>
    eb98:	add	lr, pc, lr
    eb9c:	add	ip, pc, ip
    eba0:	mov	r3, #169	; 0xa9
    eba4:	add	r2, pc, r2
    eba8:	str	lr, [sp]
    ebac:	str	ip, [sp, #4]
    ebb0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    ebb4:	mov	fp, r0
    ebb8:	mov	r6, #0
    ebbc:	b	e70c <strspn@plt+0xaffc>
    ebc0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ebc4:	cmp	r0, #0
    ebc8:	beq	f488 <strspn@plt+0xbd78>
    ebcc:	ldr	r3, [pc, #1644]	; f240 <strspn@plt+0xbb30>
    ebd0:	add	r3, pc, r3
    ebd4:	str	r3, [sp, #72]	; 0x48
    ebd8:	ldrb	fp, [sp, #88]	; 0x58
    ebdc:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ebe0:	ldr	r3, [pc, #1628]	; f244 <strspn@plt+0xbb34>
    ebe4:	cmp	r0, #0
    ebe8:	add	r3, pc, r3
    ebec:	ldreq	r3, [pc, #1620]	; f248 <strspn@plt+0xbb38>
    ebf0:	addeq	r3, pc, r3
    ebf4:	ldr	r2, [sp, #72]	; 0x48
    ebf8:	mov	r0, r7
    ebfc:	str	r3, [sp, #8]
    ec00:	mov	r1, #1
    ec04:	str	fp, [sp, #4]
    ec08:	mov	r3, r6
    ec0c:	str	r2, [sp]
    ec10:	ldr	r2, [pc, #1588]	; f24c <strspn@plt+0xbb3c>
    ec14:	add	r2, pc, r2
    ec18:	bl	34a0 <__fprintf_chk@plt>
    ec1c:	b	e658 <strspn@plt+0xaf48>
    ec20:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ec24:	cmp	r0, #0
    ec28:	beq	f478 <strspn@plt+0xbd68>
    ec2c:	ldr	r3, [pc, #1564]	; f250 <strspn@plt+0xbb40>
    ec30:	add	r3, pc, r3
    ec34:	str	r3, [sp, #72]	; 0x48
    ec38:	ldrh	fp, [sp, #88]	; 0x58
    ec3c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ec40:	ldr	r3, [pc, #1548]	; f254 <strspn@plt+0xbb44>
    ec44:	cmp	r0, #0
    ec48:	add	r3, pc, r3
    ec4c:	ldreq	r3, [pc, #1540]	; f258 <strspn@plt+0xbb48>
    ec50:	addeq	r3, pc, r3
    ec54:	ldr	r2, [sp, #72]	; 0x48
    ec58:	mov	r0, r7
    ec5c:	str	r3, [sp, #8]
    ec60:	mov	r1, #1
    ec64:	str	fp, [sp, #4]
    ec68:	mov	r3, r6
    ec6c:	str	r2, [sp]
    ec70:	ldr	r2, [pc, #1508]	; f25c <strspn@plt+0xbb4c>
    ec74:	add	r2, pc, r2
    ec78:	bl	34a0 <__fprintf_chk@plt>
    ec7c:	b	e658 <strspn@plt+0xaf48>
    ec80:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ec84:	cmp	r0, #0
    ec88:	beq	f468 <strspn@plt+0xbd58>
    ec8c:	ldr	r3, [pc, #1484]	; f260 <strspn@plt+0xbb50>
    ec90:	add	r3, pc, r3
    ec94:	str	r3, [sp, #72]	; 0x48
    ec98:	ldr	fp, [sp, #88]	; 0x58
    ec9c:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    eca0:	ldr	r3, [pc, #1468]	; f264 <strspn@plt+0xbb54>
    eca4:	cmp	r0, #0
    eca8:	add	r3, pc, r3
    ecac:	ldreq	r3, [pc, #1460]	; f268 <strspn@plt+0xbb58>
    ecb0:	addeq	r3, pc, r3
    ecb4:	ldr	r2, [sp, #72]	; 0x48
    ecb8:	mov	r0, r7
    ecbc:	str	r3, [sp, #8]
    ecc0:	mov	r1, #1
    ecc4:	str	fp, [sp, #4]
    ecc8:	mov	r3, r6
    eccc:	str	r2, [sp]
    ecd0:	ldr	r2, [pc, #1428]	; f26c <strspn@plt+0xbb5c>
    ecd4:	add	r2, pc, r2
    ecd8:	bl	34a0 <__fprintf_chk@plt>
    ecdc:	b	e658 <strspn@plt+0xaf48>
    ece0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ece4:	ldr	fp, [pc, #1412]	; f270 <strspn@plt+0xbb60>
    ece8:	cmp	r0, #0
    ecec:	add	fp, pc, fp
    ecf0:	ldreq	fp, [pc, #1404]	; f274 <strspn@plt+0xbb64>
    ecf4:	addeq	fp, pc, fp
    ecf8:	ldrd	r2, [sp, #88]	; 0x58
    ecfc:	strd	r2, [sp, #72]	; 0x48
    ed00:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ed04:	ldr	ip, [pc, #1388]	; f278 <strspn@plt+0xbb68>
    ed08:	cmp	r0, #0
    ed0c:	add	ip, pc, ip
    ed10:	ldreq	ip, [pc, #1380]	; f27c <strspn@plt+0xbb6c>
    ed14:	addeq	ip, pc, ip
    ed18:	ldrd	r2, [sp, #72]	; 0x48
    ed1c:	mov	r0, r7
    ed20:	str	fp, [sp]
    ed24:	mov	r1, #1
    ed28:	str	ip, [sp, #16]
    ed2c:	strd	r2, [sp, #8]
    ed30:	mov	r3, r6
    ed34:	ldr	r2, [pc, #1348]	; f280 <strspn@plt+0xbb70>
    ed38:	add	r2, pc, r2
    ed3c:	bl	34a0 <__fprintf_chk@plt>
    ed40:	b	e658 <strspn@plt+0xaf48>
    ed44:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ed48:	cmp	r0, #0
    ed4c:	beq	f458 <strspn@plt+0xbd48>
    ed50:	ldr	r3, [pc, #1324]	; f284 <strspn@plt+0xbb74>
    ed54:	add	r3, pc, r3
    ed58:	str	r3, [sp, #72]	; 0x48
    ed5c:	ldr	fp, [sp, #88]	; 0x58
    ed60:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ed64:	ldr	r3, [pc, #1308]	; f288 <strspn@plt+0xbb78>
    ed68:	cmp	r0, #0
    ed6c:	add	r3, pc, r3
    ed70:	ldreq	r3, [pc, #1300]	; f28c <strspn@plt+0xbb7c>
    ed74:	addeq	r3, pc, r3
    ed78:	ldr	r2, [sp, #72]	; 0x48
    ed7c:	mov	r0, r7
    ed80:	str	r3, [sp, #8]
    ed84:	mov	r1, #1
    ed88:	str	fp, [sp, #4]
    ed8c:	mov	r3, r6
    ed90:	str	r2, [sp]
    ed94:	ldr	r2, [pc, #1268]	; f290 <strspn@plt+0xbb80>
    ed98:	add	r2, pc, r2
    ed9c:	bl	34a0 <__fprintf_chk@plt>
    eda0:	b	e658 <strspn@plt+0xaf48>
    eda4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    eda8:	cmp	r0, #0
    edac:	beq	f448 <strspn@plt+0xbd38>
    edb0:	ldr	r3, [pc, #1244]	; f294 <strspn@plt+0xbb84>
    edb4:	add	r3, pc, r3
    edb8:	str	r3, [sp, #72]	; 0x48
    edbc:	ldr	r3, [sp, #88]	; 0x58
    edc0:	ldr	fp, [pc, #1232]	; f298 <strspn@plt+0xbb88>
    edc4:	cmp	r3, #0
    edc8:	add	fp, pc, fp
    edcc:	ldreq	fp, [pc, #1224]	; f29c <strspn@plt+0xbb8c>
    edd0:	addeq	fp, pc, fp
    edd4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    edd8:	ldr	r3, [pc, #1216]	; f2a0 <strspn@plt+0xbb90>
    eddc:	cmp	r0, #0
    ede0:	add	r3, pc, r3
    ede4:	ldreq	r3, [pc, #1208]	; f2a4 <strspn@plt+0xbb94>
    ede8:	addeq	r3, pc, r3
    edec:	ldr	r2, [sp, #72]	; 0x48
    edf0:	mov	r0, r7
    edf4:	str	r3, [sp, #8]
    edf8:	mov	r1, #1
    edfc:	str	fp, [sp, #4]
    ee00:	mov	r3, r6
    ee04:	str	r2, [sp]
    ee08:	ldr	r2, [pc, #1176]	; f2a8 <strspn@plt+0xbb98>
    ee0c:	add	r2, pc, r2
    ee10:	bl	34a0 <__fprintf_chk@plt>
    ee14:	b	e658 <strspn@plt+0xaf48>
    ee18:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ee1c:	ldr	fp, [pc, #1160]	; f2ac <strspn@plt+0xbb9c>
    ee20:	cmp	r0, #0
    ee24:	add	fp, pc, fp
    ee28:	ldreq	fp, [pc, #1152]	; f2b0 <strspn@plt+0xbba0>
    ee2c:	addeq	fp, pc, fp
    ee30:	vldr	d8, [sp, #88]	; 0x58
    ee34:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ee38:	ldr	r3, [pc, #1140]	; f2b4 <strspn@plt+0xbba4>
    ee3c:	cmp	r0, #0
    ee40:	add	r3, pc, r3
    ee44:	ldreq	r3, [pc, #1132]	; f2b8 <strspn@plt+0xbba8>
    ee48:	addeq	r3, pc, r3
    ee4c:	ldr	r2, [pc, #1128]	; f2bc <strspn@plt+0xbbac>
    ee50:	vstr	d8, [sp, #8]
    ee54:	str	r3, [sp, #16]
    ee58:	mov	r0, r7
    ee5c:	str	fp, [sp]
    ee60:	mov	r1, #1
    ee64:	add	r2, pc, r2
    ee68:	mov	r3, r6
    ee6c:	bl	34a0 <__fprintf_chk@plt>
    ee70:	b	e658 <strspn@plt+0xaf48>
    ee74:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ee78:	cmp	r0, #0
    ee7c:	beq	f438 <strspn@plt+0xbd28>
    ee80:	ldr	r3, [pc, #1080]	; f2c0 <strspn@plt+0xbbb0>
    ee84:	add	r3, pc, r3
    ee88:	str	r3, [sp, #72]	; 0x48
    ee8c:	ldr	fp, [sp, #88]	; 0x58
    ee90:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ee94:	ldr	r3, [pc, #1064]	; f2c4 <strspn@plt+0xbbb4>
    ee98:	cmp	r0, #0
    ee9c:	add	r3, pc, r3
    eea0:	ldreq	r3, [pc, #1056]	; f2c8 <strspn@plt+0xbbb8>
    eea4:	addeq	r3, pc, r3
    eea8:	ldr	r2, [sp, #72]	; 0x48
    eeac:	mov	r0, r7
    eeb0:	str	r3, [sp, #8]
    eeb4:	mov	r1, #1
    eeb8:	str	fp, [sp, #4]
    eebc:	mov	r3, r6
    eec0:	str	r2, [sp]
    eec4:	ldr	r2, [sp, #68]	; 0x44
    eec8:	bl	34a0 <__fprintf_chk@plt>
    eecc:	b	e658 <strspn@plt+0xaf48>
    eed0:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    eed4:	ldr	r3, [sp, #88]	; 0x58
    eed8:	cmp	r0, #0
    eedc:	ldr	fp, [sp, #60]	; 0x3c
    eee0:	ldr	r1, [sp, #64]	; 0x40
    eee4:	str	r3, [sp, #72]	; 0x48
    eee8:	movne	fp, r1
    eeec:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    eef0:	ldr	r2, [sp, #72]	; 0x48
    eef4:	cmp	r0, #0
    eef8:	ldr	r1, [sp, #56]	; 0x38
    eefc:	mov	r0, r7
    ef00:	ldr	r3, [sp, #52]	; 0x34
    ef04:	str	r2, [sp, #4]
    ef08:	str	fp, [sp]
    ef0c:	movne	r3, r1
    ef10:	ldr	r2, [sp, #48]	; 0x30
    ef14:	str	r3, [sp, #8]
    ef18:	mov	r1, #1
    ef1c:	mov	r3, r6
    ef20:	bl	34a0 <__fprintf_chk@plt>
    ef24:	b	e658 <strspn@plt+0xaf48>
    ef28:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ef2c:	cmp	r0, #0
    ef30:	beq	f4a8 <strspn@plt+0xbd98>
    ef34:	ldr	r3, [pc, #912]	; f2cc <strspn@plt+0xbbbc>
    ef38:	add	r3, pc, r3
    ef3c:	str	r3, [sp, #72]	; 0x48
    ef40:	ldr	fp, [sp, #88]	; 0x58
    ef44:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ef48:	ldr	r3, [pc, #896]	; f2d0 <strspn@plt+0xbbc0>
    ef4c:	cmp	r0, #0
    ef50:	add	r3, pc, r3
    ef54:	ldreq	r3, [pc, #888]	; f2d4 <strspn@plt+0xbbc4>
    ef58:	addeq	r3, pc, r3
    ef5c:	ldr	r2, [sp, #72]	; 0x48
    ef60:	mov	r0, r7
    ef64:	str	r3, [sp, #8]
    ef68:	mov	r1, #1
    ef6c:	str	fp, [sp, #4]
    ef70:	mov	r3, r6
    ef74:	str	r2, [sp]
    ef78:	ldr	r2, [pc, #856]	; f2d8 <strspn@plt+0xbbc8>
    ef7c:	add	r2, pc, r2
    ef80:	bl	34a0 <__fprintf_chk@plt>
    ef84:	b	e658 <strspn@plt+0xaf48>
    ef88:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    ef8c:	cmp	r0, #0
    ef90:	beq	f498 <strspn@plt+0xbd88>
    ef94:	ldr	r3, [pc, #832]	; f2dc <strspn@plt+0xbbcc>
    ef98:	add	r3, pc, r3
    ef9c:	str	r3, [sp, #72]	; 0x48
    efa0:	ldrsh	fp, [sp, #88]	; 0x58
    efa4:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    efa8:	ldr	r3, [pc, #816]	; f2e0 <strspn@plt+0xbbd0>
    efac:	cmp	r0, #0
    efb0:	add	r3, pc, r3
    efb4:	ldreq	r3, [pc, #808]	; f2e4 <strspn@plt+0xbbd4>
    efb8:	addeq	r3, pc, r3
    efbc:	ldr	r2, [sp, #72]	; 0x48
    efc0:	mov	r0, r7
    efc4:	str	r3, [sp, #8]
    efc8:	mov	r1, #1
    efcc:	str	fp, [sp, #4]
    efd0:	mov	r3, r6
    efd4:	str	r2, [sp]
    efd8:	ldr	r2, [pc, #776]	; f2e8 <strspn@plt+0xbbd8>
    efdc:	add	r2, pc, r2
    efe0:	bl	34a0 <__fprintf_chk@plt>
    efe4:	b	e658 <strspn@plt+0xaf48>
    efe8:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    efec:	cmp	r0, #0
    eff0:	beq	f4b8 <strspn@plt+0xbda8>
    eff4:	ldr	r3, [pc, #752]	; f2ec <strspn@plt+0xbbdc>
    eff8:	add	r3, pc, r3
    effc:	str	r3, [sp, #72]	; 0x48
    f000:	ldr	fp, [sp, #88]	; 0x58
    f004:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    f008:	ldr	r3, [pc, #736]	; f2f0 <strspn@plt+0xbbe0>
    f00c:	cmp	r0, #0
    f010:	add	r3, pc, r3
    f014:	ldreq	r3, [pc, #728]	; f2f4 <strspn@plt+0xbbe4>
    f018:	addeq	r3, pc, r3
    f01c:	ldr	r2, [sp, #72]	; 0x48
    f020:	mov	r0, r7
    f024:	str	r3, [sp, #8]
    f028:	mov	r1, #1
    f02c:	str	fp, [sp, #4]
    f030:	mov	r3, r6
    f034:	str	r2, [sp]
    f038:	ldr	r2, [pc, #696]	; f2f8 <strspn@plt+0xbbe8>
    f03c:	add	r2, pc, r2
    f040:	bl	34a0 <__fprintf_chk@plt>
    f044:	b	e658 <strspn@plt+0xaf48>
    f048:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    f04c:	ldr	fp, [pc, #680]	; f2fc <strspn@plt+0xbbec>
    f050:	cmp	r0, #0
    f054:	add	fp, pc, fp
    f058:	ldreq	fp, [pc, #672]	; f300 <strspn@plt+0xbbf0>
    f05c:	addeq	fp, pc, fp
    f060:	ldrd	r2, [sp, #88]	; 0x58
    f064:	strd	r2, [sp, #72]	; 0x48
    f068:	bl	3f5a8 <sd_bus_creds_has_bounding_cap@@Base+0x11c80>
    f06c:	ldr	ip, [pc, #656]	; f304 <strspn@plt+0xbbf4>
    f070:	cmp	r0, #0
    f074:	add	ip, pc, ip
    f078:	ldreq	ip, [pc, #648]	; f308 <strspn@plt+0xbbf8>
    f07c:	addeq	ip, pc, ip
    f080:	ldrd	r2, [sp, #72]	; 0x48
    f084:	mov	r0, r7
    f088:	str	fp, [sp]
    f08c:	mov	r1, #1
    f090:	str	ip, [sp, #16]
    f094:	strd	r2, [sp, #8]
    f098:	mov	r3, r6
    f09c:	ldr	r2, [pc, #616]	; f30c <strspn@plt+0xbbfc>
    f0a0:	add	r2, pc, r2
    f0a4:	bl	34a0 <__fprintf_chk@plt>
    f0a8:	b	e658 <strspn@plt+0xaf48>
    f0ac:	ldr	r0, [pc, #604]	; f310 <strspn@plt+0xbc00>
    f0b0:	mov	r1, #137	; 0x89
    f0b4:	ldr	r2, [pc, #600]	; f314 <strspn@plt+0xbc04>
    f0b8:	add	r0, pc, r0
    f0bc:	add	r2, pc, r2
    f0c0:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    f0c4:	mov	fp, r0
    f0c8:	b	e714 <strspn@plt+0xb004>
    f0cc:	ldr	r0, [pc, #580]	; f318 <strspn@plt+0xbc08>
    f0d0:	movw	r2, #265	; 0x109
    f0d4:	ldr	r1, [pc, #576]	; f31c <strspn@plt+0xbc0c>
    f0d8:	ldr	r3, [pc, #576]	; f320 <strspn@plt+0xbc10>
    f0dc:	add	r0, pc, r0
    f0e0:	add	r1, pc, r1
    f0e4:	add	r3, pc, r3
    f0e8:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
    f0ec:	mov	r4, r0
    f0f0:	mov	r0, r6
    f0f4:	bl	3080 <free@plt>
    f0f8:	mov	r0, r4
    f0fc:	bl	36a4 <_Unwind_Resume@plt>
    f100:	ldr	r3, [pc, #540]	; f324 <strspn@plt+0xbc14>
    f104:	add	r3, pc, r3
    f108:	b	e824 <strspn@plt+0xb114>
    f10c:	andeq	sp, r5, r8, asr #22
    f110:	andeq	r0, r0, r8, lsr #5
    f114:	andeq	pc, r3, ip, lsr #14
    f118:	andeq	fp, r3, r8, rrx
    f11c:	andeq	pc, r3, ip, lsl #14
    f120:	strdeq	sl, [r3], -r0
    f124:	andeq	pc, r3, r8, ror #13
    f128:	andeq	fp, r3, r8, lsr #32
    f12c:	ldrdeq	pc, [r3], -r0
    f130:	andeq	sl, r3, r8, lsr #31
    f134:	andeq	pc, r3, r8, lsr #13
    f138:	strheq	sp, [r3], -r0
    f13c:	muleq	r3, ip, r0
    f140:	andeq	sl, r3, r8, lsr #30
    f144:	ldrdeq	pc, [r3], -r0
    f148:			; <UNDEFINED> instruction: 0x0003aeb4
    f14c:	andeq	sp, r3, ip, asr #32
    f150:	andeq	sl, r3, ip, asr #29
    f154:	andeq	pc, r3, r4, ror r5	; <UNPREDICTABLE>
    f158:	andeq	sl, r3, r8, asr lr
    f15c:	andeq	sp, r3, r0
    f160:	andeq	sl, r3, r0, ror lr
    f164:	andeq	pc, r3, r8, lsl r5	; <UNPREDICTABLE>
    f168:	strdeq	sl, [r3], -ip
    f16c:			; <UNDEFINED> instruction: 0x0003cfbc
    f170:	andeq	sl, r3, r4, lsl lr
    f174:			; <UNDEFINED> instruction: 0x0003f4bc
    f178:	andeq	sl, r3, r0, lsr #27
    f17c:	andeq	ip, r3, r0, ror pc
    f180:			; <UNDEFINED> instruction: 0x0003adb8
    f184:	andeq	pc, r3, r0, ror #8
    f188:	andeq	sl, r3, r4, asr #26
    f18c:	andeq	ip, r3, r8, lsr #30
    f190:	andeq	sp, r3, ip, asr #1
    f194:	andeq	pc, r3, r0, ror #6
    f198:	andeq	sl, r3, ip, asr #24
    f19c:	andeq	pc, r3, ip, lsr r3	; <UNPREDICTABLE>
    f1a0:	andeq	sl, r3, r4, lsl #25
    f1a4:	andeq	sp, r3, r0, lsl #1
    f1a8:			; <UNDEFINED> instruction: 0x0003ceb8
    f1ac:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    f1b0:	strdeq	ip, [r3], -r4
    f1b4:	andeq	ip, r3, r4, lsl pc
    f1b8:	andeq	ip, r3, r0, asr #25
    f1bc:	andeq	ip, r3, ip, ror #17
    f1c0:	andeq	ip, r3, r8, lsl #25
    f1c4:	ldrdeq	pc, [r3], -r0
    f1c8:	andeq	pc, r3, r4, asr #1
    f1cc:	strheq	pc, [r3], -r8	; <UNPREDICTABLE>
    f1d0:	andeq	pc, r3, ip, lsr #1
    f1d4:	andeq	pc, r3, r0, lsr #1
    f1d8:			; <UNDEFINED> instruction: 0x0003ccbc
    f1dc:	muleq	r3, r8, sl
    f1e0:	ldrdeq	r0, [r0], -ip
    f1e4:	andeq	ip, r3, r4, lsr #21
    f1e8:	andeq	ip, r3, r8, asr #22
    f1ec:	andeq	ip, r3, ip, lsl fp
    f1f0:	andeq	ip, r3, ip, ror #21
    f1f4:	andeq	ip, r3, ip, asr #19
    f1f8:	muleq	r3, r4, pc	; <UNPREDICTABLE>
    f1fc:	andeq	sl, r3, r0, ror r8
    f200:	andeq	lr, r3, r0, ror pc
    f204:	muleq	r3, r0, r9
    f208:	andeq	lr, r3, r8, asr pc
    f20c:	andeq	sl, r3, ip, ror #26
    f210:	andeq	sl, r3, ip, lsr #16
    f214:	andeq	lr, r3, ip, lsr #30
    f218:	andeq	ip, r3, r8, lsl sl
    f21c:	andeq	ip, r3, ip, lsr #18
    f220:	andeq	ip, r3, ip, lsl #21
    f224:	andeq	ip, r3, r4, ror sl
    f228:	andeq	ip, r3, r0, ror #20
    f22c:	andeq	ip, r3, r4, ror #22
    f230:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    f234:	andeq	ip, r3, ip, asr fp
    f238:	andeq	ip, r3, ip, asr #18
    f23c:	andeq	ip, r3, r4, lsr r5
    f240:	andeq	sl, r3, ip, lsr #13
    f244:	andeq	sl, r3, ip, lsr r6
    f248:	andeq	lr, r3, r0, asr #26
    f24c:	andeq	ip, r3, ip, lsl #19
    f250:	andeq	sl, r3, ip, asr #12
    f254:	ldrdeq	sl, [r3], -ip
    f258:	andeq	lr, r3, r0, ror #25
    f25c:	andeq	ip, r3, r4, ror #18
    f260:	andeq	sl, r3, ip, ror #11
    f264:	andeq	sl, r3, ip, ror r5
    f268:	andeq	lr, r3, r0, lsl #25
    f26c:	andeq	ip, r3, ip, ror r9
    f270:	muleq	r3, r0, r5
    f274:	andeq	lr, r3, ip, lsr ip
    f278:	andeq	sl, r3, r8, lsl r5
    f27c:	andeq	lr, r3, ip, lsl ip
    f280:	strdeq	ip, [r3], -r0
    f284:	andeq	sl, r3, r8, lsr #10
    f288:			; <UNDEFINED> instruction: 0x0003a4b8
    f28c:			; <UNDEFINED> instruction: 0x0003ebbc
    f290:	andeq	ip, r3, r8, ror #16
    f294:	andeq	sl, r3, r8, asr #9
    f298:	andeq	sl, r3, ip, lsr #8
    f29c:			; <UNDEFINED> instruction: 0x000469b8
    f2a0:	andeq	sl, r3, r4, asr #8
    f2a4:	andeq	lr, r3, r8, asr #22
    f2a8:	andeq	ip, r3, r4, lsr #15
    f2ac:	andeq	sl, r3, r8, asr r4
    f2b0:	andeq	lr, r3, r4, lsl #22
    f2b4:	andeq	sl, r3, r4, ror #7
    f2b8:	andeq	lr, r3, r8, ror #21
    f2bc:	ldrdeq	ip, [r3], -r8
    f2c0:	strdeq	sl, [r3], -r8
    f2c4:	andeq	sl, r3, r8, lsl #7
    f2c8:	andeq	lr, r3, ip, lsl #21
    f2cc:	andeq	sl, r3, r4, asr #6
    f2d0:	ldrdeq	sl, [r3], -r4
    f2d4:	ldrdeq	lr, [r3], -r8
    f2d8:	andeq	ip, r3, r0, ror r6
    f2dc:	andeq	sl, r3, r4, ror #5
    f2e0:	andeq	sl, r3, r4, ror r2
    f2e4:	andeq	lr, r3, r8, ror r9
    f2e8:	andeq	ip, r3, r8, ror #11
    f2ec:	andeq	sl, r3, r4, lsl #5
    f2f0:	andeq	sl, r3, r4, lsl r2
    f2f4:	andeq	lr, r3, r8, lsl r9
    f2f8:	andeq	ip, r3, r8, lsr #12
    f2fc:	andeq	sl, r3, r8, lsr #4
    f300:	ldrdeq	lr, [r3], -r4
    f304:			; <UNDEFINED> instruction: 0x0003a1b0
    f308:			; <UNDEFINED> instruction: 0x0003e8b4
    f30c:	andeq	ip, r3, r4, ror r5
    f310:	andeq	ip, r3, r0, lsr #32
    f314:	andeq	ip, r3, r8, lsr r6
    f318:	andeq	sl, r3, r4, lsr r1
    f31c:	strdeq	fp, [r3], -r8
    f320:	andeq	fp, r3, r8, asr #31
    f324:	andeq	lr, r3, ip, lsr #16
    f328:	andeq	ip, r3, r4, asr #6
    f32c:	andeq	ip, r3, ip, lsl r1
    f330:	andeq	fp, r3, ip, lsl sp
    f334:	strdeq	fp, [r3], -ip
    f338:	andeq	ip, r3, r4, lsl r3
    f33c:	andeq	sl, r3, r4, ror #6
    f340:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    f344:	strdeq	ip, [r3], -r4
    f348:			; <UNDEFINED> instruction: 0x0003bcb4
    f34c:	strdeq	lr, [r3], -r4
    f350:	andeq	lr, r3, r4, ror #9
    f354:	ldrdeq	lr, [r3], -r4
    f358:	andeq	lr, r3, r4, asr #9
    f35c:			; <UNDEFINED> instruction: 0x0003e4b4
    f360:	andeq	lr, r3, r4, lsr #9
    f364:	muleq	r3, r4, r4
    f368:	andeq	lr, r3, r4, lsl #9
    f36c:	andeq	lr, r3, r4, ror r4
    f370:	andeq	ip, r3, ip, lsl #4
    f374:	muleq	r3, r4, r0
    f378:	andeq	fp, r3, r4, ror #23
    f37c:	andeq	fp, r3, r4, asr #23
    f380:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    f384:	ldrdeq	r3, [r4], -r0
    f388:	muleq	r3, ip, fp
    f38c:	andeq	fp, r3, ip, ror #22
    f390:	andeq	fp, r3, ip, asr #31
    f394:	andeq	fp, r3, r8, lsl #22
    f398:	ldrdeq	fp, [r3], -r8
    f39c:	ldr	lr, [pc, #-124]	; f328 <strspn@plt+0xbc18>
    f3a0:	mov	r1, fp
    f3a4:	ldr	ip, [pc, #-128]	; f32c <strspn@plt+0xbc1c>
    f3a8:	mov	r0, #3
    f3ac:	ldr	r2, [pc, #-132]	; f330 <strspn@plt+0xbc20>
    f3b0:	add	lr, pc, lr
    f3b4:	add	ip, pc, ip
    f3b8:	mov	r3, #161	; 0xa1
    f3bc:	add	r2, pc, r2
    f3c0:	str	lr, [sp]
    f3c4:	str	ip, [sp, #4]
    f3c8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    f3cc:	b	ebb4 <strspn@plt+0xb4a4>
    f3d0:	ldr	r0, [pc, #-164]	; f334 <strspn@plt+0xbc24>
    f3d4:	mov	r1, #183	; 0xb7
    f3d8:	ldr	r2, [pc, #-168]	; f338 <strspn@plt+0xbc28>
    f3dc:	add	r0, pc, r0
    f3e0:	add	r2, pc, r2
    f3e4:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    f3e8:	b	e708 <strspn@plt+0xaff8>
    f3ec:	ldr	r5, [pc, #-184]	; f33c <strspn@plt+0xbc2c>
    f3f0:	add	r5, pc, r5
    f3f4:	b	e9ac <strspn@plt+0xb29c>
    f3f8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    f3fc:	cmp	r0, #2
    f400:	ble	e70c <strspn@plt+0xaffc>
    f404:	ldr	lr, [pc, #-204]	; f340 <strspn@plt+0xbc30>
    f408:	mov	r1, fp
    f40c:	ldr	ip, [pc, #-208]	; f344 <strspn@plt+0xbc34>
    f410:	mov	r0, #3
    f414:	ldr	r2, [pc, #-212]	; f348 <strspn@plt+0xbc38>
    f418:	add	lr, pc, lr
    f41c:	add	ip, pc, ip
    f420:	mov	r3, #188	; 0xbc
    f424:	add	r2, pc, r2
    f428:	str	lr, [sp]
    f42c:	str	ip, [sp, #4]
    f430:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    f434:	b	e708 <strspn@plt+0xaff8>
    f438:	ldr	r1, [pc, #-244]	; f34c <strspn@plt+0xbc3c>
    f43c:	add	r1, pc, r1
    f440:	str	r1, [sp, #72]	; 0x48
    f444:	b	ee8c <strspn@plt+0xb77c>
    f448:	ldr	r1, [pc, #-256]	; f350 <strspn@plt+0xbc40>
    f44c:	add	r1, pc, r1
    f450:	str	r1, [sp, #72]	; 0x48
    f454:	b	edbc <strspn@plt+0xb6ac>
    f458:	ldr	r1, [pc, #-268]	; f354 <strspn@plt+0xbc44>
    f45c:	add	r1, pc, r1
    f460:	str	r1, [sp, #72]	; 0x48
    f464:	b	ed5c <strspn@plt+0xb64c>
    f468:	ldr	r1, [pc, #-280]	; f358 <strspn@plt+0xbc48>
    f46c:	add	r1, pc, r1
    f470:	str	r1, [sp, #72]	; 0x48
    f474:	b	ec98 <strspn@plt+0xb588>
    f478:	ldr	r1, [pc, #-292]	; f35c <strspn@plt+0xbc4c>
    f47c:	add	r1, pc, r1
    f480:	str	r1, [sp, #72]	; 0x48
    f484:	b	ec38 <strspn@plt+0xb528>
    f488:	ldr	r1, [pc, #-304]	; f360 <strspn@plt+0xbc50>
    f48c:	add	r1, pc, r1
    f490:	str	r1, [sp, #72]	; 0x48
    f494:	b	ebd8 <strspn@plt+0xb4c8>
    f498:	ldr	r1, [pc, #-316]	; f364 <strspn@plt+0xbc54>
    f49c:	add	r1, pc, r1
    f4a0:	str	r1, [sp, #72]	; 0x48
    f4a4:	b	efa0 <strspn@plt+0xb890>
    f4a8:	ldr	r1, [pc, #-328]	; f368 <strspn@plt+0xbc58>
    f4ac:	add	r1, pc, r1
    f4b0:	str	r1, [sp, #72]	; 0x48
    f4b4:	b	ef40 <strspn@plt+0xb830>
    f4b8:	ldr	r1, [pc, #-340]	; f36c <strspn@plt+0xbc5c>
    f4bc:	add	r1, pc, r1
    f4c0:	str	r1, [sp, #72]	; 0x48
    f4c4:	b	f000 <strspn@plt+0xb8f0>
    f4c8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    f4cc:	cmp	r0, #2
    f4d0:	ble	e70c <strspn@plt+0xaffc>
    f4d4:	ldr	lr, [pc, #-364]	; f370 <strspn@plt+0xbc60>
    f4d8:	mov	r1, fp
    f4dc:	ldr	ip, [pc, #-368]	; f374 <strspn@plt+0xbc64>
    f4e0:	mov	r0, #3
    f4e4:	ldr	r2, [pc, #-372]	; f378 <strspn@plt+0xbc68>
    f4e8:	add	lr, pc, lr
    f4ec:	add	ip, pc, ip
    f4f0:	mov	r3, #206	; 0xce
    f4f4:	add	r2, pc, r2
    f4f8:	str	lr, [sp]
    f4fc:	str	ip, [sp, #4]
    f500:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
    f504:	b	e708 <strspn@plt+0xaff8>
    f508:	ldr	r0, [pc, #-404]	; f37c <strspn@plt+0xbc6c>
    f50c:	movw	r1, #274	; 0x112
    f510:	ldr	r2, [pc, #-408]	; f380 <strspn@plt+0xbc70>
    f514:	add	r0, pc, r0
    f518:	add	r2, pc, r2
    f51c:	bl	4423c <sd_bus_creds_has_bounding_cap@@Base+0x16914>
    f520:	b	f0c4 <strspn@plt+0xb9b4>
    f524:	bl	314c <__stack_chk_fail@plt>
    f528:	ldr	r0, [pc, #-428]	; f384 <strspn@plt+0xbc74>
    f52c:	mov	r2, #65	; 0x41
    f530:	ldr	r1, [pc, #-432]	; f388 <strspn@plt+0xbc78>
    f534:	ldr	r3, [pc, #-432]	; f38c <strspn@plt+0xbc7c>
    f538:	add	r0, pc, r0
    f53c:	add	r1, pc, r1
    f540:	add	r3, pc, r3
    f544:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    f548:	mov	r4, r0
    f54c:	mov	r6, #0
    f550:	b	f0f0 <strspn@plt+0xb9e0>
    f554:	mov	r5, r0
    f558:	mov	r0, r4
    f55c:	bl	3080 <free@plt>
    f560:	mov	r0, r5
    f564:	bl	36a4 <_Unwind_Resume@plt>
    f568:	mov	r4, r0
    f56c:	mov	r0, r5
    f570:	bl	3080 <free@plt>
    f574:	mov	r0, r4
    f578:	bl	36a4 <_Unwind_Resume@plt>
    f57c:	b	f548 <strspn@plt+0xbe38>
    f580:	mvn	r0, #0
    f584:	mov	r1, #0
    f588:	cmp	r3, r1
    f58c:	cmpeq	r2, r0
    f590:	beq	ea74 <strspn@plt+0xb364>
    f594:	ldr	r3, [ip, #12]
    f598:	b	e30c <strspn@plt+0xabfc>
    f59c:	b	f548 <strspn@plt+0xbe38>
    f5a0:	b	f548 <strspn@plt+0xbe38>
    f5a4:	b	f548 <strspn@plt+0xbe38>
    f5a8:	b	f548 <strspn@plt+0xbe38>
    f5ac:	cmn	r2, #1
    f5b0:	beq	ea74 <strspn@plt+0xb364>
    f5b4:	ldr	r2, [ip, #8]
    f5b8:	b	e308 <strspn@plt+0xabf8>
    f5bc:	ldr	r0, [pc, #-564]	; f390 <strspn@plt+0xbc80>
    f5c0:	mov	r2, #208	; 0xd0
    f5c4:	ldr	r1, [pc, #-568]	; f394 <strspn@plt+0xbc84>
    f5c8:	ldr	r3, [pc, #-568]	; f398 <strspn@plt+0xbc88>
    f5cc:	add	r0, pc, r0
    f5d0:	add	r1, pc, r1
    f5d4:	add	r3, pc, r3
    f5d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    f5dc:	ldr	ip, [pc, #208]	; f6b4 <strspn@plt+0xbfa4>
    f5e0:	mov	r2, #0
    f5e4:	push	{r4, r5, r6, lr}
    f5e8:	subs	r4, r1, #0
    f5ec:	ldr	r1, [pc, #196]	; f6b8 <strspn@plt+0xbfa8>
    f5f0:	add	ip, pc, ip
    f5f4:	sub	sp, sp, #32
    f5f8:	mov	lr, r0
    f5fc:	movw	r3, #50132	; 0xc3d4
    f600:	mov	r0, #2
    f604:	ldr	r5, [ip, r1]
    f608:	movt	r3, #41394	; 0xa1b2
    f60c:	mov	r1, #4
    f610:	str	r3, [sp, #4]
    f614:	mov	r3, #231	; 0xe7
    f618:	str	r2, [sp, #12]
    f61c:	ldr	r6, [r5]
    f620:	str	r2, [sp, #16]
    f624:	str	r2, [sp, #20]
    f628:	str	r6, [sp, #28]
    f62c:	strh	r0, [sp, #8]
    f630:	strh	r1, [sp, #10]
    f634:	str	r3, [sp, #24]
    f638:	beq	f680 <strspn@plt+0xbf70>
    f63c:	cmp	lr, #0
    f640:	beq	f694 <strspn@plt+0xbf84>
    f644:	mov	r2, #24
    f648:	mov	r3, r4
    f64c:	mov	r1, #1
    f650:	add	r0, sp, #4
    f654:	str	lr, [sp, #20]
    f658:	bl	3224 <fwrite@plt>
    f65c:	mov	r0, r4
    f660:	bl	3050 <fflush@plt>
    f664:	ldr	r2, [sp, #28]
    f668:	ldr	r3, [r5]
    f66c:	mov	r0, #0
    f670:	cmp	r2, r3
    f674:	bne	f690 <strspn@plt+0xbf80>
    f678:	add	sp, sp, #32
    f67c:	pop	{r4, r5, r6, pc}
    f680:	ldr	r3, [pc, #52]	; f6bc <strspn@plt+0xbfac>
    f684:	ldr	r3, [ip, r3]
    f688:	ldr	r4, [r3]
    f68c:	b	f63c <strspn@plt+0xbf2c>
    f690:	bl	314c <__stack_chk_fail@plt>
    f694:	ldr	r0, [pc, #36]	; f6c0 <strspn@plt+0xbfb0>
    f698:	movw	r2, #529	; 0x211
    f69c:	ldr	r1, [pc, #32]	; f6c4 <strspn@plt+0xbfb4>
    f6a0:	ldr	r3, [pc, #32]	; f6c8 <strspn@plt+0xbfb8>
    f6a4:	add	r0, pc, r0
    f6a8:	add	r1, pc, r1
    f6ac:	add	r3, pc, r3
    f6b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    f6b4:	andeq	ip, r5, r8, lsl #14
    f6b8:	andeq	r0, r0, r8, lsr #5
    f6bc:	ldrdeq	r0, [r0], -ip
    f6c0:	andeq	ip, r3, r0, lsl r0
    f6c4:	andeq	fp, r3, r0, lsr sl
    f6c8:	andeq	fp, r3, r8, asr #19
    f6cc:	ldr	ip, [pc, #476]	; f8b0 <strspn@plt+0xc1a0>
    f6d0:	mov	r3, #0
    f6d4:	push	{r4, r5, r6, r7, r8, r9, lr}
    f6d8:	subs	r7, r2, #0
    f6dc:	ldr	r2, [pc, #464]	; f8b4 <strspn@plt+0xc1a4>
    f6e0:	add	ip, pc, ip
    f6e4:	sub	sp, sp, #36	; 0x24
    f6e8:	mov	r9, r0
    f6ec:	mov	r4, r1
    f6f0:	ldr	r8, [ip, r2]
    f6f4:	str	r3, [sp, #12]
    f6f8:	str	r3, [sp, #16]
    f6fc:	ldr	r2, [r8]
    f700:	str	r3, [sp, #20]
    f704:	str	r3, [sp, #24]
    f708:	str	r2, [sp, #28]
    f70c:	beq	f85c <strspn@plt+0xc14c>
    f710:	cmp	r9, #0
    f714:	beq	f890 <strspn@plt+0xc180>
    f718:	cmp	r4, #0
    f71c:	beq	f870 <strspn@plt+0xc160>
    f720:	ldrd	r2, [r9, #208]	; 0xd0
    f724:	add	r0, sp, #4
    f728:	orrs	r1, r2, r3
    f72c:	beq	f82c <strspn@plt+0xc11c>
    f730:	bl	3fc68 <sd_bus_creds_has_bounding_cap@@Base+0x12340>
    f734:	ldr	r6, [r9, #260]	; 0x104
    f738:	mov	r1, #1
    f73c:	ldr	r5, [sp, #4]
    f740:	mov	r2, #16
    f744:	ldr	lr, [sp, #8]
    f748:	add	r6, r6, #7
    f74c:	ldr	ip, [r9, #264]	; 0x108
    f750:	mov	r3, r7
    f754:	add	r0, sp, #12
    f758:	bic	r6, r6, #7
    f75c:	add	ip, ip, #16
    f760:	str	r5, [sp, #12]
    f764:	add	ip, ip, r6
    f768:	str	lr, [sp, #16]
    f76c:	cmp	ip, r4
    f770:	strls	ip, [sp, #20]
    f774:	strhi	r4, [sp, #20]
    f778:	add	r5, r9, #272	; 0x110
    f77c:	str	ip, [sp, #24]
    f780:	bl	3224 <fwrite@plt>
    f784:	ldr	r2, [r9, #260]	; 0x104
    f788:	mov	r3, r7
    f78c:	mov	r1, #1
    f790:	ldr	r0, [r9, #244]	; 0xf4
    f794:	add	r2, r2, #7
    f798:	bic	r2, r2, #7
    f79c:	add	r2, r2, #16
    f7a0:	cmp	r2, r4
    f7a4:	movcs	r2, r4
    f7a8:	rsb	r4, r2, r4
    f7ac:	bl	3224 <fwrite@plt>
    f7b0:	ldr	r3, [r9, #316]	; 0x13c
    f7b4:	cmp	r3, #0
    f7b8:	beq	f808 <strspn@plt+0xc0f8>
    f7bc:	cmp	r4, #0
    f7c0:	beq	f808 <strspn@plt+0xc0f8>
    f7c4:	mov	r6, #0
    f7c8:	b	f7d4 <strspn@plt+0xc0c4>
    f7cc:	cmp	r4, #0
    f7d0:	beq	f808 <strspn@plt+0xc0f8>
    f7d4:	ldr	r2, [r5, #12]
    f7d8:	mov	r1, #1
    f7dc:	ldr	r0, [r5, #4]
    f7e0:	mov	r3, r7
    f7e4:	cmp	r4, r2
    f7e8:	movcc	r2, r4
    f7ec:	add	r6, r6, r1
    f7f0:	rsb	r4, r2, r4
    f7f4:	bl	3224 <fwrite@plt>
    f7f8:	ldr	r3, [r9, #316]	; 0x13c
    f7fc:	ldr	r5, [r5]
    f800:	cmp	r3, r6
    f804:	bhi	f7cc <strspn@plt+0xc0bc>
    f808:	mov	r0, r7
    f80c:	bl	3050 <fflush@plt>
    f810:	ldr	r2, [sp, #28]
    f814:	ldr	r3, [r8]
    f818:	mov	r0, #0
    f81c:	cmp	r2, r3
    f820:	bne	f86c <strspn@plt+0xc15c>
    f824:	add	sp, sp, #36	; 0x24
    f828:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f82c:	mov	r1, #0
    f830:	bl	3278 <gettimeofday@plt>
    f834:	cmp	r0, #0
    f838:	bge	f734 <strspn@plt+0xc024>
    f83c:	ldr	r0, [pc, #116]	; f8b8 <strspn@plt+0xc1a8>
    f840:	movw	r2, #557	; 0x22d
    f844:	ldr	r1, [pc, #112]	; f8bc <strspn@plt+0xc1ac>
    f848:	ldr	r3, [pc, #112]	; f8c0 <strspn@plt+0xc1b0>
    f84c:	add	r0, pc, r0
    f850:	add	r1, pc, r1
    f854:	add	r3, pc, r3
    f858:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    f85c:	ldr	r3, [pc, #96]	; f8c4 <strspn@plt+0xc1b4>
    f860:	ldr	r3, [ip, r3]
    f864:	ldr	r7, [r3]
    f868:	b	f710 <strspn@plt+0xc000>
    f86c:	bl	314c <__stack_chk_fail@plt>
    f870:	ldr	r0, [pc, #80]	; f8c8 <strspn@plt+0xc1b8>
    f874:	movw	r2, #551	; 0x227
    f878:	ldr	r1, [pc, #76]	; f8cc <strspn@plt+0xc1bc>
    f87c:	ldr	r3, [pc, #76]	; f8d0 <strspn@plt+0xc1c0>
    f880:	add	r0, pc, r0
    f884:	add	r1, pc, r1
    f888:	add	r3, pc, r3
    f88c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    f890:	ldr	r0, [pc, #60]	; f8d4 <strspn@plt+0xc1c4>
    f894:	movw	r2, #550	; 0x226
    f898:	ldr	r1, [pc, #56]	; f8d8 <strspn@plt+0xc1c8>
    f89c:	ldr	r3, [pc, #56]	; f8dc <strspn@plt+0xc1cc>
    f8a0:	add	r0, pc, r0
    f8a4:	add	r1, pc, r1
    f8a8:	add	r3, pc, r3
    f8ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    f8b0:	andeq	ip, r5, r8, lsl r6
    f8b4:	andeq	r0, r0, r8, lsr #5
    f8b8:	andeq	fp, r3, r4, ror lr
    f8bc:	andeq	fp, r3, r8, lsl #17
    f8c0:	andeq	fp, r3, r0, asr #16
    f8c4:	ldrdeq	r0, [r0], -ip
    f8c8:	andeq	fp, r3, r4, lsr lr
    f8cc:	andeq	fp, r3, r4, asr r8
    f8d0:	andeq	fp, r3, ip, lsl #16
    f8d4:	andeq	r3, r4, r8, ror #20
    f8d8:	andeq	fp, r3, r4, lsr r8
    f8dc:	andeq	fp, r3, ip, ror #15
    f8e0:	ldrd	r2, [r0, #8]
    f8e4:	orrs	r0, r2, r3
    f8e8:	ldrd	r0, [r1, #8]
    f8ec:	beq	f918 <strspn@plt+0xc208>
    f8f0:	orrs	ip, r0, r1
    f8f4:	beq	f928 <strspn@plt+0xc218>
    f8f8:	cmp	r3, r1
    f8fc:	cmpeq	r2, r0
    f900:	bcc	f928 <strspn@plt+0xc218>
    f904:	cmp	r3, r1
    f908:	cmpeq	r2, r0
    f90c:	movls	r0, #0
    f910:	movhi	r0, #1
    f914:	bx	lr
    f918:	orrs	ip, r0, r1
    f91c:	beq	f904 <strspn@plt+0xc1f4>
    f920:	mov	r0, #1
    f924:	bx	lr
    f928:	mvn	r0, #0
    f92c:	bx	lr
    f930:	push	{r4, lr}
    f934:	subs	r4, r0, #0
    f938:	sub	sp, sp, #8
    f93c:	beq	fa78 <strspn@plt+0xc368>
    f940:	ldr	r1, [r4, #8]
    f944:	cmp	r1, #0
    f948:	blt	f9a8 <strspn@plt+0xc298>
    f94c:	ldr	r0, [r4, #1008]	; 0x3f0
    f950:	cmp	r0, #0
    f954:	beq	f9a8 <strspn@plt+0xc298>
    f958:	ldr	r3, [r4, #992]	; 0x3e0
    f95c:	cmp	r3, #0
    f960:	beq	f9b4 <strspn@plt+0xc2a4>
    f964:	mov	r0, r3
    f968:	bl	37f04 <sd_bus_creds_has_bounding_cap@@Base+0xa5dc>
    f96c:	cmp	r0, #0
    f970:	blt	f9a0 <strspn@plt+0xc290>
    f974:	ldr	r1, [r4, #12]
    f978:	ldr	r3, [r4, #8]
    f97c:	cmp	r1, r3
    f980:	beq	f9a8 <strspn@plt+0xc298>
    f984:	cmp	r1, #0
    f988:	blt	fa98 <strspn@plt+0xc388>
    f98c:	ldr	r0, [r4, #996]	; 0x3e4
    f990:	cmp	r0, #0
    f994:	beq	fa1c <strspn@plt+0xc30c>
    f998:	bl	37f04 <sd_bus_creds_has_bounding_cap@@Base+0xa5dc>
    f99c:	and	r0, r0, r0, asr #31
    f9a0:	add	sp, sp, #8
    f9a4:	pop	{r4, pc}
    f9a8:	mov	r0, #0
    f9ac:	add	sp, sp, #8
    f9b0:	pop	{r4, pc}
    f9b4:	ldr	ip, [pc, #252]	; fab8 <strspn@plt+0xc3a8>
    f9b8:	mov	r2, r1
    f9bc:	str	r4, [sp, #4]
    f9c0:	add	r1, r4, #992	; 0x3e0
    f9c4:	add	ip, pc, ip
    f9c8:	str	ip, [sp]
    f9cc:	bl	37c5c <sd_bus_creds_has_bounding_cap@@Base+0xa334>
    f9d0:	cmp	r0, #0
    f9d4:	blt	f9a0 <strspn@plt+0xc290>
    f9d8:	ldr	r1, [pc, #220]	; fabc <strspn@plt+0xc3ac>
    f9dc:	ldr	r0, [r4, #992]	; 0x3e0
    f9e0:	add	r1, pc, r1
    f9e4:	bl	38cec <sd_bus_creds_has_bounding_cap@@Base+0xb3c4>
    f9e8:	cmp	r0, #0
    f9ec:	blt	f9a0 <strspn@plt+0xc290>
    f9f0:	ldr	r2, [r4, #1012]	; 0x3f4
    f9f4:	ldr	r0, [r4, #992]	; 0x3e0
    f9f8:	asr	r3, r2, #31
    f9fc:	bl	38280 <sd_bus_creds_has_bounding_cap@@Base+0xa958>
    fa00:	cmp	r0, #0
    fa04:	blt	f9a0 <strspn@plt+0xc290>
    fa08:	ldr	r1, [pc, #176]	; fac0 <strspn@plt+0xc3b0>
    fa0c:	ldr	r0, [r4, #992]	; 0x3e0
    fa10:	add	r1, pc, r1
    fa14:	bl	37e6c <sd_bus_creds_has_bounding_cap@@Base+0xa544>
    fa18:	b	f96c <strspn@plt+0xc25c>
    fa1c:	ldr	lr, [r4, #1008]	; 0x3f0
    fa20:	mov	r2, r1
    fa24:	ldr	ip, [pc, #152]	; fac4 <strspn@plt+0xc3b4>
    fa28:	mov	r3, r0
    fa2c:	str	r4, [sp, #4]
    fa30:	add	r1, r4, #996	; 0x3e4
    fa34:	add	ip, pc, ip
    fa38:	mov	r0, lr
    fa3c:	str	ip, [sp]
    fa40:	bl	37c5c <sd_bus_creds_has_bounding_cap@@Base+0xa334>
    fa44:	cmp	r0, #0
    fa48:	blt	f9a0 <strspn@plt+0xc290>
    fa4c:	ldr	r2, [r4, #1012]	; 0x3f4
    fa50:	ldr	r0, [r4, #996]	; 0x3e4
    fa54:	asr	r3, r2, #31
    fa58:	bl	38280 <sd_bus_creds_has_bounding_cap@@Base+0xa958>
    fa5c:	cmp	r0, #0
    fa60:	blt	f9a0 <strspn@plt+0xc290>
    fa64:	ldr	r1, [pc, #92]	; fac8 <strspn@plt+0xc3b8>
    fa68:	ldr	r0, [r4, #992]	; 0x3e0
    fa6c:	add	r1, pc, r1
    fa70:	bl	37e6c <sd_bus_creds_has_bounding_cap@@Base+0xa544>
    fa74:	b	f99c <strspn@plt+0xc28c>
    fa78:	ldr	r0, [pc, #76]	; facc <strspn@plt+0xc3bc>
    fa7c:	movw	r2, #3129	; 0xc39
    fa80:	ldr	r1, [pc, #72]	; fad0 <strspn@plt+0xc3c0>
    fa84:	ldr	r3, [pc, #72]	; fad4 <strspn@plt+0xc3c4>
    fa88:	add	r0, pc, r0
    fa8c:	add	r1, pc, r1
    fa90:	add	r3, pc, r3
    fa94:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    fa98:	ldr	r0, [pc, #56]	; fad8 <strspn@plt+0xc3c8>
    fa9c:	movw	r2, #3158	; 0xc56
    faa0:	ldr	r1, [pc, #52]	; fadc <strspn@plt+0xc3cc>
    faa4:	ldr	r3, [pc, #52]	; fae0 <strspn@plt+0xc3d0>
    faa8:	add	r0, pc, r0
    faac:	add	r1, pc, r1
    fab0:	add	r3, pc, r3
    fab4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    fab8:	andeq	r4, r0, r0, lsr #29
    fabc:	andeq	r3, r0, r0, ror r2
    fac0:	andeq	fp, r3, r4, lsl lr
    fac4:	andeq	r4, r0, r0, lsr lr
    fac8:	ldrdeq	fp, [r3], -r8
    facc:	andeq	lr, r3, ip, lsr r7
    fad0:	andeq	fp, r3, r8, ror sp
    fad4:			; <UNDEFINED> instruction: 0x0003cbbc
    fad8:	andeq	fp, r3, r8, lsl #27
    fadc:	andeq	fp, r3, r8, asr sp
    fae0:	muleq	r3, ip, fp
    fae4:	ldr	r3, [pc, #580]	; fd30 <strspn@plt+0xc620>
    fae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    faec:	subs	fp, r0, #0
    faf0:	ldr	r0, [pc, #572]	; fd34 <strspn@plt+0xc624>
    faf4:	add	r3, pc, r3
    faf8:	sub	sp, sp, #28
    fafc:	mov	r6, #0
    fb00:	mov	r4, r1
    fb04:	mov	sl, r2
    fb08:	ldr	r9, [r3, r0]
    fb0c:	str	r6, [sp, #12]
    fb10:	str	r6, [sp, #16]
    fb14:	ldr	r3, [r9]
    fb18:	str	r3, [sp, #20]
    fb1c:	beq	fcf0 <strspn@plt+0xc5e0>
    fb20:	ldr	r5, [fp]
    fb24:	cmp	r5, #0
    fb28:	beq	fcd0 <strspn@plt+0xc5c0>
    fb2c:	cmp	r2, #0
    fb30:	beq	fd10 <strspn@plt+0xc600>
    fb34:	cmp	r1, #0
    fb38:	beq	fba0 <strspn@plt+0xc490>
    fb3c:	mov	r0, r1
    fb40:	bl	33a4 <strlen@plt>
    fb44:	mov	r1, r4
    fb48:	mov	r7, r0
    fb4c:	mov	r0, r5
    fb50:	mov	r2, r7
    fb54:	bl	36bc <strncmp@plt>
    fb58:	cmp	r0, #0
    fb5c:	movne	r0, r6
    fb60:	bne	fb70 <strspn@plt+0xc460>
    fb64:	ldrb	r3, [r5, r7]
    fb68:	cmp	r3, #61	; 0x3d
    fb6c:	beq	fb88 <strspn@plt+0xc478>
    fb70:	ldr	r2, [sp, #20]
    fb74:	ldr	r3, [r9]
    fb78:	cmp	r2, r3
    fb7c:	bne	fccc <strspn@plt+0xc5bc>
    fb80:	add	sp, sp, #28
    fb84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fb88:	ldr	r3, [sl]
    fb8c:	cmp	r3, #0
    fb90:	mvnne	r0, #21
    fb94:	bne	fb70 <strspn@plt+0xc460>
    fb98:	add	r7, r7, #1
    fb9c:	add	r5, r5, r7
    fba0:	ldrb	r4, [r5]
    fba4:	cmp	r4, #59	; 0x3b
    fba8:	cmpne	r4, #44	; 0x2c
    fbac:	beq	fc84 <strspn@plt+0xc574>
    fbb0:	cmp	r4, #0
    fbb4:	beq	fc84 <strspn@plt+0xc574>
    fbb8:	add	r8, sp, #16
    fbbc:	add	r7, sp, #12
    fbc0:	mov	r6, #0
    fbc4:	b	fc0c <strspn@plt+0xc4fc>
    fbc8:	mov	r0, r8
    fbcc:	mov	r1, r7
    fbd0:	add	r2, r6, #2
    fbd4:	mov	r3, #1
    fbd8:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
    fbdc:	cmp	r0, #0
    fbe0:	beq	fc9c <strspn@plt+0xc58c>
    fbe4:	ldr	r2, [sp, #16]
    fbe8:	add	r3, r6, #1
    fbec:	strb	r4, [r2, r6]
    fbf0:	ldrb	r4, [r5]
    fbf4:	cmp	r4, #44	; 0x2c
    fbf8:	cmpne	r4, #59	; 0x3b
    fbfc:	beq	fc48 <strspn@plt+0xc538>
    fc00:	cmp	r4, #0
    fc04:	beq	fc48 <strspn@plt+0xc538>
    fc08:	mov	r6, r3
    fc0c:	cmp	r4, #37	; 0x25
    fc10:	addne	r5, r5, #1
    fc14:	bne	fbc8 <strspn@plt+0xc4b8>
    fc18:	ldrb	r0, [r5, #1]
    fc1c:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
    fc20:	subs	r4, r0, #0
    fc24:	blt	fca4 <strspn@plt+0xc594>
    fc28:	ldrb	r0, [r5, #2]
    fc2c:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
    fc30:	subs	r3, r0, #0
    fc34:	blt	fcb4 <strspn@plt+0xc5a4>
    fc38:	orr	r4, r3, r4, lsl #4
    fc3c:	add	r5, r5, #3
    fc40:	uxtb	r4, r4
    fc44:	b	fbc8 <strspn@plt+0xc4b8>
    fc48:	ldr	r2, [sp, #16]
    fc4c:	cmp	r2, #0
    fc50:	movne	r1, #0
    fc54:	strbne	r1, [r2, r3]
    fc58:	beq	fc84 <strspn@plt+0xc574>
    fc5c:	ldrb	r3, [r5]
    fc60:	cmp	r3, #44	; 0x2c
    fc64:	addeq	r5, r5, #1
    fc68:	str	r5, [fp]
    fc6c:	ldr	r0, [sl]
    fc70:	bl	3080 <free@plt>
    fc74:	ldr	r3, [sp, #16]
    fc78:	mov	r0, #1
    fc7c:	str	r3, [sl]
    fc80:	b	fb70 <strspn@plt+0xc460>
    fc84:	mov	r0, #1
    fc88:	mov	r1, r0
    fc8c:	bl	2f9c <calloc@plt>
    fc90:	cmp	r0, #0
    fc94:	str	r0, [sp, #16]
    fc98:	bne	fc5c <strspn@plt+0xc54c>
    fc9c:	mvn	r0, #11
    fca0:	b	fb70 <strspn@plt+0xc460>
    fca4:	ldr	r0, [sp, #16]
    fca8:	bl	3080 <free@plt>
    fcac:	mov	r0, r4
    fcb0:	b	fb70 <strspn@plt+0xc460>
    fcb4:	ldr	r0, [sp, #16]
    fcb8:	str	r3, [sp, #4]
    fcbc:	bl	3080 <free@plt>
    fcc0:	ldr	r3, [sp, #4]
    fcc4:	mov	r0, r3
    fcc8:	b	fb70 <strspn@plt+0xc460>
    fccc:	bl	314c <__stack_chk_fail@plt>
    fcd0:	ldr	r0, [pc, #96]	; fd38 <strspn@plt+0xc628>
    fcd4:	movw	r2, #430	; 0x1ae
    fcd8:	ldr	r1, [pc, #92]	; fd3c <strspn@plt+0xc62c>
    fcdc:	ldr	r3, [pc, #92]	; fd40 <strspn@plt+0xc630>
    fce0:	add	r0, pc, r0
    fce4:	add	r1, pc, r1
    fce8:	add	r3, pc, r3
    fcec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    fcf0:	ldr	r0, [pc, #76]	; fd44 <strspn@plt+0xc634>
    fcf4:	movw	r2, #429	; 0x1ad
    fcf8:	ldr	r1, [pc, #72]	; fd48 <strspn@plt+0xc638>
    fcfc:	ldr	r3, [pc, #72]	; fd4c <strspn@plt+0xc63c>
    fd00:	add	r0, pc, r0
    fd04:	add	r1, pc, r1
    fd08:	add	r3, pc, r3
    fd0c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    fd10:	ldr	r0, [pc, #56]	; fd50 <strspn@plt+0xc640>
    fd14:	movw	r2, #431	; 0x1af
    fd18:	ldr	r1, [pc, #52]	; fd54 <strspn@plt+0xc644>
    fd1c:	ldr	r3, [pc, #52]	; fd58 <strspn@plt+0xc648>
    fd20:	add	r0, pc, r0
    fd24:	add	r1, pc, r1
    fd28:	add	r3, pc, r3
    fd2c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    fd30:	andeq	ip, r5, r4, lsl #4
    fd34:	andeq	r0, r0, r8, lsr #5
    fd38:	andeq	fp, r3, r0, ror fp
    fd3c:	andeq	fp, r3, r0, lsr #22
    fd40:			; <UNDEFINED> instruction: 0x0003c9bc
    fd44:	andeq	r3, r4, ip, ror r5
    fd48:	andeq	fp, r3, r0, lsl #22
    fd4c:	muleq	r3, ip, r9
    fd50:	muleq	r3, ip, ip
    fd54:	andeq	fp, r3, r0, ror #21
    fd58:	andeq	ip, r3, ip, ror r9
    fd5c:	ldr	ip, [pc, #472]	; ff3c <strspn@plt+0xc82c>
    fd60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fd64:	subs	r8, r0, #0
    fd68:	ldr	r0, [pc, #464]	; ff40 <strspn@plt+0xc830>
    fd6c:	add	ip, pc, ip
    fd70:	mov	r7, r3
    fd74:	sub	sp, sp, #36	; 0x24
    fd78:	mov	r3, ip
    fd7c:	mov	r9, r1
    fd80:	ldr	r0, [ip, r0]
    fd84:	mov	r6, r2
    fd88:	ldr	r3, [r0]
    fd8c:	str	r0, [sp, #12]
    fd90:	str	r3, [sp, #28]
    fd94:	beq	ff1c <strspn@plt+0xc80c>
    fd98:	cmp	r1, #0
    fd9c:	beq	fefc <strspn@plt+0xc7ec>
    fda0:	ldrb	r3, [r1, #240]	; 0xf0
    fda4:	tst	r3, #1
    fda8:	beq	fdfc <strspn@plt+0xc6ec>
    fdac:	ldr	r3, [r1, #244]	; 0xf4
    fdb0:	ldrd	r0, [r8, #72]	; 0x48
    fdb4:	ldrb	r2, [r3, #3]
    fdb8:	ldr	ip, [r3, #8]
    fdbc:	cmp	r2, #2
    fdc0:	ldrb	r2, [r3]
    fdc4:	beq	fed8 <strspn@plt+0xc7c8>
    fdc8:	cmp	r2, #108	; 0x6c
    fdcc:	ldreq	r4, [r3, #8]
    fdd0:	revne	r4, ip
    fdd4:	mov	ip, #0
    fdd8:	mov	r2, r4
    fddc:	mov	r3, ip
    fde0:	cmp	r3, r1
    fde4:	cmpeq	r2, r0
    fde8:	movcc	r2, r0
    fdec:	movcc	r3, r1
    fdf0:	mov	r0, #0
    fdf4:	strd	r2, [r8, #72]	; 0x48
    fdf8:	b	fe58 <strspn@plt+0xc748>
    fdfc:	orrs	r1, r6, r7
    fe00:	ldrd	r2, [r8, #72]	; 0x48
    fe04:	mvn	r0, #1
    fe08:	mov	r1, #0
    fe0c:	movweq	r6, #30784	; 0x7840
    fe10:	moveq	r7, #0
    fe14:	movteq	r6, #381	; 0x17d
    fe18:	cmp	r3, r1
    fe1c:	cmpeq	r2, r0
    fe20:	bhi	fe74 <strspn@plt+0xc764>
    fe24:	adds	r2, r2, #1
    fe28:	mov	r0, #-2147483648	; 0x80000000
    fe2c:	adc	r3, r3, #0
    fe30:	mov	r1, #0
    fe34:	and	r0, r0, r2
    fe38:	and	r1, r1, r3
    fe3c:	orrs	ip, r0, r1
    fe40:	strd	r2, [sp, #16]
    fe44:	bne	fe80 <strspn@plt+0xc770>
    fe48:	strd	r2, [r8, #72]	; 0x48
    fe4c:	mov	r0, r9
    fe50:	strd	r6, [sp]
    fe54:	bl	27dd8 <strspn@plt+0x246c8>
    fe58:	ldr	ip, [sp, #12]
    fe5c:	ldr	r2, [sp, #28]
    fe60:	ldr	r3, [ip]
    fe64:	cmp	r2, r3
    fe68:	bne	fef8 <strspn@plt+0xc7e8>
    fe6c:	add	sp, sp, #36	; 0x24
    fe70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe74:	mov	r2, #-2147483648	; 0x80000000
    fe78:	mov	r3, #0
    fe7c:	strd	r2, [sp, #16]
    fe80:	add	fp, sp, #16
    fe84:	mov	sl, #0
    fe88:	mvn	r4, #1
    fe8c:	mov	r5, #0
    fe90:	ldr	r0, [r8, #128]	; 0x80
    fe94:	mov	r1, fp
    fe98:	bl	41eb8 <sd_bus_creds_has_bounding_cap@@Base+0x14590>
    fe9c:	ldrd	r2, [sp, #16]
    fea0:	cmp	r0, #0
    fea4:	beq	fe48 <strspn@plt+0xc738>
    fea8:	cmp	r3, r5
    feac:	cmpeq	r2, r4
    feb0:	movhi	r2, #-2147483648	; 0x80000000
    feb4:	movhi	r3, #0
    feb8:	bhi	fec4 <strspn@plt+0xc7b4>
    febc:	adds	r2, r2, #1
    fec0:	adc	r3, r3, #0
    fec4:	adds	sl, sl, #1
    fec8:	strd	r2, [sp, #16]
    fecc:	bpl	fe90 <strspn@plt+0xc780>
    fed0:	mvn	r0, #15
    fed4:	b	fe58 <strspn@plt+0xc748>
    fed8:	cmp	r2, #108	; 0x6c
    fedc:	ldr	r4, [r3, #12]
    fee0:	revne	r4, r4
    fee4:	revne	ip, ip
    fee8:	bne	fdd8 <strspn@plt+0xc6c8>
    feec:	ldr	r4, [r3, #8]
    fef0:	ldr	ip, [r3, #12]
    fef4:	b	fdd8 <strspn@plt+0xc6c8>
    fef8:	bl	314c <__stack_chk_fail@plt>
    fefc:	ldr	r0, [pc, #64]	; ff44 <strspn@plt+0xc834>
    ff00:	movw	r2, #1543	; 0x607
    ff04:	ldr	r1, [pc, #60]	; ff48 <strspn@plt+0xc838>
    ff08:	ldr	r3, [pc, #60]	; ff4c <strspn@plt+0xc83c>
    ff0c:	add	r0, pc, r0
    ff10:	add	r1, pc, r1
    ff14:	add	r3, pc, r3
    ff18:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    ff1c:	ldr	r0, [pc, #44]	; ff50 <strspn@plt+0xc840>
    ff20:	movw	r2, #1542	; 0x606
    ff24:	ldr	r1, [pc, #40]	; ff54 <strspn@plt+0xc844>
    ff28:	ldr	r3, [pc, #40]	; ff58 <strspn@plt+0xc848>
    ff2c:	add	r0, pc, r0
    ff30:	add	r1, pc, r1
    ff34:	add	r3, pc, r3
    ff38:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
    ff3c:	andeq	fp, r5, ip, lsl #31
    ff40:	andeq	r0, r0, r8, lsr #5
    ff44:	strdeq	r3, [r4], -ip
    ff48:	strdeq	fp, [r3], -r4
    ff4c:	andeq	ip, r3, ip, asr #14
    ff50:	andeq	fp, r3, r8, lsr #18
    ff54:	ldrdeq	fp, [r3], -r4
    ff58:	andeq	ip, r3, ip, lsr #14
    ff5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ff60:	subs	r6, r0, #0
    ff64:	sub	sp, sp, #76	; 0x4c
    ff68:	mov	r7, r3
    ff6c:	mov	r4, r1
    ff70:	beq	101a0 <strspn@plt+0xca90>
    ff74:	cmp	r1, #0
    ff78:	beq	10180 <strspn@plt+0xca70>
    ff7c:	ldrb	ip, [r6, #24]
    ff80:	tst	ip, #1
    ff84:	bne	ffe4 <strspn@plt+0xc8d4>
    ff88:	mov	r2, r3
    ff8c:	bl	1c28c <strspn@plt+0x18b7c>
    ff90:	mov	r5, r0
    ff94:	cmp	r5, #0
    ff98:	ble	ffd8 <strspn@plt+0xc8c8>
    ff9c:	ldrb	r3, [r6, #24]
    ffa0:	tst	r3, #1
    ffa4:	bne	ffcc <strspn@plt+0xc8bc>
    ffa8:	ldr	r1, [r4, #260]	; 0x104
    ffac:	ldr	r3, [r4, #264]	; 0x108
    ffb0:	add	r1, r1, #7
    ffb4:	ldr	r2, [r7]
    ffb8:	bic	r1, r1, #7
    ffbc:	add	r3, r3, #16
    ffc0:	add	r3, r3, r1
    ffc4:	cmp	r2, r3
    ffc8:	bcc	ffd8 <strspn@plt+0xc8c8>
    ffcc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
    ffd0:	cmp	r0, #6
    ffd4:	bgt	fff0 <strspn@plt+0xc8e0>
    ffd8:	mov	r0, r5
    ffdc:	add	sp, sp, #76	; 0x4c
    ffe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ffe4:	bl	1ef98 <strspn@plt+0x1b888>
    ffe8:	mov	r5, r0
    ffec:	b	ff94 <strspn@plt+0xc884>
    fff0:	ldr	r3, [r4, #244]	; 0xf4
    fff4:	ldrb	r0, [r3, #1]
    fff8:	bl	1a2e0 <strspn@plt+0x16bd0>
    fffc:	mov	r9, r0
   10000:	mov	r0, r4
   10004:	bl	24470 <strspn@plt+0x20d60>
   10008:	cmp	r0, #0
   1000c:	movne	r8, r0
   10010:	beq	10140 <strspn@plt+0xca30>
   10014:	mov	r0, r4
   10018:	bl	24428 <strspn@plt+0x20d18>
   1001c:	cmp	r0, #0
   10020:	movne	r7, r0
   10024:	beq	1014c <strspn@plt+0xca3c>
   10028:	mov	r0, r4
   1002c:	bl	24350 <strspn@plt+0x20c40>
   10030:	cmp	r0, #0
   10034:	movne	r6, r0
   10038:	beq	10158 <strspn@plt+0xca48>
   1003c:	mov	r0, r4
   10040:	bl	24398 <strspn@plt+0x20c88>
   10044:	cmp	r0, #0
   10048:	movne	sl, r0
   1004c:	beq	10164 <strspn@plt+0xca54>
   10050:	mov	r0, r4
   10054:	bl	243e0 <strspn@plt+0x20cd0>
   10058:	cmp	r0, #0
   1005c:	movne	lr, r0
   10060:	beq	10134 <strspn@plt+0xca24>
   10064:	ldr	r3, [r4, #244]	; 0xf4
   10068:	ldrb	r2, [r3, #3]
   1006c:	ldrb	r1, [r3]
   10070:	cmp	r2, #2
   10074:	ldr	r2, [r3, #8]
   10078:	beq	10118 <strspn@plt+0xca08>
   1007c:	cmp	r1, #108	; 0x6c
   10080:	ldreq	fp, [r3, #8]
   10084:	revne	fp, r2
   10088:	mov	r0, #0
   1008c:	str	r0, [sp, #68]	; 0x44
   10090:	ldrd	r0, [r4, #8]
   10094:	ldr	r3, [r4, #40]	; 0x28
   10098:	str	r6, [sp, #20]
   1009c:	ldr	r6, [sp, #68]	; 0x44
   100a0:	cmp	r3, #0
   100a4:	strd	r0, [sp, #56]	; 0x38
   100a8:	mov	r1, #0
   100ac:	ldr	r2, [pc, #268]	; 101c0 <strspn@plt+0xcab0>
   100b0:	mov	r0, #7
   100b4:	str	r7, [sp, #16]
   100b8:	str	r6, [sp, #36]	; 0x24
   100bc:	add	r2, pc, r2
   100c0:	ldrd	r6, [sp, #56]	; 0x38
   100c4:	str	r2, [sp, #4]
   100c8:	ldr	r4, [pc, #244]	; 101c4 <strspn@plt+0xcab4>
   100cc:	ldr	ip, [pc, #244]	; 101c8 <strspn@plt+0xcab8>
   100d0:	ldr	r2, [pc, #244]	; 101cc <strspn@plt+0xcabc>
   100d4:	add	r4, pc, r4
   100d8:	add	ip, pc, ip
   100dc:	movne	r4, r3
   100e0:	str	r9, [sp, #8]
   100e4:	movw	r3, #1623	; 0x657
   100e8:	str	r8, [sp, #12]
   100ec:	add	r2, pc, r2
   100f0:	str	sl, [sp, #24]
   100f4:	str	lr, [sp, #28]
   100f8:	str	fp, [sp, #32]
   100fc:	strd	r6, [sp, #40]	; 0x28
   10100:	str	r4, [sp, #48]	; 0x30
   10104:	str	ip, [sp]
   10108:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1010c:	mov	r0, r5
   10110:	add	sp, sp, #76	; 0x4c
   10114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10118:	cmp	r1, #108	; 0x6c
   1011c:	ldr	fp, [r3, #12]
   10120:	beq	10170 <strspn@plt+0xca60>
   10124:	rev	r2, r2
   10128:	rev	fp, fp
   1012c:	str	r2, [sp, #68]	; 0x44
   10130:	b	10090 <strspn@plt+0xc980>
   10134:	ldr	lr, [pc, #148]	; 101d0 <strspn@plt+0xcac0>
   10138:	add	lr, pc, lr
   1013c:	b	10064 <strspn@plt+0xc954>
   10140:	ldr	r8, [pc, #140]	; 101d4 <strspn@plt+0xcac4>
   10144:	add	r8, pc, r8
   10148:	b	10014 <strspn@plt+0xc904>
   1014c:	ldr	r7, [pc, #132]	; 101d8 <strspn@plt+0xcac8>
   10150:	add	r7, pc, r7
   10154:	b	10028 <strspn@plt+0xc918>
   10158:	ldr	r6, [pc, #124]	; 101dc <strspn@plt+0xcacc>
   1015c:	add	r6, pc, r6
   10160:	b	1003c <strspn@plt+0xc92c>
   10164:	ldr	sl, [pc, #116]	; 101e0 <strspn@plt+0xcad0>
   10168:	add	sl, pc, sl
   1016c:	b	10050 <strspn@plt+0xc940>
   10170:	ldr	fp, [r3, #8]
   10174:	ldr	r3, [r3, #12]
   10178:	str	r3, [sp, #68]	; 0x44
   1017c:	b	10090 <strspn@plt+0xc980>
   10180:	ldr	r0, [pc, #92]	; 101e4 <strspn@plt+0xcad4>
   10184:	movw	r2, #1603	; 0x643
   10188:	ldr	r1, [pc, #88]	; 101e8 <strspn@plt+0xcad8>
   1018c:	ldr	r3, [pc, #88]	; 101ec <strspn@plt+0xcadc>
   10190:	add	r0, pc, r0
   10194:	add	r1, pc, r1
   10198:	add	r3, pc, r3
   1019c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   101a0:	ldr	r0, [pc, #72]	; 101f0 <strspn@plt+0xcae0>
   101a4:	movw	r2, #1602	; 0x642
   101a8:	ldr	r1, [pc, #68]	; 101f4 <strspn@plt+0xcae4>
   101ac:	ldr	r3, [pc, #68]	; 101f8 <strspn@plt+0xcae8>
   101b0:	add	r0, pc, r0
   101b4:	add	r1, pc, r1
   101b8:	add	r3, pc, r3
   101bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   101c0:	muleq	r3, ip, r7
   101c4:	andeq	r9, r3, r0, lsl #13
   101c8:	andeq	ip, r3, r0, asr #8
   101cc:	andeq	fp, r3, r8, lsl r7
   101d0:	andeq	r9, r3, ip, lsl r6
   101d4:	andeq	r9, r3, r0, lsl r6
   101d8:	andeq	r9, r3, r4, lsl #12
   101dc:	strdeq	r9, [r3], -r8
   101e0:	andeq	r9, r3, ip, ror #11
   101e4:	andeq	r3, r4, r8, ror r1
   101e8:	andeq	fp, r3, r0, ror r6
   101ec:	andeq	ip, r3, r0, lsr r3
   101f0:	andeq	lr, r3, r4, lsl r0
   101f4:	andeq	fp, r3, r0, asr r6
   101f8:	andeq	ip, r3, r0, lsl r3
   101fc:	push	{r3, r4, r5, r6, r7, lr}
   10200:	subs	r4, r0, #0
   10204:	beq	102d0 <strspn@plt+0xcbc0>
   10208:	ldr	r3, [r4, #4]
   1020c:	sub	r3, r3, #3
   10210:	cmp	r3, #1
   10214:	bhi	102f0 <strspn@plt+0xcbe0>
   10218:	mov	r6, #0
   1021c:	add	r5, r4, #60	; 0x3c
   10220:	mov	r7, r6
   10224:	ldr	r2, [r4, #56]	; 0x38
   10228:	cmp	r2, #0
   1022c:	beq	102c8 <strspn@plt+0xcbb8>
   10230:	ldr	r1, [r4, #52]	; 0x34
   10234:	mov	r0, r4
   10238:	mov	r2, #0
   1023c:	mov	r3, r5
   10240:	ldr	r1, [r1]
   10244:	bl	ff5c <strspn@plt+0xc84c>
   10248:	cmp	r0, #0
   1024c:	poplt	{r3, r4, r5, r6, r7, pc}
   10250:	beq	102c8 <strspn@plt+0xcbb8>
   10254:	ldrb	r3, [r4, #24]
   10258:	ldr	r2, [r4, #52]	; 0x34
   1025c:	tst	r3, #1
   10260:	bne	1028c <strspn@plt+0xcb7c>
   10264:	ldr	r1, [r2]
   10268:	ldr	r0, [r4, #60]	; 0x3c
   1026c:	ldr	ip, [r1, #260]	; 0x104
   10270:	ldr	r3, [r1, #264]	; 0x108
   10274:	add	r1, ip, #7
   10278:	bic	r1, r1, #7
   1027c:	add	r3, r3, #16
   10280:	add	r3, r3, r1
   10284:	cmp	r0, r3
   10288:	bcc	10224 <strspn@plt+0xcb14>
   1028c:	ldr	r3, [r4, #56]	; 0x38
   10290:	mov	r6, #1
   10294:	sub	r3, r3, #1
   10298:	str	r3, [r4, #56]	; 0x38
   1029c:	ldr	r0, [r2]
   102a0:	bl	24088 <strspn@plt+0x20978>
   102a4:	ldr	r2, [r4, #56]	; 0x38
   102a8:	ldr	r0, [r4, #52]	; 0x34
   102ac:	lsl	r2, r2, #2
   102b0:	add	r1, r0, #4
   102b4:	bl	3068 <memmove@plt>
   102b8:	ldr	r2, [r4, #56]	; 0x38
   102bc:	str	r7, [r4, #60]	; 0x3c
   102c0:	cmp	r2, #0
   102c4:	bne	10230 <strspn@plt+0xcb20>
   102c8:	mov	r0, r6
   102cc:	pop	{r3, r4, r5, r6, r7, pc}
   102d0:	ldr	r0, [pc, #56]	; 10310 <strspn@plt+0xcc00>
   102d4:	movw	r2, #1631	; 0x65f
   102d8:	ldr	r1, [pc, #52]	; 10314 <strspn@plt+0xcc04>
   102dc:	ldr	r3, [pc, #52]	; 10318 <strspn@plt+0xcc08>
   102e0:	add	r0, pc, r0
   102e4:	add	r1, pc, r1
   102e8:	add	r3, pc, r3
   102ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   102f0:	ldr	r0, [pc, #36]	; 1031c <strspn@plt+0xcc0c>
   102f4:	mov	r2, #1632	; 0x660
   102f8:	ldr	r1, [pc, #32]	; 10320 <strspn@plt+0xcc10>
   102fc:	ldr	r3, [pc, #32]	; 10324 <strspn@plt+0xcc14>
   10300:	add	r0, pc, r0
   10304:	add	r1, pc, r1
   10308:	add	r3, pc, r3
   1030c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10310:	andeq	sp, r3, r4, ror #29
   10314:	andeq	fp, r3, r0, lsr #10
   10318:	andeq	ip, r3, ip, lsl #7
   1031c:	ldrdeq	fp, [r3], -r0
   10320:	andeq	fp, r3, r0, lsl #10
   10324:	andeq	ip, r3, ip, ror #6
   10328:	ldr	r3, [pc, #404]	; 104c4 <strspn@plt+0xcdb4>
   1032c:	ldr	r2, [pc, #404]	; 104c8 <strspn@plt+0xcdb8>
   10330:	add	r3, pc, r3
   10334:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10338:	subs	r5, r0, #0
   1033c:	ldr	r9, [r3, r2]
   10340:	sub	sp, sp, #20
   10344:	mov	r8, #0
   10348:	mov	r6, r1
   1034c:	str	r8, [sp]
   10350:	ldr	r3, [r9]
   10354:	str	r8, [sp, #4]
   10358:	str	r8, [sp, #8]
   1035c:	str	r3, [sp, #12]
   10360:	beq	104a0 <strspn@plt+0xcd90>
   10364:	cmp	r1, #0
   10368:	beq	10480 <strspn@plt+0xcd70>
   1036c:	ldr	r4, [r5, #132]	; 0x84
   10370:	ldrb	r3, [r5, #25]
   10374:	cmp	r4, #0
   10378:	bfc	r3, #1, #1
   1037c:	strb	r3, [r5, #25]
   10380:	bne	10394 <strspn@plt+0xcc84>
   10384:	b	1043c <strspn@plt+0xcd2c>
   10388:	ldrb	r3, [r5, #25]
   1038c:	tst	r3, #2
   10390:	bne	1036c <strspn@plt+0xcc5c>
   10394:	ldr	ip, [r5, #416]	; 0x1a0
   10398:	ldr	lr, [r4, #4]
   1039c:	cmp	lr, ip
   103a0:	beq	10424 <strspn@plt+0xcd14>
   103a4:	str	ip, [r4, #4]
   103a8:	mov	r0, r6
   103ac:	mov	r1, #1
   103b0:	bl	2a128 <strspn@plt+0x26a18>
   103b4:	cmp	r0, #0
   103b8:	blt	10444 <strspn@plt+0xcd34>
   103bc:	sub	sl, r4, #32
   103c0:	mov	r0, sl
   103c4:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   103c8:	str	r0, [r5, #1020]	; 0x3fc
   103cc:	mov	r1, r6
   103d0:	ldr	r2, [r4]
   103d4:	mov	r0, r5
   103d8:	mov	r3, sp
   103dc:	str	r2, [r5, #1024]	; 0x400
   103e0:	ldr	r2, [r4, #-24]	; 0xffffffe8
   103e4:	str	r2, [r5, #1028]	; 0x404
   103e8:	ldr	ip, [r4]
   103ec:	ldr	r2, [r4, #-24]	; 0xffffffe8
   103f0:	blx	ip
   103f4:	mov	fp, r0
   103f8:	str	r8, [r5, #1028]	; 0x404
   103fc:	mov	r0, sl
   10400:	str	r8, [r5, #1024]	; 0x400
   10404:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   10408:	str	r0, [r5, #1020]	; 0x3fc
   1040c:	mov	r1, fp
   10410:	mov	r0, r6
   10414:	mov	r2, sp
   10418:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   1041c:	cmp	r0, #0
   10420:	bne	10444 <strspn@plt+0xcd34>
   10424:	ldr	r4, [r4, #8]
   10428:	cmp	r4, #0
   1042c:	bne	10388 <strspn@plt+0xcc78>
   10430:	ldrb	r3, [r5, #25]
   10434:	tst	r3, #2
   10438:	bne	1036c <strspn@plt+0xcc5c>
   1043c:	mov	r4, #0
   10440:	b	10448 <strspn@plt+0xcd38>
   10444:	mov	r4, r0
   10448:	mov	r0, sp
   1044c:	bl	19788 <strspn@plt+0x16078>
   10450:	ldr	r2, [sp, #12]
   10454:	ldr	r3, [r9]
   10458:	mov	r0, r4
   1045c:	cmp	r2, r3
   10460:	bne	104c0 <strspn@plt+0xcdb0>
   10464:	add	sp, sp, #20
   10468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1046c:	mov	r4, r0
   10470:	mov	r0, sp
   10474:	bl	19788 <strspn@plt+0x16078>
   10478:	mov	r0, r4
   1047c:	bl	36a4 <_Unwind_Resume@plt>
   10480:	ldr	r0, [pc, #68]	; 104cc <strspn@plt+0xcdbc>
   10484:	movw	r2, #2346	; 0x92a
   10488:	ldr	r1, [pc, #64]	; 104d0 <strspn@plt+0xcdc0>
   1048c:	ldr	r3, [pc, #64]	; 104d4 <strspn@plt+0xcdc4>
   10490:	add	r0, pc, r0
   10494:	add	r1, pc, r1
   10498:	add	r3, pc, r3
   1049c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   104a0:	ldr	r0, [pc, #48]	; 104d8 <strspn@plt+0xcdc8>
   104a4:	movw	r2, #2345	; 0x929
   104a8:	ldr	r1, [pc, #44]	; 104dc <strspn@plt+0xcdcc>
   104ac:	ldr	r3, [pc, #44]	; 104e0 <strspn@plt+0xcdd0>
   104b0:	add	r0, pc, r0
   104b4:	add	r1, pc, r1
   104b8:	add	r3, pc, r3
   104bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   104c0:	bl	314c <__stack_chk_fail@plt>
   104c4:	andeq	fp, r5, r8, asr #19
   104c8:	andeq	r0, r0, r8, lsr #5
   104cc:	andeq	r2, r4, r8, ror lr
   104d0:	andeq	fp, r3, r0, ror r3
   104d4:	andeq	fp, r3, r8, asr pc
   104d8:	andeq	sp, r3, r4, lsl sp
   104dc:	andeq	fp, r3, r0, asr r3
   104e0:	andeq	fp, r3, r8, lsr pc
   104e4:	cmp	r0, #0
   104e8:	push	{r3, lr}
   104ec:	beq	10508 <strspn@plt+0xcdf8>
   104f0:	ldr	r3, [r0, #4]
   104f4:	sub	r3, r3, #1
   104f8:	cmp	r3, #3
   104fc:	movls	r3, #5
   10500:	strls	r3, [r0, #4]
   10504:	pop	{r3, pc}
   10508:	ldr	r0, [pc, #24]	; 10528 <strspn@plt+0xce18>
   1050c:	movw	r2, #1418	; 0x58a
   10510:	ldr	r1, [pc, #20]	; 1052c <strspn@plt+0xce1c>
   10514:	ldr	r3, [pc, #20]	; 10530 <strspn@plt+0xce20>
   10518:	add	r0, pc, r0
   1051c:	add	r1, pc, r1
   10520:	add	r3, pc, r3
   10524:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10528:	andeq	sp, r3, ip, lsr #25
   1052c:	andeq	fp, r3, r8, ror #5
   10530:	andeq	ip, r3, ip, asr #1
   10534:	push	{r3, r4, r5, lr}
   10538:	subs	r4, r0, #0
   1053c:	beq	105a8 <strspn@plt+0xce98>
   10540:	mov	r1, #0
   10544:	mov	r2, #128	; 0x80
   10548:	add	r0, r4, #148	; 0x94
   1054c:	mov	r5, r1
   10550:	bl	3434 <memset@plt>
   10554:	ldr	r0, [r4, #412]	; 0x19c
   10558:	str	r5, [r4, #276]	; 0x114
   1055c:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   10560:	ldr	r0, [r4, #408]	; 0x198
   10564:	bl	3080 <free@plt>
   10568:	mov	ip, #296	; 0x128
   1056c:	mov	r1, #304	; 0x130
   10570:	mov	r2, #0
   10574:	mov	r3, #0
   10578:	ldr	r0, [r4, #280]	; 0x118
   1057c:	str	r5, [r4, #408]	; 0x198
   10580:	str	r5, [r4, #412]	; 0x19c
   10584:	strd	r2, [r4, ip]
   10588:	strd	r2, [r4, r1]
   1058c:	bl	3080 <free@plt>
   10590:	str	r5, [r4, #280]	; 0x118
   10594:	ldr	r0, [r4, #284]	; 0x11c
   10598:	bl	3080 <free@plt>
   1059c:	str	r5, [r4, #284]	; 0x11c
   105a0:	str	r5, [r4, #288]	; 0x120
   105a4:	pop	{r3, r4, r5, pc}
   105a8:	ldr	r0, [pc, #24]	; 105c8 <strspn@plt+0xceb8>
   105ac:	movw	r2, #881	; 0x371
   105b0:	ldr	r1, [pc, #20]	; 105cc <strspn@plt+0xcebc>
   105b4:	ldr	r3, [pc, #20]	; 105d0 <strspn@plt+0xcec0>
   105b8:	add	r0, pc, r0
   105bc:	add	r1, pc, r1
   105c0:	add	r3, pc, r3
   105c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   105c8:	muleq	r3, ip, r2
   105cc:	andeq	fp, r3, r8, asr #4
   105d0:	andeq	fp, r3, ip, lsl pc
   105d4:	push	{r4, lr}
   105d8:	subs	r4, r0, #0
   105dc:	beq	10624 <strspn@plt+0xcf14>
   105e0:	ldr	r0, [r4, #992]	; 0x3e0
   105e4:	cmp	r0, #0
   105e8:	beq	10600 <strspn@plt+0xcef0>
   105ec:	mov	r1, #0
   105f0:	bl	383d8 <sd_bus_creds_has_bounding_cap@@Base+0xaab0>
   105f4:	ldr	r0, [r4, #992]	; 0x3e0
   105f8:	bl	375b0 <sd_bus_creds_has_bounding_cap@@Base+0x9c88>
   105fc:	str	r0, [r4, #992]	; 0x3e0
   10600:	ldr	r0, [r4, #996]	; 0x3e4
   10604:	cmp	r0, #0
   10608:	popeq	{r4, pc}
   1060c:	mov	r1, #0
   10610:	bl	383d8 <sd_bus_creds_has_bounding_cap@@Base+0xaab0>
   10614:	ldr	r0, [r4, #996]	; 0x3e4
   10618:	bl	375b0 <sd_bus_creds_has_bounding_cap@@Base+0x9c88>
   1061c:	str	r0, [r4, #996]	; 0x3e4
   10620:	pop	{r4, pc}
   10624:	ldr	r0, [pc, #24]	; 10644 <strspn@plt+0xcf34>
   10628:	movw	r2, #3181	; 0xc6d
   1062c:	ldr	r1, [pc, #20]	; 10648 <strspn@plt+0xcf38>
   10630:	ldr	r3, [pc, #20]	; 1064c <strspn@plt+0xcf3c>
   10634:	add	r0, pc, r0
   10638:	add	r1, pc, r1
   1063c:	add	r3, pc, r3
   10640:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10644:	muleq	r3, r0, fp
   10648:	andeq	fp, r3, ip, asr #3
   1064c:	andeq	fp, r3, ip, asr lr
   10650:	push	{r4, lr}
   10654:	subs	r4, r0, #0
   10658:	beq	1069c <strspn@plt+0xcf8c>
   1065c:	bl	105d4 <strspn@plt+0xcec4>
   10660:	ldr	r0, [r4, #8]
   10664:	cmp	r0, #0
   10668:	blt	10670 <strspn@plt+0xcf60>
   1066c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   10670:	ldr	r0, [r4, #12]
   10674:	cmp	r0, #0
   10678:	blt	1068c <strspn@plt+0xcf7c>
   1067c:	ldr	r3, [r4, #8]
   10680:	cmp	r0, r3
   10684:	beq	1068c <strspn@plt+0xcf7c>
   10688:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   1068c:	mvn	r3, #0
   10690:	str	r3, [r4, #12]
   10694:	str	r3, [r4, #8]
   10698:	pop	{r4, pc}
   1069c:	ldr	r0, [pc, #24]	; 106bc <strspn@plt+0xcfac>
   106a0:	mov	r2, #62	; 0x3e
   106a4:	ldr	r1, [pc, #20]	; 106c0 <strspn@plt+0xcfb0>
   106a8:	ldr	r3, [pc, #20]	; 106c4 <strspn@plt+0xcfb4>
   106ac:	add	r0, pc, r0
   106b0:	add	r1, pc, r1
   106b4:	add	r3, pc, r3
   106b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   106bc:	andeq	fp, r3, r8, lsr #3
   106c0:	andeq	fp, r3, r4, asr r1
   106c4:	muleq	r3, ip, lr
   106c8:	cmp	r0, #0
   106cc:	push	{r3, lr}
   106d0:	beq	1072c <strspn@plt+0xd01c>
   106d4:	ldr	r1, [r0]
   106d8:	cmp	r1, #0
   106dc:	beq	1074c <strspn@plt+0xd03c>
   106e0:	ldrb	r3, [r1]
   106e4:	cmp	r3, #0
   106e8:	beq	10714 <strspn@plt+0xd004>
   106ec:	cmp	r3, #44	; 0x2c
   106f0:	addne	r3, r1, #1
   106f4:	bne	10704 <strspn@plt+0xcff4>
   106f8:	b	10714 <strspn@plt+0xd004>
   106fc:	cmp	r2, #44	; 0x2c
   10700:	beq	10714 <strspn@plt+0xd004>
   10704:	mov	r1, r3
   10708:	ldrb	r2, [r3], #1
   1070c:	cmp	r2, #0
   10710:	bne	106fc <strspn@plt+0xcfec>
   10714:	str	r1, [r0]
   10718:	ldrb	r3, [r1]
   1071c:	cmp	r3, #44	; 0x2c
   10720:	addeq	r1, r1, #1
   10724:	streq	r1, [r0]
   10728:	pop	{r3, pc}
   1072c:	ldr	r0, [pc, #56]	; 1076c <strspn@plt+0xd05c>
   10730:	movw	r2, #498	; 0x1f2
   10734:	ldr	r1, [pc, #52]	; 10770 <strspn@plt+0xd060>
   10738:	ldr	r3, [pc, #52]	; 10774 <strspn@plt+0xd064>
   1073c:	add	r0, pc, r0
   10740:	add	r1, pc, r1
   10744:	add	r3, pc, r3
   10748:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1074c:	ldr	r0, [pc, #36]	; 10778 <strspn@plt+0xd068>
   10750:	movw	r2, #499	; 0x1f3
   10754:	ldr	r1, [pc, #32]	; 1077c <strspn@plt+0xd06c>
   10758:	ldr	r3, [pc, #32]	; 10780 <strspn@plt+0xd070>
   1075c:	add	r0, pc, r0
   10760:	add	r1, pc, r1
   10764:	add	r3, pc, r3
   10768:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1076c:	andeq	r2, r4, r0, asr #22
   10770:	andeq	fp, r3, r4, asr #1
   10774:	andeq	fp, r3, r8, lsr #26
   10778:	strdeq	fp, [r3], -r4
   1077c:	andeq	fp, r3, r4, lsr #1
   10780:	andeq	fp, r3, r8, lsl #26
   10784:	ldr	r3, [pc, #328]	; 108d4 <strspn@plt+0xd1c4>
   10788:	ldr	r2, [pc, #328]	; 108d8 <strspn@plt+0xd1c8>
   1078c:	add	r3, pc, r3
   10790:	push	{r4, r5, r6, lr}
   10794:	subs	r6, r0, #0
   10798:	ldr	r5, [r3, r2]
   1079c:	sub	sp, sp, #8
   107a0:	mov	r4, r1
   107a4:	ldr	r3, [r5]
   107a8:	str	r3, [sp, #4]
   107ac:	beq	10874 <strspn@plt+0xd164>
   107b0:	ldr	r3, [r6, #4]
   107b4:	cmp	r3, #5
   107b8:	cmpne	r3, #3
   107bc:	bne	108b4 <strspn@plt+0xd1a4>
   107c0:	cmp	r1, #0
   107c4:	beq	10894 <strspn@plt+0xd184>
   107c8:	mov	r0, r1
   107cc:	bl	2bc78 <strspn@plt+0x28568>
   107d0:	cmp	r0, #0
   107d4:	rsbgt	r0, r0, #0
   107d8:	ble	107f4 <strspn@plt+0xd0e4>
   107dc:	ldr	r2, [sp, #4]
   107e0:	ldr	r3, [r5]
   107e4:	cmp	r2, r3
   107e8:	bne	10870 <strspn@plt+0xd160>
   107ec:	add	sp, sp, #8
   107f0:	pop	{r4, r5, r6, pc}
   107f4:	ldr	r1, [pc, #224]	; 108dc <strspn@plt+0xd1cc>
   107f8:	mov	r0, r4
   107fc:	mov	r2, sp
   10800:	add	r1, pc, r1
   10804:	bl	2a22c <strspn@plt+0x26b1c>
   10808:	cmp	r0, #0
   1080c:	blt	107dc <strspn@plt+0xd0cc>
   10810:	ldr	r4, [sp]
   10814:	mov	r0, r4
   10818:	bl	19f90 <strspn@plt+0x16880>
   1081c:	cmp	r0, #0
   10820:	beq	10860 <strspn@plt+0xd150>
   10824:	ldrb	r3, [r4]
   10828:	cmp	r3, #58	; 0x3a
   1082c:	bne	10860 <strspn@plt+0xd150>
   10830:	mov	r0, r4
   10834:	bl	341c <__strdup@plt>
   10838:	cmp	r0, #0
   1083c:	str	r0, [r6, #80]	; 0x50
   10840:	beq	10868 <strspn@plt+0xd158>
   10844:	ldr	r3, [r6, #4]
   10848:	cmp	r3, #3
   1084c:	movne	r0, #1
   10850:	moveq	r3, #4
   10854:	moveq	r0, #1
   10858:	streq	r3, [r6, #4]
   1085c:	b	107dc <strspn@plt+0xd0cc>
   10860:	mvn	r0, #73	; 0x49
   10864:	b	107dc <strspn@plt+0xd0cc>
   10868:	mvn	r0, #11
   1086c:	b	107dc <strspn@plt+0xd0cc>
   10870:	bl	314c <__stack_chk_fail@plt>
   10874:	ldr	r0, [pc, #100]	; 108e0 <strspn@plt+0xd1d0>
   10878:	movw	r2, #365	; 0x16d
   1087c:	ldr	r1, [pc, #96]	; 108e4 <strspn@plt+0xd1d4>
   10880:	ldr	r3, [pc, #96]	; 108e8 <strspn@plt+0xd1d8>
   10884:	add	r0, pc, r0
   10888:	add	r1, pc, r1
   1088c:	add	r3, pc, r3
   10890:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10894:	ldr	r0, [pc, #80]	; 108ec <strspn@plt+0xd1dc>
   10898:	movw	r2, #367	; 0x16f
   1089c:	ldr	r1, [pc, #76]	; 108f0 <strspn@plt+0xd1e0>
   108a0:	ldr	r3, [pc, #76]	; 108f4 <strspn@plt+0xd1e4>
   108a4:	add	r0, pc, r0
   108a8:	add	r1, pc, r1
   108ac:	add	r3, pc, r3
   108b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   108b4:	ldr	r0, [pc, #60]	; 108f8 <strspn@plt+0xd1e8>
   108b8:	movw	r2, #366	; 0x16e
   108bc:	ldr	r1, [pc, #56]	; 108fc <strspn@plt+0xd1ec>
   108c0:	ldr	r3, [pc, #56]	; 10900 <strspn@plt+0xd1f0>
   108c4:	add	r0, pc, r0
   108c8:	add	r1, pc, r1
   108cc:	add	r3, pc, r3
   108d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   108d4:	andeq	fp, r5, ip, ror #10
   108d8:	andeq	r0, r0, r8, lsr #5
   108dc:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   108e0:	andeq	sp, r3, r0, asr #18
   108e4:	andeq	sl, r3, ip, ror pc
   108e8:	andeq	sl, r3, r8, ror #29
   108ec:	muleq	r3, r8, r9
   108f0:	andeq	sl, r3, ip, asr pc
   108f4:	andeq	sl, r3, r8, asr #29
   108f8:	andeq	fp, r3, r4, asr #32
   108fc:	andeq	sl, r3, ip, lsr pc
   10900:	andeq	sl, r3, r8, lsr #29
   10904:	push	{r4, lr}
   10908:	subs	r4, r0, #0
   1090c:	bne	10928 <strspn@plt+0xd218>
   10910:	b	1098c <strspn@plt+0xd27c>
   10914:	ldr	r2, [r4, #40]	; 0x28
   10918:	sub	r3, r3, #1
   1091c:	str	r3, [r4, #44]	; 0x2c
   10920:	ldr	r0, [r2, r3, lsl #2]
   10924:	bl	24088 <strspn@plt+0x20978>
   10928:	ldr	r3, [r4, #44]	; 0x2c
   1092c:	cmp	r3, #0
   10930:	bne	10914 <strspn@plt+0xd204>
   10934:	ldr	r0, [r4, #40]	; 0x28
   10938:	bl	3080 <free@plt>
   1093c:	ldr	r3, [r4, #56]	; 0x38
   10940:	mov	r2, #0
   10944:	str	r2, [r4, #40]	; 0x28
   10948:	cmp	r3, r2
   1094c:	str	r2, [r4, #48]	; 0x30
   10950:	beq	10974 <strspn@plt+0xd264>
   10954:	ldr	r2, [r4, #52]	; 0x34
   10958:	sub	r3, r3, #1
   1095c:	str	r3, [r4, #56]	; 0x38
   10960:	ldr	r0, [r2, r3, lsl #2]
   10964:	bl	24088 <strspn@plt+0x20978>
   10968:	ldr	r3, [r4, #56]	; 0x38
   1096c:	cmp	r3, #0
   10970:	bne	10954 <strspn@plt+0xd244>
   10974:	ldr	r0, [r4, #52]	; 0x34
   10978:	bl	3080 <free@plt>
   1097c:	mov	r3, #0
   10980:	str	r3, [r4, #52]	; 0x34
   10984:	str	r3, [r4, #64]	; 0x40
   10988:	pop	{r4, pc}
   1098c:	ldr	r0, [pc, #24]	; 109ac <strspn@plt+0xd29c>
   10990:	mov	r2, #76	; 0x4c
   10994:	ldr	r1, [pc, #20]	; 109b0 <strspn@plt+0xd2a0>
   10998:	ldr	r3, [pc, #20]	; 109b4 <strspn@plt+0xd2a4>
   1099c:	add	r0, pc, r0
   109a0:	add	r1, pc, r1
   109a4:	add	r3, pc, r3
   109a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   109ac:			; <UNDEFINED> instruction: 0x0003aeb8
   109b0:	andeq	sl, r3, r4, ror #28
   109b4:	strdeq	fp, [r3], -r4
   109b8:	cmp	r0, #0
   109bc:	push	{r3, lr}
   109c0:	beq	10a14 <strspn@plt+0xd304>
   109c4:	ldr	r3, [r0, #16]
   109c8:	cmp	r3, #0
   109cc:	beq	109ec <strspn@plt+0xd2dc>
   109d0:	ldr	r2, [r1]
   109d4:	ldr	r2, [r2, #244]	; 0xf4
   109d8:	ldrb	r2, [r2, #3]
   109dc:	cmp	r3, r2
   109e0:	beq	109ec <strspn@plt+0xd2dc>
   109e4:	pop	{r3, lr}
   109e8:	b	2c030 <strspn@plt+0x28920>
   109ec:	ldr	r3, [r0, #20]
   109f0:	cmp	r3, #0
   109f4:	beq	10a0c <strspn@plt+0xd2fc>
   109f8:	ldr	r2, [r1]
   109fc:	ldr	r2, [r2, #244]	; 0xf4
   10a00:	ldrb	r2, [r2]
   10a04:	cmp	r3, r2
   10a08:	bne	109e4 <strspn@plt+0xd2d4>
   10a0c:	mov	r0, #0
   10a10:	pop	{r3, pc}
   10a14:	ldr	r0, [pc, #24]	; 10a34 <strspn@plt+0xd324>
   10a18:	movw	r2, #1564	; 0x61c
   10a1c:	ldr	r1, [pc, #20]	; 10a38 <strspn@plt+0xd328>
   10a20:	ldr	r3, [pc, #20]	; 10a3c <strspn@plt+0xd32c>
   10a24:	add	r0, pc, r0
   10a28:	add	r1, pc, r1
   10a2c:	add	r3, pc, r3
   10a30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10a34:	andeq	sl, r3, r0, lsr lr
   10a38:	ldrdeq	sl, [r3], -ip
   10a3c:	andeq	sl, r3, ip, lsl sp
   10a40:	subs	ip, r0, #0
   10a44:	push	{r4, lr}
   10a48:	beq	10a68 <strspn@plt+0xd358>
   10a4c:	ldrb	ip, [ip, #24]
   10a50:	tst	ip, #1
   10a54:	bne	10a60 <strspn@plt+0xd350>
   10a58:	pop	{r4, lr}
   10a5c:	b	1c6b8 <strspn@plt+0x18fa8>
   10a60:	pop	{r4, lr}
   10a64:	b	1fd58 <strspn@plt+0x1c648>
   10a68:	ldr	r0, [pc, #24]	; 10a88 <strspn@plt+0xd378>
   10a6c:	movw	r2, #1666	; 0x682
   10a70:	ldr	r1, [pc, #20]	; 10a8c <strspn@plt+0xd37c>
   10a74:	ldr	r3, [pc, #20]	; 10a90 <strspn@plt+0xd380>
   10a78:	add	r0, pc, r0
   10a7c:	add	r1, pc, r1
   10a80:	add	r3, pc, r3
   10a84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10a88:	andeq	sp, r3, ip, asr #14
   10a8c:	andeq	sl, r3, r8, lsl #27
   10a90:	andeq	sl, r3, r0, ror #25
   10a94:	push	{r4, r5, r6, lr}
   10a98:	subs	r4, r0, #0
   10a9c:	mov	r5, r1
   10aa0:	beq	10ae4 <strspn@plt+0xd3d4>
   10aa4:	cmp	r1, #0
   10aa8:	addne	r6, r4, #96	; 0x60
   10aac:	beq	10b04 <strspn@plt+0xd3f4>
   10ab0:	ldrb	r3, [r4, #25]
   10ab4:	mov	r0, r4
   10ab8:	mov	r1, r6
   10abc:	mov	r2, r5
   10ac0:	bfc	r3, #0, #1
   10ac4:	strb	r3, [r4, #25]
   10ac8:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   10acc:	cmp	r0, #0
   10ad0:	popne	{r4, r5, r6, pc}
   10ad4:	ldrb	r0, [r4, #25]
   10ad8:	ands	r0, r0, #1
   10adc:	bne	10ab0 <strspn@plt+0xd3a0>
   10ae0:	pop	{r4, r5, r6, pc}
   10ae4:	ldr	r0, [pc, #56]	; 10b24 <strspn@plt+0xd414>
   10ae8:	movw	r2, #2391	; 0x957
   10aec:	ldr	r1, [pc, #52]	; 10b28 <strspn@plt+0xd418>
   10af0:	ldr	r3, [pc, #52]	; 10b2c <strspn@plt+0xd41c>
   10af4:	add	r0, pc, r0
   10af8:	add	r1, pc, r1
   10afc:	add	r3, pc, r3
   10b00:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10b04:	ldr	r0, [pc, #36]	; 10b30 <strspn@plt+0xd420>
   10b08:	movw	r2, #2392	; 0x958
   10b0c:	ldr	r1, [pc, #32]	; 10b34 <strspn@plt+0xd424>
   10b10:	ldr	r3, [pc, #32]	; 10b38 <strspn@plt+0xd428>
   10b14:	add	r0, pc, r0
   10b18:	add	r1, pc, r1
   10b1c:	add	r3, pc, r3
   10b20:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   10b24:	ldrdeq	sp, [r3], -r0
   10b28:	andeq	sl, r3, ip, lsl #26
   10b2c:	andeq	fp, r3, r8, lsl #23
   10b30:	strdeq	r2, [r4], -r4
   10b34:	andeq	sl, r3, ip, ror #25
   10b38:	andeq	fp, r3, r8, ror #22
   10b3c:	ldr	r3, [pc, #3636]	; 11978 <strspn@plt+0xe268>
   10b40:	ldr	r2, [pc, #3636]	; 1197c <strspn@plt+0xe26c>
   10b44:	add	r3, pc, r3
   10b48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b4c:	subs	r4, r0, #0
   10b50:	ldr	r2, [r3, r2]
   10b54:	sub	sp, sp, #148	; 0x94
   10b58:	ldr	r3, [r2]
   10b5c:	str	r2, [sp, #32]
   10b60:	str	r3, [sp, #140]	; 0x8c
   10b64:	beq	11904 <strspn@plt+0xe1f4>
   10b68:	ldr	r5, [pc, #3600]	; 11980 <strspn@plt+0xe270>
   10b6c:	ldr	r6, [pc, #3600]	; 11984 <strspn@plt+0xe274>
   10b70:	ldr	sl, [pc, #3600]	; 11988 <strspn@plt+0xe278>
   10b74:	add	r5, pc, r5
   10b78:	ldr	r1, [pc, #3596]	; 1198c <strspn@plt+0xe27c>
   10b7c:	add	r6, pc, r6
   10b80:	ldr	r2, [pc, #3592]	; 11990 <strspn@plt+0xe280>
   10b84:	add	sl, pc, sl
   10b88:	ldr	r3, [pc, #3588]	; 11994 <strspn@plt+0xe284>
   10b8c:	add	r1, pc, r1
   10b90:	add	r2, pc, r2
   10b94:	str	r1, [sp, #8]
   10b98:	add	r3, pc, r3
   10b9c:	str	r2, [sp, #12]
   10ba0:	str	r3, [sp, #16]
   10ba4:	mov	r0, r4
   10ba8:	bl	10650 <strspn@plt+0xcf40>
   10bac:	ldr	r3, [r4, #408]	; 0x198
   10bb0:	cmp	r3, #0
   10bb4:	beq	10d8c <strspn@plt+0xd67c>
   10bb8:	mov	r0, r4
   10bbc:	bl	1bfb0 <strspn@plt+0x188a0>
   10bc0:	cmp	r0, #0
   10bc4:	blt	10bd8 <strspn@plt+0xd4c8>
   10bc8:	mov	r0, r4
   10bcc:	bl	f930 <strspn@plt+0xc220>
   10bd0:	cmp	r0, #0
   10bd4:	bge	11714 <strspn@plt+0xe004>
   10bd8:	rsb	r0, r0, #0
   10bdc:	str	r0, [r4, #320]	; 0x140
   10be0:	ldr	r0, [r4, #312]	; 0x138
   10be4:	mov	r3, #0
   10be8:	str	r3, [sp, #44]	; 0x2c
   10bec:	cmp	r0, r3
   10bf0:	beq	10c04 <strspn@plt+0xd4f4>
   10bf4:	ldr	r3, [r4, #316]	; 0x13c
   10bf8:	ldrb	r0, [r0, r3]
   10bfc:	cmp	r0, #0
   10c00:	bne	10c38 <strspn@plt+0xd528>
   10c04:	bl	3080 <free@plt>
   10c08:	ldr	r3, [r4, #320]	; 0x140
   10c0c:	cmp	r3, #0
   10c10:	mvneq	fp, #110	; 0x6e
   10c14:	rsbne	fp, r3, #0
   10c18:	ldr	ip, [sp, #32]
   10c1c:	mov	r0, fp
   10c20:	ldr	r2, [sp, #140]	; 0x8c
   10c24:	ldr	r3, [ip]
   10c28:	cmp	r2, r3
   10c2c:	bne	11960 <strspn@plt+0xe250>
   10c30:	add	sp, sp, #148	; 0x94
   10c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c38:	mov	r0, r4
   10c3c:	bl	10534 <strspn@plt+0xce24>
   10c40:	ldr	r7, [r4, #312]	; 0x138
   10c44:	ldr	r3, [r4, #316]	; 0x13c
   10c48:	add	r7, r7, r3
   10c4c:	str	r7, [sp, #48]	; 0x30
   10c50:	ldrb	r3, [r7]
   10c54:	cmp	r3, #0
   10c58:	beq	10d54 <strspn@plt+0xd644>
   10c5c:	cmp	r3, #59	; 0x3b
   10c60:	addeq	r7, r7, #1
   10c64:	streq	r7, [sp, #48]	; 0x30
   10c68:	beq	10c50 <strspn@plt+0xd540>
   10c6c:	mov	r0, r7
   10c70:	mov	r1, r5
   10c74:	mov	r2, #5
   10c78:	bl	36bc <strncmp@plt>
   10c7c:	cmp	r0, #0
   10c80:	bne	10c8c <strspn@plt+0xd57c>
   10c84:	adds	r3, r7, #5
   10c88:	bne	10df8 <strspn@plt+0xd6e8>
   10c8c:	mov	r0, r7
   10c90:	mov	r1, r6
   10c94:	mov	r2, #4
   10c98:	bl	36bc <strncmp@plt>
   10c9c:	cmp	r0, #0
   10ca0:	bne	10cac <strspn@plt+0xd59c>
   10ca4:	adds	r3, r7, #4
   10ca8:	bne	10ea8 <strspn@plt+0xd798>
   10cac:	mov	r0, r7
   10cb0:	mov	r1, sl
   10cb4:	mov	r2, #9
   10cb8:	bl	36bc <strncmp@plt>
   10cbc:	cmp	r0, #0
   10cc0:	bne	10ccc <strspn@plt+0xd5bc>
   10cc4:	adds	r3, r7, #9
   10cc8:	bne	10fb0 <strspn@plt+0xd8a0>
   10ccc:	mov	r0, r7
   10cd0:	ldr	r1, [sp, #8]
   10cd4:	mov	r2, #7
   10cd8:	bl	36bc <strncmp@plt>
   10cdc:	cmp	r0, #0
   10ce0:	bne	10cec <strspn@plt+0xd5dc>
   10ce4:	adds	r3, r7, #7
   10ce8:	bne	11158 <strspn@plt+0xda48>
   10cec:	mov	r0, r7
   10cf0:	ldr	r1, [sp, #12]
   10cf4:	mov	r2, #15
   10cf8:	bl	36bc <strncmp@plt>
   10cfc:	cmp	r0, #0
   10d00:	bne	10d0c <strspn@plt+0xd5fc>
   10d04:	adds	r3, r7, #15
   10d08:	bne	111dc <strspn@plt+0xdacc>
   10d0c:	mov	r0, r7
   10d10:	ldr	r1, [sp, #16]
   10d14:	mov	r2, #17
   10d18:	bl	36bc <strncmp@plt>
   10d1c:	cmp	r0, #0
   10d20:	bne	10d2c <strspn@plt+0xd61c>
   10d24:	adds	r3, r7, #17
   10d28:	bne	1128c <strspn@plt+0xdb7c>
   10d2c:	mov	r0, r7
   10d30:	mov	r1, #59	; 0x3b
   10d34:	bl	33b0 <strchr@plt>
   10d38:	cmp	r0, #0
   10d3c:	str	r0, [sp, #48]	; 0x30
   10d40:	beq	1133c <strspn@plt+0xdc2c>
   10d44:	mov	r7, r0
   10d48:	ldrb	r3, [r7]
   10d4c:	cmp	r3, #0
   10d50:	bne	10c5c <strspn@plt+0xd54c>
   10d54:	ldr	r0, [sp, #44]	; 0x2c
   10d58:	cmp	r0, #0
   10d5c:	beq	10d74 <strspn@plt+0xd664>
   10d60:	add	r1, r4, #296	; 0x128
   10d64:	bl	38f04 <sd_bus_creds_has_bounding_cap@@Base+0xb5dc>
   10d68:	cmp	r0, #0
   10d6c:	blt	11344 <strspn@plt+0xdc34>
   10d70:	ldr	r0, [sp, #44]	; 0x2c
   10d74:	ldr	r2, [sp, #48]	; 0x30
   10d78:	ldr	r3, [r4, #312]	; 0x138
   10d7c:	rsb	r3, r3, r2
   10d80:	str	r3, [r4, #316]	; 0x13c
   10d84:	bl	3080 <free@plt>
   10d88:	b	10ba4 <strspn@plt+0xd494>
   10d8c:	ldr	r3, [r4, #288]	; 0x120
   10d90:	cmp	r3, #0
   10d94:	ldrgt	r3, [r4, #280]	; 0x118
   10d98:	ble	10dd4 <strspn@plt+0xd6c4>
   10d9c:	cmp	r3, #0
   10da0:	beq	10db0 <strspn@plt+0xd6a0>
   10da4:	mov	r0, r4
   10da8:	bl	20f2c <strspn@plt+0x1d81c>
   10dac:	b	10bc0 <strspn@plt+0xd4b0>
   10db0:	ldrh	r3, [r4, #148]	; 0x94
   10db4:	cmp	r3, #0
   10db8:	bne	11354 <strspn@plt+0xdc44>
   10dbc:	ldrh	r3, [r4, #148]	; 0x94
   10dc0:	cmp	r3, #0
   10dc4:	beq	10be0 <strspn@plt+0xd4d0>
   10dc8:	mov	r0, r4
   10dcc:	bl	1be54 <strspn@plt+0x18744>
   10dd0:	b	10bc0 <strspn@plt+0xd4b0>
   10dd4:	ldr	r3, [r4, #284]	; 0x11c
   10dd8:	cmp	r3, #0
   10ddc:	ldr	r3, [r4, #280]	; 0x118
   10de0:	bne	10d9c <strspn@plt+0xd68c>
   10de4:	cmp	r3, #0
   10de8:	beq	10dbc <strspn@plt+0xd6ac>
   10dec:	mov	r0, r4
   10df0:	bl	1ed58 <strspn@plt+0x1b648>
   10df4:	b	10bc0 <strspn@plt+0xd4b0>
   10df8:	ldr	r8, [pc, #2968]	; 11998 <strspn@plt+0xe288>
   10dfc:	add	ip, sp, #52	; 0x34
   10e00:	ldr	fp, [pc, #2964]	; 1199c <strspn@plt+0xe28c>
   10e04:	add	r7, sp, #48	; 0x30
   10e08:	ldr	r1, [pc, #2960]	; 119a0 <strspn@plt+0xe290>
   10e0c:	add	r9, sp, #44	; 0x2c
   10e10:	str	r3, [sp, #48]	; 0x30
   10e14:	add	r8, pc, r8
   10e18:	add	r1, pc, r1
   10e1c:	str	r0, [sp, #52]	; 0x34
   10e20:	str	r0, [sp, #56]	; 0x38
   10e24:	add	fp, pc, fp
   10e28:	str	ip, [sp, #20]
   10e2c:	str	r1, [sp, #24]
   10e30:	b	10e38 <strspn@plt+0xd728>
   10e34:	ldr	r3, [sp, #48]	; 0x30
   10e38:	ldrb	r3, [r3]
   10e3c:	cmp	r3, #59	; 0x3b
   10e40:	cmpne	r3, #0
   10e44:	beq	113d4 <strspn@plt+0xdcc4>
   10e48:	mov	r0, r7
   10e4c:	mov	r1, r8
   10e50:	mov	r2, r9
   10e54:	bl	fae4 <strspn@plt+0xc3d4>
   10e58:	cmp	r0, #0
   10e5c:	blt	11390 <strspn@plt+0xdc80>
   10e60:	bne	10e34 <strspn@plt+0xd724>
   10e64:	mov	r0, r7
   10e68:	mov	r1, fp
   10e6c:	add	r2, sp, #52	; 0x34
   10e70:	bl	fae4 <strspn@plt+0xc3d4>
   10e74:	cmp	r0, #0
   10e78:	blt	11390 <strspn@plt+0xdc80>
   10e7c:	bne	10e34 <strspn@plt+0xd724>
   10e80:	mov	r0, r7
   10e84:	ldr	r1, [sp, #24]
   10e88:	add	r2, sp, #56	; 0x38
   10e8c:	bl	fae4 <strspn@plt+0xc3d4>
   10e90:	cmp	r0, #0
   10e94:	blt	11390 <strspn@plt+0xdc80>
   10e98:	bne	10e34 <strspn@plt+0xd724>
   10e9c:	mov	r0, r7
   10ea0:	bl	106c8 <strspn@plt+0xcfb8>
   10ea4:	b	10e34 <strspn@plt+0xd724>
   10ea8:	ldr	r8, [pc, #2804]	; 119a4 <strspn@plt+0xe294>
   10eac:	mov	r1, #32
   10eb0:	mov	r2, #1
   10eb4:	add	ip, sp, #108	; 0x6c
   10eb8:	str	r1, [sp, #108]	; 0x6c
   10ebc:	add	r7, sp, #48	; 0x30
   10ec0:	str	ip, [sp, #24]
   10ec4:	add	r9, sp, #44	; 0x2c
   10ec8:	str	r2, [sp, #116]	; 0x74
   10ecc:	add	r8, pc, r8
   10ed0:	ldr	r1, [pc, #2768]	; 119a8 <strspn@plt+0xe298>
   10ed4:	ldr	r2, [pc, #2768]	; 119ac <strspn@plt+0xe29c>
   10ed8:	ldr	ip, [pc, #2768]	; 119b0 <strspn@plt+0xe2a0>
   10edc:	add	r1, pc, r1
   10ee0:	add	r2, pc, r2
   10ee4:	str	r3, [sp, #48]	; 0x30
   10ee8:	add	ip, pc, ip
   10eec:	str	r0, [sp, #60]	; 0x3c
   10ef0:	str	r0, [sp, #64]	; 0x40
   10ef4:	str	r0, [sp, #68]	; 0x44
   10ef8:	str	r0, [sp, #112]	; 0x70
   10efc:	str	r0, [sp, #120]	; 0x78
   10f00:	str	r0, [sp, #124]	; 0x7c
   10f04:	str	r0, [sp, #128]	; 0x80
   10f08:	str	r0, [sp, #132]	; 0x84
   10f0c:	str	r0, [sp, #136]	; 0x88
   10f10:	str	r1, [sp, #20]
   10f14:	str	r2, [sp, #28]
   10f18:	str	ip, [sp, #36]	; 0x24
   10f1c:	add	fp, sp, #60	; 0x3c
   10f20:	b	10f28 <strspn@plt+0xd818>
   10f24:	ldr	r3, [sp, #48]	; 0x30
   10f28:	ldrb	r3, [r3]
   10f2c:	cmp	r3, #59	; 0x3b
   10f30:	cmpne	r3, #0
   10f34:	beq	11434 <strspn@plt+0xdd24>
   10f38:	mov	r0, r7
   10f3c:	mov	r1, r8
   10f40:	mov	r2, r9
   10f44:	bl	fae4 <strspn@plt+0xc3d4>
   10f48:	cmp	r0, #0
   10f4c:	blt	113a8 <strspn@plt+0xdc98>
   10f50:	bne	10f24 <strspn@plt+0xd814>
   10f54:	mov	r0, r7
   10f58:	ldr	r1, [sp, #20]
   10f5c:	mov	r2, fp
   10f60:	bl	fae4 <strspn@plt+0xc3d4>
   10f64:	cmp	r0, #0
   10f68:	blt	113a8 <strspn@plt+0xdc98>
   10f6c:	bne	10f24 <strspn@plt+0xd814>
   10f70:	mov	r0, r7
   10f74:	ldr	r1, [sp, #28]
   10f78:	add	r2, sp, #64	; 0x40
   10f7c:	bl	fae4 <strspn@plt+0xc3d4>
   10f80:	cmp	r0, #0
   10f84:	blt	113a8 <strspn@plt+0xdc98>
   10f88:	bne	10f24 <strspn@plt+0xd814>
   10f8c:	mov	r0, r7
   10f90:	ldr	r1, [sp, #36]	; 0x24
   10f94:	add	r2, sp, #68	; 0x44
   10f98:	bl	fae4 <strspn@plt+0xc3d4>
   10f9c:	cmp	r0, #0
   10fa0:	blt	113a8 <strspn@plt+0xdc98>
   10fa4:	beq	11870 <strspn@plt+0xe160>
   10fa8:	ldr	r3, [sp, #48]	; 0x30
   10fac:	b	10f1c <strspn@plt+0xd80c>
   10fb0:	ldr	r8, [pc, #2556]	; 119b4 <strspn@plt+0xe2a4>
   10fb4:	add	r1, sp, #76	; 0x4c
   10fb8:	ldr	r2, [pc, #2552]	; 119b8 <strspn@plt+0xe2a8>
   10fbc:	add	r7, sp, #48	; 0x30
   10fc0:	ldr	ip, [pc, #2548]	; 119bc <strspn@plt+0xe2ac>
   10fc4:	add	r9, sp, #44	; 0x2c
   10fc8:	add	r2, pc, r2
   10fcc:	str	r3, [sp, #48]	; 0x30
   10fd0:	add	ip, pc, ip
   10fd4:	str	r0, [sp, #76]	; 0x4c
   10fd8:	str	r0, [sp, #20]
   10fdc:	add	r8, pc, r8
   10fe0:	str	r0, [sp, #80]	; 0x50
   10fe4:	str	r0, [sp, #84]	; 0x54
   10fe8:	str	r1, [sp, #28]
   10fec:	str	r2, [sp, #24]
   10ff0:	str	ip, [sp, #36]	; 0x24
   10ff4:	b	10ffc <strspn@plt+0xd8ec>
   10ff8:	ldr	r3, [sp, #48]	; 0x30
   10ffc:	ldrb	r3, [r3]
   11000:	cmp	r3, #59	; 0x3b
   11004:	cmpne	r3, #0
   11008:	beq	11668 <strspn@plt+0xdf58>
   1100c:	mov	r0, r7
   11010:	mov	r1, r8
   11014:	mov	r2, r9
   11018:	bl	fae4 <strspn@plt+0xc3d4>
   1101c:	subs	fp, r0, #0
   11020:	blt	11118 <strspn@plt+0xda08>
   11024:	bne	10ff8 <strspn@plt+0xd8e8>
   11028:	mov	r0, r7
   1102c:	ldr	r1, [sp, #24]
   11030:	add	r2, sp, #76	; 0x4c
   11034:	bl	fae4 <strspn@plt+0xc3d4>
   11038:	subs	fp, r0, #0
   1103c:	blt	11118 <strspn@plt+0xda08>
   11040:	bne	10ff8 <strspn@plt+0xd8e8>
   11044:	ldr	r3, [sp, #48]	; 0x30
   11048:	mov	r2, #4
   1104c:	ldr	r1, [sp, #36]	; 0x24
   11050:	mov	r0, r3
   11054:	str	r3, [sp, #4]
   11058:	bl	36bc <strncmp@plt>
   1105c:	ldr	r3, [sp, #4]
   11060:	cmp	r0, #0
   11064:	bne	1175c <strspn@plt+0xe04c>
   11068:	adds	r3, r3, #4
   1106c:	beq	1175c <strspn@plt+0xe04c>
   11070:	str	r3, [sp, #4]
   11074:	bl	33f8 <__errno_location@plt>
   11078:	mov	r1, r7
   1107c:	mov	r2, #10
   11080:	str	fp, [r0]
   11084:	mov	ip, r0
   11088:	ldr	r3, [sp, #4]
   1108c:	str	ip, [sp, #4]
   11090:	mov	r0, r3
   11094:	bl	3398 <strtoul@plt>
   11098:	ldr	ip, [sp, #4]
   1109c:	ldr	r3, [ip]
   110a0:	cmp	r3, #0
   110a4:	mov	fp, r0
   110a8:	bgt	11768 <strspn@plt+0xe058>
   110ac:	ldr	r3, [sp, #48]	; 0x30
   110b0:	ldrb	r2, [r3]
   110b4:	cmp	r2, #61	; 0x3d
   110b8:	bne	11768 <strspn@plt+0xe058>
   110bc:	cmp	r0, #256	; 0x100
   110c0:	bhi	11768 <strspn@plt+0xe058>
   110c4:	ldr	r1, [sp, #20]
   110c8:	add	r3, r3, #1
   110cc:	str	r3, [sp, #48]	; 0x30
   110d0:	cmp	r0, r1
   110d4:	bcc	110fc <strspn@plt+0xd9ec>
   110d8:	add	r0, sp, #80	; 0x50
   110dc:	add	r1, sp, #84	; 0x54
   110e0:	add	r2, fp, #2
   110e4:	mov	r3, #4
   110e8:	bl	3e4fc <sd_bus_creds_has_bounding_cap@@Base+0x10bd4>
   110ec:	cmp	r0, #0
   110f0:	beq	1185c <strspn@plt+0xe14c>
   110f4:	add	r2, fp, #1
   110f8:	str	r2, [sp, #20]
   110fc:	ldr	r2, [sp, #80]	; 0x50
   11100:	mov	r0, r7
   11104:	mov	r1, #0
   11108:	add	r2, r2, fp, lsl #2
   1110c:	bl	fae4 <strspn@plt+0xc3d4>
   11110:	subs	fp, r0, #0
   11114:	bge	10ff8 <strspn@plt+0xd8e8>
   11118:	ldr	r0, [sp, #80]	; 0x50
   1111c:	ldr	ip, [sp, #20]
   11120:	cmp	ip, #0
   11124:	beq	11148 <strspn@plt+0xda38>
   11128:	ldr	r5, [sp, #20]
   1112c:	mov	r4, #0
   11130:	ldr	r0, [r0, r4, lsl #2]
   11134:	add	r4, r4, #1
   11138:	bl	3080 <free@plt>
   1113c:	cmp	r4, r5
   11140:	ldr	r0, [sp, #80]	; 0x50
   11144:	bne	11130 <strspn@plt+0xda20>
   11148:	bl	3080 <free@plt>
   1114c:	ldr	r0, [sp, #76]	; 0x4c
   11150:	bl	3080 <free@plt>
   11154:	b	11348 <strspn@plt+0xdc38>
   11158:	ldr	r8, [pc, #2144]	; 119c0 <strspn@plt+0xe2b0>
   1115c:	add	r7, sp, #48	; 0x30
   11160:	ldr	r1, [pc, #2140]	; 119c4 <strspn@plt+0xe2b4>
   11164:	add	r9, sp, #44	; 0x2c
   11168:	str	r3, [sp, #48]	; 0x30
   1116c:	add	r8, pc, r8
   11170:	add	r1, pc, r1
   11174:	str	r0, [sp, #88]	; 0x58
   11178:	str	r1, [sp, #20]
   1117c:	add	fp, sp, #88	; 0x58
   11180:	b	11188 <strspn@plt+0xda78>
   11184:	ldr	r3, [sp, #48]	; 0x30
   11188:	ldrb	r3, [r3]
   1118c:	cmp	r3, #59	; 0x3b
   11190:	cmpne	r3, #0
   11194:	beq	114dc <strspn@plt+0xddcc>
   11198:	mov	r0, r7
   1119c:	mov	r1, r8
   111a0:	mov	r2, r9
   111a4:	bl	fae4 <strspn@plt+0xc3d4>
   111a8:	cmp	r0, #0
   111ac:	blt	113c8 <strspn@plt+0xdcb8>
   111b0:	bne	11184 <strspn@plt+0xda74>
   111b4:	mov	r0, r7
   111b8:	ldr	r1, [sp, #20]
   111bc:	mov	r2, fp
   111c0:	bl	fae4 <strspn@plt+0xc3d4>
   111c4:	cmp	r0, #0
   111c8:	blt	113c8 <strspn@plt+0xdcb8>
   111cc:	bne	11184 <strspn@plt+0xda74>
   111d0:	mov	r0, r7
   111d4:	bl	106c8 <strspn@plt+0xcfb8>
   111d8:	b	11184 <strspn@plt+0xda74>
   111dc:	ldr	r8, [pc, #2020]	; 119c8 <strspn@plt+0xe2b8>
   111e0:	add	r7, sp, #48	; 0x30
   111e4:	ldr	r2, [pc, #2016]	; 119cc <strspn@plt+0xe2bc>
   111e8:	add	r9, sp, #44	; 0x2c
   111ec:	ldr	ip, [pc, #2012]	; 119d0 <strspn@plt+0xe2c0>
   111f0:	add	r8, pc, r8
   111f4:	add	r2, pc, r2
   111f8:	str	r3, [sp, #48]	; 0x30
   111fc:	add	ip, pc, ip
   11200:	str	r0, [sp, #92]	; 0x5c
   11204:	str	r0, [sp, #96]	; 0x60
   11208:	add	fp, sp, #92	; 0x5c
   1120c:	str	r2, [sp, #20]
   11210:	str	ip, [sp, #24]
   11214:	b	1121c <strspn@plt+0xdb0c>
   11218:	ldr	r3, [sp, #48]	; 0x30
   1121c:	ldrb	r3, [r3]
   11220:	cmp	r3, #59	; 0x3b
   11224:	cmpne	r3, #0
   11228:	beq	114fc <strspn@plt+0xddec>
   1122c:	mov	r0, r7
   11230:	mov	r1, r8
   11234:	mov	r2, r9
   11238:	bl	fae4 <strspn@plt+0xc3d4>
   1123c:	cmp	r0, #0
   11240:	blt	11360 <strspn@plt+0xdc50>
   11244:	bne	11218 <strspn@plt+0xdb08>
   11248:	mov	r0, r7
   1124c:	ldr	r1, [sp, #20]
   11250:	mov	r2, fp
   11254:	bl	fae4 <strspn@plt+0xc3d4>
   11258:	cmp	r0, #0
   1125c:	blt	11360 <strspn@plt+0xdc50>
   11260:	bne	11218 <strspn@plt+0xdb08>
   11264:	mov	r0, r7
   11268:	ldr	r1, [sp, #24]
   1126c:	add	r2, sp, #96	; 0x60
   11270:	bl	fae4 <strspn@plt+0xc3d4>
   11274:	cmp	r0, #0
   11278:	blt	11360 <strspn@plt+0xdc50>
   1127c:	bne	11218 <strspn@plt+0xdb08>
   11280:	mov	r0, r7
   11284:	bl	106c8 <strspn@plt+0xcfb8>
   11288:	b	11218 <strspn@plt+0xdb08>
   1128c:	ldr	r8, [pc, #1856]	; 119d4 <strspn@plt+0xe2c4>
   11290:	add	r7, sp, #48	; 0x30
   11294:	ldr	r1, [pc, #1852]	; 119d8 <strspn@plt+0xe2c8>
   11298:	add	r9, sp, #44	; 0x2c
   1129c:	ldr	r2, [pc, #1848]	; 119dc <strspn@plt+0xe2cc>
   112a0:	add	r8, pc, r8
   112a4:	add	r1, pc, r1
   112a8:	str	r3, [sp, #48]	; 0x30
   112ac:	add	r2, pc, r2
   112b0:	str	r0, [sp, #100]	; 0x64
   112b4:	str	r0, [sp, #104]	; 0x68
   112b8:	add	fp, sp, #100	; 0x64
   112bc:	str	r1, [sp, #20]
   112c0:	str	r2, [sp, #24]
   112c4:	b	112cc <strspn@plt+0xdbbc>
   112c8:	ldr	r3, [sp, #48]	; 0x30
   112cc:	ldrb	r3, [r3]
   112d0:	cmp	r3, #59	; 0x3b
   112d4:	cmpne	r3, #0
   112d8:	beq	115a4 <strspn@plt+0xde94>
   112dc:	mov	r0, r7
   112e0:	mov	r1, r8
   112e4:	mov	r2, r9
   112e8:	bl	fae4 <strspn@plt+0xc3d4>
   112ec:	cmp	r0, #0
   112f0:	blt	11378 <strspn@plt+0xdc68>
   112f4:	bne	112c8 <strspn@plt+0xdbb8>
   112f8:	mov	r0, r7
   112fc:	ldr	r1, [sp, #20]
   11300:	mov	r2, fp
   11304:	bl	fae4 <strspn@plt+0xc3d4>
   11308:	cmp	r0, #0
   1130c:	blt	11378 <strspn@plt+0xdc68>
   11310:	bne	112c8 <strspn@plt+0xdbb8>
   11314:	mov	r0, r7
   11318:	ldr	r1, [sp, #24]
   1131c:	add	r2, sp, #104	; 0x68
   11320:	bl	fae4 <strspn@plt+0xc3d4>
   11324:	cmp	r0, #0
   11328:	blt	11378 <strspn@plt+0xdc68>
   1132c:	bne	112c8 <strspn@plt+0xdbb8>
   11330:	mov	r0, r7
   11334:	bl	106c8 <strspn@plt+0xcfb8>
   11338:	b	112c8 <strspn@plt+0xdbb8>
   1133c:	ldr	r0, [sp, #44]	; 0x2c
   11340:	b	10c04 <strspn@plt+0xd4f4>
   11344:	mov	fp, r0
   11348:	ldr	r0, [sp, #44]	; 0x2c
   1134c:	bl	3080 <free@plt>
   11350:	b	10c18 <strspn@plt+0xd508>
   11354:	mov	r0, r4
   11358:	bl	20c48 <strspn@plt+0x1d538>
   1135c:	b	10bc0 <strspn@plt+0xd4b0>
   11360:	mov	fp, r0
   11364:	ldr	r0, [sp, #96]	; 0x60
   11368:	bl	3080 <free@plt>
   1136c:	ldr	r0, [sp, #92]	; 0x5c
   11370:	bl	3080 <free@plt>
   11374:	b	11348 <strspn@plt+0xdc38>
   11378:	mov	fp, r0
   1137c:	ldr	r0, [sp, #104]	; 0x68
   11380:	bl	3080 <free@plt>
   11384:	ldr	r0, [sp, #100]	; 0x64
   11388:	bl	3080 <free@plt>
   1138c:	b	11348 <strspn@plt+0xdc38>
   11390:	mov	fp, r0
   11394:	ldr	r0, [sp, #56]	; 0x38
   11398:	bl	3080 <free@plt>
   1139c:	ldr	r0, [sp, #52]	; 0x34
   113a0:	bl	3080 <free@plt>
   113a4:	b	11348 <strspn@plt+0xdc38>
   113a8:	mov	fp, r0
   113ac:	ldr	r0, [sp, #68]	; 0x44
   113b0:	bl	3080 <free@plt>
   113b4:	ldr	r0, [sp, #64]	; 0x40
   113b8:	bl	3080 <free@plt>
   113bc:	ldr	r0, [sp, #60]	; 0x3c
   113c0:	bl	3080 <free@plt>
   113c4:	b	11348 <strspn@plt+0xdc38>
   113c8:	mov	fp, r0
   113cc:	ldr	r0, [sp, #88]	; 0x58
   113d0:	b	11370 <strspn@plt+0xdc60>
   113d4:	ldr	r9, [sp, #52]	; 0x34
   113d8:	ldr	r7, [sp, #56]	; 0x38
   113dc:	cmp	r9, #0
   113e0:	beq	11780 <strspn@plt+0xe070>
   113e4:	cmp	r7, #0
   113e8:	bne	11774 <strspn@plt+0xe064>
   113ec:	mov	r0, r9
   113f0:	bl	33a4 <strlen@plt>
   113f4:	cmp	r0, #108	; 0x6c
   113f8:	mov	r8, r0
   113fc:	bhi	117c8 <strspn@plt+0xe0b8>
   11400:	mov	r3, #1
   11404:	mov	r1, r9
   11408:	add	r0, r4, #150	; 0x96
   1140c:	strh	r3, [r4, #148]	; 0x94
   11410:	mov	r2, #108	; 0x6c
   11414:	add	r8, r8, #2
   11418:	bl	3458 <strncpy@plt>
   1141c:	mov	r0, r7
   11420:	str	r8, [r4, #276]	; 0x114
   11424:	bl	3080 <free@plt>
   11428:	ldr	r0, [sp, #52]	; 0x34
   1142c:	bl	3080 <free@plt>
   11430:	b	10d54 <strspn@plt+0xd644>
   11434:	ldr	r9, [sp, #60]	; 0x3c
   11438:	cmp	r9, #0
   1143c:	beq	118e0 <strspn@plt+0xe1d0>
   11440:	ldr	r8, [sp, #64]	; 0x40
   11444:	cmp	r8, #0
   11448:	beq	118e0 <strspn@plt+0xe1d0>
   1144c:	ldr	r7, [sp, #68]	; 0x44
   11450:	cmp	r7, #0
   11454:	beq	11478 <strspn@plt+0xdd68>
   11458:	ldr	r1, [pc, #1408]	; 119e0 <strspn@plt+0xe2d0>
   1145c:	mov	r0, r7
   11460:	add	r1, pc, r1
   11464:	bl	2fc0 <strcmp@plt>
   11468:	cmp	r0, #0
   1146c:	moveq	r3, #2
   11470:	streq	r3, [sp, #112]	; 0x70
   11474:	bne	116d4 <strspn@plt+0xdfc4>
   11478:	mov	r0, r9
   1147c:	mov	r1, r8
   11480:	add	r2, sp, #108	; 0x6c
   11484:	add	r3, sp, #72	; 0x48
   11488:	bl	3650 <getaddrinfo@plt>
   1148c:	cmn	r0, #11
   11490:	beq	1172c <strspn@plt+0xe01c>
   11494:	cmp	r0, #0
   11498:	bne	117ec <strspn@plt+0xe0dc>
   1149c:	ldr	r7, [sp, #72]	; 0x48
   114a0:	add	r0, r4, #148	; 0x94
   114a4:	ldr	r1, [r7, #20]
   114a8:	ldr	r2, [r7, #16]
   114ac:	bl	30c8 <memcpy@plt>
   114b0:	ldr	r3, [r7, #16]
   114b4:	mov	r0, r7
   114b8:	str	r3, [r4, #276]	; 0x114
   114bc:	bl	3644 <freeaddrinfo@plt>
   114c0:	ldr	r0, [sp, #68]	; 0x44
   114c4:	bl	3080 <free@plt>
   114c8:	ldr	r0, [sp, #64]	; 0x40
   114cc:	bl	3080 <free@plt>
   114d0:	ldr	r0, [sp, #60]	; 0x3c
   114d4:	bl	3080 <free@plt>
   114d8:	b	10d54 <strspn@plt+0xd644>
   114dc:	ldr	r0, [sp, #88]	; 0x58
   114e0:	cmp	r0, #0
   114e4:	beq	11868 <strspn@plt+0xe158>
   114e8:	ldr	r0, [r4, #280]	; 0x118
   114ec:	bl	3080 <free@plt>
   114f0:	ldr	r3, [sp, #88]	; 0x58
   114f4:	str	r3, [r4, #280]	; 0x118
   114f8:	b	10d54 <strspn@plt+0xd644>
   114fc:	ldr	r0, [sp, #92]	; 0x5c
   11500:	ldr	r7, [sp, #96]	; 0x60
   11504:	adds	r8, r0, #0
   11508:	movne	r8, #1
   1150c:	cmp	r7, #0
   11510:	movne	r3, r8
   11514:	eoreq	r3, r8, #1
   11518:	cmp	r3, #0
   1151c:	bne	117e0 <strspn@plt+0xe0d0>
   11520:	cmp	r8, #0
   11524:	beq	11808 <strspn@plt+0xe0f8>
   11528:	bl	3cfdc <sd_bus_creds_has_bounding_cap@@Base+0xf6b4>
   1152c:	cmp	r0, #0
   11530:	beq	117e0 <strspn@plt+0xe0d0>
   11534:	ldr	r0, [r4, #284]	; 0x11c
   11538:	bl	3080 <free@plt>
   1153c:	ldr	r3, [sp, #92]	; 0x5c
   11540:	mov	r2, #0
   11544:	str	r2, [sp, #92]	; 0x5c
   11548:	str	r3, [r4, #284]	; 0x11c
   1154c:	ldr	r0, [sp, #96]	; 0x60
   11550:	cmp	r0, #0
   11554:	beq	11700 <strspn@plt+0xdff0>
   11558:	add	r1, r4, #288	; 0x120
   1155c:	bl	3acd0 <sd_bus_creds_has_bounding_cap@@Base+0xd3a8>
   11560:	cmp	r0, #0
   11564:	blt	11360 <strspn@plt+0xdc50>
   11568:	ldr	r7, [sp, #96]	; 0x60
   1156c:	ldr	r1, [pc, #1136]	; 119e4 <strspn@plt+0xe2d4>
   11570:	mov	r3, #1
   11574:	mov	r2, #108	; 0x6c
   11578:	strh	r3, [r4, #148]	; 0x94
   1157c:	add	r1, pc, r1
   11580:	add	r0, r4, #150	; 0x96
   11584:	bl	3458 <strncpy@plt>
   11588:	mov	r0, r7
   1158c:	mov	r3, #33	; 0x21
   11590:	str	r3, [r4, #276]	; 0x114
   11594:	bl	3080 <free@plt>
   11598:	ldr	r0, [sp, #92]	; 0x5c
   1159c:	bl	3080 <free@plt>
   115a0:	b	10d54 <strspn@plt+0xd644>
   115a4:	ldr	r0, [sp, #100]	; 0x64
   115a8:	ldr	r7, [sp, #104]	; 0x68
   115ac:	adds	r8, r0, #0
   115b0:	movne	r8, #1
   115b4:	cmp	r7, #0
   115b8:	movne	r3, r8
   115bc:	eoreq	r3, r8, #1
   115c0:	cmp	r3, #0
   115c4:	bne	117d4 <strspn@plt+0xe0c4>
   115c8:	cmp	r8, #0
   115cc:	beq	117f8 <strspn@plt+0xe0e8>
   115d0:	bl	3cfdc <sd_bus_creds_has_bounding_cap@@Base+0xf6b4>
   115d4:	cmp	r0, #0
   115d8:	beq	117d4 <strspn@plt+0xe0c4>
   115dc:	ldr	r0, [r4, #284]	; 0x11c
   115e0:	bl	3080 <free@plt>
   115e4:	ldr	r3, [sp, #100]	; 0x64
   115e8:	mov	r2, #0
   115ec:	str	r2, [sp, #100]	; 0x64
   115f0:	str	r3, [r4, #284]	; 0x11c
   115f4:	ldr	r0, [sp, #104]	; 0x68
   115f8:	cmp	r0, #0
   115fc:	beq	116f8 <strspn@plt+0xdfe8>
   11600:	add	r1, r4, #288	; 0x120
   11604:	bl	3acd0 <sd_bus_creds_has_bounding_cap@@Base+0xd3a8>
   11608:	cmp	r0, #0
   1160c:	blt	11378 <strspn@plt+0xdc68>
   11610:	ldr	r0, [r4, #280]	; 0x118
   11614:	bl	3080 <free@plt>
   11618:	mov	r0, #27
   1161c:	bl	32d8 <malloc@plt>
   11620:	subs	r7, r0, #0
   11624:	beq	1171c <strspn@plt+0xe00c>
   11628:	ldr	lr, [pc, #952]	; 119e8 <strspn@plt+0xe2d8>
   1162c:	mov	ip, r7
   11630:	add	lr, pc, lr
   11634:	ldm	lr!, {r0, r1, r2, r3}
   11638:	stmia	ip!, {r0, r1, r2, r3}
   1163c:	ldm	lr, {r0, r1, r2}
   11640:	lsr	r3, r2, #16
   11644:	stmia	ip!, {r0, r1}
   11648:	ldr	r0, [sp, #104]	; 0x68
   1164c:	strh	r2, [ip], #2
   11650:	strb	r3, [ip]
   11654:	str	r7, [r4, #280]	; 0x118
   11658:	bl	3080 <free@plt>
   1165c:	ldr	r0, [sp, #100]	; 0x64
   11660:	bl	3080 <free@plt>
   11664:	b	10d54 <strspn@plt+0xd644>
   11668:	ldr	ip, [sp, #76]	; 0x4c
   1166c:	cmp	ip, #0
   11670:	beq	11768 <strspn@plt+0xe058>
   11674:	ldr	r3, [sp, #20]
   11678:	cmp	r3, #1
   1167c:	bls	11818 <strspn@plt+0xe108>
   11680:	ldr	r0, [sp, #80]	; 0x50
   11684:	ldr	r3, [r0, #4]
   11688:	cmp	r3, #0
   1168c:	beq	1170c <strspn@plt+0xdffc>
   11690:	add	r2, r0, #4
   11694:	mov	r3, #1
   11698:	ldr	lr, [sp, #20]
   1169c:	b	116ac <strspn@plt+0xdf9c>
   116a0:	ldr	r1, [r2, #4]!
   116a4:	cmp	r1, #0
   116a8:	beq	1170c <strspn@plt+0xdffc>
   116ac:	add	r3, r3, #1
   116b0:	cmp	r3, lr
   116b4:	bne	116a0 <strspn@plt+0xdf90>
   116b8:	mov	r7, r0
   116bc:	ldr	r3, [r7]
   116c0:	cmp	r3, #0
   116c4:	beq	11828 <strspn@plt+0xe118>
   116c8:	str	ip, [r4, #408]	; 0x198
   116cc:	str	r7, [r4, #412]	; 0x19c
   116d0:	b	10d54 <strspn@plt+0xd644>
   116d4:	ldr	r1, [pc, #784]	; 119ec <strspn@plt+0xe2dc>
   116d8:	mov	r0, r7
   116dc:	add	r1, pc, r1
   116e0:	bl	2fc0 <strcmp@plt>
   116e4:	cmp	r0, #0
   116e8:	bne	11850 <strspn@plt+0xe140>
   116ec:	mov	r3, #10
   116f0:	str	r3, [sp, #112]	; 0x70
   116f4:	b	11478 <strspn@plt+0xdd68>
   116f8:	str	r0, [r4, #288]	; 0x120
   116fc:	b	11610 <strspn@plt+0xdf00>
   11700:	mov	r7, r0
   11704:	str	r0, [r4, #288]	; 0x120
   11708:	b	1156c <strspn@plt+0xde5c>
   1170c:	mvn	fp, #21
   11710:	b	11128 <strspn@plt+0xda18>
   11714:	mov	fp, r0
   11718:	b	10c18 <strspn@plt+0xd508>
   1171c:	str	r7, [r4, #280]	; 0x118
   11720:	mvn	fp, #11
   11724:	ldr	r0, [sp, #104]	; 0x68
   11728:	b	11380 <strspn@plt+0xdc70>
   1172c:	bl	33f8 <__errno_location@plt>
   11730:	ldr	fp, [r0]
   11734:	ldr	r0, [sp, #68]	; 0x44
   11738:	bl	3080 <free@plt>
   1173c:	ldr	r0, [sp, #64]	; 0x40
   11740:	bl	3080 <free@plt>
   11744:	rsb	fp, fp, #0
   11748:	ldr	r0, [sp, #60]	; 0x3c
   1174c:	bl	3080 <free@plt>
   11750:	cmp	fp, #0
   11754:	bge	10d54 <strspn@plt+0xd644>
   11758:	b	11348 <strspn@plt+0xdc38>
   1175c:	mov	r0, r7
   11760:	bl	106c8 <strspn@plt+0xcfb8>
   11764:	b	10ff8 <strspn@plt+0xd8e8>
   11768:	ldr	r0, [sp, #80]	; 0x50
   1176c:	mvn	fp, #21
   11770:	b	1111c <strspn@plt+0xda0c>
   11774:	mov	r0, r7
   11778:	mvn	fp, #21
   1177c:	b	11398 <strspn@plt+0xdc88>
   11780:	cmp	r7, #0
   11784:	beq	11774 <strspn@plt+0xe064>
   11788:	mov	r0, r7
   1178c:	bl	33a4 <strlen@plt>
   11790:	cmp	r0, #107	; 0x6b
   11794:	mov	r8, r0
   11798:	bhi	117c8 <strspn@plt+0xe0b8>
   1179c:	mov	r3, #1
   117a0:	strb	r9, [r4, #150]	; 0x96
   117a4:	add	r0, r4, #151	; 0x97
   117a8:	strh	r3, [r4, #148]	; 0x94
   117ac:	mov	r1, r7
   117b0:	mov	r2, #107	; 0x6b
   117b4:	bl	3458 <strncpy@plt>
   117b8:	add	r8, r8, #3
   117bc:	mov	r0, r7
   117c0:	str	r8, [r4, #276]	; 0x114
   117c4:	b	11424 <strspn@plt+0xdd14>
   117c8:	mov	r0, r7
   117cc:	mvn	fp, #6
   117d0:	b	11398 <strspn@plt+0xdc88>
   117d4:	mov	r0, r7
   117d8:	mvn	fp, #21
   117dc:	b	11380 <strspn@plt+0xdc70>
   117e0:	mov	r0, r7
   117e4:	mvn	fp, #21
   117e8:	b	11368 <strspn@plt+0xdc58>
   117ec:	ldr	r0, [sp, #68]	; 0x44
   117f0:	mvn	fp, #98	; 0x62
   117f4:	b	113b0 <strspn@plt+0xdca0>
   117f8:	ldr	r0, [r4, #284]	; 0x11c
   117fc:	bl	3080 <free@plt>
   11800:	str	r8, [r4, #284]	; 0x11c
   11804:	b	115f4 <strspn@plt+0xdee4>
   11808:	ldr	r0, [r4, #284]	; 0x11c
   1180c:	bl	3080 <free@plt>
   11810:	str	r8, [r4, #284]	; 0x11c
   11814:	b	1154c <strspn@plt+0xde3c>
   11818:	ldr	r7, [sp, #80]	; 0x50
   1181c:	cmp	r7, #0
   11820:	beq	116c8 <strspn@plt+0xdfb8>
   11824:	b	116bc <strspn@plt+0xdfac>
   11828:	mov	r0, ip
   1182c:	bl	341c <__strdup@plt>
   11830:	str	r0, [r7]
   11834:	ldr	r0, [sp, #80]	; 0x50
   11838:	ldr	r3, [r0]
   1183c:	cmp	r3, #0
   11840:	beq	118b8 <strspn@plt+0xe1a8>
   11844:	mov	r7, r0
   11848:	ldr	ip, [sp, #76]	; 0x4c
   1184c:	b	116c8 <strspn@plt+0xdfb8>
   11850:	mov	r0, r7
   11854:	mvn	fp, #21
   11858:	b	113b0 <strspn@plt+0xdca0>
   1185c:	ldr	r0, [sp, #80]	; 0x50
   11860:	mvn	fp, #11
   11864:	b	1111c <strspn@plt+0xda0c>
   11868:	mvn	fp, #21
   1186c:	b	11370 <strspn@plt+0xdc60>
   11870:	mov	r0, r7
   11874:	bl	106c8 <strspn@plt+0xcfb8>
   11878:	b	10fa8 <strspn@plt+0xd898>
   1187c:	mov	r4, r0
   11880:	ldr	r0, [sp, #104]	; 0x68
   11884:	bl	3080 <free@plt>
   11888:	ldr	r0, [sp, #100]	; 0x64
   1188c:	bl	3080 <free@plt>
   11890:	ldr	r0, [sp, #44]	; 0x2c
   11894:	bl	3080 <free@plt>
   11898:	mov	r0, r4
   1189c:	bl	36a4 <_Unwind_Resume@plt>
   118a0:	mov	r4, r0
   118a4:	ldr	r0, [sp, #96]	; 0x60
   118a8:	bl	3080 <free@plt>
   118ac:	ldr	r0, [sp, #92]	; 0x5c
   118b0:	bl	3080 <free@plt>
   118b4:	b	11890 <strspn@plt+0xe180>
   118b8:	mvn	fp, #11
   118bc:	b	1111c <strspn@plt+0xda0c>
   118c0:	b	1187c <strspn@plt+0xe16c>
   118c4:	b	118a0 <strspn@plt+0xe190>
   118c8:	b	1187c <strspn@plt+0xe16c>
   118cc:	b	118a0 <strspn@plt+0xe190>
   118d0:	b	1187c <strspn@plt+0xe16c>
   118d4:	mov	r4, r0
   118d8:	mov	r0, r7
   118dc:	b	118a8 <strspn@plt+0xe198>
   118e0:	ldr	r0, [sp, #68]	; 0x44
   118e4:	mvn	fp, #21
   118e8:	b	113b0 <strspn@plt+0xdca0>
   118ec:	mov	r4, r0
   118f0:	b	11890 <strspn@plt+0xe180>
   118f4:	b	118a0 <strspn@plt+0xe190>
   118f8:	mov	r4, r0
   118fc:	mov	r0, r7
   11900:	b	11884 <strspn@plt+0xe174>
   11904:	ldr	r0, [pc, #228]	; 119f0 <strspn@plt+0xe2e0>
   11908:	movw	r2, #990	; 0x3de
   1190c:	ldr	r1, [pc, #224]	; 119f4 <strspn@plt+0xe2e4>
   11910:	ldr	r3, [pc, #224]	; 119f8 <strspn@plt+0xe2e8>
   11914:	add	r0, pc, r0
   11918:	add	r1, pc, r1
   1191c:	add	r3, pc, r3
   11920:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11924:	mov	r4, r0
   11928:	ldr	r0, [sp, #56]	; 0x38
   1192c:	bl	3080 <free@plt>
   11930:	ldr	r0, [sp, #52]	; 0x34
   11934:	bl	3080 <free@plt>
   11938:	b	11890 <strspn@plt+0xe180>
   1193c:	mov	r4, r0
   11940:	ldr	r0, [sp, #68]	; 0x44
   11944:	bl	3080 <free@plt>
   11948:	ldr	r0, [sp, #64]	; 0x40
   1194c:	bl	3080 <free@plt>
   11950:	ldr	r0, [sp, #60]	; 0x3c
   11954:	bl	3080 <free@plt>
   11958:	b	11890 <strspn@plt+0xe180>
   1195c:	b	118a0 <strspn@plt+0xe190>
   11960:	bl	314c <__stack_chk_fail@plt>
   11964:	mov	r4, r0
   11968:	ldr	r0, [sp, #88]	; 0x58
   1196c:	bl	3080 <free@plt>
   11970:	b	11890 <strspn@plt+0xe180>
   11974:	b	1187c <strspn@plt+0xe16c>
   11978:			; <UNDEFINED> instruction: 0x0005b1b4
   1197c:	andeq	r0, r0, r8, lsr #5
   11980:	andeq	sl, r3, ip, asr #27
   11984:	andeq	sl, r3, r0, ror #27
   11988:	andeq	sl, r3, r0, lsl #28
   1198c:	andeq	sl, r3, r4, lsl #28
   11990:	andeq	sl, r3, r8, lsl #28
   11994:	andeq	sl, r3, r0, lsr lr
   11998:	andeq	sl, r3, r4, lsr fp
   1199c:	strdeq	ip, [r3], -r8
   119a0:	andeq	sl, r3, r8, lsr fp
   119a4:	andeq	sl, r3, ip, ror sl
   119a8:	andeq	r9, r3, r4, lsr r8
   119ac:	andeq	sl, r3, r4, lsl #21
   119b0:	andeq	sl, r3, r4, lsl #21
   119b4:	andeq	sl, r3, ip, ror #18
   119b8:	andeq	ip, r3, r4, asr sl
   119bc:	muleq	r3, r4, r7
   119c0:	ldrdeq	sl, [r3], -ip
   119c4:	andeq	ip, r3, ip, lsr #17
   119c8:	andeq	sl, r3, r8, asr r7
   119cc:	andeq	r9, r3, r4, lsr #10
   119d0:	andeq	r2, r4, r8, asr #30
   119d4:	andeq	sl, r3, r8, lsr #13
   119d8:	andeq	r9, r3, r4, ror r4
   119dc:	muleq	r4, r8, lr
   119e0:	andeq	sl, r3, r4, lsl r5
   119e4:	andeq	sl, r3, ip, lsr #8
   119e8:	andeq	sl, r3, ip, lsr #7
   119ec:	andeq	sl, r3, r0, lsr #5
   119f0:	andeq	r9, r3, r0, asr #30
   119f4:	andeq	r9, r3, ip, ror #29
   119f8:	andeq	sl, r3, r4, ror #21
   119fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11a00:	subs	r7, r0, #0
   11a04:	beq	11ae4 <strspn@plt+0xe3d4>
   11a08:	mov	r0, #1
   11a0c:	movw	r1, #1128	; 0x468
   11a10:	bl	2f9c <calloc@plt>
   11a14:	subs	r6, r0, #0
   11a18:	beq	11acc <strspn@plt+0xe3bc>
   11a1c:	mov	r8, #392	; 0x188
   11a20:	mov	lr, #968	; 0x3c8
   11a24:	ldrd	r2, [r6, r8]
   11a28:	mov	ip, #976	; 0x3d0
   11a2c:	ldrd	sl, [r6, lr]
   11a30:	mov	r0, #805306368	; 0x30000000
   11a34:	mov	r1, #0
   11a38:	orr	r2, r2, r0
   11a3c:	orr	r3, r3, r1
   11a40:	strd	r2, [r6, r8]
   11a44:	ldrd	r0, [r6, ip]
   11a48:	mov	r4, #1
   11a4c:	mov	r5, #0
   11a50:	orr	r4, r4, sl
   11a54:	orr	r5, r5, fp
   11a58:	mov	r2, #16
   11a5c:	strd	r4, [r6, lr]
   11a60:	orr	r2, r2, r0
   11a64:	mov	r4, #1
   11a68:	mov	r3, #0
   11a6c:	orr	r3, r3, r1
   11a70:	strd	r2, [r6, ip]
   11a74:	mvn	r3, #0
   11a78:	str	r4, [r6]
   11a7c:	str	r3, [r6, #12]
   11a80:	str	r3, [r6, #8]
   11a84:	str	r4, [r6, #16]
   11a88:	bl	3374 <getpid@plt>
   11a8c:	mov	r1, #0
   11a90:	str	r0, [r6, #964]	; 0x3c4
   11a94:	add	r0, r6, #424	; 0x1a8
   11a98:	bl	3104 <pthread_mutex_init@plt>
   11a9c:	subs	r5, r0, #0
   11aa0:	bne	11b0c <strspn@plt+0xe3fc>
   11aa4:	mov	r2, r4
   11aa8:	add	r0, r6, #52	; 0x34
   11aac:	add	r1, r6, #64	; 0x40
   11ab0:	mov	r3, #4
   11ab4:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   11ab8:	cmp	r0, #0
   11abc:	strne	r6, [r7]
   11ac0:	beq	11ad4 <strspn@plt+0xe3c4>
   11ac4:	mov	r0, r5
   11ac8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11acc:	mvn	r5, #11
   11ad0:	b	11ac4 <strspn@plt+0xe3b4>
   11ad4:	mov	r0, r6
   11ad8:	mvn	r5, #11
   11adc:	bl	3080 <free@plt>
   11ae0:	b	11ac4 <strspn@plt+0xe3b4>
   11ae4:	ldr	r0, [pc, #64]	; 11b2c <strspn@plt+0xe41c>
   11ae8:	mov	r2, #165	; 0xa5
   11aec:	ldr	r1, [pc, #60]	; 11b30 <strspn@plt+0xe420>
   11af0:	mvn	r5, #21
   11af4:	ldr	r3, [pc, #56]	; 11b34 <strspn@plt+0xe424>
   11af8:	add	r0, pc, r0
   11afc:	add	r1, pc, r1
   11b00:	add	r3, pc, r3
   11b04:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   11b08:	b	11ac4 <strspn@plt+0xe3b4>
   11b0c:	ldr	r0, [pc, #36]	; 11b38 <strspn@plt+0xe428>
   11b10:	mov	r2, #179	; 0xb3
   11b14:	ldr	r1, [pc, #32]	; 11b3c <strspn@plt+0xe42c>
   11b18:	ldr	r3, [pc, #32]	; 11b40 <strspn@plt+0xe430>
   11b1c:	add	r0, pc, r0
   11b20:	add	r1, pc, r1
   11b24:	add	r3, pc, r3
   11b28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11b2c:	andeq	r9, r3, r0, lsl #30
   11b30:	andeq	r9, r3, r8, lsl #26
   11b34:	muleq	r3, r4, ip
   11b38:	andeq	r9, r3, r0, ror #29
   11b3c:	andeq	r9, r3, r4, ror #25
   11b40:	andeq	r9, r3, r0, ror ip
   11b44:	cmp	r0, #0
   11b48:	push	{r3, lr}
   11b4c:	beq	11b84 <strspn@plt+0xe474>
   11b50:	ldrb	r3, [r0, #24]
   11b54:	tst	r3, #4
   11b58:	bne	11b6c <strspn@plt+0xe45c>
   11b5c:	mov	r3, #4
   11b60:	str	r3, [r0, #4]
   11b64:	mov	r0, #1
   11b68:	pop	{r3, pc}
   11b6c:	tst	r3, #1
   11b70:	moveq	r3, #3
   11b74:	streq	r3, [r0, #4]
   11b78:	bne	11b5c <strspn@plt+0xe44c>
   11b7c:	mov	r0, #1
   11b80:	pop	{r3, pc}
   11b84:	ldr	r0, [pc, #24]	; 11ba4 <strspn@plt+0xe494>
   11b88:	movw	r2, #413	; 0x19d
   11b8c:	ldr	r1, [pc, #20]	; 11ba8 <strspn@plt+0xe498>
   11b90:	ldr	r3, [pc, #20]	; 11bac <strspn@plt+0xe49c>
   11b94:	add	r0, pc, r0
   11b98:	add	r1, pc, r1
   11b9c:	add	r3, pc, r3
   11ba0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11ba4:	andeq	ip, r3, r0, lsr r6
   11ba8:	andeq	r9, r3, ip, ror #24
   11bac:	andeq	sl, r3, r8, lsl #17
   11bb0:	push	{r4, lr}
   11bb4:	subs	r4, r0, #0
   11bb8:	beq	11bcc <strspn@plt+0xe4bc>
   11bbc:	bl	10534 <strspn@plt+0xce24>
   11bc0:	mov	r0, r4
   11bc4:	pop	{r4, lr}
   11bc8:	b	10b3c <strspn@plt+0xd42c>
   11bcc:	ldr	r0, [pc, #24]	; 11bec <strspn@plt+0xe4dc>
   11bd0:	movw	r2, #1029	; 0x405
   11bd4:	ldr	r1, [pc, #20]	; 11bf0 <strspn@plt+0xe4e0>
   11bd8:	ldr	r3, [pc, #20]	; 11bf4 <strspn@plt+0xe4e4>
   11bdc:	add	r0, pc, r0
   11be0:	add	r1, pc, r1
   11be4:	add	r3, pc, r3
   11be8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11bec:	andeq	r9, r3, r8, ror ip
   11bf0:	andeq	r9, r3, r4, lsr #24
   11bf4:	andeq	sl, r3, r4, lsl r9
   11bf8:	ldr	r3, [pc, #568]	; 11e38 <strspn@plt+0xe728>
   11bfc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11c00:	add	fp, sp, #28
   11c04:	ldr	r2, [pc, #560]	; 11e3c <strspn@plt+0xe72c>
   11c08:	sub	sp, sp, #24
   11c0c:	add	r3, pc, r3
   11c10:	subs	r7, r0, #0
   11c14:	mov	r4, r1
   11c18:	ldr	r6, [r3, r2]
   11c1c:	ldr	r3, [r6]
   11c20:	str	r3, [fp, #-32]	; 0xffffffe0
   11c24:	beq	11d9c <strspn@plt+0xe68c>
   11c28:	cmp	r1, #0
   11c2c:	beq	11dd4 <strspn@plt+0xe6c4>
   11c30:	mov	r0, r1
   11c34:	mov	r1, #58	; 0x3a
   11c38:	bl	33b0 <strchr@plt>
   11c3c:	cmp	r0, #0
   11c40:	beq	11c68 <strspn@plt+0xe558>
   11c44:	adds	r5, r0, #1
   11c48:	beq	11dfc <strspn@plt+0xe6ec>
   11c4c:	ldr	r1, [pc, #492]	; 11e40 <strspn@plt+0xe730>
   11c50:	mov	r0, r5
   11c54:	add	r1, pc, r1
   11c58:	bl	3710 <strspn@plt>
   11c5c:	ldrb	r3, [r5, r0]
   11c60:	cmp	r3, #0
   11c64:	bne	11cd4 <strspn@plt+0xe5c4>
   11c68:	mov	r0, r4
   11c6c:	bl	1a348 <strspn@plt+0x16c38>
   11c70:	subs	r4, r0, #0
   11c74:	movne	r8, #0
   11c78:	beq	11d8c <strspn@plt+0xe67c>
   11c7c:	mov	r2, #0
   11c80:	ldr	r0, [pc, #444]	; 11e44 <strspn@plt+0xe734>
   11c84:	str	r2, [sp]
   11c88:	mov	r3, r8
   11c8c:	ldr	r2, [pc, #436]	; 11e48 <strspn@plt+0xe738>
   11c90:	add	r0, pc, r0
   11c94:	mov	r1, r4
   11c98:	add	r2, pc, r2
   11c9c:	bl	3d3c4 <sd_bus_creds_has_bounding_cap@@Base+0xfa9c>
   11ca0:	cmp	r0, #0
   11ca4:	str	r0, [r7, #312]	; 0x138
   11ca8:	movne	r5, #0
   11cac:	mvneq	r5, #11
   11cb0:	mov	r0, r4
   11cb4:	bl	3080 <free@plt>
   11cb8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11cbc:	ldr	r3, [r6]
   11cc0:	mov	r0, r5
   11cc4:	cmp	r2, r3
   11cc8:	bne	11d98 <strspn@plt+0xe688>
   11ccc:	sub	sp, fp, #28
   11cd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11cd4:	mov	r0, r5
   11cd8:	bl	3cfdc <sd_bus_creds_has_bounding_cap@@Base+0xf6b4>
   11cdc:	cmp	r0, #0
   11ce0:	beq	11c68 <strspn@plt+0xe558>
   11ce4:	rsb	r1, r4, r5
   11ce8:	mov	r0, r4
   11cec:	sub	r1, r1, #1
   11cf0:	bl	34f4 <strnlen@plt>
   11cf4:	mov	ip, #0
   11cf8:	mov	r1, r4
   11cfc:	add	r3, r0, #15
   11d00:	mov	r2, r0
   11d04:	bic	r3, r3, #7
   11d08:	sub	sp, sp, r3
   11d0c:	add	r3, sp, #15
   11d10:	lsr	r3, r3, #3
   11d14:	strb	ip, [r0, r3, lsl #3]
   11d18:	lsl	r0, r3, #3
   11d1c:	bl	30c8 <memcpy@plt>
   11d20:	bl	1a348 <strspn@plt+0x16c38>
   11d24:	subs	r4, r0, #0
   11d28:	beq	11d8c <strspn@plt+0xe67c>
   11d2c:	mov	r0, r5
   11d30:	str	r5, [fp, #-36]	; 0xffffffdc
   11d34:	bl	33a4 <strlen@plt>
   11d38:	ldr	ip, [pc, #268]	; 11e4c <strspn@plt+0xe73c>
   11d3c:	cmp	r5, #0
   11d40:	add	ip, pc, ip
   11d44:	add	lr, r0, #32
   11d48:	ldm	ip!, {r0, r1, r2, r3}
   11d4c:	bic	lr, lr, #7
   11d50:	sub	sp, sp, lr
   11d54:	add	r8, sp, #8
   11d58:	add	lr, r8, #17
   11d5c:	ldr	r9, [ip]
   11d60:	mov	ip, r8
   11d64:	stmia	ip!, {r0, r1, r2, r3}
   11d68:	strh	r9, [ip]
   11d6c:	beq	11d80 <strspn@plt+0xe670>
   11d70:	mov	r0, lr
   11d74:	mov	r1, r5
   11d78:	bl	3140 <stpcpy@plt>
   11d7c:	mov	lr, r0
   11d80:	mov	r3, #0
   11d84:	strb	r3, [lr]
   11d88:	b	11c7c <strspn@plt+0xe56c>
   11d8c:	mov	r4, #0
   11d90:	mvn	r5, #11
   11d94:	b	11cb0 <strspn@plt+0xe5a0>
   11d98:	bl	314c <__stack_chk_fail@plt>
   11d9c:	ldr	r0, [pc, #172]	; 11e50 <strspn@plt+0xe740>
   11da0:	movw	r2, #1271	; 0x4f7
   11da4:	ldr	r1, [pc, #168]	; 11e54 <strspn@plt+0xe744>
   11da8:	ldr	r3, [pc, #168]	; 11e58 <strspn@plt+0xe748>
   11dac:	add	r0, pc, r0
   11db0:	add	r1, pc, r1
   11db4:	add	r3, pc, r3
   11db8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11dbc:	mov	r6, r0
   11dc0:	mov	r4, r7
   11dc4:	mov	r0, r4
   11dc8:	bl	3080 <free@plt>
   11dcc:	mov	r0, r6
   11dd0:	bl	36a4 <_Unwind_Resume@plt>
   11dd4:	ldr	r0, [pc, #128]	; 11e5c <strspn@plt+0xe74c>
   11dd8:	movw	r2, #1272	; 0x4f8
   11ddc:	ldr	r1, [pc, #124]	; 11e60 <strspn@plt+0xe750>
   11de0:	ldr	r3, [pc, #124]	; 11e64 <strspn@plt+0xe754>
   11de4:	add	r0, pc, r0
   11de8:	add	r1, pc, r1
   11dec:	add	r3, pc, r3
   11df0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11df4:	mov	r6, r0
   11df8:	b	11dc4 <strspn@plt+0xe6b4>
   11dfc:	ldr	r0, [pc, #100]	; 11e68 <strspn@plt+0xe758>
   11e00:	movw	r2, #613	; 0x265
   11e04:	ldr	r1, [pc, #96]	; 11e6c <strspn@plt+0xe75c>
   11e08:	ldr	r3, [pc, #96]	; 11e70 <strspn@plt+0xe760>
   11e0c:	add	r0, pc, r0
   11e10:	add	r1, pc, r1
   11e14:	add	r3, pc, r3
   11e18:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11e1c:	mov	r6, r0
   11e20:	mov	r4, #0
   11e24:	b	11dc4 <strspn@plt+0xe6b4>
   11e28:	b	11e1c <strspn@plt+0xe70c>
   11e2c:	b	11e1c <strspn@plt+0xe70c>
   11e30:	b	11e1c <strspn@plt+0xe70c>
   11e34:	b	11df4 <strspn@plt+0xe6e4>
   11e38:	andeq	sl, r5, ip, ror #1
   11e3c:	andeq	r0, r0, r8, lsr #5
   11e40:	andeq	r9, r3, r0, ror #27
   11e44:	andeq	r9, r3, r4, asr #27
   11e48:	andeq	r9, r3, r0, ror #27
   11e4c:	andeq	r9, r3, r0, lsl #26
   11e50:	andeq	r9, r3, r8, lsr #21
   11e54:	andeq	r9, r3, r4, asr sl
   11e58:	andeq	r9, r3, ip, ror #19
   11e5c:	andeq	r8, r3, ip, lsr #18
   11e60:	andeq	r9, r3, ip, lsl sl
   11e64:			; <UNDEFINED> instruction: 0x000399b4
   11e68:	andeq	pc, r3, r4, asr #1
   11e6c:	andeq	r8, r3, r4, lsr fp
   11e70:	strdeq	sl, [r3], -r4
   11e74:	push	{r4, r5, r6, lr}
   11e78:	subs	r5, r0, #0
   11e7c:	mov	r4, r1
   11e80:	beq	11f0c <strspn@plt+0xe7fc>
   11e84:	cmp	r1, #0
   11e88:	beq	11ed8 <strspn@plt+0xe7c8>
   11e8c:	mov	r0, r1
   11e90:	bl	1a348 <strspn@plt+0x16c38>
   11e94:	subs	r4, r0, #0
   11e98:	beq	11ed0 <strspn@plt+0xe7c0>
   11e9c:	ldr	r0, [pc, #164]	; 11f48 <strspn@plt+0xe838>
   11ea0:	mov	r1, r4
   11ea4:	mov	r2, #0
   11ea8:	add	r0, pc, r0
   11eac:	bl	3d3c4 <sd_bus_creds_has_bounding_cap@@Base+0xfa9c>
   11eb0:	cmp	r0, #0
   11eb4:	str	r0, [r5, #312]	; 0x138
   11eb8:	beq	11ed0 <strspn@plt+0xe7c0>
   11ebc:	mov	r5, #0
   11ec0:	mov	r0, r4
   11ec4:	bl	3080 <free@plt>
   11ec8:	mov	r0, r5
   11ecc:	pop	{r4, r5, r6, pc}
   11ed0:	mvn	r5, #11
   11ed4:	b	11ec0 <strspn@plt+0xe7b0>
   11ed8:	ldr	r0, [pc, #108]	; 11f4c <strspn@plt+0xe83c>
   11edc:	movw	r2, #1342	; 0x53e
   11ee0:	ldr	r1, [pc, #104]	; 11f50 <strspn@plt+0xe840>
   11ee4:	ldr	r3, [pc, #104]	; 11f54 <strspn@plt+0xe844>
   11ee8:	add	r0, pc, r0
   11eec:	add	r1, pc, r1
   11ef0:	add	r3, pc, r3
   11ef4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11ef8:	mov	r6, r0
   11efc:	mov	r0, r4
   11f00:	bl	3080 <free@plt>
   11f04:	mov	r0, r6
   11f08:	bl	36a4 <_Unwind_Resume@plt>
   11f0c:	ldr	r0, [pc, #68]	; 11f58 <strspn@plt+0xe848>
   11f10:	movw	r2, #1341	; 0x53d
   11f14:	ldr	r1, [pc, #64]	; 11f5c <strspn@plt+0xe84c>
   11f18:	ldr	r3, [pc, #64]	; 11f60 <strspn@plt+0xe850>
   11f1c:	add	r0, pc, r0
   11f20:	add	r1, pc, r1
   11f24:	add	r3, pc, r3
   11f28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11f2c:	mov	r6, r0
   11f30:	mov	r4, r5
   11f34:	b	11efc <strspn@plt+0xe7ec>
   11f38:	mov	r6, r0
   11f3c:	mov	r4, #0
   11f40:	b	11efc <strspn@plt+0xe7ec>
   11f44:	b	11ef8 <strspn@plt+0xe7e8>
   11f48:	andeq	r9, r3, ip, ror #23
   11f4c:	andeq	r8, r3, r0, lsr r8
   11f50:	andeq	r9, r3, r8, lsl r9
   11f54:	andeq	r9, r3, r0, ror #17
   11f58:	andeq	r9, r3, r8, lsr r9
   11f5c:	andeq	r9, r3, r4, ror #17
   11f60:	andeq	r9, r3, ip, lsr #17
   11f64:	push	{r4, lr}
   11f68:	subs	r4, r0, #0
   11f6c:	beq	11f9c <strspn@plt+0xe88c>
   11f70:	dmb	sy
   11f74:	ldrex	r3, [r4]
   11f78:	add	r3, r3, #1
   11f7c:	strex	r2, r3, [r4]
   11f80:	cmp	r2, #0
   11f84:	bne	11f74 <strspn@plt+0xe864>
   11f88:	cmp	r3, #1
   11f8c:	dmb	sy
   11f90:	bls	11fc0 <strspn@plt+0xe8b0>
   11f94:	mov	r0, r4
   11f98:	pop	{r4, pc}
   11f9c:	ldr	r0, [pc, #60]	; 11fe0 <strspn@plt+0xe8d0>
   11fa0:	movw	r2, #1430	; 0x596
   11fa4:	ldr	r1, [pc, #56]	; 11fe4 <strspn@plt+0xe8d4>
   11fa8:	ldr	r3, [pc, #56]	; 11fe8 <strspn@plt+0xe8d8>
   11fac:	add	r0, pc, r0
   11fb0:	add	r1, pc, r1
   11fb4:	add	r3, pc, r3
   11fb8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   11fbc:	b	11f94 <strspn@plt+0xe884>
   11fc0:	ldr	r0, [pc, #36]	; 11fec <strspn@plt+0xe8dc>
   11fc4:	movw	r2, #1432	; 0x598
   11fc8:	ldr	r1, [pc, #32]	; 11ff0 <strspn@plt+0xe8e0>
   11fcc:	ldr	r3, [pc, #32]	; 11ff4 <strspn@plt+0xe8e4>
   11fd0:	add	r0, pc, r0
   11fd4:	add	r1, pc, r1
   11fd8:	add	r3, pc, r3
   11fdc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   11fe0:	andeq	ip, r3, r8, lsl r2
   11fe4:	andeq	r9, r3, r4, asr r8
   11fe8:	andeq	sl, r3, r4, ror #12
   11fec:	ldrdeq	r9, [r3], -ip
   11ff0:	andeq	r9, r3, r0, lsr r8
   11ff4:	andeq	sl, r3, r0, asr #12
   11ff8:	cmp	r0, #0
   11ffc:	push	{r4, r5, r6, lr}
   12000:	mov	r6, r1
   12004:	sub	sp, sp, #8
   12008:	beq	1209c <strspn@plt+0xe98c>
   1200c:	cmp	r1, #0
   12010:	beq	120bc <strspn@plt+0xe9ac>
   12014:	mov	r1, #976	; 0x3d0
   12018:	mov	r2, #1
   1201c:	ldrd	r4, [r0, r1]
   12020:	mov	r3, #0
   12024:	and	r2, r2, r4
   12028:	and	r3, r3, r5
   1202c:	orrs	r1, r2, r3
   12030:	beq	1204c <strspn@plt+0xe93c>
   12034:	ldrd	r2, [r6, #208]	; 0xd0
   12038:	orrs	r1, r2, r3
   1203c:	beq	12080 <strspn@plt+0xe970>
   12040:	ldrd	r2, [r6, #200]	; 0xc8
   12044:	orrs	r1, r2, r3
   12048:	beq	12070 <strspn@plt+0xe960>
   1204c:	mov	r0, r6
   12050:	mov	r4, #0
   12054:	mov	r5, #0
   12058:	mvn	r2, #0
   1205c:	mov	r3, #0
   12060:	strd	r4, [sp]
   12064:	bl	27dd8 <strspn@plt+0x246c8>
   12068:	add	sp, sp, #8
   1206c:	pop	{r4, r5, r6, pc}
   12070:	mov	r0, #1
   12074:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   12078:	strd	r0, [r6, #200]	; 0xc8
   1207c:	b	1204c <strspn@plt+0xe93c>
   12080:	mov	r0, #0
   12084:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   12088:	ldrd	r2, [r6, #200]	; 0xc8
   1208c:	strd	r0, [r6, #208]	; 0xd0
   12090:	orrs	r1, r2, r3
   12094:	bne	1204c <strspn@plt+0xe93c>
   12098:	b	12070 <strspn@plt+0xe960>
   1209c:	ldr	r0, [pc, #56]	; 120dc <strspn@plt+0xe9cc>
   120a0:	movw	r2, #1576	; 0x628
   120a4:	ldr	r1, [pc, #52]	; 120e0 <strspn@plt+0xe9d0>
   120a8:	ldr	r3, [pc, #52]	; 120e4 <strspn@plt+0xe9d4>
   120ac:	add	r0, pc, r0
   120b0:	add	r1, pc, r1
   120b4:	add	r3, pc, r3
   120b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   120bc:	ldr	r0, [pc, #36]	; 120e8 <strspn@plt+0xe9d8>
   120c0:	movw	r2, #1577	; 0x629
   120c4:	ldr	r1, [pc, #32]	; 120ec <strspn@plt+0xe9dc>
   120c8:	ldr	r3, [pc, #32]	; 120f0 <strspn@plt+0xe9e0>
   120cc:	add	r0, pc, r0
   120d0:	add	r1, pc, r1
   120d4:	add	r3, pc, r3
   120d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   120dc:	andeq	r9, r3, r8, lsr #15
   120e0:	andeq	r9, r3, r4, asr r7
   120e4:	andeq	r9, r3, r8, ror r6
   120e8:	andeq	r1, r4, ip, lsr r2
   120ec:	andeq	r9, r3, r4, lsr r7
   120f0:	andeq	r9, r3, r8, asr r6
   120f4:	subs	r1, r0, #0
   120f8:	push	{r3, lr}
   120fc:	beq	12138 <strspn@plt+0xea28>
   12100:	ldr	r2, [r1, #44]	; 0x2c
   12104:	cmp	r2, #393216	; 0x60000
   12108:	bcs	12130 <strspn@plt+0xea20>
   1210c:	add	r2, r2, #1
   12110:	add	r0, r1, #40	; 0x28
   12114:	mov	r3, #4
   12118:	add	r1, r1, #48	; 0x30
   1211c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   12120:	cmp	r0, #0
   12124:	movne	r0, #0
   12128:	mvneq	r0, #11
   1212c:	pop	{r3, pc}
   12130:	mvn	r0, #104	; 0x68
   12134:	pop	{r3, pc}
   12138:	ldr	r0, [pc, #24]	; 12158 <strspn@plt+0xea48>
   1213c:	movw	r2, #1675	; 0x68b
   12140:	ldr	r1, [pc, #20]	; 1215c <strspn@plt+0xea4c>
   12144:	ldr	r3, [pc, #20]	; 12160 <strspn@plt+0xea50>
   12148:	add	r0, pc, r0
   1214c:	add	r1, pc, r1
   12150:	add	r3, pc, r3
   12154:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   12158:	andeq	ip, r3, ip, ror r0
   1215c:			; <UNDEFINED> instruction: 0x000396b8
   12160:			; <UNDEFINED> instruction: 0x0003a4b0
   12164:	cmp	r0, #0
   12168:	push	{r4, lr}
   1216c:	beq	12184 <strspn@plt+0xea74>
   12170:	ldr	r4, [r0, #964]	; 0x3c4
   12174:	bl	3374 <getpid@plt>
   12178:	subs	r0, r4, r0
   1217c:	movne	r0, #1
   12180:	pop	{r4, pc}
   12184:	ldr	r0, [pc, #24]	; 121a4 <strspn@plt+0xea94>
   12188:	movw	r2, #3025	; 0xbd1
   1218c:	ldr	r1, [pc, #20]	; 121a8 <strspn@plt+0xea98>
   12190:	ldr	r3, [pc, #20]	; 121ac <strspn@plt+0xea9c>
   12194:	add	r0, pc, r0
   12198:	add	r1, pc, r1
   1219c:	add	r3, pc, r3
   121a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   121a4:	andeq	ip, r3, r0, lsr r0
   121a8:	andeq	r9, r3, ip, ror #12
   121ac:	andeq	sl, r3, r8, lsr r2
   121b0:	push	{r4, r5, r6, lr}
   121b4:	subs	r4, r0, #0
   121b8:	mov	r5, r1
   121bc:	beq	12284 <strspn@plt+0xeb74>
   121c0:	ldr	r3, [r4, #4]
   121c4:	cmp	r3, #0
   121c8:	bne	1225c <strspn@plt+0xeb4c>
   121cc:	cmp	r1, #0
   121d0:	beq	12234 <strspn@plt+0xeb24>
   121d4:	bl	12164 <strspn@plt+0xea54>
   121d8:	subs	r6, r0, #0
   121dc:	bne	1220c <strspn@plt+0xeafc>
   121e0:	mov	r0, r5
   121e4:	bl	341c <__strdup@plt>
   121e8:	subs	r5, r0, #0
   121ec:	beq	12204 <strspn@plt+0xeaf4>
   121f0:	ldr	r0, [r4, #312]	; 0x138
   121f4:	bl	3080 <free@plt>
   121f8:	str	r5, [r4, #312]	; 0x138
   121fc:	mov	r0, r6
   12200:	pop	{r4, r5, r6, pc}
   12204:	mvn	r0, #11
   12208:	pop	{r4, r5, r6, pc}
   1220c:	ldr	r0, [pc, #152]	; 122ac <strspn@plt+0xeb9c>
   12210:	mov	r2, #198	; 0xc6
   12214:	ldr	r1, [pc, #148]	; 122b0 <strspn@plt+0xeba0>
   12218:	ldr	r3, [pc, #148]	; 122b4 <strspn@plt+0xeba4>
   1221c:	add	r0, pc, r0
   12220:	add	r1, pc, r1
   12224:	add	r3, pc, r3
   12228:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1222c:	mvn	r0, #9
   12230:	pop	{r4, r5, r6, pc}
   12234:	ldr	r0, [pc, #124]	; 122b8 <strspn@plt+0xeba8>
   12238:	mov	r2, #197	; 0xc5
   1223c:	ldr	r1, [pc, #120]	; 122bc <strspn@plt+0xebac>
   12240:	ldr	r3, [pc, #120]	; 122c0 <strspn@plt+0xebb0>
   12244:	add	r0, pc, r0
   12248:	add	r1, pc, r1
   1224c:	add	r3, pc, r3
   12250:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12254:	mvn	r0, #21
   12258:	pop	{r4, r5, r6, pc}
   1225c:	ldr	r0, [pc, #96]	; 122c4 <strspn@plt+0xebb4>
   12260:	mov	r2, #196	; 0xc4
   12264:	ldr	r1, [pc, #92]	; 122c8 <strspn@plt+0xebb8>
   12268:	ldr	r3, [pc, #92]	; 122cc <strspn@plt+0xebbc>
   1226c:	add	r0, pc, r0
   12270:	add	r1, pc, r1
   12274:	add	r3, pc, r3
   12278:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1227c:	mvn	r0, #0
   12280:	pop	{r4, r5, r6, pc}
   12284:	ldr	r0, [pc, #68]	; 122d0 <strspn@plt+0xebc0>
   12288:	mov	r2, #195	; 0xc3
   1228c:	ldr	r1, [pc, #64]	; 122d4 <strspn@plt+0xebc4>
   12290:	ldr	r3, [pc, #64]	; 122d8 <strspn@plt+0xebc8>
   12294:	add	r0, pc, r0
   12298:	add	r1, pc, r1
   1229c:	add	r3, pc, r3
   122a0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   122a4:	mvn	r0, #21
   122a8:	pop	{r4, r5, r6, pc}
   122ac:	ldrdeq	r9, [r3], -ip
   122b0:	andeq	r9, r3, r4, ror #11
   122b4:	andeq	r9, r3, ip, asr #11
   122b8:	muleq	r3, r8, r4
   122bc:			; <UNDEFINED> instruction: 0x000395bc
   122c0:	andeq	r9, r3, r4, lsr #11
   122c4:	andeq	r9, r3, r4, ror r8
   122c8:	muleq	r3, r4, r5
   122cc:	andeq	r9, r3, ip, ror r5
   122d0:	andeq	fp, r3, r0, lsr pc
   122d4:	andeq	r9, r3, ip, ror #10
   122d8:	andeq	r9, r3, r4, asr r5
   122dc:	push	{r4, lr}
   122e0:	subs	r4, r0, #0
   122e4:	beq	12318 <strspn@plt+0xec08>
   122e8:	ldr	r0, [pc, #72]	; 12338 <strspn@plt+0xec28>
   122ec:	add	r0, pc, r0
   122f0:	bl	302c <secure_getenv@plt>
   122f4:	subs	r1, r0, #0
   122f8:	mov	r0, r4
   122fc:	beq	12308 <strspn@plt+0xebf8>
   12300:	pop	{r4, lr}
   12304:	b	121b0 <strspn@plt+0xeaa0>
   12308:	ldr	r1, [pc, #44]	; 1233c <strspn@plt+0xec2c>
   1230c:	pop	{r4, lr}
   12310:	add	r1, pc, r1
   12314:	b	121b0 <strspn@plt+0xeaa0>
   12318:	ldr	r0, [pc, #32]	; 12340 <strspn@plt+0xec30>
   1231c:	movw	r2, #1154	; 0x482
   12320:	ldr	r1, [pc, #28]	; 12344 <strspn@plt+0xec34>
   12324:	ldr	r3, [pc, #28]	; 12348 <strspn@plt+0xec38>
   12328:	add	r0, pc, r0
   1232c:	add	r1, pc, r1
   12330:	add	r3, pc, r3
   12334:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   12338:	andeq	r9, r3, r4, lsr #16
   1233c:	andeq	r9, r3, r8, lsl r8
   12340:	andeq	r9, r3, ip, lsr #10
   12344:	ldrdeq	r9, [r3], -r8
   12348:	andeq	sl, r3, r4, lsr #2
   1234c:	push	{r4, r5, r6, lr}
   12350:	subs	r4, r0, #0
   12354:	beq	123e0 <strspn@plt+0xecd0>
   12358:	ldr	r0, [pc, #160]	; 12400 <strspn@plt+0xecf0>
   1235c:	add	r0, pc, r0
   12360:	bl	302c <secure_getenv@plt>
   12364:	subs	r5, r0, #0
   12368:	beq	1237c <strspn@plt+0xec6c>
   1236c:	mov	r0, r4
   12370:	mov	r1, r5
   12374:	pop	{r4, r5, r6, lr}
   12378:	b	121b0 <strspn@plt+0xeaa0>
   1237c:	ldr	r0, [pc, #128]	; 12404 <strspn@plt+0xecf4>
   12380:	add	r0, pc, r0
   12384:	bl	302c <secure_getenv@plt>
   12388:	cmp	r0, #0
   1238c:	beq	123d0 <strspn@plt+0xecc0>
   12390:	bl	1a348 <strspn@plt+0x16c38>
   12394:	subs	r6, r0, #0
   12398:	beq	123d8 <strspn@plt+0xecc8>
   1239c:	ldr	r2, [pc, #100]	; 12408 <strspn@plt+0xecf8>
   123a0:	mov	r3, r6
   123a4:	mov	r1, #1
   123a8:	add	r0, r4, #312	; 0x138
   123ac:	add	r2, pc, r2
   123b0:	bl	32a8 <__asprintf_chk@plt>
   123b4:	mov	r0, r6
   123b8:	bl	3080 <free@plt>
   123bc:	ldr	r3, [r4, #312]	; 0x138
   123c0:	cmp	r3, #0
   123c4:	beq	123d8 <strspn@plt+0xecc8>
   123c8:	mov	r0, r5
   123cc:	pop	{r4, r5, r6, pc}
   123d0:	mvn	r0, #110	; 0x6e
   123d4:	pop	{r4, r5, r6, pc}
   123d8:	mvn	r0, #11
   123dc:	pop	{r4, r5, r6, pc}
   123e0:	ldr	r0, [pc, #36]	; 1240c <strspn@plt+0xecfc>
   123e4:	movw	r2, #1201	; 0x4b1
   123e8:	ldr	r1, [pc, #32]	; 12410 <strspn@plt+0xed00>
   123ec:	ldr	r3, [pc, #32]	; 12414 <strspn@plt+0xed04>
   123f0:	add	r0, pc, r0
   123f4:	add	r1, pc, r1
   123f8:	add	r3, pc, r3
   123fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   12400:	strdeq	r9, [r3], -r8
   12404:	strdeq	r9, [r3], -r0
   12408:	ldrdeq	r9, [r3], -r4
   1240c:	andeq	r9, r3, r4, ror #8
   12410:	andeq	r9, r3, r0, lsl r4
   12414:			; <UNDEFINED> instruction: 0x0003a1b4
   12418:	push	{r3, r4, r5, lr}
   1241c:	subs	r4, r0, #0
   12420:	mov	r5, r1
   12424:	beq	12458 <strspn@plt+0xed48>
   12428:	ldr	r3, [r4, #4]
   1242c:	cmp	r3, #0
   12430:	bne	124a8 <strspn@plt+0xed98>
   12434:	bl	12164 <strspn@plt+0xea54>
   12438:	cmp	r0, #0
   1243c:	bne	12480 <strspn@plt+0xed70>
   12440:	ldrb	r3, [r4, #24]
   12444:	adds	r5, r5, #0
   12448:	movne	r5, #1
   1244c:	bfi	r3, r5, #2, #1
   12450:	strb	r3, [r4, #24]
   12454:	pop	{r3, r4, r5, pc}
   12458:	ldr	r0, [pc, #112]	; 124d0 <strspn@plt+0xedc0>
   1245c:	mov	r2, #251	; 0xfb
   12460:	ldr	r1, [pc, #108]	; 124d4 <strspn@plt+0xedc4>
   12464:	ldr	r3, [pc, #108]	; 124d8 <strspn@plt+0xedc8>
   12468:	add	r0, pc, r0
   1246c:	add	r1, pc, r1
   12470:	add	r3, pc, r3
   12474:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12478:	mvn	r0, #21
   1247c:	pop	{r3, r4, r5, pc}
   12480:	ldr	r0, [pc, #84]	; 124dc <strspn@plt+0xedcc>
   12484:	mov	r2, #253	; 0xfd
   12488:	ldr	r1, [pc, #80]	; 124e0 <strspn@plt+0xedd0>
   1248c:	ldr	r3, [pc, #80]	; 124e4 <strspn@plt+0xedd4>
   12490:	add	r0, pc, r0
   12494:	add	r1, pc, r1
   12498:	add	r3, pc, r3
   1249c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   124a0:	mvn	r0, #9
   124a4:	pop	{r3, r4, r5, pc}
   124a8:	ldr	r0, [pc, #56]	; 124e8 <strspn@plt+0xedd8>
   124ac:	mov	r2, #252	; 0xfc
   124b0:	ldr	r1, [pc, #52]	; 124ec <strspn@plt+0xeddc>
   124b4:	ldr	r3, [pc, #52]	; 124f0 <strspn@plt+0xede0>
   124b8:	add	r0, pc, r0
   124bc:	add	r1, pc, r1
   124c0:	add	r3, pc, r3
   124c4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   124c8:	mvn	r0, #0
   124cc:	pop	{r3, r4, r5, pc}
   124d0:	andeq	fp, r3, ip, asr sp
   124d4:	muleq	r3, r8, r3
   124d8:	andeq	sl, r3, r4, lsr #5
   124dc:	andeq	r9, r3, r8, ror #12
   124e0:	andeq	r9, r3, r0, ror r3
   124e4:	andeq	sl, r3, ip, ror r2
   124e8:	andeq	r9, r3, r8, lsr #12
   124ec:	andeq	r9, r3, r8, asr #6
   124f0:	andeq	sl, r3, r4, asr r2
   124f4:	push	{r3, r4, r5, lr}
   124f8:	subs	r4, r0, #0
   124fc:	mov	r5, r1
   12500:	beq	1255c <strspn@plt+0xee4c>
   12504:	ldr	r3, [r4, #4]
   12508:	cmp	r3, #0
   1250c:	bne	125ac <strspn@plt+0xee9c>
   12510:	bl	12164 <strspn@plt+0xea54>
   12514:	cmp	r0, #0
   12518:	bne	12584 <strspn@plt+0xee74>
   1251c:	cmp	r5, #0
   12520:	mov	r1, #968	; 0x3c8
   12524:	ldrdne	r0, [r1, r4]
   12528:	movne	r3, #0
   1252c:	ldrdeq	r0, [r1, r4]
   12530:	mvneq	r3, #0
   12534:	orrne	r3, r3, r1
   12538:	movne	r2, #8
   1253c:	andeq	r3, r3, r1
   12540:	mov	r1, #968	; 0x3c8
   12544:	orrne	r2, r2, r0
   12548:	mvneq	r2, #8
   1254c:	andeq	r2, r2, r0
   12550:	mov	r0, #0
   12554:	strd	r2, [r4, r1]
   12558:	pop	{r3, r4, r5, pc}
   1255c:	ldr	r0, [pc, #112]	; 125d4 <strspn@plt+0xeec4>
   12560:	mov	r2, #260	; 0x104
   12564:	ldr	r1, [pc, #108]	; 125d8 <strspn@plt+0xeec8>
   12568:	ldr	r3, [pc, #108]	; 125dc <strspn@plt+0xeecc>
   1256c:	add	r0, pc, r0
   12570:	add	r1, pc, r1
   12574:	add	r3, pc, r3
   12578:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1257c:	mvn	r0, #21
   12580:	pop	{r3, r4, r5, pc}
   12584:	ldr	r0, [pc, #84]	; 125e0 <strspn@plt+0xeed0>
   12588:	movw	r2, #262	; 0x106
   1258c:	ldr	r1, [pc, #80]	; 125e4 <strspn@plt+0xeed4>
   12590:	ldr	r3, [pc, #80]	; 125e8 <strspn@plt+0xeed8>
   12594:	add	r0, pc, r0
   12598:	add	r1, pc, r1
   1259c:	add	r3, pc, r3
   125a0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   125a4:	mvn	r0, #9
   125a8:	pop	{r3, r4, r5, pc}
   125ac:	ldr	r0, [pc, #56]	; 125ec <strspn@plt+0xeedc>
   125b0:	movw	r2, #261	; 0x105
   125b4:	ldr	r1, [pc, #52]	; 125f0 <strspn@plt+0xeee0>
   125b8:	ldr	r3, [pc, #52]	; 125f4 <strspn@plt+0xeee4>
   125bc:	add	r0, pc, r0
   125c0:	add	r1, pc, r1
   125c4:	add	r3, pc, r3
   125c8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   125cc:	mvn	r0, #0
   125d0:	pop	{r3, r4, r5, pc}
   125d4:	andeq	fp, r3, r8, asr ip
   125d8:	muleq	r3, r4, r2
   125dc:	muleq	r3, r4, r1
   125e0:	andeq	r9, r3, r4, ror #10
   125e4:	andeq	r9, r3, ip, ror #4
   125e8:	andeq	r9, r3, ip, ror #2
   125ec:	andeq	r9, r3, r4, lsr #10
   125f0:	andeq	r9, r3, r4, asr #4
   125f4:	andeq	r9, r3, r4, asr #2
   125f8:	push	{r3, r4, r5, lr}
   125fc:	subs	r4, r0, #0
   12600:	mov	r5, r1
   12604:	beq	12660 <strspn@plt+0xef50>
   12608:	ldr	r3, [r4, #4]
   1260c:	cmp	r3, #0
   12610:	bne	126b0 <strspn@plt+0xefa0>
   12614:	bl	12164 <strspn@plt+0xea54>
   12618:	cmp	r0, #0
   1261c:	bne	12688 <strspn@plt+0xef78>
   12620:	cmp	r5, #0
   12624:	mov	r1, #968	; 0x3c8
   12628:	ldrdne	r0, [r1, r4]
   1262c:	movne	r3, #0
   12630:	ldrdeq	r0, [r1, r4]
   12634:	mvneq	r3, #0
   12638:	orrne	r3, r3, r1
   1263c:	movne	r2, #1
   12640:	andeq	r3, r3, r1
   12644:	mov	r1, #968	; 0x3c8
   12648:	orrne	r2, r2, r0
   1264c:	mvneq	r2, #1
   12650:	andeq	r2, r2, r0
   12654:	mov	r0, #0
   12658:	strd	r2, [r4, r1]
   1265c:	pop	{r3, r4, r5, pc}
   12660:	ldr	r0, [pc, #112]	; 126d8 <strspn@plt+0xefc8>
   12664:	movw	r2, #269	; 0x10d
   12668:	ldr	r1, [pc, #108]	; 126dc <strspn@plt+0xefcc>
   1266c:	ldr	r3, [pc, #108]	; 126e0 <strspn@plt+0xefd0>
   12670:	add	r0, pc, r0
   12674:	add	r1, pc, r1
   12678:	add	r3, pc, r3
   1267c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12680:	mvn	r0, #21
   12684:	pop	{r3, r4, r5, pc}
   12688:	ldr	r0, [pc, #84]	; 126e4 <strspn@plt+0xefd4>
   1268c:	movw	r2, #271	; 0x10f
   12690:	ldr	r1, [pc, #80]	; 126e8 <strspn@plt+0xefd8>
   12694:	ldr	r3, [pc, #80]	; 126ec <strspn@plt+0xefdc>
   12698:	add	r0, pc, r0
   1269c:	add	r1, pc, r1
   126a0:	add	r3, pc, r3
   126a4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   126a8:	mvn	r0, #9
   126ac:	pop	{r3, r4, r5, pc}
   126b0:	ldr	r0, [pc, #56]	; 126f0 <strspn@plt+0xefe0>
   126b4:	movw	r2, #270	; 0x10e
   126b8:	ldr	r1, [pc, #52]	; 126f4 <strspn@plt+0xefe4>
   126bc:	ldr	r3, [pc, #52]	; 126f8 <strspn@plt+0xefe8>
   126c0:	add	r0, pc, r0
   126c4:	add	r1, pc, r1
   126c8:	add	r3, pc, r3
   126cc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   126d0:	mvn	r0, #0
   126d4:	pop	{r3, r4, r5, pc}
   126d8:	andeq	fp, r3, r4, asr fp
   126dc:	muleq	r3, r0, r1
   126e0:	andeq	r9, r3, r0, lsr sp
   126e4:	andeq	r9, r3, r0, ror #8
   126e8:	andeq	r9, r3, r8, ror #2
   126ec:	andeq	r9, r3, r8, lsl #26
   126f0:	andeq	r9, r3, r0, lsr #8
   126f4:	andeq	r9, r3, r0, asr #2
   126f8:	andeq	r9, r3, r0, ror #25
   126fc:	push	{r4, r5, r6, lr}
   12700:	subs	r6, r0, #0
   12704:	mov	r4, r1
   12708:	beq	127c0 <strspn@plt+0xf0b0>
   1270c:	ldr	r3, [r6, #4]
   12710:	sub	r3, r3, #5
   12714:	cmp	r3, #1
   12718:	bls	12798 <strspn@plt+0xf088>
   1271c:	bl	12164 <strspn@plt+0xea54>
   12720:	cmp	r0, #0
   12724:	bne	127e8 <strspn@plt+0xf0d8>
   12728:	mov	r3, #976	; 0x3d0
   1272c:	cmp	r4, #0
   12730:	ldrd	r2, [r3, r6]
   12734:	movne	r4, #1
   12738:	movne	r5, #0
   1273c:	mvneq	r4, #1
   12740:	mvneq	r5, #0
   12744:	orrne	r4, r4, r2
   12748:	orrne	r5, r5, r3
   1274c:	andeq	r4, r4, r2
   12750:	andeq	r5, r5, r3
   12754:	cmp	r5, r3
   12758:	cmpeq	r4, r2
   1275c:	beq	12780 <strspn@plt+0xf070>
   12760:	ldr	r3, [r6, #4]
   12764:	mov	r2, #976	; 0x3d0
   12768:	strd	r4, [r6, r2]
   1276c:	cmp	r3, #0
   12770:	beq	12780 <strspn@plt+0xf070>
   12774:	ldrb	r3, [r6, #24]
   12778:	tst	r3, #1
   1277c:	bne	12788 <strspn@plt+0xf078>
   12780:	mov	r0, #0
   12784:	pop	{r4, r5, r6, pc}
   12788:	mov	r0, r6
   1278c:	bl	208e4 <strspn@plt+0x1d1d4>
   12790:	mov	r0, #0
   12794:	pop	{r4, r5, r6, pc}
   12798:	ldr	r0, [pc, #112]	; 12810 <strspn@plt+0xf100>
   1279c:	mov	r2, #280	; 0x118
   127a0:	ldr	r1, [pc, #108]	; 12814 <strspn@plt+0xf104>
   127a4:	ldr	r3, [pc, #108]	; 12818 <strspn@plt+0xf108>
   127a8:	add	r0, pc, r0
   127ac:	add	r1, pc, r1
   127b0:	add	r3, pc, r3
   127b4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   127b8:	mvn	r0, #0
   127bc:	pop	{r4, r5, r6, pc}
   127c0:	ldr	r0, [pc, #84]	; 1281c <strspn@plt+0xf10c>
   127c4:	movw	r2, #279	; 0x117
   127c8:	ldr	r1, [pc, #80]	; 12820 <strspn@plt+0xf110>
   127cc:	ldr	r3, [pc, #80]	; 12824 <strspn@plt+0xf114>
   127d0:	add	r0, pc, r0
   127d4:	add	r1, pc, r1
   127d8:	add	r3, pc, r3
   127dc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   127e0:	mvn	r0, #21
   127e4:	pop	{r4, r5, r6, pc}
   127e8:	ldr	r0, [pc, #56]	; 12828 <strspn@plt+0xf118>
   127ec:	movw	r2, #281	; 0x119
   127f0:	ldr	r1, [pc, #52]	; 1282c <strspn@plt+0xf11c>
   127f4:	ldr	r3, [pc, #52]	; 12830 <strspn@plt+0xf120>
   127f8:	add	r0, pc, r0
   127fc:	add	r1, pc, r1
   12800:	add	r3, pc, r3
   12804:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12808:	mvn	r0, #9
   1280c:	pop	{r4, r5, r6, pc}
   12810:	andeq	r9, r3, r0, lsr #8
   12814:	andeq	r9, r3, r8, asr r0
   12818:	andeq	r9, r3, r8, lsl #25
   1281c:	strdeq	fp, [r3], -r4
   12820:	andeq	r9, r3, r0, lsr r0
   12824:	andeq	r9, r3, r0, ror #24
   12828:	andeq	r9, r3, r0, lsl #6
   1282c:	andeq	r9, r3, r8
   12830:	andeq	r9, r3, r8, lsr ip
   12834:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12838:	subs	r6, r0, #0
   1283c:	mov	r7, r1
   12840:	mov	r4, r2
   12844:	mov	r5, r3
   12848:	beq	12998 <strspn@plt+0xf288>
   1284c:	mvn	r2, #0
   12850:	mov	r3, #0
   12854:	cmp	r5, r3
   12858:	cmpeq	r4, r2
   1285c:	bhi	12970 <strspn@plt+0xf260>
   12860:	ldr	r3, [r6, #4]
   12864:	sub	r3, r3, #5
   12868:	cmp	r3, #1
   1286c:	bls	12920 <strspn@plt+0xf210>
   12870:	bl	12164 <strspn@plt+0xea54>
   12874:	cmp	r0, #0
   12878:	bne	12948 <strspn@plt+0xf238>
   1287c:	mov	r3, #392	; 0x188
   12880:	cmp	r7, #0
   12884:	ldrd	r2, [r3, r6]
   12888:	mov	r0, #805306368	; 0x30000000
   1288c:	mov	r1, #0
   12890:	mov	r7, #976	; 0x3d0
   12894:	orrne	r2, r2, r4
   12898:	orrne	r3, r3, r5
   1289c:	biceq	r2, r2, r4
   128a0:	biceq	r3, r3, r5
   128a4:	orr	r2, r2, r0
   128a8:	orr	r3, r3, r1
   128ac:	mov	ip, #392	; 0x188
   128b0:	ldrd	r4, [r6, r7]
   128b4:	mov	r0, r2
   128b8:	mov	r1, r3
   128bc:	strd	r2, [r6, ip]
   128c0:	mov	r8, #1
   128c4:	bl	20704 <strspn@plt+0x1cff4>
   128c8:	and	r8, r8, r4
   128cc:	mov	r9, #0
   128d0:	and	r9, r9, r5
   128d4:	ldrd	r4, [r6, r7]
   128d8:	orr	r0, r0, r8
   128dc:	orr	r1, r1, r9
   128e0:	cmp	r5, r1
   128e4:	cmpeq	r4, r0
   128e8:	beq	12908 <strspn@plt+0xf1f8>
   128ec:	ldr	r3, [r6, #4]
   128f0:	strd	r0, [r6, r7]
   128f4:	cmp	r3, #0
   128f8:	beq	12908 <strspn@plt+0xf1f8>
   128fc:	ldrb	r3, [r6, #24]
   12900:	tst	r3, #1
   12904:	bne	12910 <strspn@plt+0xf200>
   12908:	mov	r0, #0
   1290c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12910:	mov	r0, r6
   12914:	bl	208e4 <strspn@plt+0x1d1d4>
   12918:	mov	r0, #0
   1291c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12920:	ldr	r0, [pc, #152]	; 129c0 <strspn@plt+0xf2b0>
   12924:	movw	r2, #301	; 0x12d
   12928:	ldr	r1, [pc, #148]	; 129c4 <strspn@plt+0xf2b4>
   1292c:	ldr	r3, [pc, #148]	; 129c8 <strspn@plt+0xf2b8>
   12930:	add	r0, pc, r0
   12934:	add	r1, pc, r1
   12938:	add	r3, pc, r3
   1293c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12940:	mvn	r0, #0
   12944:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12948:	ldr	r0, [pc, #124]	; 129cc <strspn@plt+0xf2bc>
   1294c:	movw	r2, #302	; 0x12e
   12950:	ldr	r1, [pc, #120]	; 129d0 <strspn@plt+0xf2c0>
   12954:	ldr	r3, [pc, #120]	; 129d4 <strspn@plt+0xf2c4>
   12958:	add	r0, pc, r0
   1295c:	add	r1, pc, r1
   12960:	add	r3, pc, r3
   12964:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12968:	mvn	r0, #9
   1296c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12970:	ldr	r0, [pc, #96]	; 129d8 <strspn@plt+0xf2c8>
   12974:	mov	r2, #300	; 0x12c
   12978:	ldr	r1, [pc, #92]	; 129dc <strspn@plt+0xf2cc>
   1297c:	ldr	r3, [pc, #92]	; 129e0 <strspn@plt+0xf2d0>
   12980:	add	r0, pc, r0
   12984:	add	r1, pc, r1
   12988:	add	r3, pc, r3
   1298c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12990:	mvn	r0, #21
   12994:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12998:	ldr	r0, [pc, #68]	; 129e4 <strspn@plt+0xf2d4>
   1299c:	movw	r2, #299	; 0x12b
   129a0:	ldr	r1, [pc, #64]	; 129e8 <strspn@plt+0xf2d8>
   129a4:	ldr	r3, [pc, #64]	; 129ec <strspn@plt+0xf2dc>
   129a8:	add	r0, pc, r0
   129ac:	add	r1, pc, r1
   129b0:	add	r3, pc, r3
   129b4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   129b8:	mvn	r0, #21
   129bc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   129c0:	muleq	r3, r8, r2
   129c4:	ldrdeq	r8, [r3], -r0
   129c8:			; <UNDEFINED> instruction: 0x00039db8
   129cc:	andeq	r9, r3, r0, lsr #3
   129d0:	andeq	r8, r3, r8, lsr #29
   129d4:	muleq	r3, r0, sp
   129d8:	andeq	r9, r3, r8, ror r2
   129dc:	andeq	r8, r3, r0, lsl #29
   129e0:	andeq	r9, r3, r8, ror #26
   129e4:	andeq	fp, r3, ip, lsl r8
   129e8:	andeq	r8, r3, r8, asr lr
   129ec:	andeq	r9, r3, r0, asr #26
   129f0:	push	{r4, lr}
   129f4:	subs	r4, r0, #0
   129f8:	beq	12a80 <strspn@plt+0xf370>
   129fc:	bl	12164 <strspn@plt+0xea54>
   12a00:	cmp	r0, #0
   12a04:	bne	12aa8 <strspn@plt+0xf398>
   12a08:	ldr	r3, [r4, #4]
   12a0c:	sub	r2, r3, #1
   12a10:	cmp	r2, #3
   12a14:	bhi	12a28 <strspn@plt+0xf318>
   12a18:	cmp	r3, #1
   12a1c:	bne	12a38 <strspn@plt+0xf328>
   12a20:	mov	r0, #4
   12a24:	pop	{r4, pc}
   12a28:	cmp	r3, #5
   12a2c:	mvnne	r0, #106	; 0x6a
   12a30:	moveq	r0, #0
   12a34:	pop	{r4, pc}
   12a38:	cmp	r3, #2
   12a3c:	beq	12a68 <strspn@plt+0xf358>
   12a40:	sub	r3, r3, #3
   12a44:	cmp	r3, #1
   12a48:	pophi	{r4, pc}
   12a4c:	ldr	r0, [r4, #44]	; 0x2c
   12a50:	ldr	r3, [r4, #56]	; 0x38
   12a54:	rsbs	r0, r0, #1
   12a58:	movcc	r0, #0
   12a5c:	cmp	r3, #0
   12a60:	orrne	r0, r0, #4
   12a64:	pop	{r4, pc}
   12a68:	mov	r0, r4
   12a6c:	bl	1b9f4 <strspn@plt+0x182e4>
   12a70:	cmp	r0, #0
   12a74:	movne	r0, #5
   12a78:	moveq	r0, #1
   12a7c:	pop	{r4, pc}
   12a80:	ldr	r0, [pc, #72]	; 12ad0 <strspn@plt+0xf3c0>
   12a84:	movw	r2, #2103	; 0x837
   12a88:	ldr	r1, [pc, #68]	; 12ad4 <strspn@plt+0xf3c4>
   12a8c:	ldr	r3, [pc, #68]	; 12ad8 <strspn@plt+0xf3c8>
   12a90:	add	r0, pc, r0
   12a94:	add	r1, pc, r1
   12a98:	add	r3, pc, r3
   12a9c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12aa0:	mvn	r0, #21
   12aa4:	pop	{r4, pc}
   12aa8:	ldr	r0, [pc, #44]	; 12adc <strspn@plt+0xf3cc>
   12aac:	movw	r2, #2104	; 0x838
   12ab0:	ldr	r1, [pc, #40]	; 12ae0 <strspn@plt+0xf3d0>
   12ab4:	ldr	r3, [pc, #40]	; 12ae4 <strspn@plt+0xf3d4>
   12ab8:	add	r0, pc, r0
   12abc:	add	r1, pc, r1
   12ac0:	add	r3, pc, r3
   12ac4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12ac8:	mvn	r0, #9
   12acc:	pop	{r4, pc}
   12ad0:	andeq	fp, r3, r4, lsr r7
   12ad4:	andeq	r8, r3, r0, ror sp
   12ad8:	andeq	r9, r3, ip, ror #21
   12adc:	andeq	r9, r3, r0, asr #32
   12ae0:	andeq	r8, r3, r8, asr #26
   12ae4:	andeq	r9, r3, r4, asr #21
   12ae8:	push	{r3, r4, r5, lr}
   12aec:	subs	r4, r0, #0
   12af0:	mov	r5, r1
   12af4:	beq	12c0c <strspn@plt+0xf4fc>
   12af8:	cmp	r1, #0
   12afc:	beq	12be4 <strspn@plt+0xf4d4>
   12b00:	bl	12164 <strspn@plt+0xea54>
   12b04:	cmp	r0, #0
   12b08:	bne	12bbc <strspn@plt+0xf4ac>
   12b0c:	ldr	r3, [r4, #4]
   12b10:	sub	r2, r3, #1
   12b14:	cmp	r2, #3
   12b18:	bhi	12b3c <strspn@plt+0xf42c>
   12b1c:	ldr	r2, [r4, #1116]	; 0x45c
   12b20:	cmp	r2, #0
   12b24:	beq	12b4c <strspn@plt+0xf43c>
   12b28:	mov	r2, #0
   12b2c:	mov	r3, #0
   12b30:	mov	r0, #1
   12b34:	strd	r2, [r5]
   12b38:	pop	{r3, r4, r5, pc}
   12b3c:	cmp	r3, #5
   12b40:	beq	12b28 <strspn@plt+0xf418>
   12b44:	mvn	r0, #106	; 0x6a
   12b48:	pop	{r3, r4, r5, pc}
   12b4c:	cmp	r3, #2
   12b50:	beq	12ba8 <strspn@plt+0xf498>
   12b54:	sub	r3, r3, #3
   12b58:	cmp	r3, #1
   12b5c:	bls	12b74 <strspn@plt+0xf464>
   12b60:	mvn	r2, #0
   12b64:	mvn	r3, #0
   12b68:	mov	r0, #0
   12b6c:	strd	r2, [r5]
   12b70:	pop	{r3, r4, r5, pc}
   12b74:	ldr	r3, [r4, #44]	; 0x2c
   12b78:	cmp	r3, #0
   12b7c:	bne	12b28 <strspn@plt+0xf418>
   12b80:	ldr	r0, [r4, #124]	; 0x7c
   12b84:	bl	43454 <sd_bus_creds_has_bounding_cap@@Base+0x15b2c>
   12b88:	cmp	r0, #0
   12b8c:	beq	12b60 <strspn@plt+0xf450>
   12b90:	ldrd	r2, [r0, #8]
   12b94:	orrs	r1, r2, r3
   12b98:	beq	12b60 <strspn@plt+0xf450>
   12b9c:	strd	r2, [r5]
   12ba0:	mov	r0, #1
   12ba4:	pop	{r3, r4, r5, pc}
   12ba8:	mov	r3, #368	; 0x170
   12bac:	mov	r0, #1
   12bb0:	ldrd	r2, [r3, r4]
   12bb4:	strd	r2, [r5]
   12bb8:	pop	{r3, r4, r5, pc}
   12bbc:	ldr	r0, [pc, #112]	; 12c34 <strspn@plt+0xf524>
   12bc0:	movw	r2, #2133	; 0x855
   12bc4:	ldr	r1, [pc, #108]	; 12c38 <strspn@plt+0xf528>
   12bc8:	ldr	r3, [pc, #108]	; 12c3c <strspn@plt+0xf52c>
   12bcc:	add	r0, pc, r0
   12bd0:	add	r1, pc, r1
   12bd4:	add	r3, pc, r3
   12bd8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12bdc:	mvn	r0, #9
   12be0:	pop	{r3, r4, r5, pc}
   12be4:	ldr	r0, [pc, #84]	; 12c40 <strspn@plt+0xf530>
   12be8:	movw	r2, #2132	; 0x854
   12bec:	ldr	r1, [pc, #80]	; 12c44 <strspn@plt+0xf534>
   12bf0:	ldr	r3, [pc, #80]	; 12c48 <strspn@plt+0xf538>
   12bf4:	add	r0, pc, r0
   12bf8:	add	r1, pc, r1
   12bfc:	add	r3, pc, r3
   12c00:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12c04:	mvn	r0, #21
   12c08:	pop	{r3, r4, r5, pc}
   12c0c:	ldr	r0, [pc, #56]	; 12c4c <strspn@plt+0xf53c>
   12c10:	movw	r2, #2131	; 0x853
   12c14:	ldr	r1, [pc, #52]	; 12c50 <strspn@plt+0xf540>
   12c18:	ldr	r3, [pc, #52]	; 12c54 <strspn@plt+0xf544>
   12c1c:	add	r0, pc, r0
   12c20:	add	r1, pc, r1
   12c24:	add	r3, pc, r3
   12c28:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   12c2c:	mvn	r0, #21
   12c30:	pop	{r3, r4, r5, pc}
   12c34:	andeq	r8, r3, ip, lsr #30
   12c38:	andeq	r8, r3, r4, lsr ip
   12c3c:	andeq	r9, r3, r0, asr #15
   12c40:	andeq	r9, r3, r0, ror r0
   12c44:	andeq	r8, r3, ip, lsl #24
   12c48:	muleq	r3, r8, r7
   12c4c:	andeq	fp, r3, r8, lsr #11
   12c50:	andeq	r8, r3, r4, ror #23
   12c54:	andeq	r9, r3, r0, ror r7
   12c58:	ldr	r3, [pc, #392]	; 12de8 <strspn@plt+0xf6d8>
   12c5c:	cmp	r0, #0
   12c60:	ldr	r2, [pc, #388]	; 12dec <strspn@plt+0xf6dc>
   12c64:	add	r3, pc, r3
   12c68:	push	{r4, r5, r6, r7, lr}
   12c6c:	sub	sp, sp, #28
   12c70:	ldr	r6, [r3, r2]
   12c74:	mov	r4, r1
   12c78:	ldr	r3, [r6]
   12c7c:	str	r3, [sp, #20]
   12c80:	beq	12dc8 <strspn@plt+0xf6b8>
   12c84:	cmp	r1, #0
   12c88:	beq	12da8 <strspn@plt+0xf698>
   12c8c:	mov	r0, r1
   12c90:	bl	129f0 <strspn@plt+0xf2e0>
   12c94:	subs	r5, r0, #0
   12c98:	blt	12d24 <strspn@plt+0xf614>
   12c9c:	ldr	r2, [r4, #12]
   12ca0:	ldr	r3, [r4, #8]
   12ca4:	cmp	r2, r3
   12ca8:	beq	12d88 <strspn@plt+0xf678>
   12cac:	and	r1, r5, #1
   12cb0:	ldr	r0, [r4, #992]	; 0x3e0
   12cb4:	bl	380d8 <sd_bus_creds_has_bounding_cap@@Base+0xa7b0>
   12cb8:	mov	r7, r5
   12cbc:	subs	r5, r0, #0
   12cc0:	blt	12d24 <strspn@plt+0xf614>
   12cc4:	and	r1, r7, #4
   12cc8:	ldr	r0, [r4, #996]	; 0x3e4
   12ccc:	bl	380d8 <sd_bus_creds_has_bounding_cap@@Base+0xa7b0>
   12cd0:	mov	r5, r0
   12cd4:	cmp	r5, #0
   12cd8:	blt	12d24 <strspn@plt+0xf614>
   12cdc:	mov	r0, r4
   12ce0:	add	r1, sp, #8
   12ce4:	bl	12ae8 <strspn@plt+0xf3d8>
   12ce8:	subs	r5, r0, #0
   12cec:	blt	12d24 <strspn@plt+0xf614>
   12cf0:	beq	12d08 <strspn@plt+0xf5f8>
   12cf4:	ldr	r0, [r4, #1000]	; 0x3e8
   12cf8:	ldrd	r2, [sp, #8]
   12cfc:	bl	38a8c <sd_bus_creds_has_bounding_cap@@Base+0xb164>
   12d00:	cmp	r0, #0
   12d04:	blt	12d9c <strspn@plt+0xf68c>
   12d08:	cmp	r5, #0
   12d0c:	ldr	r0, [r4, #1000]	; 0x3e8
   12d10:	movle	r1, #0
   12d14:	movgt	r1, #1
   12d18:	bl	383d8 <sd_bus_creds_has_bounding_cap@@Base+0xaab0>
   12d1c:	subs	r5, r0, #0
   12d20:	bge	12d38 <strspn@plt+0xf628>
   12d24:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   12d28:	cmp	r0, #6
   12d2c:	bgt	12d54 <strspn@plt+0xf644>
   12d30:	mov	r0, r4
   12d34:	bl	104e4 <strspn@plt+0xcdd4>
   12d38:	ldr	r2, [sp, #20]
   12d3c:	mov	r0, #1
   12d40:	ldr	r3, [r6]
   12d44:	cmp	r2, r3
   12d48:	bne	12da4 <strspn@plt+0xf694>
   12d4c:	add	sp, sp, #28
   12d50:	pop	{r4, r5, r6, r7, pc}
   12d54:	ldr	lr, [pc, #148]	; 12df0 <strspn@plt+0xf6e0>
   12d58:	mov	r1, r5
   12d5c:	ldr	ip, [pc, #144]	; 12df4 <strspn@plt+0xf6e4>
   12d60:	movw	r3, #3109	; 0xc25
   12d64:	ldr	r2, [pc, #140]	; 12df8 <strspn@plt+0xf6e8>
   12d68:	add	lr, pc, lr
   12d6c:	add	ip, pc, ip
   12d70:	str	lr, [sp]
   12d74:	add	r2, pc, r2
   12d78:	str	ip, [sp, #4]
   12d7c:	mov	r0, #7
   12d80:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   12d84:	b	12d30 <strspn@plt+0xf620>
   12d88:	mov	r1, r5
   12d8c:	ldr	r0, [r4, #992]	; 0x3e0
   12d90:	bl	380d8 <sd_bus_creds_has_bounding_cap@@Base+0xa7b0>
   12d94:	mov	r5, r0
   12d98:	b	12cd4 <strspn@plt+0xf5c4>
   12d9c:	mov	r5, r0
   12da0:	b	12d24 <strspn@plt+0xf614>
   12da4:	bl	314c <__stack_chk_fail@plt>
   12da8:	ldr	r0, [pc, #76]	; 12dfc <strspn@plt+0xf6ec>
   12dac:	movw	r2, #3069	; 0xbfd
   12db0:	ldr	r1, [pc, #72]	; 12e00 <strspn@plt+0xf6f0>
   12db4:	ldr	r3, [pc, #72]	; 12e04 <strspn@plt+0xf6f4>
   12db8:	add	r0, pc, r0
   12dbc:	add	r1, pc, r1
   12dc0:	add	r3, pc, r3
   12dc4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   12dc8:	ldr	r0, [pc, #56]	; 12e08 <strspn@plt+0xf6f8>
   12dcc:	movw	r2, #3068	; 0xbfc
   12dd0:	ldr	r1, [pc, #52]	; 12e0c <strspn@plt+0xf6fc>
   12dd4:	ldr	r3, [pc, #52]	; 12e10 <strspn@plt+0xf700>
   12dd8:	add	r0, pc, r0
   12ddc:	add	r1, pc, r1
   12de0:	add	r3, pc, r3
   12de4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   12de8:	muleq	r5, r4, r0
   12dec:	andeq	r0, r0, r8, lsr #5
   12df0:	andeq	r9, r3, r4, lsl #12
   12df4:	andeq	r8, r3, r8, lsl #30
   12df8:	muleq	r3, r0, sl
   12dfc:	andeq	fp, r3, ip, lsl #8
   12e00:	andeq	r8, r3, r8, asr #20
   12e04:	andeq	r9, r3, ip, ror r7
   12e08:	strdeq	lr, [r3], -r8
   12e0c:	andeq	r8, r3, r8, lsr #20
   12e10:	andeq	r9, r3, ip, asr r7
   12e14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12e18:	mov	r6, r2
   12e1c:	ldr	r5, [pc, #484]	; 13008 <strspn@plt+0xf8f8>
   12e20:	sub	sp, sp, #40	; 0x28
   12e24:	ldr	ip, [pc, #480]	; 1300c <strspn@plt+0xf8fc>
   12e28:	subs	r9, r0, #0
   12e2c:	add	r5, pc, r5
   12e30:	mov	r7, r3
   12e34:	mov	r4, r1
   12e38:	mov	r3, #0
   12e3c:	ldr	r8, [r5, ip]
   12e40:	mov	r2, r5
   12e44:	str	r3, [sp, #20]
   12e48:	str	r3, [sp, #24]
   12e4c:	ldr	r2, [r8]
   12e50:	str	r3, [sp, #28]
   12e54:	str	r3, [sp, #32]
   12e58:	str	r2, [sp, #36]	; 0x24
   12e5c:	beq	12fe8 <strspn@plt+0xf8d8>
   12e60:	ldr	r3, [r9, #4]
   12e64:	cmp	r3, #5
   12e68:	moveq	r0, #1
   12e6c:	beq	12f68 <strspn@plt+0xf858>
   12e70:	sub	r3, r3, #1
   12e74:	cmp	r3, #3
   12e78:	bhi	12fdc <strspn@plt+0xf8cc>
   12e7c:	bl	129f0 <strspn@plt+0xf2e0>
   12e80:	subs	sl, r0, #0
   12e84:	movlt	r0, sl
   12e88:	blt	12f68 <strspn@plt+0xf858>
   12e8c:	cmp	r4, #0
   12e90:	beq	12f80 <strspn@plt+0xf870>
   12e94:	orr	sl, sl, #1
   12e98:	mvn	r4, #0
   12e9c:	mvn	r5, #0
   12ea0:	mvn	r2, #0
   12ea4:	mvn	r3, #0
   12ea8:	cmp	r7, r3
   12eac:	cmpeq	r6, r2
   12eb0:	beq	12ee0 <strspn@plt+0xf7d0>
   12eb4:	cmp	r7, r5
   12eb8:	cmpeq	r6, r4
   12ebc:	and	r3, r4, r5
   12ec0:	movcs	r2, #0
   12ec4:	movcc	r2, #1
   12ec8:	cmn	r3, #1
   12ecc:	movne	r3, #0
   12ed0:	moveq	r3, #1
   12ed4:	orrs	r3, r2, r3
   12ed8:	movne	r4, r6
   12edc:	movne	r5, r7
   12ee0:	ldr	r3, [r9, #8]
   12ee4:	ldr	r2, [r9, #12]
   12ee8:	cmp	r3, r2
   12eec:	str	r3, [sp, #20]
   12ef0:	uxthne	sl, sl
   12ef4:	strne	r2, [sp, #28]
   12ef8:	andne	r3, sl, #1
   12efc:	strheq	sl, [sp, #24]
   12f00:	andne	sl, sl, #4
   12f04:	strhne	r3, [sp, #24]
   12f08:	moveq	r6, #1
   12f0c:	movne	r6, #2
   12f10:	strhne	sl, [sp, #32]
   12f14:	mvn	r2, #0
   12f18:	mvn	r3, #0
   12f1c:	cmp	r5, r3
   12f20:	cmpeq	r4, r2
   12f24:	moveq	r0, #0
   12f28:	beq	12f3c <strspn@plt+0xf82c>
   12f2c:	mov	r2, r4
   12f30:	mov	r3, r5
   12f34:	add	r0, sp, #8
   12f38:	bl	3fbc0 <sd_bus_creds_has_bounding_cap@@Base+0x12298>
   12f3c:	mov	r2, r0
   12f40:	mov	r3, #16
   12f44:	mov	r1, r6
   12f48:	str	r3, [sp]
   12f4c:	add	r0, sp, #20
   12f50:	mov	r3, #0
   12f54:	bl	3020 <__ppoll_chk@plt>
   12f58:	cmp	r0, #0
   12f5c:	blt	12fcc <strspn@plt+0xf8bc>
   12f60:	movle	r0, #0
   12f64:	movgt	r0, #1
   12f68:	ldr	r2, [sp, #36]	; 0x24
   12f6c:	ldr	r3, [r8]
   12f70:	cmp	r2, r3
   12f74:	bne	12fe4 <strspn@plt+0xf8d4>
   12f78:	add	sp, sp, #40	; 0x28
   12f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12f80:	mov	r0, r9
   12f84:	add	r1, sp, #8
   12f88:	bl	12ae8 <strspn@plt+0xf3d8>
   12f8c:	cmp	r0, #0
   12f90:	blt	12f68 <strspn@plt+0xf858>
   12f94:	mvneq	r4, #0
   12f98:	mvneq	r5, #0
   12f9c:	beq	12ea0 <strspn@plt+0xf790>
   12fa0:	mov	r0, #1
   12fa4:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   12fa8:	ldrd	r4, [sp, #8]
   12fac:	cmp	r1, r5
   12fb0:	cmpeq	r0, r4
   12fb4:	movcs	r4, #0
   12fb8:	movcs	r5, #0
   12fbc:	bcs	12ea0 <strspn@plt+0xf790>
   12fc0:	subs	r4, r4, r0
   12fc4:	sbc	r5, r5, r1
   12fc8:	b	12ea0 <strspn@plt+0xf790>
   12fcc:	bl	33f8 <__errno_location@plt>
   12fd0:	ldr	r0, [r0]
   12fd4:	rsb	r0, r0, #0
   12fd8:	b	12f68 <strspn@plt+0xf858>
   12fdc:	mvn	r0, #106	; 0x6a
   12fe0:	b	12f68 <strspn@plt+0xf858>
   12fe4:	bl	314c <__stack_chk_fail@plt>
   12fe8:	ldr	r0, [pc, #32]	; 13010 <strspn@plt+0xf900>
   12fec:	movw	r2, #2793	; 0xae9
   12ff0:	ldr	r1, [pc, #28]	; 13014 <strspn@plt+0xf904>
   12ff4:	ldr	r3, [pc, #28]	; 13018 <strspn@plt+0xf908>
   12ff8:	add	r0, pc, r0
   12ffc:	add	r1, pc, r1
   13000:	add	r3, pc, r3
   13004:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   13008:	andeq	r8, r5, ip, asr #29
   1300c:	andeq	r0, r0, r8, lsr #5
   13010:	andeq	fp, r3, ip, asr #3
   13014:	andeq	r8, r3, r8, lsl #16
   13018:	andeq	r9, r3, ip, lsl #9
   1301c:	push	{r4, r5, r6, lr}
   13020:	subs	r6, r0, #0
   13024:	mov	r4, r2
   13028:	mov	r5, r3
   1302c:	beq	130a4 <strspn@plt+0xf994>
   13030:	bl	12164 <strspn@plt+0xea54>
   13034:	cmp	r0, #0
   13038:	bne	1307c <strspn@plt+0xf96c>
   1303c:	ldr	r3, [r6, #4]
   13040:	cmp	r3, #5
   13044:	popeq	{r4, r5, r6, pc}
   13048:	sub	r3, r3, #1
   1304c:	cmp	r3, #3
   13050:	bhi	13074 <strspn@plt+0xf964>
   13054:	ldr	r1, [r6, #44]	; 0x2c
   13058:	cmp	r1, #0
   1305c:	popne	{r4, r5, r6, pc}
   13060:	mov	r0, r6
   13064:	mov	r2, r4
   13068:	mov	r3, r5
   1306c:	pop	{r4, r5, r6, lr}
   13070:	b	12e14 <strspn@plt+0xf704>
   13074:	mvn	r0, #106	; 0x6a
   13078:	pop	{r4, r5, r6, pc}
   1307c:	ldr	r0, [pc, #72]	; 130cc <strspn@plt+0xf9bc>
   13080:	movw	r2, #2849	; 0xb21
   13084:	ldr	r1, [pc, #68]	; 130d0 <strspn@plt+0xf9c0>
   13088:	ldr	r3, [pc, #68]	; 130d4 <strspn@plt+0xf9c4>
   1308c:	add	r0, pc, r0
   13090:	add	r1, pc, r1
   13094:	add	r3, pc, r3
   13098:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1309c:	mvn	r0, #9
   130a0:	pop	{r4, r5, r6, pc}
   130a4:	ldr	r0, [pc, #44]	; 130d8 <strspn@plt+0xf9c8>
   130a8:	mov	r2, #2848	; 0xb20
   130ac:	ldr	r1, [pc, #40]	; 130dc <strspn@plt+0xf9cc>
   130b0:	ldr	r3, [pc, #40]	; 130e0 <strspn@plt+0xf9d0>
   130b4:	add	r0, pc, r0
   130b8:	add	r1, pc, r1
   130bc:	add	r3, pc, r3
   130c0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   130c4:	mvn	r0, #21
   130c8:	pop	{r4, r5, r6, pc}
   130cc:	andeq	r8, r3, ip, ror #20
   130d0:	andeq	r8, r3, r4, ror r7
   130d4:	andeq	r9, r3, r0, asr r3
   130d8:	andeq	fp, r3, r0, lsl r1
   130dc:	andeq	r8, r3, ip, asr #14
   130e0:	andeq	r9, r3, r8, lsr #6
   130e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130e8:	mov	r4, r3
   130ec:	ldr	lr, [pc, #500]	; 132e8 <strspn@plt+0xfbd8>
   130f0:	sub	sp, sp, #28
   130f4:	ldr	ip, [pc, #496]	; 132ec <strspn@plt+0xfbdc>
   130f8:	subs	r6, r0, #0
   130fc:	add	lr, pc, lr
   13100:	mov	r9, r1
   13104:	mov	r7, r2
   13108:	ldr	r5, [sp, #64]	; 0x40
   1310c:	ldr	r8, [lr, ip]
   13110:	mov	r2, #0
   13114:	mov	r1, lr
   13118:	str	r2, [sp, #12]
   1311c:	str	r2, [sp, #16]
   13120:	ldr	r3, [r8]
   13124:	str	r3, [sp, #20]
   13128:	beq	13270 <strspn@plt+0xfb60>
   1312c:	cmp	r7, #0
   13130:	beq	132c0 <strspn@plt+0xfbb0>
   13134:	bl	12164 <strspn@plt+0xea54>
   13138:	subs	sl, r0, #0
   1313c:	bne	13298 <strspn@plt+0xfb88>
   13140:	mov	r0, r7
   13144:	add	r1, sp, #12
   13148:	add	r2, sp, #16
   1314c:	bl	3036c <sd_bus_creds_has_bounding_cap@@Base+0x2a44>
   13150:	subs	fp, r0, #0
   13154:	blt	13234 <strspn@plt+0xfb24>
   13158:	rsbs	r1, r9, #1
   1315c:	str	r5, [sp]
   13160:	mov	r0, r6
   13164:	mov	r2, #2
   13168:	movcc	r1, #0
   1316c:	mov	r3, #32
   13170:	bl	365dc <sd_bus_creds_has_bounding_cap@@Base+0x8cb4>
   13174:	subs	sl, r0, #0
   13178:	beq	13264 <strspn@plt+0xfb54>
   1317c:	mov	r3, #984	; 0x3d8
   13180:	str	r4, [sl, #32]
   13184:	ldrd	r4, [r6, r3]
   13188:	adds	r4, r4, #1
   1318c:	adc	r5, r5, #0
   13190:	strd	r4, [r6, r3]
   13194:	strd	r4, [sl, #40]	; 0x28
   13198:	ldrb	r3, [r6, #24]
   1319c:	tst	r3, #4
   131a0:	beq	131fc <strspn@plt+0xfaec>
   131a4:	tst	r3, #1
   131a8:	bne	131d0 <strspn@plt+0xfac0>
   131ac:	mov	r0, r7
   131b0:	bl	341c <__strdup@plt>
   131b4:	cmp	r0, #0
   131b8:	mov	r1, r0
   131bc:	str	r0, [sl, #52]	; 0x34
   131c0:	beq	13264 <strspn@plt+0xfb54>
   131c4:	ldr	lr, [sl, #40]	; 0x28
   131c8:	ldr	ip, [sl, #44]	; 0x2c
   131cc:	b	131dc <strspn@plt+0xfacc>
   131d0:	ldr	r1, [sl, #52]	; 0x34
   131d4:	mov	lr, r4
   131d8:	mov	ip, r5
   131dc:	ldr	r2, [sp, #12]
   131e0:	mov	r0, r6
   131e4:	ldr	r3, [sp, #16]
   131e8:	str	lr, [sp]
   131ec:	str	ip, [sp, #4]
   131f0:	bl	18cfc <strspn@plt+0x155ec>
   131f4:	subs	fp, r0, #0
   131f8:	blt	13234 <strspn@plt+0xfb24>
   131fc:	ldrb	r2, [r6, #25]
   13200:	add	r0, r6, #96	; 0x60
   13204:	add	r3, sl, #32
   13208:	orr	r2, r2, #1
   1320c:	strb	r2, [r6, #25]
   13210:	ldr	r1, [sp, #12]
   13214:	ldr	r2, [sp, #16]
   13218:	bl	3081c <sd_bus_creds_has_bounding_cap@@Base+0x2ef4>
   1321c:	subs	fp, r0, #0
   13220:	blt	13234 <strspn@plt+0xfb24>
   13224:	cmp	r9, #0
   13228:	moveq	sl, r9
   1322c:	strne	sl, [r9]
   13230:	movne	sl, #0
   13234:	ldr	r0, [sp, #12]
   13238:	ldr	r1, [sp, #16]
   1323c:	bl	30330 <sd_bus_creds_has_bounding_cap@@Base+0x2a08>
   13240:	mov	r0, sl
   13244:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13248:	mov	r0, fp
   1324c:	ldr	r2, [sp, #20]
   13250:	ldr	r3, [r8]
   13254:	cmp	r2, r3
   13258:	bne	1326c <strspn@plt+0xfb5c>
   1325c:	add	sp, sp, #28
   13260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13264:	mvn	fp, #11
   13268:	b	13234 <strspn@plt+0xfb24>
   1326c:	bl	314c <__stack_chk_fail@plt>
   13270:	ldr	r0, [pc, #120]	; 132f0 <strspn@plt+0xfbe0>
   13274:	movw	r2, #2941	; 0xb7d
   13278:	ldr	r1, [pc, #116]	; 132f4 <strspn@plt+0xfbe4>
   1327c:	ldr	r3, [pc, #116]	; 132f8 <strspn@plt+0xfbe8>
   13280:	add	r0, pc, r0
   13284:	add	r1, pc, r1
   13288:	add	r3, pc, r3
   1328c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   13290:	mvn	r0, #21
   13294:	b	1324c <strspn@plt+0xfb3c>
   13298:	ldr	r0, [pc, #92]	; 132fc <strspn@plt+0xfbec>
   1329c:	movw	r2, #2943	; 0xb7f
   132a0:	ldr	r1, [pc, #88]	; 13300 <strspn@plt+0xfbf0>
   132a4:	ldr	r3, [pc, #88]	; 13304 <strspn@plt+0xfbf4>
   132a8:	add	r0, pc, r0
   132ac:	add	r1, pc, r1
   132b0:	add	r3, pc, r3
   132b4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   132b8:	mvn	r0, #9
   132bc:	b	1324c <strspn@plt+0xfb3c>
   132c0:	ldr	r0, [pc, #64]	; 13308 <strspn@plt+0xfbf8>
   132c4:	movw	r2, #2942	; 0xb7e
   132c8:	ldr	r1, [pc, #60]	; 1330c <strspn@plt+0xfbfc>
   132cc:	ldr	r3, [pc, #60]	; 13310 <strspn@plt+0xfc00>
   132d0:	add	r0, pc, r0
   132d4:	add	r1, pc, r1
   132d8:	add	r3, pc, r3
   132dc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   132e0:	mvn	r0, #21
   132e4:	b	1324c <strspn@plt+0xfb3c>
   132e8:	strdeq	r8, [r5], -ip
   132ec:	andeq	r0, r0, r8, lsr #5
   132f0:	andeq	sl, r3, r4, asr #30
   132f4:	andeq	r8, r3, r0, lsl #11
   132f8:	muleq	r3, ip, r3
   132fc:	andeq	r8, r3, r0, asr r8
   13300:	andeq	r8, r3, r8, asr r5
   13304:	andeq	r9, r3, r4, ror r3
   13308:	andeq	r7, r3, r8, lsr r4
   1330c:	andeq	r8, r3, r0, lsr r5
   13310:	andeq	r9, r3, ip, asr #6
   13314:	push	{r4, lr}
   13318:	subs	r4, r0, #0
   1331c:	beq	13388 <strspn@plt+0xfc78>
   13320:	ldr	r3, [r4, #1008]	; 0x3f0
   13324:	cmp	r3, #0
   13328:	beq	13380 <strspn@plt+0xfc70>
   1332c:	bl	105d4 <strspn@plt+0xcec4>
   13330:	ldr	r0, [r4, #1000]	; 0x3e8
   13334:	cmp	r0, #0
   13338:	beq	13350 <strspn@plt+0xfc40>
   1333c:	mov	r1, #0
   13340:	bl	383d8 <sd_bus_creds_has_bounding_cap@@Base+0xaab0>
   13344:	ldr	r0, [r4, #1000]	; 0x3e8
   13348:	bl	375b0 <sd_bus_creds_has_bounding_cap@@Base+0x9c88>
   1334c:	str	r0, [r4, #1000]	; 0x3e8
   13350:	ldr	r0, [r4, #1004]	; 0x3ec
   13354:	cmp	r0, #0
   13358:	beq	13370 <strspn@plt+0xfc60>
   1335c:	mov	r1, #0
   13360:	bl	383d8 <sd_bus_creds_has_bounding_cap@@Base+0xaab0>
   13364:	ldr	r0, [r4, #1004]	; 0x3ec
   13368:	bl	375b0 <sd_bus_creds_has_bounding_cap@@Base+0x9c88>
   1336c:	str	r0, [r4, #1004]	; 0x3ec
   13370:	ldr	r0, [r4, #1008]	; 0x3f0
   13374:	bl	3778c <sd_bus_creds_has_bounding_cap@@Base+0x9e64>
   13378:	mov	r3, #1
   1337c:	str	r0, [r4, #1008]	; 0x3f0
   13380:	mov	r0, r3
   13384:	pop	{r4, pc}
   13388:	ldr	r0, [pc, #32]	; 133b0 <strspn@plt+0xfca0>
   1338c:	movw	r2, #3246	; 0xcae
   13390:	ldr	r1, [pc, #28]	; 133b4 <strspn@plt+0xfca4>
   13394:	ldr	r3, [pc, #28]	; 133b8 <strspn@plt+0xfca8>
   13398:	add	r0, pc, r0
   1339c:	add	r1, pc, r1
   133a0:	add	r3, pc, r3
   133a4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   133a8:	mvn	r3, #21
   133ac:	b	13380 <strspn@plt+0xfc70>
   133b0:	andeq	sl, r3, ip, lsr #28
   133b4:	andeq	r8, r3, r8, ror #8
   133b8:	muleq	r3, r8, r2
   133bc:	push	{r3, r4, r5, lr}
   133c0:	subs	r5, r0, #0
   133c4:	beq	13570 <strspn@plt+0xfe60>
   133c8:	ldr	r3, [r5, #1116]	; 0x45c
   133cc:	cmp	r3, #0
   133d0:	bne	13550 <strspn@plt+0xfe40>
   133d4:	mov	r3, #6
   133d8:	str	r3, [r5, #4]
   133dc:	bl	13314 <strspn@plt+0xfc04>
   133e0:	ldr	r4, [r5, #1120]	; 0x460
   133e4:	cmp	r4, #0
   133e8:	beq	13414 <strspn@plt+0xfd04>
   133ec:	ldrb	r3, [r4, #12]
   133f0:	tst	r3, #32
   133f4:	beq	13530 <strspn@plt+0xfe20>
   133f8:	mov	r0, r4
   133fc:	bl	36710 <sd_bus_creds_has_bounding_cap@@Base+0x8de8>
   13400:	mov	r0, r4
   13404:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13408:	ldr	r4, [r5, #1120]	; 0x460
   1340c:	cmp	r4, #0
   13410:	bne	133ec <strspn@plt+0xfcdc>
   13414:	ldr	r3, [r5, #1032]	; 0x408
   13418:	mov	r0, r5
   1341c:	cmp	r3, #0
   13420:	movne	r2, #0
   13424:	strne	r2, [r3]
   13428:	bl	10650 <strspn@plt+0xcf40>
   1342c:	ldr	r0, [r5, #420]	; 0x1a4
   13430:	cmp	r0, #0
   13434:	beq	13440 <strspn@plt+0xfd30>
   13438:	mov	r1, #16777216	; 0x1000000
   1343c:	bl	3518 <munmap@plt>
   13440:	ldr	r0, [r5, #388]	; 0x184
   13444:	bl	3080 <free@plt>
   13448:	ldr	r0, [r5, #32]
   1344c:	bl	3080 <free@plt>
   13450:	ldr	r0, [r5, #80]	; 0x50
   13454:	bl	3080 <free@plt>
   13458:	ldr	r0, [r5, #360]	; 0x168
   1345c:	bl	3080 <free@plt>
   13460:	ldr	r0, [r5, #312]	; 0x138
   13464:	bl	3080 <free@plt>
   13468:	ldr	r0, [r5, #280]	; 0x118
   1346c:	bl	3080 <free@plt>
   13470:	ldr	r0, [r5, #284]	; 0x11c
   13474:	bl	3080 <free@plt>
   13478:	ldr	r0, [r5, #1096]	; 0x448
   1347c:	bl	3080 <free@plt>
   13480:	ldr	r0, [r5, #1100]	; 0x44c
   13484:	bl	3080 <free@plt>
   13488:	ldr	r0, [r5, #1104]	; 0x450
   1348c:	bl	3080 <free@plt>
   13490:	ldr	r0, [r5, #408]	; 0x198
   13494:	bl	3080 <free@plt>
   13498:	ldr	r0, [r5, #412]	; 0x19c
   1349c:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   134a0:	ldr	r1, [r5, #404]	; 0x194
   134a4:	ldr	r0, [r5, #400]	; 0x190
   134a8:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   134ac:	ldr	r0, [r5, #400]	; 0x190
   134b0:	bl	3080 <free@plt>
   134b4:	mov	r0, r5
   134b8:	bl	10904 <strspn@plt+0xd1f4>
   134bc:	ldr	r0, [r5, #128]	; 0x80
   134c0:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   134c4:	ldr	r0, [r5, #124]	; 0x7c
   134c8:	bl	43240 <sd_bus_creds_has_bounding_cap@@Base+0x15918>
   134cc:	ldr	r3, [r5, #96]	; 0x60
   134d0:	cmp	r3, #0
   134d4:	bne	135d0 <strspn@plt+0xfec0>
   134d8:	add	r0, r5, #96	; 0x60
   134dc:	bl	30cdc <sd_bus_creds_has_bounding_cap@@Base+0x33b4>
   134e0:	ldr	r0, [r5, #140]	; 0x8c
   134e4:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   134e8:	ldr	r0, [r5, #144]	; 0x90
   134ec:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   134f0:	ldr	r4, [r5, #136]	; 0x88
   134f4:	mov	r0, r4
   134f8:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   134fc:	cmp	r0, #0
   13500:	bne	135b0 <strspn@plt+0xfea0>
   13504:	mov	r0, r4
   13508:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
   1350c:	mov	r0, r5
   13510:	bl	20690 <strspn@plt+0x1cf80>
   13514:	add	r0, r5, #424	; 0x1a8
   13518:	bl	3044 <pthread_mutex_destroy@plt>
   1351c:	cmp	r0, #0
   13520:	bne	13590 <strspn@plt+0xfe80>
   13524:	mov	r0, r5
   13528:	pop	{r3, r4, r5, lr}
   1352c:	b	3080 <free@plt>
   13530:	ldr	r0, [pc, #184]	; 135f0 <strspn@plt+0xfee0>
   13534:	mov	r2, #111	; 0x6f
   13538:	ldr	r1, [pc, #180]	; 135f4 <strspn@plt+0xfee4>
   1353c:	ldr	r3, [pc, #180]	; 135f8 <strspn@plt+0xfee8>
   13540:	add	r0, pc, r0
   13544:	add	r1, pc, r1
   13548:	add	r3, pc, r3
   1354c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   13550:	ldr	r0, [pc, #164]	; 135fc <strspn@plt+0xfeec>
   13554:	mov	r2, #97	; 0x61
   13558:	ldr	r1, [pc, #160]	; 13600 <strspn@plt+0xfef0>
   1355c:	ldr	r3, [pc, #160]	; 13604 <strspn@plt+0xfef4>
   13560:	add	r0, pc, r0
   13564:	add	r1, pc, r1
   13568:	add	r3, pc, r3
   1356c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   13570:	ldr	r0, [pc, #144]	; 13608 <strspn@plt+0xfef8>
   13574:	mov	r2, #96	; 0x60
   13578:	ldr	r1, [pc, #140]	; 1360c <strspn@plt+0xfefc>
   1357c:	ldr	r3, [pc, #140]	; 13610 <strspn@plt+0xff00>
   13580:	add	r0, pc, r0
   13584:	add	r1, pc, r1
   13588:	add	r3, pc, r3
   1358c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   13590:	ldr	r0, [pc, #124]	; 13614 <strspn@plt+0xff04>
   13594:	mov	r2, #157	; 0x9d
   13598:	ldr	r1, [pc, #120]	; 13618 <strspn@plt+0xff08>
   1359c:	ldr	r3, [pc, #120]	; 1361c <strspn@plt+0xff0c>
   135a0:	add	r0, pc, r0
   135a4:	add	r1, pc, r1
   135a8:	add	r3, pc, r3
   135ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   135b0:	ldr	r0, [pc, #104]	; 13620 <strspn@plt+0xff10>
   135b4:	mov	r2, #152	; 0x98
   135b8:	ldr	r1, [pc, #100]	; 13624 <strspn@plt+0xff14>
   135bc:	ldr	r3, [pc, #100]	; 13628 <strspn@plt+0xff18>
   135c0:	add	r0, pc, r0
   135c4:	add	r1, pc, r1
   135c8:	add	r3, pc, r3
   135cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   135d0:	ldr	r0, [pc, #84]	; 1362c <strspn@plt+0xff1c>
   135d4:	mov	r2, #146	; 0x92
   135d8:	ldr	r1, [pc, #80]	; 13630 <strspn@plt+0xff20>
   135dc:	ldr	r3, [pc, #80]	; 13634 <strspn@plt+0xff24>
   135e0:	add	r0, pc, r0
   135e4:	add	r1, pc, r1
   135e8:	add	r3, pc, r3
   135ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   135f0:	andeq	r8, r3, r4, lsl #15
   135f4:	andeq	r8, r3, r0, asr #5
   135f8:	andeq	r9, r3, r8, lsl #3
   135fc:	andeq	r8, r3, r4, asr r7
   13600:	andeq	r8, r3, r0, lsr #5
   13604:	andeq	r9, r3, r8, ror #2
   13608:	ldrdeq	r8, [r3], -r4
   1360c:	andeq	r8, r3, r0, lsl #5
   13610:	andeq	r9, r3, r8, asr #2
   13614:	andeq	r8, r3, r8, ror r7
   13618:	andeq	r8, r3, r0, ror #4
   1361c:	andeq	r9, r3, r8, lsr #2
   13620:	andeq	r8, r3, ip, lsr r7
   13624:	andeq	r8, r3, r0, asr #4
   13628:	andeq	r9, r3, r8, lsl #2
   1362c:	strdeq	r8, [r3], -r0
   13630:	andeq	r8, r3, r0, lsr #4
   13634:	andeq	r9, r3, r8, ror #1
   13638:	push	{r3, lr}
   1363c:	subs	r3, r0, #0
   13640:	beq	13668 <strspn@plt+0xff58>
   13644:	dmb	sy
   13648:	ldrex	r2, [r3]
   1364c:	sub	r2, r2, #1
   13650:	strex	r1, r2, [r3]
   13654:	cmp	r1, #0
   13658:	bne	13648 <strspn@plt+0xff38>
   1365c:	cmp	r2, #0
   13660:	dmb	sy
   13664:	beq	13670 <strspn@plt+0xff60>
   13668:	mov	r0, #0
   1366c:	pop	{r3, pc}
   13670:	bl	133bc <strspn@plt+0xfcac>
   13674:	mov	r0, #0
   13678:	pop	{r3, pc}
   1367c:	push	{r4, lr}
   13680:	subs	r4, r0, #0
   13684:	popeq	{r4, pc}
   13688:	ldr	r3, [r4, #4]
   1368c:	cmp	r3, #6
   13690:	popeq	{r4, pc}
   13694:	bl	12164 <strspn@plt+0xea54>
   13698:	cmp	r0, #0
   1369c:	popne	{r4, pc}
   136a0:	mov	r3, #6
   136a4:	mov	r0, r4
   136a8:	str	r3, [r4, #4]
   136ac:	bl	13314 <strspn@plt+0xfc04>
   136b0:	mov	r0, r4
   136b4:	bl	10904 <strspn@plt+0xd1f4>
   136b8:	ldrb	r3, [r4, #24]
   136bc:	tst	r3, #1
   136c0:	popne	{r4, pc}
   136c4:	mov	r0, r4
   136c8:	pop	{r4, lr}
   136cc:	b	10650 <strspn@plt+0xcf40>
   136d0:	ldr	ip, [pc, #3840]	; 145d8 <strspn@plt+0x10ec8>
   136d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136d8:	mov	r9, r1
   136dc:	ldr	r1, [pc, #3832]	; 145dc <strspn@plt+0x10ecc>
   136e0:	add	ip, pc, ip
   136e4:	mov	r5, r3
   136e8:	sub	sp, sp, #236	; 0xec
   136ec:	mov	r3, ip
   136f0:	mov	r6, r0
   136f4:	ldr	fp, [ip, r1]
   136f8:	mov	r4, r2
   136fc:	ldr	r8, [sp, #272]	; 0x110
   13700:	ldr	r3, [fp]
   13704:	str	r3, [sp, #228]	; 0xe4
   13708:	bl	11f64 <strspn@plt+0xe854>
   1370c:	cmp	r6, #0
   13710:	mov	r7, r0
   13714:	beq	14258 <strspn@plt+0x10b48>
   13718:	mov	r0, r6
   1371c:	bl	12164 <strspn@plt+0xea54>
   13720:	cmp	r0, #0
   13724:	bne	141e8 <strspn@plt+0x10ad8>
   13728:	ldr	r3, [r6, #1016]	; 0x3f8
   1372c:	cmp	r3, #0
   13730:	bne	14230 <strspn@plt+0x10b20>
   13734:	ldr	r3, [r6, #1020]	; 0x3fc
   13738:	cmp	r3, #0
   1373c:	bne	14210 <strspn@plt+0x10b00>
   13740:	ldr	r3, [r6, #4]
   13744:	cmp	r3, #6
   13748:	addls	pc, pc, r3, lsl #2
   1374c:	b	13a48 <strspn@plt+0x10338>
   13750:	b	1379c <strspn@plt+0x1008c>
   13754:	b	137a4 <strspn@plt+0x10094>
   13758:	b	137e0 <strspn@plt+0x100d0>
   1375c:	b	13948 <strspn@plt+0x10238>
   13760:	b	13948 <strspn@plt+0x10238>
   13764:	b	137ec <strspn@plt+0x100dc>
   13768:	b	1376c <strspn@plt+0x1005c>
   1376c:	mvn	r5, #103	; 0x67
   13770:	cmp	r7, #0
   13774:	beq	13780 <strspn@plt+0x10070>
   13778:	mov	r0, r7
   1377c:	bl	13638 <strspn@plt+0xff28>
   13780:	ldr	r2, [sp, #228]	; 0xe4
   13784:	mov	r0, r5
   13788:	ldr	r3, [fp]
   1378c:	cmp	r2, r3
   13790:	bne	140c0 <strspn@plt+0x109b0>
   13794:	add	sp, sp, #236	; 0xec
   13798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1379c:	mvn	r5, #106	; 0x6a
   137a0:	b	13770 <strspn@plt+0x10060>
   137a4:	mov	r0, r6
   137a8:	bl	1ca98 <strspn@plt+0x19388>
   137ac:	cmn	r0, #104	; 0x68
   137b0:	beq	13a38 <strspn@plt+0x10328>
   137b4:	add	r3, r0, #108	; 0x6c
   137b8:	cmn	r0, #32
   137bc:	cmpne	r3, #1
   137c0:	bls	13a38 <strspn@plt+0x10328>
   137c4:	cmp	r0, #0
   137c8:	blt	13c84 <strspn@plt+0x10574>
   137cc:	cmp	r8, #0
   137d0:	mov	r5, r0
   137d4:	movne	r3, #0
   137d8:	strne	r3, [r8]
   137dc:	b	13770 <strspn@plt+0x10060>
   137e0:	mov	r0, r6
   137e4:	bl	1cbd8 <strspn@plt+0x194c8>
   137e8:	b	137ac <strspn@plt+0x1009c>
   137ec:	ldr	r0, [r6, #128]	; 0x80
   137f0:	mov	r3, #0
   137f4:	str	r3, [sp, #112]	; 0x70
   137f8:	bl	42024 <sd_bus_creds_has_bounding_cap@@Base+0x146fc>
   137fc:	subs	r9, r0, #0
   13800:	beq	13c94 <strspn@plt+0x10584>
   13804:	ldr	r3, [pc, #3540]	; 145e0 <strspn@plt+0x10ed0>
   13808:	mov	r2, #0
   1380c:	str	r2, [sp, #152]	; 0x98
   13810:	add	ip, sp, #112	; 0x70
   13814:	add	r3, pc, r3
   13818:	str	r2, [sp, #156]	; 0x9c
   1381c:	add	r3, r3, #24
   13820:	str	r2, [sp, #160]	; 0xa0
   13824:	ldrd	r4, [r9, #16]
   13828:	add	r8, sp, #152	; 0x98
   1382c:	ldm	r3, {r0, r1, r2}
   13830:	add	r3, sp, #164	; 0xa4
   13834:	str	ip, [sp, #4]
   13838:	str	r3, [sp]
   1383c:	stm	r3, {r0, r1, r2}
   13840:	mov	r2, r4
   13844:	mov	r3, r5
   13848:	mov	r0, r6
   1384c:	bl	2567c <strspn@plt+0x21f6c>
   13850:	cmp	r0, #0
   13854:	blt	13b00 <strspn@plt+0x103f0>
   13858:	mov	r0, r6
   1385c:	ldr	r1, [sp, #112]	; 0x70
   13860:	add	r8, sp, #152	; 0x98
   13864:	bl	11ff8 <strspn@plt+0xe8e8>
   13868:	cmp	r0, #0
   1386c:	blt	13c8c <strspn@plt+0x1057c>
   13870:	ldrd	r2, [r9, #8]
   13874:	orrs	r5, r2, r3
   13878:	bne	13a98 <strspn@plt+0x10388>
   1387c:	ldr	r0, [r6, #128]	; 0x80
   13880:	add	r1, r9, #16
   13884:	add	r8, sp, #152	; 0x98
   13888:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   1388c:	ldr	r1, [sp, #112]	; 0x70
   13890:	mov	r3, #0
   13894:	mov	r2, #0
   13898:	sub	r4, r9, #32
   1389c:	strd	r2, [r9, #16]
   138a0:	add	r8, sp, #152	; 0x98
   138a4:	ldr	r3, [r6, #416]	; 0x1a0
   138a8:	mov	r0, r4
   138ac:	str	r1, [r6, #1016]	; 0x3f8
   138b0:	add	r3, r3, #1
   138b4:	str	r3, [r6, #416]	; 0x1a0
   138b8:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   138bc:	str	r0, [r6, #1020]	; 0x3fc
   138c0:	add	r8, sp, #152	; 0x98
   138c4:	ldr	r2, [r9]
   138c8:	mov	r0, r6
   138cc:	mov	r3, r8
   138d0:	ldr	r1, [sp, #112]	; 0x70
   138d4:	str	r2, [r6, #1024]	; 0x400
   138d8:	ldr	r2, [r9, #-24]	; 0xffffffe8
   138dc:	str	r2, [r6, #1028]	; 0x404
   138e0:	ldr	ip, [r9]
   138e4:	ldr	r2, [r9, #-24]	; 0xffffffe8
   138e8:	blx	ip
   138ec:	mov	r3, #0
   138f0:	str	r3, [r6, #1028]	; 0x404
   138f4:	str	r3, [r6, #1024]	; 0x400
   138f8:	mov	r5, r0
   138fc:	str	r3, [r6, #1020]	; 0x3fc
   13900:	str	r3, [r6, #1016]	; 0x3f8
   13904:	ldrb	r3, [r9, #-20]	; 0xffffffec
   13908:	tst	r3, #32
   1390c:	bne	13a84 <strspn@plt+0x10374>
   13910:	mov	r0, r4
   13914:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13918:	mov	r1, r5
   1391c:	ldr	r0, [sp, #112]	; 0x70
   13920:	mov	r2, r8
   13924:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   13928:	mov	r5, r0
   1392c:	mov	r0, r8
   13930:	bl	19788 <strspn@plt+0x16078>
   13934:	ldr	r0, [sp, #112]	; 0x70
   13938:	cmp	r0, #0
   1393c:	beq	13770 <strspn@plt+0x10060>
   13940:	bl	24088 <strspn@plt+0x20978>
   13944:	b	13770 <strspn@plt+0x10060>
   13948:	ldr	r0, [r6, #124]	; 0x7c
   1394c:	mov	r3, #0
   13950:	str	r3, [sp, #116]	; 0x74
   13954:	str	r3, [sp, #120]	; 0x78
   13958:	str	r3, [sp, #124]	; 0x7c
   1395c:	str	r3, [sp, #100]	; 0x64
   13960:	bl	43454 <sd_bus_creds_has_bounding_cap@@Base+0x15b2c>
   13964:	cmp	r0, #0
   13968:	str	r0, [sp, #64]	; 0x40
   1396c:	beq	13abc <strspn@plt+0x103ac>
   13970:	mov	r0, #1
   13974:	add	r1, sp, #116	; 0x74
   13978:	str	r1, [sp, #80]	; 0x50
   1397c:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   13980:	ldr	ip, [sp, #64]	; 0x40
   13984:	ldrd	r2, [ip, #8]
   13988:	cmp	r1, r3
   1398c:	cmpeq	r0, r2
   13990:	addcc	r1, sp, #116	; 0x74
   13994:	strcc	r1, [sp, #80]	; 0x50
   13998:	movcc	sl, #0
   1399c:	bcs	13b0c <strspn@plt+0x103fc>
   139a0:	ldr	r0, [sp, #100]	; 0x64
   139a4:	cmp	r0, #0
   139a8:	beq	139b0 <strspn@plt+0x102a0>
   139ac:	bl	24088 <strspn@plt+0x20978>
   139b0:	ldr	r0, [sp, #80]	; 0x50
   139b4:	bl	19788 <strspn@plt+0x16078>
   139b8:	cmp	sl, #0
   139bc:	beq	13acc <strspn@plt+0x103bc>
   139c0:	mvn	r3, sl
   139c4:	mov	r5, #0
   139c8:	lsr	r3, r3, #31
   139cc:	str	r5, [sp, #60]	; 0x3c
   139d0:	cmp	r8, #0
   139d4:	moveq	r3, #0
   139d8:	andne	r3, r3, #1
   139dc:	ldr	r4, [sp, #60]	; 0x3c
   139e0:	cmp	r3, #0
   139e4:	mov	r5, sl
   139e8:	movne	r3, #0
   139ec:	strne	r3, [r8]
   139f0:	cmp	r4, #0
   139f4:	beq	13a00 <strspn@plt+0x102f0>
   139f8:	ldr	r0, [sp, #60]	; 0x3c
   139fc:	bl	24088 <strspn@plt+0x20978>
   13a00:	cmn	r5, #104	; 0x68
   13a04:	cmnne	r5, #107	; 0x6b
   13a08:	beq	13a18 <strspn@plt+0x10308>
   13a0c:	cmn	r5, #108	; 0x6c
   13a10:	cmnne	r5, #32
   13a14:	bne	13770 <strspn@plt+0x10060>
   13a18:	mov	r0, r6
   13a1c:	bl	104e4 <strspn@plt+0xcdd4>
   13a20:	cmp	r8, #0
   13a24:	moveq	r5, #1
   13a28:	movne	r3, #0
   13a2c:	movne	r5, #1
   13a30:	strne	r3, [r8]
   13a34:	b	13770 <strspn@plt+0x10060>
   13a38:	mov	r0, r6
   13a3c:	bl	104e4 <strspn@plt+0xcdd4>
   13a40:	mov	r0, #1
   13a44:	b	137cc <strspn@plt+0x100bc>
   13a48:	ldr	r0, [pc, #2964]	; 145e4 <strspn@plt+0x10ed4>
   13a4c:	movw	r2, #2776	; 0xad8
   13a50:	ldr	r1, [pc, #2960]	; 145e8 <strspn@plt+0x10ed8>
   13a54:	ldr	r3, [pc, #2960]	; 145ec <strspn@plt+0x10edc>
   13a58:	add	r0, pc, r0
   13a5c:	add	r1, pc, r1
   13a60:	add	r3, pc, r3
   13a64:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   13a68:	mov	r4, r0
   13a6c:	cmp	r7, #0
   13a70:	beq	13a7c <strspn@plt+0x1036c>
   13a74:	mov	r0, r7
   13a78:	bl	13638 <strspn@plt+0xff28>
   13a7c:	mov	r0, r4
   13a80:	bl	36a4 <_Unwind_Resume@plt>
   13a84:	mov	r0, r4
   13a88:	bl	36710 <sd_bus_creds_has_bounding_cap@@Base+0x8de8>
   13a8c:	mov	r0, r4
   13a90:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13a94:	b	13910 <strspn@plt+0x10200>
   13a98:	ldr	r0, [r6, #124]	; 0x7c
   13a9c:	mov	r1, r9
   13aa0:	add	r2, r9, #24
   13aa4:	add	r8, sp, #152	; 0x98
   13aa8:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   13aac:	mov	r2, #0
   13ab0:	mov	r3, #0
   13ab4:	strd	r2, [r9, #8]
   13ab8:	b	1387c <strspn@plt+0x1016c>
   13abc:	add	r2, sp, #116	; 0x74
   13ac0:	ldr	sl, [sp, #64]	; 0x40
   13ac4:	str	r2, [sp, #80]	; 0x50
   13ac8:	b	139b0 <strspn@plt+0x102a0>
   13acc:	mov	r0, r6
   13ad0:	bl	101fc <strspn@plt+0xcaec>
   13ad4:	subs	sl, r0, #0
   13ad8:	bne	139c0 <strspn@plt+0x102b0>
   13adc:	ldr	r0, [r6, #1116]	; 0x45c
   13ae0:	cmp	r0, #0
   13ae4:	beq	13d2c <strspn@plt+0x1061c>
   13ae8:	bl	36214 <sd_bus_creds_has_bounding_cap@@Base+0x88ec>
   13aec:	mov	r3, #1
   13af0:	mov	r4, #0
   13af4:	mov	sl, r3
   13af8:	str	r4, [sp, #60]	; 0x3c
   13afc:	b	139d0 <strspn@plt+0x102c0>
   13b00:	mov	r5, r0
   13b04:	add	r8, sp, #152	; 0x98
   13b08:	b	1392c <strspn@plt+0x1021c>
   13b0c:	ldr	r2, [pc, #2780]	; 145f0 <strspn@plt+0x10ee0>
   13b10:	add	r3, sp, #128	; 0x80
   13b14:	ldrd	r0, [ip, #16]
   13b18:	add	ip, sp, #100	; 0x64
   13b1c:	add	r2, pc, r2
   13b20:	str	r3, [sp]
   13b24:	str	ip, [sp, #4]
   13b28:	add	ip, sp, #116	; 0x74
   13b2c:	strd	r0, [sp, #72]	; 0x48
   13b30:	ldm	r2, {r0, r1, r2}
   13b34:	str	ip, [sp, #80]	; 0x50
   13b38:	stm	r3, {r0, r1, r2}
   13b3c:	mov	r0, r6
   13b40:	ldrd	r2, [sp, #72]	; 0x48
   13b44:	bl	2567c <strspn@plt+0x21f6c>
   13b48:	subs	sl, r0, #0
   13b4c:	addlt	lr, sp, #116	; 0x74
   13b50:	strlt	lr, [sp, #80]	; 0x50
   13b54:	blt	139a0 <strspn@plt+0x10290>
   13b58:	mov	r0, r6
   13b5c:	ldr	r1, [sp, #100]	; 0x64
   13b60:	add	r2, sp, #116	; 0x74
   13b64:	str	r2, [sp, #80]	; 0x50
   13b68:	bl	11ff8 <strspn@plt+0xe8e8>
   13b6c:	subs	sl, r0, #0
   13b70:	addlt	r3, sp, #116	; 0x74
   13b74:	strlt	r3, [sp, #80]	; 0x50
   13b78:	blt	139a0 <strspn@plt+0x10290>
   13b7c:	ldr	r0, [r6, #124]	; 0x7c
   13b80:	add	ip, sp, #116	; 0x74
   13b84:	str	ip, [sp, #80]	; 0x50
   13b88:	bl	43474 <sd_bus_creds_has_bounding_cap@@Base+0x15b4c>
   13b8c:	ldr	lr, [sp, #64]	; 0x40
   13b90:	cmp	lr, r0
   13b94:	bne	14568 <strspn@plt+0x10e58>
   13b98:	ldr	ip, [sp, #64]	; 0x40
   13b9c:	mov	r2, #0
   13ba0:	mov	r3, #0
   13ba4:	add	lr, sp, #116	; 0x74
   13ba8:	add	r1, ip, #16
   13bac:	str	lr, [sp, #80]	; 0x50
   13bb0:	strd	r2, [ip, #8]
   13bb4:	ldr	r0, [r6, #128]	; 0x80
   13bb8:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   13bbc:	ldr	r0, [sp, #64]	; 0x40
   13bc0:	mov	r2, #0
   13bc4:	ldr	r1, [sp, #100]	; 0x64
   13bc8:	mov	r3, #0
   13bcc:	sub	sl, r0, #32
   13bd0:	strd	r2, [r0, #16]
   13bd4:	add	r2, sp, #116	; 0x74
   13bd8:	ldr	r3, [r6, #416]	; 0x1a0
   13bdc:	mov	r0, sl
   13be0:	str	r1, [r6, #1016]	; 0x3f8
   13be4:	add	r3, r3, #1
   13be8:	str	r3, [r6, #416]	; 0x1a0
   13bec:	str	r2, [sp, #80]	; 0x50
   13bf0:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   13bf4:	ldr	ip, [sp, #64]	; 0x40
   13bf8:	add	r3, sp, #116	; 0x74
   13bfc:	str	r0, [r6, #1020]	; 0x3fc
   13c00:	mov	r0, r6
   13c04:	ldr	r1, [sp, #100]	; 0x64
   13c08:	ldr	r2, [ip]
   13c0c:	mov	lr, ip
   13c10:	str	r3, [sp, #80]	; 0x50
   13c14:	str	r2, [r6, #1024]	; 0x400
   13c18:	ldr	r2, [ip, #-24]	; 0xffffffe8
   13c1c:	str	r2, [r6, #1028]	; 0x404
   13c20:	ldr	ip, [ip]
   13c24:	ldr	r2, [lr, #-24]	; 0xffffffe8
   13c28:	blx	ip
   13c2c:	str	r0, [sp, #72]	; 0x48
   13c30:	mov	r3, #0
   13c34:	ldr	r0, [sp, #64]	; 0x40
   13c38:	str	r3, [r6, #1028]	; 0x404
   13c3c:	str	r3, [r6, #1024]	; 0x400
   13c40:	str	r3, [r6, #1020]	; 0x3fc
   13c44:	str	r3, [r6, #1016]	; 0x3f8
   13c48:	ldrb	r3, [r0, #-20]	; 0xffffffec
   13c4c:	tst	r3, #32
   13c50:	beq	13c64 <strspn@plt+0x10554>
   13c54:	mov	r0, sl
   13c58:	bl	36710 <sd_bus_creds_has_bounding_cap@@Base+0x8de8>
   13c5c:	mov	r0, sl
   13c60:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13c64:	mov	r0, sl
   13c68:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13c6c:	ldr	r1, [sp, #72]	; 0x48
   13c70:	ldr	r0, [sp, #100]	; 0x64
   13c74:	ldr	r2, [sp, #80]	; 0x50
   13c78:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   13c7c:	mov	sl, r0
   13c80:	b	139a0 <strspn@plt+0x10290>
   13c84:	mov	r5, r0
   13c88:	b	13770 <strspn@plt+0x10060>
   13c8c:	add	r8, sp, #152	; 0x98
   13c90:	b	13928 <strspn@plt+0x10218>
   13c94:	ldr	ip, [pc, #2392]	; 145f4 <strspn@plt+0x10ee4>
   13c98:	mov	r0, r6
   13c9c:	ldr	r2, [pc, #2388]	; 145f8 <strspn@plt+0x10ee8>
   13ca0:	add	r1, sp, #112	; 0x70
   13ca4:	ldr	r3, [pc, #2384]	; 145fc <strspn@plt+0x10eec>
   13ca8:	add	ip, pc, ip
   13cac:	add	r2, pc, r2
   13cb0:	str	ip, [sp]
   13cb4:	add	r3, pc, r3
   13cb8:	bl	240e8 <strspn@plt+0x209d8>
   13cbc:	cmp	r0, #0
   13cc0:	blt	13d20 <strspn@plt+0x10610>
   13cc4:	mov	r0, r6
   13cc8:	ldr	r1, [sp, #112]	; 0x70
   13ccc:	bl	23e8c <strspn@plt+0x2077c>
   13cd0:	mov	r0, r6
   13cd4:	ldr	r1, [sp, #112]	; 0x70
   13cd8:	bl	11ff8 <strspn@plt+0xe8e8>
   13cdc:	subs	r5, r0, #0
   13ce0:	blt	13934 <strspn@plt+0x10224>
   13ce4:	mov	r0, r6
   13ce8:	bl	1367c <strspn@plt+0xff6c>
   13cec:	ldr	r1, [sp, #112]	; 0x70
   13cf0:	mov	r0, r6
   13cf4:	ldr	r3, [r6, #416]	; 0x1a0
   13cf8:	str	r1, [r6, #1016]	; 0x3f8
   13cfc:	add	r3, r3, #1
   13d00:	str	r3, [r6, #416]	; 0x1a0
   13d04:	bl	10328 <strspn@plt+0xcc18>
   13d08:	subs	r5, r0, #0
   13d0c:	beq	13fb4 <strspn@plt+0x108a4>
   13d10:	ldr	r0, [sp, #112]	; 0x70
   13d14:	mov	r3, #0
   13d18:	str	r3, [r6, #1016]	; 0x3f8
   13d1c:	b	13938 <strspn@plt+0x10228>
   13d20:	mov	r5, r0
   13d24:	ldr	r0, [sp, #112]	; 0x70
   13d28:	b	13938 <strspn@plt+0x10228>
   13d2c:	ldr	r3, [r6, #4]
   13d30:	sub	r3, r3, #3
   13d34:	cmp	r3, #1
   13d38:	bhi	14828 <strspn@plt+0x11118>
   13d3c:	str	sl, [sp, #80]	; 0x50
   13d40:	b	13d6c <strspn@plt+0x1065c>
   13d44:	mov	r0, r6
   13d48:	mov	r1, r9
   13d4c:	mov	r2, r4
   13d50:	mov	r3, r5
   13d54:	bl	10a40 <strspn@plt+0xd330>
   13d58:	cmp	r0, #0
   13d5c:	blt	13fe8 <strspn@plt+0x108d8>
   13d60:	beq	13ff0 <strspn@plt+0x108e0>
   13d64:	mov	ip, #1
   13d68:	str	ip, [sp, #80]	; 0x50
   13d6c:	ldr	r3, [r6, #44]	; 0x2c
   13d70:	cmp	r3, #0
   13d74:	beq	13d44 <strspn@plt+0x10634>
   13d78:	ldr	r0, [r6, #40]	; 0x28
   13d7c:	sub	r3, r3, #1
   13d80:	lsl	r2, r3, #2
   13d84:	mov	r1, r0
   13d88:	ldr	r4, [r1], #4
   13d8c:	str	r3, [r6, #44]	; 0x2c
   13d90:	str	r4, [sp, #60]	; 0x3c
   13d94:	bl	3068 <memmove@plt>
   13d98:	cmp	r4, #0
   13d9c:	beq	13aec <strspn@plt+0x103dc>
   13da0:	ldr	r5, [sp, #60]	; 0x3c
   13da4:	ldr	r3, [r6, #416]	; 0x1a0
   13da8:	str	r5, [r6, #1016]	; 0x3f8
   13dac:	add	r3, r3, #1
   13db0:	str	r3, [r6, #416]	; 0x1a0
   13db4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   13db8:	cmp	r0, #6
   13dbc:	bgt	140c4 <strspn@plt+0x109b4>
   13dc0:	ldr	r3, [r6, #4]
   13dc4:	cmp	r3, #3
   13dc8:	beq	14090 <strspn@plt+0x10980>
   13dcc:	ldr	r4, [sp, #60]	; 0x3c
   13dd0:	ldr	r1, [r4, #244]	; 0xf4
   13dd4:	mov	r3, #0
   13dd8:	str	r3, [sp, #104]	; 0x68
   13ddc:	str	r3, [sp, #140]	; 0x8c
   13de0:	str	r3, [sp, #144]	; 0x90
   13de4:	str	r3, [sp, #148]	; 0x94
   13de8:	ldrb	r3, [r1, #1]
   13dec:	sub	r3, r3, #2
   13df0:	cmp	r3, #1
   13df4:	bhi	14088 <strspn@plt+0x10978>
   13df8:	ldrb	r3, [r6, #24]
   13dfc:	tst	r3, #1
   13e00:	beq	13e24 <strspn@plt+0x10714>
   13e04:	mov	r1, #968	; 0x3c8
   13e08:	mov	r2, #8
   13e0c:	ldrd	r0, [r1, r6]
   13e10:	mov	r3, #0
   13e14:	and	r2, r2, r0
   13e18:	and	r3, r3, r1
   13e1c:	orrs	ip, r2, r3
   13e20:	bne	14088 <strspn@plt+0x10978>
   13e24:	ldr	r4, [sp, #60]	; 0x3c
   13e28:	ldr	r0, [r4, #28]
   13e2c:	cmp	r0, #0
   13e30:	beq	13e50 <strspn@plt+0x10740>
   13e34:	ldr	r1, [r6, #80]	; 0x50
   13e38:	cmp	r1, #0
   13e3c:	beq	13e50 <strspn@plt+0x10740>
   13e40:	add	r5, sp, #140	; 0x8c
   13e44:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   13e48:	cmp	r0, #0
   13e4c:	beq	14088 <strspn@plt+0x10978>
   13e50:	ldr	r5, [sp, #60]	; 0x3c
   13e54:	ldr	r0, [r6, #128]	; 0x80
   13e58:	add	r1, r5, #8
   13e5c:	add	r5, sp, #140	; 0x8c
   13e60:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   13e64:	subs	r9, r0, #0
   13e68:	beq	14088 <strspn@plt+0x10978>
   13e6c:	ldr	r4, [sp, #60]	; 0x3c
   13e70:	mov	r3, #0
   13e74:	mov	r2, #0
   13e78:	strd	r2, [r9, #16]
   13e7c:	ldr	r3, [r4, #332]	; 0x14c
   13e80:	sub	r4, r9, #32
   13e84:	cmp	r3, #0
   13e88:	beq	13eac <strspn@plt+0x1079c>
   13e8c:	mov	r1, #968	; 0x3c8
   13e90:	mov	r2, #1
   13e94:	ldrd	r0, [r1, r6]
   13e98:	mov	r3, #0
   13e9c:	and	r2, r2, r0
   13ea0:	and	r3, r3, r1
   13ea4:	orrs	r5, r2, r3
   13ea8:	beq	14000 <strspn@plt+0x108f0>
   13eac:	ldr	r0, [sp, #60]	; 0x3c
   13eb0:	mov	r1, #1
   13eb4:	add	r5, sp, #140	; 0x8c
   13eb8:	bl	2a128 <strspn@plt+0x26a18>
   13ebc:	subs	sl, r0, #0
   13ec0:	ldrge	sl, [sp, #60]	; 0x3c
   13ec4:	blt	14088 <strspn@plt+0x10978>
   13ec8:	ldrd	r2, [r9, #8]
   13ecc:	orrs	r0, r2, r3
   13ed0:	beq	13ef4 <strspn@plt+0x107e4>
   13ed4:	ldr	r0, [r6, #124]	; 0x7c
   13ed8:	mov	r1, r9
   13edc:	add	r2, r9, #24
   13ee0:	add	r5, sp, #140	; 0x8c
   13ee4:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   13ee8:	mov	r2, #0
   13eec:	mov	r3, #0
   13ef0:	strd	r2, [r9, #8]
   13ef4:	mov	r0, r4
   13ef8:	add	r5, sp, #140	; 0x8c
   13efc:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   13f00:	str	r0, [r6, #1020]	; 0x3fc
   13f04:	add	r5, sp, #140	; 0x8c
   13f08:	ldr	r2, [r9]
   13f0c:	mov	r0, r6
   13f10:	mov	r3, r5
   13f14:	mov	r1, sl
   13f18:	str	r2, [r6, #1024]	; 0x400
   13f1c:	ldr	r2, [r9, #-24]	; 0xffffffe8
   13f20:	str	r2, [r6, #1028]	; 0x404
   13f24:	ldr	ip, [r9]
   13f28:	ldr	r2, [r9, #-24]	; 0xffffffe8
   13f2c:	blx	ip
   13f30:	mov	r3, #0
   13f34:	str	r3, [r6, #1028]	; 0x404
   13f38:	str	r3, [r6, #1024]	; 0x400
   13f3c:	str	r3, [r6, #1020]	; 0x3fc
   13f40:	ldrb	r3, [r9, #-20]	; 0xffffffec
   13f44:	str	r0, [sp, #64]	; 0x40
   13f48:	tst	r3, #32
   13f4c:	beq	13f60 <strspn@plt+0x10850>
   13f50:	mov	r0, r4
   13f54:	bl	36710 <sd_bus_creds_has_bounding_cap@@Base+0x8de8>
   13f58:	mov	r0, r4
   13f5c:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13f60:	mov	r0, r4
   13f64:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   13f68:	mov	r0, sl
   13f6c:	ldr	r1, [sp, #64]	; 0x40
   13f70:	mov	r2, r5
   13f74:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   13f78:	mov	sl, r0
   13f7c:	mov	r0, r5
   13f80:	bl	19788 <strspn@plt+0x16078>
   13f84:	ldr	r0, [sp, #104]	; 0x68
   13f88:	cmp	r0, #0
   13f8c:	beq	13f94 <strspn@plt+0x10884>
   13f90:	bl	24088 <strspn@plt+0x20978>
   13f94:	cmp	sl, #0
   13f98:	beq	14280 <strspn@plt+0x10b70>
   13f9c:	mov	r2, #0
   13fa0:	cmp	sl, r2
   13fa4:	str	r2, [r6, #1016]	; 0x3f8
   13fa8:	movlt	r3, #0
   13fac:	movge	r3, #1
   13fb0:	b	139d0 <strspn@plt+0x102c0>
   13fb4:	mov	r0, r6
   13fb8:	ldr	r1, [sp, #112]	; 0x70
   13fbc:	bl	10a94 <strspn@plt+0xd384>
   13fc0:	subs	r5, r0, #0
   13fc4:	bne	13d10 <strspn@plt+0x10600>
   13fc8:	ldr	r0, [sp, #112]	; 0x70
   13fcc:	cmp	r8, #0
   13fd0:	moveq	r5, #1
   13fd4:	strne	r0, [r8]
   13fd8:	movne	r0, r5
   13fdc:	movne	r5, #1
   13fe0:	strne	r0, [sp, #112]	; 0x70
   13fe4:	b	13d14 <strspn@plt+0x10604>
   13fe8:	mov	r5, r0
   13fec:	b	13a00 <strspn@plt+0x102f0>
   13ff0:	ldr	sl, [sp, #80]	; 0x50
   13ff4:	mov	r3, #1
   13ff8:	str	r0, [sp, #60]	; 0x3c
   13ffc:	b	139d0 <strspn@plt+0x102c0>
   14000:	ldr	r1, [sp, #60]	; 0x3c
   14004:	add	r3, sp, #152	; 0x98
   14008:	ldr	r2, [pc, #1520]	; 14600 <strspn@plt+0x10ef0>
   1400c:	add	r5, sp, #140	; 0x8c
   14010:	ldrd	r0, [r1, #8]
   14014:	add	r2, pc, r2
   14018:	add	r2, r2, #12
   1401c:	str	r3, [sp]
   14020:	strd	r0, [sp, #64]	; 0x40
   14024:	add	r1, sp, #104	; 0x68
   14028:	str	r1, [sp, #4]
   1402c:	ldm	r2, {r0, r1, r2}
   14030:	stm	r3, {r0, r1, r2}
   14034:	mov	r0, r6
   14038:	ldrd	r2, [sp, #64]	; 0x40
   1403c:	bl	2567c <strspn@plt+0x21f6c>
   14040:	subs	sl, r0, #0
   14044:	blt	14088 <strspn@plt+0x10978>
   14048:	ldr	r5, [sp, #60]	; 0x3c
   1404c:	mov	r0, r6
   14050:	ldr	ip, [sp, #104]	; 0x68
   14054:	ldr	lr, [sp, #60]	; 0x3c
   14058:	ldrd	r2, [r5, #208]	; 0xd0
   1405c:	add	r5, sp, #140	; 0x8c
   14060:	mov	r1, ip
   14064:	strd	r2, [ip, #208]	; 0xd0
   14068:	ldrd	r2, [lr, #200]	; 0xc8
   1406c:	strd	r2, [ip, #200]	; 0xc8
   14070:	ldrd	r2, [lr, #216]	; 0xd8
   14074:	strd	r2, [ip, #216]	; 0xd8
   14078:	bl	11ff8 <strspn@plt+0xe8e8>
   1407c:	subs	sl, r0, #0
   14080:	ldrge	sl, [sp, #104]	; 0x68
   14084:	bge	13ec8 <strspn@plt+0x107b8>
   14088:	add	r5, sp, #140	; 0x8c
   1408c:	b	13f7c <strspn@plt+0x1086c>
   14090:	ldr	r5, [sp, #60]	; 0x3c
   14094:	ldr	r1, [r5, #244]	; 0xf4
   14098:	ldrb	r3, [r1, #1]
   1409c:	sub	r3, r3, #2
   140a0:	cmp	r3, #1
   140a4:	bhi	140b8 <strspn@plt+0x109a8>
   140a8:	ldrd	r2, [r5, #8]
   140ac:	cmp	r3, #0
   140b0:	cmpeq	r2, #1
   140b4:	beq	13dd4 <strspn@plt+0x106c4>
   140b8:	mvn	sl, #4
   140bc:	b	13f9c <strspn@plt+0x1088c>
   140c0:	bl	314c <__stack_chk_fail@plt>
   140c4:	ldr	r5, [sp, #60]	; 0x3c
   140c8:	ldr	r3, [r5, #244]	; 0xf4
   140cc:	ldrb	r0, [r3, #1]
   140d0:	bl	1a2e0 <strspn@plt+0x16bd0>
   140d4:	str	r0, [sp, #84]	; 0x54
   140d8:	ldr	r0, [sp, #60]	; 0x3c
   140dc:	bl	24470 <strspn@plt+0x20d60>
   140e0:	cmp	r0, #0
   140e4:	movne	r9, r0
   140e8:	beq	14510 <strspn@plt+0x10e00>
   140ec:	ldr	r0, [sp, #60]	; 0x3c
   140f0:	bl	24428 <strspn@plt+0x20d18>
   140f4:	cmp	r0, #0
   140f8:	movne	r5, r0
   140fc:	beq	14504 <strspn@plt+0x10df4>
   14100:	ldr	r0, [sp, #60]	; 0x3c
   14104:	bl	24350 <strspn@plt+0x20c40>
   14108:	cmp	r0, #0
   1410c:	movne	r4, r0
   14110:	beq	144f8 <strspn@plt+0x10de8>
   14114:	ldr	r0, [sp, #60]	; 0x3c
   14118:	bl	24398 <strspn@plt+0x20c88>
   1411c:	cmp	r0, #0
   14120:	strne	r0, [sp, #64]	; 0x40
   14124:	beq	144e8 <strspn@plt+0x10dd8>
   14128:	ldr	r0, [sp, #60]	; 0x3c
   1412c:	bl	243e0 <strspn@plt+0x20cd0>
   14130:	cmp	r0, #0
   14134:	strne	r0, [sp, #72]	; 0x48
   14138:	beq	144cc <strspn@plt+0x10dbc>
   1413c:	ldr	r0, [sp, #60]	; 0x3c
   14140:	ldr	r3, [r0, #244]	; 0xf4
   14144:	ldrb	r2, [r3, #3]
   14148:	cmp	r2, #2
   1414c:	beq	144ac <strspn@plt+0x10d9c>
   14150:	ldrb	r1, [r3]
   14154:	ldr	r2, [r3, #8]
   14158:	cmp	r1, #108	; 0x6c
   1415c:	revne	r2, r2
   14160:	mov	lr, #0
   14164:	ldr	r1, [sp, #60]	; 0x3c
   14168:	ldr	ip, [r1, #40]	; 0x28
   1416c:	ldrd	r0, [r1, #8]
   14170:	cmp	ip, #0
   14174:	strd	r0, [sp, #88]	; 0x58
   14178:	beq	144dc <strspn@plt+0x10dcc>
   1417c:	str	r5, [sp, #16]
   14180:	mov	r0, #7
   14184:	ldr	r5, [sp, #72]	; 0x48
   14188:	mov	r1, #0
   1418c:	str	r4, [sp, #20]
   14190:	ldr	r4, [sp, #64]	; 0x40
   14194:	str	r2, [sp, #32]
   14198:	ldr	r2, [pc, #1124]	; 14604 <strspn@plt+0x10ef4>
   1419c:	ldr	r3, [sp, #84]	; 0x54
   141a0:	str	r4, [sp, #24]
   141a4:	add	r2, pc, r2
   141a8:	str	r5, [sp, #28]
   141ac:	ldrd	r4, [sp, #88]	; 0x58
   141b0:	str	lr, [sp, #36]	; 0x24
   141b4:	str	r2, [sp, #4]
   141b8:	ldr	lr, [pc, #1096]	; 14608 <strspn@plt+0x10ef8>
   141bc:	ldr	r2, [pc, #1096]	; 1460c <strspn@plt+0x10efc>
   141c0:	str	r3, [sp, #8]
   141c4:	add	lr, pc, lr
   141c8:	str	r9, [sp, #12]
   141cc:	movw	r3, #2504	; 0x9c8
   141d0:	strd	r4, [sp, #40]	; 0x28
   141d4:	add	r2, pc, r2
   141d8:	str	ip, [sp, #48]	; 0x30
   141dc:	str	lr, [sp]
   141e0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   141e4:	b	13dc0 <strspn@plt+0x106b0>
   141e8:	ldr	r0, [pc, #1056]	; 14610 <strspn@plt+0x10f00>
   141ec:	movw	r2, #2721	; 0xaa1
   141f0:	ldr	r1, [pc, #1052]	; 14614 <strspn@plt+0x10f04>
   141f4:	ldr	r3, [pc, #1052]	; 14618 <strspn@plt+0x10f08>
   141f8:	add	r0, pc, r0
   141fc:	add	r1, pc, r1
   14200:	add	r3, pc, r3
   14204:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14208:	mvn	r5, #9
   1420c:	b	13770 <strspn@plt+0x10060>
   14210:	ldr	r0, [pc, #1028]	; 1461c <strspn@plt+0x10f0c>
   14214:	movw	r2, #2725	; 0xaa5
   14218:	ldr	r1, [pc, #1024]	; 14620 <strspn@plt+0x10f10>
   1421c:	ldr	r3, [pc, #1024]	; 14624 <strspn@plt+0x10f14>
   14220:	add	r0, pc, r0
   14224:	add	r1, pc, r1
   14228:	add	r3, pc, r3
   1422c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   14230:	ldr	r0, [pc, #1008]	; 14628 <strspn@plt+0x10f18>
   14234:	movw	r2, #2724	; 0xaa4
   14238:	ldr	r1, [pc, #1004]	; 1462c <strspn@plt+0x10f1c>
   1423c:	ldr	r3, [pc, #1004]	; 14630 <strspn@plt+0x10f20>
   14240:	add	r0, pc, r0
   14244:	add	r1, pc, r1
   14248:	add	r3, pc, r3
   1424c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14250:	mvn	r5, #15
   14254:	b	13770 <strspn@plt+0x10060>
   14258:	ldr	r0, [pc, #980]	; 14634 <strspn@plt+0x10f24>
   1425c:	mov	r2, #2720	; 0xaa0
   14260:	ldr	r1, [pc, #976]	; 14638 <strspn@plt+0x10f28>
   14264:	ldr	r3, [pc, #976]	; 1463c <strspn@plt+0x10f2c>
   14268:	add	r0, pc, r0
   1426c:	add	r1, pc, r1
   14270:	add	r3, pc, r3
   14274:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14278:	mvn	r5, #21
   1427c:	b	13770 <strspn@plt+0x10060>
   14280:	mov	r3, #968	; 0x3c8
   14284:	mov	r0, #8
   14288:	ldrd	r2, [r3, r6]
   1428c:	mov	r1, #0
   14290:	and	r0, r0, r2
   14294:	and	r1, r1, r3
   14298:	orrs	r4, r0, r1
   1429c:	bne	14300 <strspn@plt+0x10bf0>
   142a0:	ldr	r5, [sp, #60]	; 0x3c
   142a4:	ldr	r1, [r5, #332]	; 0x14c
   142a8:	cmp	r1, #0
   142ac:	beq	14300 <strspn@plt+0x10bf0>
   142b0:	mov	r0, #1
   142b4:	mov	r1, #0
   142b8:	and	r2, r2, r0
   142bc:	and	r3, r3, r1
   142c0:	orrs	ip, r2, r3
   142c4:	bne	14300 <strspn@plt+0x10bf0>
   142c8:	ldr	r3, [r5, #244]	; 0xf4
   142cc:	ldrb	r3, [r3, #1]
   142d0:	cmp	r3, #1
   142d4:	beq	142e0 <strspn@plt+0x10bd0>
   142d8:	mov	sl, #1
   142dc:	b	13f9c <strspn@plt+0x1088c>
   142e0:	ldr	r1, [pc, #856]	; 14640 <strspn@plt+0x10f30>
   142e4:	mov	r0, r5
   142e8:	ldr	r2, [pc, #852]	; 14644 <strspn@plt+0x10f34>
   142ec:	add	r1, pc, r1
   142f0:	add	r2, pc, r2
   142f4:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   142f8:	subs	sl, r0, #0
   142fc:	bne	13f9c <strspn@plt+0x1088c>
   14300:	mov	r0, r6
   14304:	ldr	r1, [sp, #60]	; 0x3c
   14308:	bl	10328 <strspn@plt+0xcc18>
   1430c:	subs	sl, r0, #0
   14310:	bne	13f9c <strspn@plt+0x1088c>
   14314:	mov	r0, r6
   14318:	ldr	r1, [sp, #60]	; 0x3c
   1431c:	bl	10a94 <strspn@plt+0xd384>
   14320:	subs	sl, r0, #0
   14324:	bne	13f9c <strspn@plt+0x1088c>
   14328:	mov	r1, #968	; 0x3c8
   1432c:	mov	r2, #8
   14330:	ldrd	r0, [r1, r6]
   14334:	mov	r3, #0
   14338:	str	sl, [sp, #108]	; 0x6c
   1433c:	and	r2, r2, r0
   14340:	and	r3, r3, r1
   14344:	orrs	lr, r2, r3
   14348:	bne	1436c <strspn@plt+0x10c5c>
   1434c:	ldrb	r3, [r6, #25]
   14350:	tst	r3, #64	; 0x40
   14354:	bne	1436c <strspn@plt+0x10c5c>
   14358:	ldr	r4, [sp, #60]	; 0x3c
   1435c:	ldr	r5, [r4, #244]	; 0xf4
   14360:	ldrb	r3, [r5, #1]
   14364:	cmp	r3, #1
   14368:	beq	146b4 <strspn@plt+0x10fa4>
   1436c:	mov	r0, r6
   14370:	ldr	r1, [sp, #60]	; 0x3c
   14374:	bl	33fb0 <sd_bus_creds_has_bounding_cap@@Base+0x6688>
   14378:	subs	sl, r0, #0
   1437c:	mov	r3, #0
   14380:	str	r3, [r6, #1016]	; 0x3f8
   14384:	bne	147fc <strspn@plt+0x110ec>
   14388:	cmp	r8, #0
   1438c:	beq	143b4 <strspn@plt+0x10ca4>
   14390:	ldr	r0, [sp, #60]	; 0x3c
   14394:	mov	r1, #1
   14398:	bl	2a128 <strspn@plt+0x26a18>
   1439c:	cmp	r0, #0
   143a0:	blt	144a4 <strspn@plt+0x10d94>
   143a4:	ldr	r5, [sp, #60]	; 0x3c
   143a8:	str	r5, [r8]
   143ac:	mov	r5, #1
   143b0:	b	13770 <strspn@plt+0x10060>
   143b4:	ldr	r4, [sp, #60]	; 0x3c
   143b8:	ldr	r3, [r4, #244]	; 0xf4
   143bc:	ldrb	r3, [r3, #1]
   143c0:	cmp	r3, #1
   143c4:	movne	r5, #1
   143c8:	bne	139f8 <strspn@plt+0x102e8>
   143cc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   143d0:	cmp	r0, #6
   143d4:	ble	14478 <strspn@plt+0x10d68>
   143d8:	ldr	r0, [sp, #60]	; 0x3c
   143dc:	bl	24470 <strspn@plt+0x20d60>
   143e0:	cmp	r0, #0
   143e4:	movne	sl, r0
   143e8:	ldreq	sl, [pc, #600]	; 14648 <strspn@plt+0x10f38>
   143ec:	addeq	sl, pc, sl
   143f0:	ldr	r0, [sp, #60]	; 0x3c
   143f4:	bl	24350 <strspn@plt+0x20c40>
   143f8:	cmp	r0, #0
   143fc:	movne	r9, r0
   14400:	ldreq	r9, [pc, #580]	; 1464c <strspn@plt+0x10f3c>
   14404:	addeq	r9, pc, r9
   14408:	ldr	r0, [sp, #60]	; 0x3c
   1440c:	bl	24398 <strspn@plt+0x20c88>
   14410:	cmp	r0, #0
   14414:	movne	r5, r0
   14418:	ldreq	r5, [pc, #560]	; 14650 <strspn@plt+0x10f40>
   1441c:	addeq	r5, pc, r5
   14420:	ldr	r0, [sp, #60]	; 0x3c
   14424:	bl	243e0 <strspn@plt+0x20cd0>
   14428:	cmp	r0, #0
   1442c:	movne	r2, r0
   14430:	ldreq	r2, [pc, #540]	; 14654 <strspn@plt+0x10f44>
   14434:	addeq	r2, pc, r2
   14438:	ldr	lr, [pc, #536]	; 14658 <strspn@plt+0x10f48>
   1443c:	mov	r0, #7
   14440:	ldr	ip, [pc, #532]	; 1465c <strspn@plt+0x10f4c>
   14444:	mov	r1, #0
   14448:	str	r2, [sp, #20]
   1444c:	add	lr, pc, lr
   14450:	ldr	r2, [pc, #520]	; 14660 <strspn@plt+0x10f50>
   14454:	add	ip, pc, ip
   14458:	str	sl, [sp, #8]
   1445c:	mov	r3, #2592	; 0xa20
   14460:	str	r9, [sp, #12]
   14464:	add	r2, pc, r2
   14468:	str	r5, [sp, #16]
   1446c:	str	lr, [sp]
   14470:	str	ip, [sp, #4]
   14474:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   14478:	ldr	r0, [sp, #60]	; 0x3c
   1447c:	ldr	r1, [pc, #480]	; 14664 <strspn@plt+0x10f54>
   14480:	ldr	r2, [pc, #480]	; 14668 <strspn@plt+0x10f58>
   14484:	add	r1, pc, r1
   14488:	ldr	r3, [r0, #16]
   1448c:	add	r2, pc, r2
   14490:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   14494:	cmp	r0, #0
   14498:	movlt	r5, r0
   1449c:	movge	r5, #1
   144a0:	b	139f8 <strspn@plt+0x102e8>
   144a4:	mov	r5, r0
   144a8:	b	139f8 <strspn@plt+0x102e8>
   144ac:	ldrb	r2, [r3]
   144b0:	ldr	r1, [r3, #8]
   144b4:	cmp	r2, #108	; 0x6c
   144b8:	ldr	r3, [r3, #12]
   144bc:	beq	1480c <strspn@plt+0x110fc>
   144c0:	rev	r2, r3
   144c4:	rev	lr, r1
   144c8:	b	14164 <strspn@plt+0x10a54>
   144cc:	ldr	lr, [pc, #408]	; 1466c <strspn@plt+0x10f5c>
   144d0:	add	lr, pc, lr
   144d4:	str	lr, [sp, #72]	; 0x48
   144d8:	b	1413c <strspn@plt+0x10a2c>
   144dc:	ldr	ip, [pc, #396]	; 14670 <strspn@plt+0x10f60>
   144e0:	add	ip, pc, ip
   144e4:	b	1417c <strspn@plt+0x10a6c>
   144e8:	ldr	ip, [pc, #388]	; 14674 <strspn@plt+0x10f64>
   144ec:	add	ip, pc, ip
   144f0:	str	ip, [sp, #64]	; 0x40
   144f4:	b	14128 <strspn@plt+0x10a18>
   144f8:	ldr	r4, [pc, #376]	; 14678 <strspn@plt+0x10f68>
   144fc:	add	r4, pc, r4
   14500:	b	14114 <strspn@plt+0x10a04>
   14504:	ldr	r5, [pc, #368]	; 1467c <strspn@plt+0x10f6c>
   14508:	add	r5, pc, r5
   1450c:	b	14100 <strspn@plt+0x109f0>
   14510:	ldr	r9, [pc, #360]	; 14680 <strspn@plt+0x10f70>
   14514:	add	r9, pc, r9
   14518:	b	140ec <strspn@plt+0x109dc>
   1451c:	mov	r4, r0
   14520:	mov	r0, r8
   14524:	bl	19788 <strspn@plt+0x16078>
   14528:	ldr	r0, [sp, #112]	; 0x70
   1452c:	cmp	r0, #0
   14530:	beq	13a6c <strspn@plt+0x1035c>
   14534:	bl	24088 <strspn@plt+0x20978>
   14538:	b	13a6c <strspn@plt+0x1035c>
   1453c:	mov	r4, r0
   14540:	ldr	r0, [sp, #80]	; 0x50
   14544:	bl	19788 <strspn@plt+0x16078>
   14548:	b	13a6c <strspn@plt+0x1035c>
   1454c:	ldr	r3, [sp, #100]	; 0x64
   14550:	mov	r4, r0
   14554:	cmp	r3, #0
   14558:	beq	14540 <strspn@plt+0x10e30>
   1455c:	mov	r0, r3
   14560:	bl	24088 <strspn@plt+0x20978>
   14564:	b	14540 <strspn@plt+0x10e30>
   14568:	ldr	r0, [pc, #276]	; 14684 <strspn@plt+0x10f74>
   1456c:	mov	r2, #2208	; 0x8a0
   14570:	ldr	r1, [pc, #272]	; 14688 <strspn@plt+0x10f78>
   14574:	add	r4, sp, #116	; 0x74
   14578:	ldr	r3, [pc, #268]	; 1468c <strspn@plt+0x10f7c>
   1457c:	add	r0, pc, r0
   14580:	add	r1, pc, r1
   14584:	str	r4, [sp, #80]	; 0x50
   14588:	add	r3, pc, r3
   1458c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   14590:	mov	r6, r0
   14594:	mov	r0, r5
   14598:	bl	19788 <strspn@plt+0x16078>
   1459c:	mov	r5, r6
   145a0:	ldr	r0, [sp, #104]	; 0x68
   145a4:	cmp	r0, #0
   145a8:	beq	145b0 <strspn@plt+0x10ea0>
   145ac:	bl	24088 <strspn@plt+0x20978>
   145b0:	ldr	r0, [sp, #60]	; 0x3c
   145b4:	bl	24088 <strspn@plt+0x20978>
   145b8:	mov	r4, r5
   145bc:	b	13a6c <strspn@plt+0x1035c>
   145c0:	add	r4, sp, #116	; 0x74
   145c4:	str	r4, [sp, #80]	; 0x50
   145c8:	mov	r4, r0
   145cc:	b	14540 <strspn@plt+0x10e30>
   145d0:	mov	r4, r0
   145d4:	b	14528 <strspn@plt+0x10e18>
   145d8:	andeq	r8, r5, r8, lsl r6
   145dc:	andeq	r0, r0, r8, lsr #5
   145e0:	strdeq	r8, [r5], -r0
   145e4:	andeq	r8, r3, r4, ror #10
   145e8:	andeq	r7, r3, r8, lsr #27
   145ec:	andeq	r8, r3, r8, asr ip
   145f0:	andeq	r8, r5, r8, ror #9
   145f4:	strdeq	r5, [r3], -r8
   145f8:	strdeq	r8, [r3], -r4
   145fc:	ldrdeq	r5, [r3], -r0
   14600:	strdeq	r7, [r5], -r0
   14604:	andeq	r7, r3, r0, lsl #24
   14608:	muleq	r3, ip, r3
   1460c:	andeq	r7, r3, r0, lsr r6
   14610:	andeq	r7, r3, r0, lsl #18
   14614:	andeq	r7, r3, r8, lsl #12
   14618:			; <UNDEFINED> instruction: 0x000384b8
   1461c:	andeq	r7, r3, r4, asr #22
   14620:	andeq	r7, r3, r0, ror #11
   14624:	muleq	r3, r0, r4
   14628:	andeq	r7, r3, ip, lsl #22
   1462c:	andeq	r7, r3, r0, asr #11
   14630:	andeq	r8, r3, r0, ror r4
   14634:	andeq	r9, r3, ip, asr pc
   14638:	muleq	r3, r8, r5
   1463c:	andeq	r8, r3, r8, asr #8
   14640:	andeq	r7, r3, r0, lsr fp
   14644:	andeq	r7, r3, ip, asr fp
   14648:	andeq	r5, r3, r8, ror #6
   1464c:	andeq	r5, r3, r0, asr r3
   14650:	andeq	r5, r3, r8, lsr r3
   14654:	andeq	r5, r3, r0, lsr #6
   14658:	andeq	r7, r3, r8, lsr r3
   1465c:	andeq	r7, r3, r8, lsl #22
   14660:	andeq	r7, r3, r0, lsr #7
   14664:	muleq	r3, r4, sl
   14668:			; <UNDEFINED> instruction: 0x00037ab8
   1466c:	andeq	r5, r3, r4, lsl #5
   14670:	andeq	r5, r3, r4, ror r2
   14674:	andeq	r5, r3, r8, ror #4
   14678:	andeq	r5, r3, r8, asr r2
   1467c:	andeq	r5, r3, ip, asr #4
   14680:	andeq	r5, r3, r0, asr #4
   14684:	strdeq	r7, [r3], -ip
   14688:	andeq	r7, r3, r4, lsl #5
   1468c:	andeq	r7, r3, r4, lsr #30
   14690:	ldrdeq	r7, [r3], -r0
   14694:	andeq	r7, r3, r4, asr #15
   14698:			; <UNDEFINED> instruction: 0x000377b4
   1469c:	andeq	ip, r3, r8, ror r7
   146a0:	andeq	r7, r3, r8, lsl #14
   146a4:	andeq	r7, r3, ip, lsr #14
   146a8:	muleq	r3, r8, r0
   146ac:	andeq	r6, r3, r8, asr #31
   146b0:	ldrdeq	r7, [r3], -r4
   146b4:	ldr	r9, [r4, #20]
   146b8:	ldr	r1, [pc, #-48]	; 14690 <strspn@plt+0x10f80>
   146bc:	mov	r0, r9
   146c0:	add	r1, pc, r1
   146c4:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   146c8:	cmp	r0, #0
   146cc:	beq	1436c <strspn@plt+0x10c5c>
   146d0:	ldrb	r3, [r5, #2]
   146d4:	tst	r3, #1
   146d8:	bne	142d8 <strspn@plt+0x10bc8>
   146dc:	ldr	r5, [r4, #24]
   146e0:	ldr	r1, [pc, #-84]	; 14694 <strspn@plt+0x10f84>
   146e4:	mov	r0, r5
   146e8:	add	r1, pc, r1
   146ec:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   146f0:	cmp	r0, #0
   146f4:	bne	147d4 <strspn@plt+0x110c4>
   146f8:	ldr	r1, [pc, #-104]	; 14698 <strspn@plt+0x10f88>
   146fc:	mov	r0, r5
   14700:	add	r1, pc, r1
   14704:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   14708:	cmp	r0, #0
   1470c:	beq	147ac <strspn@plt+0x1109c>
   14710:	add	r5, sp, #176	; 0xb0
   14714:	mov	r0, r5
   14718:	bl	39084 <sd_bus_creds_has_bounding_cap@@Base+0xb75c>
   1471c:	cmp	r0, #0
   14720:	blt	147a4 <strspn@plt+0x11094>
   14724:	ldr	r0, [sp, #60]	; 0x3c
   14728:	add	r1, sp, #108	; 0x6c
   1472c:	bl	23e80 <strspn@plt+0x20770>
   14730:	cmp	r0, #0
   14734:	blt	147a4 <strspn@plt+0x11094>
   14738:	add	r3, sp, #192	; 0xc0
   1473c:	str	r3, [sp]
   14740:	ldm	r5, {r0, r1, r2, r3}
   14744:	ldr	r5, [sp, #108]	; 0x6c
   14748:	bl	38e70 <sd_bus_creds_has_bounding_cap@@Base+0xb548>
   1474c:	ldr	r1, [pc, #-184]	; 1469c <strspn@plt+0x10f8c>
   14750:	mov	r2, r0
   14754:	mov	r0, r5
   14758:	add	r1, pc, r1
   1475c:	bl	26f2c <strspn@plt+0x2381c>
   14760:	cmp	r0, #0
   14764:	mov	sl, r0
   14768:	blt	14788 <strspn@plt+0x11078>
   1476c:	mov	r0, r6
   14770:	ldr	r1, [sp, #108]	; 0x6c
   14774:	mov	r2, #0
   14778:	bl	14ef0 <strspn@plt+0x117e0>
   1477c:	cmp	r0, #0
   14780:	movlt	sl, r0
   14784:	movge	sl, #1
   14788:	ldr	r0, [sp, #108]	; 0x6c
   1478c:	cmp	r0, #0
   14790:	beq	14798 <strspn@plt+0x11088>
   14794:	bl	24088 <strspn@plt+0x20978>
   14798:	cmp	sl, #0
   1479c:	bne	13f9c <strspn@plt+0x1088c>
   147a0:	b	1436c <strspn@plt+0x10c5c>
   147a4:	mov	sl, r0
   147a8:	b	14788 <strspn@plt+0x11078>
   147ac:	ldr	r2, [pc, #-276]	; 146a0 <strspn@plt+0x10f90>
   147b0:	add	r1, sp, #108	; 0x6c
   147b4:	ldr	r3, [pc, #-280]	; 146a4 <strspn@plt+0x10f94>
   147b8:	str	r5, [sp]
   147bc:	add	r2, pc, r2
   147c0:	ldr	r0, [sp, #60]	; 0x3c
   147c4:	add	r3, pc, r3
   147c8:	str	r9, [sp, #4]
   147cc:	bl	2554c <strspn@plt+0x21e3c>
   147d0:	b	14760 <strspn@plt+0x11050>
   147d4:	ldr	r0, [sp, #60]	; 0x3c
   147d8:	add	r1, sp, #108	; 0x6c
   147dc:	bl	23e80 <strspn@plt+0x20770>
   147e0:	b	14760 <strspn@plt+0x11050>
   147e4:	ldr	r3, [sp, #108]	; 0x6c
   147e8:	mov	r5, r0
   147ec:	cmp	r3, #0
   147f0:	beq	145b0 <strspn@plt+0x10ea0>
   147f4:	mov	r0, r3
   147f8:	b	145ac <strspn@plt+0x10e9c>
   147fc:	cmp	sl, r3
   14800:	movlt	r3, #0
   14804:	movge	r3, #1
   14808:	b	139d0 <strspn@plt+0x102c0>
   1480c:	mov	r2, r1
   14810:	mov	lr, r3
   14814:	b	14164 <strspn@plt+0x10a54>
   14818:	mov	r5, r0
   1481c:	b	145a0 <strspn@plt+0x10e90>
   14820:	mov	r5, r0
   14824:	b	145b0 <strspn@plt+0x10ea0>
   14828:	ldr	r0, [pc, #-392]	; 146a8 <strspn@plt+0x10f98>
   1482c:	movw	r2, #1691	; 0x69b
   14830:	ldr	r1, [pc, #-396]	; 146ac <strspn@plt+0x10f9c>
   14834:	ldr	r3, [pc, #-396]	; 146b0 <strspn@plt+0x10fa0>
   14838:	add	r0, pc, r0
   1483c:	add	r1, pc, r1
   14840:	add	r3, pc, r3
   14844:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   14848:	push	{lr}		; (str lr, [sp, #-4]!)
   1484c:	sub	sp, sp, #12
   14850:	mov	r2, #0
   14854:	mov	r3, #0
   14858:	str	r1, [sp]
   1485c:	mov	r1, #0
   14860:	bl	136d0 <strspn@plt+0xffc0>
   14864:	add	sp, sp, #12
   14868:	pop	{pc}		; (ldr pc, [sp], #4)
   1486c:	push	{r4, r5, lr}
   14870:	subs	r4, r3, #0
   14874:	sub	sp, sp, #12
   14878:	beq	148f0 <strspn@plt+0x111e0>
   1487c:	mov	r0, r4
   14880:	mov	r1, #0
   14884:	bl	14848 <strspn@plt+0x11138>
   14888:	subs	r5, r0, #0
   1488c:	blt	1489c <strspn@plt+0x1118c>
   14890:	mov	r0, #1
   14894:	add	sp, sp, #12
   14898:	pop	{r4, r5, pc}
   1489c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   148a0:	cmp	r0, #6
   148a4:	bgt	148bc <strspn@plt+0x111ac>
   148a8:	mov	r0, r4
   148ac:	bl	104e4 <strspn@plt+0xcdd4>
   148b0:	mov	r0, #1
   148b4:	add	sp, sp, #12
   148b8:	pop	{r4, r5, pc}
   148bc:	ldr	lr, [pc, #76]	; 14910 <strspn@plt+0x11200>
   148c0:	mov	r1, r5
   148c4:	ldr	ip, [pc, #72]	; 14914 <strspn@plt+0x11204>
   148c8:	movw	r3, #3041	; 0xbe1
   148cc:	ldr	r2, [pc, #68]	; 14918 <strspn@plt+0x11208>
   148d0:	add	lr, pc, lr
   148d4:	add	ip, pc, ip
   148d8:	str	lr, [sp]
   148dc:	add	r2, pc, r2
   148e0:	str	ip, [sp, #4]
   148e4:	mov	r0, #7
   148e8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   148ec:	b	148a8 <strspn@plt+0x11198>
   148f0:	ldr	r0, [pc, #36]	; 1491c <strspn@plt+0x1120c>
   148f4:	movw	r2, #3037	; 0xbdd
   148f8:	ldr	r1, [pc, #32]	; 14920 <strspn@plt+0x11210>
   148fc:	ldr	r3, [pc, #32]	; 14924 <strspn@plt+0x11214>
   14900:	add	r0, pc, r0
   14904:	add	r1, pc, r1
   14908:	add	r3, pc, r3
   1490c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   14910:	andeq	r7, r3, ip, lsr ip
   14914:	strdeq	r7, [r3], -r8
   14918:	andeq	r6, r3, r8, lsr #30
   1491c:	andeq	r9, r3, r4, asr #17
   14920:	andeq	r6, r3, r0, lsl #30
   14924:			; <UNDEFINED> instruction: 0x00037bb4
   14928:	push	{r4, lr}
   1492c:	subs	r4, r0, #0
   14930:	beq	149a8 <strspn@plt+0x11298>
   14934:	ldr	r3, [r4, #4]
   14938:	cmp	r3, #0
   1493c:	beq	149a0 <strspn@plt+0x11290>
   14940:	sub	r2, r3, #5
   14944:	cmp	r2, #1
   14948:	bls	149a0 <strspn@plt+0x11290>
   1494c:	cmp	r3, #4
   14950:	beq	14998 <strspn@plt+0x11288>
   14954:	mov	r0, r4
   14958:	mov	r1, #0
   1495c:	bl	14848 <strspn@plt+0x11138>
   14960:	cmp	r0, #0
   14964:	poplt	{r4, pc}
   14968:	ldr	r3, [r4, #4]
   1496c:	cmp	r3, #4
   14970:	beq	14998 <strspn@plt+0x11288>
   14974:	cmp	r0, #0
   14978:	bne	14954 <strspn@plt+0x11244>
   1497c:	mov	r0, r4
   14980:	mvn	r2, #0
   14984:	mvn	r3, #0
   14988:	bl	1301c <strspn@plt+0xf90c>
   1498c:	cmp	r0, #0
   14990:	bge	14954 <strspn@plt+0x11244>
   14994:	pop	{r4, pc}
   14998:	mov	r0, #1
   1499c:	pop	{r4, pc}
   149a0:	mvn	r0, #106	; 0x6a
   149a4:	pop	{r4, pc}
   149a8:	ldr	r0, [pc, #24]	; 149c8 <strspn@plt+0x112b8>
   149ac:	movw	r2, #1928	; 0x788
   149b0:	ldr	r1, [pc, #20]	; 149cc <strspn@plt+0x112bc>
   149b4:	ldr	r3, [pc, #20]	; 149d0 <strspn@plt+0x112c0>
   149b8:	add	r0, pc, r0
   149bc:	add	r1, pc, r1
   149c0:	add	r3, pc, r3
   149c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   149c8:	andeq	r9, r3, ip, lsl #16
   149cc:	andeq	r6, r3, r8, asr #28
   149d0:	andeq	r7, r3, r8, lsl ip
   149d4:	push	{r3, r4, r5, r6, r7, lr}
   149d8:	subs	r6, r0, #0
   149dc:	mov	r7, r1
   149e0:	beq	14a60 <strspn@plt+0x11350>
   149e4:	ldr	r3, [r6, #4]
   149e8:	cmp	r3, #0
   149ec:	beq	14ab0 <strspn@plt+0x113a0>
   149f0:	bl	12164 <strspn@plt+0xea54>
   149f4:	cmp	r0, #0
   149f8:	bne	14a88 <strspn@plt+0x11378>
   149fc:	mov	r3, #968	; 0x3c8
   14a00:	mov	r4, #8
   14a04:	ldrd	r2, [r3, r6]
   14a08:	mov	r5, #0
   14a0c:	and	r4, r4, r2
   14a10:	and	r5, r5, r3
   14a14:	orrs	r1, r4, r5
   14a18:	popne	{r3, r4, r5, r6, r7, pc}
   14a1c:	cmp	r7, #104	; 0x68
   14a20:	beq	14a30 <strspn@plt+0x11320>
   14a24:	mov	r0, r7
   14a28:	bl	2f29c <sd_bus_creds_has_bounding_cap@@Base+0x1974>
   14a2c:	pop	{r3, r4, r5, r6, r7, pc}
   14a30:	mov	r4, #1
   14a34:	mov	r5, #0
   14a38:	and	r2, r2, r4
   14a3c:	and	r3, r3, r5
   14a40:	orrs	r1, r2, r3
   14a44:	popeq	{r3, r4, r5, r6, r7, pc}
   14a48:	mov	r0, r6
   14a4c:	bl	14928 <strspn@plt+0x11218>
   14a50:	cmp	r0, #0
   14a54:	ldrbge	r0, [r6, #24]
   14a58:	ubfxge	r0, r0, #1, #1
   14a5c:	pop	{r3, r4, r5, r6, r7, pc}
   14a60:	ldr	r0, [pc, #112]	; 14ad8 <strspn@plt+0x113c8>
   14a64:	movw	r2, #1462	; 0x5b6
   14a68:	ldr	r1, [pc, #108]	; 14adc <strspn@plt+0x113cc>
   14a6c:	ldr	r3, [pc, #108]	; 14ae0 <strspn@plt+0x113d0>
   14a70:	add	r0, pc, r0
   14a74:	add	r1, pc, r1
   14a78:	add	r3, pc, r3
   14a7c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14a80:	mvn	r0, #21
   14a84:	pop	{r3, r4, r5, r6, r7, pc}
   14a88:	ldr	r0, [pc, #84]	; 14ae4 <strspn@plt+0x113d4>
   14a8c:	movw	r2, #1464	; 0x5b8
   14a90:	ldr	r1, [pc, #80]	; 14ae8 <strspn@plt+0x113d8>
   14a94:	ldr	r3, [pc, #80]	; 14aec <strspn@plt+0x113dc>
   14a98:	add	r0, pc, r0
   14a9c:	add	r1, pc, r1
   14aa0:	add	r3, pc, r3
   14aa4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14aa8:	mvn	r0, #9
   14aac:	pop	{r3, r4, r5, r6, r7, pc}
   14ab0:	ldr	r0, [pc, #56]	; 14af0 <strspn@plt+0x113e0>
   14ab4:	movw	r2, #1463	; 0x5b7
   14ab8:	ldr	r1, [pc, #52]	; 14af4 <strspn@plt+0x113e4>
   14abc:	ldr	r3, [pc, #52]	; 14af8 <strspn@plt+0x113e8>
   14ac0:	add	r0, pc, r0
   14ac4:	add	r1, pc, r1
   14ac8:	add	r3, pc, r3
   14acc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14ad0:	mvn	r0, #106	; 0x6a
   14ad4:	pop	{r3, r4, r5, r6, r7, pc}
   14ad8:	andeq	r9, r3, r4, asr r7
   14adc:	muleq	r3, r0, sp
   14ae0:	andeq	r6, r3, r4, lsr #25
   14ae4:	andeq	r7, r3, r0, rrx
   14ae8:	andeq	r6, r3, r8, ror #26
   14aec:	andeq	r6, r3, ip, ror ip
   14af0:	andeq	r7, r3, r8, lsr r5
   14af4:	andeq	r6, r3, r0, asr #26
   14af8:	andeq	r6, r3, r4, asr ip
   14afc:	push	{r4, r5, r6, r7, r8, r9, lr}
   14b00:	mov	r9, r3
   14b04:	ldr	lr, [pc, #940]	; 14eb8 <strspn@plt+0x117a8>
   14b08:	sub	sp, sp, #20
   14b0c:	ldr	ip, [pc, #936]	; 14ebc <strspn@plt+0x117ac>
   14b10:	mov	r6, r0
   14b14:	add	lr, pc, lr
   14b18:	mov	r0, r1
   14b1c:	mov	r8, r2
   14b20:	ldr	r7, [lr, ip]
   14b24:	mov	r3, lr
   14b28:	ldr	r3, [r7]
   14b2c:	str	r3, [sp, #12]
   14b30:	bl	24004 <strspn@plt+0x208f4>
   14b34:	cmp	r6, #0
   14b38:	str	r0, [sp, #4]
   14b3c:	beq	14e74 <strspn@plt+0x11764>
   14b40:	cmp	r0, #0
   14b44:	beq	14e48 <strspn@plt+0x11738>
   14b48:	mov	r0, r6
   14b4c:	bl	12164 <strspn@plt+0xea54>
   14b50:	cmp	r0, #0
   14b54:	bne	14e1c <strspn@plt+0x1170c>
   14b58:	ldrb	r3, [r6, #24]
   14b5c:	tst	r3, #1
   14b60:	bne	14dd0 <strspn@plt+0x116c0>
   14b64:	ldr	r3, [r6, #4]
   14b68:	ldr	r1, [sp, #4]
   14b6c:	sub	r3, r3, #1
   14b70:	cmp	r3, #3
   14b74:	mvnhi	r4, #106	; 0x6a
   14b78:	bhi	14c74 <strspn@plt+0x11564>
   14b7c:	ldr	r3, [r1, #332]	; 0x14c
   14b80:	cmp	r3, #0
   14b84:	bne	14ca0 <strspn@plt+0x11590>
   14b88:	cmp	r8, #0
   14b8c:	beq	14cc8 <strspn@plt+0x115b8>
   14b90:	mov	r0, r6
   14b94:	mov	r2, #0
   14b98:	mov	r3, #0
   14b9c:	bl	fd5c <strspn@plt+0xc64c>
   14ba0:	cmp	r0, #0
   14ba4:	blt	14c6c <strspn@plt+0x1155c>
   14ba8:	mov	r0, r6
   14bac:	add	r1, sp, #4
   14bb0:	bl	109b8 <strspn@plt+0xd2a8>
   14bb4:	cmp	r0, #0
   14bb8:	blt	14c6c <strspn@plt+0x1155c>
   14bbc:	ldr	r1, [sp, #4]
   14bc0:	ldrb	r3, [r1, #240]	; 0xf0
   14bc4:	tst	r3, #2
   14bc8:	bne	14c2c <strspn@plt+0x1151c>
   14bcc:	ldr	r3, [r6, #4]
   14bd0:	ldr	r0, [r6, #56]	; 0x38
   14bd4:	sub	r3, r3, #3
   14bd8:	cmp	r3, #1
   14bdc:	bls	14d08 <strspn@plt+0x115f8>
   14be0:	cmp	r0, #393216	; 0x60000
   14be4:	bcs	14d90 <strspn@plt+0x11680>
   14be8:	add	r2, r0, #1
   14bec:	add	r1, r6, #64	; 0x40
   14bf0:	add	r0, r6, #52	; 0x34
   14bf4:	mov	r3, #4
   14bf8:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   14bfc:	cmp	r0, #0
   14c00:	ldreq	r1, [sp, #4]
   14c04:	mvneq	r4, #11
   14c08:	beq	14c74 <strspn@plt+0x11564>
   14c0c:	ldr	r4, [r6, #56]	; 0x38
   14c10:	ldr	r0, [sp, #4]
   14c14:	add	r3, r4, #1
   14c18:	str	r3, [r6, #56]	; 0x38
   14c1c:	ldr	r5, [r6, #52]	; 0x34
   14c20:	bl	24004 <strspn@plt+0x208f4>
   14c24:	str	r0, [r5, r4, lsl #2]
   14c28:	ldr	r1, [sp, #4]
   14c2c:	cmp	r8, #0
   14c30:	beq	14d00 <strspn@plt+0x115f0>
   14c34:	ldr	r3, [r1, #244]	; 0xf4
   14c38:	ldrb	r2, [r3, #3]
   14c3c:	ldr	r0, [r3, #8]
   14c40:	cmp	r2, #2
   14c44:	ldrb	r2, [r3]
   14c48:	beq	14ce8 <strspn@plt+0x115d8>
   14c4c:	cmp	r2, #108	; 0x6c
   14c50:	ldreq	r2, [r3, #8]
   14c54:	revne	r2, r0
   14c58:	mov	r3, #0
   14c5c:	str	r2, [r8]
   14c60:	mov	r4, #1
   14c64:	str	r3, [r8, #4]
   14c68:	b	14c7c <strspn@plt+0x1156c>
   14c6c:	ldr	r1, [sp, #4]
   14c70:	mov	r4, r0
   14c74:	cmp	r1, #0
   14c78:	beq	14c84 <strspn@plt+0x11574>
   14c7c:	mov	r0, r1
   14c80:	bl	24088 <strspn@plt+0x20978>
   14c84:	ldr	r2, [sp, #12]
   14c88:	mov	r0, r4
   14c8c:	ldr	r3, [r7]
   14c90:	cmp	r2, r3
   14c94:	bne	14dcc <strspn@plt+0x116bc>
   14c98:	add	sp, sp, #20
   14c9c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14ca0:	mov	r0, r6
   14ca4:	mov	r1, #104	; 0x68
   14ca8:	bl	149d4 <strspn@plt+0x112c4>
   14cac:	cmp	r0, #0
   14cb0:	blt	14c6c <strspn@plt+0x1155c>
   14cb4:	ldr	r1, [sp, #4]
   14cb8:	mvneq	r4, #94	; 0x5e
   14cbc:	beq	14c74 <strspn@plt+0x11564>
   14cc0:	cmp	r8, #0
   14cc4:	bne	14b90 <strspn@plt+0x11480>
   14cc8:	ldrb	r3, [r1, #240]	; 0xf0
   14ccc:	tst	r3, #1
   14cd0:	ldreq	r3, [r1, #244]	; 0xf4
   14cd4:	ldrbeq	r2, [r3, #2]
   14cd8:	orreq	r2, r2, #1
   14cdc:	strbeq	r2, [r3, #2]
   14ce0:	ldreq	r1, [sp, #4]
   14ce4:	b	14b90 <strspn@plt+0x11480>
   14ce8:	cmp	r2, #108	; 0x6c
   14cec:	ldr	r2, [r3, #12]
   14cf0:	beq	14d84 <strspn@plt+0x11674>
   14cf4:	rev	r2, r2
   14cf8:	rev	r3, r0
   14cfc:	b	14c5c <strspn@plt+0x1154c>
   14d00:	mov	r4, #1
   14d04:	b	14c74 <strspn@plt+0x11564>
   14d08:	cmp	r0, #0
   14d0c:	bne	14be0 <strspn@plt+0x114d0>
   14d10:	add	r3, sp, #16
   14d14:	mov	r2, r9
   14d18:	str	r0, [r3, #-8]!
   14d1c:	mov	r0, r6
   14d20:	bl	ff5c <strspn@plt+0xc84c>
   14d24:	cmp	r0, #0
   14d28:	blt	14d98 <strspn@plt+0x11688>
   14d2c:	ldrb	r3, [r6, #24]
   14d30:	ldr	r1, [sp, #4]
   14d34:	tst	r3, #1
   14d38:	bne	14c2c <strspn@plt+0x1151c>
   14d3c:	ldr	r3, [r1, #260]	; 0x104
   14d40:	ldr	r0, [r1, #264]	; 0x108
   14d44:	add	r3, r3, #7
   14d48:	ldr	r2, [sp, #8]
   14d4c:	bic	r3, r3, #7
   14d50:	add	r0, r0, #16
   14d54:	add	r3, r0, r3
   14d58:	cmp	r2, r3
   14d5c:	bcs	14c2c <strspn@plt+0x1151c>
   14d60:	mov	r0, r1
   14d64:	ldr	r4, [r6, #52]	; 0x34
   14d68:	bl	24004 <strspn@plt+0x208f4>
   14d6c:	str	r0, [r4]
   14d70:	mov	r2, #1
   14d74:	ldmib	sp, {r1, r3}
   14d78:	str	r2, [r6, #56]	; 0x38
   14d7c:	str	r3, [r6, #60]	; 0x3c
   14d80:	b	14c2c <strspn@plt+0x1151c>
   14d84:	ldr	r2, [r3, #8]
   14d88:	ldr	r3, [r3, #12]
   14d8c:	b	14c5c <strspn@plt+0x1154c>
   14d90:	mvn	r4, #104	; 0x68
   14d94:	b	14c7c <strspn@plt+0x1156c>
   14d98:	cmn	r0, #104	; 0x68
   14d9c:	beq	14dbc <strspn@plt+0x116ac>
   14da0:	add	r3, r0, #108	; 0x6c
   14da4:	cmn	r0, #32
   14da8:	cmpne	r3, #1
   14dac:	bls	14dbc <strspn@plt+0x116ac>
   14db0:	mov	r4, r0
   14db4:	ldr	r1, [sp, #4]
   14db8:	b	14c74 <strspn@plt+0x11564>
   14dbc:	mov	r0, r6
   14dc0:	bl	104e4 <strspn@plt+0xcdd4>
   14dc4:	mvn	r4, #103	; 0x67
   14dc8:	b	14db4 <strspn@plt+0x116a4>
   14dcc:	bl	314c <__stack_chk_fail@plt>
   14dd0:	mov	r3, #968	; 0x3c8
   14dd4:	mov	r4, #8
   14dd8:	ldrd	r2, [r3, r6]
   14ddc:	mov	r5, #0
   14de0:	and	r4, r4, r2
   14de4:	and	r5, r5, r3
   14de8:	orrs	r3, r4, r5
   14dec:	beq	14b64 <strspn@plt+0x11454>
   14df0:	ldr	r0, [pc, #200]	; 14ec0 <strspn@plt+0x117b0>
   14df4:	movw	r2, #1725	; 0x6bd
   14df8:	ldr	r1, [pc, #196]	; 14ec4 <strspn@plt+0x117b4>
   14dfc:	ldr	r3, [pc, #196]	; 14ec8 <strspn@plt+0x117b8>
   14e00:	add	r0, pc, r0
   14e04:	add	r1, pc, r1
   14e08:	add	r3, pc, r3
   14e0c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14e10:	ldr	r1, [sp, #4]
   14e14:	mvn	r4, #29
   14e18:	b	14c74 <strspn@plt+0x11564>
   14e1c:	ldr	r0, [pc, #168]	; 14ecc <strspn@plt+0x117bc>
   14e20:	movw	r2, #1724	; 0x6bc
   14e24:	ldr	r1, [pc, #164]	; 14ed0 <strspn@plt+0x117c0>
   14e28:	ldr	r3, [pc, #164]	; 14ed4 <strspn@plt+0x117c4>
   14e2c:	add	r0, pc, r0
   14e30:	add	r1, pc, r1
   14e34:	add	r3, pc, r3
   14e38:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14e3c:	ldr	r1, [sp, #4]
   14e40:	mvn	r4, #9
   14e44:	b	14c74 <strspn@plt+0x11564>
   14e48:	ldr	r0, [pc, #136]	; 14ed8 <strspn@plt+0x117c8>
   14e4c:	movw	r2, #1723	; 0x6bb
   14e50:	ldr	r1, [pc, #132]	; 14edc <strspn@plt+0x117cc>
   14e54:	ldr	r3, [pc, #132]	; 14ee0 <strspn@plt+0x117d0>
   14e58:	add	r0, pc, r0
   14e5c:	add	r1, pc, r1
   14e60:	add	r3, pc, r3
   14e64:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14e68:	ldr	r1, [sp, #4]
   14e6c:	mvn	r4, #21
   14e70:	b	14c74 <strspn@plt+0x11564>
   14e74:	ldr	r0, [pc, #104]	; 14ee4 <strspn@plt+0x117d4>
   14e78:	movw	r2, #1722	; 0x6ba
   14e7c:	ldr	r1, [pc, #100]	; 14ee8 <strspn@plt+0x117d8>
   14e80:	ldr	r3, [pc, #100]	; 14eec <strspn@plt+0x117dc>
   14e84:	add	r0, pc, r0
   14e88:	add	r1, pc, r1
   14e8c:	add	r3, pc, r3
   14e90:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   14e94:	b	14e68 <strspn@plt+0x11758>
   14e98:	ldr	r3, [sp, #4]
   14e9c:	mov	r4, r0
   14ea0:	cmp	r3, #0
   14ea4:	beq	14eb0 <strspn@plt+0x117a0>
   14ea8:	mov	r0, r3
   14eac:	bl	24088 <strspn@plt+0x20978>
   14eb0:	mov	r0, r4
   14eb4:	bl	36a4 <_Unwind_Resume@plt>
   14eb8:	andeq	r7, r5, r4, ror #3
   14ebc:	andeq	r0, r0, r8, lsr #5
   14ec0:	andeq	r7, r3, r0, lsl r2
   14ec4:	andeq	r6, r3, r0, lsl #20
   14ec8:	andeq	r7, r3, r8, ror #14
   14ecc:	andeq	r6, r3, ip, asr #25
   14ed0:	ldrdeq	r6, [r3], -r4
   14ed4:	andeq	r7, r3, ip, lsr r7
   14ed8:			; <UNDEFINED> instruction: 0x0003e4b0
   14edc:	andeq	r6, r3, r8, lsr #19
   14ee0:	andeq	r7, r3, r0, lsl r7
   14ee4:	andeq	r9, r3, r0, asr #6
   14ee8:	andeq	r6, r3, ip, ror r9
   14eec:	andeq	r7, r3, r4, ror #13
   14ef0:	mov	r3, #0
   14ef4:	b	14afc <strspn@plt+0x113ec>
   14ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14efc:	mov	r5, r3
   14f00:	ldr	r4, [pc, #984]	; 152e0 <strspn@plt+0x11bd0>
   14f04:	sub	sp, sp, #20
   14f08:	ldr	ip, [pc, #980]	; 152e4 <strspn@plt+0x11bd4>
   14f0c:	mov	r6, r0
   14f10:	add	r4, pc, r4
   14f14:	mov	r0, r2
   14f18:	mov	r8, r1
   14f1c:	ldr	r9, [sp, #56]	; 0x38
   14f20:	ldr	r7, [r4, ip]
   14f24:	ldr	r3, [r7]
   14f28:	str	r3, [sp, #12]
   14f2c:	bl	24004 <strspn@plt+0x208f4>
   14f30:	cmp	r6, #0
   14f34:	str	r0, [sp, #8]
   14f38:	beq	151d0 <strspn@plt+0x11ac0>
   14f3c:	cmp	r0, #0
   14f40:	beq	15240 <strspn@plt+0x11b30>
   14f44:	ldr	r3, [r0, #244]	; 0xf4
   14f48:	ldrb	r2, [r3, #1]
   14f4c:	cmp	r2, #1
   14f50:	bne	1521c <strspn@plt+0x11b0c>
   14f54:	ldrb	r3, [r3, #2]
   14f58:	tst	r3, #1
   14f5c:	bne	151f8 <strspn@plt+0x11ae8>
   14f60:	cmp	r5, #0
   14f64:	beq	1528c <strspn@plt+0x11b7c>
   14f68:	mov	r0, r6
   14f6c:	bl	12164 <strspn@plt+0xea54>
   14f70:	cmp	r0, #0
   14f74:	bne	15264 <strspn@plt+0x11b54>
   14f78:	ldrb	r3, [r6, #24]
   14f7c:	tst	r3, #1
   14f80:	bne	15188 <strspn@plt+0x11a78>
   14f84:	ldr	r3, [r6, #4]
   14f88:	sub	r3, r3, #1
   14f8c:	cmp	r3, #3
   14f90:	bhi	15124 <strspn@plt+0x11a14>
   14f94:	ldr	r3, [pc, #844]	; 152e8 <strspn@plt+0x11bd8>
   14f98:	add	r0, r6, #128	; 0x80
   14f9c:	ldr	r1, [r4, r3]
   14fa0:	bl	41b4c <sd_bus_creds_has_bounding_cap@@Base+0x14224>
   14fa4:	cmp	r0, #0
   14fa8:	blt	150f4 <strspn@plt+0x119e4>
   14fac:	ldr	r1, [pc, #824]	; 152ec <strspn@plt+0x11bdc>
   14fb0:	add	r0, r6, #124	; 0x7c
   14fb4:	add	r1, pc, r1
   14fb8:	bl	43264 <sd_bus_creds_has_bounding_cap@@Base+0x1593c>
   14fbc:	cmp	r0, #0
   14fc0:	blt	150f4 <strspn@plt+0x119e4>
   14fc4:	mov	r0, r6
   14fc8:	ldr	r1, [sp, #8]
   14fcc:	ldrd	r2, [sp, #64]	; 0x40
   14fd0:	bl	fd5c <strspn@plt+0xc64c>
   14fd4:	cmp	r0, #0
   14fd8:	blt	150f4 <strspn@plt+0x119e4>
   14fdc:	mov	r0, r6
   14fe0:	add	r1, sp, #8
   14fe4:	bl	109b8 <strspn@plt+0xd2a8>
   14fe8:	cmp	r0, #0
   14fec:	blt	150f4 <strspn@plt+0x119e4>
   14ff0:	rsbs	r1, r8, #1
   14ff4:	str	r9, [sp]
   14ff8:	mov	r0, r6
   14ffc:	mov	r2, #0
   15000:	movcc	r1, #0
   15004:	mov	r3, #32
   15008:	bl	365dc <sd_bus_creds_has_bounding_cap@@Base+0x8cb4>
   1500c:	subs	r9, r0, #0
   15010:	beq	15180 <strspn@plt+0x11a70>
   15014:	ldr	r3, [sp, #8]
   15018:	str	r5, [r9, #32]
   1501c:	ldr	r3, [r3, #244]	; 0xf4
   15020:	ldrb	r2, [r3, #3]
   15024:	ldr	r1, [r3, #8]
   15028:	cmp	r2, #2
   1502c:	ldrb	r2, [r3]
   15030:	beq	1512c <strspn@plt+0x11a1c>
   15034:	cmp	r2, #108	; 0x6c
   15038:	ldreq	r2, [r3, #8]
   1503c:	revne	r2, r1
   15040:	mov	r3, #0
   15044:	add	sl, r9, #48	; 0x30
   15048:	add	fp, r9, #32
   1504c:	str	r2, [r9, #48]	; 0x30
   15050:	str	r3, [r9, #52]	; 0x34
   15054:	mov	r1, sl
   15058:	ldr	r0, [r6, #128]	; 0x80
   1505c:	mov	r2, fp
   15060:	bl	41c80 <sd_bus_creds_has_bounding_cap@@Base+0x14358>
   15064:	subs	r4, r0, #0
   15068:	movlt	r2, #0
   1506c:	movlt	r3, #0
   15070:	strdlt	r2, [r9, #48]	; 0x30
   15074:	blt	15154 <strspn@plt+0x11a44>
   15078:	ldr	r1, [sp, #8]
   1507c:	mov	r0, #448	; 0x1c0
   15080:	mvn	r2, #0
   15084:	mvn	r3, #0
   15088:	ldrd	r4, [r1, r0]
   1508c:	cmp	r5, r3
   15090:	cmpeq	r4, r2
   15094:	beq	15160 <strspn@plt+0x11a50>
   15098:	mov	r0, #1
   1509c:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   150a0:	adds	r0, r0, r4
   150a4:	adc	r1, r1, r5
   150a8:	strd	r0, [r9, #40]	; 0x28
   150ac:	orrs	r2, r0, r1
   150b0:	beq	150cc <strspn@plt+0x119bc>
   150b4:	mov	r1, fp
   150b8:	ldr	r0, [r6, #124]	; 0x7c
   150bc:	add	r2, r9, #56	; 0x38
   150c0:	bl	432e4 <sd_bus_creds_has_bounding_cap@@Base+0x159bc>
   150c4:	cmp	r0, #0
   150c8:	blt	15144 <strspn@plt+0x11a34>
   150cc:	ldr	r1, [sp, #8]
   150d0:	mov	r0, r6
   150d4:	mov	r2, sl
   150d8:	bl	14ef0 <strspn@plt+0x117e0>
   150dc:	cmp	r0, #0
   150e0:	mov	r4, r0
   150e4:	blt	15154 <strspn@plt+0x11a44>
   150e8:	cmp	r8, #0
   150ec:	strne	r9, [r8]
   150f0:	b	150f8 <strspn@plt+0x119e8>
   150f4:	mov	r4, r0
   150f8:	ldr	r0, [sp, #8]
   150fc:	cmp	r0, #0
   15100:	beq	15108 <strspn@plt+0x119f8>
   15104:	bl	24088 <strspn@plt+0x20978>
   15108:	ldr	r2, [sp, #12]
   1510c:	mov	r0, r4
   15110:	ldr	r3, [r7]
   15114:	cmp	r2, r3
   15118:	bne	1517c <strspn@plt+0x11a6c>
   1511c:	add	sp, sp, #20
   15120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15124:	mvn	r4, #106	; 0x6a
   15128:	b	150f8 <strspn@plt+0x119e8>
   1512c:	cmp	r2, #108	; 0x6c
   15130:	ldr	r2, [r3, #12]
   15134:	beq	15170 <strspn@plt+0x11a60>
   15138:	rev	r2, r2
   1513c:	rev	r3, r1
   15140:	b	15044 <strspn@plt+0x11934>
   15144:	mov	r4, r0
   15148:	mov	r2, #0
   1514c:	mov	r3, #0
   15150:	strd	r2, [r9, #40]	; 0x28
   15154:	mov	r0, r9
   15158:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   1515c:	b	150f8 <strspn@plt+0x119e8>
   15160:	mov	r2, #0
   15164:	mov	r3, #0
   15168:	strd	r2, [r9, #40]	; 0x28
   1516c:	b	150d0 <strspn@plt+0x119c0>
   15170:	ldr	r2, [r3, #8]
   15174:	ldr	r3, [r3, #12]
   15178:	b	15044 <strspn@plt+0x11934>
   1517c:	bl	314c <__stack_chk_fail@plt>
   15180:	mvn	r4, #11
   15184:	b	150f8 <strspn@plt+0x119e8>
   15188:	mov	r1, #968	; 0x3c8
   1518c:	mov	r2, #8
   15190:	ldrd	r0, [r1, r6]
   15194:	mov	r3, #0
   15198:	and	r2, r2, r0
   1519c:	and	r3, r3, r1
   151a0:	orrs	r1, r2, r3
   151a4:	beq	14f84 <strspn@plt+0x11874>
   151a8:	ldr	r0, [pc, #320]	; 152f0 <strspn@plt+0x11be0>
   151ac:	movw	r2, #1871	; 0x74f
   151b0:	ldr	r1, [pc, #316]	; 152f4 <strspn@plt+0x11be4>
   151b4:	ldr	r3, [pc, #316]	; 152f8 <strspn@plt+0x11be8>
   151b8:	add	r0, pc, r0
   151bc:	add	r1, pc, r1
   151c0:	add	r3, pc, r3
   151c4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   151c8:	mvn	r4, #29
   151cc:	b	150f8 <strspn@plt+0x119e8>
   151d0:	ldr	r0, [pc, #292]	; 152fc <strspn@plt+0x11bec>
   151d4:	movw	r2, #1865	; 0x749
   151d8:	ldr	r1, [pc, #288]	; 15300 <strspn@plt+0x11bf0>
   151dc:	ldr	r3, [pc, #288]	; 15304 <strspn@plt+0x11bf4>
   151e0:	add	r0, pc, r0
   151e4:	add	r1, pc, r1
   151e8:	add	r3, pc, r3
   151ec:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   151f0:	mvn	r4, #21
   151f4:	b	150f8 <strspn@plt+0x119e8>
   151f8:	ldr	r0, [pc, #264]	; 15308 <strspn@plt+0x11bf8>
   151fc:	movw	r2, #1868	; 0x74c
   15200:	ldr	r1, [pc, #260]	; 1530c <strspn@plt+0x11bfc>
   15204:	ldr	r3, [pc, #260]	; 15310 <strspn@plt+0x11c00>
   15208:	add	r0, pc, r0
   1520c:	add	r1, pc, r1
   15210:	add	r3, pc, r3
   15214:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15218:	b	151f0 <strspn@plt+0x11ae0>
   1521c:	ldr	r0, [pc, #240]	; 15314 <strspn@plt+0x11c04>
   15220:	movw	r2, #1867	; 0x74b
   15224:	ldr	r1, [pc, #236]	; 15318 <strspn@plt+0x11c08>
   15228:	ldr	r3, [pc, #236]	; 1531c <strspn@plt+0x11c0c>
   1522c:	add	r0, pc, r0
   15230:	add	r1, pc, r1
   15234:	add	r3, pc, r3
   15238:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1523c:	b	151f0 <strspn@plt+0x11ae0>
   15240:	ldr	r0, [pc, #216]	; 15320 <strspn@plt+0x11c10>
   15244:	movw	r2, #1866	; 0x74a
   15248:	ldr	r1, [pc, #212]	; 15324 <strspn@plt+0x11c14>
   1524c:	ldr	r3, [pc, #212]	; 15328 <strspn@plt+0x11c18>
   15250:	add	r0, pc, r0
   15254:	add	r1, pc, r1
   15258:	add	r3, pc, r3
   1525c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15260:	b	151f0 <strspn@plt+0x11ae0>
   15264:	ldr	r0, [pc, #192]	; 1532c <strspn@plt+0x11c1c>
   15268:	movw	r2, #1870	; 0x74e
   1526c:	ldr	r1, [pc, #188]	; 15330 <strspn@plt+0x11c20>
   15270:	ldr	r3, [pc, #188]	; 15334 <strspn@plt+0x11c24>
   15274:	add	r0, pc, r0
   15278:	add	r1, pc, r1
   1527c:	add	r3, pc, r3
   15280:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15284:	mvn	r4, #9
   15288:	b	150f8 <strspn@plt+0x119e8>
   1528c:	ldr	r0, [pc, #164]	; 15338 <strspn@plt+0x11c28>
   15290:	movw	r2, #1869	; 0x74d
   15294:	ldr	r1, [pc, #160]	; 1533c <strspn@plt+0x11c2c>
   15298:	ldr	r3, [pc, #160]	; 15340 <strspn@plt+0x11c30>
   1529c:	add	r0, pc, r0
   152a0:	add	r1, pc, r1
   152a4:	add	r3, pc, r3
   152a8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   152ac:	b	151f0 <strspn@plt+0x11ae0>
   152b0:	mov	r4, r0
   152b4:	ldr	r0, [sp, #8]
   152b8:	cmp	r0, #0
   152bc:	beq	152c4 <strspn@plt+0x11bb4>
   152c0:	bl	24088 <strspn@plt+0x20978>
   152c4:	mov	r0, r4
   152c8:	bl	36a4 <_Unwind_Resume@plt>
   152cc:	b	152b0 <strspn@plt+0x11ba0>
   152d0:	mov	r4, r0
   152d4:	mov	r0, r9
   152d8:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   152dc:	b	152b4 <strspn@plt+0x11ba4>
   152e0:	andeq	r6, r5, r8, ror #27
   152e4:	andeq	r0, r0, r8, lsr #5
   152e8:	andeq	r0, r0, r8, asr #5
   152ec:			; <UNDEFINED> instruction: 0xffffa924
   152f0:	andeq	r6, r3, r8, asr lr
   152f4:	andeq	r6, r3, r8, asr #12
   152f8:	andeq	r7, r3, r4, lsl #8
   152fc:	andeq	r8, r3, r4, ror #31
   15300:	andeq	r6, r3, r0, lsr #12
   15304:	ldrdeq	r7, [r3], -ip
   15308:	andeq	r6, r3, r8, ror lr
   1530c:	strdeq	r6, [r3], -r8
   15310:			; <UNDEFINED> instruction: 0x000373b4
   15314:	andeq	r6, r3, r4, lsr #28
   15318:	ldrdeq	r6, [r3], -r4
   1531c:	muleq	r3, r0, r3
   15320:	strheq	lr, [r3], -r8
   15324:			; <UNDEFINED> instruction: 0x000365b0
   15328:	andeq	r7, r3, ip, ror #6
   1532c:	andeq	r6, r3, r4, lsl #17
   15330:	andeq	r6, r3, ip, lsl #11
   15334:	andeq	r7, r3, r8, asr #6
   15338:	andeq	r6, r3, ip, lsl #20
   1533c:	andeq	r6, r3, r4, ror #10
   15340:	andeq	r7, r3, r0, lsr #6
   15344:	push	{r4, r5, r6, lr}
   15348:	subs	r5, r0, #0
   1534c:	mov	r4, r1
   15350:	beq	15390 <strspn@plt+0x11c80>
   15354:	cmp	r1, #0
   15358:	beq	153e0 <strspn@plt+0x11cd0>
   1535c:	bl	12164 <strspn@plt+0xea54>
   15360:	subs	r6, r0, #0
   15364:	bne	153b8 <strspn@plt+0x11ca8>
   15368:	mov	r0, r5
   1536c:	bl	14928 <strspn@plt+0x11218>
   15370:	cmp	r0, #0
   15374:	addge	r3, r5, #296	; 0x128
   15378:	movge	ip, r6
   1537c:	movlt	ip, r0
   15380:	ldmge	r3, {r0, r1, r2, r3}
   15384:	stmge	r4, {r0, r1, r2, r3}
   15388:	mov	r0, ip
   1538c:	pop	{r4, r5, r6, pc}
   15390:	ldr	r0, [pc, #112]	; 15408 <strspn@plt+0x11cf8>
   15394:	movw	r2, #1486	; 0x5ce
   15398:	ldr	r1, [pc, #108]	; 1540c <strspn@plt+0x11cfc>
   1539c:	ldr	r3, [pc, #108]	; 15410 <strspn@plt+0x11d00>
   153a0:	add	r0, pc, r0
   153a4:	add	r1, pc, r1
   153a8:	add	r3, pc, r3
   153ac:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   153b0:	mvn	ip, #21
   153b4:	b	15388 <strspn@plt+0x11c78>
   153b8:	ldr	r0, [pc, #84]	; 15414 <strspn@plt+0x11d04>
   153bc:	mov	r2, #1488	; 0x5d0
   153c0:	ldr	r1, [pc, #80]	; 15418 <strspn@plt+0x11d08>
   153c4:	ldr	r3, [pc, #80]	; 1541c <strspn@plt+0x11d0c>
   153c8:	add	r0, pc, r0
   153cc:	add	r1, pc, r1
   153d0:	add	r3, pc, r3
   153d4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   153d8:	mvn	ip, #9
   153dc:	b	15388 <strspn@plt+0x11c78>
   153e0:	ldr	r0, [pc, #56]	; 15420 <strspn@plt+0x11d10>
   153e4:	movw	r2, #1487	; 0x5cf
   153e8:	ldr	r1, [pc, #52]	; 15424 <strspn@plt+0x11d14>
   153ec:	ldr	r3, [pc, #52]	; 15428 <strspn@plt+0x11d18>
   153f0:	add	r0, pc, r0
   153f4:	add	r1, pc, r1
   153f8:	add	r3, pc, r3
   153fc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15400:	mvn	ip, #21
   15404:	b	15388 <strspn@plt+0x11c78>
   15408:	andeq	r8, r3, r4, lsr #28
   1540c:	andeq	r6, r3, r0, ror #8
   15410:	andeq	r7, r3, r8, lsl r0
   15414:	andeq	r6, r3, r0, lsr r7
   15418:	andeq	r6, r3, r8, lsr r4
   1541c:	strdeq	r6, [r3], -r0
   15420:	muleq	r4, r0, r6
   15424:	andeq	r6, r3, r0, lsl r4
   15428:	andeq	r6, r3, r8, asr #31
   1542c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15430:	sub	sp, sp, #44	; 0x2c
   15434:	ldr	lr, [pc, #1348]	; 15980 <strspn@plt+0x12270>
   15438:	mov	r5, r0
   1543c:	ldr	ip, [pc, #1344]	; 15984 <strspn@plt+0x12274>
   15440:	mov	r0, r1
   15444:	ldr	r1, [sp, #84]	; 0x54
   15448:	add	lr, pc, lr
   1544c:	mov	r9, r3
   15450:	mov	r8, r2
   15454:	mov	r3, lr
   15458:	ldr	r7, [sp, #80]	; 0x50
   1545c:	str	r1, [sp, #4]
   15460:	ldr	ip, [lr, ip]
   15464:	ldr	r3, [ip]
   15468:	str	ip, [sp]
   1546c:	str	r3, [sp, #36]	; 0x24
   15470:	bl	24004 <strspn@plt+0x208f4>
   15474:	cmp	r5, #0
   15478:	str	r0, [sp, #20]
   1547c:	beq	158a8 <strspn@plt+0x12198>
   15480:	cmp	r0, #0
   15484:	beq	158f0 <strspn@plt+0x121e0>
   15488:	ldr	r3, [r0, #244]	; 0xf4
   1548c:	ldrb	r2, [r3, #1]
   15490:	cmp	r2, #1
   15494:	bne	158cc <strspn@plt+0x121bc>
   15498:	ldrb	r3, [r3, #2]
   1549c:	tst	r3, #1
   154a0:	bne	15838 <strspn@plt+0x12128>
   154a4:	mov	r0, r7
   154a8:	bl	19750 <strspn@plt+0x16040>
   154ac:	cmp	r0, #0
   154b0:	bne	1593c <strspn@plt+0x1222c>
   154b4:	mov	r0, r5
   154b8:	bl	12164 <strspn@plt+0xea54>
   154bc:	cmp	r0, #0
   154c0:	bne	15914 <strspn@plt+0x12204>
   154c4:	ldrb	r3, [r5, #24]
   154c8:	tst	r3, #1
   154cc:	bne	15860 <strspn@plt+0x12150>
   154d0:	ldr	r3, [r5, #4]
   154d4:	sub	r3, r3, #1
   154d8:	cmp	r3, #3
   154dc:	bhi	156b4 <strspn@plt+0x11fa4>
   154e0:	mov	r0, r5
   154e4:	bl	14928 <strspn@plt+0x11218>
   154e8:	cmp	r0, #0
   154ec:	blt	15680 <strspn@plt+0x11f70>
   154f0:	mov	r2, r8
   154f4:	mov	r3, r9
   154f8:	mov	r0, r5
   154fc:	ldr	r1, [sp, #20]
   15500:	ldr	r4, [r5, #44]	; 0x2c
   15504:	bl	fd5c <strspn@plt+0xc64c>
   15508:	cmp	r0, #0
   1550c:	blt	15680 <strspn@plt+0x11f70>
   15510:	mov	r0, r5
   15514:	add	r1, sp, #20
   15518:	bl	109b8 <strspn@plt+0xd2a8>
   1551c:	cmp	r0, #0
   15520:	blt	15680 <strspn@plt+0x11f70>
   15524:	mov	r0, r5
   15528:	ldr	r1, [sp, #20]
   1552c:	add	r2, sp, #24
   15530:	mov	r3, #1
   15534:	bl	14afc <strspn@plt+0x113ec>
   15538:	cmp	r0, #0
   1553c:	blt	15680 <strspn@plt+0x11f70>
   15540:	ldr	r0, [sp, #20]
   15544:	mov	r1, #448	; 0x1c0
   15548:	mvn	r2, #0
   1554c:	mvn	r3, #0
   15550:	ldrd	r8, [r0, r1]
   15554:	cmp	r9, r3
   15558:	cmpeq	r8, r2
   1555c:	beq	156bc <strspn@plt+0x11fac>
   15560:	mov	r0, #1
   15564:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   15568:	adds	r2, r0, r8
   1556c:	adc	r3, r1, r9
   15570:	strd	r2, [sp, #8]
   15574:	ldr	r9, [r5, #44]	; 0x2c
   15578:	cmp	r4, r9
   1557c:	bcs	155e0 <strspn@plt+0x11ed0>
   15580:	ldr	r8, [r5, #40]	; 0x28
   15584:	ldrd	r0, [sp, #24]
   15588:	add	sl, r8, r4, lsl #2
   1558c:	ldr	r6, [r8, r4, lsl #2]
   15590:	ldrd	r2, [r6, #8]
   15594:	cmp	r3, r1
   15598:	cmpeq	r2, r0
   1559c:	beq	15758 <strspn@plt+0x12048>
   155a0:	ldr	ip, [r6, #244]	; 0xf4
   155a4:	ldrb	r3, [ip, #3]
   155a8:	cmp	r3, #2
   155ac:	ldrb	r3, [ip]
   155b0:	beq	15728 <strspn@plt+0x12018>
   155b4:	cmp	r3, #108	; 0x6c
   155b8:	ldr	r2, [ip, #8]
   155bc:	ldreq	r2, [ip, #8]
   155c0:	revne	r2, r2
   155c4:	mov	r3, #0
   155c8:	cmp	r1, r3
   155cc:	cmpeq	r0, r2
   155d0:	beq	156cc <strspn@plt+0x11fbc>
   155d4:	add	r4, r4, #1
   155d8:	cmp	r4, r9
   155dc:	bcc	15580 <strspn@plt+0x11e70>
   155e0:	mov	r0, r5
   155e4:	mov	r1, #0
   155e8:	mov	r2, #0
   155ec:	mov	r3, #0
   155f0:	bl	10a40 <strspn@plt+0xd330>
   155f4:	cmp	r0, #0
   155f8:	blt	15658 <strspn@plt+0x11f48>
   155fc:	bne	15574 <strspn@plt+0x11e64>
   15600:	ldrd	r2, [sp, #8]
   15604:	orrs	r3, r2, r3
   15608:	beq	1574c <strspn@plt+0x1203c>
   1560c:	mov	r0, #1
   15610:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   15614:	ldrd	r2, [sp, #8]
   15618:	cmp	r1, r3
   1561c:	cmpeq	r0, r2
   15620:	bcs	157ec <strspn@plt+0x120dc>
   15624:	ldrd	r2, [sp, #8]
   15628:	subs	r2, r2, r0
   1562c:	sbc	r3, r3, r1
   15630:	mov	r0, r5
   15634:	mov	r1, #1
   15638:	bl	12e14 <strspn@plt+0xf704>
   1563c:	cmp	r0, #0
   15640:	blt	15680 <strspn@plt+0x11f70>
   15644:	beq	157ec <strspn@plt+0x120dc>
   15648:	mov	r0, r5
   1564c:	bl	101fc <strspn@plt+0xcaec>
   15650:	cmp	r0, #0
   15654:	bge	15574 <strspn@plt+0x11e64>
   15658:	cmn	r0, #104	; 0x68
   1565c:	beq	15670 <strspn@plt+0x11f60>
   15660:	add	r3, r0, #108	; 0x6c
   15664:	cmn	r0, #32
   15668:	cmpne	r3, #1
   1566c:	bhi	15680 <strspn@plt+0x11f70>
   15670:	mov	r0, r5
   15674:	bl	104e4 <strspn@plt+0xcdd4>
   15678:	mvn	r4, #103	; 0x67
   1567c:	b	15684 <strspn@plt+0x11f74>
   15680:	mov	r4, r0
   15684:	ldr	r0, [sp, #20]
   15688:	cmp	r0, #0
   1568c:	beq	15694 <strspn@plt+0x11f84>
   15690:	bl	24088 <strspn@plt+0x20978>
   15694:	ldr	r1, [sp]
   15698:	mov	r0, r4
   1569c:	ldr	r2, [sp, #36]	; 0x24
   156a0:	ldr	r3, [r1]
   156a4:	cmp	r2, r3
   156a8:	bne	15834 <strspn@plt+0x12124>
   156ac:	add	sp, sp, #44	; 0x2c
   156b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156b4:	mvn	r4, #106	; 0x6a
   156b8:	b	15684 <strspn@plt+0x11f74>
   156bc:	mov	r2, #0
   156c0:	mov	r3, #0
   156c4:	strd	r2, [sp, #8]
   156c8:	b	15574 <strspn@plt+0x11e64>
   156cc:	ldr	r0, [r5, #80]	; 0x50
   156d0:	cmp	r0, #0
   156d4:	beq	155d4 <strspn@plt+0x11ec4>
   156d8:	ldr	r1, [r6, #32]
   156dc:	cmp	r1, #0
   156e0:	beq	155d4 <strspn@plt+0x11ec4>
   156e4:	bl	2fc0 <strcmp@plt>
   156e8:	cmp	r0, #0
   156ec:	bne	155d4 <strspn@plt+0x11ec4>
   156f0:	sub	r2, r9, #-1073741823	; 0xc0000001
   156f4:	add	r1, r4, #1
   156f8:	rsb	r2, r4, r2
   156fc:	mov	r0, sl
   15700:	add	r1, r8, r1, lsl #2
   15704:	lsl	r2, r2, #2
   15708:	bl	3068 <memmove@plt>
   1570c:	ldr	r3, [r5, #44]	; 0x2c
   15710:	mov	r0, r6
   15714:	sub	r3, r3, #1
   15718:	str	r3, [r5, #44]	; 0x2c
   1571c:	bl	24088 <strspn@plt+0x20978>
   15720:	mvn	r4, #39	; 0x27
   15724:	b	15684 <strspn@plt+0x11f74>
   15728:	cmp	r3, #108	; 0x6c
   1572c:	ldr	lr, [ip, #8]
   15730:	ldr	fp, [ip, #12]
   15734:	revne	r2, fp
   15738:	revne	r3, lr
   1573c:	bne	155c8 <strspn@plt+0x11eb8>
   15740:	ldr	r2, [ip, #8]
   15744:	ldr	r3, [ip, #12]
   15748:	b	155c8 <strspn@plt+0x11eb8>
   1574c:	mvn	r2, #0
   15750:	mvn	r3, #0
   15754:	b	15630 <strspn@plt+0x11f20>
   15758:	sub	r2, r9, #-1073741823	; 0xc0000001
   1575c:	add	r1, r4, #1
   15760:	rsb	r2, r4, r2
   15764:	mov	r0, sl
   15768:	add	r1, r8, r1, lsl #2
   1576c:	lsl	r2, r2, #2
   15770:	bl	3068 <memmove@plt>
   15774:	ldr	r3, [r5, #44]	; 0x2c
   15778:	sub	r3, r3, #1
   1577c:	str	r3, [r5, #44]	; 0x2c
   15780:	ldr	r3, [r6, #244]	; 0xf4
   15784:	ldrb	r3, [r3, #1]
   15788:	cmp	r3, #2
   1578c:	beq	157a8 <strspn@plt+0x12098>
   15790:	cmp	r3, #3
   15794:	mvnne	r4, #4
   15798:	beq	157f4 <strspn@plt+0x120e4>
   1579c:	mov	r0, r6
   157a0:	bl	24088 <strspn@plt+0x20978>
   157a4:	b	15684 <strspn@plt+0x11f74>
   157a8:	ldr	r3, [r6, #332]	; 0x14c
   157ac:	cmp	r3, #0
   157b0:	beq	157d4 <strspn@plt+0x120c4>
   157b4:	mov	r1, #968	; 0x3c8
   157b8:	mov	r2, #1
   157bc:	ldrd	r0, [r1, r5]
   157c0:	mov	r3, #0
   157c4:	and	r2, r2, r0
   157c8:	and	r3, r3, r1
   157cc:	orrs	r1, r2, r3
   157d0:	beq	15808 <strspn@plt+0x120f8>
   157d4:	ldr	r2, [sp, #4]
   157d8:	cmp	r2, #0
   157dc:	beq	15824 <strspn@plt+0x12114>
   157e0:	str	r6, [r2]
   157e4:	mov	r4, #1
   157e8:	b	15684 <strspn@plt+0x11f74>
   157ec:	mvn	r4, #109	; 0x6d
   157f0:	b	15684 <strspn@plt+0x11f74>
   157f4:	mov	r0, r7
   157f8:	add	r1, r6, #36	; 0x24
   157fc:	bl	19a08 <strspn@plt+0x162f8>
   15800:	mov	r4, r0
   15804:	b	1579c <strspn@plt+0x1208c>
   15808:	ldr	r1, [pc, #376]	; 15988 <strspn@plt+0x12278>
   1580c:	mov	r0, r7
   15810:	ldr	r2, [pc, #372]	; 1598c <strspn@plt+0x1227c>
   15814:	add	r1, pc, r1
   15818:	add	r2, pc, r2
   1581c:	bl	19980 <strspn@plt+0x16270>
   15820:	b	15800 <strspn@plt+0x120f0>
   15824:	mov	r0, r6
   15828:	bl	24088 <strspn@plt+0x20978>
   1582c:	mov	r4, #1
   15830:	b	15684 <strspn@plt+0x11f74>
   15834:	bl	314c <__stack_chk_fail@plt>
   15838:	ldr	r0, [pc, #336]	; 15990 <strspn@plt+0x12280>
   1583c:	movw	r2, #1966	; 0x7ae
   15840:	ldr	r1, [pc, #332]	; 15994 <strspn@plt+0x12284>
   15844:	ldr	r3, [pc, #332]	; 15998 <strspn@plt+0x12288>
   15848:	add	r0, pc, r0
   1584c:	add	r1, pc, r1
   15850:	add	r3, pc, r3
   15854:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15858:	mvn	r4, #21
   1585c:	b	15684 <strspn@plt+0x11f74>
   15860:	mov	r1, #968	; 0x3c8
   15864:	mov	r2, #8
   15868:	ldrd	r0, [r1, r5]
   1586c:	mov	r3, #0
   15870:	and	r2, r2, r0
   15874:	and	r3, r3, r1
   15878:	orrs	r1, r2, r3
   1587c:	beq	154d0 <strspn@plt+0x11dc0>
   15880:	ldr	r0, [pc, #276]	; 1599c <strspn@plt+0x1228c>
   15884:	movw	r2, #1969	; 0x7b1
   15888:	ldr	r1, [pc, #272]	; 159a0 <strspn@plt+0x12290>
   1588c:	ldr	r3, [pc, #272]	; 159a4 <strspn@plt+0x12294>
   15890:	add	r0, pc, r0
   15894:	add	r1, pc, r1
   15898:	add	r3, pc, r3
   1589c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   158a0:	mvn	r4, #29
   158a4:	b	15684 <strspn@plt+0x11f74>
   158a8:	ldr	r0, [pc, #248]	; 159a8 <strspn@plt+0x12298>
   158ac:	movw	r2, #1963	; 0x7ab
   158b0:	ldr	r1, [pc, #244]	; 159ac <strspn@plt+0x1229c>
   158b4:	ldr	r3, [pc, #244]	; 159b0 <strspn@plt+0x122a0>
   158b8:	add	r0, pc, r0
   158bc:	add	r1, pc, r1
   158c0:	add	r3, pc, r3
   158c4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   158c8:	b	15858 <strspn@plt+0x12148>
   158cc:	ldr	r0, [pc, #224]	; 159b4 <strspn@plt+0x122a4>
   158d0:	movw	r2, #1965	; 0x7ad
   158d4:	ldr	r1, [pc, #220]	; 159b8 <strspn@plt+0x122a8>
   158d8:	ldr	r3, [pc, #220]	; 159bc <strspn@plt+0x122ac>
   158dc:	add	r0, pc, r0
   158e0:	add	r1, pc, r1
   158e4:	add	r3, pc, r3
   158e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   158ec:	b	15858 <strspn@plt+0x12148>
   158f0:	ldr	r0, [pc, #200]	; 159c0 <strspn@plt+0x122b0>
   158f4:	movw	r2, #1964	; 0x7ac
   158f8:	ldr	r1, [pc, #196]	; 159c4 <strspn@plt+0x122b4>
   158fc:	ldr	r3, [pc, #196]	; 159c8 <strspn@plt+0x122b8>
   15900:	add	r0, pc, r0
   15904:	add	r1, pc, r1
   15908:	add	r3, pc, r3
   1590c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15910:	b	15858 <strspn@plt+0x12148>
   15914:	ldr	r0, [pc, #176]	; 159cc <strspn@plt+0x122bc>
   15918:	mov	r2, #1968	; 0x7b0
   1591c:	ldr	r1, [pc, #172]	; 159d0 <strspn@plt+0x122c0>
   15920:	ldr	r3, [pc, #172]	; 159d4 <strspn@plt+0x122c4>
   15924:	add	r0, pc, r0
   15928:	add	r1, pc, r1
   1592c:	add	r3, pc, r3
   15930:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15934:	mvn	r4, #9
   15938:	b	15684 <strspn@plt+0x11f74>
   1593c:	ldr	r0, [pc, #148]	; 159d8 <strspn@plt+0x122c8>
   15940:	movw	r2, #1967	; 0x7af
   15944:	ldr	r1, [pc, #144]	; 159dc <strspn@plt+0x122cc>
   15948:	ldr	r3, [pc, #144]	; 159e0 <strspn@plt+0x122d0>
   1594c:	add	r0, pc, r0
   15950:	add	r1, pc, r1
   15954:	add	r3, pc, r3
   15958:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1595c:	b	15858 <strspn@plt+0x12148>
   15960:	ldr	r3, [sp, #20]
   15964:	mov	r4, r0
   15968:	cmp	r3, #0
   1596c:	beq	15978 <strspn@plt+0x12268>
   15970:	mov	r0, r3
   15974:	bl	24088 <strspn@plt+0x20978>
   15978:	mov	r0, r4
   1597c:	bl	36a4 <_Unwind_Resume@plt>
   15980:			; <UNDEFINED> instruction: 0x000568b0
   15984:	andeq	r0, r0, r8, lsr #5
   15988:	andeq	r6, r3, r8, lsl #12
   1598c:			; <UNDEFINED> instruction: 0x000368b8
   15990:	andeq	r6, r3, r8, lsr r8
   15994:			; <UNDEFINED> instruction: 0x00035fb8
   15998:	andeq	r6, r3, r0, lsr ip
   1599c:	andeq	r6, r3, r0, lsl #15
   159a0:	andeq	r5, r3, r0, ror pc
   159a4:	andeq	r6, r3, r8, ror #23
   159a8:	andeq	r8, r3, ip, lsl #18
   159ac:	andeq	r5, r3, r8, asr #30
   159b0:	andeq	r6, r3, r0, asr #23
   159b4:	andeq	r6, r3, r4, ror r7
   159b8:	andeq	r5, r3, r4, lsr #30
   159bc:	muleq	r3, ip, fp
   159c0:	andeq	sp, r3, r8, lsl #20
   159c4:	andeq	r5, r3, r0, lsl #30
   159c8:	andeq	r6, r3, r8, ror fp
   159cc:	ldrdeq	r6, [r3], -r4
   159d0:	ldrdeq	r5, [r3], -ip
   159d4:	andeq	r6, r3, r4, asr fp
   159d8:	andeq	r6, r3, r8, ror #14
   159dc:			; <UNDEFINED> instruction: 0x00035eb4
   159e0:	andeq	r6, r3, ip, lsr #22
   159e4:	push	{r4, lr}
   159e8:	subs	r4, r0, #0
   159ec:	beq	15aac <strspn@plt+0x1239c>
   159f0:	bl	12164 <strspn@plt+0xea54>
   159f4:	cmp	r0, #0
   159f8:	bne	15ad4 <strspn@plt+0x123c4>
   159fc:	ldr	r3, [r4, #4]
   15a00:	cmp	r3, #5
   15a04:	beq	15a30 <strspn@plt+0x12320>
   15a08:	sub	r3, r3, #1
   15a0c:	cmp	r3, #3
   15a10:	bhi	15a94 <strspn@plt+0x12384>
   15a14:	mov	r0, r4
   15a18:	bl	14928 <strspn@plt+0x11218>
   15a1c:	cmp	r0, #0
   15a20:	poplt	{r4, pc}
   15a24:	ldr	r3, [r4, #56]	; 0x38
   15a28:	cmp	r3, #0
   15a2c:	bne	15a50 <strspn@plt+0x12340>
   15a30:	mov	r0, #0
   15a34:	pop	{r4, pc}
   15a38:	ldr	ip, [r4, #56]	; 0x38
   15a3c:	cmp	ip, #0
   15a40:	beq	15a30 <strspn@plt+0x12320>
   15a44:	bl	12e14 <strspn@plt+0xf704>
   15a48:	cmp	r0, #0
   15a4c:	blt	15a90 <strspn@plt+0x12380>
   15a50:	mov	r0, r4
   15a54:	bl	101fc <strspn@plt+0xcaec>
   15a58:	mov	r1, #0
   15a5c:	mvn	r2, #0
   15a60:	mvn	r3, #0
   15a64:	subs	ip, r0, #0
   15a68:	mov	r0, r4
   15a6c:	bge	15a38 <strspn@plt+0x12328>
   15a70:	cmn	ip, #104	; 0x68
   15a74:	beq	15a9c <strspn@plt+0x1238c>
   15a78:	add	r3, ip, #108	; 0x6c
   15a7c:	cmn	ip, #32
   15a80:	cmpne	r3, #1
   15a84:	bls	15a9c <strspn@plt+0x1238c>
   15a88:	mov	r0, ip
   15a8c:	pop	{r4, pc}
   15a90:	pop	{r4, pc}
   15a94:	mvn	r0, #106	; 0x6a
   15a98:	pop	{r4, pc}
   15a9c:	mov	r0, r4
   15aa0:	bl	104e4 <strspn@plt+0xcdd4>
   15aa4:	mvn	r0, #103	; 0x67
   15aa8:	pop	{r4, pc}
   15aac:	ldr	r0, [pc, #72]	; 15afc <strspn@plt+0x123ec>
   15ab0:	movw	r2, #2866	; 0xb32
   15ab4:	ldr	r1, [pc, #68]	; 15b00 <strspn@plt+0x123f0>
   15ab8:	ldr	r3, [pc, #68]	; 15b04 <strspn@plt+0x123f4>
   15abc:	add	r0, pc, r0
   15ac0:	add	r1, pc, r1
   15ac4:	add	r3, pc, r3
   15ac8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15acc:	mvn	r0, #21
   15ad0:	pop	{r4, pc}
   15ad4:	ldr	r0, [pc, #44]	; 15b08 <strspn@plt+0x123f8>
   15ad8:	movw	r2, #2867	; 0xb33
   15adc:	ldr	r1, [pc, #40]	; 15b0c <strspn@plt+0x123fc>
   15ae0:	ldr	r3, [pc, #40]	; 15b10 <strspn@plt+0x12400>
   15ae4:	add	r0, pc, r0
   15ae8:	add	r1, pc, r1
   15aec:	add	r3, pc, r3
   15af0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15af4:	mvn	r0, #9
   15af8:	pop	{r4, pc}
   15afc:	andeq	r8, r3, r8, lsl #14
   15b00:	andeq	r5, r3, r4, asr #26
   15b04:	strdeq	r5, [r3], -ip
   15b08:	andeq	r6, r3, r4, lsl r0
   15b0c:	andeq	r5, r3, ip, lsl sp
   15b10:	ldrdeq	r5, [r3], -r4
   15b14:	ldr	r3, [pc, #760]	; 15e14 <strspn@plt+0x12704>
   15b18:	ldr	r2, [pc, #760]	; 15e18 <strspn@plt+0x12708>
   15b1c:	add	r3, pc, r3
   15b20:	push	{r4, r5, r6, lr}
   15b24:	subs	r4, r0, #0
   15b28:	ldr	r6, [r3, r2]
   15b2c:	sub	sp, sp, #128	; 0x80
   15b30:	ldr	r3, [r6]
   15b34:	str	r3, [sp, #124]	; 0x7c
   15b38:	beq	15dac <strspn@plt+0x1269c>
   15b3c:	ldr	r3, [r4, #4]
   15b40:	cmp	r3, #0
   15b44:	bne	15d84 <strspn@plt+0x12674>
   15b48:	bl	12164 <strspn@plt+0xea54>
   15b4c:	cmp	r0, #0
   15b50:	bne	15d5c <strspn@plt+0x1264c>
   15b54:	ldrb	r3, [r4, #24]
   15b58:	mov	r2, #1
   15b5c:	str	r2, [r4, #4]
   15b60:	tst	r3, #16
   15b64:	bne	15c10 <strspn@plt+0x12500>
   15b68:	ldr	r0, [r4, #8]
   15b6c:	cmp	r0, #0
   15b70:	blt	15c20 <strspn@plt+0x12510>
   15b74:	ldr	r3, [r4, #12]
   15b78:	cmp	r3, #0
   15b7c:	blt	15dd4 <strspn@plt+0x126c4>
   15b80:	mov	r1, #1
   15b84:	bl	3c2bc <sd_bus_creds_has_bounding_cap@@Base+0xe994>
   15b88:	subs	r3, r0, #0
   15b8c:	blt	15c88 <strspn@plt+0x12578>
   15b90:	ldr	r0, [r4, #8]
   15b94:	mov	r1, #1
   15b98:	bl	3c34c <sd_bus_creds_has_bounding_cap@@Base+0xea24>
   15b9c:	subs	r3, r0, #0
   15ba0:	blt	15c88 <strspn@plt+0x12578>
   15ba4:	ldr	r1, [r4, #8]
   15ba8:	ldr	r0, [r4, #12]
   15bac:	cmp	r1, r0
   15bb0:	beq	15bdc <strspn@plt+0x124cc>
   15bb4:	mov	r1, #1
   15bb8:	bl	3c2bc <sd_bus_creds_has_bounding_cap@@Base+0xe994>
   15bbc:	subs	r3, r0, #0
   15bc0:	blt	15c88 <strspn@plt+0x12578>
   15bc4:	ldr	r0, [r4, #12]
   15bc8:	mov	r1, #1
   15bcc:	bl	3c34c <sd_bus_creds_has_bounding_cap@@Base+0xea24>
   15bd0:	subs	r3, r0, #0
   15bd4:	blt	15c88 <strspn@plt+0x12578>
   15bd8:	ldr	r1, [r4, #8]
   15bdc:	mov	r0, #3
   15be0:	add	r2, sp, #16
   15be4:	bl	31e8 <__fxstat64@plt>
   15be8:	cmp	r0, #0
   15bec:	blt	15d3c <strspn@plt+0x1262c>
   15bf0:	ldr	r3, [r4, #8]
   15bf4:	mov	r0, r4
   15bf8:	and	r3, r3, #61440	; 0xf000
   15bfc:	cmp	r3, #8192	; 0x2000
   15c00:	beq	15d4c <strspn@plt+0x1263c>
   15c04:	bl	1c244 <strspn@plt+0x18b34>
   15c08:	mov	r3, r0
   15c0c:	b	15c38 <strspn@plt+0x12528>
   15c10:	tst	r3, #4
   15c14:	beq	15b68 <strspn@plt+0x12458>
   15c18:	mvn	r4, #21
   15c1c:	b	15c64 <strspn@plt+0x12554>
   15c20:	ldr	r3, [r4, #312]	; 0x138
   15c24:	cmp	r3, #0
   15c28:	beq	15c98 <strspn@plt+0x12588>
   15c2c:	mov	r0, r4
   15c30:	bl	10b3c <strspn@plt+0xd42c>
   15c34:	mov	r3, r0
   15c38:	cmp	r3, #0
   15c3c:	blt	15c88 <strspn@plt+0x12578>
   15c40:	ldrb	r2, [r4, #24]
   15c44:	mov	r1, #0
   15c48:	str	r1, [sp, #16]
   15c4c:	ubfx	r3, r2, #2, #1
   15c50:	cmp	r3, r1
   15c54:	beq	15c80 <strspn@plt+0x12570>
   15c58:	tst	r2, #1
   15c5c:	movne	r4, r1
   15c60:	beq	15ccc <strspn@plt+0x125bc>
   15c64:	ldr	r2, [sp, #124]	; 0x7c
   15c68:	mov	r0, r4
   15c6c:	ldr	r3, [r6]
   15c70:	cmp	r2, r3
   15c74:	bne	15d58 <strspn@plt+0x12648>
   15c78:	add	sp, sp, #128	; 0x80
   15c7c:	pop	{r4, r5, r6, pc}
   15c80:	mov	r4, r3
   15c84:	b	15c64 <strspn@plt+0x12554>
   15c88:	mov	r0, r4
   15c8c:	mov	r4, r3
   15c90:	bl	1367c <strspn@plt+0xff6c>
   15c94:	b	15c64 <strspn@plt+0x12554>
   15c98:	ldrh	r3, [r4, #148]	; 0x94
   15c9c:	cmp	r3, #0
   15ca0:	bne	15c2c <strspn@plt+0x1251c>
   15ca4:	ldr	r3, [r4, #408]	; 0x198
   15ca8:	cmp	r3, #0
   15cac:	bne	15c2c <strspn@plt+0x1251c>
   15cb0:	ldr	r3, [r4, #280]	; 0x118
   15cb4:	cmp	r3, #0
   15cb8:	bne	15c2c <strspn@plt+0x1251c>
   15cbc:	ldr	r3, [r4, #284]	; 0x11c
   15cc0:	cmp	r3, #0
   15cc4:	bne	15c2c <strspn@plt+0x1251c>
   15cc8:	b	15c18 <strspn@plt+0x12508>
   15ccc:	ldr	r2, [pc, #328]	; 15e1c <strspn@plt+0x1270c>
   15cd0:	mov	r0, r4
   15cd4:	ldr	ip, [pc, #324]	; 15e20 <strspn@plt+0x12710>
   15cd8:	add	r1, sp, #16
   15cdc:	ldr	r3, [pc, #320]	; 15e24 <strspn@plt+0x12714>
   15ce0:	add	r2, pc, r2
   15ce4:	add	ip, pc, ip
   15ce8:	stm	sp, {r2, ip}
   15cec:	add	r3, pc, r3
   15cf0:	bl	23b94 <strspn@plt+0x20484>
   15cf4:	cmp	r0, #0
   15cf8:	blt	15d24 <strspn@plt+0x12614>
   15cfc:	ldr	r3, [pc, #292]	; 15e28 <strspn@plt+0x12718>
   15d00:	mov	r1, #0
   15d04:	mov	r0, r4
   15d08:	mov	r5, #0
   15d0c:	mov	r4, #0
   15d10:	ldr	r2, [sp, #16]
   15d14:	str	r1, [sp]
   15d18:	add	r3, pc, r3
   15d1c:	strd	r4, [sp, #8]
   15d20:	bl	14ef8 <strspn@plt+0x117e8>
   15d24:	mov	r4, r0
   15d28:	ldr	r0, [sp, #16]
   15d2c:	cmp	r0, #0
   15d30:	beq	15c64 <strspn@plt+0x12554>
   15d34:	bl	24088 <strspn@plt+0x20978>
   15d38:	b	15c64 <strspn@plt+0x12554>
   15d3c:	bl	33f8 <__errno_location@plt>
   15d40:	ldr	r3, [r0]
   15d44:	rsb	r3, r3, #0
   15d48:	b	15c38 <strspn@plt+0x12528>
   15d4c:	bl	1e72c <strspn@plt+0x1b01c>
   15d50:	mov	r3, r0
   15d54:	b	15c38 <strspn@plt+0x12528>
   15d58:	bl	314c <__stack_chk_fail@plt>
   15d5c:	ldr	r0, [pc, #200]	; 15e2c <strspn@plt+0x1271c>
   15d60:	movw	r2, #1075	; 0x433
   15d64:	ldr	r1, [pc, #196]	; 15e30 <strspn@plt+0x12720>
   15d68:	mvn	r4, #9
   15d6c:	ldr	r3, [pc, #192]	; 15e34 <strspn@plt+0x12724>
   15d70:	add	r0, pc, r0
   15d74:	add	r1, pc, r1
   15d78:	add	r3, pc, r3
   15d7c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15d80:	b	15c64 <strspn@plt+0x12554>
   15d84:	ldr	r0, [pc, #172]	; 15e38 <strspn@plt+0x12728>
   15d88:	movw	r2, #1074	; 0x432
   15d8c:	ldr	r1, [pc, #168]	; 15e3c <strspn@plt+0x1272c>
   15d90:	mvn	r4, #0
   15d94:	ldr	r3, [pc, #164]	; 15e40 <strspn@plt+0x12730>
   15d98:	add	r0, pc, r0
   15d9c:	add	r1, pc, r1
   15da0:	add	r3, pc, r3
   15da4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15da8:	b	15c64 <strspn@plt+0x12554>
   15dac:	ldr	r0, [pc, #144]	; 15e44 <strspn@plt+0x12734>
   15db0:	movw	r2, #1073	; 0x431
   15db4:	ldr	r1, [pc, #140]	; 15e48 <strspn@plt+0x12738>
   15db8:	mvn	r4, #21
   15dbc:	ldr	r3, [pc, #136]	; 15e4c <strspn@plt+0x1273c>
   15dc0:	add	r0, pc, r0
   15dc4:	add	r1, pc, r1
   15dc8:	add	r3, pc, r3
   15dcc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   15dd0:	b	15c64 <strspn@plt+0x12554>
   15dd4:	ldr	r0, [pc, #116]	; 15e50 <strspn@plt+0x12740>
   15dd8:	movw	r2, #1041	; 0x411
   15ddc:	ldr	r1, [pc, #112]	; 15e54 <strspn@plt+0x12744>
   15de0:	ldr	r3, [pc, #112]	; 15e58 <strspn@plt+0x12748>
   15de4:	add	r0, pc, r0
   15de8:	add	r1, pc, r1
   15dec:	add	r3, pc, r3
   15df0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   15df4:	ldr	r3, [sp, #16]
   15df8:	mov	r4, r0
   15dfc:	cmp	r3, #0
   15e00:	beq	15e0c <strspn@plt+0x126fc>
   15e04:	mov	r0, r3
   15e08:	bl	24088 <strspn@plt+0x20978>
   15e0c:	mov	r0, r4
   15e10:	bl	36a4 <_Unwind_Resume@plt>
   15e14:	ldrdeq	r6, [r5], -ip
   15e18:	andeq	r0, r0, r8, lsr #5
   15e1c:	andeq	r6, r3, r0, asr r4
   15e20:	andeq	r6, r3, ip, ror r4
   15e24:	andeq	r6, r3, ip, asr r4
   15e28:			; <UNDEFINED> instruction: 0xffffaa64
   15e2c:	andeq	r5, r3, r8, lsl #27
   15e30:	muleq	r3, r0, sl
   15e34:	andeq	r6, r3, ip, lsl r9
   15e38:	andeq	r5, r3, r8, asr #26
   15e3c:	andeq	r5, r3, r8, ror #20
   15e40:	strdeq	r6, [r3], -r4
   15e44:	andeq	r8, r3, r4, lsl #8
   15e48:	andeq	r5, r3, r0, asr #20
   15e4c:	andeq	r6, r3, ip, asr #17
   15e50:	andeq	r6, r3, r8, lsr r3
   15e54:	andeq	r5, r3, ip, lsl sl
   15e58:	andeq	r6, r3, r0, asr #14
   15e5c:	push	{r3, r4, r5, lr}
   15e60:	mov	r4, r0
   15e64:	ldr	r5, [r0, #1100]	; 0x44c
   15e68:	cmp	r5, #0
   15e6c:	beq	15e78 <strspn@plt+0x12768>
   15e70:	mov	r0, #0
   15e74:	pop	{r3, r4, r5, pc}
   15e78:	add	r0, r0, #1088	; 0x440
   15e7c:	add	r0, r0, #12
   15e80:	bl	45fdc <sd_bus_creds_has_bounding_cap@@Base+0x186b4>
   15e84:	cmn	r0, #2
   15e88:	popne	{r3, r4, r5, pc}
   15e8c:	mov	r0, #2
   15e90:	bl	32d8 <malloc@plt>
   15e94:	subs	r3, r0, #0
   15e98:	beq	15eb0 <strspn@plt+0x127a0>
   15e9c:	mov	r2, #47	; 0x2f
   15ea0:	mov	r0, r5
   15ea4:	strh	r2, [r3]
   15ea8:	str	r3, [r4, #1100]	; 0x44c
   15eac:	pop	{r3, r4, r5, pc}
   15eb0:	mvn	r0, #11
   15eb4:	str	r3, [r4, #1100]	; 0x44c
   15eb8:	pop	{r3, r4, r5, pc}
   15ebc:	ldr	r3, [pc, #472]	; 1609c <strspn@plt+0x1298c>
   15ec0:	ldr	r2, [pc, #472]	; 160a0 <strspn@plt+0x12990>
   15ec4:	add	r3, pc, r3
   15ec8:	push	{r4, r5, r6, r7, lr}
   15ecc:	subs	r4, r0, #0
   15ed0:	ldr	r5, [r3, r2]
   15ed4:	sub	sp, sp, #12
   15ed8:	mov	r6, r1
   15edc:	ldr	r3, [r5]
   15ee0:	str	r3, [sp, #4]
   15ee4:	beq	16010 <strspn@plt+0x12900>
   15ee8:	cmp	r1, #0
   15eec:	beq	16060 <strspn@plt+0x12950>
   15ef0:	bl	12164 <strspn@plt+0xea54>
   15ef4:	subs	r2, r0, #0
   15ef8:	bne	16038 <strspn@plt+0x12928>
   15efc:	ldrb	r3, [r4, #24]
   15f00:	tst	r3, #1
   15f04:	bne	15f60 <strspn@plt+0x12850>
   15f08:	ldrb	r0, [r4, #26]
   15f0c:	ands	r0, r0, #1
   15f10:	bne	15f4c <strspn@plt+0x1283c>
   15f14:	ldrb	r3, [r4, #25]
   15f18:	lsrs	r3, r3, #7
   15f1c:	beq	16004 <strspn@plt+0x128f4>
   15f20:	ldr	r3, [pc, #380]	; 160a4 <strspn@plt+0x12994>
   15f24:	mov	r4, r0
   15f28:	add	r3, pc, r3
   15f2c:	str	r3, [r6]
   15f30:	ldr	r2, [sp, #4]
   15f34:	mov	r0, r4
   15f38:	ldr	r3, [r5]
   15f3c:	cmp	r2, r3
   15f40:	bne	1600c <strspn@plt+0x128fc>
   15f44:	add	sp, sp, #12
   15f48:	pop	{r4, r5, r6, r7, pc}
   15f4c:	ldr	r3, [pc, #340]	; 160a8 <strspn@plt+0x12998>
   15f50:	mov	r4, #0
   15f54:	add	r3, pc, r3
   15f58:	str	r3, [r6]
   15f5c:	b	15f30 <strspn@plt+0x12820>
   15f60:	add	r1, sp, #8
   15f64:	mov	r0, r4
   15f68:	str	r2, [r1, #-8]!
   15f6c:	mov	r1, sp
   15f70:	bl	20a3c <strspn@plt+0x1d32c>
   15f74:	subs	r3, r0, #0
   15f78:	blt	15ff8 <strspn@plt+0x128e8>
   15f7c:	ldr	r7, [sp]
   15f80:	ldr	r1, [pc, #292]	; 160ac <strspn@plt+0x1299c>
   15f84:	mov	r0, r7
   15f88:	add	r1, pc, r1
   15f8c:	bl	2fc0 <strcmp@plt>
   15f90:	subs	r3, r0, #0
   15f94:	beq	15fd4 <strspn@plt+0x128c4>
   15f98:	mov	r1, #45	; 0x2d
   15f9c:	mov	r0, r7
   15fa0:	bl	33b0 <strchr@plt>
   15fa4:	ldr	r1, [pc, #260]	; 160b0 <strspn@plt+0x129a0>
   15fa8:	add	r1, pc, r1
   15fac:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   15fb0:	cmp	r0, #0
   15fb4:	beq	15fec <strspn@plt+0x128dc>
   15fb8:	ldr	r3, [pc, #244]	; 160b4 <strspn@plt+0x129a4>
   15fbc:	mov	r0, r7
   15fc0:	mov	r4, #0
   15fc4:	add	r3, pc, r3
   15fc8:	str	r3, [r6]
   15fcc:	bl	3080 <free@plt>
   15fd0:	b	15f30 <strspn@plt+0x12820>
   15fd4:	ldr	r2, [pc, #220]	; 160b8 <strspn@plt+0x129a8>
   15fd8:	mov	r0, r7
   15fdc:	mov	r4, r3
   15fe0:	add	r2, pc, r2
   15fe4:	str	r2, [r6]
   15fe8:	b	15fcc <strspn@plt+0x128bc>
   15fec:	mov	r0, r7
   15ff0:	bl	3080 <free@plt>
   15ff4:	b	15f08 <strspn@plt+0x127f8>
   15ff8:	ldr	r0, [sp]
   15ffc:	mov	r4, r3
   16000:	b	15fcc <strspn@plt+0x128bc>
   16004:	mvn	r4, #60	; 0x3c
   16008:	b	15f30 <strspn@plt+0x12820>
   1600c:	bl	314c <__stack_chk_fail@plt>
   16010:	ldr	r0, [pc, #164]	; 160bc <strspn@plt+0x129ac>
   16014:	mov	r2, #3488	; 0xda0
   16018:	ldr	r1, [pc, #160]	; 160c0 <strspn@plt+0x129b0>
   1601c:	mvn	r4, #21
   16020:	ldr	r3, [pc, #156]	; 160c4 <strspn@plt+0x129b4>
   16024:	add	r0, pc, r0
   16028:	add	r1, pc, r1
   1602c:	add	r3, pc, r3
   16030:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   16034:	b	15f30 <strspn@plt+0x12820>
   16038:	ldr	r0, [pc, #136]	; 160c8 <strspn@plt+0x129b8>
   1603c:	movw	r2, #3490	; 0xda2
   16040:	ldr	r1, [pc, #132]	; 160cc <strspn@plt+0x129bc>
   16044:	mvn	r4, #9
   16048:	ldr	r3, [pc, #128]	; 160d0 <strspn@plt+0x129c0>
   1604c:	add	r0, pc, r0
   16050:	add	r1, pc, r1
   16054:	add	r3, pc, r3
   16058:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1605c:	b	15f30 <strspn@plt+0x12820>
   16060:	ldr	r0, [pc, #108]	; 160d4 <strspn@plt+0x129c4>
   16064:	movw	r2, #3489	; 0xda1
   16068:	ldr	r1, [pc, #104]	; 160d8 <strspn@plt+0x129c8>
   1606c:	mvn	r4, #21
   16070:	ldr	r3, [pc, #100]	; 160dc <strspn@plt+0x129cc>
   16074:	add	r0, pc, r0
   16078:	add	r1, pc, r1
   1607c:	add	r3, pc, r3
   16080:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   16084:	b	15f30 <strspn@plt+0x12820>
   16088:	mov	r4, r0
   1608c:	ldr	r0, [sp]
   16090:	bl	3080 <free@plt>
   16094:	mov	r0, r4
   16098:	bl	36a4 <_Unwind_Resume@plt>
   1609c:	andeq	r5, r5, r4, lsr lr
   160a0:	andeq	r0, r0, r8, lsr #5
   160a4:	andeq	r4, r3, r4, lsr #15
   160a8:	andeq	r4, r3, r0, lsl #15
   160ac:	andeq	r6, r3, r4, asr #6
   160b0:	andeq	r6, r3, r0, lsr r3
   160b4:	andeq	r4, r3, r0, lsl r7
   160b8:	andeq	r4, r3, ip, ror #13
   160bc:	andeq	r8, r3, r0, lsr #3
   160c0:	ldrdeq	r5, [r3], -ip
   160c4:	andeq	r6, r3, r4, asr r3
   160c8:	andeq	r5, r3, ip, lsr #21
   160cc:			; <UNDEFINED> instruction: 0x000357b4
   160d0:	andeq	r6, r3, ip, lsr #6
   160d4:	andeq	r6, r3, r0, asr r2
   160d8:	andeq	r5, r3, ip, lsl #15
   160dc:	andeq	r6, r3, r4, lsl #6
   160e0:	push	{r3, r4, r5, lr}
   160e4:	subs	r5, r0, #0
   160e8:	mov	r4, r1
   160ec:	beq	16118 <strspn@plt+0x12a08>
   160f0:	cmp	r1, #0
   160f4:	beq	16168 <strspn@plt+0x12a58>
   160f8:	bl	12164 <strspn@plt+0xea54>
   160fc:	cmp	r0, #0
   16100:	bne	16140 <strspn@plt+0x12a30>
   16104:	ldr	r3, [r5, #312]	; 0x138
   16108:	cmp	r3, #0
   1610c:	strne	r3, [r4]
   16110:	mvneq	r0, #60	; 0x3c
   16114:	pop	{r3, r4, r5, pc}
   16118:	ldr	r0, [pc, #112]	; 16190 <strspn@plt+0x12a80>
   1611c:	movw	r2, #3527	; 0xdc7
   16120:	ldr	r1, [pc, #108]	; 16194 <strspn@plt+0x12a84>
   16124:	ldr	r3, [pc, #108]	; 16198 <strspn@plt+0x12a88>
   16128:	add	r0, pc, r0
   1612c:	add	r1, pc, r1
   16130:	add	r3, pc, r3
   16134:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   16138:	mvn	r0, #21
   1613c:	pop	{r3, r4, r5, pc}
   16140:	ldr	r0, [pc, #84]	; 1619c <strspn@plt+0x12a8c>
   16144:	movw	r2, #3529	; 0xdc9
   16148:	ldr	r1, [pc, #80]	; 161a0 <strspn@plt+0x12a90>
   1614c:	ldr	r3, [pc, #80]	; 161a4 <strspn@plt+0x12a94>
   16150:	add	r0, pc, r0
   16154:	add	r1, pc, r1
   16158:	add	r3, pc, r3
   1615c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   16160:	mvn	r0, #9
   16164:	pop	{r3, r4, r5, pc}
   16168:	ldr	r0, [pc, #56]	; 161a8 <strspn@plt+0x12a98>
   1616c:	movw	r2, #3528	; 0xdc8
   16170:	ldr	r1, [pc, #52]	; 161ac <strspn@plt+0x12a9c>
   16174:	ldr	r3, [pc, #52]	; 161b0 <strspn@plt+0x12aa0>
   16178:	add	r0, pc, r0
   1617c:	add	r1, pc, r1
   16180:	add	r3, pc, r3
   16184:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   16188:	mvn	r0, #21
   1618c:	pop	{r3, r4, r5, pc}
   16190:	muleq	r3, ip, r0
   16194:	ldrdeq	r5, [r3], -r8
   16198:	andeq	r6, r3, ip, lsr #11
   1619c:	andeq	r5, r3, r8, lsr #19
   161a0:			; <UNDEFINED> instruction: 0x000356b0
   161a4:	andeq	r6, r3, r4, lsl #11
   161a8:	andeq	r4, r3, r4, ror #10
   161ac:	andeq	r5, r3, r8, lsl #13
   161b0:	andeq	r6, r3, ip, asr r5
   161b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161b8:	sub	sp, sp, #108	; 0x6c
   161bc:	ldr	lr, [pc, #600]	; 1641c <strspn@plt+0x12d0c>
   161c0:	mov	r5, r3
   161c4:	ldr	ip, [pc, #596]	; 16420 <strspn@plt+0x12d10>
   161c8:	mov	r4, r2
   161cc:	add	lr, pc, lr
   161d0:	str	r0, [sp, #40]	; 0x28
   161d4:	movw	r1, #38278	; 0x9586
   161d8:	ldr	r0, [r0, #8]
   161dc:	ldr	ip, [lr, ip]
   161e0:	mov	r3, lr
   161e4:	add	r2, sp, #56	; 0x38
   161e8:	movt	r1, #32808	; 0x8028
   161ec:	mov	fp, #0
   161f0:	strd	r4, [sp, #64]	; 0x40
   161f4:	ldr	r3, [ip]
   161f8:	mov	r6, #40	; 0x28
   161fc:	str	ip, [sp, #44]	; 0x2c
   16200:	mov	r7, #0
   16204:	str	fp, [sp, #72]	; 0x48
   16208:	str	r3, [sp, #100]	; 0x64
   1620c:	ldr	r3, [sp, #144]	; 0x90
   16210:	str	fp, [sp, #76]	; 0x4c
   16214:	str	fp, [sp, #80]	; 0x50
   16218:	str	fp, [sp, #84]	; 0x54
   1621c:	str	fp, [sp, #88]	; 0x58
   16220:	str	fp, [sp, #92]	; 0x5c
   16224:	strd	r6, [sp, #56]	; 0x38
   16228:	str	r3, [sp, #28]
   1622c:	bl	323c <ioctl@plt>
   16230:	cmp	r0, fp
   16234:	blt	163d8 <strspn@plt+0x12cc8>
   16238:	ldr	ip, [sp, #40]	; 0x28
   1623c:	ldr	r2, [sp, #80]	; 0x50
   16240:	ldr	r1, [sp, #88]	; 0x58
   16244:	ldr	r8, [ip, #420]	; 0x1a4
   16248:	ldr	r3, [sp, #84]	; 0x54
   1624c:	add	r8, r8, r2
   16250:	add	r1, r8, r1
   16254:	cmp	r8, r1
   16258:	bcs	16410 <strspn@plt+0x12d00>
   1625c:	ldr	r3, [pc, #448]	; 16424 <strspn@plt+0x12d14>
   16260:	mov	r6, #1
   16264:	mov	r7, #0
   16268:	and	r6, r6, r4
   1626c:	and	r7, r7, r5
   16270:	movw	r4, #4100	; 0x1004
   16274:	mov	r5, #0
   16278:	mov	r9, r8
   1627c:	add	r3, pc, r3
   16280:	mov	r2, #0
   16284:	str	r3, [sp, #36]	; 0x24
   16288:	mov	r3, #0
   1628c:	strd	r2, [sp, #16]
   16290:	add	r3, sp, #52	; 0x34
   16294:	str	r3, [sp, #32]
   16298:	orrs	ip, r6, r7
   1629c:	beq	162ec <strspn@plt+0x12bdc>
   162a0:	ldrd	r2, [r9, #8]
   162a4:	ldrd	r0, [sp, #16]
   162a8:	cmp	r3, r1
   162ac:	cmpeq	r2, r0
   162b0:	beq	162ec <strspn@plt+0x12bdc>
   162b4:	strd	r2, [sp]
   162b8:	add	r0, sp, #52	; 0x34
   162bc:	mov	r1, #1
   162c0:	ldr	r2, [sp, #36]	; 0x24
   162c4:	bl	32a8 <__asprintf_chk@plt>
   162c8:	cmp	r0, #0
   162cc:	blt	163e8 <strspn@plt+0x12cd8>
   162d0:	ldr	r0, [sp, #28]
   162d4:	ldr	r1, [sp, #52]	; 0x34
   162d8:	bl	4379c <sd_bus_creds_has_bounding_cap@@Base+0x15e74>
   162dc:	cmp	r0, #0
   162e0:	blt	163f8 <strspn@plt+0x12ce8>
   162e4:	ldrd	r2, [r9, #8]
   162e8:	strd	r2, [sp, #16]
   162ec:	ldr	sl, [r9]
   162f0:	add	r0, r9, #24
   162f4:	add	lr, r9, sl
   162f8:	cmp	r0, lr
   162fc:	bcs	16358 <strspn@plt+0x12c48>
   16300:	cmp	r0, r9
   16304:	bcc	16358 <strspn@plt+0x12c48>
   16308:	mov	fp, #0
   1630c:	b	16318 <strspn@plt+0x12c08>
   16310:	cmp	r0, r9
   16314:	bcc	16340 <strspn@plt+0x12c30>
   16318:	ldrd	r2, [r0, #8]
   1631c:	cmp	r3, r5
   16320:	cmpeq	r2, r4
   16324:	ldr	r3, [r0]
   16328:	addeq	fp, r0, #24
   1632c:	add	r3, r3, #7
   16330:	bic	r3, r3, #7
   16334:	add	r0, r0, r3
   16338:	cmp	r0, lr
   1633c:	bcc	16310 <strspn@plt+0x12c00>
   16340:	cmp	fp, #0
   16344:	beq	16358 <strspn@plt+0x12c48>
   16348:	mov	r0, fp
   1634c:	bl	19f90 <strspn@plt+0x16880>
   16350:	cmp	r0, #0
   16354:	bne	163bc <strspn@plt+0x12cac>
   16358:	mov	r2, sl
   1635c:	add	r2, r2, #7
   16360:	ldr	r3, [sp, #88]	; 0x58
   16364:	bic	r2, r2, #7
   16368:	add	r9, r9, r2
   1636c:	add	r3, r8, r3
   16370:	cmp	r9, r3
   16374:	bcs	16380 <strspn@plt+0x12c70>
   16378:	cmp	r8, r9
   1637c:	bls	16298 <strspn@plt+0x12b88>
   16380:	ldr	r2, [sp, #80]	; 0x50
   16384:	mov	r1, #0
   16388:	ldr	r3, [sp, #84]	; 0x54
   1638c:	ldr	r0, [sp, #40]	; 0x28
   16390:	str	r1, [sp, #12]
   16394:	bl	1e62c <strspn@plt+0x1af1c>
   16398:	ldr	r1, [sp, #12]
   1639c:	mov	r0, r1
   163a0:	ldr	ip, [sp, #44]	; 0x2c
   163a4:	ldr	r2, [sp, #100]	; 0x64
   163a8:	ldr	r3, [ip]
   163ac:	cmp	r2, r3
   163b0:	bne	16418 <strspn@plt+0x12d08>
   163b4:	add	sp, sp, #108	; 0x6c
   163b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   163bc:	mov	r1, fp
   163c0:	ldr	r0, [sp, #28]
   163c4:	bl	437c8 <sd_bus_creds_has_bounding_cap@@Base+0x15ea0>
   163c8:	cmp	r0, #0
   163cc:	blt	16400 <strspn@plt+0x12cf0>
   163d0:	ldr	r2, [r9]
   163d4:	b	1635c <strspn@plt+0x12c4c>
   163d8:	bl	33f8 <__errno_location@plt>
   163dc:	ldr	r0, [r0]
   163e0:	rsb	r0, r0, #0
   163e4:	b	163a0 <strspn@plt+0x12c90>
   163e8:	mvn	r1, #11
   163ec:	ldr	r2, [sp, #80]	; 0x50
   163f0:	ldr	r3, [sp, #84]	; 0x54
   163f4:	b	1638c <strspn@plt+0x12c7c>
   163f8:	mov	r1, r0
   163fc:	b	163ec <strspn@plt+0x12cdc>
   16400:	ldr	r2, [sp, #80]	; 0x50
   16404:	mvn	r1, #11
   16408:	ldr	r3, [sp, #84]	; 0x54
   1640c:	b	1638c <strspn@plt+0x12c7c>
   16410:	mov	r1, fp
   16414:	b	1638c <strspn@plt+0x12c7c>
   16418:	bl	314c <__stack_chk_fail@plt>
   1641c:	andeq	r5, r5, ip, lsr #22
   16420:	andeq	r0, r0, r8, lsr #5
   16424:	andeq	r6, r3, r0, lsl #11
   16428:	ldr	ip, [pc, #988]	; 1680c <strspn@plt+0x130fc>
   1642c:	mvn	r1, #0
   16430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16434:	add	fp, sp, #32
   16438:	ldr	lr, [pc, #976]	; 16810 <strspn@plt+0x13100>
   1643c:	sub	sp, sp, #76	; 0x4c
   16440:	add	ip, pc, ip
   16444:	strd	r2, [fp, #-84]	; 0xffffffac
   16448:	subs	r9, r0, #0
   1644c:	ldr	lr, [ip, lr]
   16450:	mvn	r0, #0
   16454:	strd	r0, [fp, #-68]	; 0xffffffbc
   16458:	mov	r2, #0
   1645c:	mov	r3, #0
   16460:	ldr	sl, [fp, #4]
   16464:	ldr	r1, [lr]
   16468:	str	lr, [fp, #-72]	; 0xffffffb8
   1646c:	ldr	r6, [fp, #8]
   16470:	strd	r2, [fp, #-60]	; 0xffffffc4
   16474:	strd	r2, [fp, #-52]	; 0xffffffcc
   16478:	str	r1, [fp, #-40]	; 0xffffffd8
   1647c:	ldr	r7, [fp, #12]
   16480:	beq	167ec <strspn@plt+0x130dc>
   16484:	cmp	sl, #0
   16488:	beq	1664c <strspn@plt+0x12f3c>
   1648c:	mov	r0, sl
   16490:	sub	r1, fp, #68	; 0x44
   16494:	bl	1e578 <strspn@plt+0x1ae68>
   16498:	subs	r8, r0, #0
   1649c:	blt	16510 <strspn@plt+0x12e00>
   164a0:	cmp	r6, #0
   164a4:	beq	164b4 <strspn@plt+0x12da4>
   164a8:	ldrb	r3, [r6]
   164ac:	cmp	r3, #0
   164b0:	bne	16530 <strspn@plt+0x12e20>
   164b4:	mvn	r2, #0
   164b8:	mvn	r3, #0
   164bc:	strd	r2, [fp, #-60]	; 0xffffffc4
   164c0:	cmp	r7, #0
   164c4:	beq	16564 <strspn@plt+0x12e54>
   164c8:	ldrb	r3, [r7]
   164cc:	cmp	r3, #0
   164d0:	beq	16564 <strspn@plt+0x12e54>
   164d4:	mov	r0, r7
   164d8:	sub	r1, fp, #52	; 0x34
   164dc:	bl	1e578 <strspn@plt+0x1ae68>
   164e0:	cmp	r0, #0
   164e4:	blt	16514 <strspn@plt+0x12e04>
   164e8:	beq	16510 <strspn@plt+0x12e00>
   164ec:	cmp	r8, #0
   164f0:	ble	167b0 <strspn@plt+0x130a0>
   164f4:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   164f8:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   164fc:	cmp	r1, r3
   16500:	cmpeq	r0, r2
   16504:	moveq	r5, r0
   16508:	moveq	r4, r1
   1650c:	beq	16584 <strspn@plt+0x12e74>
   16510:	mov	r0, #0
   16514:	ldr	r1, [fp, #-72]	; 0xffffffb8
   16518:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1651c:	ldr	r3, [r1]
   16520:	cmp	r2, r3
   16524:	bne	167e8 <strspn@plt+0x130d8>
   16528:	sub	sp, fp, #32
   1652c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16530:	mov	r0, r6
   16534:	sub	r1, fp, #60	; 0x3c
   16538:	bl	1e578 <strspn@plt+0x1ae68>
   1653c:	cmp	r0, #0
   16540:	ble	16510 <strspn@plt+0x12e00>
   16544:	cmp	r8, #0
   16548:	ble	164c0 <strspn@plt+0x12db0>
   1654c:	ldrd	r4, [fp, #-60]	; 0xffffffc4
   16550:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   16554:	cmp	r5, r3
   16558:	cmpeq	r4, r2
   1655c:	bne	16510 <strspn@plt+0x12e00>
   16560:	b	164c0 <strspn@plt+0x12db0>
   16564:	cmp	r8, #0
   16568:	mvn	r2, #0
   1656c:	mov	r3, r2
   16570:	str	r2, [fp, #-52]	; 0xffffffcc
   16574:	str	r2, [fp, #-48]	; 0xffffffd0
   16578:	ble	16654 <strspn@plt+0x12f44>
   1657c:	ldr	r5, [fp, #-68]	; 0xffffffbc
   16580:	ldr	r4, [fp, #-64]	; 0xffffffc0
   16584:	sub	sp, sp, #80	; 0x50
   16588:	mov	r1, #0
   1658c:	mov	r2, #64	; 0x40
   16590:	mov	r0, sp
   16594:	bl	3434 <memset@plt>
   16598:	cmp	r6, #0
   1659c:	mov	r2, #64	; 0x40
   165a0:	mov	r3, #0
   165a4:	mov	r8, r0
   165a8:	ldrd	r0, [fp, #-84]	; 0xffffffac
   165ac:	str	r5, [r8, #48]	; 0x30
   165b0:	mov	r5, #0
   165b4:	str	r4, [r8, #52]	; 0x34
   165b8:	mov	r4, #32
   165bc:	strd	r0, [r8, #24]
   165c0:	strd	r2, [r8]
   165c4:	strd	r4, [r8, #32]
   165c8:	beq	165d8 <strspn@plt+0x12ec8>
   165cc:	ldrb	r3, [r6]
   165d0:	cmp	r3, #0
   165d4:	bne	16600 <strspn@plt+0x12ef0>
   165d8:	movw	r2, #32771	; 0x8003
   165dc:	mov	r3, #0
   165e0:	movw	r1, #38320	; 0x95b0
   165e4:	strd	r2, [r8, #40]	; 0x28
   165e8:	movt	r1, #16416	; 0x4020
   165ec:	ldr	r0, [r9, #8]
   165f0:	mov	r2, r8
   165f4:	bl	323c <ioctl@plt>
   165f8:	cmp	r0, #0
   165fc:	blt	1663c <strspn@plt+0x12f2c>
   16600:	cmp	r7, #0
   16604:	beq	16614 <strspn@plt+0x12f04>
   16608:	ldrb	r3, [r7]
   1660c:	cmp	r3, #0
   16610:	bne	16510 <strspn@plt+0x12e00>
   16614:	movw	r0, #32772	; 0x8004
   16618:	mov	r1, #0
   1661c:	mov	r2, r8
   16620:	strd	r0, [r8, #40]	; 0x28
   16624:	movw	r1, #38320	; 0x95b0
   16628:	ldr	r0, [r9, #8]
   1662c:	movt	r1, #16416	; 0x4020
   16630:	bl	323c <ioctl@plt>
   16634:	cmp	r0, #0
   16638:	bge	16510 <strspn@plt+0x12e00>
   1663c:	bl	33f8 <__errno_location@plt>
   16640:	ldr	r0, [r0]
   16644:	rsb	r0, r0, #0
   16648:	b	16514 <strspn@plt+0x12e04>
   1664c:	mvn	r8, #0
   16650:	b	164a0 <strspn@plt+0x12d90>
   16654:	str	r2, [fp, #-92]	; 0xffffffa4
   16658:	str	r3, [fp, #-96]	; 0xffffffa0
   1665c:	cmp	sl, #0
   16660:	beq	167c4 <strspn@plt+0x130b4>
   16664:	mov	r0, sl
   16668:	mov	r4, #0
   1666c:	bl	33a4 <strlen@plt>
   16670:	str	r4, [fp, #-88]	; 0xffffffa8
   16674:	add	r2, r0, #88	; 0x58
   16678:	add	r3, r0, #1
   1667c:	bic	r2, r2, #7
   16680:	add	r0, r0, #49	; 0x31
   16684:	str	r0, [fp, #-76]	; 0xffffffb4
   16688:	add	r0, r2, #7
   1668c:	str	r3, [fp, #-100]	; 0xffffff9c
   16690:	mov	r3, r2
   16694:	add	r0, r0, #14
   16698:	mov	r1, #0
   1669c:	bic	r0, r0, #7
   166a0:	str	r3, [fp, #-104]	; 0xffffff98
   166a4:	sub	sp, sp, r0
   166a8:	mov	r0, sp
   166ac:	bl	3434 <memset@plt>
   166b0:	ldr	r3, [fp, #-104]	; 0xffffff98
   166b4:	cmp	sl, #0
   166b8:	mov	r5, r0
   166bc:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   166c0:	stm	r5, {r3, r4}
   166c4:	ldrd	r2, [fp, #-84]	; 0xffffffac
   166c8:	strd	r0, [r5, #48]	; 0x30
   166cc:	strd	r2, [r5, #24]
   166d0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   166d4:	str	r3, [r5, #32]
   166d8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   166dc:	str	r3, [r5, #36]	; 0x24
   166e0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   166e4:	str	r3, [r5, #64]	; 0x40
   166e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   166ec:	str	r3, [r5, #68]	; 0x44
   166f0:	beq	16704 <strspn@plt+0x12ff4>
   166f4:	mov	r1, sl
   166f8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   166fc:	add	r0, r5, #80	; 0x50
   16700:	bl	30c8 <memcpy@plt>
   16704:	cmp	r6, #0
   16708:	beq	16718 <strspn@plt+0x13008>
   1670c:	ldrb	r3, [r6]
   16710:	cmp	r3, #0
   16714:	bne	16740 <strspn@plt+0x13030>
   16718:	mov	r2, #32768	; 0x8000
   1671c:	mov	r3, #0
   16720:	movw	r1, #38320	; 0x95b0
   16724:	strd	r2, [r5, #40]	; 0x28
   16728:	movt	r1, #16416	; 0x4020
   1672c:	ldr	r0, [r9, #8]
   16730:	mov	r2, r5
   16734:	bl	323c <ioctl@plt>
   16738:	cmp	r0, #0
   1673c:	blt	1663c <strspn@plt+0x12f2c>
   16740:	cmp	r7, #0
   16744:	beq	16754 <strspn@plt+0x13044>
   16748:	ldrb	r3, [r7]
   1674c:	cmp	r3, #0
   16750:	bne	1677c <strspn@plt+0x1306c>
   16754:	movw	r2, #32769	; 0x8001
   16758:	mov	r3, #0
   1675c:	movw	r1, #38320	; 0x95b0
   16760:	strd	r2, [r5, #40]	; 0x28
   16764:	movt	r1, #16416	; 0x4020
   16768:	ldr	r0, [r9, #8]
   1676c:	mov	r2, r5
   16770:	bl	323c <ioctl@plt>
   16774:	cmp	r0, #0
   16778:	blt	1663c <strspn@plt+0x12f2c>
   1677c:	movw	r0, #32770	; 0x8002
   16780:	mov	r1, #0
   16784:	mov	r2, r5
   16788:	strd	r0, [r5, #40]	; 0x28
   1678c:	movw	r1, #38320	; 0x95b0
   16790:	ldr	r0, [r9, #8]
   16794:	movt	r1, #16416	; 0x4020
   16798:	bl	323c <ioctl@plt>
   1679c:	cmp	r0, #0
   167a0:	blt	1663c <strspn@plt+0x12f2c>
   167a4:	cmp	r8, #0
   167a8:	beq	16510 <strspn@plt+0x12e00>
   167ac:	b	1657c <strspn@plt+0x12e6c>
   167b0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   167b4:	str	r3, [fp, #-92]	; 0xffffffa4
   167b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   167bc:	str	r3, [fp, #-96]	; 0xffffffa0
   167c0:	b	1665c <strspn@plt+0x12f4c>
   167c4:	mov	r3, #80	; 0x50
   167c8:	mov	r0, #48	; 0x30
   167cc:	mov	r2, r3
   167d0:	str	r0, [fp, #-76]	; 0xffffffb4
   167d4:	str	sl, [fp, #-88]	; 0xffffffa8
   167d8:	mov	r4, sl
   167dc:	mov	r0, #87	; 0x57
   167e0:	str	sl, [fp, #-100]	; 0xffffff9c
   167e4:	b	16694 <strspn@plt+0x12f84>
   167e8:	bl	314c <__stack_chk_fail@plt>
   167ec:	ldr	r0, [pc, #32]	; 16814 <strspn@plt+0x13104>
   167f0:	movw	r2, #1017	; 0x3f9
   167f4:	ldr	r1, [pc, #28]	; 16818 <strspn@plt+0x13108>
   167f8:	ldr	r3, [pc, #28]	; 1681c <strspn@plt+0x1310c>
   167fc:	add	r0, pc, r0
   16800:	add	r1, pc, r1
   16804:	add	r3, pc, r3
   16808:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1680c:			; <UNDEFINED> instruction: 0x000558b8
   16810:	andeq	r0, r0, r8, lsr #5
   16814:	andeq	r7, r3, r8, asr #19
   16818:	ldrdeq	r5, [r3], -r8
   1681c:	andeq	r6, r3, r0, ror #7
   16820:	ldr	r3, [pc, #344]	; 16980 <strspn@plt+0x13270>
   16824:	push	{r4, r5, r6, r7, r8, fp, lr}
   16828:	add	fp, sp, #24
   1682c:	ldr	r2, [pc, #336]	; 16984 <strspn@plt+0x13274>
   16830:	sub	sp, sp, #44	; 0x2c
   16834:	add	r3, pc, r3
   16838:	subs	r8, r0, #0
   1683c:	mov	r7, r1
   16840:	ldr	r6, [r3, r2]
   16844:	ldr	r3, [r6]
   16848:	str	r3, [fp, #-32]	; 0xffffffe0
   1684c:	beq	16960 <strspn@plt+0x13250>
   16850:	cmp	r1, #0
   16854:	beq	16940 <strspn@plt+0x13230>
   16858:	mov	r1, #968	; 0x3c8
   1685c:	mov	r2, #8
   16860:	ldrd	r4, [r8, r1]
   16864:	mov	r3, #0
   16868:	and	r2, r2, r4
   1686c:	and	r3, r3, r5
   16870:	orrs	r1, r2, r3
   16874:	beq	168d4 <strspn@plt+0x131c4>
   16878:	ldrb	r3, [r7]
   1687c:	cmp	r3, #0
   16880:	beq	16930 <strspn@plt+0x13220>
   16884:	ldr	r3, [pc, #252]	; 16988 <strspn@plt+0x13278>
   16888:	mov	r0, r7
   1688c:	add	r3, pc, r3
   16890:	str	r3, [fp, #-36]	; 0xffffffdc
   16894:	bl	33a4 <strlen@plt>
   16898:	mov	r1, r7
   1689c:	add	r0, r0, #32
   168a0:	bic	r3, r0, #7
   168a4:	sub	sp, sp, r3
   168a8:	add	r7, sp, #24
   168ac:	mov	r0, r7
   168b0:	bl	3140 <stpcpy@plt>
   168b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   168b8:	cmp	r1, #0
   168bc:	mov	r3, r0
   168c0:	beq	168cc <strspn@plt+0x131bc>
   168c4:	bl	3140 <stpcpy@plt>
   168c8:	mov	r3, r0
   168cc:	mov	r2, #0
   168d0:	strb	r2, [r3]
   168d4:	ldr	r1, [pc, #176]	; 1698c <strspn@plt+0x1327c>
   168d8:	mov	r2, #0
   168dc:	ldr	lr, [pc, #172]	; 16990 <strspn@plt+0x13280>
   168e0:	mov	r0, r8
   168e4:	add	r1, pc, r1
   168e8:	str	r2, [sp, #4]
   168ec:	str	r2, [sp, #8]
   168f0:	add	lr, pc, lr
   168f4:	ldr	ip, [pc, #152]	; 16994 <strspn@plt+0x13284>
   168f8:	mov	r3, r1
   168fc:	ldr	r2, [pc, #148]	; 16998 <strspn@plt+0x13288>
   16900:	add	ip, pc, ip
   16904:	str	r7, [sp, #16]
   16908:	add	r2, pc, r2
   1690c:	str	lr, [sp]
   16910:	str	ip, [sp, #12]
   16914:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   16918:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1691c:	ldr	r3, [r6]
   16920:	cmp	r2, r3
   16924:	bne	1693c <strspn@plt+0x1322c>
   16928:	sub	sp, fp, #24
   1692c:	pop	{r4, r5, r6, r7, r8, fp, pc}
   16930:	ldr	r7, [pc, #100]	; 1699c <strspn@plt+0x1328c>
   16934:	add	r7, pc, r7
   16938:	b	168d4 <strspn@plt+0x131c4>
   1693c:	bl	314c <__stack_chk_fail@plt>
   16940:	ldr	r0, [pc, #88]	; 169a0 <strspn@plt+0x13290>
   16944:	movw	r2, #1373	; 0x55d
   16948:	ldr	r1, [pc, #84]	; 169a4 <strspn@plt+0x13294>
   1694c:	ldr	r3, [pc, #84]	; 169a8 <strspn@plt+0x13298>
   16950:	add	r0, pc, r0
   16954:	add	r1, pc, r1
   16958:	add	r3, pc, r3
   1695c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   16960:	ldr	r0, [pc, #68]	; 169ac <strspn@plt+0x1329c>
   16964:	movw	r2, #1372	; 0x55c
   16968:	ldr	r1, [pc, #64]	; 169b0 <strspn@plt+0x132a0>
   1696c:	ldr	r3, [pc, #64]	; 169b4 <strspn@plt+0x132a4>
   16970:	add	r0, pc, r0
   16974:	add	r1, pc, r1
   16978:	add	r3, pc, r3
   1697c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   16980:	andeq	r5, r5, r4, asr #9
   16984:	andeq	r0, r0, r8, lsr #5
   16988:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   1698c:	andeq	r5, r3, ip, asr #16
   16990:	andeq	r5, r3, r8, lsr #30
   16994:	ldrdeq	sl, [r3], -r0
   16998:	andeq	r5, r3, r0, asr #16
   1699c:	ldrdeq	r5, [r3], -r0
   169a0:			; <UNDEFINED> instruction: 0x00033db8
   169a4:	andeq	r5, r3, r4, lsl #29
   169a8:	andeq	r6, r3, r4, lsr #5
   169ac:	andeq	r7, r3, r4, asr r8
   169b0:	andeq	r5, r3, r4, ror #28
   169b4:	andeq	r6, r3, r4, lsl #5
   169b8:	ldr	r3, [pc, #344]	; 16b18 <strspn@plt+0x13408>
   169bc:	push	{r4, r5, r6, r7, r8, fp, lr}
   169c0:	add	fp, sp, #24
   169c4:	ldr	r2, [pc, #336]	; 16b1c <strspn@plt+0x1340c>
   169c8:	sub	sp, sp, #44	; 0x2c
   169cc:	add	r3, pc, r3
   169d0:	subs	r8, r0, #0
   169d4:	mov	r7, r1
   169d8:	ldr	r6, [r3, r2]
   169dc:	ldr	r3, [r6]
   169e0:	str	r3, [fp, #-32]	; 0xffffffe0
   169e4:	beq	16af8 <strspn@plt+0x133e8>
   169e8:	cmp	r1, #0
   169ec:	beq	16ad8 <strspn@plt+0x133c8>
   169f0:	mov	r1, #968	; 0x3c8
   169f4:	mov	r2, #8
   169f8:	ldrd	r4, [r8, r1]
   169fc:	mov	r3, #0
   16a00:	and	r2, r2, r4
   16a04:	and	r3, r3, r5
   16a08:	orrs	r1, r2, r3
   16a0c:	beq	16a6c <strspn@plt+0x1335c>
   16a10:	ldrb	r3, [r7]
   16a14:	cmp	r3, #0
   16a18:	beq	16ac8 <strspn@plt+0x133b8>
   16a1c:	ldr	r3, [pc, #252]	; 16b20 <strspn@plt+0x13410>
   16a20:	mov	r0, r7
   16a24:	add	r3, pc, r3
   16a28:	str	r3, [fp, #-36]	; 0xffffffdc
   16a2c:	bl	33a4 <strlen@plt>
   16a30:	mov	r1, r7
   16a34:	add	r0, r0, #32
   16a38:	bic	r3, r0, #7
   16a3c:	sub	sp, sp, r3
   16a40:	add	r7, sp, #24
   16a44:	mov	r0, r7
   16a48:	bl	3140 <stpcpy@plt>
   16a4c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16a50:	cmp	r1, #0
   16a54:	mov	r3, r0
   16a58:	beq	16a64 <strspn@plt+0x13354>
   16a5c:	bl	3140 <stpcpy@plt>
   16a60:	mov	r3, r0
   16a64:	mov	r2, #0
   16a68:	strb	r2, [r3]
   16a6c:	ldr	r1, [pc, #176]	; 16b24 <strspn@plt+0x13414>
   16a70:	mov	r2, #0
   16a74:	ldr	lr, [pc, #172]	; 16b28 <strspn@plt+0x13418>
   16a78:	mov	r0, r8
   16a7c:	add	r1, pc, r1
   16a80:	str	r2, [sp, #4]
   16a84:	str	r2, [sp, #8]
   16a88:	add	lr, pc, lr
   16a8c:	ldr	ip, [pc, #152]	; 16b2c <strspn@plt+0x1341c>
   16a90:	mov	r3, r1
   16a94:	ldr	r2, [pc, #148]	; 16b30 <strspn@plt+0x13420>
   16a98:	add	ip, pc, ip
   16a9c:	str	r7, [sp, #16]
   16aa0:	add	r2, pc, r2
   16aa4:	str	lr, [sp]
   16aa8:	str	ip, [sp, #12]
   16aac:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   16ab0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16ab4:	ldr	r3, [r6]
   16ab8:	cmp	r2, r3
   16abc:	bne	16ad4 <strspn@plt+0x133c4>
   16ac0:	sub	sp, fp, #24
   16ac4:	pop	{r4, r5, r6, r7, r8, fp, pc}
   16ac8:	ldr	r7, [pc, #100]	; 16b34 <strspn@plt+0x13424>
   16acc:	add	r7, pc, r7
   16ad0:	b	16a6c <strspn@plt+0x1335c>
   16ad4:	bl	314c <__stack_chk_fail@plt>
   16ad8:	ldr	r0, [pc, #88]	; 16b38 <strspn@plt+0x13428>
   16adc:	movw	r2, #1434	; 0x59a
   16ae0:	ldr	r1, [pc, #84]	; 16b3c <strspn@plt+0x1342c>
   16ae4:	ldr	r3, [pc, #84]	; 16b40 <strspn@plt+0x13430>
   16ae8:	add	r0, pc, r0
   16aec:	add	r1, pc, r1
   16af0:	add	r3, pc, r3
   16af4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   16af8:	ldr	r0, [pc, #68]	; 16b44 <strspn@plt+0x13434>
   16afc:	movw	r2, #1433	; 0x599
   16b00:	ldr	r1, [pc, #64]	; 16b48 <strspn@plt+0x13438>
   16b04:	ldr	r3, [pc, #64]	; 16b4c <strspn@plt+0x1343c>
   16b08:	add	r0, pc, r0
   16b0c:	add	r1, pc, r1
   16b10:	add	r3, pc, r3
   16b14:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   16b18:	andeq	r5, r5, ip, lsr #6
   16b1c:	andeq	r0, r0, r8, lsr #5
   16b20:	andeq	r5, r3, r0, lsl #28
   16b24:			; <UNDEFINED> instruction: 0x000356b4
   16b28:			; <UNDEFINED> instruction: 0x00035db0
   16b2c:	andeq	sl, r3, r8, lsr r4
   16b30:	andeq	r5, r3, r8, lsr #13
   16b34:	andeq	r5, r3, r8, lsr sp
   16b38:	andeq	r3, r3, r0, lsr #24
   16b3c:	andeq	r5, r3, ip, ror #25
   16b40:	andeq	r5, r3, r8, asr #25
   16b44:			; <UNDEFINED> instruction: 0x000376bc
   16b48:	andeq	r5, r3, ip, asr #25
   16b4c:	andeq	r5, r3, r8, lsr #25
   16b50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b54:	subs	fp, r0, #0
   16b58:	sub	sp, sp, #36	; 0x24
   16b5c:	mov	r9, r1
   16b60:	strd	r2, [sp]
   16b64:	ldr	sl, [sp, #72]	; 0x48
   16b68:	beq	17258 <strspn@plt+0x13b48>
   16b6c:	cmp	r1, #0
   16b70:	beq	17220 <strspn@plt+0x13b10>
   16b74:	cmp	sl, #0
   16b78:	beq	17278 <strspn@plt+0x13b68>
   16b7c:	ldr	r6, [r1]
   16b80:	add	r8, r1, #24
   16b84:	add	r3, r1, r6
   16b88:	cmp	r8, r3
   16b8c:	bcs	16c70 <strspn@plt+0x13560>
   16b90:	cmp	r1, r8
   16b94:	bhi	16c70 <strspn@plt+0x13560>
   16b98:	ldrd	r2, [sp]
   16b9c:	mov	r0, #1024	; 0x400
   16ba0:	mov	r1, #0
   16ba4:	and	r2, r2, r0
   16ba8:	and	r3, r3, r1
   16bac:	strd	r2, [sp, #8]
   16bb0:	mov	r0, #1073741824	; 0x40000000
   16bb4:	ldrd	r2, [sp]
   16bb8:	mov	r1, #0
   16bbc:	and	r2, r2, r0
   16bc0:	and	r3, r3, r1
   16bc4:	strd	r2, [sp, #16]
   16bc8:	mov	r0, #536870912	; 0x20000000
   16bcc:	ldrd	r2, [sp]
   16bd0:	mov	r1, #0
   16bd4:	and	r2, r2, r0
   16bd8:	and	r3, r3, r1
   16bdc:	strd	r2, [sp, #24]
   16be0:	ldrd	r2, [r8, #8]
   16be4:	mvn	r0, #4096	; 0x1000
   16be8:	mvn	r1, #0
   16bec:	adds	r2, r2, r0
   16bf0:	adc	r3, r3, r1
   16bf4:	cmp	r3, #0
   16bf8:	cmpeq	r2, #12
   16bfc:	bhi	16c4c <strspn@plt+0x1353c>
   16c00:	cmp	r2, #12
   16c04:	addls	pc, pc, r2, lsl #2
   16c08:	b	16c4c <strspn@plt+0x1353c>
   16c0c:	b	16f6c <strspn@plt+0x1385c>
   16c10:	b	16ef0 <strspn@plt+0x137e0>
   16c14:	b	1718c <strspn@plt+0x13a7c>
   16c18:	b	17138 <strspn@plt+0x13a28>
   16c1c:	b	16ea8 <strspn@plt+0x13798>
   16c20:	b	16e74 <strspn@plt+0x13764>
   16c24:	b	16e40 <strspn@plt+0x13730>
   16c28:	b	16e00 <strspn@plt+0x136f0>
   16c2c:	b	16da8 <strspn@plt+0x13698>
   16c30:	b	16d2c <strspn@plt+0x1361c>
   16c34:	b	16cf8 <strspn@plt+0x135e8>
   16c38:	b	16c7c <strspn@plt+0x1356c>
   16c3c:	b	16c40 <strspn@plt+0x13530>
   16c40:	ldrd	r2, [sp, #16]
   16c44:	orrs	r3, r2, r3
   16c48:	bne	171f8 <strspn@plt+0x13ae8>
   16c4c:	ldr	r2, [r8]
   16c50:	add	r3, r9, r6
   16c54:	add	r2, r2, #7
   16c58:	bic	r2, r2, #7
   16c5c:	add	r8, r8, r2
   16c60:	cmp	r8, r3
   16c64:	bcs	16c70 <strspn@plt+0x13560>
   16c68:	cmp	r9, r8
   16c6c:	bls	16be0 <strspn@plt+0x134d0>
   16c70:	mov	r0, #0
   16c74:	add	sp, sp, #36	; 0x24
   16c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c7c:	ldrd	r2, [sp]
   16c80:	mov	r0, #67108864	; 0x4000000
   16c84:	mov	r1, #0
   16c88:	and	r2, r2, r0
   16c8c:	and	r3, r3, r1
   16c90:	orrs	ip, r2, r3
   16c94:	beq	16cb4 <strspn@plt+0x135a4>
   16c98:	ldr	ip, [r8, #16]
   16c9c:	cmn	ip, #1
   16ca0:	strne	ip, [sl, #112]	; 0x70
   16ca4:	ldrdne	r2, [sl, #8]
   16ca8:	orrne	r2, r2, r0
   16cac:	orrne	r3, r3, r1
   16cb0:	strdne	r2, [sl, #8]
   16cb4:	ldrd	r2, [sp]
   16cb8:	mov	r0, #134217728	; 0x8000000
   16cbc:	mov	r1, #0
   16cc0:	and	r2, r2, r0
   16cc4:	and	r3, r3, r1
   16cc8:	orrs	ip, r2, r3
   16ccc:	beq	17184 <strspn@plt+0x13a74>
   16cd0:	ldr	ip, [r8, #20]
   16cd4:	cmn	ip, #1
   16cd8:	beq	17184 <strspn@plt+0x13a74>
   16cdc:	ldrd	r2, [sl, #8]
   16ce0:	str	ip, [sl, #116]	; 0x74
   16ce4:	orr	r2, r2, r0
   16ce8:	orr	r3, r3, r1
   16cec:	strd	r2, [sl, #8]
   16cf0:	ldr	r6, [r9]
   16cf4:	b	16c4c <strspn@plt+0x1353c>
   16cf8:	ldrd	r2, [sp]
   16cfc:	mov	r4, #33554432	; 0x2000000
   16d00:	mov	r5, #0
   16d04:	and	r2, r2, r4
   16d08:	and	r3, r3, r5
   16d0c:	orrs	ip, r2, r3
   16d10:	beq	16c4c <strspn@plt+0x1353c>
   16d14:	add	r0, sl, #120	; 0x78
   16d18:	add	r1, r8, #16
   16d1c:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   16d20:	cmp	r0, #0
   16d24:	bge	16ed8 <strspn@plt+0x137c8>
   16d28:	b	16c74 <strspn@plt+0x13564>
   16d2c:	ldrd	r2, [sp]
   16d30:	mov	r4, #31457280	; 0x1e00000
   16d34:	mov	r5, #0
   16d38:	and	r4, r4, r2
   16d3c:	and	r5, r5, r3
   16d40:	orrs	r3, r4, r5
   16d44:	beq	16c4c <strspn@plt+0x1353c>
   16d48:	ldr	r6, [r8, #16]
   16d4c:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
   16d50:	cmp	r6, r0
   16d54:	bne	17218 <strspn@plt+0x13b08>
   16d58:	ldrd	r6, [r8]
   16d5c:	ldr	r2, [r8, #16]
   16d60:	subs	r0, r6, #20
   16d64:	sbc	r1, r7, #0
   16d68:	ands	r3, r2, #31
   16d6c:	movne	r3, #1
   16d70:	add	r2, r3, r2, lsr #5
   16d74:	mov	r3, #0
   16d78:	lsl	r2, r2, #4
   16d7c:	cmp	r1, r3
   16d80:	cmpeq	r0, r2
   16d84:	bcc	17218 <strspn@plt+0x13b08>
   16d88:	sub	r1, r6, #20
   16d8c:	add	r0, r8, #20
   16d90:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   16d94:	cmp	r0, #0
   16d98:	str	r0, [sl, #108]	; 0x6c
   16d9c:	bne	16ed8 <strspn@plt+0x137c8>
   16da0:	mvn	r0, #11
   16da4:	b	16c74 <strspn@plt+0x13564>
   16da8:	ldrd	r2, [sp]
   16dac:	mov	r4, #2064384	; 0x1f8000
   16db0:	mov	r5, #0
   16db4:	and	r4, r4, r2
   16db8:	and	r5, r5, r3
   16dbc:	orrs	r3, r4, r5
   16dc0:	beq	16c4c <strspn@plt+0x1353c>
   16dc4:	add	r0, sl, #88	; 0x58
   16dc8:	add	r1, r8, #16
   16dcc:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   16dd0:	cmp	r0, #0
   16dd4:	blt	16c74 <strspn@plt+0x13564>
   16dd8:	mov	r0, fp
   16ddc:	bl	15e5c <strspn@plt+0x1274c>
   16de0:	cmp	r0, #0
   16de4:	blt	16c74 <strspn@plt+0x13564>
   16de8:	add	r0, sl, #136	; 0x88
   16dec:	ldr	r1, [fp, #1100]	; 0x44c
   16df0:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   16df4:	cmp	r0, #0
   16df8:	bge	16ed8 <strspn@plt+0x137c8>
   16dfc:	b	16c74 <strspn@plt+0x13564>
   16e00:	ldrd	r2, [sp]
   16e04:	mov	r4, #16384	; 0x4000
   16e08:	mov	r5, #0
   16e0c:	and	r2, r2, r4
   16e10:	and	r3, r3, r5
   16e14:	orrs	r0, r2, r3
   16e18:	beq	16c4c <strspn@plt+0x1353c>
   16e1c:	mov	r0, r8
   16e20:	ldr	r1, [r0], #16
   16e24:	sub	r1, r1, #16
   16e28:	str	r1, [sl, #80]	; 0x50
   16e2c:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   16e30:	cmp	r0, #0
   16e34:	str	r0, [sl, #76]	; 0x4c
   16e38:	bne	16ed8 <strspn@plt+0x137c8>
   16e3c:	b	16da0 <strspn@plt+0x13690>
   16e40:	ldrd	r2, [sp]
   16e44:	mov	r4, #8192	; 0x2000
   16e48:	mov	r5, #0
   16e4c:	and	r2, r2, r4
   16e50:	and	r3, r3, r5
   16e54:	orrs	ip, r2, r3
   16e58:	beq	16c4c <strspn@plt+0x1353c>
   16e5c:	add	r0, sl, #72	; 0x48
   16e60:	add	r1, r8, #16
   16e64:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   16e68:	cmp	r0, #0
   16e6c:	bge	16ed8 <strspn@plt+0x137c8>
   16e70:	b	16c74 <strspn@plt+0x13564>
   16e74:	ldrd	r2, [sp]
   16e78:	mov	r4, #2048	; 0x800
   16e7c:	mov	r5, #0
   16e80:	and	r2, r2, r4
   16e84:	and	r3, r3, r5
   16e88:	orrs	r0, r2, r3
   16e8c:	beq	16c4c <strspn@plt+0x1353c>
   16e90:	add	r0, sl, #64	; 0x40
   16e94:	add	r1, r8, #16
   16e98:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   16e9c:	cmp	r0, #0
   16ea0:	bge	16ed8 <strspn@plt+0x137c8>
   16ea4:	b	16c74 <strspn@plt+0x13564>
   16ea8:	ldrd	r2, [sp]
   16eac:	mov	r4, #4096	; 0x1000
   16eb0:	mov	r5, #0
   16eb4:	and	r2, r2, r4
   16eb8:	and	r3, r3, r5
   16ebc:	orrs	r1, r2, r3
   16ec0:	beq	16c4c <strspn@plt+0x1353c>
   16ec4:	add	r0, sl, #68	; 0x44
   16ec8:	add	r1, r8, #16
   16ecc:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   16ed0:	cmp	r0, #0
   16ed4:	blt	16c74 <strspn@plt+0x13564>
   16ed8:	ldrd	r2, [sl, #8]
   16edc:	orr	r2, r2, r4
   16ee0:	orr	r3, r3, r5
   16ee4:	strd	r2, [sl, #8]
   16ee8:	ldr	r6, [r9]
   16eec:	b	16c4c <strspn@plt+0x1353c>
   16ef0:	ldrd	r2, [sp]
   16ef4:	mov	r0, #1
   16ef8:	mov	r1, #0
   16efc:	and	r2, r2, r0
   16f00:	and	r3, r3, r1
   16f04:	orrs	ip, r2, r3
   16f08:	beq	16f28 <strspn@plt+0x13818>
   16f0c:	ldrd	r4, [r8, #16]
   16f10:	orrs	r2, r4, r5
   16f14:	strne	r4, [sl, #56]	; 0x38
   16f18:	ldrdne	r2, [sl, #8]
   16f1c:	orrne	r2, r2, r0
   16f20:	orrne	r3, r3, r1
   16f24:	strdne	r2, [sl, #8]
   16f28:	ldrd	r2, [sp]
   16f2c:	mov	r0, #2
   16f30:	mov	r1, #0
   16f34:	and	r2, r2, r0
   16f38:	and	r3, r3, r1
   16f3c:	orrs	ip, r2, r3
   16f40:	beq	17184 <strspn@plt+0x13a74>
   16f44:	ldrd	r4, [r8, #24]
   16f48:	orrs	r2, r4, r5
   16f4c:	beq	17184 <strspn@plt+0x13a74>
   16f50:	ldrd	r2, [sl, #8]
   16f54:	str	r4, [sl, #60]	; 0x3c
   16f58:	orr	r2, r2, r0
   16f5c:	orr	r3, r3, r1
   16f60:	strd	r2, [sl, #8]
   16f64:	ldr	r6, [r9]
   16f68:	b	16c4c <strspn@plt+0x1353c>
   16f6c:	ldrd	r2, [sp]
   16f70:	mov	r0, #4
   16f74:	mov	r1, #0
   16f78:	and	r2, r2, r0
   16f7c:	and	r3, r3, r1
   16f80:	orrs	ip, r2, r3
   16f84:	beq	16fa4 <strspn@plt+0x13894>
   16f88:	ldr	ip, [r8, #16]
   16f8c:	cmn	ip, #1
   16f90:	strne	ip, [sl, #16]
   16f94:	ldrdne	r2, [sl, #8]
   16f98:	orrne	r2, r2, r0
   16f9c:	orrne	r3, r3, r1
   16fa0:	strdne	r2, [sl, #8]
   16fa4:	ldrd	r2, [sp]
   16fa8:	mov	r0, #8
   16fac:	mov	r1, #0
   16fb0:	and	r2, r2, r0
   16fb4:	and	r3, r3, r1
   16fb8:	orrs	ip, r2, r3
   16fbc:	beq	16fdc <strspn@plt+0x138cc>
   16fc0:	ldr	ip, [r8, #20]
   16fc4:	cmn	ip, #1
   16fc8:	strne	ip, [sl, #20]
   16fcc:	ldrdne	r2, [sl, #8]
   16fd0:	orrne	r2, r2, r0
   16fd4:	orrne	r3, r3, r1
   16fd8:	strdne	r2, [sl, #8]
   16fdc:	ldrd	r2, [sp]
   16fe0:	mov	r0, #16
   16fe4:	mov	r1, #0
   16fe8:	and	r2, r2, r0
   16fec:	and	r3, r3, r1
   16ff0:	orrs	ip, r2, r3
   16ff4:	beq	17014 <strspn@plt+0x13904>
   16ff8:	ldr	ip, [r8, #24]
   16ffc:	cmn	ip, #1
   17000:	strne	ip, [sl, #24]
   17004:	ldrdne	r2, [sl, #8]
   17008:	orrne	r2, r2, r0
   1700c:	orrne	r3, r3, r1
   17010:	strdne	r2, [sl, #8]
   17014:	ldrd	r2, [sp]
   17018:	mov	r0, #32
   1701c:	mov	r1, #0
   17020:	and	r2, r2, r0
   17024:	and	r3, r3, r1
   17028:	orrs	ip, r2, r3
   1702c:	beq	1704c <strspn@plt+0x1393c>
   17030:	ldr	ip, [r8, #28]
   17034:	cmn	ip, #1
   17038:	strne	ip, [sl, #28]
   1703c:	ldrdne	r2, [sl, #8]
   17040:	orrne	r2, r2, r0
   17044:	orrne	r3, r3, r1
   17048:	strdne	r2, [sl, #8]
   1704c:	ldrd	r2, [sp]
   17050:	mov	r0, #64	; 0x40
   17054:	mov	r1, #0
   17058:	and	r2, r2, r0
   1705c:	and	r3, r3, r1
   17060:	orrs	ip, r2, r3
   17064:	beq	17084 <strspn@plt+0x13974>
   17068:	ldr	ip, [r8, #32]
   1706c:	cmn	ip, #1
   17070:	strne	ip, [sl, #32]
   17074:	ldrdne	r2, [sl, #8]
   17078:	orrne	r2, r2, r0
   1707c:	orrne	r3, r3, r1
   17080:	strdne	r2, [sl, #8]
   17084:	ldrd	r2, [sp]
   17088:	mov	r0, #128	; 0x80
   1708c:	mov	r1, #0
   17090:	and	r2, r2, r0
   17094:	and	r3, r3, r1
   17098:	orrs	ip, r2, r3
   1709c:	beq	170bc <strspn@plt+0x139ac>
   170a0:	ldr	ip, [r8, #36]	; 0x24
   170a4:	cmn	ip, #1
   170a8:	strne	ip, [sl, #36]	; 0x24
   170ac:	ldrdne	r2, [sl, #8]
   170b0:	orrne	r2, r2, r0
   170b4:	orrne	r3, r3, r1
   170b8:	strdne	r2, [sl, #8]
   170bc:	ldrd	r2, [sp]
   170c0:	mov	r0, #256	; 0x100
   170c4:	mov	r1, #0
   170c8:	and	r2, r2, r0
   170cc:	and	r3, r3, r1
   170d0:	orrs	ip, r2, r3
   170d4:	beq	170f4 <strspn@plt+0x139e4>
   170d8:	ldr	ip, [r8, #40]	; 0x28
   170dc:	cmn	ip, #1
   170e0:	strne	ip, [sl, #40]	; 0x28
   170e4:	ldrdne	r2, [sl, #8]
   170e8:	orrne	r2, r2, r0
   170ec:	orrne	r3, r3, r1
   170f0:	strdne	r2, [sl, #8]
   170f4:	ldrd	r2, [sp]
   170f8:	mov	r0, #512	; 0x200
   170fc:	mov	r1, #0
   17100:	and	r2, r2, r0
   17104:	and	r3, r3, r1
   17108:	orrs	ip, r2, r3
   1710c:	beq	17184 <strspn@plt+0x13a74>
   17110:	ldr	ip, [r8, #44]	; 0x2c
   17114:	cmn	ip, #1
   17118:	beq	17184 <strspn@plt+0x13a74>
   1711c:	ldrd	r2, [sl, #8]
   17120:	str	ip, [sl, #44]	; 0x2c
   17124:	orr	r2, r2, r0
   17128:	orr	r3, r3, r1
   1712c:	strd	r2, [sl, #8]
   17130:	ldr	r6, [r9]
   17134:	b	16c4c <strspn@plt+0x1353c>
   17138:	ldrd	r2, [sp, #24]
   1713c:	orrs	r3, r2, r3
   17140:	beq	16c4c <strspn@plt+0x1353c>
   17144:	add	r4, r8, #24
   17148:	mov	r0, r4
   1714c:	bl	19f90 <strspn@plt+0x16880>
   17150:	cmp	r0, #0
   17154:	beq	16c4c <strspn@plt+0x1353c>
   17158:	mov	r1, r4
   1715c:	add	r0, sl, #128	; 0x80
   17160:	bl	437c8 <sd_bus_creds_has_bounding_cap@@Base+0x15ea0>
   17164:	cmp	r0, #0
   17168:	blt	16c74 <strspn@plt+0x13564>
   1716c:	ldrd	r2, [sl, #8]
   17170:	mov	r0, #536870912	; 0x20000000
   17174:	mov	r1, #0
   17178:	orr	r2, r2, r0
   1717c:	orr	r3, r3, r1
   17180:	strd	r2, [sl, #8]
   17184:	ldr	r6, [r9]
   17188:	b	16c4c <strspn@plt+0x1353c>
   1718c:	ldrd	r2, [sp, #8]
   17190:	orrs	r3, r2, r3
   17194:	beq	16c4c <strspn@plt+0x1353c>
   17198:	mov	r5, r8
   1719c:	ldrd	r2, [r5], #16
   171a0:	subs	r2, r2, #16
   171a4:	sbc	r3, r3, #0
   171a8:	lsr	r4, r2, #2
   171ac:	orrs	r4, r4, r3, lsl #30
   171b0:	bne	17240 <strspn@plt+0x13b30>
   171b4:	mov	r0, r5
   171b8:	lsl	r1, r4, #2
   171bc:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   171c0:	subs	r5, r0, #0
   171c4:	beq	16da0 <strspn@plt+0x13690>
   171c8:	ldr	r0, [sl, #48]	; 0x30
   171cc:	bl	3080 <free@plt>
   171d0:	ldrd	r2, [sl, #8]
   171d4:	mov	r0, #1024	; 0x400
   171d8:	str	r5, [sl, #48]	; 0x30
   171dc:	str	r4, [sl, #52]	; 0x34
   171e0:	mov	r1, #0
   171e4:	orr	r2, r2, r0
   171e8:	orr	r3, r3, r1
   171ec:	strd	r2, [sl, #8]
   171f0:	ldr	r6, [r9]
   171f4:	b	16c4c <strspn@plt+0x1353c>
   171f8:	add	r0, sl, #140	; 0x8c
   171fc:	add	r1, r8, #16
   17200:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   17204:	cmp	r0, #0
   17208:	blt	16c74 <strspn@plt+0x13564>
   1720c:	ldrd	r2, [sl, #8]
   17210:	mov	r0, #1073741824	; 0x40000000
   17214:	b	171e0 <strspn@plt+0x13ad0>
   17218:	mvn	r0, #73	; 0x49
   1721c:	b	16c74 <strspn@plt+0x13564>
   17220:	ldr	r0, [pc, #112]	; 17298 <strspn@plt+0x13b88>
   17224:	movw	r2, #398	; 0x18e
   17228:	ldr	r1, [pc, #108]	; 1729c <strspn@plt+0x13b8c>
   1722c:	ldr	r3, [pc, #108]	; 172a0 <strspn@plt+0x13b90>
   17230:	add	r0, pc, r0
   17234:	add	r1, pc, r1
   17238:	add	r3, pc, r3
   1723c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   17240:	mvn	r0, #0
   17244:	mov	r1, r4
   17248:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   1724c:	cmp	r0, #3
   17250:	bhi	171b4 <strspn@plt+0x13aa4>
   17254:	b	16da0 <strspn@plt+0x13690>
   17258:	ldr	r0, [pc, #68]	; 172a4 <strspn@plt+0x13b94>
   1725c:	movw	r2, #397	; 0x18d
   17260:	ldr	r1, [pc, #64]	; 172a8 <strspn@plt+0x13b98>
   17264:	ldr	r3, [pc, #64]	; 172ac <strspn@plt+0x13b9c>
   17268:	add	r0, pc, r0
   1726c:	add	r1, pc, r1
   17270:	add	r3, pc, r3
   17274:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   17278:	ldr	r0, [pc, #48]	; 172b0 <strspn@plt+0x13ba0>
   1727c:	movw	r2, #399	; 0x18f
   17280:	ldr	r1, [pc, #44]	; 172b4 <strspn@plt+0x13ba4>
   17284:	ldr	r3, [pc, #44]	; 172b8 <strspn@plt+0x13ba8>
   17288:	add	r0, pc, r0
   1728c:	add	r1, pc, r1
   17290:	add	r3, pc, r3
   17294:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   17298:	andeq	sp, r3, ip, asr r1
   1729c:	andeq	r5, r3, r4, lsr #11
   172a0:	andeq	r5, r3, r8, lsl #10
   172a4:	andeq	r6, r3, ip, asr pc
   172a8:	andeq	r5, r3, ip, ror #10
   172ac:	ldrdeq	r5, [r3], -r0
   172b0:	andeq	pc, r3, r8, lsr #32
   172b4:	andeq	r5, r3, ip, asr #10
   172b8:			; <UNDEFINED> instruction: 0x000354b0
   172bc:	ldr	r3, [pc, #888]	; 1763c <strspn@plt+0x13f2c>
   172c0:	ldr	ip, [pc, #888]	; 17640 <strspn@plt+0x13f30>
   172c4:	add	r3, pc, r3
   172c8:	push	{r4, r5, r6, r7, lr}
   172cc:	subs	r4, r0, #0
   172d0:	ldr	r6, [r3, ip]
   172d4:	sub	sp, sp, #36	; 0x24
   172d8:	mov	r5, r1
   172dc:	mov	r7, r2
   172e0:	ldr	r3, [r6]
   172e4:	str	r3, [sp, #28]
   172e8:	beq	17590 <strspn@plt+0x13e80>
   172ec:	cmp	r1, #0
   172f0:	cmpeq	r2, #0
   172f4:	beq	17568 <strspn@plt+0x13e58>
   172f8:	bl	12164 <strspn@plt+0xea54>
   172fc:	cmp	r0, #0
   17300:	bne	17540 <strspn@plt+0x13e30>
   17304:	ldr	r3, [r4, #4]
   17308:	sub	r3, r3, #1
   1730c:	cmp	r3, #3
   17310:	bhi	17534 <strspn@plt+0x13e24>
   17314:	ldrb	r3, [r4, #24]
   17318:	ands	r3, r3, #1
   1731c:	bne	1747c <strspn@plt+0x13d6c>
   17320:	cmp	r5, #0
   17324:	str	r3, [sp, #16]
   17328:	str	r3, [sp, #20]
   1732c:	str	r3, [sp, #24]
   17330:	beq	17394 <strspn@plt+0x13c84>
   17334:	ldr	r1, [pc, #776]	; 17644 <strspn@plt+0x13f34>
   17338:	mov	r0, r4
   1733c:	ldr	r2, [pc, #772]	; 17648 <strspn@plt+0x13f38>
   17340:	add	r1, pc, r1
   17344:	str	r3, [sp, #4]
   17348:	add	r2, pc, r2
   1734c:	str	r2, [sp]
   17350:	add	r2, sp, #16
   17354:	str	r2, [sp, #8]
   17358:	ldr	r2, [pc, #748]	; 1764c <strspn@plt+0x13f3c>
   1735c:	str	r3, [sp, #12]
   17360:	mov	r3, r1
   17364:	add	r2, pc, r2
   17368:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   1736c:	cmp	r0, #0
   17370:	blt	1742c <strspn@plt+0x13d1c>
   17374:	ldr	r0, [sp, #16]
   17378:	add	r1, sp, #20
   1737c:	bl	2b924 <strspn@plt+0x28214>
   17380:	cmp	r0, #0
   17384:	blt	1742c <strspn@plt+0x13d1c>
   17388:	ldr	r0, [sp, #16]
   1738c:	bl	24088 <strspn@plt+0x20978>
   17390:	str	r0, [sp, #16]
   17394:	cmp	r7, #0
   17398:	ldreq	r0, [sp, #24]
   1739c:	beq	17408 <strspn@plt+0x13cf8>
   173a0:	ldr	r1, [pc, #680]	; 17650 <strspn@plt+0x13f40>
   173a4:	mov	r3, #0
   173a8:	ldr	r2, [pc, #676]	; 17654 <strspn@plt+0x13f44>
   173ac:	mov	r0, r4
   173b0:	add	r1, pc, r1
   173b4:	str	r3, [sp, #4]
   173b8:	add	r2, pc, r2
   173bc:	str	r2, [sp]
   173c0:	add	r2, sp, #16
   173c4:	str	r2, [sp, #8]
   173c8:	ldr	r2, [pc, #648]	; 17658 <strspn@plt+0x13f48>
   173cc:	str	r3, [sp, #12]
   173d0:	mov	r3, r1
   173d4:	add	r2, pc, r2
   173d8:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   173dc:	cmp	r0, #0
   173e0:	blt	1742c <strspn@plt+0x13d1c>
   173e4:	ldr	r0, [sp, #16]
   173e8:	add	r1, sp, #24
   173ec:	bl	2b924 <strspn@plt+0x28214>
   173f0:	cmp	r0, #0
   173f4:	blt	1742c <strspn@plt+0x13d1c>
   173f8:	ldr	r0, [sp, #24]
   173fc:	str	r0, [r7]
   17400:	mov	r0, #0
   17404:	str	r0, [sp, #24]
   17408:	cmp	r5, #0
   1740c:	moveq	r4, r5
   17410:	beq	17434 <strspn@plt+0x13d24>
   17414:	ldr	r2, [sp, #20]
   17418:	mov	r3, #0
   1741c:	mov	r4, r3
   17420:	str	r3, [sp, #20]
   17424:	str	r2, [r5]
   17428:	b	17434 <strspn@plt+0x13d24>
   1742c:	mov	r4, r0
   17430:	ldr	r0, [sp, #24]
   17434:	cmp	r0, #0
   17438:	beq	17440 <strspn@plt+0x13d30>
   1743c:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   17440:	ldr	r0, [sp, #20]
   17444:	cmp	r0, #0
   17448:	beq	17450 <strspn@plt+0x13d40>
   1744c:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   17450:	ldr	r0, [sp, #16]
   17454:	cmp	r0, #0
   17458:	beq	17460 <strspn@plt+0x13d50>
   1745c:	bl	24088 <strspn@plt+0x20978>
   17460:	ldr	r2, [sp, #28]
   17464:	mov	r0, r4
   17468:	ldr	r3, [r6]
   1746c:	cmp	r2, r3
   17470:	bne	1753c <strspn@plt+0x13e2c>
   17474:	add	sp, sp, #36	; 0x24
   17478:	pop	{r4, r5, r6, r7, pc}
   1747c:	cmp	r5, #0
   17480:	str	r0, [sp, #20]
   17484:	str	r0, [sp, #24]
   17488:	beq	174ac <strspn@plt+0x13d9c>
   1748c:	add	r3, sp, #20
   17490:	mov	r0, r4
   17494:	str	r3, [sp]
   17498:	mov	r2, #3
   1749c:	mov	r3, #0
   174a0:	bl	161b4 <strspn@plt+0x12aa4>
   174a4:	cmp	r0, #0
   174a8:	blt	17528 <strspn@plt+0x13e18>
   174ac:	cmp	r7, #0
   174b0:	ldreq	r0, [sp, #24]
   174b4:	beq	174e8 <strspn@plt+0x13dd8>
   174b8:	add	r1, sp, #24
   174bc:	mov	r0, r4
   174c0:	mov	r2, #4
   174c4:	mov	r3, #0
   174c8:	str	r1, [sp]
   174cc:	bl	161b4 <strspn@plt+0x12aa4>
   174d0:	cmp	r0, #0
   174d4:	blt	17528 <strspn@plt+0x13e18>
   174d8:	ldr	r0, [sp, #24]
   174dc:	str	r0, [r7]
   174e0:	mov	r0, #0
   174e4:	str	r0, [sp, #24]
   174e8:	cmp	r5, #0
   174ec:	moveq	r4, r5
   174f0:	beq	17508 <strspn@plt+0x13df8>
   174f4:	ldr	r2, [sp, #20]
   174f8:	mov	r3, #0
   174fc:	mov	r4, r3
   17500:	str	r3, [sp, #20]
   17504:	str	r2, [r5]
   17508:	cmp	r0, #0
   1750c:	beq	17514 <strspn@plt+0x13e04>
   17510:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   17514:	ldr	r0, [sp, #20]
   17518:	cmp	r0, #0
   1751c:	beq	17460 <strspn@plt+0x13d50>
   17520:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   17524:	b	17460 <strspn@plt+0x13d50>
   17528:	mov	r4, r0
   1752c:	ldr	r0, [sp, #24]
   17530:	b	17508 <strspn@plt+0x13df8>
   17534:	mvn	r4, #106	; 0x6a
   17538:	b	17460 <strspn@plt+0x13d50>
   1753c:	bl	314c <__stack_chk_fail@plt>
   17540:	ldr	r0, [pc, #276]	; 1765c <strspn@plt+0x13f4c>
   17544:	mov	r2, #376	; 0x178
   17548:	ldr	r1, [pc, #272]	; 17660 <strspn@plt+0x13f50>
   1754c:	mvn	r4, #9
   17550:	ldr	r3, [pc, #268]	; 17664 <strspn@plt+0x13f54>
   17554:	add	r0, pc, r0
   17558:	add	r1, pc, r1
   1755c:	add	r3, pc, r3
   17560:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   17564:	b	17460 <strspn@plt+0x13d50>
   17568:	ldr	r0, [pc, #248]	; 17668 <strspn@plt+0x13f58>
   1756c:	movw	r2, #375	; 0x177
   17570:	ldr	r1, [pc, #244]	; 1766c <strspn@plt+0x13f5c>
   17574:	mvn	r4, #21
   17578:	ldr	r3, [pc, #240]	; 17670 <strspn@plt+0x13f60>
   1757c:	add	r0, pc, r0
   17580:	add	r1, pc, r1
   17584:	add	r3, pc, r3
   17588:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1758c:	b	17460 <strspn@plt+0x13d50>
   17590:	ldr	r0, [pc, #220]	; 17674 <strspn@plt+0x13f64>
   17594:	movw	r2, #374	; 0x176
   17598:	ldr	r1, [pc, #216]	; 17678 <strspn@plt+0x13f68>
   1759c:	mvn	r4, #21
   175a0:	ldr	r3, [pc, #212]	; 1767c <strspn@plt+0x13f6c>
   175a4:	add	r0, pc, r0
   175a8:	add	r1, pc, r1
   175ac:	add	r3, pc, r3
   175b0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   175b4:	b	17460 <strspn@plt+0x13d50>
   175b8:	ldr	r3, [sp, #24]
   175bc:	mov	r4, r0
   175c0:	cmp	r3, #0
   175c4:	beq	175d0 <strspn@plt+0x13ec0>
   175c8:	mov	r0, r3
   175cc:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   175d0:	ldr	r0, [sp, #20]
   175d4:	cmp	r0, #0
   175d8:	beq	175e0 <strspn@plt+0x13ed0>
   175dc:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   175e0:	mov	r0, r4
   175e4:	bl	36a4 <_Unwind_Resume@plt>
   175e8:	mov	r4, r0
   175ec:	ldr	r0, [sp, #20]
   175f0:	cmp	r0, #0
   175f4:	beq	175fc <strspn@plt+0x13eec>
   175f8:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   175fc:	ldr	r0, [sp, #16]
   17600:	cmp	r0, #0
   17604:	beq	175e0 <strspn@plt+0x13ed0>
   17608:	bl	24088 <strspn@plt+0x20978>
   1760c:	b	175e0 <strspn@plt+0x13ed0>
   17610:	mov	r4, r0
   17614:	b	175fc <strspn@plt+0x13eec>
   17618:	mov	r4, r0
   1761c:	b	175d0 <strspn@plt+0x13ec0>
   17620:	ldr	r3, [sp, #24]
   17624:	mov	r4, r0
   17628:	cmp	r3, #0
   1762c:	beq	175ec <strspn@plt+0x13edc>
   17630:	mov	r0, r3
   17634:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   17638:	b	175ec <strspn@plt+0x13edc>
   1763c:	andeq	r4, r5, r4, lsr sl
   17640:	andeq	r0, r0, r8, lsr #5
   17644:	strdeq	r4, [r3], -r0
   17648:	andeq	r5, r3, r8, asr #11
   1764c:	andeq	r4, r3, r4, ror #27
   17650:	andeq	r4, r3, r0, lsl #27
   17654:	andeq	r5, r3, r4, ror #10
   17658:	andeq	r4, r3, r4, ror sp
   1765c:	andeq	r4, r3, r4, lsr #11
   17660:	andeq	r5, r3, r0, lsl #5
   17664:	ldrdeq	r5, [r3], -r0
   17668:	andeq	r5, r3, ip, ror r3
   1766c:	andeq	r5, r3, r8, asr r2
   17670:	andeq	r5, r3, r8, lsr #3
   17674:	andeq	r6, r3, r0, lsr #24
   17678:	andeq	r5, r3, r0, lsr r2
   1767c:	andeq	r5, r3, r0, lsl #3
   17680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17684:	add	fp, sp, #32
   17688:	ldr	lr, [pc, #912]	; 17a20 <strspn@plt+0x14310>
   1768c:	sub	sp, sp, #52	; 0x34
   17690:	ldr	ip, [pc, #908]	; 17a24 <strspn@plt+0x14314>
   17694:	add	lr, pc, lr
   17698:	strd	r2, [fp, #-60]	; 0xffffffc4
   1769c:	mov	r6, r1
   176a0:	ldr	r4, [fp, #8]
   176a4:	ldr	ip, [lr, ip]
   176a8:	mov	r3, lr
   176ac:	ldr	r1, [pc, #884]	; 17a28 <strspn@plt+0x14318>
   176b0:	mov	sl, r0
   176b4:	mov	r0, r6
   176b8:	str	r4, [fp, #-68]	; 0xffffffbc
   176bc:	ldr	r3, [ip]
   176c0:	add	r1, pc, r1
   176c4:	str	ip, [fp, #-64]	; 0xffffffc0
   176c8:	ldrb	r9, [fp, #4]
   176cc:	str	r3, [fp, #-40]	; 0xffffffd8
   176d0:	bl	2fc0 <strcmp@plt>
   176d4:	cmp	r0, #0
   176d8:	beq	179e0 <strspn@plt+0x142d0>
   176dc:	mov	r0, r6
   176e0:	sub	r1, fp, #52	; 0x34
   176e4:	bl	1e578 <strspn@plt+0x1ae68>
   176e8:	subs	ip, r0, #0
   176ec:	blt	178a4 <strspn@plt+0x14194>
   176f0:	beq	178c4 <strspn@plt+0x141b4>
   176f4:	sub	sp, sp, #64	; 0x40
   176f8:	mov	r2, #0
   176fc:	add	r1, sp, #8
   17700:	mov	r4, r2
   17704:	mov	r7, #48	; 0x30
   17708:	mov	r3, r1
   1770c:	mov	r8, r1
   17710:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   17714:	str	r2, [r3], #4
   17718:	add	r3, r3, #4
   1771c:	str	r2, [sp, #12]
   17720:	str	r2, [r3], #4
   17724:	str	r2, [r3], #4
   17728:	str	r2, [r3], #4
   1772c:	str	r2, [r3], #4
   17730:	str	r2, [r3], #4
   17734:	str	r2, [r3], #4
   17738:	str	r2, [r3], #4
   1773c:	str	r2, [r3], #4
   17740:	str	r2, [r3], #4
   17744:	str	r2, [r3]
   17748:	strd	r0, [r8, #24]
   1774c:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   17750:	cmp	r0, #0
   17754:	sbcs	r1, r1, #0
   17758:	blt	17948 <strspn@plt+0x14238>
   1775c:	str	r7, [r8]
   17760:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   17764:	str	r4, [r8, #4]
   17768:	bl	20704 <strspn@plt+0x1cff4>
   1776c:	mov	r2, r8
   17770:	strd	r0, [r8, #8]
   17774:	movw	r1, #38276	; 0x9584
   17778:	ldr	r0, [sl, #8]
   1777c:	movt	r1, #32816	; 0x8030
   17780:	bl	323c <ioctl@plt>
   17784:	cmp	r0, #0
   17788:	blt	179c0 <strspn@plt+0x142b0>
   1778c:	ldr	r2, [r8, #32]
   17790:	cmp	r9, #0
   17794:	ldr	ip, [sl, #420]	; 0x1a4
   17798:	ldr	r3, [r8, #36]	; 0x24
   1779c:	add	r7, ip, r2
   177a0:	bne	177f4 <strspn@plt+0x140e4>
   177a4:	ldrd	r4, [r7, #16]
   177a8:	mov	r1, #0
   177ac:	mov	r0, #2
   177b0:	and	r5, r5, r1
   177b4:	and	r4, r4, r0
   177b8:	orrs	r1, r4, r5
   177bc:	beq	177f4 <strspn@plt+0x140e4>
   177c0:	ldrb	r1, [r6]
   177c4:	cmp	r1, #58	; 0x3a
   177c8:	mvnne	r4, #2
   177cc:	mvneq	r4, #5
   177d0:	mov	r0, sl
   177d4:	bl	1e62c <strspn@plt+0x1af1c>
   177d8:	cmp	r9, #0
   177dc:	moveq	r0, r4
   177e0:	beq	178a8 <strspn@plt+0x14198>
   177e4:	mov	r0, r9
   177e8:	bl	2c744 <strspn@plt+0x29034>
   177ec:	mov	r0, r4
   177f0:	b	178a8 <strspn@plt+0x14198>
   177f4:	bl	2c838 <strspn@plt+0x29128>
   177f8:	subs	r9, r0, #0
   177fc:	beq	179e8 <strspn@plt+0x142d8>
   17800:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   17804:	mov	r5, #0
   17808:	mov	r4, #268435456	; 0x10000000
   1780c:	and	r3, r3, r5
   17810:	and	r2, r2, r4
   17814:	orrs	r5, r2, r3
   17818:	bne	17984 <strspn@plt+0x14274>
   1781c:	ldrd	r4, [r9, #8]
   17820:	mov	r1, r7
   17824:	ldrd	r6, [fp, #-60]	; 0xffffffc4
   17828:	mov	r2, #536870912	; 0x20000000
   1782c:	mov	r3, #0
   17830:	and	r6, r6, r2
   17834:	and	r7, r7, r3
   17838:	orr	r4, r4, r6
   1783c:	orr	r5, r5, r7
   17840:	mov	r0, sl
   17844:	strd	r4, [r9, #8]
   17848:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   1784c:	str	r9, [sp]
   17850:	bl	16b50 <strspn@plt+0x13440>
   17854:	subs	r4, r0, #0
   17858:	blt	179d4 <strspn@plt+0x142c4>
   1785c:	mov	r1, #0
   17860:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   17864:	mov	r0, r9
   17868:	str	r1, [sp]
   1786c:	str	r1, [sp, #4]
   17870:	bl	2d9d8 <sd_bus_creds_has_bounding_cap@@Base+0xb0>
   17874:	subs	r4, r0, #0
   17878:	blt	179d4 <strspn@plt+0x142c4>
   1787c:	ldr	r5, [fp, #-68]	; 0xffffffbc
   17880:	cmp	r5, #0
   17884:	beq	179d0 <strspn@plt+0x142c0>
   17888:	ldr	r4, [fp, #-68]	; 0xffffffbc
   1788c:	str	r9, [r4]
   17890:	mov	r9, #0
   17894:	ldr	r2, [r8, #32]
   17898:	mov	r4, r9
   1789c:	ldr	r3, [r8, #36]	; 0x24
   178a0:	b	177d0 <strspn@plt+0x140c0>
   178a4:	mov	r0, ip
   178a8:	ldr	r5, [fp, #-64]	; 0xffffffc0
   178ac:	ldr	r2, [fp, #-40]	; 0xffffffd8
   178b0:	ldr	r3, [r5]
   178b4:	cmp	r2, r3
   178b8:	bne	179f8 <strspn@plt+0x142e8>
   178bc:	sub	sp, fp, #32
   178c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178c4:	mov	r0, r6
   178c8:	str	ip, [fp, #-72]	; 0xffffffb8
   178cc:	bl	33a4 <strlen@plt>
   178d0:	ldr	ip, [fp, #-72]	; 0xffffffb8
   178d4:	mov	r4, #15
   178d8:	mov	r1, ip
   178dc:	add	r7, r0, #24
   178e0:	mov	r5, r0
   178e4:	bic	r7, r7, #7
   178e8:	add	r3, r7, #64	; 0x40
   178ec:	add	r7, r7, #48	; 0x30
   178f0:	sub	sp, sp, r3
   178f4:	mov	r2, r7
   178f8:	add	r0, sp, #8
   178fc:	bl	3434 <memset@plt>
   17900:	ldr	ip, [fp, #-72]	; 0xffffffb8
   17904:	add	r3, r5, #17
   17908:	add	r2, r5, #1
   1790c:	mov	r1, r6
   17910:	mov	r5, #0
   17914:	mov	r8, r0
   17918:	str	ip, [r0, #52]	; 0x34
   1791c:	str	r3, [r0, #48]	; 0x30
   17920:	add	r0, r0, #64	; 0x40
   17924:	strd	r4, [r8, #56]	; 0x38
   17928:	str	ip, [fp, #-72]	; 0xffffffb8
   1792c:	bl	30c8 <memcpy@plt>
   17930:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   17934:	ldr	ip, [fp, #-72]	; 0xffffffb8
   17938:	cmp	r0, #0
   1793c:	sbcs	r1, r1, #0
   17940:	mov	r4, ip
   17944:	bge	1775c <strspn@plt+0x1404c>
   17948:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   1794c:	movw	r2, #64508	; 0xfbfc
   17950:	movt	r2, #4095	; 0xfff
   17954:	mov	r3, #0
   17958:	and	r2, r2, r0
   1795c:	and	r3, r3, r1
   17960:	orrs	r1, r2, r3
   17964:	beq	1775c <strspn@plt+0x1404c>
   17968:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   1796c:	mov	r2, #1
   17970:	mov	r3, #0
   17974:	orr	r0, r0, r2
   17978:	orr	r1, r1, r3
   1797c:	strd	r0, [fp, #-60]	; 0xffffffc4
   17980:	b	1775c <strspn@plt+0x1404c>
   17984:	ldrd	r4, [r7, #8]
   17988:	add	r0, r9, #124	; 0x7c
   1798c:	ldr	r2, [pc, #152]	; 17a2c <strspn@plt+0x1431c>
   17990:	mov	r1, #1
   17994:	add	r2, pc, r2
   17998:	strd	r4, [sp]
   1799c:	bl	32a8 <__asprintf_chk@plt>
   179a0:	cmp	r0, #0
   179a4:	blt	179e8 <strspn@plt+0x142d8>
   179a8:	ldrd	r2, [r9, #8]
   179ac:	mov	r4, #268435456	; 0x10000000
   179b0:	mov	r5, #0
   179b4:	orr	r4, r4, r2
   179b8:	orr	r5, r5, r3
   179bc:	b	17820 <strspn@plt+0x14110>
   179c0:	bl	33f8 <__errno_location@plt>
   179c4:	ldr	r0, [r0]
   179c8:	rsb	r0, r0, #0
   179cc:	b	178a8 <strspn@plt+0x14198>
   179d0:	mov	r4, r5
   179d4:	ldr	r2, [r8, #32]
   179d8:	ldr	r3, [r8, #36]	; 0x24
   179dc:	b	177d0 <strspn@plt+0x140c0>
   179e0:	mvn	r0, #94	; 0x5e
   179e4:	b	178a8 <strspn@plt+0x14198>
   179e8:	ldr	r2, [r8, #32]
   179ec:	mvn	r4, #11
   179f0:	ldr	r3, [r8, #36]	; 0x24
   179f4:	b	177d0 <strspn@plt+0x140c0>
   179f8:	bl	314c <__stack_chk_fail@plt>
   179fc:	mov	r4, r0
   17a00:	mov	r0, r9
   17a04:	bl	2c744 <strspn@plt+0x29034>
   17a08:	mov	r0, r4
   17a0c:	bl	36a4 <_Unwind_Resume@plt>
   17a10:	cmp	r9, #0
   17a14:	mov	r4, r0
   17a18:	bne	17a00 <strspn@plt+0x142f0>
   17a1c:	b	17a08 <strspn@plt+0x142f8>
   17a20:	andeq	r4, r5, r4, ror #12
   17a24:	andeq	r0, r0, r8, lsr #5
   17a28:	andeq	r4, r3, r0, ror sl
   17a2c:	andeq	r4, r3, r8, ror #28
   17a30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a34:	mov	r5, r3
   17a38:	ldr	lr, [pc, #1780]	; 18134 <strspn@plt+0x14a24>
   17a3c:	sub	sp, sp, #84	; 0x54
   17a40:	ldr	ip, [pc, #1776]	; 18138 <strspn@plt+0x14a28>
   17a44:	subs	r9, r0, #0
   17a48:	add	lr, pc, lr
   17a4c:	mov	r8, r1
   17a50:	mov	r4, r2
   17a54:	ldr	sl, [sp, #120]	; 0x78
   17a58:	ldr	ip, [lr, ip]
   17a5c:	mov	r3, lr
   17a60:	ldr	r3, [ip]
   17a64:	str	ip, [sp, #36]	; 0x24
   17a68:	str	r3, [sp, #76]	; 0x4c
   17a6c:	beq	1805c <strspn@plt+0x1494c>
   17a70:	cmp	r1, #0
   17a74:	beq	18034 <strspn@plt+0x14924>
   17a78:	mvn	r6, #0
   17a7c:	mvn	r7, #-2147483648	; 0x80000000
   17a80:	and	r6, r6, r4
   17a84:	and	r7, r7, r5
   17a88:	mvn	r2, #0
   17a8c:	mov	r3, #0
   17a90:	cmp	r7, r3
   17a94:	cmpeq	r6, r2
   17a98:	bhi	1800c <strspn@plt+0x148fc>
   17a9c:	orrs	r1, r4, r5
   17aa0:	moveq	fp, #0
   17aa4:	movne	fp, #1
   17aa8:	cmp	sl, #0
   17aac:	movne	r3, #0
   17ab0:	andeq	r3, fp, #1
   17ab4:	cmp	r3, #0
   17ab8:	bne	17fe4 <strspn@plt+0x148d4>
   17abc:	bl	12164 <strspn@plt+0xea54>
   17ac0:	cmp	r0, #0
   17ac4:	bne	180ac <strspn@plt+0x1499c>
   17ac8:	mov	r0, r8
   17acc:	bl	19f90 <strspn@plt+0x16880>
   17ad0:	cmp	r0, #0
   17ad4:	beq	18084 <strspn@plt+0x14974>
   17ad8:	ldrb	r6, [r9, #24]
   17adc:	tst	r6, #4
   17ae0:	beq	17fbc <strspn@plt+0x148ac>
   17ae4:	ldr	r1, [pc, #1616]	; 1813c <strspn@plt+0x14a2c>
   17ae8:	mov	r0, r8
   17aec:	add	r1, pc, r1
   17af0:	bl	2fc0 <strcmp@plt>
   17af4:	cmp	r0, #0
   17af8:	beq	17f40 <strspn@plt+0x14830>
   17afc:	ldr	r3, [r9, #4]
   17b00:	sub	r3, r3, #1
   17b04:	cmp	r3, #3
   17b08:	bhi	17f48 <strspn@plt+0x14838>
   17b0c:	tst	r6, #1
   17b10:	bne	17c10 <strspn@plt+0x14500>
   17b14:	mov	r6, #268435456	; 0x10000000
   17b18:	mov	r7, #0
   17b1c:	and	r6, r6, r4
   17b20:	and	r7, r7, r5
   17b24:	orrs	r2, r6, r7
   17b28:	mov	r3, #0
   17b2c:	str	r3, [sp, #44]	; 0x2c
   17b30:	str	r3, [sp, #48]	; 0x30
   17b34:	str	r3, [sp, #52]	; 0x34
   17b38:	bne	17b44 <strspn@plt+0x14434>
   17b3c:	orrs	r3, r4, r5
   17b40:	bne	17bb0 <strspn@plt+0x144a0>
   17b44:	ldr	r1, [pc, #1524]	; 18140 <strspn@plt+0x14a30>
   17b48:	mov	r2, #0
   17b4c:	ldr	ip, [pc, #1520]	; 18144 <strspn@plt+0x14a34>
   17b50:	add	r1, pc, r1
   17b54:	ldr	r0, [pc, #1516]	; 18148 <strspn@plt+0x14a38>
   17b58:	str	r2, [sp, #4]
   17b5c:	add	r2, sp, #44	; 0x2c
   17b60:	str	r2, [sp, #8]
   17b64:	add	r0, pc, r0
   17b68:	ldr	r2, [pc, #1500]	; 1814c <strspn@plt+0x14a3c>
   17b6c:	add	ip, pc, ip
   17b70:	str	r0, [sp, #12]
   17b74:	mov	r3, r1
   17b78:	str	r8, [sp, #16]
   17b7c:	mov	r0, r9
   17b80:	str	ip, [sp]
   17b84:	add	r2, pc, r2
   17b88:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   17b8c:	cmp	r0, #0
   17b90:	blt	17bcc <strspn@plt+0x144bc>
   17b94:	ldr	r1, [pc, #1460]	; 18150 <strspn@plt+0x14a40>
   17b98:	add	r2, sp, #52	; 0x34
   17b9c:	ldr	r0, [sp, #44]	; 0x2c
   17ba0:	add	r1, pc, r1
   17ba4:	bl	2a22c <strspn@plt+0x26b1c>
   17ba8:	cmp	r0, #0
   17bac:	blt	17bcc <strspn@plt+0x144bc>
   17bb0:	cmp	fp, #0
   17bb4:	bne	17c38 <strspn@plt+0x14528>
   17bb8:	cmp	sl, #0
   17bbc:	beq	17bd0 <strspn@plt+0x144c0>
   17bc0:	str	fp, [sl]
   17bc4:	mov	sl, #0
   17bc8:	b	17bd0 <strspn@plt+0x144c0>
   17bcc:	mov	sl, r0
   17bd0:	ldr	r0, [sp, #48]	; 0x30
   17bd4:	cmp	r0, #0
   17bd8:	beq	17be0 <strspn@plt+0x144d0>
   17bdc:	bl	24088 <strspn@plt+0x20978>
   17be0:	ldr	r0, [sp, #44]	; 0x2c
   17be4:	cmp	r0, #0
   17be8:	beq	17bf0 <strspn@plt+0x144e0>
   17bec:	bl	24088 <strspn@plt+0x20978>
   17bf0:	ldr	r7, [sp, #36]	; 0x24
   17bf4:	mov	r0, sl
   17bf8:	ldr	r2, [sp, #76]	; 0x4c
   17bfc:	ldr	r3, [r7]
   17c00:	cmp	r2, r3
   17c04:	bne	17fb0 <strspn@plt+0x148a0>
   17c08:	add	sp, sp, #84	; 0x54
   17c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c10:	str	sl, [sp, #4]
   17c14:	mov	ip, #0
   17c18:	mov	r0, r9
   17c1c:	mov	r1, r8
   17c20:	mov	r2, r4
   17c24:	mov	r3, r5
   17c28:	str	ip, [sp]
   17c2c:	bl	17680 <strspn@plt+0x13f70>
   17c30:	mov	sl, r0
   17c34:	b	17bf0 <strspn@plt+0x144e0>
   17c38:	bl	2c838 <strspn@plt+0x29128>
   17c3c:	subs	fp, r0, #0
   17c40:	beq	17fb4 <strspn@plt+0x148a4>
   17c44:	orrs	ip, r6, r7
   17c48:	beq	17c80 <strspn@plt+0x14570>
   17c4c:	ldr	r0, [sp, #52]	; 0x34
   17c50:	cmp	r0, #0
   17c54:	beq	17c80 <strspn@plt+0x14570>
   17c58:	bl	341c <__strdup@plt>
   17c5c:	cmp	r0, #0
   17c60:	str	r0, [fp, #124]	; 0x7c
   17c64:	beq	180d4 <strspn@plt+0x149c4>
   17c68:	ldrd	r2, [fp, #8]
   17c6c:	mov	r0, #268435456	; 0x10000000
   17c70:	mov	r1, #0
   17c74:	orr	r2, r2, r0
   17c78:	orr	r3, r3, r1
   17c7c:	strd	r2, [fp, #8]
   17c80:	mov	r6, #1
   17c84:	mov	r7, #0
   17c88:	and	r6, r6, r4
   17c8c:	and	r7, r7, r5
   17c90:	orrs	r0, r6, r7
   17c94:	bne	17e7c <strspn@plt+0x1476c>
   17c98:	cmp	r4, #0
   17c9c:	sbcs	r1, r5, #0
   17ca0:	movge	r7, #0
   17ca4:	strge	r7, [sp, #32]
   17ca8:	blt	17f50 <strspn@plt+0x14840>
   17cac:	mov	r2, #8
   17cb0:	mov	r3, #0
   17cb4:	and	r2, r2, r4
   17cb8:	and	r3, r3, r5
   17cbc:	orrs	r7, r2, r3
   17cc0:	beq	17d68 <strspn@plt+0x14658>
   17cc4:	ldr	r2, [sp, #52]	; 0x34
   17cc8:	mov	ip, #0
   17ccc:	ldr	r1, [pc, #1152]	; 18154 <strspn@plt+0x14a44>
   17cd0:	cmp	r2, ip
   17cd4:	ldr	r0, [pc, #1148]	; 18158 <strspn@plt+0x14a48>
   17cd8:	add	r1, pc, r1
   17cdc:	ldr	lr, [pc, #1144]	; 1815c <strspn@plt+0x14a4c>
   17ce0:	moveq	r2, r8
   17ce4:	str	r2, [sp, #16]
   17ce8:	add	r2, sp, #48	; 0x30
   17cec:	str	r2, [sp, #8]
   17cf0:	ldr	r2, [pc, #1128]	; 18160 <strspn@plt+0x14a50>
   17cf4:	add	r0, pc, r0
   17cf8:	add	lr, pc, lr
   17cfc:	str	r0, [sp]
   17d00:	mov	r3, r1
   17d04:	mov	r0, r9
   17d08:	str	lr, [sp, #12]
   17d0c:	add	r2, pc, r2
   17d10:	str	ip, [sp, #4]
   17d14:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   17d18:	cmp	r0, #0
   17d1c:	blt	17f30 <strspn@plt+0x14820>
   17d20:	ldr	r1, [pc, #1084]	; 18164 <strspn@plt+0x14a54>
   17d24:	add	r2, sp, #64	; 0x40
   17d28:	ldr	r0, [sp, #48]	; 0x30
   17d2c:	add	r1, pc, r1
   17d30:	bl	2a22c <strspn@plt+0x26b1c>
   17d34:	cmp	r0, #0
   17d38:	blt	17f30 <strspn@plt+0x14820>
   17d3c:	ldr	ip, [sp, #64]	; 0x40
   17d40:	mov	r2, #8
   17d44:	ldrd	r6, [fp, #8]
   17d48:	mov	r3, #0
   17d4c:	ldr	r0, [sp, #48]	; 0x30
   17d50:	orr	r2, r2, r6
   17d54:	orr	r3, r3, r7
   17d58:	str	ip, [fp, #20]
   17d5c:	strd	r2, [fp, #8]
   17d60:	bl	24088 <strspn@plt+0x20978>
   17d64:	str	r0, [sp, #48]	; 0x30
   17d68:	mov	r2, #33554432	; 0x2000000
   17d6c:	mov	r3, #0
   17d70:	and	r2, r2, r4
   17d74:	and	r3, r3, r5
   17d78:	orrs	r7, r2, r3
   17d7c:	beq	17e48 <strspn@plt+0x14738>
   17d80:	ldr	r2, [sp, #52]	; 0x34
   17d84:	add	r7, sp, #64	; 0x40
   17d88:	ldr	r1, [pc, #984]	; 18168 <strspn@plt+0x14a58>
   17d8c:	mov	r0, r9
   17d90:	cmp	r2, #0
   17d94:	ldr	lr, [pc, #976]	; 1816c <strspn@plt+0x14a5c>
   17d98:	add	r1, pc, r1
   17d9c:	ldr	ip, [pc, #972]	; 18170 <strspn@plt+0x14a60>
   17da0:	moveq	r2, r8
   17da4:	str	r2, [sp, #16]
   17da8:	add	r2, sp, #48	; 0x30
   17dac:	str	r2, [sp, #8]
   17db0:	ldr	r2, [pc, #956]	; 18174 <strspn@plt+0x14a64>
   17db4:	add	ip, pc, ip
   17db8:	add	lr, pc, lr
   17dbc:	str	ip, [sp, #12]
   17dc0:	mov	r3, r1
   17dc4:	str	lr, [sp]
   17dc8:	str	r7, [sp, #4]
   17dcc:	add	r2, pc, r2
   17dd0:	mov	ip, #0
   17dd4:	str	ip, [sp, #64]	; 0x40
   17dd8:	str	ip, [sp, #68]	; 0x44
   17ddc:	str	ip, [sp, #72]	; 0x48
   17de0:	str	ip, [sp, #56]	; 0x38
   17de4:	str	ip, [sp, #60]	; 0x3c
   17de8:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   17dec:	subs	r8, r0, #0
   17df0:	blt	17f88 <strspn@plt+0x14878>
   17df4:	ldr	r0, [sp, #48]	; 0x30
   17df8:	mov	r1, #121	; 0x79
   17dfc:	add	r2, sp, #56	; 0x38
   17e00:	add	r3, sp, #60	; 0x3c
   17e04:	bl	2a90c <strspn@plt+0x271fc>
   17e08:	cmp	r0, #0
   17e0c:	blt	17f78 <strspn@plt+0x14868>
   17e10:	ldr	r0, [sp, #56]	; 0x38
   17e14:	ldr	r1, [sp, #60]	; 0x3c
   17e18:	bl	31ac <__strndup@plt>
   17e1c:	cmp	r0, #0
   17e20:	str	r0, [fp, #120]	; 0x78
   17e24:	beq	17fa8 <strspn@plt+0x14898>
   17e28:	ldrd	r2, [fp, #8]
   17e2c:	mov	r0, #33554432	; 0x2000000
   17e30:	mov	r1, #0
   17e34:	orr	r2, r2, r0
   17e38:	orr	r3, r3, r1
   17e3c:	strd	r2, [fp, #8]
   17e40:	mov	r0, r7
   17e44:	bl	19788 <strspn@plt+0x16078>
   17e48:	ldr	r6, [sp, #32]
   17e4c:	mov	r1, #0
   17e50:	mov	r2, r4
   17e54:	mov	r3, r5
   17e58:	mov	r0, fp
   17e5c:	str	r1, [sp, #4]
   17e60:	str	r6, [sp]
   17e64:	bl	2d9d8 <sd_bus_creds_has_bounding_cap@@Base+0xb0>
   17e68:	cmp	r0, #0
   17e6c:	blt	17f30 <strspn@plt+0x14820>
   17e70:	cmp	sl, #0
   17e74:	bne	17bc0 <strspn@plt+0x144b0>
   17e78:	b	17f34 <strspn@plt+0x14824>
   17e7c:	ldr	r2, [sp, #52]	; 0x34
   17e80:	mov	ip, #0
   17e84:	ldr	r1, [pc, #748]	; 18178 <strspn@plt+0x14a68>
   17e88:	cmp	r2, ip
   17e8c:	ldr	lr, [pc, #744]	; 1817c <strspn@plt+0x14a6c>
   17e90:	add	r1, pc, r1
   17e94:	ldr	r0, [pc, #740]	; 18180 <strspn@plt+0x14a70>
   17e98:	moveq	r2, r8
   17e9c:	str	r2, [sp, #16]
   17ea0:	add	r2, sp, #48	; 0x30
   17ea4:	str	r2, [sp, #8]
   17ea8:	ldr	r2, [pc, #724]	; 18184 <strspn@plt+0x14a74>
   17eac:	add	r0, pc, r0
   17eb0:	add	lr, pc, lr
   17eb4:	str	r0, [sp, #12]
   17eb8:	mov	r3, r1
   17ebc:	str	lr, [sp]
   17ec0:	mov	r0, r9
   17ec4:	str	ip, [sp, #4]
   17ec8:	add	r2, pc, r2
   17ecc:	bl	34f84 <sd_bus_creds_has_bounding_cap@@Base+0x765c>
   17ed0:	cmp	r0, #0
   17ed4:	blt	17f30 <strspn@plt+0x14820>
   17ed8:	ldr	r1, [pc, #680]	; 18188 <strspn@plt+0x14a78>
   17edc:	add	r2, sp, #64	; 0x40
   17ee0:	ldr	r0, [sp, #48]	; 0x30
   17ee4:	add	r1, pc, r1
   17ee8:	bl	2a22c <strspn@plt+0x26b1c>
   17eec:	cmp	r0, #0
   17ef0:	blt	17f30 <strspn@plt+0x14820>
   17ef4:	orrs	r0, r6, r7
   17ef8:	ldr	r6, [sp, #64]	; 0x40
   17efc:	str	r6, [sp, #32]
   17f00:	beq	17f20 <strspn@plt+0x14810>
   17f04:	ldrd	r2, [fp, #8]
   17f08:	mov	r0, #1
   17f0c:	mov	r1, #0
   17f10:	str	r6, [fp, #56]	; 0x38
   17f14:	orr	r2, r2, r0
   17f18:	orr	r3, r3, r1
   17f1c:	strd	r2, [fp, #8]
   17f20:	ldr	r0, [sp, #48]	; 0x30
   17f24:	bl	24088 <strspn@plt+0x20978>
   17f28:	str	r0, [sp, #48]	; 0x30
   17f2c:	b	17cac <strspn@plt+0x1459c>
   17f30:	mov	sl, r0
   17f34:	mov	r0, fp
   17f38:	bl	2c744 <strspn@plt+0x29034>
   17f3c:	b	17bd0 <strspn@plt+0x144c0>
   17f40:	mvn	sl, #21
   17f44:	b	17bf0 <strspn@plt+0x144e0>
   17f48:	mvn	sl, #106	; 0x6a
   17f4c:	b	17bf0 <strspn@plt+0x144e0>
   17f50:	movw	r2, #60404	; 0xebf4
   17f54:	movt	r2, #4095	; 0xfff
   17f58:	mov	r3, #0
   17f5c:	and	r2, r2, r4
   17f60:	and	r3, r3, r5
   17f64:	orrs	ip, r2, r3
   17f68:	bne	17e7c <strspn@plt+0x1476c>
   17f6c:	mov	r6, #0
   17f70:	str	r6, [sp, #32]
   17f74:	b	17cac <strspn@plt+0x1459c>
   17f78:	mov	sl, r0
   17f7c:	mov	r0, r7
   17f80:	bl	19788 <strspn@plt+0x16078>
   17f84:	b	17f34 <strspn@plt+0x14824>
   17f88:	ldr	r1, [pc, #508]	; 1818c <strspn@plt+0x14a7c>
   17f8c:	mov	r0, r7
   17f90:	add	r1, pc, r1
   17f94:	bl	19b0c <strspn@plt+0x163fc>
   17f98:	cmp	r0, #0
   17f9c:	bne	17e40 <strspn@plt+0x14730>
   17fa0:	mov	sl, r8
   17fa4:	b	17f7c <strspn@plt+0x1486c>
   17fa8:	mvn	sl, #11
   17fac:	b	17f7c <strspn@plt+0x1486c>
   17fb0:	bl	314c <__stack_chk_fail@plt>
   17fb4:	mvn	sl, #11
   17fb8:	b	17bd0 <strspn@plt+0x144c0>
   17fbc:	ldr	r0, [pc, #460]	; 18190 <strspn@plt+0x14a80>
   17fc0:	movw	r2, #882	; 0x372
   17fc4:	ldr	r1, [pc, #456]	; 18194 <strspn@plt+0x14a84>
   17fc8:	mvn	sl, #60	; 0x3c
   17fcc:	ldr	r3, [pc, #452]	; 18198 <strspn@plt+0x14a88>
   17fd0:	add	r0, pc, r0
   17fd4:	add	r1, pc, r1
   17fd8:	add	r3, pc, r3
   17fdc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   17fe0:	b	17bf0 <strspn@plt+0x144e0>
   17fe4:	ldr	r0, [pc, #432]	; 1819c <strspn@plt+0x14a8c>
   17fe8:	movw	r2, #879	; 0x36f
   17fec:	ldr	r1, [pc, #428]	; 181a0 <strspn@plt+0x14a90>
   17ff0:	mvn	sl, #21
   17ff4:	ldr	r3, [pc, #424]	; 181a4 <strspn@plt+0x14a94>
   17ff8:	add	r0, pc, r0
   17ffc:	add	r1, pc, r1
   18000:	add	r3, pc, r3
   18004:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   18008:	b	17bf0 <strspn@plt+0x144e0>
   1800c:	ldr	r0, [pc, #404]	; 181a8 <strspn@plt+0x14a98>
   18010:	movw	r2, #878	; 0x36e
   18014:	ldr	r1, [pc, #400]	; 181ac <strspn@plt+0x14a9c>
   18018:	mvn	sl, #94	; 0x5e
   1801c:	ldr	r3, [pc, #396]	; 181b0 <strspn@plt+0x14aa0>
   18020:	add	r0, pc, r0
   18024:	add	r1, pc, r1
   18028:	add	r3, pc, r3
   1802c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   18030:	b	17bf0 <strspn@plt+0x144e0>
   18034:	ldr	r0, [pc, #376]	; 181b4 <strspn@plt+0x14aa4>
   18038:	movw	r2, #877	; 0x36d
   1803c:	ldr	r1, [pc, #372]	; 181b8 <strspn@plt+0x14aa8>
   18040:	mvn	sl, #21
   18044:	ldr	r3, [pc, #368]	; 181bc <strspn@plt+0x14aac>
   18048:	add	r0, pc, r0
   1804c:	add	r1, pc, r1
   18050:	add	r3, pc, r3
   18054:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   18058:	b	17bf0 <strspn@plt+0x144e0>
   1805c:	ldr	r0, [pc, #348]	; 181c0 <strspn@plt+0x14ab0>
   18060:	mov	r2, #876	; 0x36c
   18064:	ldr	r1, [pc, #344]	; 181c4 <strspn@plt+0x14ab4>
   18068:	mvn	sl, #21
   1806c:	ldr	r3, [pc, #340]	; 181c8 <strspn@plt+0x14ab8>
   18070:	add	r0, pc, r0
   18074:	add	r1, pc, r1
   18078:	add	r3, pc, r3
   1807c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   18080:	b	17bf0 <strspn@plt+0x144e0>
   18084:	ldr	r0, [pc, #320]	; 181cc <strspn@plt+0x14abc>
   18088:	movw	r2, #881	; 0x371
   1808c:	ldr	r1, [pc, #316]	; 181d0 <strspn@plt+0x14ac0>
   18090:	mvn	sl, #21
   18094:	ldr	r3, [pc, #312]	; 181d4 <strspn@plt+0x14ac4>
   18098:	add	r0, pc, r0
   1809c:	add	r1, pc, r1
   180a0:	add	r3, pc, r3
   180a4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   180a8:	b	17bf0 <strspn@plt+0x144e0>
   180ac:	ldr	r0, [pc, #292]	; 181d8 <strspn@plt+0x14ac8>
   180b0:	mov	r2, #880	; 0x370
   180b4:	ldr	r1, [pc, #288]	; 181dc <strspn@plt+0x14acc>
   180b8:	mvn	sl, #9
   180bc:	ldr	r3, [pc, #284]	; 181e0 <strspn@plt+0x14ad0>
   180c0:	add	r0, pc, r0
   180c4:	add	r1, pc, r1
   180c8:	add	r3, pc, r3
   180cc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   180d0:	b	17bf0 <strspn@plt+0x144e0>
   180d4:	mvn	sl, #11
   180d8:	b	17f34 <strspn@plt+0x14824>
   180dc:	mov	r4, r0
   180e0:	mov	r0, fp
   180e4:	bl	2c744 <strspn@plt+0x29034>
   180e8:	ldr	r0, [sp, #48]	; 0x30
   180ec:	cmp	r0, #0
   180f0:	beq	180f8 <strspn@plt+0x149e8>
   180f4:	bl	24088 <strspn@plt+0x20978>
   180f8:	ldr	r0, [sp, #44]	; 0x2c
   180fc:	cmp	r0, #0
   18100:	beq	18108 <strspn@plt+0x149f8>
   18104:	bl	24088 <strspn@plt+0x20978>
   18108:	mov	r0, r4
   1810c:	bl	36a4 <_Unwind_Resume@plt>
   18110:	mov	r4, r0
   18114:	b	180f8 <strspn@plt+0x149e8>
   18118:	mov	r4, r0
   1811c:	b	180e8 <strspn@plt+0x149d8>
   18120:	b	18118 <strspn@plt+0x14a08>
   18124:	mov	r4, r0
   18128:	mov	r0, r7
   1812c:	bl	19788 <strspn@plt+0x16078>
   18130:	b	180e0 <strspn@plt+0x149d0>
   18134:			; <UNDEFINED> instruction: 0x000542b0
   18138:	andeq	r0, r0, r8, lsr #5
   1813c:	muleq	r3, r8, r6
   18140:	andeq	r4, r3, r0, ror #11
   18144:	andeq	r4, r3, r0, lsl lr
   18148:	andeq	r9, r3, ip, ror #6
   1814c:	andeq	r4, r3, r4, asr #11
   18150:	andeq	r9, r3, r0, lsr r3
   18154:	andeq	r4, r3, r8, asr r4
   18158:			; <UNDEFINED> instruction: 0x00034cb4
   1815c:	ldrdeq	r9, [r3], -r8
   18160:	andeq	r4, r3, ip, lsr r4
   18164:	muleq	r3, r4, r8
   18168:	muleq	r3, r8, r3
   1816c:	andeq	r4, r3, r8, lsl #24
   18170:	andeq	r9, r3, ip, lsl r1
   18174:	andeq	r4, r3, ip, ror r3
   18178:	andeq	r4, r3, r0, lsr #5
   1817c:	ldrdeq	r4, [r3], -ip
   18180:	andeq	r9, r3, r4, lsr #32
   18184:	andeq	r4, r3, r0, lsl #5
   18188:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   1818c:	andeq	r4, r3, r4, asr sl
   18190:	andeq	r4, r3, r4, ror r8
   18194:	andeq	r4, r3, r4, lsl #16
   18198:	andeq	r4, r3, r0, ror #24
   1819c:	andeq	r4, r3, r0, ror r9
   181a0:	ldrdeq	r4, [r3], -ip
   181a4:	andeq	r4, r3, r8, lsr ip
   181a8:	andeq	r4, r3, r4, lsl r9
   181ac:			; <UNDEFINED> instruction: 0x000347b4
   181b0:	andeq	r4, r3, r0, lsl ip
   181b4:	andeq	fp, r3, r4, lsr #10
   181b8:	andeq	r4, r3, ip, lsl #15
   181bc:	andeq	r4, r3, r8, ror #23
   181c0:	andeq	r6, r3, r4, asr r1
   181c4:	andeq	r4, r3, r4, ror #14
   181c8:	andeq	r4, r3, r0, asr #23
   181cc:	andeq	r4, r3, r8, lsl r8
   181d0:	andeq	r4, r3, ip, lsr r7
   181d4:	muleq	r3, r8, fp
   181d8:	andeq	r3, r3, r8, lsr sl
   181dc:	andeq	r4, r3, r4, lsl r7
   181e0:	andeq	r4, r3, r0, ror fp
   181e4:	ldr	ip, [pc, #988]	; 185c8 <strspn@plt+0x14eb8>
   181e8:	ldr	r1, [pc, #988]	; 185cc <strspn@plt+0x14ebc>
   181ec:	add	ip, pc, ip
   181f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181f4:	mov	r5, r3
   181f8:	ldr	r7, [ip, r1]
   181fc:	mov	r3, ip
   18200:	sub	sp, sp, #68	; 0x44
   18204:	subs	r9, r0, #0
   18208:	mov	r4, r2
   1820c:	ldr	r3, [r7]
   18210:	ldr	r8, [sp, #104]	; 0x68
   18214:	str	r3, [sp, #60]	; 0x3c
   18218:	beq	18588 <strspn@plt+0x14e78>
   1821c:	mvn	sl, #0
   18220:	mvn	fp, #-2147483648	; 0x80000000
   18224:	and	sl, sl, r4
   18228:	and	fp, fp, r5
   1822c:	mvn	r2, #0
   18230:	mov	r3, #0
   18234:	cmp	fp, r3
   18238:	cmpeq	sl, r2
   1823c:	bhi	18510 <strspn@plt+0x14e00>
   18240:	cmp	r8, #0
   18244:	beq	18560 <strspn@plt+0x14e50>
   18248:	bl	12164 <strspn@plt+0xea54>
   1824c:	cmp	r0, #0
   18250:	bne	18538 <strspn@plt+0x14e28>
   18254:	ldr	r3, [r9, #4]
   18258:	sub	r3, r3, #1
   1825c:	cmp	r3, #3
   18260:	bhi	184f4 <strspn@plt+0x14de4>
   18264:	ldrb	r1, [r9, #24]
   18268:	tst	r1, #1
   1826c:	bne	183e0 <strspn@plt+0x14cd0>
   18270:	ldr	r3, [r9, #388]	; 0x184
   18274:	cmp	r3, #0
   18278:	beq	18298 <strspn@plt+0x14b88>
   1827c:	mov	r2, #33554432	; 0x2000000
   18280:	mov	r3, #0
   18284:	and	r2, r2, r4
   18288:	and	r3, r3, r5
   1828c:	orrs	r0, r2, r3
   18290:	movne	fp, #1
   18294:	bne	182c4 <strspn@plt+0x14bb4>
   18298:	tst	r1, #8
   1829c:	mvneq	r4, #60	; 0x3c
   182a0:	bne	182c0 <strspn@plt+0x14bb0>
   182a4:	ldr	r2, [sp, #60]	; 0x3c
   182a8:	mov	r0, r4
   182ac:	ldr	r3, [r7]
   182b0:	cmp	r2, r3
   182b4:	bne	1850c <strspn@plt+0x14dfc>
   182b8:	add	sp, sp, #68	; 0x44
   182bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182c0:	mov	fp, #0
   182c4:	bl	2c838 <strspn@plt+0x29128>
   182c8:	subs	r6, r0, #0
   182cc:	beq	184fc <strspn@plt+0x14dec>
   182d0:	ldrb	sl, [r9, #24]
   182d4:	ubfx	sl, sl, #3, #1
   182d8:	cmp	sl, #0
   182dc:	beq	18370 <strspn@plt+0x14c60>
   182e0:	ldr	sl, [r9, #376]	; 0x178
   182e4:	cmp	sl, #0
   182e8:	strgt	sl, [r6, #56]	; 0x38
   182ec:	ldrdgt	r0, [r6, #8]
   182f0:	movgt	r2, #1
   182f4:	movgt	r3, #0
   182f8:	andgt	r2, r2, r4
   182fc:	andgt	r3, r3, r5
   18300:	orrgt	r2, r2, r0
   18304:	orrgt	r3, r3, r1
   18308:	strdgt	r2, [r6, #8]
   1830c:	ldr	r1, [r9, #380]	; 0x17c
   18310:	movle	sl, #0
   18314:	cmn	r1, #1
   18318:	beq	18340 <strspn@plt+0x14c30>
   1831c:	str	r1, [r6, #20]
   18320:	mov	r2, #8
   18324:	ldrd	r0, [r6, #8]
   18328:	mov	r3, #0
   1832c:	and	r2, r2, r4
   18330:	and	r3, r3, r5
   18334:	orr	r2, r2, r0
   18338:	orr	r3, r3, r1
   1833c:	strd	r2, [r6, #8]
   18340:	ldr	r1, [r9, #384]	; 0x180
   18344:	cmn	r1, #1
   18348:	beq	18370 <strspn@plt+0x14c60>
   1834c:	str	r1, [r6, #36]	; 0x24
   18350:	mov	r2, #128	; 0x80
   18354:	ldrd	r0, [r6, #8]
   18358:	mov	r3, #0
   1835c:	and	r2, r2, r4
   18360:	and	r3, r3, r5
   18364:	orr	r2, r2, r0
   18368:	orr	r3, r3, r1
   1836c:	strd	r2, [r6, #8]
   18370:	cmp	fp, #0
   18374:	beq	183a4 <strspn@plt+0x14c94>
   18378:	ldr	r0, [r9, #388]	; 0x184
   1837c:	bl	341c <__strdup@plt>
   18380:	cmp	r0, #0
   18384:	str	r0, [r6, #120]	; 0x78
   18388:	beq	18504 <strspn@plt+0x14df4>
   1838c:	ldrd	r2, [r6, #8]
   18390:	mov	r0, #33554432	; 0x2000000
   18394:	mov	r1, #0
   18398:	orr	r2, r2, r0
   1839c:	orr	r3, r3, r1
   183a0:	strd	r2, [r6, #8]
   183a4:	mov	r1, #0
   183a8:	str	sl, [sp]
   183ac:	mov	r2, r4
   183b0:	mov	r3, r5
   183b4:	mov	r0, r6
   183b8:	str	r1, [sp, #4]
   183bc:	bl	2d9d8 <sd_bus_creds_has_bounding_cap@@Base+0xb0>
   183c0:	cmp	r0, #0
   183c4:	strge	r6, [r8]
   183c8:	movge	r4, #0
   183cc:	bge	182a4 <strspn@plt+0x14b94>
   183d0:	mov	r4, r0
   183d4:	mov	r0, r6
   183d8:	bl	2c744 <strspn@plt+0x29034>
   183dc:	b	182a4 <strspn@plt+0x14b94>
   183e0:	mov	r2, #48	; 0x30
   183e4:	mov	r3, #0
   183e8:	str	r0, [sp, #16]
   183ec:	str	r0, [sp, #20]
   183f0:	str	r0, [sp, #24]
   183f4:	str	r0, [sp, #28]
   183f8:	str	r0, [sp, #32]
   183fc:	str	r0, [sp, #36]	; 0x24
   18400:	str	r0, [sp, #40]	; 0x28
   18404:	str	r0, [sp, #44]	; 0x2c
   18408:	str	r0, [sp, #48]	; 0x30
   1840c:	str	r0, [sp, #52]	; 0x34
   18410:	strd	r2, [sp, #8]
   18414:	bl	2c838 <strspn@plt+0x29128>
   18418:	subs	r6, r0, #0
   1841c:	beq	184fc <strspn@plt+0x14dec>
   18420:	cmp	r4, #0
   18424:	sbcs	r0, r5, #0
   18428:	blt	184c0 <strspn@plt+0x14db0>
   1842c:	mov	r0, r4
   18430:	mov	r1, r5
   18434:	bl	20704 <strspn@plt+0x1cff4>
   18438:	strd	r0, [sp, #16]
   1843c:	add	r2, sp, #8
   18440:	movw	r1, #38277	; 0x9585
   18444:	ldr	r0, [r9, #8]
   18448:	movt	r1, #32816	; 0x8030
   1844c:	bl	323c <ioctl@plt>
   18450:	cmp	r0, #0
   18454:	blt	184b0 <strspn@plt+0x14da0>
   18458:	ldr	ip, [r9, #420]	; 0x1a4
   1845c:	mov	r0, r9
   18460:	ldr	r1, [sp, #40]	; 0x28
   18464:	mov	r2, r4
   18468:	mov	r3, r5
   1846c:	str	r6, [sp]
   18470:	add	r1, ip, r1
   18474:	bl	16b50 <strspn@plt+0x13440>
   18478:	mov	sl, r0
   1847c:	ldrd	r2, [sp, #40]	; 0x28
   18480:	mov	r0, r9
   18484:	bl	1e62c <strspn@plt+0x1af1c>
   18488:	cmp	sl, #0
   1848c:	blt	184ec <strspn@plt+0x14ddc>
   18490:	mov	r1, #0
   18494:	mov	r2, r4
   18498:	mov	r3, r5
   1849c:	mov	r0, r6
   184a0:	str	r1, [sp]
   184a4:	str	r1, [sp, #4]
   184a8:	bl	2d9d8 <sd_bus_creds_has_bounding_cap@@Base+0xb0>
   184ac:	b	183c0 <strspn@plt+0x14cb0>
   184b0:	bl	33f8 <__errno_location@plt>
   184b4:	ldr	r4, [r0]
   184b8:	rsb	r4, r4, #0
   184bc:	b	183d4 <strspn@plt+0x14cc4>
   184c0:	movw	r2, #64508	; 0xfbfc
   184c4:	movt	r2, #4095	; 0xfff
   184c8:	and	r2, r2, r4
   184cc:	mov	r3, #0
   184d0:	and	r3, r3, r5
   184d4:	orrs	r1, r2, r3
   184d8:	movne	r2, #1
   184dc:	movne	r3, #0
   184e0:	orrne	r4, r4, r2
   184e4:	orrne	r5, r5, r3
   184e8:	b	1842c <strspn@plt+0x14d1c>
   184ec:	mov	r4, sl
   184f0:	b	183d4 <strspn@plt+0x14cc4>
   184f4:	mvn	r4, #106	; 0x6a
   184f8:	b	182a4 <strspn@plt+0x14b94>
   184fc:	mvn	r4, #11
   18500:	b	182a4 <strspn@plt+0x14b94>
   18504:	mvn	r4, #11
   18508:	b	183d4 <strspn@plt+0x14cc4>
   1850c:	bl	314c <__stack_chk_fail@plt>
   18510:	ldr	r0, [pc, #184]	; 185d0 <strspn@plt+0x14ec0>
   18514:	movw	r2, #994	; 0x3e2
   18518:	ldr	r1, [pc, #180]	; 185d4 <strspn@plt+0x14ec4>
   1851c:	mvn	r4, #94	; 0x5e
   18520:	ldr	r3, [pc, #176]	; 185d8 <strspn@plt+0x14ec8>
   18524:	add	r0, pc, r0
   18528:	add	r1, pc, r1
   1852c:	add	r3, pc, r3
   18530:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   18534:	b	182a4 <strspn@plt+0x14b94>
   18538:	ldr	r0, [pc, #156]	; 185dc <strspn@plt+0x14ecc>
   1853c:	mov	r2, #996	; 0x3e4
   18540:	ldr	r1, [pc, #152]	; 185e0 <strspn@plt+0x14ed0>
   18544:	mvn	r4, #9
   18548:	ldr	r3, [pc, #148]	; 185e4 <strspn@plt+0x14ed4>
   1854c:	add	r0, pc, r0
   18550:	add	r1, pc, r1
   18554:	add	r3, pc, r3
   18558:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1855c:	b	182a4 <strspn@plt+0x14b94>
   18560:	ldr	r0, [pc, #128]	; 185e8 <strspn@plt+0x14ed8>
   18564:	movw	r2, #995	; 0x3e3
   18568:	ldr	r1, [pc, #124]	; 185ec <strspn@plt+0x14edc>
   1856c:	mvn	r4, #21
   18570:	ldr	r3, [pc, #120]	; 185f0 <strspn@plt+0x14ee0>
   18574:	add	r0, pc, r0
   18578:	add	r1, pc, r1
   1857c:	add	r3, pc, r3
   18580:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   18584:	b	182a4 <strspn@plt+0x14b94>
   18588:	ldr	r0, [pc, #100]	; 185f4 <strspn@plt+0x14ee4>
   1858c:	movw	r2, #993	; 0x3e1
   18590:	ldr	r1, [pc, #96]	; 185f8 <strspn@plt+0x14ee8>
   18594:	mvn	r4, #21
   18598:	ldr	r3, [pc, #92]	; 185fc <strspn@plt+0x14eec>
   1859c:	add	r0, pc, r0
   185a0:	add	r1, pc, r1
   185a4:	add	r3, pc, r3
   185a8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   185ac:	b	182a4 <strspn@plt+0x14b94>
   185b0:	mov	r4, r0
   185b4:	mov	r0, r6
   185b8:	bl	2c744 <strspn@plt+0x29034>
   185bc:	mov	r0, r4
   185c0:	bl	36a4 <_Unwind_Resume@plt>
   185c4:	b	185b0 <strspn@plt+0x14ea0>
   185c8:	andeq	r3, r5, ip, lsl #22
   185cc:	andeq	r0, r0, r8, lsr #5
   185d0:	andeq	r4, r3, r0, lsl r4
   185d4:			; <UNDEFINED> instruction: 0x000342b0
   185d8:	andeq	r4, r3, r4, ror r2
   185dc:	andeq	r3, r3, ip, lsr #11
   185e0:	andeq	r4, r3, r8, lsl #5
   185e4:	andeq	r4, r3, ip, asr #4
   185e8:	andeq	r3, r3, r4, lsl #9
   185ec:	andeq	r4, r3, r0, ror #4
   185f0:	andeq	r4, r3, r4, lsr #4
   185f4:	andeq	r5, r3, r8, lsr #24
   185f8:	andeq	r4, r3, r8, lsr r2
   185fc:	strdeq	r4, [r3], -ip
   18600:	ldr	r3, [pc, #1664]	; 18c88 <strspn@plt+0x15578>
   18604:	mvn	ip, #0
   18608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1860c:	subs	r6, r0, #0
   18610:	add	fp, sp, #32
   18614:	ldr	r0, [pc, #1648]	; 18c8c <strspn@plt+0x1557c>
   18618:	sub	sp, sp, #124	; 0x7c
   1861c:	add	r3, pc, r3
   18620:	mov	r9, #0
   18624:	mov	sl, r1
   18628:	mov	r8, r2
   1862c:	ldr	r0, [r3, r0]
   18630:	mov	r7, ip
   18634:	str	ip, [fp, #-84]	; 0xffffffac
   18638:	str	ip, [fp, #-80]	; 0xffffffb0
   1863c:	ldr	r3, [r0]
   18640:	str	r0, [fp, #-88]	; 0xffffffa8
   18644:	str	r9, [fp, #-72]	; 0xffffffb8
   18648:	str	r9, [fp, #-68]	; 0xffffffbc
   1864c:	str	r3, [fp, #-40]	; 0xffffffd8
   18650:	str	r9, [fp, #-64]	; 0xffffffc0
   18654:	beq	18c48 <strspn@plt+0x15538>
   18658:	mov	r1, #968	; 0x3c8
   1865c:	mov	r2, #8
   18660:	ldrd	r4, [r6, r1]
   18664:	mov	r3, #0
   18668:	and	r2, r2, r4
   1866c:	and	r3, r3, r5
   18670:	orrs	r0, r2, r3
   18674:	beq	18698 <strspn@plt+0x14f88>
   18678:	mov	r0, #0
   1867c:	ldr	r4, [fp, #-88]	; 0xffffffa8
   18680:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18684:	ldr	r3, [r4]
   18688:	cmp	r2, r3
   1868c:	bne	18c44 <strspn@plt+0x15534>
   18690:	sub	sp, fp, #32
   18694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18698:	ldr	r2, [r6, #1108]	; 0x454
   1869c:	mov	r1, r9
   186a0:	str	ip, [fp, #-136]	; 0xffffff78
   186a4:	add	r3, r2, #14
   186a8:	bic	r3, r3, #7
   186ac:	sub	sp, sp, r3
   186b0:	add	r0, sp, #16
   186b4:	bl	3434 <memset@plt>
   186b8:	cmp	r8, #0
   186bc:	ldr	ip, [fp, #-136]	; 0xffffff78
   186c0:	str	r0, [fp, #-104]	; 0xffffff98
   186c4:	beq	18c14 <strspn@plt+0x15504>
   186c8:	ldr	r4, [pc, #1472]	; 18c90 <strspn@plt+0x15580>
   186cc:	mov	r3, #1
   186d0:	ldr	r5, [pc, #1468]	; 18c94 <strspn@plt+0x15584>
   186d4:	mov	r7, r9
   186d8:	add	r4, pc, r4
   186dc:	str	r4, [fp, #-132]	; 0xffffff7c
   186e0:	add	r5, pc, r5
   186e4:	ldr	r4, [pc, #1452]	; 18c98 <strspn@plt+0x15588>
   186e8:	str	r5, [fp, #-100]	; 0xffffff9c
   186ec:	ldr	r5, [pc, #1448]	; 18c9c <strspn@plt+0x1558c>
   186f0:	add	r4, pc, r4
   186f4:	str	r4, [fp, #-108]	; 0xffffff94
   186f8:	add	r5, pc, r5
   186fc:	ldr	r4, [pc, #1436]	; 18ca0 <strspn@plt+0x15590>
   18700:	str	r5, [fp, #-112]	; 0xffffff90
   18704:	ldr	r5, [pc, #1432]	; 18ca4 <strspn@plt+0x15594>
   18708:	add	r4, pc, r4
   1870c:	str	r9, [fp, #-128]	; 0xffffff80
   18710:	add	r5, pc, r5
   18714:	str	r4, [fp, #-116]	; 0xffffff8c
   18718:	str	r5, [fp, #-120]	; 0xffffff88
   1871c:	mov	r4, #32
   18720:	str	r9, [fp, #-124]	; 0xffffff84
   18724:	mov	r5, r3
   18728:	str	r4, [fp, #-92]	; 0xffffffa4
   1872c:	mov	r4, r0
   18730:	str	r3, [fp, #-140]	; 0xffffff74
   18734:	b	187ac <strspn@plt+0x1509c>
   18738:	cmp	r3, #4
   1873c:	beq	18a20 <strspn@plt+0x15310>
   18740:	ble	18834 <strspn@plt+0x15124>
   18744:	cmp	r3, #7
   18748:	beq	18968 <strspn@plt+0x15258>
   1874c:	bgt	18920 <strspn@plt+0x15210>
   18750:	cmp	r3, #6
   18754:	bne	1879c <strspn@plt+0x1508c>
   18758:	ldr	r3, [sl, #8]
   1875c:	mov	r7, #1
   18760:	ldr	r1, [pc, #1344]	; 18ca8 <strspn@plt+0x15598>
   18764:	mov	r0, r3
   18768:	add	r1, pc, r1
   1876c:	str	r3, [fp, #-136]	; 0xffffff78
   18770:	bl	2fc0 <strcmp@plt>
   18774:	ldr	r3, [fp, #-136]	; 0xffffff78
   18778:	ldr	r1, [r6, #1108]	; 0x454
   1877c:	ldr	r2, [r6, #1112]	; 0x458
   18780:	str	r3, [sp]
   18784:	ldr	r3, [pc, #1312]	; 18cac <strspn@plt+0x1559c>
   18788:	add	r3, pc, r3
   1878c:	cmp	r0, #0
   18790:	mov	r0, r4
   18794:	movne	r5, #0
   18798:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1879c:	add	r9, r9, #1
   187a0:	add	sl, sl, #12
   187a4:	cmp	r9, r8
   187a8:	beq	18a7c <strspn@plt+0x1536c>
   187ac:	ldr	r3, [sl]
   187b0:	cmp	r3, #9
   187b4:	beq	188e4 <strspn@plt+0x151d4>
   187b8:	ble	18738 <strspn@plt+0x15028>
   187bc:	cmp	r3, #137	; 0x89
   187c0:	bgt	18890 <strspn@plt+0x15180>
   187c4:	cmp	r3, #74	; 0x4a
   187c8:	bge	189ac <strspn@plt+0x1529c>
   187cc:	cmp	r3, #12
   187d0:	sub	r2, r3, #10
   187d4:	suble	r0, fp, #36	; 0x24
   187d8:	sub	r7, fp, #60	; 0x3c
   187dc:	ldrle	r1, [sl, #8]
   187e0:	addle	r3, r0, r2, lsl #2
   187e4:	mov	r0, r7
   187e8:	strle	r1, [r3, #-36]	; 0xffffffdc
   187ec:	mov	r1, #6
   187f0:	ldr	r3, [fp, #-112]	; 0xffffff90
   187f4:	str	r2, [sp, #4]
   187f8:	mov	r2, #1
   187fc:	str	r3, [sp]
   18800:	mov	r3, r1
   18804:	bl	3704 <__snprintf_chk@plt>
   18808:	cmp	r0, #5
   1880c:	bhi	18c68 <strspn@plt+0x15558>
   18810:	ldr	lr, [sl, #8]
   18814:	mov	r3, r7
   18818:	ldr	r1, [r6, #1108]	; 0x454
   1881c:	mov	r0, r4
   18820:	ldr	r2, [r6, #1112]	; 0x458
   18824:	mov	r7, #1
   18828:	str	lr, [sp]
   1882c:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   18830:	b	1879c <strspn@plt+0x1508c>
   18834:	cmn	r3, #1
   18838:	blt	1879c <strspn@plt+0x1508c>
   1883c:	cmp	r3, #2
   18840:	ble	18a00 <strspn@plt+0x152f0>
   18844:	ldr	r3, [sl, #8]
   18848:	ldr	r1, [pc, #1120]	; 18cb0 <strspn@plt+0x155a0>
   1884c:	mov	r0, r3
   18850:	add	r1, pc, r1
   18854:	str	r3, [fp, #-136]	; 0xffffff78
   18858:	bl	2fc0 <strcmp@plt>
   1885c:	ldr	r3, [fp, #-136]	; 0xffffff78
   18860:	sub	r1, fp, #84	; 0x54
   18864:	cmp	r0, #0
   18868:	mov	r0, r3
   1886c:	movne	r5, #0
   18870:	bl	1e578 <strspn@plt+0x1ae68>
   18874:	cmp	r0, #0
   18878:	blt	1867c <strspn@plt+0x14f6c>
   1887c:	beq	18a50 <strspn@plt+0x15340>
   18880:	ldr	r0, [fp, #-92]	; 0xffffffa4
   18884:	add	r0, r0, #24
   18888:	str	r0, [fp, #-92]	; 0xffffffa4
   1888c:	b	1879c <strspn@plt+0x1508c>
   18890:	cmp	r3, #201	; 0xc9
   18894:	bgt	189f8 <strspn@plt+0x152e8>
   18898:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1889c:	sub	r7, fp, #60	; 0x3c
   188a0:	mov	r1, #17
   188a4:	sub	r3, r3, #138	; 0x8a
   188a8:	mov	r0, r7
   188ac:	stm	sp, {r2, r3}
   188b0:	mov	r3, r1
   188b4:	mov	r2, #1
   188b8:	bl	3704 <__snprintf_chk@plt>
   188bc:	cmp	r0, #16
   188c0:	bls	18810 <strspn@plt+0x15100>
   188c4:	ldr	r0, [pc, #1000]	; 18cb4 <strspn@plt+0x155a4>
   188c8:	movw	r2, #1290	; 0x50a
   188cc:	ldr	r1, [pc, #996]	; 18cb8 <strspn@plt+0x155a8>
   188d0:	ldr	r3, [pc, #996]	; 18cbc <strspn@plt+0x155ac>
   188d4:	add	r0, pc, r0
   188d8:	add	r1, pc, r1
   188dc:	add	r3, pc, r3
   188e0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   188e4:	ldr	lr, [sl, #8]
   188e8:	ldrb	r3, [lr]
   188ec:	cmp	r3, #47	; 0x2f
   188f0:	bne	18900 <strspn@plt+0x151f0>
   188f4:	ldrb	r3, [lr, #1]
   188f8:	cmp	r3, #0
   188fc:	beq	1879c <strspn@plt+0x1508c>
   18900:	ldr	r1, [r6, #1108]	; 0x454
   18904:	mov	r0, r4
   18908:	ldr	r2, [r6, #1112]	; 0x458
   1890c:	mov	r7, #1
   18910:	ldr	r3, [fp, #-132]	; 0xffffff7c
   18914:	str	lr, [sp]
   18918:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1891c:	b	1879c <strspn@plt+0x1508c>
   18920:	ldr	r3, [sl, #8]
   18924:	mov	r7, #1
   18928:	ldr	r1, [pc, #912]	; 18cc0 <strspn@plt+0x155b0>
   1892c:	mov	r0, r3
   18930:	add	r1, pc, r1
   18934:	str	r3, [fp, #-136]	; 0xffffff78
   18938:	bl	2fc0 <strcmp@plt>
   1893c:	ldr	r3, [fp, #-136]	; 0xffffff78
   18940:	ldr	r1, [r6, #1108]	; 0x454
   18944:	ldr	r2, [r6, #1112]	; 0x458
   18948:	str	r3, [sp]
   1894c:	ldr	r3, [pc, #880]	; 18cc4 <strspn@plt+0x155b4>
   18950:	add	r3, pc, r3
   18954:	cmp	r0, #0
   18958:	mov	r0, r4
   1895c:	movne	r5, #0
   18960:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   18964:	b	1879c <strspn@plt+0x1508c>
   18968:	ldr	r3, [sl, #8]
   1896c:	mov	r7, #1
   18970:	ldr	r1, [fp, #-120]	; 0xffffff88
   18974:	mov	r0, r3
   18978:	str	r3, [fp, #-136]	; 0xffffff78
   1897c:	bl	2fc0 <strcmp@plt>
   18980:	ldr	r3, [fp, #-136]	; 0xffffff78
   18984:	ldr	r1, [r6, #1108]	; 0x454
   18988:	ldr	r2, [r6, #1112]	; 0x458
   1898c:	str	r3, [sp]
   18990:	ldr	r3, [pc, #816]	; 18cc8 <strspn@plt+0x155b8>
   18994:	add	r3, pc, r3
   18998:	cmp	r0, #0
   1899c:	mov	r0, r4
   189a0:	movne	r5, #0
   189a4:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   189a8:	b	1879c <strspn@plt+0x1508c>
   189ac:	ldr	r0, [fp, #-108]	; 0xffffff94
   189b0:	sub	r7, fp, #60	; 0x3c
   189b4:	mov	r1, #19
   189b8:	sub	r3, r3, #74	; 0x4a
   189bc:	mov	r2, #1
   189c0:	stm	sp, {r0, r3}
   189c4:	mov	r0, r7
   189c8:	mov	r3, r1
   189cc:	bl	3704 <__snprintf_chk@plt>
   189d0:	cmp	r0, #18
   189d4:	bls	18810 <strspn@plt+0x15100>
   189d8:	ldr	r0, [pc, #748]	; 18ccc <strspn@plt+0x155bc>
   189dc:	movw	r2, #1281	; 0x501
   189e0:	ldr	r1, [pc, #744]	; 18cd0 <strspn@plt+0x155c0>
   189e4:	ldr	r3, [pc, #744]	; 18cd4 <strspn@plt+0x155c4>
   189e8:	add	r0, pc, r0
   189ec:	add	r1, pc, r1
   189f0:	add	r3, pc, r3
   189f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   189f8:	cmp	r3, #202	; 0xca
   189fc:	bne	1879c <strspn@plt+0x1508c>
   18a00:	ldr	r0, [pc, #720]	; 18cd8 <strspn@plt+0x155c8>
   18a04:	movw	r2, #1309	; 0x51d
   18a08:	ldr	r1, [pc, #716]	; 18cdc <strspn@plt+0x155cc>
   18a0c:	ldr	r3, [pc, #716]	; 18ce0 <strspn@plt+0x155d0>
   18a10:	add	r0, pc, r0
   18a14:	add	r1, pc, r1
   18a18:	add	r3, pc, r3
   18a1c:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   18a20:	ldrb	r0, [sl, #4]
   18a24:	mov	r7, #1
   18a28:	cmp	r0, #4
   18a2c:	movne	r5, #0
   18a30:	bl	1a2e0 <strspn@plt+0x16bd0>
   18a34:	ldr	r1, [r6, #1108]	; 0x454
   18a38:	ldr	r2, [r6, #1112]	; 0x458
   18a3c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   18a40:	str	r0, [sp]
   18a44:	mov	r0, r4
   18a48:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   18a4c:	b	1879c <strspn@plt+0x1508c>
   18a50:	ldr	r1, [sl, #8]
   18a54:	mov	r0, r1
   18a58:	str	r1, [fp, #-124]	; 0xffffff84
   18a5c:	bl	33a4 <strlen@plt>
   18a60:	ldr	r2, [fp, #-92]	; 0xffffffa4
   18a64:	add	r3, r0, #24
   18a68:	str	r0, [fp, #-128]	; 0xffffff80
   18a6c:	bic	r3, r3, #7
   18a70:	add	r2, r2, r3
   18a74:	str	r2, [fp, #-92]	; 0xffffffa4
   18a78:	b	1879c <strspn@plt+0x1508c>
   18a7c:	cmp	r7, #0
   18a80:	str	r5, [fp, #-140]	; 0xffffff74
   18a84:	beq	18bac <strspn@plt+0x1549c>
   18a88:	ldr	r3, [r6, #1108]	; 0x454
   18a8c:	mov	r9, #0
   18a90:	ldr	r0, [fp, #-92]	; 0xffffffa4
   18a94:	add	r3, r3, #23
   18a98:	ldrd	r4, [fp, #-84]	; 0xffffffac
   18a9c:	bic	r3, r3, #7
   18aa0:	add	r0, r0, r3
   18aa4:	str	r0, [fp, #-92]	; 0xffffffa4
   18aa8:	add	r3, r0, #7
   18aac:	mov	sl, r0
   18ab0:	add	r3, r3, #14
   18ab4:	mov	r1, #0
   18ab8:	bic	r3, r3, #7
   18abc:	ldr	r2, [fp, #-92]	; 0xffffffa4
   18ac0:	sub	sp, sp, r3
   18ac4:	add	r0, sp, #16
   18ac8:	bl	3434 <memset@plt>
   18acc:	mvn	r2, #0
   18ad0:	mvn	r3, #0
   18ad4:	cmp	r5, r3
   18ad8:	cmpeq	r4, r2
   18adc:	ldrd	r2, [fp, #4]
   18ae0:	movne	r1, #0
   18ae4:	mov	r8, r0
   18ae8:	str	r9, [r0, #4]
   18aec:	strd	r2, [r0, #24]
   18af0:	addne	r9, r0, #56	; 0x38
   18af4:	strdne	r4, [r0, #48]	; 0x30
   18af8:	movne	r2, #24
   18afc:	str	sl, [r0]
   18b00:	movne	r3, #0
   18b04:	movne	r0, #14
   18b08:	addeq	r9, r0, #32
   18b0c:	strdne	r2, [r8, #32]
   18b10:	strdne	r0, [r8, #40]	; 0x28
   18b14:	cmp	r7, #0
   18b18:	bne	18bc4 <strspn@plt+0x154b4>
   18b1c:	ldr	r4, [fp, #-124]	; 0xffffff84
   18b20:	cmp	r4, #0
   18b24:	beq	18b58 <strspn@plt+0x15448>
   18b28:	ldr	r5, [fp, #-128]	; 0xffffff80
   18b2c:	mov	r1, r4
   18b30:	add	r0, r9, #16
   18b34:	mov	r4, #15
   18b38:	add	r3, r5, #17
   18b3c:	add	r2, r5, #1
   18b40:	str	r3, [r9]
   18b44:	mov	r5, #0
   18b48:	mov	r3, #0
   18b4c:	strd	r4, [r9, #8]
   18b50:	str	r3, [r9, #4]
   18b54:	bl	30c8 <memcpy@plt>
   18b58:	mov	r2, r8
   18b5c:	movw	r1, #38320	; 0x95b0
   18b60:	ldr	r0, [r6, #8]
   18b64:	movt	r1, #16416	; 0x4020
   18b68:	bl	323c <ioctl@plt>
   18b6c:	cmp	r0, #0
   18b70:	blt	18c04 <strspn@plt+0x154f4>
   18b74:	ldr	r5, [fp, #-140]	; 0xffffff74
   18b78:	cmp	r5, #0
   18b7c:	beq	18678 <strspn@plt+0x14f68>
   18b80:	ldr	lr, [fp, #-72]	; 0xffffffb8
   18b84:	mov	r0, r6
   18b88:	ldr	ip, [fp, #-68]	; 0xffffffbc
   18b8c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   18b90:	ldrd	r2, [fp, #4]
   18b94:	str	lr, [sp]
   18b98:	str	ip, [sp, #4]
   18b9c:	str	r1, [sp, #8]
   18ba0:	bl	16428 <strspn@plt+0x12d18>
   18ba4:	and	r0, r0, r0, asr #31
   18ba8:	b	1867c <strspn@plt+0x14f6c>
   18bac:	ldr	r4, [fp, #-92]	; 0xffffffa4
   18bb0:	mov	r9, r7
   18bb4:	add	r3, r4, #7
   18bb8:	mov	sl, r4
   18bbc:	ldrd	r4, [fp, #-84]	; 0xffffffac
   18bc0:	b	18ab0 <strspn@plt+0x153a0>
   18bc4:	ldr	r0, [r6, #1108]	; 0x454
   18bc8:	mov	r3, #0
   18bcc:	mov	ip, #0
   18bd0:	mov	r2, #9
   18bd4:	add	r0, r0, #16
   18bd8:	strd	r2, [r9, #8]
   18bdc:	stm	r9, {r0, ip}
   18be0:	add	r0, r9, #16
   18be4:	ldr	r1, [fp, #-104]	; 0xffffff98
   18be8:	ldr	r2, [r6, #1108]	; 0x454
   18bec:	bl	30c8 <memcpy@plt>
   18bf0:	ldr	r3, [r9]
   18bf4:	add	r3, r3, #7
   18bf8:	bic	r3, r3, #7
   18bfc:	add	r9, r9, r3
   18c00:	b	18b1c <strspn@plt+0x1540c>
   18c04:	bl	33f8 <__errno_location@plt>
   18c08:	ldr	r0, [r0]
   18c0c:	rsb	r0, r0, #0
   18c10:	b	1867c <strspn@plt+0x14f6c>
   18c14:	mov	sl, #32
   18c18:	mov	r5, r7
   18c1c:	mov	r1, #1
   18c20:	mov	r9, r8
   18c24:	mov	r4, ip
   18c28:	str	r8, [fp, #-124]	; 0xffffff84
   18c2c:	str	r8, [fp, #-128]	; 0xffffff80
   18c30:	mov	r7, r8
   18c34:	str	sl, [fp, #-92]	; 0xffffffa4
   18c38:	mov	r3, #39	; 0x27
   18c3c:	str	r1, [fp, #-140]	; 0xffffff74
   18c40:	b	18ab0 <strspn@plt+0x153a0>
   18c44:	bl	314c <__stack_chk_fail@plt>
   18c48:	ldr	r0, [pc, #148]	; 18ce4 <strspn@plt+0x155d4>
   18c4c:	movw	r2, #1195	; 0x4ab
   18c50:	ldr	r1, [pc, #144]	; 18ce8 <strspn@plt+0x155d8>
   18c54:	ldr	r3, [pc, #144]	; 18cec <strspn@plt+0x155dc>
   18c58:	add	r0, pc, r0
   18c5c:	add	r1, pc, r1
   18c60:	add	r3, pc, r3
   18c64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   18c68:	ldr	r0, [pc, #128]	; 18cf0 <strspn@plt+0x155e0>
   18c6c:	movw	r2, #1272	; 0x4f8
   18c70:	ldr	r1, [pc, #124]	; 18cf4 <strspn@plt+0x155e4>
   18c74:	ldr	r3, [pc, #124]	; 18cf8 <strspn@plt+0x155e8>
   18c78:	add	r0, pc, r0
   18c7c:	add	r1, pc, r1
   18c80:	add	r3, pc, r3
   18c84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   18c88:	ldrdeq	r3, [r5], -ip
   18c8c:	andeq	r0, r0, r8, lsr #5
   18c90:	andeq	r4, r3, r4, ror r3
   18c94:	andeq	r4, r3, r8, ror #8
   18c98:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   18c9c:	andeq	r4, r3, r8, ror #6
   18ca0:	andeq	r4, r3, r8, lsl r3
   18ca4:	andeq	r4, r3, r0, lsr #6
   18ca8:	andeq	r3, r3, r8, asr #19
   18cac:	andeq	r0, r3, ip, lsl ip
   18cb0:	andeq	r3, r3, r0, ror #17
   18cb4:	andeq	r4, r3, r8, lsl #5
   18cb8:	andeq	r3, r3, r0, lsl #30
   18cbc:	andeq	r4, r3, ip, lsl #7
   18cc0:	andeq	r3, r3, r8, lsl r8
   18cc4:	andeq	r5, r3, ip, asr #1
   18cc8:	strheq	r4, [r3], -r0
   18ccc:	strdeq	r4, [r3], -r0
   18cd0:	andeq	r3, r3, ip, ror #27
   18cd4:	andeq	r4, r3, r8, ror r2
   18cd8:	andeq	r4, r3, r0, asr #3
   18cdc:	andeq	r3, r3, r4, asr #27
   18ce0:	andeq	r4, r3, r0, asr r2
   18ce4:	andeq	r5, r3, ip, ror #10
   18ce8:	andeq	r3, r3, ip, ror fp
   18cec:	andeq	r4, r3, r8
   18cf0:	strdeq	r3, [r3], -r0
   18cf4:	andeq	r3, r3, ip, asr fp
   18cf8:	andeq	r3, r3, r8, ror #31
   18cfc:	subs	ip, r0, #0
   18d00:	push	{r3, r4, r5, lr}
   18d04:	ldrd	r4, [sp, #16]
   18d08:	beq	18d34 <strspn@plt+0x15624>
   18d0c:	ldrb	ip, [ip, #24]
   18d10:	tst	ip, #1
   18d14:	bne	18d20 <strspn@plt+0x15610>
   18d18:	pop	{r3, r4, r5, lr}
   18d1c:	b	16820 <strspn@plt+0x13110>
   18d20:	strd	r4, [sp, #16]
   18d24:	mov	r1, r2
   18d28:	mov	r2, r3
   18d2c:	pop	{r3, r4, r5, lr}
   18d30:	b	18600 <strspn@plt+0x14ef0>
   18d34:	ldr	r0, [pc, #24]	; 18d54 <strspn@plt+0x15644>
   18d38:	movw	r2, #1396	; 0x574
   18d3c:	ldr	r1, [pc, #20]	; 18d58 <strspn@plt+0x15648>
   18d40:	ldr	r3, [pc, #20]	; 18d5c <strspn@plt+0x1564c>
   18d44:	add	r0, pc, r0
   18d48:	add	r1, pc, r1
   18d4c:	add	r3, pc, r3
   18d50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   18d54:	andeq	r5, r3, r0, lsl #9
   18d58:	muleq	r3, r0, sl
   18d5c:	andeq	r3, r3, r4, lsl #30
   18d60:	ldr	ip, [pc, #208]	; 18e38 <strspn@plt+0x15728>
   18d64:	cmp	r0, #0
   18d68:	push	{r4, r5, r6, lr}
   18d6c:	add	ip, pc, ip
   18d70:	ldr	r6, [pc, #196]	; 18e3c <strspn@plt+0x1572c>
   18d74:	sub	sp, sp, #40	; 0x28
   18d78:	mov	r1, #0
   18d7c:	mov	r4, #32
   18d80:	mov	r5, #0
   18d84:	ldr	r6, [ip, r6]
   18d88:	strd	r2, [sp, #24]
   18d8c:	str	r1, [sp, #8]
   18d90:	ldr	r3, [r6]
   18d94:	str	r1, [sp, #12]
   18d98:	str	r1, [sp, #16]
   18d9c:	str	r3, [sp, #36]	; 0x24
   18da0:	str	r1, [sp, #20]
   18da4:	strd	r4, [sp]
   18da8:	beq	18e18 <strspn@plt+0x15708>
   18dac:	mov	r1, #968	; 0x3c8
   18db0:	mov	r2, #8
   18db4:	ldrd	r4, [r0, r1]
   18db8:	mov	r3, #0
   18dbc:	and	r2, r2, r4
   18dc0:	and	r3, r3, r5
   18dc4:	orrs	r1, r2, r3
   18dc8:	beq	18de8 <strspn@plt+0x156d8>
   18dcc:	mov	r0, #0
   18dd0:	ldr	r2, [sp, #36]	; 0x24
   18dd4:	ldr	r3, [r6]
   18dd8:	cmp	r2, r3
   18ddc:	bne	18e14 <strspn@plt+0x15704>
   18de0:	add	sp, sp, #40	; 0x28
   18de4:	pop	{r4, r5, r6, pc}
   18de8:	ldr	r0, [r0, #8]
   18dec:	movw	r1, #38321	; 0x95b1
   18df0:	mov	r2, sp
   18df4:	movt	r1, #16416	; 0x4020
   18df8:	bl	323c <ioctl@plt>
   18dfc:	cmp	r0, #0
   18e00:	bge	18dcc <strspn@plt+0x156bc>
   18e04:	bl	33f8 <__errno_location@plt>
   18e08:	ldr	r0, [r0]
   18e0c:	rsb	r0, r0, #0
   18e10:	b	18dd0 <strspn@plt+0x156c0>
   18e14:	bl	314c <__stack_chk_fail@plt>
   18e18:	ldr	r0, [pc, #32]	; 18e40 <strspn@plt+0x15730>
   18e1c:	movw	r2, #1414	; 0x586
   18e20:	ldr	r1, [pc, #28]	; 18e44 <strspn@plt+0x15734>
   18e24:	ldr	r3, [pc, #28]	; 18e48 <strspn@plt+0x15738>
   18e28:	add	r0, pc, r0
   18e2c:	add	r1, pc, r1
   18e30:	add	r3, pc, r3
   18e34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   18e38:	andeq	r2, r5, ip, lsl #31
   18e3c:	andeq	r0, r0, r8, lsr #5
   18e40:	muleq	r3, ip, r3
   18e44:	andeq	r3, r3, ip, lsr #19
   18e48:	andeq	r3, r3, r0, lsr r9
   18e4c:	subs	ip, r0, #0
   18e50:	push	{r4, lr}
   18e54:	beq	18e74 <strspn@plt+0x15764>
   18e58:	ldrb	ip, [ip, #24]
   18e5c:	tst	ip, #1
   18e60:	bne	18e6c <strspn@plt+0x1575c>
   18e64:	pop	{r4, lr}
   18e68:	b	169b8 <strspn@plt+0x132a8>
   18e6c:	pop	{r4, lr}
   18e70:	b	18d60 <strspn@plt+0x15650>
   18e74:	ldr	r0, [pc, #24]	; 18e94 <strspn@plt+0x15784>
   18e78:	movw	r2, #1455	; 0x5af
   18e7c:	ldr	r1, [pc, #20]	; 18e98 <strspn@plt+0x15788>
   18e80:	ldr	r3, [pc, #20]	; 18e9c <strspn@plt+0x1578c>
   18e84:	add	r0, pc, r0
   18e88:	add	r1, pc, r1
   18e8c:	add	r3, pc, r3
   18e90:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   18e94:	andeq	r5, r3, r0, asr #6
   18e98:	andeq	r3, r3, r0, asr r9
   18e9c:	muleq	r3, r0, sp
   18ea0:	ldr	ip, [pc, #624]	; 19118 <strspn@plt+0x15a08>
   18ea4:	mov	r3, #0
   18ea8:	push	{r4, r5, r6, r7, lr}
   18eac:	add	ip, pc, ip
   18eb0:	ldr	lr, [pc, #612]	; 1911c <strspn@plt+0x15a0c>
   18eb4:	sub	sp, sp, #28
   18eb8:	subs	r5, r0, #0
   18ebc:	mov	r4, r1
   18ec0:	mov	r7, r2
   18ec4:	ldr	r6, [ip, lr]
   18ec8:	str	r3, [sp, #8]
   18ecc:	str	r3, [sp, #12]
   18ed0:	ldr	r3, [r6]
   18ed4:	str	r3, [sp, #20]
   18ed8:	beq	19024 <strspn@plt+0x15914>
   18edc:	cmp	r1, #0
   18ee0:	beq	190bc <strspn@plt+0x159ac>
   18ee4:	cmp	r2, #0
   18ee8:	beq	19098 <strspn@plt+0x15988>
   18eec:	bl	12164 <strspn@plt+0xea54>
   18ef0:	cmp	r0, #0
   18ef4:	bne	19070 <strspn@plt+0x15960>
   18ef8:	mov	r0, r4
   18efc:	bl	19f90 <strspn@plt+0x16880>
   18f00:	cmp	r0, #0
   18f04:	beq	1904c <strspn@plt+0x1593c>
   18f08:	ldr	r3, [r5, #4]
   18f0c:	sub	r3, r3, #1
   18f10:	cmp	r3, #3
   18f14:	bhi	19018 <strspn@plt+0x15908>
   18f18:	mov	r0, r4
   18f1c:	ldr	r1, [r5, #80]	; 0x50
   18f20:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   18f24:	cmp	r0, #0
   18f28:	beq	18f74 <strspn@plt+0x15864>
   18f2c:	mov	r0, r7
   18f30:	bl	39084 <sd_bus_creds_has_bounding_cap@@Base+0xb75c>
   18f34:	mov	r4, r0
   18f38:	ldr	r0, [sp, #12]
   18f3c:	cmp	r0, #0
   18f40:	beq	18f48 <strspn@plt+0x15838>
   18f44:	bl	24088 <strspn@plt+0x20978>
   18f48:	ldr	r0, [sp, #8]
   18f4c:	cmp	r0, #0
   18f50:	beq	18f58 <strspn@plt+0x15848>
   18f54:	bl	24088 <strspn@plt+0x20978>
   18f58:	ldr	r2, [sp, #20]
   18f5c:	mov	r0, r4
   18f60:	ldr	r3, [r6]
   18f64:	cmp	r2, r3
   18f68:	bne	19020 <strspn@plt+0x15910>
   18f6c:	add	sp, sp, #28
   18f70:	pop	{r4, r5, r6, r7, pc}
   18f74:	ldr	lr, [pc, #420]	; 19120 <strspn@plt+0x15a10>
   18f78:	mov	r2, r4
   18f7c:	ldr	ip, [pc, #416]	; 19124 <strspn@plt+0x15a14>
   18f80:	mov	r0, r5
   18f84:	ldr	r3, [pc, #412]	; 19128 <strspn@plt+0x15a18>
   18f88:	add	lr, pc, lr
   18f8c:	add	ip, pc, ip
   18f90:	add	r1, sp, #12
   18f94:	add	r3, pc, r3
   18f98:	str	lr, [sp]
   18f9c:	str	ip, [sp, #4]
   18fa0:	bl	23b94 <strspn@plt+0x20484>
   18fa4:	cmp	r0, #0
   18fa8:	blt	18f34 <strspn@plt+0x15824>
   18fac:	ldr	r0, [sp, #12]
   18fb0:	mov	r1, #0
   18fb4:	bl	24744 <strspn@plt+0x21034>
   18fb8:	cmp	r0, #0
   18fbc:	blt	18f34 <strspn@plt+0x15824>
   18fc0:	mov	r3, #0
   18fc4:	add	ip, sp, #8
   18fc8:	str	r3, [sp]
   18fcc:	mov	r0, r5
   18fd0:	ldr	r1, [sp, #12]
   18fd4:	mov	r2, #0
   18fd8:	mov	r3, #0
   18fdc:	str	ip, [sp, #4]
   18fe0:	bl	1542c <strspn@plt+0x11d1c>
   18fe4:	cmp	r0, #0
   18fe8:	blt	18f34 <strspn@plt+0x15824>
   18fec:	ldr	r1, [pc, #312]	; 1912c <strspn@plt+0x15a1c>
   18ff0:	add	r2, sp, #16
   18ff4:	ldr	r0, [sp, #8]
   18ff8:	add	r1, pc, r1
   18ffc:	bl	2a22c <strspn@plt+0x26b1c>
   19000:	cmp	r0, #0
   19004:	blt	18f34 <strspn@plt+0x15824>
   19008:	mov	r1, r7
   1900c:	ldr	r0, [sp, #16]
   19010:	bl	38f04 <sd_bus_creds_has_bounding_cap@@Base+0xb5dc>
   19014:	b	18f34 <strspn@plt+0x15824>
   19018:	mvn	r4, #106	; 0x6a
   1901c:	b	18f38 <strspn@plt+0x15828>
   19020:	bl	314c <__stack_chk_fail@plt>
   19024:	ldr	r0, [pc, #260]	; 19130 <strspn@plt+0x15a20>
   19028:	movw	r2, #1468	; 0x5bc
   1902c:	ldr	r1, [pc, #256]	; 19134 <strspn@plt+0x15a24>
   19030:	ldr	r3, [pc, #256]	; 19138 <strspn@plt+0x15a28>
   19034:	add	r0, pc, r0
   19038:	add	r1, pc, r1
   1903c:	add	r3, pc, r3
   19040:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   19044:	mvn	r4, #21
   19048:	b	18f38 <strspn@plt+0x15828>
   1904c:	ldr	r0, [pc, #232]	; 1913c <strspn@plt+0x15a2c>
   19050:	mov	r2, #1472	; 0x5c0
   19054:	ldr	r1, [pc, #228]	; 19140 <strspn@plt+0x15a30>
   19058:	ldr	r3, [pc, #228]	; 19144 <strspn@plt+0x15a34>
   1905c:	add	r0, pc, r0
   19060:	add	r1, pc, r1
   19064:	add	r3, pc, r3
   19068:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   1906c:	b	19044 <strspn@plt+0x15934>
   19070:	ldr	r0, [pc, #208]	; 19148 <strspn@plt+0x15a38>
   19074:	movw	r2, #1471	; 0x5bf
   19078:	ldr	r1, [pc, #204]	; 1914c <strspn@plt+0x15a3c>
   1907c:	ldr	r3, [pc, #204]	; 19150 <strspn@plt+0x15a40>
   19080:	add	r0, pc, r0
   19084:	add	r1, pc, r1
   19088:	add	r3, pc, r3
   1908c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   19090:	mvn	r4, #9
   19094:	b	18f38 <strspn@plt+0x15828>
   19098:	ldr	r0, [pc, #180]	; 19154 <strspn@plt+0x15a44>
   1909c:	movw	r2, #1470	; 0x5be
   190a0:	ldr	r1, [pc, #176]	; 19158 <strspn@plt+0x15a48>
   190a4:	ldr	r3, [pc, #176]	; 1915c <strspn@plt+0x15a4c>
   190a8:	add	r0, pc, r0
   190ac:	add	r1, pc, r1
   190b0:	add	r3, pc, r3
   190b4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   190b8:	b	19044 <strspn@plt+0x15934>
   190bc:	ldr	r0, [pc, #156]	; 19160 <strspn@plt+0x15a50>
   190c0:	movw	r2, #1469	; 0x5bd
   190c4:	ldr	r1, [pc, #152]	; 19164 <strspn@plt+0x15a54>
   190c8:	ldr	r3, [pc, #152]	; 19168 <strspn@plt+0x15a58>
   190cc:	add	r0, pc, r0
   190d0:	add	r1, pc, r1
   190d4:	add	r3, pc, r3
   190d8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   190dc:	b	19044 <strspn@plt+0x15934>
   190e0:	ldr	r3, [sp, #12]
   190e4:	mov	r4, r0
   190e8:	cmp	r3, #0
   190ec:	beq	190f8 <strspn@plt+0x159e8>
   190f0:	mov	r0, r3
   190f4:	bl	24088 <strspn@plt+0x20978>
   190f8:	ldr	r0, [sp, #8]
   190fc:	cmp	r0, #0
   19100:	beq	19108 <strspn@plt+0x159f8>
   19104:	bl	24088 <strspn@plt+0x20978>
   19108:	mov	r0, r4
   1910c:	bl	36a4 <_Unwind_Resume@plt>
   19110:	mov	r4, r0
   19114:	b	190f8 <strspn@plt+0x159e8>
   19118:	andeq	r2, r5, ip, asr #28
   1911c:	andeq	r0, r0, r8, lsr #5
   19120:	andeq	r2, r3, r8, lsl #30
   19124:	andeq	r2, r3, r8, lsr #30
   19128:	andeq	sl, r3, r4, lsl r9
   1912c:	ldrdeq	r7, [r3], -r8
   19130:	muleq	r3, r0, r1
   19134:	andeq	r3, r3, r0, lsr #15
   19138:	andeq	r3, r3, r8, asr #14
   1913c:	andeq	r3, r3, r4, asr r8
   19140:	andeq	r3, r3, r8, ror r7
   19144:	andeq	r3, r3, r0, lsr #14
   19148:	andeq	r2, r3, r8, ror sl
   1914c:	andeq	r3, r3, r4, asr r7
   19150:	strdeq	r3, [r3], -ip
   19154:	andeq	r1, r3, r0, ror r6
   19158:	andeq	r3, r3, ip, lsr #14
   1915c:	ldrdeq	r3, [r3], -r4
   19160:	andeq	sl, r3, r0, lsr #9
   19164:	andeq	r3, r3, r8, lsl #14
   19168:			; <UNDEFINED> instruction: 0x000336b0
   1916c:	cmp	r1, #0
   19170:	rsblt	r1, r1, #0
   19174:	mov	r3, r0
   19178:	sub	r1, r1, #1
   1917c:	cmp	r1, #109	; 0x6d
   19180:	addls	pc, pc, r1, lsl #2
   19184:	b	1945c <strspn@plt+0x15d4c>
   19188:	b	19358 <strspn@plt+0x15c48>
   1918c:	b	1936c <strspn@plt+0x15c5c>
   19190:	b	19380 <strspn@plt+0x15c70>
   19194:	b	1945c <strspn@plt+0x15d4c>
   19198:	b	19394 <strspn@plt+0x15c84>
   1919c:	b	1945c <strspn@plt+0x15d4c>
   191a0:	b	1945c <strspn@plt+0x15d4c>
   191a4:	b	1945c <strspn@plt+0x15d4c>
   191a8:	b	1945c <strspn@plt+0x15d4c>
   191ac:	b	1945c <strspn@plt+0x15d4c>
   191b0:	b	1945c <strspn@plt+0x15d4c>
   191b4:	b	193a8 <strspn@plt+0x15c98>
   191b8:	b	19358 <strspn@plt+0x15c48>
   191bc:	b	1945c <strspn@plt+0x15d4c>
   191c0:	b	1945c <strspn@plt+0x15d4c>
   191c4:	b	1945c <strspn@plt+0x15d4c>
   191c8:	b	193bc <strspn@plt+0x15cac>
   191cc:	b	1945c <strspn@plt+0x15d4c>
   191d0:	b	1945c <strspn@plt+0x15d4c>
   191d4:	b	1945c <strspn@plt+0x15d4c>
   191d8:	b	1945c <strspn@plt+0x15d4c>
   191dc:	b	193d0 <strspn@plt+0x15cc0>
   191e0:	b	1945c <strspn@plt+0x15d4c>
   191e4:	b	1945c <strspn@plt+0x15d4c>
   191e8:	b	1945c <strspn@plt+0x15d4c>
   191ec:	b	1945c <strspn@plt+0x15d4c>
   191f0:	b	1945c <strspn@plt+0x15d4c>
   191f4:	b	1945c <strspn@plt+0x15d4c>
   191f8:	b	1945c <strspn@plt+0x15d4c>
   191fc:	b	1945c <strspn@plt+0x15d4c>
   19200:	b	1945c <strspn@plt+0x15d4c>
   19204:	b	1945c <strspn@plt+0x15d4c>
   19208:	b	1945c <strspn@plt+0x15d4c>
   1920c:	b	1945c <strspn@plt+0x15d4c>
   19210:	b	1945c <strspn@plt+0x15d4c>
   19214:	b	1945c <strspn@plt+0x15d4c>
   19218:	b	1945c <strspn@plt+0x15d4c>
   1921c:	b	1945c <strspn@plt+0x15d4c>
   19220:	b	1945c <strspn@plt+0x15d4c>
   19224:	b	1945c <strspn@plt+0x15d4c>
   19228:	b	1945c <strspn@plt+0x15d4c>
   1922c:	b	1945c <strspn@plt+0x15d4c>
   19230:	b	1945c <strspn@plt+0x15d4c>
   19234:	b	1945c <strspn@plt+0x15d4c>
   19238:	b	1945c <strspn@plt+0x15d4c>
   1923c:	b	1945c <strspn@plt+0x15d4c>
   19240:	b	1945c <strspn@plt+0x15d4c>
   19244:	b	1945c <strspn@plt+0x15d4c>
   19248:	b	1945c <strspn@plt+0x15d4c>
   1924c:	b	1945c <strspn@plt+0x15d4c>
   19250:	b	1945c <strspn@plt+0x15d4c>
   19254:	b	1945c <strspn@plt+0x15d4c>
   19258:	b	1945c <strspn@plt+0x15d4c>
   1925c:	b	1945c <strspn@plt+0x15d4c>
   19260:	b	1945c <strspn@plt+0x15d4c>
   19264:	b	1945c <strspn@plt+0x15d4c>
   19268:	b	1945c <strspn@plt+0x15d4c>
   1926c:	b	1945c <strspn@plt+0x15d4c>
   19270:	b	1945c <strspn@plt+0x15d4c>
   19274:	b	1945c <strspn@plt+0x15d4c>
   19278:	b	1945c <strspn@plt+0x15d4c>
   1927c:	b	193e4 <strspn@plt+0x15cd4>
   19280:	b	1945c <strspn@plt+0x15d4c>
   19284:	b	1945c <strspn@plt+0x15d4c>
   19288:	b	1945c <strspn@plt+0x15d4c>
   1928c:	b	1945c <strspn@plt+0x15d4c>
   19290:	b	1945c <strspn@plt+0x15d4c>
   19294:	b	1945c <strspn@plt+0x15d4c>
   19298:	b	1945c <strspn@plt+0x15d4c>
   1929c:	b	1945c <strspn@plt+0x15d4c>
   192a0:	b	1945c <strspn@plt+0x15d4c>
   192a4:	b	1945c <strspn@plt+0x15d4c>
   192a8:	b	1945c <strspn@plt+0x15d4c>
   192ac:	b	193f8 <strspn@plt+0x15ce8>
   192b0:	b	1945c <strspn@plt+0x15d4c>
   192b4:	b	1945c <strspn@plt+0x15d4c>
   192b8:	b	1945c <strspn@plt+0x15d4c>
   192bc:	b	1945c <strspn@plt+0x15d4c>
   192c0:	b	1945c <strspn@plt+0x15d4c>
   192c4:	b	1945c <strspn@plt+0x15d4c>
   192c8:	b	1945c <strspn@plt+0x15d4c>
   192cc:	b	1945c <strspn@plt+0x15d4c>
   192d0:	b	1945c <strspn@plt+0x15d4c>
   192d4:	b	1945c <strspn@plt+0x15d4c>
   192d8:	b	1945c <strspn@plt+0x15d4c>
   192dc:	b	1945c <strspn@plt+0x15d4c>
   192e0:	b	1945c <strspn@plt+0x15d4c>
   192e4:	b	1945c <strspn@plt+0x15d4c>
   192e8:	b	1945c <strspn@plt+0x15d4c>
   192ec:	b	1945c <strspn@plt+0x15d4c>
   192f0:	b	1945c <strspn@plt+0x15d4c>
   192f4:	b	1945c <strspn@plt+0x15d4c>
   192f8:	b	1945c <strspn@plt+0x15d4c>
   192fc:	b	1945c <strspn@plt+0x15d4c>
   19300:	b	1940c <strspn@plt+0x15cfc>
   19304:	b	1945c <strspn@plt+0x15d4c>
   19308:	b	1945c <strspn@plt+0x15d4c>
   1930c:	b	19420 <strspn@plt+0x15d10>
   19310:	b	19434 <strspn@plt+0x15d24>
   19314:	b	1945c <strspn@plt+0x15d4c>
   19318:	b	1945c <strspn@plt+0x15d4c>
   1931c:	b	19448 <strspn@plt+0x15d38>
   19320:	b	19448 <strspn@plt+0x15d38>
   19324:	b	19448 <strspn@plt+0x15d38>
   19328:	b	19340 <strspn@plt+0x15c30>
   1932c:	b	1945c <strspn@plt+0x15d4c>
   19330:	b	1945c <strspn@plt+0x15d4c>
   19334:	b	1945c <strspn@plt+0x15d4c>
   19338:	b	1945c <strspn@plt+0x15d4c>
   1933c:	b	193e4 <strspn@plt+0x15cd4>
   19340:	ldr	r2, [pc, #296]	; 19470 <strspn@plt+0x15d60>
   19344:	add	r2, pc, r2
   19348:	ldm	r2, {r0, r1, r2}
   1934c:	stm	r3, {r0, r1, r2}
   19350:	mov	r0, r3
   19354:	bx	lr
   19358:	ldr	r2, [pc, #276]	; 19474 <strspn@plt+0x15d64>
   1935c:	add	r2, pc, r2
   19360:	ldm	r2, {r0, r1, r2}
   19364:	stm	r3, {r0, r1, r2}
   19368:	b	19350 <strspn@plt+0x15c40>
   1936c:	ldr	r2, [pc, #260]	; 19478 <strspn@plt+0x15d68>
   19370:	add	r2, pc, r2
   19374:	ldm	r2, {r0, r1, r2}
   19378:	stm	r3, {r0, r1, r2}
   1937c:	b	19350 <strspn@plt+0x15c40>
   19380:	ldr	r2, [pc, #244]	; 1947c <strspn@plt+0x15d6c>
   19384:	add	r2, pc, r2
   19388:	ldm	r2, {r0, r1, r2}
   1938c:	stm	r3, {r0, r1, r2}
   19390:	b	19350 <strspn@plt+0x15c40>
   19394:	ldr	r2, [pc, #228]	; 19480 <strspn@plt+0x15d70>
   19398:	add	r2, pc, r2
   1939c:	ldm	r2, {r0, r1, r2}
   193a0:	stm	r3, {r0, r1, r2}
   193a4:	b	19350 <strspn@plt+0x15c40>
   193a8:	ldr	r2, [pc, #212]	; 19484 <strspn@plt+0x15d74>
   193ac:	add	r2, pc, r2
   193b0:	ldm	r2, {r0, r1, r2}
   193b4:	stm	r3, {r0, r1, r2}
   193b8:	b	19350 <strspn@plt+0x15c40>
   193bc:	ldr	r2, [pc, #196]	; 19488 <strspn@plt+0x15d78>
   193c0:	add	r2, pc, r2
   193c4:	ldm	r2, {r0, r1, r2}
   193c8:	stm	r3, {r0, r1, r2}
   193cc:	b	19350 <strspn@plt+0x15c40>
   193d0:	ldr	r2, [pc, #180]	; 1948c <strspn@plt+0x15d7c>
   193d4:	add	r2, pc, r2
   193d8:	ldm	r2, {r0, r1, r2}
   193dc:	stm	r3, {r0, r1, r2}
   193e0:	b	19350 <strspn@plt+0x15c40>
   193e4:	ldr	r2, [pc, #164]	; 19490 <strspn@plt+0x15d80>
   193e8:	add	r2, pc, r2
   193ec:	ldm	r2, {r0, r1, r2}
   193f0:	stm	r3, {r0, r1, r2}
   193f4:	b	19350 <strspn@plt+0x15c40>
   193f8:	ldr	r2, [pc, #148]	; 19494 <strspn@plt+0x15d84>
   193fc:	add	r2, pc, r2
   19400:	ldm	r2, {r0, r1, r2}
   19404:	stm	r3, {r0, r1, r2}
   19408:	b	19350 <strspn@plt+0x15c40>
   1940c:	ldr	r2, [pc, #132]	; 19498 <strspn@plt+0x15d88>
   19410:	add	r2, pc, r2
   19414:	ldm	r2, {r0, r1, r2}
   19418:	stm	r3, {r0, r1, r2}
   1941c:	b	19350 <strspn@plt+0x15c40>
   19420:	ldr	r2, [pc, #116]	; 1949c <strspn@plt+0x15d8c>
   19424:	add	r2, pc, r2
   19428:	ldm	r2, {r0, r1, r2}
   1942c:	stm	r3, {r0, r1, r2}
   19430:	b	19350 <strspn@plt+0x15c40>
   19434:	ldr	r2, [pc, #100]	; 194a0 <strspn@plt+0x15d90>
   19438:	add	r2, pc, r2
   1943c:	ldm	r2, {r0, r1, r2}
   19440:	stm	r3, {r0, r1, r2}
   19444:	b	19350 <strspn@plt+0x15c40>
   19448:	ldr	r2, [pc, #84]	; 194a4 <strspn@plt+0x15d94>
   1944c:	add	r2, pc, r2
   19450:	ldm	r2, {r0, r1, r2}
   19454:	stm	r3, {r0, r1, r2}
   19458:	b	19350 <strspn@plt+0x15c40>
   1945c:	mov	r2, #0
   19460:	str	r2, [r0]
   19464:	str	r2, [r0, #4]
   19468:	str	r2, [r0, #8]
   1946c:	b	19350 <strspn@plt+0x15c40>
   19470:	andeq	r1, r5, r4, ror #14
   19474:	andeq	r1, r5, ip, ror r7
   19478:	strdeq	r1, [r5], -r0
   1947c:	andeq	r1, r5, r0, lsr r7
   19480:	andeq	r1, r5, r4, lsr r7
   19484:	andeq	r1, r5, r8, lsr r7
   19488:	andeq	r1, r5, ip, lsr #13
   1948c:			; <UNDEFINED> instruction: 0x000516bc
   19490:			; <UNDEFINED> instruction: 0x000516b4
   19494:	strdeq	r1, [r5], -r4
   19498:	andeq	r1, r5, ip, ror #13
   1949c:	muleq	r5, ip, r6
   194a0:	andeq	r1, r5, r0, asr #12
   194a4:	andeq	r1, r5, r8, lsr r6
   194a8:	push	{r4, lr}
   194ac:	cmp	r0, #0
   194b0:	rsblt	r0, r0, #0
   194b4:	mov	r4, r1
   194b8:	bl	4724c <sd_bus_creds_has_bounding_cap@@Base+0x19924>
   194bc:	subs	r1, r0, #0
   194c0:	beq	194e4 <strspn@plt+0x15dd4>
   194c4:	ldr	r0, [pc, #40]	; 194f4 <strspn@plt+0x15de4>
   194c8:	add	r0, pc, r0
   194cc:	bl	3bc60 <sd_bus_creds_has_bounding_cap@@Base+0xe338>
   194d0:	cmp	r0, #0
   194d4:	beq	194ec <strspn@plt+0x15ddc>
   194d8:	str	r0, [r4]
   194dc:	mov	r0, #1
   194e0:	pop	{r4, pc}
   194e4:	mov	r0, r1
   194e8:	pop	{r4, pc}
   194ec:	mvn	r0, #11
   194f0:	pop	{r4, pc}
   194f4:	andeq	r3, r3, r8, ror #15
   194f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   194fc:	subs	sl, r0, #0
   19500:	mov	r9, r1
   19504:	movne	r4, #64	; 0x40
   19508:	movne	r8, #0
   1950c:	beq	19608 <strspn@plt+0x15ef8>
   19510:	mov	r0, r4
   19514:	bl	32d8 <malloc@plt>
   19518:	subs	r5, r0, #0
   1951c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19520:	bl	33f8 <__errno_location@plt>
   19524:	mov	r1, r5
   19528:	mov	r2, r4
   1952c:	mov	r6, r0
   19530:	str	r8, [r0]
   19534:	mov	r0, r9
   19538:	bl	3428 <strerror_r@plt>
   1953c:	ldr	r6, [r6]
   19540:	cmp	r6, #34	; 0x22
   19544:	mov	r7, r0
   19548:	beq	195a4 <strspn@plt+0x15e94>
   1954c:	bl	33a4 <strlen@plt>
   19550:	sub	r3, r4, #1
   19554:	cmp	r0, r3
   19558:	bcs	195a4 <strspn@plt+0x15e94>
   1955c:	cmp	r6, #0
   19560:	bne	195fc <strspn@plt+0x15eec>
   19564:	cmp	r7, r5
   19568:	beq	195b4 <strspn@plt+0x15ea4>
   1956c:	mov	r0, r5
   19570:	bl	3080 <free@plt>
   19574:	ldr	r3, [sl, #8]
   19578:	cmp	r3, #0
   1957c:	strle	r7, [sl, #4]
   19580:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   19584:	mov	r0, r7
   19588:	bl	341c <__strdup@plt>
   1958c:	subs	r4, r0, #0
   19590:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19594:	ldr	r0, [sl, #4]
   19598:	bl	3080 <free@plt>
   1959c:	str	r4, [sl, #4]
   195a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   195a4:	mov	r0, r5
   195a8:	lsl	r4, r4, #1
   195ac:	bl	3080 <free@plt>
   195b0:	b	19510 <strspn@plt+0x15e00>
   195b4:	ldr	r3, [sl, #8]
   195b8:	cmp	r3, #0
   195bc:	ble	195d0 <strspn@plt+0x15ec0>
   195c0:	ldr	r0, [sl, #4]
   195c4:	bl	3080 <free@plt>
   195c8:	str	r7, [sl, #4]
   195cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   195d0:	ldr	r0, [sl]
   195d4:	bl	341c <__strdup@plt>
   195d8:	cmp	r0, #0
   195dc:	strne	r0, [sl]
   195e0:	strne	r7, [sl, #4]
   195e4:	movne	r3, #1
   195e8:	strne	r3, [sl, #8]
   195ec:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   195f0:	mov	r0, r7
   195f4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   195f8:	b	3080 <free@plt>
   195fc:	mov	r0, r5
   19600:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   19604:	b	3080 <free@plt>
   19608:	ldr	r0, [pc, #24]	; 19628 <strspn@plt+0x15f18>
   1960c:	movw	r2, #371	; 0x173
   19610:	ldr	r1, [pc, #20]	; 1962c <strspn@plt+0x15f1c>
   19614:	ldr	r3, [pc, #20]	; 19630 <strspn@plt+0x15f20>
   19618:	add	r0, pc, r0
   1961c:	add	r1, pc, r1
   19620:	add	r3, pc, r3
   19624:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   19628:	muleq	r2, r4, sp
   1962c:	andeq	r3, r3, r4, lsr #13
   19630:	andeq	r3, r3, r0, asr #25
   19634:	push	{r4, r5, r6, r7, r8, lr}
   19638:	subs	r6, r0, #0
   1963c:	ldr	r7, [pc, #248]	; 1973c <strspn@plt+0x1602c>
   19640:	moveq	r5, #22
   19644:	add	r7, pc, r7
   19648:	beq	1967c <strspn@plt+0x15f6c>
   1964c:	ldr	r1, [pc, #236]	; 19740 <strspn@plt+0x16030>
   19650:	mov	r2, #13
   19654:	add	r1, pc, r1
   19658:	bl	36bc <strncmp@plt>
   1965c:	cmp	r0, #0
   19660:	bne	19684 <strspn@plt+0x15f74>
   19664:	adds	r0, r6, #13
   19668:	beq	19684 <strspn@plt+0x15f74>
   1966c:	bl	47278 <sd_bus_creds_has_bounding_cap@@Base+0x19950>
   19670:	cmp	r0, #0
   19674:	movgt	r5, r0
   19678:	movle	r5, #5
   1967c:	mov	r0, r5
   19680:	pop	{r4, r5, r6, r7, r8, pc}
   19684:	ldr	r3, [pc, #184]	; 19744 <strspn@plt+0x16034>
   19688:	add	r3, pc, r3
   1968c:	ldr	r3, [r3]
   19690:	cmp	r3, #0
   19694:	beq	196e8 <strspn@plt+0x15fd8>
   19698:	ldr	r4, [r3]
   1969c:	cmp	r4, #0
   196a0:	movne	r8, r3
   196a4:	beq	196e8 <strspn@plt+0x15fd8>
   196a8:	ldr	r5, [r4, #4]
   196ac:	cmn	r5, #120	; 0x78
   196b0:	beq	196dc <strspn@plt+0x15fcc>
   196b4:	add	r4, r4, #8
   196b8:	ldr	r0, [r4, #-8]
   196bc:	mov	r1, r6
   196c0:	bl	2fc0 <strcmp@plt>
   196c4:	add	r4, r4, #8
   196c8:	cmp	r0, #0
   196cc:	beq	1967c <strspn@plt+0x15f6c>
   196d0:	ldr	r5, [r4, #-4]
   196d4:	cmn	r5, #120	; 0x78
   196d8:	bne	196b8 <strspn@plt+0x15fa8>
   196dc:	ldr	r4, [r8, #4]!
   196e0:	cmp	r4, #0
   196e4:	bne	196a8 <strspn@plt+0x15f98>
   196e8:	ldr	r2, [pc, #88]	; 19748 <strspn@plt+0x16038>
   196ec:	ldr	r3, [pc, #88]	; 1974c <strspn@plt+0x1603c>
   196f0:	ldr	r4, [r7, r2]
   196f4:	ldr	r7, [r7, r3]
   196f8:	cmp	r4, r7
   196fc:	bcs	19734 <strspn@plt+0x16024>
   19700:	ldr	r5, [r4, #4]
   19704:	mov	r1, r6
   19708:	cmn	r5, #120	; 0x78
   1970c:	addeq	r4, r4, #15
   19710:	biceq	r4, r4, #7
   19714:	beq	1972c <strspn@plt+0x1601c>
   19718:	ldr	r0, [r4]
   1971c:	add	r4, r4, #8
   19720:	bl	2fc0 <strcmp@plt>
   19724:	cmp	r0, #0
   19728:	beq	1967c <strspn@plt+0x15f6c>
   1972c:	cmp	r4, r7
   19730:	bcc	19700 <strspn@plt+0x15ff0>
   19734:	mov	r5, #5
   19738:	b	1967c <strspn@plt+0x15f6c>
   1973c:			; <UNDEFINED> instruction: 0x000526b4
   19740:	andeq	r3, r3, ip, asr r6
   19744:	muleq	r5, ip, fp
   19748:			; <UNDEFINED> instruction: 0x000002b8
   1974c:	muleq	r0, ip, r2
   19750:	cmp	r0, #0
   19754:	bxeq	lr
   19758:	ldr	r3, [r0]
   1975c:	cmp	r3, #0
   19760:	beq	1976c <strspn@plt+0x1605c>
   19764:	mov	r0, #1
   19768:	bx	lr
   1976c:	ldr	r3, [r0, #4]
   19770:	cmp	r3, #0
   19774:	bne	19764 <strspn@plt+0x16054>
   19778:	ldr	r0, [r0, #8]
   1977c:	adds	r0, r0, #0
   19780:	movne	r0, #1
   19784:	bx	lr
   19788:	push	{r4, lr}
   1978c:	subs	r4, r0, #0
   19790:	popeq	{r4, pc}
   19794:	ldr	r3, [r4, #8]
   19798:	cmp	r3, #0
   1979c:	ble	197b0 <strspn@plt+0x160a0>
   197a0:	ldr	r0, [r4]
   197a4:	bl	3080 <free@plt>
   197a8:	ldr	r0, [r4, #4]
   197ac:	bl	3080 <free@plt>
   197b0:	mov	r3, #0
   197b4:	str	r3, [r4, #4]
   197b8:	str	r3, [r4]
   197bc:	str	r3, [r4, #8]
   197c0:	pop	{r4, pc}
   197c4:	push	{r4, r5, r6, lr}
   197c8:	subs	r5, r1, #0
   197cc:	mov	r4, r0
   197d0:	mov	r6, r2
   197d4:	beq	19810 <strspn@plt+0x16100>
   197d8:	cmp	r0, #0
   197dc:	beq	19860 <strspn@plt+0x16150>
   197e0:	ldr	r3, [r0]
   197e4:	cmp	r3, #0
   197e8:	beq	19818 <strspn@plt+0x16108>
   197ec:	ldr	r0, [pc, #152]	; 1988c <strspn@plt+0x1617c>
   197f0:	mov	r2, #236	; 0xec
   197f4:	ldr	r1, [pc, #148]	; 19890 <strspn@plt+0x16180>
   197f8:	mvn	r5, #21
   197fc:	ldr	r3, [pc, #144]	; 19894 <strspn@plt+0x16184>
   19800:	add	r0, pc, r0
   19804:	add	r1, pc, r1
   19808:	add	r3, pc, r3
   1980c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   19810:	mov	r0, r5
   19814:	pop	{r4, r5, r6, pc}
   19818:	ldr	r3, [r0, #4]
   1981c:	cmp	r3, #0
   19820:	bne	197ec <strspn@plt+0x160dc>
   19824:	ldr	r3, [r0, #8]
   19828:	cmp	r3, #0
   1982c:	bne	197ec <strspn@plt+0x160dc>
   19830:	mov	r0, r5
   19834:	bl	341c <__strdup@plt>
   19838:	cmp	r0, #0
   1983c:	str	r0, [r4]
   19840:	beq	19874 <strspn@plt+0x16164>
   19844:	cmp	r6, #0
   19848:	beq	19858 <strspn@plt+0x16148>
   1984c:	mov	r0, r6
   19850:	bl	341c <__strdup@plt>
   19854:	str	r0, [r4, #4]
   19858:	mov	r3, #1
   1985c:	str	r3, [r4, #8]
   19860:	mov	r0, r5
   19864:	bl	19634 <strspn@plt+0x15f24>
   19868:	rsb	r5, r0, #0
   1986c:	mov	r0, r5
   19870:	pop	{r4, r5, r6, pc}
   19874:	ldr	r3, [pc, #28]	; 19898 <strspn@plt+0x16188>
   19878:	mvn	r5, #11
   1987c:	add	r3, pc, r3
   19880:	ldm	r3, {r0, r1, r2}
   19884:	stm	r4, {r0, r1, r2}
   19888:	b	19810 <strspn@plt+0x16100>
   1988c:	andeq	r3, r3, r4, ror #9
   19890:			; <UNDEFINED> instruction: 0x000334bc
   19894:	muleq	r3, r4, r4
   19898:	andeq	r2, r5, r4, asr #15
   1989c:	push	{r3, r4, r5, r6, r7, lr}
   198a0:	subs	r5, r1, #0
   198a4:	mov	r4, r0
   198a8:	mov	r6, r2
   198ac:	mov	r7, r3
   198b0:	beq	198ec <strspn@plt+0x161dc>
   198b4:	cmp	r0, #0
   198b8:	beq	19944 <strspn@plt+0x16234>
   198bc:	ldr	r3, [r0]
   198c0:	cmp	r3, #0
   198c4:	beq	198f4 <strspn@plt+0x161e4>
   198c8:	ldr	r0, [pc, #160]	; 19970 <strspn@plt+0x16260>
   198cc:	mov	r2, #260	; 0x104
   198d0:	ldr	r1, [pc, #156]	; 19974 <strspn@plt+0x16264>
   198d4:	mvn	r5, #21
   198d8:	ldr	r3, [pc, #152]	; 19978 <strspn@plt+0x16268>
   198dc:	add	r0, pc, r0
   198e0:	add	r1, pc, r1
   198e4:	add	r3, pc, r3
   198e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   198ec:	mov	r0, r5
   198f0:	pop	{r3, r4, r5, r6, r7, pc}
   198f4:	ldr	r3, [r0, #4]
   198f8:	cmp	r3, #0
   198fc:	bne	198c8 <strspn@plt+0x161b8>
   19900:	ldr	r3, [r0, #8]
   19904:	cmp	r3, #0
   19908:	bne	198c8 <strspn@plt+0x161b8>
   1990c:	mov	r0, r5
   19910:	bl	341c <__strdup@plt>
   19914:	cmp	r0, #0
   19918:	str	r0, [r4]
   1991c:	beq	19958 <strspn@plt+0x16248>
   19920:	cmp	r6, #0
   19924:	beq	1993c <strspn@plt+0x1622c>
   19928:	mov	r2, r6
   1992c:	mov	r3, r7
   19930:	add	r0, r4, #4
   19934:	mov	r1, #1
   19938:	bl	3410 <__vasprintf_chk@plt>
   1993c:	mov	r3, #1
   19940:	str	r3, [r4, #8]
   19944:	mov	r0, r5
   19948:	bl	19634 <strspn@plt+0x15f24>
   1994c:	rsb	r5, r0, #0
   19950:	mov	r0, r5
   19954:	pop	{r3, r4, r5, r6, r7, pc}
   19958:	ldr	r3, [pc, #28]	; 1997c <strspn@plt+0x1626c>
   1995c:	mvn	r5, #11
   19960:	add	r3, pc, r3
   19964:	ldm	r3, {r0, r1, r2}
   19968:	stm	r4, {r0, r1, r2}
   1996c:	b	198ec <strspn@plt+0x161dc>
   19970:	andeq	r3, r3, r8, lsl #8
   19974:	andeq	r3, r3, r0, ror #7
   19978:	andeq	r3, r3, ip, ror #19
   1997c:	andeq	r2, r5, r0, ror #13
   19980:	push	{r2, r3}
   19984:	ldr	r3, [pc, #92]	; 199e8 <strspn@plt+0x162d8>
   19988:	ldr	ip, [pc, #92]	; 199ec <strspn@plt+0x162dc>
   1998c:	add	r3, pc, r3
   19990:	push	{r4, lr}
   19994:	sub	sp, sp, #8
   19998:	ldr	r4, [r3, ip]
   1999c:	ldr	r2, [sp, #16]
   199a0:	ldr	r3, [r4]
   199a4:	cmp	r2, #0
   199a8:	str	r3, [sp, #4]
   199ac:	beq	199dc <strspn@plt+0x162cc>
   199b0:	add	r3, sp, #20
   199b4:	str	r3, [sp]
   199b8:	bl	1989c <strspn@plt+0x1618c>
   199bc:	ldr	r2, [sp, #4]
   199c0:	ldr	r3, [r4]
   199c4:	cmp	r2, r3
   199c8:	bne	199e4 <strspn@plt+0x162d4>
   199cc:	add	sp, sp, #8
   199d0:	pop	{r4, lr}
   199d4:	add	sp, sp, #8
   199d8:	bx	lr
   199dc:	bl	197c4 <strspn@plt+0x160b4>
   199e0:	b	199bc <strspn@plt+0x162ac>
   199e4:	bl	314c <__stack_chk_fail@plt>
   199e8:	andeq	r2, r5, ip, ror #6
   199ec:	andeq	r0, r0, r8, lsr #5
   199f0:	cmp	r0, #0
   199f4:	bxeq	lr
   199f8:	ldr	r0, [r0]
   199fc:	adds	r0, r0, #0
   19a00:	movne	r0, #1
   19a04:	bx	lr
   19a08:	push	{r3, r4, r5, lr}
   19a0c:	mov	r5, r0
   19a10:	mov	r0, r1
   19a14:	mov	r4, r1
   19a18:	bl	199f0 <strspn@plt+0x162e0>
   19a1c:	subs	r3, r0, #0
   19a20:	beq	19a68 <strspn@plt+0x16358>
   19a24:	cmp	r5, #0
   19a28:	beq	19aa0 <strspn@plt+0x16390>
   19a2c:	ldr	r3, [r5]
   19a30:	cmp	r3, #0
   19a34:	bne	19a44 <strspn@plt+0x16334>
   19a38:	ldr	r3, [r5, #4]
   19a3c:	cmp	r3, #0
   19a40:	beq	19ab4 <strspn@plt+0x163a4>
   19a44:	ldr	r0, [pc, #176]	; 19afc <strspn@plt+0x163ec>
   19a48:	movw	r2, #302	; 0x12e
   19a4c:	ldr	r1, [pc, #172]	; 19b00 <strspn@plt+0x163f0>
   19a50:	ldr	r3, [pc, #172]	; 19b04 <strspn@plt+0x163f4>
   19a54:	add	r0, pc, r0
   19a58:	add	r1, pc, r1
   19a5c:	add	r3, pc, r3
   19a60:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   19a64:	mvn	r3, #21
   19a68:	mov	r0, r3
   19a6c:	pop	{r3, r4, r5, pc}
   19a70:	ldr	r0, [r4]
   19a74:	bl	341c <__strdup@plt>
   19a78:	cmp	r0, #0
   19a7c:	str	r0, [r5]
   19a80:	beq	19ae4 <strspn@plt+0x163d4>
   19a84:	ldr	r0, [r4, #4]
   19a88:	cmp	r0, #0
   19a8c:	beq	19a98 <strspn@plt+0x16388>
   19a90:	bl	341c <__strdup@plt>
   19a94:	str	r0, [r5, #4]
   19a98:	mov	r3, #1
   19a9c:	str	r3, [r5, #8]
   19aa0:	ldr	r0, [r4]
   19aa4:	bl	19634 <strspn@plt+0x15f24>
   19aa8:	rsb	r3, r0, #0
   19aac:	mov	r0, r3
   19ab0:	pop	{r3, r4, r5, pc}
   19ab4:	ldr	r3, [r5, #8]
   19ab8:	cmp	r3, #0
   19abc:	bne	19a44 <strspn@plt+0x16334>
   19ac0:	ldr	r3, [r4, #8]
   19ac4:	cmp	r3, #0
   19ac8:	bne	19a70 <strspn@plt+0x16360>
   19acc:	ldm	r4, {r0, r1, r2}
   19ad0:	stm	r5, {r0, r1, r2}
   19ad4:	ldr	r0, [r4]
   19ad8:	bl	19634 <strspn@plt+0x15f24>
   19adc:	rsb	r3, r0, #0
   19ae0:	b	19aac <strspn@plt+0x1639c>
   19ae4:	ldr	r2, [pc, #28]	; 19b08 <strspn@plt+0x163f8>
   19ae8:	mvn	r3, #11
   19aec:	add	r2, pc, r2
   19af0:	ldm	r2, {r0, r1, r2}
   19af4:	stm	r5, {r0, r1, r2}
   19af8:	b	19a68 <strspn@plt+0x16358>
   19afc:	andeq	r3, r3, r8, lsr #5
   19b00:	andeq	r3, r3, r8, ror #4
   19b04:	andeq	r3, r3, ip, lsr #4
   19b08:	andeq	r2, r5, r4, asr r5
   19b0c:	cmp	r0, #0
   19b10:	push	{r3, lr}
   19b14:	popeq	{r3, pc}
   19b18:	ldr	r0, [r0]
   19b1c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   19b20:	pop	{r3, pc}
   19b24:	cmp	r0, #0
   19b28:	beq	19b3c <strspn@plt+0x1642c>
   19b2c:	ldr	r0, [r0]
   19b30:	cmp	r0, #0
   19b34:	beq	19b3c <strspn@plt+0x1642c>
   19b38:	b	19634 <strspn@plt+0x15f24>
   19b3c:	mov	r0, #0
   19b40:	bx	lr
   19b44:	push	{r4, r5, r6, lr}
   19b48:	eor	r5, r1, r1, asr #31
   19b4c:	sub	r5, r5, r1, asr #31
   19b50:	subs	r4, r0, #0
   19b54:	sub	sp, sp, #16
   19b58:	beq	19c04 <strspn@plt+0x164f4>
   19b5c:	cmp	r5, #0
   19b60:	beq	19ba0 <strspn@plt+0x16490>
   19b64:	ldr	r3, [r4]
   19b68:	cmp	r3, #0
   19b6c:	bne	19b7c <strspn@plt+0x1646c>
   19b70:	ldr	r3, [r4, #4]
   19b74:	cmp	r3, #0
   19b78:	beq	19bac <strspn@plt+0x1649c>
   19b7c:	ldr	r0, [pc, #196]	; 19c48 <strspn@plt+0x16538>
   19b80:	movw	r2, #446	; 0x1be
   19b84:	ldr	r1, [pc, #192]	; 19c4c <strspn@plt+0x1653c>
   19b88:	mvn	r5, #21
   19b8c:	ldr	r3, [pc, #188]	; 19c50 <strspn@plt+0x16540>
   19b90:	add	r0, pc, r0
   19b94:	add	r1, pc, r1
   19b98:	add	r3, pc, r3
   19b9c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   19ba0:	mov	r0, r5
   19ba4:	add	sp, sp, #16
   19ba8:	pop	{r4, r5, r6, pc}
   19bac:	ldr	r3, [r4, #8]
   19bb0:	cmp	r3, #0
   19bb4:	bne	19b7c <strspn@plt+0x1646c>
   19bb8:	mov	r1, r5
   19bbc:	mov	r0, sp
   19bc0:	bl	1916c <strspn@plt+0x15a5c>
   19bc4:	ldm	sp, {r0, r1, r2}
   19bc8:	stm	r4, {r0, r1, r2}
   19bcc:	mov	r0, r4
   19bd0:	bl	199f0 <strspn@plt+0x162e0>
   19bd4:	cmp	r0, #0
   19bd8:	bne	19bf8 <strspn@plt+0x164e8>
   19bdc:	mov	r0, r5
   19be0:	mov	r1, r4
   19be4:	bl	194a8 <strspn@plt+0x15d98>
   19be8:	cmp	r0, #0
   19bec:	ble	19c14 <strspn@plt+0x16504>
   19bf0:	mov	r3, #1
   19bf4:	str	r3, [r4, #8]
   19bf8:	mov	r0, r4
   19bfc:	mov	r1, r5
   19c00:	bl	194f8 <strspn@plt+0x15de8>
   19c04:	rsb	r5, r5, #0
   19c08:	mov	r0, r5
   19c0c:	add	sp, sp, #16
   19c10:	pop	{r4, r5, r6, pc}
   19c14:	bne	19c30 <strspn@plt+0x16520>
   19c18:	ldr	r3, [pc, #52]	; 19c54 <strspn@plt+0x16544>
   19c1c:	add	r3, pc, r3
   19c20:	add	r3, r3, #12
   19c24:	ldm	r3, {r0, r1, r2}
   19c28:	stm	r4, {r0, r1, r2}
   19c2c:	b	19bf8 <strspn@plt+0x164e8>
   19c30:	ldr	r3, [pc, #32]	; 19c58 <strspn@plt+0x16548>
   19c34:	rsb	r5, r5, #0
   19c38:	add	r3, pc, r3
   19c3c:	ldm	r3, {r0, r1, r2}
   19c40:	stm	r4, {r0, r1, r2}
   19c44:	b	19ba0 <strspn@plt+0x16490>
   19c48:	andeq	r3, r3, r4, asr r1
   19c4c:	andeq	r3, r3, ip, lsr #2
   19c50:	andeq	r3, r3, ip, asr r7
   19c54:	andeq	r2, r5, r4, lsr #8
   19c58:	andeq	r2, r5, r8, lsl #8
   19c5c:	push	{r3, r4, r5, lr}
   19c60:	subs	r4, r0, #0
   19c64:	mov	r5, r1
   19c68:	beq	19c8c <strspn@plt+0x1657c>
   19c6c:	ldr	r1, [pc, #52]	; 19ca8 <strspn@plt+0x16598>
   19c70:	add	r1, pc, r1
   19c74:	bl	19b0c <strspn@plt+0x163fc>
   19c78:	cmp	r0, #0
   19c7c:	bne	19c9c <strspn@plt+0x1658c>
   19c80:	ldr	r0, [r4, #4]
   19c84:	cmp	r0, #0
   19c88:	popne	{r3, r4, r5, pc}
   19c8c:	eor	r0, r5, r5, asr #31
   19c90:	sub	r0, r0, r5, asr #31
   19c94:	pop	{r3, r4, r5, lr}
   19c98:	b	3308 <strerror@plt>
   19c9c:	ldr	r0, [pc, #8]	; 19cac <strspn@plt+0x1659c>
   19ca0:	add	r0, pc, r0
   19ca4:	pop	{r3, r4, r5, pc}
   19ca8:	strheq	r3, [r3], -r8
   19cac:	andeq	r3, r3, r8, ror r0
   19cb0:	push	{r4, r5, r6}
   19cb4:	ldrb	r6, [r1]
   19cb8:	ldrb	r5, [r2]
   19cbc:	cmp	r6, r5
   19cc0:	bne	19d1c <strspn@plt+0x1660c>
   19cc4:	cmp	r6, #0
   19cc8:	beq	19d3c <strspn@plt+0x1662c>
   19ccc:	add	r4, r1, #1
   19cd0:	add	ip, r2, #1
   19cd4:	b	19ce4 <strspn@plt+0x165d4>
   19cd8:	cmp	r3, #0
   19cdc:	mov	r6, r3
   19ce0:	beq	19d3c <strspn@plt+0x1662c>
   19ce4:	mov	r1, r4
   19ce8:	mov	r2, ip
   19cec:	ldrb	r3, [r4], #1
   19cf0:	ldrb	r5, [ip], #1
   19cf4:	cmp	r3, r5
   19cf8:	beq	19cd8 <strspn@plt+0x165c8>
   19cfc:	cmp	r0, r6
   19d00:	bne	19d20 <strspn@plt+0x16610>
   19d04:	cmp	r3, #0
   19d08:	beq	19d3c <strspn@plt+0x1662c>
   19d0c:	rsbs	r0, r5, #1
   19d10:	pop	{r4, r5, r6}
   19d14:	movcc	r0, #0
   19d18:	bx	lr
   19d1c:	mov	r3, r6
   19d20:	cmp	r3, #0
   19d24:	bne	19d48 <strspn@plt+0x16638>
   19d28:	cmp	r5, r0
   19d2c:	bne	19d48 <strspn@plt+0x16638>
   19d30:	ldrb	r2, [r2, #1]
   19d34:	cmp	r2, #0
   19d38:	bne	19d48 <strspn@plt+0x16638>
   19d3c:	mov	r0, #1
   19d40:	pop	{r4, r5, r6}
   19d44:	bx	lr
   19d48:	cmp	r5, #0
   19d4c:	movne	r0, #0
   19d50:	bne	19d40 <strspn@plt+0x16630>
   19d54:	cmp	r3, r0
   19d58:	movne	r0, r5
   19d5c:	bne	19d40 <strspn@plt+0x16630>
   19d60:	ldrb	r0, [r1, #1]
   19d64:	rsbs	r0, r0, #1
   19d68:	movcc	r0, #0
   19d6c:	b	19d40 <strspn@plt+0x16630>
   19d70:	cmp	r0, #0
   19d74:	push	{r4}		; (str r4, [sp, #-4]!)
   19d78:	beq	19d8c <strspn@plt+0x1667c>
   19d7c:	ldrb	r3, [r0]
   19d80:	cmp	r3, #47	; 0x2f
   19d84:	beq	19d94 <strspn@plt+0x16684>
   19d88:	mov	r0, #0
   19d8c:	pop	{r4}		; (ldr r4, [sp], #4)
   19d90:	bx	lr
   19d94:	ldrb	r3, [r0, #1]
   19d98:	cmp	r3, #0
   19d9c:	moveq	r0, #1
   19da0:	beq	19d8c <strspn@plt+0x1667c>
   19da4:	add	r2, r0, #2
   19da8:	mov	ip, #1
   19dac:	b	19de0 <strspn@plt+0x166d0>
   19db0:	cmp	r1, #25
   19db4:	sub	r4, r3, #48	; 0x30
   19db8:	mov	ip, #0
   19dbc:	bls	19dd0 <strspn@plt+0x166c0>
   19dc0:	cmp	r4, #9
   19dc4:	bls	19dd0 <strspn@plt+0x166c0>
   19dc8:	cmp	r3, #95	; 0x5f
   19dcc:	bne	19d88 <strspn@plt+0x16678>
   19dd0:	mov	r1, r2
   19dd4:	ldrb	r3, [r2], #1
   19dd8:	cmp	r3, #0
   19ddc:	beq	19e00 <strspn@plt+0x166f0>
   19de0:	cmp	r3, #47	; 0x2f
   19de4:	bic	r1, r3, #32
   19de8:	sub	r1, r1, #65	; 0x41
   19dec:	bne	19db0 <strspn@plt+0x166a0>
   19df0:	cmp	ip, #0
   19df4:	mov	ip, #1
   19df8:	beq	19dd0 <strspn@plt+0x166c0>
   19dfc:	b	19d88 <strspn@plt+0x16678>
   19e00:	cmp	ip, #0
   19e04:	movne	r0, r3
   19e08:	bne	19d8c <strspn@plt+0x1667c>
   19e0c:	rsb	r0, r0, r1
   19e10:	cmp	r0, #65536	; 0x10000
   19e14:	movgt	r0, #0
   19e18:	movle	r0, #1
   19e1c:	b	19d8c <strspn@plt+0x1667c>
   19e20:	push	{r4, r5, r6, lr}
   19e24:	mov	r4, r1
   19e28:	mov	r5, r0
   19e2c:	bl	19d70 <strspn@plt+0x16660>
   19e30:	cmp	r0, #0
   19e34:	popeq	{r4, r5, r6, pc}
   19e38:	mov	r0, r4
   19e3c:	bl	19d70 <strspn@plt+0x16660>
   19e40:	cmp	r0, #0
   19e44:	popeq	{r4, r5, r6, pc}
   19e48:	ldrb	r3, [r4]
   19e4c:	cmp	r3, #47	; 0x2f
   19e50:	beq	19e9c <strspn@plt+0x1678c>
   19e54:	mov	r0, r4
   19e58:	bl	33a4 <strlen@plt>
   19e5c:	mov	r1, r4
   19e60:	mov	r6, r0
   19e64:	mov	r0, r5
   19e68:	mov	r2, r6
   19e6c:	bl	36bc <strncmp@plt>
   19e70:	subs	r2, r0, #0
   19e74:	bne	19eb8 <strspn@plt+0x167a8>
   19e78:	adds	r0, r5, r6
   19e7c:	popeq	{r4, r5, r6, pc}
   19e80:	ldrb	r3, [r5, r6]
   19e84:	cmp	r3, #0
   19e88:	popeq	{r4, r5, r6, pc}
   19e8c:	cmp	r3, #47	; 0x2f
   19e90:	bne	19eb0 <strspn@plt+0x167a0>
   19e94:	add	r0, r0, #1
   19e98:	pop	{r4, r5, r6, pc}
   19e9c:	ldrb	r3, [r4, #1]
   19ea0:	cmp	r3, #0
   19ea4:	bne	19e54 <strspn@plt+0x16744>
   19ea8:	add	r0, r5, #1
   19eac:	pop	{r4, r5, r6, pc}
   19eb0:	mov	r0, r2
   19eb4:	pop	{r4, r5, r6, pc}
   19eb8:	mov	r0, #0
   19ebc:	pop	{r4, r5, r6, pc}
   19ec0:	cmp	r0, #0
   19ec4:	push	{r4}		; (str r4, [sp, #-4]!)
   19ec8:	beq	19f58 <strspn@plt+0x16848>
   19ecc:	ldrb	r3, [r0]
   19ed0:	cmp	r3, #0
   19ed4:	beq	19f54 <strspn@plt+0x16844>
   19ed8:	add	r2, r0, #1
   19edc:	mov	r4, #0
   19ee0:	mov	r1, #1
   19ee4:	cmp	r3, #46	; 0x2e
   19ee8:	beq	19f28 <strspn@plt+0x16818>
   19eec:	bic	ip, r3, #32
   19ef0:	sub	ip, ip, #65	; 0x41
   19ef4:	cmp	ip, #25
   19ef8:	bls	19f60 <strspn@plt+0x16850>
   19efc:	cmp	r1, #0
   19f00:	bne	19f14 <strspn@plt+0x16804>
   19f04:	cmp	r3, #47	; 0x2f
   19f08:	bls	19f78 <strspn@plt+0x16868>
   19f0c:	cmp	r3, #57	; 0x39
   19f10:	bls	19f38 <strspn@plt+0x16828>
   19f14:	cmp	r3, #95	; 0x5f
   19f18:	beq	19f60 <strspn@plt+0x16850>
   19f1c:	mov	r0, #0
   19f20:	pop	{r4}		; (ldr r4, [sp], #4)
   19f24:	bx	lr
   19f28:	cmp	r1, #0
   19f2c:	bne	19f1c <strspn@plt+0x1680c>
   19f30:	mov	r4, #1
   19f34:	mov	r1, r4
   19f38:	mov	ip, r2
   19f3c:	ldrb	r3, [r2], #1
   19f40:	cmp	r3, #0
   19f44:	bne	19ee4 <strspn@plt+0x167d4>
   19f48:	rsb	r0, r0, ip
   19f4c:	cmp	r0, #255	; 0xff
   19f50:	ble	19f80 <strspn@plt+0x16870>
   19f54:	mov	r0, r3
   19f58:	pop	{r4}		; (ldr r4, [sp], #4)
   19f5c:	bx	lr
   19f60:	mov	ip, r2
   19f64:	ldrb	r3, [r2], #1
   19f68:	mov	r1, #0
   19f6c:	cmp	r3, #0
   19f70:	bne	19ee4 <strspn@plt+0x167d4>
   19f74:	b	19f48 <strspn@plt+0x16838>
   19f78:	mov	r0, r1
   19f7c:	b	19f58 <strspn@plt+0x16848>
   19f80:	cmp	r1, #0
   19f84:	moveq	r0, r4
   19f88:	movne	r0, #0
   19f8c:	b	19f58 <strspn@plt+0x16848>
   19f90:	cmp	r0, #0
   19f94:	push	{r4, r5}
   19f98:	beq	1a040 <strspn@plt+0x16930>
   19f9c:	ldrb	r3, [r0]
   19fa0:	cmp	r3, #0
   19fa4:	beq	1a03c <strspn@plt+0x1692c>
   19fa8:	subs	r2, r3, #58	; 0x3a
   19fac:	rsbs	r5, r2, #0
   19fb0:	adcs	r5, r5, r2
   19fb4:	cmp	r5, #0
   19fb8:	bne	1a05c <strspn@plt+0x1694c>
   19fbc:	mov	r2, r0
   19fc0:	add	r2, r2, #1
   19fc4:	mov	r4, #0
   19fc8:	mov	r1, #1
   19fcc:	cmp	r3, #46	; 0x2e
   19fd0:	beq	1a048 <strspn@plt+0x16938>
   19fd4:	bic	ip, r3, #32
   19fd8:	sub	ip, ip, #65	; 0x41
   19fdc:	cmp	ip, #25
   19fe0:	bls	1a01c <strspn@plt+0x1690c>
   19fe4:	eor	r1, r1, #1
   19fe8:	orrs	r1, r1, r5
   19fec:	beq	1a000 <strspn@plt+0x168f0>
   19ff0:	cmp	r3, #47	; 0x2f
   19ff4:	bls	1a008 <strspn@plt+0x168f8>
   19ff8:	cmp	r3, #57	; 0x39
   19ffc:	bls	1a01c <strspn@plt+0x1690c>
   1a000:	cmp	r3, #95	; 0x5f
   1a004:	beq	1a01c <strspn@plt+0x1690c>
   1a008:	cmp	r3, #45	; 0x2d
   1a00c:	beq	1a01c <strspn@plt+0x1690c>
   1a010:	mov	r0, #0
   1a014:	pop	{r4, r5}
   1a018:	bx	lr
   1a01c:	mov	r1, #0
   1a020:	mov	ip, r2
   1a024:	ldrb	r3, [r2], #1
   1a028:	cmp	r3, #0
   1a02c:	bne	19fcc <strspn@plt+0x168bc>
   1a030:	rsb	r0, r0, ip
   1a034:	cmp	r0, #255	; 0xff
   1a038:	ble	1a070 <strspn@plt+0x16960>
   1a03c:	mov	r0, r3
   1a040:	pop	{r4, r5}
   1a044:	bx	lr
   1a048:	cmp	r1, #0
   1a04c:	bne	1a010 <strspn@plt+0x16900>
   1a050:	mov	r4, #1
   1a054:	mov	r1, r4
   1a058:	b	1a020 <strspn@plt+0x16910>
   1a05c:	ldrb	r3, [r0, #1]
   1a060:	add	r2, r0, #1
   1a064:	cmp	r3, #0
   1a068:	bne	19fc0 <strspn@plt+0x168b0>
   1a06c:	b	1a03c <strspn@plt+0x1692c>
   1a070:	cmp	r1, #0
   1a074:	moveq	r0, r4
   1a078:	movne	r0, #0
   1a07c:	pop	{r4, r5}
   1a080:	bx	lr
   1a084:	cmp	r0, #0
   1a088:	push	{r4}		; (str r4, [sp, #-4]!)
   1a08c:	beq	1a0f0 <strspn@plt+0x169e0>
   1a090:	ldrb	r3, [r0]
   1a094:	cmp	r3, #0
   1a098:	beq	1a0ec <strspn@plt+0x169dc>
   1a09c:	add	r2, r0, #1
   1a0a0:	bic	r1, r3, #32
   1a0a4:	mov	r4, r2
   1a0a8:	sub	r1, r1, #65	; 0x41
   1a0ac:	sub	ip, r3, #48	; 0x30
   1a0b0:	cmp	r1, #25
   1a0b4:	bls	1a0c8 <strspn@plt+0x169b8>
   1a0b8:	cmp	ip, #9
   1a0bc:	bls	1a0c8 <strspn@plt+0x169b8>
   1a0c0:	cmp	r3, #95	; 0x5f
   1a0c4:	bne	1a0ec <strspn@plt+0x169dc>
   1a0c8:	ldrb	r3, [r2], #1
   1a0cc:	cmp	r3, #0
   1a0d0:	bne	1a0a0 <strspn@plt+0x16990>
   1a0d4:	rsb	r0, r0, r4
   1a0d8:	pop	{r4}		; (ldr r4, [sp], #4)
   1a0dc:	cmp	r0, #255	; 0xff
   1a0e0:	movgt	r0, #0
   1a0e4:	movle	r0, #1
   1a0e8:	bx	lr
   1a0ec:	mov	r0, #0
   1a0f0:	pop	{r4}		; (ldr r4, [sp], #4)
   1a0f4:	bx	lr
   1a0f8:	rsbs	ip, r0, #1
   1a0fc:	mov	r2, r1
   1a100:	movcc	ip, #0
   1a104:	rsbs	r3, r1, #1
   1a108:	movcc	r3, #0
   1a10c:	ands	r1, ip, r3
   1a110:	bne	1a128 <strspn@plt+0x16a18>
   1a114:	orrs	r3, ip, r3
   1a118:	bne	1a128 <strspn@plt+0x16a18>
   1a11c:	mov	r1, r0
   1a120:	mov	r0, #47	; 0x2f
   1a124:	b	19cb0 <strspn@plt+0x165a0>
   1a128:	mov	r0, r1
   1a12c:	bx	lr
   1a130:	rsbs	r2, r0, #1
   1a134:	push	{r4}		; (str r4, [sp, #-4]!)
   1a138:	movcc	r2, #0
   1a13c:	rsbs	r3, r1, #1
   1a140:	movcc	r3, #0
   1a144:	ands	ip, r2, r3
   1a148:	bne	1a184 <strspn@plt+0x16a74>
   1a14c:	orrs	r4, r2, r3
   1a150:	bne	1a184 <strspn@plt+0x16a74>
   1a154:	ldrb	r3, [r0]
   1a158:	ldrb	r2, [r1]
   1a15c:	cmp	r3, r2
   1a160:	beq	1a178 <strspn@plt+0x16a68>
   1a164:	b	1a190 <strspn@plt+0x16a80>
   1a168:	ldrb	r3, [r0, #1]!
   1a16c:	ldrb	r2, [r1, #1]!
   1a170:	cmp	r3, r2
   1a174:	bne	1a190 <strspn@plt+0x16a80>
   1a178:	cmp	r3, #0
   1a17c:	bne	1a168 <strspn@plt+0x16a58>
   1a180:	mov	ip, #1
   1a184:	mov	r0, ip
   1a188:	pop	{r4}		; (ldr r4, [sp], #4)
   1a18c:	bx	lr
   1a190:	cmp	r3, #0
   1a194:	bne	1a1a4 <strspn@plt+0x16a94>
   1a198:	subs	r3, r2, #46	; 0x2e
   1a19c:	rsbs	r4, r3, #0
   1a1a0:	adcs	r4, r4, r3
   1a1a4:	mov	ip, r4
   1a1a8:	pop	{r4}		; (ldr r4, [sp], #4)
   1a1ac:	mov	r0, ip
   1a1b0:	bx	lr
   1a1b4:	rsbs	r2, r0, #1
   1a1b8:	push	{r4}		; (str r4, [sp, #-4]!)
   1a1bc:	movcc	r2, #0
   1a1c0:	rsbs	r3, r1, #1
   1a1c4:	movcc	r3, #0
   1a1c8:	ands	ip, r2, r3
   1a1cc:	bne	1a208 <strspn@plt+0x16af8>
   1a1d0:	orrs	r4, r2, r3
   1a1d4:	bne	1a208 <strspn@plt+0x16af8>
   1a1d8:	ldrb	r3, [r0]
   1a1dc:	ldrb	r2, [r1]
   1a1e0:	cmp	r3, r2
   1a1e4:	beq	1a1fc <strspn@plt+0x16aec>
   1a1e8:	b	1a214 <strspn@plt+0x16b04>
   1a1ec:	ldrb	r3, [r0, #1]!
   1a1f0:	ldrb	r2, [r1, #1]!
   1a1f4:	cmp	r3, r2
   1a1f8:	bne	1a214 <strspn@plt+0x16b04>
   1a1fc:	cmp	r3, #0
   1a200:	bne	1a1ec <strspn@plt+0x16adc>
   1a204:	mov	ip, #1
   1a208:	mov	r0, ip
   1a20c:	pop	{r4}		; (ldr r4, [sp], #4)
   1a210:	bx	lr
   1a214:	cmp	r3, #0
   1a218:	bne	1a228 <strspn@plt+0x16b18>
   1a21c:	subs	r3, r2, #47	; 0x2f
   1a220:	rsbs	r4, r3, #0
   1a224:	adcs	r4, r4, r3
   1a228:	mov	ip, r4
   1a22c:	pop	{r4}		; (ldr r4, [sp], #4)
   1a230:	mov	r0, ip
   1a234:	bx	lr
   1a238:	push	{r3, r4, r5, lr}
   1a23c:	mov	r5, r1
   1a240:	ldr	r1, [pc, #136]	; 1a2d0 <strspn@plt+0x16bc0>
   1a244:	mov	r4, r0
   1a248:	add	r1, pc, r1
   1a24c:	bl	2fc0 <strcmp@plt>
   1a250:	cmp	r0, #0
   1a254:	beq	1a2b8 <strspn@plt+0x16ba8>
   1a258:	ldr	r1, [pc, #116]	; 1a2d4 <strspn@plt+0x16bc4>
   1a25c:	mov	r0, r4
   1a260:	add	r1, pc, r1
   1a264:	bl	2fc0 <strcmp@plt>
   1a268:	cmp	r0, #0
   1a26c:	beq	1a2ac <strspn@plt+0x16b9c>
   1a270:	ldr	r1, [pc, #96]	; 1a2d8 <strspn@plt+0x16bc8>
   1a274:	mov	r0, r4
   1a278:	add	r1, pc, r1
   1a27c:	bl	2fc0 <strcmp@plt>
   1a280:	cmp	r0, #0
   1a284:	beq	1a2c4 <strspn@plt+0x16bb4>
   1a288:	ldr	r1, [pc, #76]	; 1a2dc <strspn@plt+0x16bcc>
   1a28c:	mov	r0, r4
   1a290:	add	r1, pc, r1
   1a294:	bl	2fc0 <strcmp@plt>
   1a298:	cmp	r0, #0
   1a29c:	moveq	r3, #2
   1a2a0:	mvnne	r0, #21
   1a2a4:	strbeq	r3, [r5]
   1a2a8:	pop	{r3, r4, r5, pc}
   1a2ac:	mov	r3, #1
   1a2b0:	strb	r3, [r5]
   1a2b4:	pop	{r3, r4, r5, pc}
   1a2b8:	mov	r3, #4
   1a2bc:	strb	r3, [r5]
   1a2c0:	pop	{r3, r4, r5, pc}
   1a2c4:	mov	r3, #3
   1a2c8:	strb	r3, [r5]
   1a2cc:	pop	{r3, r4, r5, pc}
   1a2d0:	andeq	pc, r2, r4, lsr #3
   1a2d4:	andeq	r3, r3, ip, lsr #1
   1a2d8:	andeq	r3, r3, r0, lsr #1
   1a2dc:	muleq	r3, r0, r0
   1a2e0:	cmp	r0, #4
   1a2e4:	beq	1a314 <strspn@plt+0x16c04>
   1a2e8:	cmp	r0, #1
   1a2ec:	beq	1a320 <strspn@plt+0x16c10>
   1a2f0:	cmp	r0, #3
   1a2f4:	beq	1a32c <strspn@plt+0x16c1c>
   1a2f8:	cmp	r0, #2
   1a2fc:	bne	1a30c <strspn@plt+0x16bfc>
   1a300:	ldr	r0, [pc, #48]	; 1a338 <strspn@plt+0x16c28>
   1a304:	add	r0, pc, r0
   1a308:	bx	lr
   1a30c:	mov	r0, #0
   1a310:	bx	lr
   1a314:	ldr	r0, [pc, #32]	; 1a33c <strspn@plt+0x16c2c>
   1a318:	add	r0, pc, r0
   1a31c:	bx	lr
   1a320:	ldr	r0, [pc, #24]	; 1a340 <strspn@plt+0x16c30>
   1a324:	add	r0, pc, r0
   1a328:	bx	lr
   1a32c:	ldr	r0, [pc, #16]	; 1a344 <strspn@plt+0x16c34>
   1a330:	add	r0, pc, r0
   1a334:	bx	lr
   1a338:	andeq	r3, r3, ip, lsl r0
   1a33c:	ldrdeq	pc, [r2], -r4
   1a340:	andeq	r2, r3, r8, ror #31
   1a344:	andeq	r2, r3, r8, ror #31
   1a348:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a34c:	mov	r6, r0
   1a350:	bl	33a4 <strlen@plt>
   1a354:	add	r0, r0, r0, lsl #1
   1a358:	add	r0, r0, #1
   1a35c:	bl	32d8 <malloc@plt>
   1a360:	subs	r8, r0, #0
   1a364:	beq	1a3d8 <strspn@plt+0x16cc8>
   1a368:	ldrb	r4, [r6]
   1a36c:	cmp	r4, #0
   1a370:	beq	1a40c <strspn@plt+0x16cfc>
   1a374:	ldr	sl, [pc, #152]	; 1a414 <strspn@plt+0x16d04>
   1a378:	add	r6, r6, #1
   1a37c:	mov	r5, r8
   1a380:	mov	r9, #37	; 0x25
   1a384:	add	sl, pc, sl
   1a388:	sub	r3, r4, #48	; 0x30
   1a38c:	bic	r2, r4, #32
   1a390:	cmp	r3, #9
   1a394:	sub	r2, r2, #65	; 0x41
   1a398:	add	r7, r5, #1
   1a39c:	bls	1a3bc <strspn@plt+0x16cac>
   1a3a0:	cmp	r2, #25
   1a3a4:	mov	r1, r4
   1a3a8:	mov	r0, sl
   1a3ac:	bls	1a3bc <strspn@plt+0x16cac>
   1a3b0:	bl	33b0 <strchr@plt>
   1a3b4:	cmp	r0, #0
   1a3b8:	beq	1a3e0 <strspn@plt+0x16cd0>
   1a3bc:	strb	r4, [r5]
   1a3c0:	ldrb	r4, [r6], #1
   1a3c4:	mov	r5, r7
   1a3c8:	cmp	r4, #0
   1a3cc:	bne	1a388 <strspn@plt+0x16c78>
   1a3d0:	mov	r3, #0
   1a3d4:	strb	r3, [r7]
   1a3d8:	mov	r0, r8
   1a3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a3e0:	strb	r9, [r5]
   1a3e4:	add	r7, r5, #3
   1a3e8:	ldrb	r0, [r6, #-1]
   1a3ec:	lsr	r0, r0, #4
   1a3f0:	bl	3bfe4 <sd_bus_creds_has_bounding_cap@@Base+0xe6bc>
   1a3f4:	strb	r0, [r5, #1]
   1a3f8:	ldrb	r0, [r6, #-1]
   1a3fc:	and	r0, r0, #15
   1a400:	bl	3bfe4 <sd_bus_creds_has_bounding_cap@@Base+0xe6bc>
   1a404:	strb	r0, [r5, #2]
   1a408:	b	1a3c0 <strspn@plt+0x16cb0>
   1a40c:	mov	r7, r8
   1a410:	b	1a3d0 <strspn@plt+0x16cc0>
   1a414:	andeq	r2, r3, ip, lsr #31
   1a418:	cmp	r2, #0
   1a41c:	push	{r4}		; (str r4, [sp, #-4]!)
   1a420:	beq	1a46c <strspn@plt+0x16d5c>
   1a424:	ldr	r3, [r1]
   1a428:	add	r3, r0, r3, lsl #3
   1a42c:	ldr	ip, [r3, #4]
   1a430:	cmp	r2, ip
   1a434:	movcs	r4, #0
   1a438:	bcs	1a450 <strspn@plt+0x16d40>
   1a43c:	b	1a474 <strspn@plt+0x16d64>
   1a440:	add	r3, r0, r3, lsl #3
   1a444:	ldr	ip, [r3, #4]
   1a448:	cmp	ip, r2
   1a44c:	bhi	1a474 <strspn@plt+0x16d64>
   1a450:	str	r4, [r3]
   1a454:	subs	r2, r2, ip
   1a458:	str	r4, [r3, #4]
   1a45c:	ldr	r3, [r1]
   1a460:	add	r3, r3, #1
   1a464:	str	r3, [r1]
   1a468:	bne	1a440 <strspn@plt+0x16d30>
   1a46c:	pop	{r4}		; (ldr r4, [sp], #4)
   1a470:	bx	lr
   1a474:	ldr	r1, [r3]
   1a478:	rsb	ip, r2, ip
   1a47c:	str	ip, [r3, #4]
   1a480:	add	r2, r1, r2
   1a484:	str	r2, [r3]
   1a488:	pop	{r4}		; (ldr r4, [sp], #4)
   1a48c:	bx	lr
   1a490:	push	{r3, r4, r5, r6, r7, lr}
   1a494:	mov	r7, r0
   1a498:	mov	r0, r2
   1a49c:	mov	r5, r1
   1a4a0:	mov	r6, r2
   1a4a4:	bl	33a4 <strlen@plt>
   1a4a8:	cmp	r0, r5
   1a4ac:	mov	r4, r0
   1a4b0:	bhi	1a4f0 <strspn@plt+0x16de0>
   1a4b4:	mov	r1, r6
   1a4b8:	mov	r0, r7
   1a4bc:	mov	r2, r4
   1a4c0:	bl	3134 <memcmp@plt>
   1a4c4:	cmp	r0, #0
   1a4c8:	bne	1a4f0 <strspn@plt+0x16de0>
   1a4cc:	cmp	r5, r4
   1a4d0:	beq	1a4f8 <strspn@plt+0x16de8>
   1a4d4:	cmp	r4, r5
   1a4d8:	popcs	{r3, r4, r5, r6, r7, pc}
   1a4dc:	ldrb	r0, [r7, r4]
   1a4e0:	subs	r3, r0, #32
   1a4e4:	rsbs	r0, r3, #0
   1a4e8:	adcs	r0, r0, r3
   1a4ec:	pop	{r3, r4, r5, r6, r7, pc}
   1a4f0:	mov	r0, #0
   1a4f4:	pop	{r3, r4, r5, r6, r7, pc}
   1a4f8:	mov	r0, #1
   1a4fc:	pop	{r3, r4, r5, r6, r7, pc}
   1a500:	push	{r4, r5, r6, lr}
   1a504:	mov	r6, r0
   1a508:	mov	r0, r2
   1a50c:	mov	r4, r2
   1a510:	mov	r5, r1
   1a514:	bl	33a4 <strlen@plt>
   1a518:	cmp	r0, r5
   1a51c:	mov	r2, r0
   1a520:	beq	1a52c <strspn@plt+0x16e1c>
   1a524:	mov	r0, #0
   1a528:	pop	{r4, r5, r6, pc}
   1a52c:	mov	r0, r6
   1a530:	mov	r1, r4
   1a534:	bl	3134 <memcmp@plt>
   1a538:	rsbs	r0, r0, #1
   1a53c:	movcc	r0, #0
   1a540:	pop	{r4, r5, r6, pc}
   1a544:	push	{r3, r4, r5, lr}
   1a548:	ldrb	r5, [r0, #24]
   1a54c:	ubfx	r5, r5, #5, #1
   1a550:	cmp	r5, #0
   1a554:	beq	1a57c <strspn@plt+0x16e6c>
   1a558:	cmp	r2, #0
   1a55c:	beq	1a590 <strspn@plt+0x16e80>
   1a560:	ldrb	r3, [r1]
   1a564:	cmp	r3, #32
   1a568:	bne	1a5e4 <strspn@plt+0x16ed4>
   1a56c:	sub	r4, r2, #1
   1a570:	tst	r4, #1
   1a574:	movne	r5, #0
   1a578:	beq	1a59c <strspn@plt+0x16e8c>
   1a57c:	mov	r4, r5
   1a580:	mov	r0, r5
   1a584:	bl	3080 <free@plt>
   1a588:	mov	r0, r4
   1a58c:	pop	{r3, r4, r5, pc}
   1a590:	mov	r5, r2
   1a594:	mov	r4, #1
   1a598:	b	1a580 <strspn@plt+0x16e70>
   1a59c:	add	r0, r1, #1
   1a5a0:	mov	r1, r4
   1a5a4:	bl	3c0c0 <sd_bus_creds_has_bounding_cap@@Base+0xe798>
   1a5a8:	subs	r5, r0, #0
   1a5ac:	beq	1a5dc <strspn@plt+0x16ecc>
   1a5b0:	lsr	r2, r4, #1
   1a5b4:	mov	r1, #0
   1a5b8:	bl	34ac <memchr@plt>
   1a5bc:	cmp	r0, #0
   1a5c0:	movne	r4, #0
   1a5c4:	bne	1a580 <strspn@plt+0x16e70>
   1a5c8:	mov	r0, r5
   1a5cc:	bl	44bcc <sd_bus_creds_has_bounding_cap@@Base+0x172a4>
   1a5d0:	adds	r4, r0, #0
   1a5d4:	movne	r4, #1
   1a5d8:	b	1a580 <strspn@plt+0x16e70>
   1a5dc:	mvn	r4, #11
   1a5e0:	b	1a580 <strspn@plt+0x16e70>
   1a5e4:	ldr	r0, [pc, #60]	; 1a628 <strspn@plt+0x16f18>
   1a5e8:	movw	r2, #275	; 0x113
   1a5ec:	ldr	r1, [pc, #56]	; 1a62c <strspn@plt+0x16f1c>
   1a5f0:	ldr	r3, [pc, #56]	; 1a630 <strspn@plt+0x16f20>
   1a5f4:	add	r0, pc, r0
   1a5f8:	add	r1, pc, r1
   1a5fc:	add	r3, pc, r3
   1a600:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a604:	mov	r4, r0
   1a608:	mov	r5, #0
   1a60c:	mov	r0, r5
   1a610:	bl	3080 <free@plt>
   1a614:	mov	r0, r4
   1a618:	bl	36a4 <_Unwind_Resume@plt>
   1a61c:	mov	r4, r0
   1a620:	b	1a60c <strspn@plt+0x16efc>
   1a624:	b	1a604 <strspn@plt+0x16ef4>
   1a628:	strdeq	r2, [r3], -r0
   1a62c:	strdeq	r2, [r3], -r8
   1a630:	andeq	r3, r3, r0, asr #10
   1a634:	ldr	r3, [pc, #328]	; 1a784 <strspn@plt+0x17074>
   1a638:	ldr	ip, [pc, #328]	; 1a788 <strspn@plt+0x17078>
   1a63c:	add	r3, pc, r3
   1a640:	push	{r4, r5, r6, r7, lr}
   1a644:	sub	sp, sp, #12
   1a648:	ldr	r4, [r3, ip]
   1a64c:	mov	r6, r0
   1a650:	ldrb	r5, [r0, #24]
   1a654:	ldr	r3, [r4]
   1a658:	tst	r5, #32
   1a65c:	str	r3, [sp, #4]
   1a660:	bne	1a670 <strspn@plt+0x16f60>
   1a664:	ubfx	r5, r5, #3, #1
   1a668:	cmp	r5, #0
   1a66c:	beq	1a694 <strspn@plt+0x16f84>
   1a670:	cmp	r2, #0
   1a674:	beq	1a6bc <strspn@plt+0x16fac>
   1a678:	ldrb	r3, [r1]
   1a67c:	cmp	r3, #32
   1a680:	bne	1a740 <strspn@plt+0x17030>
   1a684:	sub	r7, r2, #1
   1a688:	tst	r7, #1
   1a68c:	movne	r5, #0
   1a690:	beq	1a6c8 <strspn@plt+0x16fb8>
   1a694:	mov	r6, r5
   1a698:	mov	r0, r5
   1a69c:	bl	3080 <free@plt>
   1a6a0:	ldr	r2, [sp, #4]
   1a6a4:	ldr	r3, [r4]
   1a6a8:	mov	r0, r6
   1a6ac:	cmp	r2, r3
   1a6b0:	bne	1a73c <strspn@plt+0x1702c>
   1a6b4:	add	sp, sp, #12
   1a6b8:	pop	{r4, r5, r6, r7, pc}
   1a6bc:	mov	r5, r2
   1a6c0:	mov	r6, #1
   1a6c4:	b	1a698 <strspn@plt+0x16f88>
   1a6c8:	add	r0, r1, #1
   1a6cc:	mov	r1, r7
   1a6d0:	bl	3c0c0 <sd_bus_creds_has_bounding_cap@@Base+0xe798>
   1a6d4:	subs	r5, r0, #0
   1a6d8:	beq	1a734 <strspn@plt+0x17024>
   1a6dc:	lsr	r2, r7, #1
   1a6e0:	mov	r1, #0
   1a6e4:	bl	34ac <memchr@plt>
   1a6e8:	cmp	r0, #0
   1a6ec:	beq	1a6f8 <strspn@plt+0x16fe8>
   1a6f0:	mov	r6, #0
   1a6f4:	b	1a698 <strspn@plt+0x16f88>
   1a6f8:	mov	r0, r5
   1a6fc:	mov	r1, sp
   1a700:	bl	3adac <sd_bus_creds_has_bounding_cap@@Base+0xd484>
   1a704:	cmp	r0, #0
   1a708:	blt	1a6f0 <strspn@plt+0x16fe0>
   1a70c:	ldrb	r3, [r6, #24]
   1a710:	tst	r3, #32
   1a714:	movne	r6, #1
   1a718:	bne	1a698 <strspn@plt+0x16f88>
   1a71c:	ldr	r6, [r6, #380]	; 0x17c
   1a720:	ldr	r3, [sp]
   1a724:	subs	r3, r6, r3
   1a728:	rsbs	r6, r3, #0
   1a72c:	adcs	r6, r6, r3
   1a730:	b	1a698 <strspn@plt+0x16f88>
   1a734:	mvn	r6, #11
   1a738:	b	1a698 <strspn@plt+0x16f88>
   1a73c:	bl	314c <__stack_chk_fail@plt>
   1a740:	ldr	r0, [pc, #68]	; 1a78c <strspn@plt+0x1707c>
   1a744:	movw	r2, #305	; 0x131
   1a748:	ldr	r1, [pc, #64]	; 1a790 <strspn@plt+0x17080>
   1a74c:	ldr	r3, [pc, #64]	; 1a794 <strspn@plt+0x17084>
   1a750:	add	r0, pc, r0
   1a754:	add	r1, pc, r1
   1a758:	add	r3, pc, r3
   1a75c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a760:	mov	r4, r0
   1a764:	mov	r5, #0
   1a768:	mov	r0, r5
   1a76c:	bl	3080 <free@plt>
   1a770:	mov	r0, r4
   1a774:	bl	36a4 <_Unwind_Resume@plt>
   1a778:	b	1a760 <strspn@plt+0x17050>
   1a77c:	mov	r4, r0
   1a780:	b	1a768 <strspn@plt+0x17058>
   1a784:			; <UNDEFINED> instruction: 0x000516bc
   1a788:	andeq	r0, r0, r8, lsr #5
   1a78c:	muleq	r3, r4, sp
   1a790:	muleq	r3, ip, sp
   1a794:	strdeq	r3, [r3], -ip
   1a798:	push	{r4, r5, r6, r7, r8, lr}
   1a79c:	subs	r4, r0, #0
   1a7a0:	mov	r5, r1
   1a7a4:	beq	1a870 <strspn@plt+0x17160>
   1a7a8:	cmp	r1, #0
   1a7ac:	beq	1a850 <strspn@plt+0x17140>
   1a7b0:	ldr	r3, [r4, #356]	; 0x164
   1a7b4:	cmp	r3, #1
   1a7b8:	bhi	1a830 <strspn@plt+0x17120>
   1a7bc:	mov	r0, r1
   1a7c0:	bl	33a4 <strlen@plt>
   1a7c4:	ldr	r8, [r4, #336]	; 0x150
   1a7c8:	mov	r6, r0
   1a7cc:	add	r0, r0, r8
   1a7d0:	bl	32d8 <malloc@plt>
   1a7d4:	subs	r7, r0, #0
   1a7d8:	beq	1a828 <strspn@plt+0x17118>
   1a7dc:	mov	r2, r8
   1a7e0:	ldr	r1, [r4, #332]	; 0x14c
   1a7e4:	bl	30c8 <memcpy@plt>
   1a7e8:	ldr	r0, [r4, #336]	; 0x150
   1a7ec:	mov	r2, r6
   1a7f0:	mov	r1, r5
   1a7f4:	add	r0, r7, r0
   1a7f8:	bl	30c8 <memcpy@plt>
   1a7fc:	ldr	r3, [r4, #336]	; 0x150
   1a800:	ldr	r0, [r4, #360]	; 0x168
   1a804:	add	r6, r3, r6
   1a808:	str	r7, [r4, #332]	; 0x14c
   1a80c:	str	r6, [r4, #336]	; 0x150
   1a810:	bl	3080 <free@plt>
   1a814:	mov	r3, #0
   1a818:	str	r7, [r4, #360]	; 0x168
   1a81c:	mov	r0, r3
   1a820:	str	r3, [r4, #356]	; 0x164
   1a824:	pop	{r4, r5, r6, r7, r8, pc}
   1a828:	mvn	r0, #11
   1a82c:	pop	{r4, r5, r6, r7, r8, pc}
   1a830:	ldr	r0, [pc, #88]	; 1a890 <strspn@plt+0x17180>
   1a834:	movw	r2, #338	; 0x152
   1a838:	ldr	r1, [pc, #84]	; 1a894 <strspn@plt+0x17184>
   1a83c:	ldr	r3, [pc, #84]	; 1a898 <strspn@plt+0x17188>
   1a840:	add	r0, pc, r0
   1a844:	add	r1, pc, r1
   1a848:	add	r3, pc, r3
   1a84c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a850:	ldr	r0, [pc, #68]	; 1a89c <strspn@plt+0x1718c>
   1a854:	movw	r2, #335	; 0x14f
   1a858:	ldr	r1, [pc, #64]	; 1a8a0 <strspn@plt+0x17190>
   1a85c:	ldr	r3, [pc, #64]	; 1a8a4 <strspn@plt+0x17194>
   1a860:	add	r0, pc, r0
   1a864:	add	r1, pc, r1
   1a868:	add	r3, pc, r3
   1a86c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a870:	ldr	r0, [pc, #48]	; 1a8a8 <strspn@plt+0x17198>
   1a874:	movw	r2, #334	; 0x14e
   1a878:	ldr	r1, [pc, #44]	; 1a8ac <strspn@plt+0x1719c>
   1a87c:	ldr	r3, [pc, #44]	; 1a8b0 <strspn@plt+0x171a0>
   1a880:	add	r0, pc, r0
   1a884:	add	r1, pc, r1
   1a888:	add	r3, pc, r3
   1a88c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a890:	ldrdeq	r2, [r3], -r4
   1a894:	andeq	r2, r3, ip, lsr #25
   1a898:	andeq	r3, r3, ip, lsr r3
   1a89c:	andeq	r8, r3, ip, asr #28
   1a8a0:	andeq	r2, r3, ip, lsl #25
   1a8a4:	andeq	r3, r3, ip, lsl r3
   1a8a8:	ldrdeq	r0, [r3], -r4
   1a8ac:	andeq	r2, r3, ip, ror #24
   1a8b0:	strdeq	r3, [r3], -ip
   1a8b4:	ldr	r3, [pc, #308]	; 1a9f0 <strspn@plt+0x172e0>
   1a8b8:	ldr	r2, [pc, #308]	; 1a9f4 <strspn@plt+0x172e4>
   1a8bc:	add	r3, pc, r3
   1a8c0:	push	{r4, r5, r6, lr}
   1a8c4:	subs	r4, r0, #0
   1a8c8:	ldr	r5, [r3, r2]
   1a8cc:	sub	sp, sp, #120	; 0x78
   1a8d0:	ldr	r3, [r5]
   1a8d4:	str	r3, [sp, #116]	; 0x74
   1a8d8:	beq	1a9d0 <strspn@plt+0x172c0>
   1a8dc:	ldr	ip, [pc, #276]	; 1a9f8 <strspn@plt+0x172e8>
   1a8e0:	add	r6, sp, #76	; 0x4c
   1a8e4:	mov	r1, #38	; 0x26
   1a8e8:	mov	r2, #1
   1a8ec:	add	ip, pc, ip
   1a8f0:	str	ip, [sp]
   1a8f4:	ldrb	ip, [r4, #296]	; 0x128
   1a8f8:	mov	r0, r6
   1a8fc:	mov	r3, r1
   1a900:	str	ip, [sp, #4]
   1a904:	ldrb	ip, [r4, #297]	; 0x129
   1a908:	str	ip, [sp, #8]
   1a90c:	ldrb	ip, [r4, #298]	; 0x12a
   1a910:	str	ip, [sp, #12]
   1a914:	ldrb	ip, [r4, #299]	; 0x12b
   1a918:	str	ip, [sp, #16]
   1a91c:	ldrb	ip, [r4, #300]	; 0x12c
   1a920:	str	ip, [sp, #20]
   1a924:	ldrb	ip, [r4, #301]	; 0x12d
   1a928:	str	ip, [sp, #24]
   1a92c:	ldrb	ip, [r4, #302]	; 0x12e
   1a930:	str	ip, [sp, #28]
   1a934:	ldrb	ip, [r4, #303]	; 0x12f
   1a938:	str	ip, [sp, #32]
   1a93c:	ldrb	ip, [r4, #304]	; 0x130
   1a940:	str	ip, [sp, #36]	; 0x24
   1a944:	ldrb	ip, [r4, #305]	; 0x131
   1a948:	str	ip, [sp, #40]	; 0x28
   1a94c:	ldrb	ip, [r4, #306]	; 0x132
   1a950:	str	ip, [sp, #44]	; 0x2c
   1a954:	ldrb	ip, [r4, #307]	; 0x133
   1a958:	str	ip, [sp, #48]	; 0x30
   1a95c:	ldrb	ip, [r4, #308]	; 0x134
   1a960:	str	ip, [sp, #52]	; 0x34
   1a964:	ldrb	ip, [r4, #309]	; 0x135
   1a968:	str	ip, [sp, #56]	; 0x38
   1a96c:	ldrb	ip, [r4, #310]	; 0x136
   1a970:	str	ip, [sp, #60]	; 0x3c
   1a974:	ldrb	ip, [r4, #311]	; 0x137
   1a978:	str	ip, [sp, #64]	; 0x40
   1a97c:	bl	3704 <__snprintf_chk@plt>
   1a980:	cmp	r0, #37	; 0x25
   1a984:	bhi	1a9b0 <strspn@plt+0x172a0>
   1a988:	mov	r0, r4
   1a98c:	mov	r1, r6
   1a990:	bl	1a798 <strspn@plt+0x17088>
   1a994:	ldr	r2, [sp, #116]	; 0x74
   1a998:	ldr	r3, [r5]
   1a99c:	cmp	r2, r3
   1a9a0:	bne	1a9ac <strspn@plt+0x1729c>
   1a9a4:	add	sp, sp, #120	; 0x78
   1a9a8:	pop	{r4, r5, r6, pc}
   1a9ac:	bl	314c <__stack_chk_fail@plt>
   1a9b0:	ldr	r0, [pc, #68]	; 1a9fc <strspn@plt+0x172ec>
   1a9b4:	movw	r2, #362	; 0x16a
   1a9b8:	ldr	r1, [pc, #64]	; 1aa00 <strspn@plt+0x172f0>
   1a9bc:	ldr	r3, [pc, #64]	; 1aa04 <strspn@plt+0x172f4>
   1a9c0:	add	r0, pc, r0
   1a9c4:	add	r1, pc, r1
   1a9c8:	add	r3, pc, r3
   1a9cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a9d0:	ldr	r0, [pc, #48]	; 1aa08 <strspn@plt+0x172f8>
   1a9d4:	mov	r2, #360	; 0x168
   1a9d8:	ldr	r1, [pc, #44]	; 1aa0c <strspn@plt+0x172fc>
   1a9dc:	ldr	r3, [pc, #44]	; 1aa10 <strspn@plt+0x17300>
   1a9e0:	add	r0, pc, r0
   1a9e4:	add	r1, pc, r1
   1a9e8:	add	r3, pc, r3
   1a9ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1a9f0:	andeq	r1, r5, ip, lsr r4
   1a9f4:	andeq	r0, r0, r8, lsr #5
   1a9f8:	andeq	r2, r3, r4, asr ip
   1a9fc:	andeq	r2, r3, r8, asr #23
   1aa00:	andeq	r2, r3, ip, lsr #22
   1aa04:	strdeq	r3, [r3], -ip
   1aa08:	andeq	r0, r3, r4, ror lr
   1aa0c:	andeq	r2, r3, ip, lsl #22
   1aa10:	ldrdeq	r3, [r3], -ip
   1aa14:	ldr	r3, [pc, #500]	; 1ac10 <strspn@plt+0x17500>
   1aa18:	ldr	r2, [pc, #500]	; 1ac14 <strspn@plt+0x17504>
   1aa1c:	add	r3, pc, r3
   1aa20:	push	{r4, r5, r6, r7, r8, lr}
   1aa24:	subs	r4, r0, #0
   1aa28:	ldr	r6, [r3, r2]
   1aa2c:	sub	sp, sp, #24
   1aa30:	mov	r7, #0
   1aa34:	mov	r5, r1
   1aa38:	str	r7, [sp, #16]
   1aa3c:	ldr	r3, [r6]
   1aa40:	str	r3, [sp, #20]
   1aa44:	beq	1abf0 <strspn@plt+0x174e0>
   1aa48:	ldr	r3, [r4, #36]	; 0x24
   1aa4c:	cmp	r3, r1
   1aa50:	bcc	1abd0 <strspn@plt+0x174c0>
   1aa54:	ldr	r3, [r4, #4]
   1aa58:	sub	r3, r3, #3
   1aa5c:	cmp	r3, #1
   1aa60:	bhi	1abb0 <strspn@plt+0x174a0>
   1aa64:	bl	120f4 <strspn@plt+0xe9e4>
   1aa68:	cmp	r0, #0
   1aa6c:	blt	1ab00 <strspn@plt+0x173f0>
   1aa70:	ldr	r1, [r4, #36]	; 0x24
   1aa74:	cmp	r5, r1
   1aa78:	bcc	1ab18 <strspn@plt+0x17408>
   1aa7c:	ldr	ip, [r4, #404]	; 0x194
   1aa80:	mov	r2, #0
   1aa84:	ldr	r1, [r4, #32]
   1aa88:	mov	r0, r4
   1aa8c:	ldr	r3, [r4, #400]	; 0x190
   1aa90:	str	r2, [sp, #4]
   1aa94:	str	r2, [sp, #8]
   1aa98:	mov	r2, r5
   1aa9c:	str	ip, [sp]
   1aaa0:	add	ip, sp, #16
   1aaa4:	str	ip, [sp, #12]
   1aaa8:	bl	2b6d8 <strspn@plt+0x27fc8>
   1aaac:	cmn	r0, #74	; 0x4a
   1aab0:	mov	r8, r0
   1aab4:	beq	1ab38 <strspn@plt+0x17428>
   1aab8:	cmp	r0, #0
   1aabc:	blt	1ab90 <strspn@plt+0x17480>
   1aac0:	ldr	r2, [sp, #16]
   1aac4:	mov	r3, #0
   1aac8:	ldr	r1, [r4, #36]	; 0x24
   1aacc:	cmp	r2, r3
   1aad0:	str	r7, [r4, #32]
   1aad4:	rsb	r5, r5, r1
   1aad8:	str	r3, [r4, #400]	; 0x190
   1aadc:	str	r5, [r4, #36]	; 0x24
   1aae0:	str	r3, [r4, #404]	; 0x194
   1aae4:	beq	1ab88 <strspn@plt+0x17478>
   1aae8:	ldr	r3, [r4, #44]	; 0x2c
   1aaec:	mov	r0, #1
   1aaf0:	ldr	r1, [r4, #40]	; 0x28
   1aaf4:	add	ip, r3, r0
   1aaf8:	str	ip, [r4, #44]	; 0x2c
   1aafc:	str	r2, [r1, r3, lsl #2]
   1ab00:	ldr	r2, [sp, #20]
   1ab04:	ldr	r3, [r6]
   1ab08:	cmp	r2, r3
   1ab0c:	bne	1abac <strspn@plt+0x1749c>
   1ab10:	add	sp, sp, #24
   1ab14:	pop	{r4, r5, r6, r7, r8, pc}
   1ab18:	ldr	r0, [r4, #32]
   1ab1c:	rsb	r1, r5, r1
   1ab20:	add	r0, r0, r5
   1ab24:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   1ab28:	subs	r7, r0, #0
   1ab2c:	bne	1aa7c <strspn@plt+0x1736c>
   1ab30:	mvn	r0, #11
   1ab34:	b	1ab00 <strspn@plt+0x173f0>
   1ab38:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1ab3c:	cmp	r0, #6
   1ab40:	ble	1aac0 <strspn@plt+0x173b0>
   1ab44:	ldr	r3, [r4, #1104]	; 0x450
   1ab48:	cmp	r3, #0
   1ab4c:	beq	1aba0 <strspn@plt+0x17490>
   1ab50:	ldr	r2, [pc, #192]	; 1ac18 <strspn@plt+0x17508>
   1ab54:	mvn	r1, #73	; 0x49
   1ab58:	ldr	ip, [pc, #188]	; 1ac1c <strspn@plt+0x1750c>
   1ab5c:	mov	r0, #7
   1ab60:	add	r2, pc, r2
   1ab64:	str	r2, [sp, #4]
   1ab68:	ldr	r2, [pc, #176]	; 1ac20 <strspn@plt+0x17510>
   1ab6c:	add	ip, pc, ip
   1ab70:	str	r3, [sp, #8]
   1ab74:	movw	r3, #909	; 0x38d
   1ab78:	str	ip, [sp]
   1ab7c:	add	r2, pc, r2
   1ab80:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1ab84:	b	1aac0 <strspn@plt+0x173b0>
   1ab88:	mov	r0, #1
   1ab8c:	b	1ab00 <strspn@plt+0x173f0>
   1ab90:	mov	r0, r7
   1ab94:	bl	3080 <free@plt>
   1ab98:	mov	r0, r8
   1ab9c:	b	1ab00 <strspn@plt+0x173f0>
   1aba0:	ldr	r3, [pc, #124]	; 1ac24 <strspn@plt+0x17514>
   1aba4:	add	r3, pc, r3
   1aba8:	b	1ab50 <strspn@plt+0x17440>
   1abac:	bl	314c <__stack_chk_fail@plt>
   1abb0:	ldr	r0, [pc, #112]	; 1ac28 <strspn@plt+0x17518>
   1abb4:	mov	r2, #888	; 0x378
   1abb8:	ldr	r1, [pc, #108]	; 1ac2c <strspn@plt+0x1751c>
   1abbc:	ldr	r3, [pc, #108]	; 1ac30 <strspn@plt+0x17520>
   1abc0:	add	r0, pc, r0
   1abc4:	add	r1, pc, r1
   1abc8:	add	r3, pc, r3
   1abcc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1abd0:	ldr	r0, [pc, #92]	; 1ac34 <strspn@plt+0x17524>
   1abd4:	movw	r2, #887	; 0x377
   1abd8:	ldr	r1, [pc, #88]	; 1ac38 <strspn@plt+0x17528>
   1abdc:	ldr	r3, [pc, #88]	; 1ac3c <strspn@plt+0x1752c>
   1abe0:	add	r0, pc, r0
   1abe4:	add	r1, pc, r1
   1abe8:	add	r3, pc, r3
   1abec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1abf0:	ldr	r0, [pc, #72]	; 1ac40 <strspn@plt+0x17530>
   1abf4:	movw	r2, #886	; 0x376
   1abf8:	ldr	r1, [pc, #68]	; 1ac44 <strspn@plt+0x17534>
   1abfc:	ldr	r3, [pc, #68]	; 1ac48 <strspn@plt+0x17538>
   1ac00:	add	r0, pc, r0
   1ac04:	add	r1, pc, r1
   1ac08:	add	r3, pc, r3
   1ac0c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ac10:	ldrdeq	r1, [r5], -ip
   1ac14:	andeq	r0, r0, r8, lsr #5
   1ac18:	andeq	r2, r3, r0, ror #24
   1ac1c:			; <UNDEFINED> instruction: 0x000328b8
   1ac20:	andeq	r2, r3, r4, ror r9
   1ac24:			; <UNDEFINED> instruction: 0x0002ebb0
   1ac28:	andeq	r0, r3, r0, lsl sp
   1ac2c:	andeq	r2, r3, ip, lsr #18
   1ac30:	andeq	r2, r3, ip, asr pc
   1ac34:	andeq	r2, r3, r4, asr #23
   1ac38:	andeq	r2, r3, ip, lsl #18
   1ac3c:	andeq	r2, r3, ip, lsr pc
   1ac40:	andeq	r3, r3, r4, asr #11
   1ac44:	andeq	r2, r3, ip, ror #17
   1ac48:	andeq	r2, r3, ip, lsl pc
   1ac4c:	subs	r3, r0, #0
   1ac50:	push	{r4, lr}
   1ac54:	beq	1ac98 <strspn@plt+0x17588>
   1ac58:	cmp	r1, #0
   1ac5c:	beq	1acd8 <strspn@plt+0x175c8>
   1ac60:	cmp	r2, #0
   1ac64:	beq	1acb8 <strspn@plt+0x175a8>
   1ac68:	ldr	r4, [r3, #428]	; 0x1ac
   1ac6c:	mov	r0, #0
   1ac70:	ldr	ip, [r3, #408]	; 0x198
   1ac74:	str	r1, [ip, r4, lsl #3]
   1ac78:	ldr	ip, [r3, #428]	; 0x1ac
   1ac7c:	ldr	r1, [r3, #408]	; 0x198
   1ac80:	add	r1, r1, ip, lsl #3
   1ac84:	str	r2, [r1, #4]
   1ac88:	ldr	r2, [r3, #428]	; 0x1ac
   1ac8c:	add	r2, r2, #1
   1ac90:	str	r2, [r3, #428]	; 0x1ac
   1ac94:	pop	{r4, pc}
   1ac98:	ldr	r0, [pc, #88]	; 1acf8 <strspn@plt+0x175e8>
   1ac9c:	mov	r2, #64	; 0x40
   1aca0:	ldr	r1, [pc, #84]	; 1acfc <strspn@plt+0x175ec>
   1aca4:	ldr	r3, [pc, #84]	; 1ad00 <strspn@plt+0x175f0>
   1aca8:	add	r0, pc, r0
   1acac:	add	r1, pc, r1
   1acb0:	add	r3, pc, r3
   1acb4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1acb8:	ldr	r0, [pc, #68]	; 1ad04 <strspn@plt+0x175f4>
   1acbc:	mov	r2, #66	; 0x42
   1acc0:	ldr	r1, [pc, #64]	; 1ad08 <strspn@plt+0x175f8>
   1acc4:	ldr	r3, [pc, #64]	; 1ad0c <strspn@plt+0x175fc>
   1acc8:	add	r0, pc, r0
   1accc:	add	r1, pc, r1
   1acd0:	add	r3, pc, r3
   1acd4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1acd8:	ldr	r0, [pc, #48]	; 1ad10 <strspn@plt+0x17600>
   1acdc:	mov	r2, #65	; 0x41
   1ace0:	ldr	r1, [pc, #44]	; 1ad14 <strspn@plt+0x17604>
   1ace4:	ldr	r3, [pc, #44]	; 1ad18 <strspn@plt+0x17608>
   1ace8:	add	r0, pc, r0
   1acec:	add	r1, pc, r1
   1acf0:	add	r3, pc, r3
   1acf4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1acf8:	andeq	r8, r3, r0, ror #12
   1acfc:	andeq	r2, r3, r4, asr #16
   1ad00:	andeq	r2, r3, r0, lsr lr
   1ad04:	andeq	r2, r3, r0, lsr fp
   1ad08:	andeq	r2, r3, r4, lsr #16
   1ad0c:	andeq	r2, r3, r0, lsl lr
   1ad10:	muleq	r3, r4, r5
   1ad14:	andeq	r2, r3, r4, lsl #16
   1ad18:	strdeq	r2, [r3], -r0
   1ad1c:	cmp	r0, #0
   1ad20:	mov	ip, r1
   1ad24:	push	{r3, lr}
   1ad28:	beq	1add4 <strspn@plt+0x176c4>
   1ad2c:	cmp	r1, #0
   1ad30:	beq	1ae14 <strspn@plt+0x17704>
   1ad34:	ldr	r3, [r0, #4]
   1ad38:	sub	r3, r3, #3
   1ad3c:	cmp	r3, #1
   1ad40:	bhi	1adf4 <strspn@plt+0x176e4>
   1ad44:	ldr	r3, [r0, #36]	; 0x24
   1ad48:	cmp	r3, #15
   1ad4c:	bls	1adb4 <strspn@plt+0x176a4>
   1ad50:	ldr	r3, [r0, #32]
   1ad54:	ldrb	r1, [r3]
   1ad58:	ldr	r2, [r3, #4]
   1ad5c:	cmp	r1, #108	; 0x6c
   1ad60:	ldr	r3, [r3, #12]
   1ad64:	beq	1ad78 <strspn@plt+0x17668>
   1ad68:	cmp	r1, #66	; 0x42
   1ad6c:	bne	1adc4 <strspn@plt+0x176b4>
   1ad70:	rev	r2, r2
   1ad74:	rev	r3, r3
   1ad78:	add	r1, r3, #7
   1ad7c:	adds	r2, r2, #16
   1ad80:	bic	r1, r1, #7
   1ad84:	mov	r3, #0
   1ad88:	adc	r3, r3, #0
   1ad8c:	adds	r2, r2, r1
   1ad90:	adc	r3, r3, #0
   1ad94:	mvn	r0, #-134217728	; 0xf8000000
   1ad98:	mov	r1, #0
   1ad9c:	cmp	r3, r1
   1ada0:	cmpeq	r2, r0
   1ada4:	bhi	1adcc <strspn@plt+0x176bc>
   1ada8:	str	r2, [ip]
   1adac:	mov	r0, #0
   1adb0:	pop	{r3, pc}
   1adb4:	mov	r3, #24
   1adb8:	mov	r0, #0
   1adbc:	str	r3, [r1]
   1adc0:	pop	{r3, pc}
   1adc4:	mvn	r0, #73	; 0x49
   1adc8:	pop	{r3, pc}
   1adcc:	mvn	r0, #104	; 0x68
   1add0:	pop	{r3, pc}
   1add4:	ldr	r0, [pc, #88]	; 1ae34 <strspn@plt+0x17724>
   1add8:	movw	r2, #834	; 0x342
   1addc:	ldr	r1, [pc, #84]	; 1ae38 <strspn@plt+0x17728>
   1ade0:	ldr	r3, [pc, #84]	; 1ae3c <strspn@plt+0x1772c>
   1ade4:	add	r0, pc, r0
   1ade8:	add	r1, pc, r1
   1adec:	add	r3, pc, r3
   1adf0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1adf4:	ldr	r0, [pc, #68]	; 1ae40 <strspn@plt+0x17730>
   1adf8:	mov	r2, #836	; 0x344
   1adfc:	ldr	r1, [pc, #64]	; 1ae44 <strspn@plt+0x17734>
   1ae00:	ldr	r3, [pc, #64]	; 1ae48 <strspn@plt+0x17738>
   1ae04:	add	r0, pc, r0
   1ae08:	add	r1, pc, r1
   1ae0c:	add	r3, pc, r3
   1ae10:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ae14:	ldr	r0, [pc, #48]	; 1ae4c <strspn@plt+0x1773c>
   1ae18:	movw	r2, #835	; 0x343
   1ae1c:	ldr	r1, [pc, #44]	; 1ae50 <strspn@plt+0x17740>
   1ae20:	ldr	r3, [pc, #44]	; 1ae54 <strspn@plt+0x17744>
   1ae24:	add	r0, pc, r0
   1ae28:	add	r1, pc, r1
   1ae2c:	add	r3, pc, r3
   1ae30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ae34:	andeq	r3, r3, r0, ror #7
   1ae38:	andeq	r2, r3, r8, lsl #14
   1ae3c:	andeq	r2, r3, r4, lsl #26
   1ae40:	andeq	r0, r3, ip, asr #21
   1ae44:	andeq	r2, r3, r8, ror #13
   1ae48:	andeq	r2, r3, r4, ror #25
   1ae4c:	ldrdeq	r2, [r3], -ip
   1ae50:	andeq	r2, r3, r8, asr #13
   1ae54:	andeq	r2, r3, r4, asr #25
   1ae58:	ldr	r3, [pc, #1592]	; 1b498 <strspn@plt+0x17d88>
   1ae5c:	ldr	r2, [pc, #1592]	; 1b49c <strspn@plt+0x17d8c>
   1ae60:	add	r3, pc, r3
   1ae64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ae68:	subs	r8, r0, #0
   1ae6c:	ldr	r2, [r3, r2]
   1ae70:	sub	sp, sp, #116	; 0x74
   1ae74:	ldr	r3, [r2]
   1ae78:	str	r2, [sp, #12]
   1ae7c:	str	r3, [sp, #108]	; 0x6c
   1ae80:	beq	1b478 <strspn@plt+0x17d68>
   1ae84:	ldrb	sl, [r8, #24]
   1ae88:	ubfx	fp, sl, #4, #1
   1ae8c:	cmp	fp, #0
   1ae90:	bne	1b06c <strspn@plt+0x1795c>
   1ae94:	ldr	r6, [r8, #36]	; 0x24
   1ae98:	mov	r3, #2
   1ae9c:	ldr	r9, [r8, #32]
   1aea0:	str	r6, [sp, #8]
   1aea4:	ldr	r6, [pc, #1524]	; 1b4a0 <strspn@plt+0x17d90>
   1aea8:	mov	r0, r9
   1aeac:	ldr	r1, [sp, #8]
   1aeb0:	add	r6, pc, r6
   1aeb4:	mov	r2, r6
   1aeb8:	bl	3680 <memmem@plt>
   1aebc:	cmp	r0, #0
   1aec0:	str	r0, [sp, #4]
   1aec4:	beq	1b3ac <strspn@plt+0x17c9c>
   1aec8:	mov	r3, #968	; 0x3c8
   1aecc:	mov	r4, #1
   1aed0:	ldrd	r2, [r3, r8]
   1aed4:	mov	r5, #0
   1aed8:	and	r4, r4, r2
   1aedc:	and	r5, r5, r3
   1aee0:	orrs	r7, r4, r5
   1aee4:	bne	1b034 <strspn@plt+0x17924>
   1aee8:	ldr	r7, [sp, #4]
   1aeec:	add	r4, r7, #2
   1aef0:	str	r4, [sp, #16]
   1aef4:	ldr	r6, [sp, #4]
   1aef8:	rsb	r3, r9, r6
   1aefc:	cmp	r3, #35	; 0x23
   1af00:	bne	1b244 <strspn@plt+0x17b34>
   1af04:	ldr	r1, [pc, #1432]	; 1b4a4 <strspn@plt+0x17d94>
   1af08:	mov	r0, r9
   1af0c:	mov	r2, #3
   1af10:	add	r1, pc, r1
   1af14:	bl	3134 <memcmp@plt>
   1af18:	cmp	r0, #0
   1af1c:	bne	1b244 <strspn@plt+0x17b34>
   1af20:	tst	sl, #32
   1af24:	mov	r7, r9
   1af28:	mov	sl, r0
   1af2c:	moveq	r3, #1
   1af30:	movne	r3, #2
   1af34:	str	r3, [r8, #324]	; 0x144
   1af38:	ldrb	r0, [r7, #3]
   1af3c:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   1af40:	mov	r5, r0
   1af44:	ldrb	r0, [r7, #4]
   1af48:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   1af4c:	lsr	r6, r5, #31
   1af50:	orrs	r6, r6, r0, lsr #31
   1af54:	bne	1b2d0 <strspn@plt+0x17bc0>
   1af58:	add	r1, sp, #112	; 0x70
   1af5c:	uxtb	r5, r5
   1af60:	add	r2, r1, sl, lsr #1
   1af64:	add	sl, sl, #2
   1af68:	cmp	sl, #32
   1af6c:	orr	r3, r0, r5, lsl #4
   1af70:	add	r7, r7, #2
   1af74:	strb	r3, [r2, #-88]	; 0xffffffa8
   1af78:	bne	1af38 <strspn@plt+0x17828>
   1af7c:	add	sl, r8, #296	; 0x128
   1af80:	add	ip, sp, #88	; 0x58
   1af84:	mov	r7, #0
   1af88:	mov	r5, r6
   1af8c:	ldm	sl, {r0, r1, r2, r3}
   1af90:	mov	r6, #0
   1af94:	strd	r6, [sp, #72]	; 0x48
   1af98:	strd	r6, [sp, #80]	; 0x50
   1af9c:	stm	ip, {r0, r1, r2, r3}
   1afa0:	mov	r0, ip
   1afa4:	add	r1, sp, #72	; 0x48
   1afa8:	mov	r2, #16
   1afac:	bl	3134 <memcmp@plt>
   1afb0:	cmp	r0, #0
   1afb4:	bne	1b210 <strspn@plt+0x17b00>
   1afb8:	add	r7, sp, #24
   1afbc:	ldm	r7, {r0, r1, r2, r3}
   1afc0:	cmp	fp, #0
   1afc4:	stm	sl, {r0, r1, r2, r3}
   1afc8:	beq	1afe8 <strspn@plt+0x178d8>
   1afcc:	ldr	r7, [sp, #4]
   1afd0:	rsb	fp, r7, fp
   1afd4:	cmp	fp, #15
   1afd8:	beq	1b3b4 <strspn@plt+0x17ca4>
   1afdc:	ldrb	r3, [r8, #24]
   1afe0:	bfi	r3, r5, #1, #1
   1afe4:	strb	r3, [r8, #24]
   1afe8:	ldr	r6, [sp, #16]
   1afec:	mov	r0, r9
   1aff0:	ldr	r7, [sp, #8]
   1aff4:	rsb	r2, r6, r9
   1aff8:	add	r2, r2, r7
   1affc:	mov	r1, r6
   1b000:	str	r2, [r8, #36]	; 0x24
   1b004:	bl	3068 <memmove@plt>
   1b008:	mov	r0, r8
   1b00c:	bl	11b44 <strspn@plt+0xe434>
   1b010:	cmp	r0, #0
   1b014:	movge	r0, #1
   1b018:	ldr	r6, [sp, #12]
   1b01c:	ldr	r2, [sp, #108]	; 0x6c
   1b020:	ldr	r3, [r6]
   1b024:	cmp	r2, r3
   1b028:	bne	1b474 <strspn@plt+0x17d64>
   1b02c:	add	sp, sp, #116	; 0x74
   1b030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b034:	ldr	r7, [sp, #8]
   1b038:	add	r4, r0, #2
   1b03c:	rsb	r3, r0, r9
   1b040:	mov	r2, r6
   1b044:	sub	r1, r7, #2
   1b048:	mov	r0, r4
   1b04c:	add	r1, r1, r3
   1b050:	mov	r3, #2
   1b054:	bl	3680 <memmem@plt>
   1b058:	subs	fp, r0, #0
   1b05c:	beq	1b3f0 <strspn@plt+0x17ce0>
   1b060:	add	r6, fp, #2
   1b064:	str	r6, [sp, #16]
   1b068:	b	1aef4 <strspn@plt+0x177e4>
   1b06c:	ldr	r9, [r8, #36]	; 0x24
   1b070:	cmp	r9, #0
   1b074:	beq	1b33c <strspn@plt+0x17c2c>
   1b078:	ldr	r6, [r8, #32]
   1b07c:	ldrb	r0, [r6]
   1b080:	cmp	r0, #0
   1b084:	bne	1b3f8 <strspn@plt+0x17ce8>
   1b088:	cmp	r9, #2
   1b08c:	bls	1b018 <strspn@plt+0x17908>
   1b090:	ldr	r7, [pc, #1040]	; 1b4a8 <strspn@plt+0x17d98>
   1b094:	mov	r5, #0
   1b098:	ldr	r1, [r8, #328]	; 0x148
   1b09c:	add	r7, pc, r7
   1b0a0:	str	r7, [sp, #4]
   1b0a4:	ldr	r7, [pc, #1024]	; 1b4ac <strspn@plt+0x17d9c>
   1b0a8:	cmp	r1, #0
   1b0ac:	ldr	sl, [pc, #1020]	; 1b4b0 <strspn@plt+0x17da0>
   1b0b0:	add	r7, pc, r7
   1b0b4:	str	r7, [sp, #8]
   1b0b8:	ldr	r7, [pc, #1012]	; 1b4b4 <strspn@plt+0x17da4>
   1b0bc:	moveq	r1, #1
   1b0c0:	ldr	fp, [pc, #1008]	; 1b4b8 <strspn@plt+0x17da8>
   1b0c4:	add	sl, pc, sl
   1b0c8:	add	r7, pc, r7
   1b0cc:	str	r7, [sp, #16]
   1b0d0:	ldr	r7, [pc, #996]	; 1b4bc <strspn@plt+0x17dac>
   1b0d4:	add	fp, pc, fp
   1b0d8:	streq	r1, [r8, #328]	; 0x148
   1b0dc:	add	r7, pc, r7
   1b0e0:	str	r7, [sp, #20]
   1b0e4:	b	1b1a4 <strspn@plt+0x17a94>
   1b0e8:	mov	r0, r4
   1b0ec:	mov	r1, r5
   1b0f0:	ldr	r2, [sp, #4]
   1b0f4:	bl	1a490 <strspn@plt+0x16d80>
   1b0f8:	cmp	r0, #0
   1b0fc:	bne	1b264 <strspn@plt+0x17b54>
   1b100:	mov	r0, r4
   1b104:	mov	r1, r5
   1b108:	ldr	r2, [sp, #8]
   1b10c:	bl	1a490 <strspn@plt+0x16d80>
   1b110:	cmp	r0, #0
   1b114:	bne	1b294 <strspn@plt+0x17b84>
   1b118:	mov	r0, r4
   1b11c:	mov	r1, r5
   1b120:	ldr	r2, [sp, #16]
   1b124:	bl	1a500 <strspn@plt+0x16df0>
   1b128:	cmp	r0, #0
   1b12c:	bne	1b24c <strspn@plt+0x17b3c>
   1b130:	ldr	r2, [pc, #904]	; 1b4c0 <strspn@plt+0x17db0>
   1b134:	mov	r0, r4
   1b138:	mov	r1, r5
   1b13c:	add	r2, pc, r2
   1b140:	bl	1a490 <strspn@plt+0x16d80>
   1b144:	cmp	r0, #0
   1b148:	bne	1b24c <strspn@plt+0x17b3c>
   1b14c:	ldr	r2, [pc, #880]	; 1b4c4 <strspn@plt+0x17db4>
   1b150:	mov	r0, r4
   1b154:	mov	r1, r5
   1b158:	add	r2, pc, r2
   1b15c:	bl	1a500 <strspn@plt+0x16df0>
   1b160:	cmp	r0, #0
   1b164:	beq	1b2d8 <strspn@plt+0x17bc8>
   1b168:	ldr	r3, [r8, #324]	; 0x144
   1b16c:	cmp	r3, #0
   1b170:	bne	1b400 <strspn@plt+0x17cf0>
   1b174:	ldr	r1, [pc, #844]	; 1b4c8 <strspn@plt+0x17db8>
   1b178:	mov	r0, r8
   1b17c:	add	r1, pc, r1
   1b180:	bl	1a798 <strspn@plt+0x17088>
   1b184:	cmp	r0, #0
   1b188:	blt	1b018 <strspn@plt+0x17908>
   1b18c:	ldr	r9, [r8, #36]	; 0x24
   1b190:	add	r1, r7, #2
   1b194:	ldr	r6, [r8, #32]
   1b198:	mov	r5, #1
   1b19c:	rsb	r1, r6, r1
   1b1a0:	str	r1, [r8, #328]	; 0x148
   1b1a4:	add	r4, r6, r1
   1b1a8:	mov	r2, sl
   1b1ac:	rsb	r1, r1, r9
   1b1b0:	mov	r3, #2
   1b1b4:	mov	r0, r4
   1b1b8:	bl	3680 <memmem@plt>
   1b1bc:	subs	r7, r0, #0
   1b1c0:	beq	1b3d4 <strspn@plt+0x17cc4>
   1b1c4:	rsb	r5, r4, r7
   1b1c8:	mov	r0, r4
   1b1cc:	mov	r2, fp
   1b1d0:	mov	r1, r5
   1b1d4:	bl	1a490 <strspn@plt+0x16d80>
   1b1d8:	cmp	r0, #0
   1b1dc:	beq	1b0e8 <strspn@plt+0x179d8>
   1b1e0:	add	r1, r4, #14
   1b1e4:	sub	r2, r5, #14
   1b1e8:	mov	r0, r8
   1b1ec:	bl	1a544 <strspn@plt+0x16e34>
   1b1f0:	cmp	r0, #0
   1b1f4:	blt	1b018 <strspn@plt+0x17908>
   1b1f8:	bne	1b2a8 <strspn@plt+0x17b98>
   1b1fc:	ldr	r1, [pc, #712]	; 1b4cc <strspn@plt+0x17dbc>
   1b200:	mov	r0, r8
   1b204:	add	r1, pc, r1
   1b208:	bl	1a798 <strspn@plt+0x17088>
   1b20c:	b	1b184 <strspn@plt+0x17a74>
   1b210:	ldm	sl, {r0, r1, r2, r3}
   1b214:	add	lr, sp, #56	; 0x38
   1b218:	add	r7, sp, #24
   1b21c:	add	ip, sp, #40	; 0x28
   1b220:	stm	lr, {r0, r1, r2, r3}
   1b224:	ldm	r7, {r0, r1, r2, r3}
   1b228:	stm	ip, {r0, r1, r2, r3}
   1b22c:	mov	r0, lr
   1b230:	mov	r1, ip
   1b234:	mov	r2, #16
   1b238:	bl	3134 <memcmp@plt>
   1b23c:	cmp	r0, #0
   1b240:	beq	1afbc <strspn@plt+0x178ac>
   1b244:	mvn	r0, #0
   1b248:	b	1b018 <strspn@plt+0x17908>
   1b24c:	mov	r3, #0
   1b250:	mov	r0, r8
   1b254:	str	r3, [r8, #324]	; 0x144
   1b258:	ldr	r1, [sp, #20]
   1b25c:	bl	1a798 <strspn@plt+0x17088>
   1b260:	b	1b184 <strspn@plt+0x17a74>
   1b264:	add	r1, r4, #13
   1b268:	sub	r2, r5, #13
   1b26c:	mov	r0, r8
   1b270:	bl	1a634 <strspn@plt+0x16f24>
   1b274:	cmp	r0, #0
   1b278:	blt	1b018 <strspn@plt+0x17908>
   1b27c:	bne	1b2bc <strspn@plt+0x17bac>
   1b280:	ldr	r1, [pc, #584]	; 1b4d0 <strspn@plt+0x17dc0>
   1b284:	mov	r0, r8
   1b288:	add	r1, pc, r1
   1b28c:	bl	1a798 <strspn@plt+0x17088>
   1b290:	b	1b184 <strspn@plt+0x17a74>
   1b294:	ldr	r1, [pc, #568]	; 1b4d4 <strspn@plt+0x17dc4>
   1b298:	mov	r0, r8
   1b29c:	add	r1, pc, r1
   1b2a0:	bl	1a798 <strspn@plt+0x17088>
   1b2a4:	b	1b184 <strspn@plt+0x17a74>
   1b2a8:	mov	r3, #2
   1b2ac:	mov	r0, r8
   1b2b0:	str	r3, [r8, #324]	; 0x144
   1b2b4:	bl	1a8b4 <strspn@plt+0x171a4>
   1b2b8:	b	1b184 <strspn@plt+0x17a74>
   1b2bc:	mov	r3, #1
   1b2c0:	mov	r0, r8
   1b2c4:	str	r3, [r8, #324]	; 0x144
   1b2c8:	bl	1a8b4 <strspn@plt+0x171a4>
   1b2cc:	b	1b184 <strspn@plt+0x17a74>
   1b2d0:	mvn	r0, #21
   1b2d4:	b	1b018 <strspn@plt+0x17908>
   1b2d8:	ldr	r2, [pc, #504]	; 1b4d8 <strspn@plt+0x17dc8>
   1b2dc:	mov	r0, r4
   1b2e0:	mov	r1, r5
   1b2e4:	add	r2, pc, r2
   1b2e8:	bl	1a490 <strspn@plt+0x16d80>
   1b2ec:	cmp	r0, #0
   1b2f0:	beq	1b344 <strspn@plt+0x17c34>
   1b2f4:	ldr	r3, [r8, #324]	; 0x144
   1b2f8:	cmp	r3, #0
   1b2fc:	beq	1b174 <strspn@plt+0x17a64>
   1b300:	cmp	r3, #2
   1b304:	add	r1, r4, #4
   1b308:	sub	r2, r5, #4
   1b30c:	mov	r0, r8
   1b310:	beq	1b3dc <strspn@plt+0x17ccc>
   1b314:	bl	1a634 <strspn@plt+0x16f24>
   1b318:	cmp	r0, #0
   1b31c:	blt	1b018 <strspn@plt+0x17908>
   1b320:	bne	1b3e4 <strspn@plt+0x17cd4>
   1b324:	ldr	r1, [pc, #432]	; 1b4dc <strspn@plt+0x17dcc>
   1b328:	str	r0, [r8, #324]	; 0x144
   1b32c:	mov	r0, r8
   1b330:	add	r1, pc, r1
   1b334:	bl	1a798 <strspn@plt+0x17088>
   1b338:	b	1b184 <strspn@plt+0x17a74>
   1b33c:	mov	r0, r9
   1b340:	b	1b018 <strspn@plt+0x17908>
   1b344:	ldr	r2, [pc, #404]	; 1b4e0 <strspn@plt+0x17dd0>
   1b348:	mov	r0, r4
   1b34c:	mov	r1, r5
   1b350:	add	r2, pc, r2
   1b354:	bl	1a500 <strspn@plt+0x16df0>
   1b358:	cmp	r0, #0
   1b35c:	beq	1b174 <strspn@plt+0x17a64>
   1b360:	ldr	r3, [r8, #324]	; 0x144
   1b364:	cmp	r3, #0
   1b368:	beq	1b174 <strspn@plt+0x17a64>
   1b36c:	mov	r1, #968	; 0x3c8
   1b370:	mov	r2, #1
   1b374:	ldrd	r0, [r1, r8]
   1b378:	mov	r3, #0
   1b37c:	and	r2, r2, r0
   1b380:	and	r3, r3, r1
   1b384:	orrs	r1, r2, r3
   1b388:	beq	1b174 <strspn@plt+0x17a64>
   1b38c:	ldrb	r3, [r8, #24]
   1b390:	mov	r0, r8
   1b394:	ldr	r1, [pc, #328]	; 1b4e4 <strspn@plt+0x17dd4>
   1b398:	orr	r3, r3, #2
   1b39c:	strb	r3, [r8, #24]
   1b3a0:	add	r1, pc, r1
   1b3a4:	bl	1a798 <strspn@plt+0x17088>
   1b3a8:	b	1b184 <strspn@plt+0x17a74>
   1b3ac:	ldr	r0, [sp, #4]
   1b3b0:	b	1b018 <strspn@plt+0x17908>
   1b3b4:	ldr	r1, [pc, #300]	; 1b4e8 <strspn@plt+0x17dd8>
   1b3b8:	mov	r0, r4
   1b3bc:	mov	r2, #13
   1b3c0:	add	r1, pc, r1
   1b3c4:	bl	3134 <memcmp@plt>
   1b3c8:	rsbs	r5, r0, #1
   1b3cc:	movcc	r5, #0
   1b3d0:	b	1afdc <strspn@plt+0x178cc>
   1b3d4:	mov	r0, r5
   1b3d8:	b	1b018 <strspn@plt+0x17908>
   1b3dc:	bl	1a544 <strspn@plt+0x16e34>
   1b3e0:	b	1b318 <strspn@plt+0x17c08>
   1b3e4:	mov	r0, r8
   1b3e8:	bl	1a8b4 <strspn@plt+0x171a4>
   1b3ec:	b	1b184 <strspn@plt+0x17a74>
   1b3f0:	mov	r0, fp
   1b3f4:	b	1b018 <strspn@plt+0x17908>
   1b3f8:	mvn	r0, #4
   1b3fc:	b	1b018 <strspn@plt+0x17908>
   1b400:	ldr	r3, [r8, #356]	; 0x164
   1b404:	cmp	r3, #2
   1b408:	bhi	1b438 <strspn@plt+0x17d28>
   1b40c:	add	r2, r8, r3, lsl #3
   1b410:	b	1b424 <strspn@plt+0x17d14>
   1b414:	add	r3, r3, #1
   1b418:	add	r2, r2, #8
   1b41c:	cmp	r3, #3
   1b420:	beq	1b438 <strspn@plt+0x17d28>
   1b424:	ldr	r1, [r2, #336]	; 0x150
   1b428:	cmp	r1, #0
   1b42c:	beq	1b414 <strspn@plt+0x17d04>
   1b430:	mov	r0, #1
   1b434:	b	1b018 <strspn@plt+0x17908>
   1b438:	add	r1, r7, #2
   1b43c:	mov	r0, r6
   1b440:	rsb	r2, r1, r6
   1b444:	add	r2, r2, r9
   1b448:	str	r2, [r8, #36]	; 0x24
   1b44c:	bl	3068 <memmove@plt>
   1b450:	ldr	r7, [sp, #12]
   1b454:	ldr	r2, [sp, #108]	; 0x6c
   1b458:	ldr	r3, [r7]
   1b45c:	cmp	r2, r3
   1b460:	bne	1b474 <strspn@plt+0x17d64>
   1b464:	mov	r0, r8
   1b468:	add	sp, sp, #116	; 0x74
   1b46c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b470:	b	11b44 <strspn@plt+0xe434>
   1b474:	bl	314c <__stack_chk_fail@plt>
   1b478:	ldr	r0, [pc, #108]	; 1b4ec <strspn@plt+0x17ddc>
   1b47c:	movw	r2, #487	; 0x1e7
   1b480:	ldr	r1, [pc, #104]	; 1b4f0 <strspn@plt+0x17de0>
   1b484:	ldr	r3, [pc, #104]	; 1b4f4 <strspn@plt+0x17de4>
   1b488:	add	r0, pc, r0
   1b48c:	add	r1, pc, r1
   1b490:	add	r3, pc, r3
   1b494:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1b498:	muleq	r5, r8, lr
   1b49c:	andeq	r0, r0, r8, lsr #5
   1b4a0:	andeq	r2, r3, r0, ror r9
   1b4a4:	muleq	r3, r8, r9
   1b4a8:	andeq	r2, r3, r8, lsl #15
   1b4ac:	andeq	r2, r3, r4, lsl #15
   1b4b0:	andeq	r2, r3, ip, asr r7
   1b4b4:	muleq	r3, r4, r7
   1b4b8:	andeq	r2, r3, r4, lsr r7
   1b4bc:	andeq	r2, r3, ip, lsr r7
   1b4c0:	andeq	r2, r3, r8, lsr #14
   1b4c4:	andeq	r2, r3, r4, lsl r7
   1b4c8:	strdeq	r2, [r3], -r8
   1b4cc:	andeq	r2, r3, r4, lsl r6
   1b4d0:	muleq	r3, r0, r5
   1b4d4:	andeq	r2, r3, r0, lsr #11
   1b4d8:	muleq	r3, r8, r5
   1b4dc:	andeq	r2, r3, r8, ror #9
   1b4e0:	andeq	r2, r3, r4, lsr r5
   1b4e4:	strdeq	r2, [r3], -r8
   1b4e8:	andeq	r2, r3, ip, ror #9
   1b4ec:	andeq	r0, r3, ip, asr #7
   1b4f0:	andeq	r2, r3, r4, rrx
   1b4f4:	strdeq	r1, [r3], -ip
   1b4f8:	ldr	r3, [pc, #404]	; 1b694 <strspn@plt+0x17f84>
   1b4fc:	ldr	r2, [pc, #404]	; 1b698 <strspn@plt+0x17f88>
   1b500:	add	r3, pc, r3
   1b504:	push	{r4, r5, r6, r7, lr}
   1b508:	subs	r5, r0, #0
   1b50c:	ldr	r7, [r3, r2]
   1b510:	sub	sp, sp, #36	; 0x24
   1b514:	ldr	r3, [r7]
   1b518:	str	r3, [sp, #28]
   1b51c:	beq	1b670 <strspn@plt+0x17f60>
   1b520:	ldr	r3, [r5, #4]
   1b524:	cmp	r3, #2
   1b528:	bne	1b650 <strspn@plt+0x17f40>
   1b52c:	ldr	r6, [r5, #356]	; 0x164
   1b530:	cmp	r6, #2
   1b534:	bhi	1b55c <strspn@plt+0x17e4c>
   1b538:	add	r3, r5, r6, lsl #3
   1b53c:	mov	ip, r6
   1b540:	ldr	r4, [r3, #336]	; 0x150
   1b544:	cmp	r4, #0
   1b548:	bne	1b578 <strspn@plt+0x17e68>
   1b54c:	add	ip, ip, #1
   1b550:	add	r3, r3, #8
   1b554:	cmp	ip, #3
   1b558:	bne	1b540 <strspn@plt+0x17e30>
   1b55c:	mov	r0, #0
   1b560:	ldr	r2, [sp, #28]
   1b564:	ldr	r3, [r7]
   1b568:	cmp	r2, r3
   1b56c:	bne	1b690 <strspn@plt+0x17f80>
   1b570:	add	sp, sp, #36	; 0x24
   1b574:	pop	{r4, r5, r6, r7, pc}
   1b578:	ldrb	r3, [r5, #24]
   1b57c:	lsrs	r3, r3, #7
   1b580:	beq	1b5bc <strspn@plt+0x17eac>
   1b584:	add	r1, r5, r6, lsl #3
   1b588:	rsb	r2, r6, #3
   1b58c:	add	r1, r1, #332	; 0x14c
   1b590:	ldr	r0, [r5, #12]
   1b594:	bl	34d0 <writev@plt>
   1b598:	mov	r4, r0
   1b59c:	cmp	r4, #0
   1b5a0:	bge	1b5fc <strspn@plt+0x17eec>
   1b5a4:	bl	33f8 <__errno_location@plt>
   1b5a8:	ldr	r0, [r0]
   1b5ac:	cmp	r0, #11
   1b5b0:	rsbne	r0, r0, #0
   1b5b4:	bne	1b560 <strspn@plt+0x17e50>
   1b5b8:	b	1b55c <strspn@plt+0x17e4c>
   1b5bc:	add	ip, r5, r6, lsl #3
   1b5c0:	ldr	r0, [r5, #12]
   1b5c4:	mov	r1, sp
   1b5c8:	movw	r2, #16448	; 0x4040
   1b5cc:	add	ip, ip, #332	; 0x14c
   1b5d0:	str	r3, [sp]
   1b5d4:	str	r3, [sp, #4]
   1b5d8:	rsb	r6, r6, #3
   1b5dc:	str	r3, [sp, #16]
   1b5e0:	str	r3, [sp, #20]
   1b5e4:	str	r3, [sp, #24]
   1b5e8:	str	ip, [sp, #8]
   1b5ec:	str	r6, [sp, #12]
   1b5f0:	bl	3110 <sendmsg@plt>
   1b5f4:	subs	r4, r0, #0
   1b5f8:	blt	1b614 <strspn@plt+0x17f04>
   1b5fc:	add	r0, r5, #332	; 0x14c
   1b600:	mov	r2, r4
   1b604:	add	r1, r5, #356	; 0x164
   1b608:	bl	1a418 <strspn@plt+0x16d08>
   1b60c:	mov	r0, #1
   1b610:	b	1b560 <strspn@plt+0x17e50>
   1b614:	bl	33f8 <__errno_location@plt>
   1b618:	ldr	r3, [r0]
   1b61c:	cmp	r3, #88	; 0x58
   1b620:	bne	1b59c <strspn@plt+0x17e8c>
   1b624:	ldr	r3, [r5, #356]	; 0x164
   1b628:	ldrb	ip, [r5, #24]
   1b62c:	rsb	r2, r3, #3
   1b630:	ldr	r0, [r5, #12]
   1b634:	add	r1, r5, r3, lsl #3
   1b638:	orr	ip, ip, #128	; 0x80
   1b63c:	add	r1, r1, #332	; 0x14c
   1b640:	strb	ip, [r5, #24]
   1b644:	bl	34d0 <writev@plt>
   1b648:	mov	r4, r0
   1b64c:	b	1b59c <strspn@plt+0x17e8c>
   1b650:	ldr	r0, [pc, #68]	; 1b69c <strspn@plt+0x17f8c>
   1b654:	mov	r2, #143	; 0x8f
   1b658:	ldr	r1, [pc, #64]	; 1b6a0 <strspn@plt+0x17f90>
   1b65c:	ldr	r3, [pc, #64]	; 1b6a4 <strspn@plt+0x17f94>
   1b660:	add	r0, pc, r0
   1b664:	add	r1, pc, r1
   1b668:	add	r3, pc, r3
   1b66c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1b670:	ldr	r0, [pc, #48]	; 1b6a8 <strspn@plt+0x17f98>
   1b674:	mov	r2, #142	; 0x8e
   1b678:	ldr	r1, [pc, #44]	; 1b6ac <strspn@plt+0x17f9c>
   1b67c:	ldr	r3, [pc, #44]	; 1b6b0 <strspn@plt+0x17fa0>
   1b680:	add	r0, pc, r0
   1b684:	add	r1, pc, r1
   1b688:	add	r3, pc, r3
   1b68c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1b690:	bl	314c <__stack_chk_fail@plt>
   1b694:	strdeq	r0, [r5], -r8
   1b698:	andeq	r0, r0, r8, lsr #5
   1b69c:	andeq	r2, r3, ip, asr r2
   1b6a0:	andeq	r1, r3, ip, lsl #29
   1b6a4:	andeq	r1, r3, r0, asr lr
   1b6a8:	ldrdeq	r0, [r3], -r4
   1b6ac:	andeq	r1, r3, ip, ror #28
   1b6b0:	andeq	r1, r3, r0, lsr lr
   1b6b4:	ldr	r2, [pc, #668]	; 1b958 <strspn@plt+0x18248>
   1b6b8:	ldr	r1, [pc, #668]	; 1b95c <strspn@plt+0x1824c>
   1b6bc:	add	r2, pc, r2
   1b6c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6c4:	sub	sp, sp, #4160	; 0x1040
   1b6c8:	ldr	r7, [r2, r1]
   1b6cc:	sub	sp, sp, #12
   1b6d0:	ldr	r3, [r0, #36]	; 0x24
   1b6d4:	add	r1, sp, #8192	; 0x2000
   1b6d8:	mov	r5, r0
   1b6dc:	ldr	r2, [r7]
   1b6e0:	lsl	r4, r3, #1
   1b6e4:	cmp	r4, #255	; 0xff
   1b6e8:	str	r2, [r1, #-4028]	; 0xfffff044
   1b6ec:	movls	r4, #256	; 0x100
   1b6f0:	bls	1b6fc <strspn@plt+0x17fec>
   1b6f4:	cmp	r4, #65536	; 0x10000
   1b6f8:	movcs	r4, #65536	; 0x10000
   1b6fc:	cmp	r3, r4
   1b700:	bcs	1b93c <strspn@plt+0x1822c>
   1b704:	ldr	r0, [r5, #32]
   1b708:	mov	r1, r4
   1b70c:	bl	317c <realloc@plt>
   1b710:	cmp	r0, #0
   1b714:	beq	1b94c <strspn@plt+0x1823c>
   1b718:	ldr	r1, [r5, #36]	; 0x24
   1b71c:	add	r3, sp, #72	; 0x48
   1b720:	ldrb	ip, [r5, #24]
   1b724:	sub	r6, r3, #52	; 0x34
   1b728:	rsb	r4, r1, r4
   1b72c:	str	r0, [r5, #32]
   1b730:	ubfx	ip, ip, #6, #1
   1b734:	add	r0, r0, r1
   1b738:	add	r1, sp, #4160	; 0x1040
   1b73c:	movw	r2, #61388	; 0xefcc
   1b740:	add	r1, r1, #8
   1b744:	movt	r2, #65535	; 0xffff
   1b748:	cmp	ip, #0
   1b74c:	str	r4, [r6, #4]
   1b750:	str	r0, [r1, r2]
   1b754:	bne	1b884 <strspn@plt+0x18174>
   1b758:	sub	lr, r3, #44	; 0x2c
   1b75c:	str	ip, [r3, #-44]	; 0xffffffd4
   1b760:	str	ip, [r3, #-40]	; 0xffffffd8
   1b764:	movw	r2, #16448	; 0x4040
   1b768:	str	ip, [r3, #-20]	; 0xffffffec
   1b76c:	movt	r2, #16384	; 0x4000
   1b770:	ldr	r0, [r5, #8]
   1b774:	mov	r1, lr
   1b778:	sub	r8, r3, #16
   1b77c:	mov	r4, #1
   1b780:	movw	r3, #4108	; 0x100c
   1b784:	str	r6, [lr, #8]
   1b788:	str	r3, [lr, #20]
   1b78c:	str	r8, [lr, #16]
   1b790:	str	r4, [lr, #12]
   1b794:	bl	3608 <recvmsg@plt>
   1b798:	cmp	r0, #0
   1b79c:	movge	r3, r4
   1b7a0:	blt	1b90c <strspn@plt+0x181fc>
   1b7a4:	cmp	r0, #0
   1b7a8:	beq	1b944 <strspn@plt+0x18234>
   1b7ac:	cmp	r3, #0
   1b7b0:	ldr	r3, [r5, #36]	; 0x24
   1b7b4:	add	r0, r3, r0
   1b7b8:	str	r0, [r5, #36]	; 0x24
   1b7bc:	beq	1b854 <strspn@plt+0x18144>
   1b7c0:	add	r6, sp, #28
   1b7c4:	ldr	r3, [r6, #20]
   1b7c8:	cmp	r3, #11
   1b7cc:	bls	1b854 <strspn@plt+0x18144>
   1b7d0:	ldr	r4, [r6, #16]
   1b7d4:	cmp	r4, #0
   1b7d8:	beq	1b854 <strspn@plt+0x18144>
   1b7dc:	ldr	sl, [pc, #380]	; 1b960 <strspn@plt+0x18250>
   1b7e0:	ldr	r9, [pc, #380]	; 1b964 <strspn@plt+0x18254>
   1b7e4:	ldr	r8, [pc, #380]	; 1b968 <strspn@plt+0x18258>
   1b7e8:	add	sl, pc, sl
   1b7ec:	add	r9, pc, r9
   1b7f0:	add	r8, pc, r8
   1b7f4:	ldr	fp, [r4, #4]
   1b7f8:	cmp	fp, #1
   1b7fc:	beq	1b8e4 <strspn@plt+0x181d4>
   1b800:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1b804:	cmp	r0, #6
   1b808:	bgt	1b8b8 <strspn@plt+0x181a8>
   1b80c:	ldr	r3, [r4]
   1b810:	cmp	r3, #11
   1b814:	bls	1b854 <strspn@plt+0x18144>
   1b818:	add	r3, r3, #3
   1b81c:	ldr	r0, [r6, #16]
   1b820:	bic	r3, r3, #3
   1b824:	ldr	r1, [r6, #20]
   1b828:	add	r4, r4, r3
   1b82c:	add	r2, r4, #12
   1b830:	add	r3, r0, r1
   1b834:	cmp	r3, r2
   1b838:	bcc	1b854 <strspn@plt+0x18144>
   1b83c:	ldr	r2, [r4]
   1b840:	add	r2, r2, #3
   1b844:	bic	r2, r2, #3
   1b848:	add	r2, r4, r2
   1b84c:	cmp	r3, r2
   1b850:	bcs	1b7f4 <strspn@plt+0x180e4>
   1b854:	mov	r0, r5
   1b858:	bl	1ae58 <strspn@plt+0x17748>
   1b85c:	cmp	r0, #0
   1b860:	moveq	r0, #1
   1b864:	add	r3, sp, #8192	; 0x2000
   1b868:	ldr	r2, [r3, #-4028]	; 0xfffff044
   1b86c:	ldr	r3, [r7]
   1b870:	cmp	r2, r3
   1b874:	bne	1b954 <strspn@plt+0x18244>
   1b878:	add	sp, sp, #4160	; 0x1040
   1b87c:	add	sp, sp, #12
   1b880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b884:	mov	r1, r6
   1b888:	ldr	r0, [r5, #8]
   1b88c:	mov	r2, #1
   1b890:	bl	3548 <readv@plt>
   1b894:	cmp	r0, #0
   1b898:	movge	r3, #0
   1b89c:	bge	1b7a4 <strspn@plt+0x18094>
   1b8a0:	bl	33f8 <__errno_location@plt>
   1b8a4:	ldr	r0, [r0]
   1b8a8:	cmp	r0, #11
   1b8ac:	rsbne	r0, r0, #0
   1b8b0:	moveq	r0, #0
   1b8b4:	b	1b864 <strspn@plt+0x18154>
   1b8b8:	str	r9, [sp]
   1b8bc:	mov	r1, #0
   1b8c0:	str	r8, [sp, #4]
   1b8c4:	mov	r2, sl
   1b8c8:	str	fp, [sp, #8]
   1b8cc:	mov	r3, #572	; 0x23c
   1b8d0:	ldr	ip, [r4, #8]
   1b8d4:	mov	r0, #7
   1b8d8:	str	ip, [sp, #12]
   1b8dc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1b8e0:	b	1b80c <strspn@plt+0x180fc>
   1b8e4:	ldr	r3, [r4, #8]
   1b8e8:	cmp	r3, #1
   1b8ec:	bne	1b800 <strspn@plt+0x180f0>
   1b8f0:	ldr	r1, [r4]
   1b8f4:	add	r0, r4, #12
   1b8f8:	sub	r1, r1, #12
   1b8fc:	lsr	r1, r1, #2
   1b900:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   1b904:	mvn	r0, #4
   1b908:	b	1b864 <strspn@plt+0x18154>
   1b90c:	bl	33f8 <__errno_location@plt>
   1b910:	ldr	r0, [r0]
   1b914:	cmp	r0, #88	; 0x58
   1b918:	bne	1b8a8 <strspn@plt+0x18198>
   1b91c:	ldrb	r3, [r5, #24]
   1b920:	mov	r1, r6
   1b924:	mov	r2, r4
   1b928:	ldr	r0, [r5, #8]
   1b92c:	orr	r3, r3, #64	; 0x40
   1b930:	strb	r3, [r5, #24]
   1b934:	bl	3548 <readv@plt>
   1b938:	b	1b894 <strspn@plt+0x18184>
   1b93c:	mvn	r0, #104	; 0x68
   1b940:	b	1b864 <strspn@plt+0x18154>
   1b944:	mvn	r0, #103	; 0x67
   1b948:	b	1b864 <strspn@plt+0x18154>
   1b94c:	mvn	r0, #11
   1b950:	b	1b864 <strspn@plt+0x18154>
   1b954:	bl	314c <__stack_chk_fail@plt>
   1b958:	andeq	r0, r5, ip, lsr r6
   1b95c:	andeq	r0, r0, r8, lsr #5
   1b960:	andeq	r1, r3, r8, lsl #26
   1b964:	andeq	r1, r3, r0, lsr #24
   1b968:	andeq	r2, r3, ip, ror #1
   1b96c:	push	{r4, lr}
   1b970:	subs	r4, r0, #0
   1b974:	beq	1b99c <strspn@plt+0x1828c>
   1b978:	ldr	r3, [r4, #4]
   1b97c:	cmp	r3, #2
   1b980:	bne	1b9bc <strspn@plt+0x182ac>
   1b984:	bl	1ae58 <strspn@plt+0x17748>
   1b988:	cmp	r0, #0
   1b98c:	popne	{r4, pc}
   1b990:	mov	r0, r4
   1b994:	pop	{r4, lr}
   1b998:	b	1b6b4 <strspn@plt+0x17fa4>
   1b99c:	ldr	r0, [pc, #56]	; 1b9dc <strspn@plt+0x182cc>
   1b9a0:	mov	r2, #508	; 0x1fc
   1b9a4:	ldr	r1, [pc, #52]	; 1b9e0 <strspn@plt+0x182d0>
   1b9a8:	ldr	r3, [pc, #52]	; 1b9e4 <strspn@plt+0x182d4>
   1b9ac:	add	r0, pc, r0
   1b9b0:	add	r1, pc, r1
   1b9b4:	add	r3, pc, r3
   1b9b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1b9bc:	ldr	r0, [pc, #36]	; 1b9e8 <strspn@plt+0x182d8>
   1b9c0:	movw	r2, #509	; 0x1fd
   1b9c4:	ldr	r1, [pc, #32]	; 1b9ec <strspn@plt+0x182dc>
   1b9c8:	ldr	r3, [pc, #32]	; 1b9f0 <strspn@plt+0x182e0>
   1b9cc:	add	r0, pc, r0
   1b9d0:	add	r1, pc, r1
   1b9d4:	add	r3, pc, r3
   1b9d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1b9dc:	andeq	pc, r2, r8, lsr #29
   1b9e0:	andeq	r1, r3, r0, asr #22
   1b9e4:			; <UNDEFINED> instruction: 0x000321b8
   1b9e8:	strdeq	r1, [r3], -r0
   1b9ec:	andeq	r1, r3, r0, lsr #22
   1b9f0:	muleq	r3, r8, r1
   1b9f4:	ldr	r3, [r0, #356]	; 0x164
   1b9f8:	cmp	r3, #2
   1b9fc:	bhi	1ba24 <strspn@plt+0x18314>
   1ba00:	add	r2, r0, r3, lsl #3
   1ba04:	ldr	r0, [r2, #336]	; 0x150
   1ba08:	add	r3, r3, #1
   1ba0c:	add	r2, r2, #8
   1ba10:	cmp	r0, #0
   1ba14:	bne	1ba2c <strspn@plt+0x1831c>
   1ba18:	cmp	r3, #3
   1ba1c:	bne	1ba04 <strspn@plt+0x182f4>
   1ba20:	bx	lr
   1ba24:	mov	r0, #0
   1ba28:	bx	lr
   1ba2c:	mov	r0, #1
   1ba30:	bx	lr
   1ba34:	ldr	r3, [pc, #244]	; 1bb30 <strspn@plt+0x18420>
   1ba38:	ldr	r2, [pc, #244]	; 1bb34 <strspn@plt+0x18424>
   1ba3c:	add	r3, pc, r3
   1ba40:	push	{r4, r5, r6, lr}
   1ba44:	subs	r4, r0, #0
   1ba48:	ldr	r6, [r3, r2]
   1ba4c:	sub	sp, sp, #16
   1ba50:	ldr	r3, [r6]
   1ba54:	str	r3, [sp, #12]
   1ba58:	beq	1bb0c <strspn@plt+0x183fc>
   1ba5c:	ldrb	r3, [r4, #24]
   1ba60:	add	r5, sp, #16
   1ba64:	mov	r2, #4
   1ba68:	ldr	r0, [r4, #8]
   1ba6c:	eor	r3, r3, r2
   1ba70:	str	r2, [sp]
   1ba74:	ubfx	r3, r3, #2, #1
   1ba78:	mov	r1, #1
   1ba7c:	str	r3, [r5, #-8]!
   1ba80:	mov	r2, #16
   1ba84:	mov	r3, r5
   1ba88:	bl	2ff0 <setsockopt@plt>
   1ba8c:	ldrb	r3, [r4, #24]
   1ba90:	ldr	r0, [r4, #8]
   1ba94:	mov	r2, #4
   1ba98:	tst	r3, #4
   1ba9c:	mov	r1, #1
   1baa0:	mov	r3, r5
   1baa4:	ldreq	ip, [r4, #976]	; 0x3d0
   1baa8:	movne	ip, #0
   1baac:	str	r2, [sp]
   1bab0:	mov	r2, #34	; 0x22
   1bab4:	ubfxeq	ip, ip, #11, #1
   1bab8:	str	ip, [sp, #8]
   1babc:	bl	2ff0 <setsockopt@plt>
   1bac0:	mov	r1, #8388608	; 0x800000
   1bac4:	ldr	r0, [r4, #8]
   1bac8:	bl	3da80 <sd_bus_creds_has_bounding_cap@@Base+0x10158>
   1bacc:	mov	r1, #8388608	; 0x800000
   1bad0:	ldr	r0, [r4, #12]
   1bad4:	bl	3d98c <sd_bus_creds_has_bounding_cap@@Base+0x10064>
   1bad8:	ldr	ip, [sp, #12]
   1badc:	ldr	r0, [r6]
   1bae0:	mov	r1, #1
   1bae4:	ldrb	r3, [r4, #24]
   1bae8:	mov	r2, #0
   1baec:	cmp	ip, r0
   1baf0:	str	r1, [r4, #16]
   1baf4:	bfc	r3, #0, #1
   1baf8:	str	r2, [r4, #20]
   1bafc:	strb	r3, [r4, #24]
   1bb00:	bne	1bb2c <strspn@plt+0x1841c>
   1bb04:	add	sp, sp, #16
   1bb08:	pop	{r4, r5, r6, pc}
   1bb0c:	ldr	r0, [pc, #36]	; 1bb38 <strspn@plt+0x18428>
   1bb10:	movw	r2, #585	; 0x249
   1bb14:	ldr	r1, [pc, #32]	; 1bb3c <strspn@plt+0x1842c>
   1bb18:	ldr	r3, [pc, #32]	; 1bb40 <strspn@plt+0x18430>
   1bb1c:	add	r0, pc, r0
   1bb20:	add	r1, pc, r1
   1bb24:	add	r3, pc, r3
   1bb28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1bb2c:	bl	314c <__stack_chk_fail@plt>
   1bb30:			; <UNDEFINED> instruction: 0x000502bc
   1bb34:	andeq	r0, r0, r8, lsr #5
   1bb38:	andeq	pc, r2, r8, lsr sp	; <UNPREDICTABLE>
   1bb3c:	ldrdeq	r1, [r3], -r0
   1bb40:	andeq	r1, r3, r8, lsr r8
   1bb44:	ldr	r3, [pc, #708]	; 1be10 <strspn@plt+0x18700>
   1bb48:	ldr	r2, [pc, #708]	; 1be14 <strspn@plt+0x18704>
   1bb4c:	add	r3, pc, r3
   1bb50:	push	{r4, r5, r6, r7, r8, r9, lr}
   1bb54:	subs	r6, r0, #0
   1bb58:	ldr	r7, [r3, r2]
   1bb5c:	sub	sp, sp, #36	; 0x24
   1bb60:	ldr	r3, [r7]
   1bb64:	str	r3, [sp, #28]
   1bb68:	beq	1bdd0 <strspn@plt+0x186c0>
   1bb6c:	add	r1, r6, #376	; 0x178
   1bb70:	ldr	r0, [r6, #8]
   1bb74:	bl	3eca8 <sd_bus_creds_has_bounding_cap@@Base+0x11380>
   1bb78:	ldrb	r3, [r6, #24]
   1bb7c:	add	r1, r6, #388	; 0x184
   1bb80:	mvn	r2, r0
   1bb84:	ldr	r0, [r6, #8]
   1bb88:	lsr	r2, r2, #31
   1bb8c:	bfi	r3, r2, #3, #1
   1bb90:	strb	r3, [r6, #24]
   1bb94:	bl	3ede4 <sd_bus_creds_has_bounding_cap@@Base+0x114bc>
   1bb98:	adds	r3, r0, #95	; 0x5f
   1bb9c:	mov	r4, r0
   1bba0:	movne	r3, #1
   1bba4:	ands	r3, r3, r0, lsr #31
   1bba8:	beq	1bbb8 <strspn@plt+0x184a8>
   1bbac:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1bbb0:	cmp	r0, #6
   1bbb4:	bgt	1bd00 <strspn@plt+0x185f0>
   1bbb8:	mov	r3, #2
   1bbbc:	mov	r0, #1
   1bbc0:	str	r3, [r6, #4]
   1bbc4:	movw	r4, #30784	; 0x7840
   1bbc8:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   1bbcc:	movt	r4, #381	; 0x17d
   1bbd0:	mov	ip, #368	; 0x170
   1bbd4:	mov	r2, #0
   1bbd8:	mov	r5, #0
   1bbdc:	mov	r3, r2
   1bbe0:	adds	r4, r4, r0
   1bbe4:	ldr	r0, [r6, #8]
   1bbe8:	adc	r5, r5, r1
   1bbec:	mov	r1, #1
   1bbf0:	strd	r4, [r6, ip]
   1bbf4:	bl	39424 <sd_bus_creds_has_bounding_cap@@Base+0xbafc>
   1bbf8:	cmp	r0, #0
   1bbfc:	ble	1bd34 <strspn@plt+0x18624>
   1bc00:	ldr	r0, [r6, #12]
   1bc04:	ldr	r3, [r6, #8]
   1bc08:	cmp	r0, r3
   1bc0c:	beq	1bc44 <strspn@plt+0x18534>
   1bc10:	mov	r2, #0
   1bc14:	mov	r1, #1
   1bc18:	mov	r3, r2
   1bc1c:	bl	39424 <sd_bus_creds_has_bounding_cap@@Base+0xbafc>
   1bc20:	cmp	r0, #0
   1bc24:	bgt	1bc44 <strspn@plt+0x18534>
   1bc28:	mov	ip, #968	; 0x3c8
   1bc2c:	mvn	r0, #1
   1bc30:	ldrd	r2, [r6, ip]
   1bc34:	mvn	r1, #0
   1bc38:	and	r2, r2, r0
   1bc3c:	and	r3, r3, r1
   1bc40:	strd	r2, [r6, ip]
   1bc44:	ldrb	r3, [r6, #24]
   1bc48:	tst	r3, #16
   1bc4c:	bne	1bd54 <strspn@plt+0x18644>
   1bc50:	tst	r3, #32
   1bc54:	beq	1bd60 <strspn@plt+0x18650>
   1bc58:	ldr	r0, [pc, #440]	; 1be18 <strspn@plt+0x18708>
   1bc5c:	mov	r1, #9
   1bc60:	mov	r4, #9
   1bc64:	add	r0, pc, r0
   1bc68:	bl	3c03c <sd_bus_creds_has_bounding_cap@@Base+0xe714>
   1bc6c:	ldr	r1, [pc, #424]	; 1be1c <strspn@plt+0x1870c>
   1bc70:	add	r1, pc, r1
   1bc74:	mov	r5, r0
   1bc78:	str	r0, [r6, #360]	; 0x168
   1bc7c:	cmp	r5, #0
   1bc80:	beq	1bdc4 <strspn@plt+0x186b4>
   1bc84:	mov	r0, #968	; 0x3c8
   1bc88:	mov	r2, #1
   1bc8c:	ldrd	r8, [r6, r0]
   1bc90:	mov	r3, #0
   1bc94:	and	r2, r2, r8
   1bc98:	and	r3, r3, r9
   1bc9c:	ldr	r8, [pc, #380]	; 1be20 <strspn@plt+0x18710>
   1bca0:	orrs	r0, r2, r3
   1bca4:	add	r8, pc, r8
   1bca8:	ldreq	r8, [pc, #372]	; 1be24 <strspn@plt+0x18714>
   1bcac:	addeq	r8, pc, r8
   1bcb0:	str	r1, [r6, #332]	; 0x14c
   1bcb4:	add	r0, r1, #1
   1bcb8:	bl	33a4 <strlen@plt>
   1bcbc:	lsl	r4, r4, #1
   1bcc0:	str	r5, [r6, #340]	; 0x154
   1bcc4:	str	r4, [r6, #344]	; 0x158
   1bcc8:	str	r8, [r6, #348]	; 0x15c
   1bccc:	add	r3, r0, #1
   1bcd0:	mov	r0, r8
   1bcd4:	str	r3, [r6, #336]	; 0x150
   1bcd8:	bl	33a4 <strlen@plt>
   1bcdc:	str	r0, [r6, #352]	; 0x160
   1bce0:	mov	r0, r6
   1bce4:	bl	1b4f8 <strspn@plt+0x17de8>
   1bce8:	ldr	r2, [sp, #28]
   1bcec:	ldr	r3, [r7]
   1bcf0:	cmp	r2, r3
   1bcf4:	bne	1bdcc <strspn@plt+0x186bc>
   1bcf8:	add	sp, sp, #36	; 0x24
   1bcfc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1bd00:	ldr	lr, [pc, #288]	; 1be28 <strspn@plt+0x18718>
   1bd04:	mov	r1, r4
   1bd08:	ldr	ip, [pc, #284]	; 1be2c <strspn@plt+0x1871c>
   1bd0c:	movw	r3, #615	; 0x267
   1bd10:	ldr	r2, [pc, #280]	; 1be30 <strspn@plt+0x18720>
   1bd14:	add	lr, pc, lr
   1bd18:	add	ip, pc, ip
   1bd1c:	str	lr, [sp]
   1bd20:	add	r2, pc, r2
   1bd24:	str	ip, [sp, #4]
   1bd28:	mov	r0, #7
   1bd2c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1bd30:	b	1bbb8 <strspn@plt+0x184a8>
   1bd34:	mov	ip, #968	; 0x3c8
   1bd38:	mvn	r0, #1
   1bd3c:	ldrd	r2, [r6, ip]
   1bd40:	mvn	r1, #0
   1bd44:	and	r2, r2, r0
   1bd48:	and	r3, r3, r1
   1bd4c:	strd	r2, [r6, ip]
   1bd50:	b	1bc00 <strspn@plt+0x184f0>
   1bd54:	mov	r0, r6
   1bd58:	bl	1b96c <strspn@plt+0x1825c>
   1bd5c:	b	1bce8 <strspn@plt+0x185d8>
   1bd60:	bl	31c4 <geteuid@plt>
   1bd64:	add	r5, sp, #12
   1bd68:	ldr	ip, [pc, #196]	; 1be34 <strspn@plt+0x18724>
   1bd6c:	mov	r1, #13
   1bd70:	mov	r3, r1
   1bd74:	mov	r2, #1
   1bd78:	add	ip, pc, ip
   1bd7c:	str	ip, [sp]
   1bd80:	str	r0, [sp, #4]
   1bd84:	mov	r0, r5
   1bd88:	bl	3704 <__snprintf_chk@plt>
   1bd8c:	cmp	r0, #12
   1bd90:	bhi	1bdf0 <strspn@plt+0x186e0>
   1bd94:	mov	r0, r5
   1bd98:	bl	33a4 <strlen@plt>
   1bd9c:	mov	r4, r0
   1bda0:	mov	r0, r5
   1bda4:	mov	r1, r4
   1bda8:	bl	3c03c <sd_bus_creds_has_bounding_cap@@Base+0xe714>
   1bdac:	ldr	r1, [pc, #132]	; 1be38 <strspn@plt+0x18728>
   1bdb0:	add	r1, pc, r1
   1bdb4:	add	r1, r1, #20
   1bdb8:	mov	r5, r0
   1bdbc:	str	r0, [r6, #360]	; 0x168
   1bdc0:	b	1bc7c <strspn@plt+0x1856c>
   1bdc4:	mvn	r0, #11
   1bdc8:	b	1bce8 <strspn@plt+0x185d8>
   1bdcc:	bl	314c <__stack_chk_fail@plt>
   1bdd0:	ldr	r0, [pc, #100]	; 1be3c <strspn@plt+0x1872c>
   1bdd4:	mov	r2, #660	; 0x294
   1bdd8:	ldr	r1, [pc, #96]	; 1be40 <strspn@plt+0x18730>
   1bddc:	ldr	r3, [pc, #96]	; 1be44 <strspn@plt+0x18734>
   1bde0:	add	r0, pc, r0
   1bde4:	add	r1, pc, r1
   1bde8:	add	r3, pc, r3
   1bdec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1bdf0:	ldr	r0, [pc, #80]	; 1be48 <strspn@plt+0x18738>
   1bdf4:	movw	r2, #635	; 0x27b
   1bdf8:	ldr	r1, [pc, #76]	; 1be4c <strspn@plt+0x1873c>
   1bdfc:	ldr	r3, [pc, #76]	; 1be50 <strspn@plt+0x18740>
   1be00:	add	r0, pc, r0
   1be04:	add	r1, pc, r1
   1be08:	add	r3, pc, r3
   1be0c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1be10:	andeq	r0, r5, ip, lsr #3
   1be14:	andeq	r0, r0, r8, lsr #5
   1be18:	andeq	r1, r3, ip, lsl #26
   1be1c:	andeq	r1, r3, r8, asr #13
   1be20:	andeq	r1, r3, r0, ror ip
   1be24:	andeq	r1, r3, r8, lsl #25
   1be28:			; <UNDEFINED> instruction: 0x000317bc
   1be2c:	andeq	r1, r3, r8, lsr #24
   1be30:	ldrdeq	r1, [r3], -r0
   1be34:	andeq	r8, r3, r8, ror #16
   1be38:	andeq	r1, r3, r8, lsl #11
   1be3c:	andeq	pc, r2, r4, ror sl	; <UNPREDICTABLE>
   1be40:	andeq	r1, r3, ip, lsl #14
   1be44:			; <UNDEFINED> instruction: 0x000316b8
   1be48:	andeq	r1, r3, ip, ror fp
   1be4c:	andeq	r1, r3, ip, ror #13
   1be50:	andeq	r1, r3, ip, asr #11
   1be54:	push	{r4, lr}
   1be58:	subs	r4, r0, #0
   1be5c:	beq	1bf00 <strspn@plt+0x187f0>
   1be60:	ldr	r3, [r4, #8]
   1be64:	cmp	r3, #0
   1be68:	bge	1bf60 <strspn@plt+0x18850>
   1be6c:	ldr	r3, [r4, #12]
   1be70:	cmp	r3, #0
   1be74:	bge	1bf40 <strspn@plt+0x18830>
   1be78:	ldrh	r0, [r4, #148]	; 0x94
   1be7c:	cmp	r0, #0
   1be80:	beq	1bf20 <strspn@plt+0x18810>
   1be84:	movw	r1, #2049	; 0x801
   1be88:	mov	r2, #0
   1be8c:	movt	r1, #8
   1be90:	bl	365c <socket@plt>
   1be94:	cmp	r0, #0
   1be98:	str	r0, [r4, #8]
   1be9c:	blt	1bee8 <strspn@plt+0x187d8>
   1bea0:	str	r0, [r4, #12]
   1bea4:	mov	r0, r4
   1bea8:	bl	1ba34 <strspn@plt+0x18324>
   1beac:	ldr	r0, [r4, #8]
   1beb0:	add	r1, r4, #148	; 0x94
   1beb4:	ldr	r2, [r4, #276]	; 0x114
   1beb8:	bl	36ec <connect@plt>
   1bebc:	cmp	r0, #0
   1bec0:	blt	1bed0 <strspn@plt+0x187c0>
   1bec4:	mov	r0, r4
   1bec8:	pop	{r4, lr}
   1becc:	b	1bb44 <strspn@plt+0x18434>
   1bed0:	bl	33f8 <__errno_location@plt>
   1bed4:	ldr	r0, [r0]
   1bed8:	cmp	r0, #115	; 0x73
   1bedc:	beq	1bef8 <strspn@plt+0x187e8>
   1bee0:	rsb	r0, r0, #0
   1bee4:	pop	{r4, pc}
   1bee8:	bl	33f8 <__errno_location@plt>
   1beec:	ldr	r0, [r0]
   1bef0:	rsb	r0, r0, #0
   1bef4:	pop	{r4, pc}
   1bef8:	mov	r0, #1
   1befc:	pop	{r4, pc}
   1bf00:	ldr	r0, [pc, #120]	; 1bf80 <strspn@plt+0x18870>
   1bf04:	movw	r2, #683	; 0x2ab
   1bf08:	ldr	r1, [pc, #116]	; 1bf84 <strspn@plt+0x18874>
   1bf0c:	ldr	r3, [pc, #116]	; 1bf88 <strspn@plt+0x18878>
   1bf10:	add	r0, pc, r0
   1bf14:	add	r1, pc, r1
   1bf18:	add	r3, pc, r3
   1bf1c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1bf20:	ldr	r0, [pc, #100]	; 1bf8c <strspn@plt+0x1887c>
   1bf24:	movw	r2, #686	; 0x2ae
   1bf28:	ldr	r1, [pc, #96]	; 1bf90 <strspn@plt+0x18880>
   1bf2c:	ldr	r3, [pc, #96]	; 1bf94 <strspn@plt+0x18884>
   1bf30:	add	r0, pc, r0
   1bf34:	add	r1, pc, r1
   1bf38:	add	r3, pc, r3
   1bf3c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1bf40:	ldr	r0, [pc, #80]	; 1bf98 <strspn@plt+0x18888>
   1bf44:	movw	r2, #685	; 0x2ad
   1bf48:	ldr	r1, [pc, #76]	; 1bf9c <strspn@plt+0x1888c>
   1bf4c:	ldr	r3, [pc, #76]	; 1bfa0 <strspn@plt+0x18890>
   1bf50:	add	r0, pc, r0
   1bf54:	add	r1, pc, r1
   1bf58:	add	r3, pc, r3
   1bf5c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1bf60:	ldr	r0, [pc, #60]	; 1bfa4 <strspn@plt+0x18894>
   1bf64:	mov	r2, #684	; 0x2ac
   1bf68:	ldr	r1, [pc, #56]	; 1bfa8 <strspn@plt+0x18898>
   1bf6c:	ldr	r3, [pc, #56]	; 1bfac <strspn@plt+0x1889c>
   1bf70:	add	r0, pc, r0
   1bf74:	add	r1, pc, r1
   1bf78:	add	r3, pc, r3
   1bf7c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1bf80:	andeq	pc, r2, r4, asr #18
   1bf84:	ldrdeq	r1, [r3], -ip
   1bf88:	andeq	r1, r3, r4, lsr #10
   1bf8c:	andeq	r1, r3, r4, asr #21
   1bf90:			; <UNDEFINED> instruction: 0x000315bc
   1bf94:	andeq	r1, r3, r4, lsl #10
   1bf98:	muleq	r3, r0, sl
   1bf9c:	muleq	r3, ip, r5
   1bfa0:	andeq	r1, r3, r4, ror #9
   1bfa4:	andeq	r1, r3, r0, ror #20
   1bfa8:	andeq	r1, r3, ip, ror r5
   1bfac:	andeq	r1, r3, r4, asr #9
   1bfb0:	ldr	r3, [pc, #572]	; 1c1f4 <strspn@plt+0x18ae4>
   1bfb4:	ldr	r2, [pc, #572]	; 1c1f8 <strspn@plt+0x18ae8>
   1bfb8:	add	r3, pc, r3
   1bfbc:	push	{r4, r5, r6, r7, lr}
   1bfc0:	subs	r4, r0, #0
   1bfc4:	ldr	r5, [r3, r2]
   1bfc8:	sub	sp, sp, #28
   1bfcc:	ldr	r3, [r5]
   1bfd0:	str	r3, [sp, #20]
   1bfd4:	beq	1c134 <strspn@plt+0x18a24>
   1bfd8:	ldr	r3, [r4, #8]
   1bfdc:	cmp	r3, #0
   1bfe0:	bge	1c194 <strspn@plt+0x18a84>
   1bfe4:	ldr	r3, [r4, #12]
   1bfe8:	cmp	r3, #0
   1bfec:	bge	1c174 <strspn@plt+0x18a64>
   1bff0:	ldr	r3, [r4, #408]	; 0x198
   1bff4:	cmp	r3, #0
   1bff8:	beq	1c154 <strspn@plt+0x18a44>
   1bffc:	add	r6, sp, #4
   1c000:	movw	r1, #2049	; 0x801
   1c004:	mov	r0, #1
   1c008:	movt	r1, #8
   1c00c:	mov	r3, r6
   1c010:	mov	r2, #0
   1c014:	bl	3188 <socketpair@plt>
   1c018:	cmp	r0, #0
   1c01c:	blt	1c120 <strspn@plt+0x18a10>
   1c020:	bl	353c <fork@plt>
   1c024:	subs	r7, r0, #0
   1c028:	blt	1c118 <strspn@plt+0x18a08>
   1c02c:	bne	1c0dc <strspn@plt+0x189cc>
   1c030:	bl	3bf20 <sd_bus_creds_has_bounding_cap@@Base+0xe5f8>
   1c034:	mov	r1, #1
   1c038:	add	r0, sp, #8
   1c03c:	bl	3c3dc <sd_bus_creds_has_bounding_cap@@Base+0xeab4>
   1c040:	mov	r2, r7
   1c044:	mov	r1, r7
   1c048:	ldr	r0, [sp, #8]
   1c04c:	bl	30f8 <dup3@plt>
   1c050:	subs	r2, r0, #0
   1c054:	bne	1c1b4 <strspn@plt+0x18aa4>
   1c058:	ldr	r0, [sp, #8]
   1c05c:	mov	r1, #1
   1c060:	bl	30f8 <dup3@plt>
   1c064:	cmp	r0, #1
   1c068:	bne	1c1d4 <strspn@plt+0x18ac4>
   1c06c:	ldr	r0, [sp, #8]
   1c070:	cmp	r0, #1
   1c074:	bls	1c07c <strspn@plt+0x1896c>
   1c078:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   1c07c:	mov	r0, #0
   1c080:	mov	r1, r0
   1c084:	bl	3c34c <sd_bus_creds_has_bounding_cap@@Base+0xea24>
   1c088:	mov	r1, #0
   1c08c:	mov	r0, #1
   1c090:	bl	3c34c <sd_bus_creds_has_bounding_cap@@Base+0xea24>
   1c094:	mov	r0, #0
   1c098:	mov	r1, r0
   1c09c:	bl	3c2bc <sd_bus_creds_has_bounding_cap@@Base+0xe994>
   1c0a0:	mov	r1, #0
   1c0a4:	mov	r0, #1
   1c0a8:	bl	3c2bc <sd_bus_creds_has_bounding_cap@@Base+0xe994>
   1c0ac:	ldr	r3, [r4, #412]	; 0x19c
   1c0b0:	cmp	r3, #0
   1c0b4:	addeq	r1, sp, #12
   1c0b8:	streq	r3, [sp, #16]
   1c0bc:	ldreq	r2, [r4, #408]	; 0x198
   1c0c0:	movne	r1, r3
   1c0c4:	ldrne	r0, [r4, #408]	; 0x198
   1c0c8:	moveq	r0, r2
   1c0cc:	streq	r2, [sp, #12]
   1c0d0:	bl	30d4 <execvp@plt>
   1c0d4:	mov	r0, #1
   1c0d8:	bl	30b0 <_exit@plt>
   1c0dc:	ldr	r0, [sp, #8]
   1c0e0:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   1c0e4:	ldr	r3, [sp, #4]
   1c0e8:	mov	r0, r4
   1c0ec:	str	r3, [r4, #8]
   1c0f0:	str	r3, [r4, #12]
   1c0f4:	bl	1ba34 <strspn@plt+0x18324>
   1c0f8:	mov	r0, r4
   1c0fc:	bl	1bb44 <strspn@plt+0x18434>
   1c100:	ldr	r2, [sp, #20]
   1c104:	ldr	r3, [r5]
   1c108:	cmp	r2, r3
   1c10c:	bne	1c130 <strspn@plt+0x18a20>
   1c110:	add	sp, sp, #28
   1c114:	pop	{r4, r5, r6, r7, pc}
   1c118:	mov	r0, r6
   1c11c:	bl	3c6dc <sd_bus_creds_has_bounding_cap@@Base+0xedb4>
   1c120:	bl	33f8 <__errno_location@plt>
   1c124:	ldr	r0, [r0]
   1c128:	rsb	r0, r0, #0
   1c12c:	b	1c100 <strspn@plt+0x189f0>
   1c130:	bl	314c <__stack_chk_fail@plt>
   1c134:	ldr	r0, [pc, #192]	; 1c1fc <strspn@plt+0x18aec>
   1c138:	movw	r2, #711	; 0x2c7
   1c13c:	ldr	r1, [pc, #188]	; 1c200 <strspn@plt+0x18af0>
   1c140:	ldr	r3, [pc, #188]	; 1c204 <strspn@plt+0x18af4>
   1c144:	add	r0, pc, r0
   1c148:	add	r1, pc, r1
   1c14c:	add	r3, pc, r3
   1c150:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c154:	ldr	r0, [pc, #172]	; 1c208 <strspn@plt+0x18af8>
   1c158:	movw	r2, #714	; 0x2ca
   1c15c:	ldr	r1, [pc, #168]	; 1c20c <strspn@plt+0x18afc>
   1c160:	ldr	r3, [pc, #168]	; 1c210 <strspn@plt+0x18b00>
   1c164:	add	r0, pc, r0
   1c168:	add	r1, pc, r1
   1c16c:	add	r3, pc, r3
   1c170:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c174:	ldr	r0, [pc, #152]	; 1c214 <strspn@plt+0x18b04>
   1c178:	movw	r2, #713	; 0x2c9
   1c17c:	ldr	r1, [pc, #148]	; 1c218 <strspn@plt+0x18b08>
   1c180:	ldr	r3, [pc, #148]	; 1c21c <strspn@plt+0x18b0c>
   1c184:	add	r0, pc, r0
   1c188:	add	r1, pc, r1
   1c18c:	add	r3, pc, r3
   1c190:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c194:	ldr	r0, [pc, #132]	; 1c220 <strspn@plt+0x18b10>
   1c198:	mov	r2, #712	; 0x2c8
   1c19c:	ldr	r1, [pc, #128]	; 1c224 <strspn@plt+0x18b14>
   1c1a0:	ldr	r3, [pc, #128]	; 1c228 <strspn@plt+0x18b18>
   1c1a4:	add	r0, pc, r0
   1c1a8:	add	r1, pc, r1
   1c1ac:	add	r3, pc, r3
   1c1b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c1b4:	ldr	r0, [pc, #112]	; 1c22c <strspn@plt+0x18b1c>
   1c1b8:	mov	r2, #732	; 0x2dc
   1c1bc:	ldr	r1, [pc, #108]	; 1c230 <strspn@plt+0x18b20>
   1c1c0:	ldr	r3, [pc, #108]	; 1c234 <strspn@plt+0x18b24>
   1c1c4:	add	r0, pc, r0
   1c1c8:	add	r1, pc, r1
   1c1cc:	add	r3, pc, r3
   1c1d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c1d4:	ldr	r0, [pc, #92]	; 1c238 <strspn@plt+0x18b28>
   1c1d8:	movw	r2, #733	; 0x2dd
   1c1dc:	ldr	r1, [pc, #88]	; 1c23c <strspn@plt+0x18b2c>
   1c1e0:	ldr	r3, [pc, #88]	; 1c240 <strspn@plt+0x18b30>
   1c1e4:	add	r0, pc, r0
   1c1e8:	add	r1, pc, r1
   1c1ec:	add	r3, pc, r3
   1c1f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c1f4:	andeq	pc, r4, r0, asr #26
   1c1f8:	andeq	r0, r0, r8, lsr #5
   1c1fc:	andeq	pc, r2, r0, lsl r7	; <UNPREDICTABLE>
   1c200:	andeq	r1, r3, r8, lsr #7
   1c204:	andeq	r1, r3, r4, asr #6
   1c208:			; <UNDEFINED> instruction: 0x000318b0
   1c20c:	andeq	r1, r3, r8, lsl #7
   1c210:	andeq	r1, r3, r4, lsr #6
   1c214:	andeq	r1, r3, ip, asr r8
   1c218:	andeq	r1, r3, r8, ror #6
   1c21c:	andeq	r1, r3, r4, lsl #6
   1c220:	andeq	r1, r3, ip, lsr #16
   1c224:	andeq	r1, r3, r8, asr #6
   1c228:	andeq	r1, r3, r4, ror #5
   1c22c:	andeq	r1, r3, r0, ror #16
   1c230:	andeq	r1, r3, r8, lsr #6
   1c234:	andeq	r1, r3, r4, asr #5
   1c238:	andeq	r1, r3, ip, ror #16
   1c23c:	andeq	r1, r3, r8, lsl #6
   1c240:	andeq	r1, r3, r4, lsr #5
   1c244:	push	{r4, lr}
   1c248:	subs	r4, r0, #0
   1c24c:	beq	1c260 <strspn@plt+0x18b50>
   1c250:	bl	1ba34 <strspn@plt+0x18324>
   1c254:	mov	r0, r4
   1c258:	pop	{r4, lr}
   1c25c:	b	1bb44 <strspn@plt+0x18434>
   1c260:	ldr	r0, [pc, #24]	; 1c280 <strspn@plt+0x18b70>
   1c264:	movw	r2, #762	; 0x2fa
   1c268:	ldr	r1, [pc, #20]	; 1c284 <strspn@plt+0x18b74>
   1c26c:	ldr	r3, [pc, #20]	; 1c288 <strspn@plt+0x18b78>
   1c270:	add	r0, pc, r0
   1c274:	add	r1, pc, r1
   1c278:	add	r3, pc, r3
   1c27c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c280:	andeq	pc, r2, r4, ror #11
   1c284:	andeq	r1, r3, ip, ror r2
   1c288:	muleq	r3, r8, r8
   1c28c:	ldr	r3, [pc, #968]	; 1c65c <strspn@plt+0x18f4c>
   1c290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c294:	subs	r9, r0, #0
   1c298:	add	fp, sp, #32
   1c29c:	ldr	r0, [pc, #956]	; 1c660 <strspn@plt+0x18f50>
   1c2a0:	sub	sp, sp, #44	; 0x2c
   1c2a4:	add	r3, pc, r3
   1c2a8:	mov	r4, r1
   1c2ac:	mov	r7, r2
   1c2b0:	ldr	r8, [r3, r0]
   1c2b4:	ldr	r3, [r8]
   1c2b8:	str	r3, [fp, #-40]	; 0xffffffd8
   1c2bc:	beq	1c56c <strspn@plt+0x18e5c>
   1c2c0:	cmp	r1, #0
   1c2c4:	beq	1c5ac <strspn@plt+0x18e9c>
   1c2c8:	cmp	r2, #0
   1c2cc:	beq	1c58c <strspn@plt+0x18e7c>
   1c2d0:	ldr	r3, [r9, #4]
   1c2d4:	sub	r3, r3, #3
   1c2d8:	cmp	r3, #1
   1c2dc:	bhi	1c5cc <strspn@plt+0x18ebc>
   1c2e0:	ldr	r5, [r1, #260]	; 0x104
   1c2e4:	ldr	r3, [r1, #264]	; 0x108
   1c2e8:	add	r5, r5, #7
   1c2ec:	ldr	r2, [r2]
   1c2f0:	bic	r5, r5, #7
   1c2f4:	add	r3, r3, #16
   1c2f8:	add	r3, r3, r5
   1c2fc:	cmp	r2, r3
   1c300:	bcc	1c320 <strspn@plt+0x18c10>
   1c304:	mov	r0, #0
   1c308:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c30c:	ldr	r3, [r8]
   1c310:	cmp	r2, r3
   1c314:	bne	1c568 <strspn@plt+0x18e58>
   1c318:	sub	sp, fp, #32
   1c31c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c320:	ldrb	r3, [r1, #240]	; 0xf0
   1c324:	tst	r3, #1
   1c328:	beq	1c5ec <strspn@plt+0x18edc>
   1c32c:	ldr	r2, [r1, #428]	; 0x1ac
   1c330:	cmp	r2, #0
   1c334:	bne	1c414 <strspn@plt+0x18d04>
   1c338:	ldr	r3, [r1, #408]	; 0x198
   1c33c:	cmp	r3, #0
   1c340:	bne	1c60c <strspn@plt+0x18efc>
   1c344:	ldr	sl, [r1, #316]	; 0x13c
   1c348:	add	sl, sl, #1
   1c34c:	cmp	sl, #1
   1c350:	addls	r3, r1, #412	; 0x19c
   1c354:	strls	r3, [r1, #408]	; 0x198
   1c358:	bls	1c398 <strspn@plt+0x18c88>
   1c35c:	mvn	r0, #0
   1c360:	mov	r1, sl
   1c364:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   1c368:	cmp	r0, #7
   1c36c:	bls	1c62c <strspn@plt+0x18f1c>
   1c370:	lsl	r0, sl, #3
   1c374:	bl	32d8 <malloc@plt>
   1c378:	cmp	r0, #0
   1c37c:	str	r0, [r4, #408]	; 0x198
   1c380:	bne	1c398 <strspn@plt+0x18c88>
   1c384:	mvn	r0, #11
   1c388:	ldrb	r3, [r4, #240]	; 0xf0
   1c38c:	orr	r3, r3, #128	; 0x80
   1c390:	strb	r3, [r4, #240]	; 0xf0
   1c394:	b	1c308 <strspn@plt+0x18bf8>
   1c398:	add	r2, r5, #16
   1c39c:	mov	r0, r4
   1c3a0:	ldr	r1, [r4, #244]	; 0xf4
   1c3a4:	bl	1ac4c <strspn@plt+0x1753c>
   1c3a8:	cmp	r0, #0
   1c3ac:	blt	1c388 <strspn@plt+0x18c78>
   1c3b0:	ldr	r3, [r4, #316]	; 0x13c
   1c3b4:	add	r5, r4, #272	; 0x110
   1c3b8:	cmp	r3, #0
   1c3bc:	movne	r6, #0
   1c3c0:	bne	1c3f4 <strspn@plt+0x18ce4>
   1c3c4:	b	1c408 <strspn@plt+0x18cf8>
   1c3c8:	mov	r0, r4
   1c3cc:	ldr	r1, [r5, #4]
   1c3d0:	ldr	r2, [r5, #12]
   1c3d4:	bl	1ac4c <strspn@plt+0x1753c>
   1c3d8:	cmp	r0, #0
   1c3dc:	blt	1c388 <strspn@plt+0x18c78>
   1c3e0:	ldr	r3, [r4, #316]	; 0x13c
   1c3e4:	add	r6, r6, #1
   1c3e8:	ldr	r5, [r5]
   1c3ec:	cmp	r6, r3
   1c3f0:	bcs	1c408 <strspn@plt+0x18cf8>
   1c3f4:	mov	r0, r5
   1c3f8:	bl	271ac <strspn@plt+0x23a9c>
   1c3fc:	cmp	r0, #0
   1c400:	bge	1c3c8 <strspn@plt+0x18cb8>
   1c404:	b	1c388 <strspn@plt+0x18c78>
   1c408:	ldr	r2, [r4, #428]	; 0x1ac
   1c40c:	cmp	sl, r2
   1c410:	bne	1c63c <strspn@plt+0x18f2c>
   1c414:	lsl	r2, r2, #3
   1c418:	ldr	r1, [r4, #408]	; 0x198
   1c41c:	add	r3, r2, #8
   1c420:	sub	sp, sp, r3
   1c424:	mov	r0, sp
   1c428:	mov	r5, sp
   1c42c:	bl	30c8 <memcpy@plt>
   1c430:	sub	r1, fp, #36	; 0x24
   1c434:	mov	r3, #0
   1c438:	mov	r0, sp
   1c43c:	str	r3, [r1, #-36]!	; 0xffffffdc
   1c440:	ldr	r2, [r7]
   1c444:	bl	1a418 <strspn@plt+0x16d08>
   1c448:	ldrb	r3, [r9, #24]
   1c44c:	lsrs	r3, r3, #7
   1c450:	beq	1c488 <strspn@plt+0x18d78>
   1c454:	ldr	r0, [r9, #12]
   1c458:	mov	r1, r5
   1c45c:	ldr	r2, [r4, #428]	; 0x1ac
   1c460:	bl	34d0 <writev@plt>
   1c464:	mov	r6, r0
   1c468:	cmp	r6, #0
   1c46c:	bge	1c4d4 <strspn@plt+0x18dc4>
   1c470:	bl	33f8 <__errno_location@plt>
   1c474:	ldr	r0, [r0]
   1c478:	cmp	r0, #11
   1c47c:	rsbne	r0, r0, #0
   1c480:	bne	1c308 <strspn@plt+0x18bf8>
   1c484:	b	1c304 <strspn@plt+0x18bf4>
   1c488:	ldr	r2, [r4, #332]	; 0x14c
   1c48c:	str	r3, [fp, #-68]	; 0xffffffbc
   1c490:	cmp	r2, #0
   1c494:	str	r3, [fp, #-64]	; 0xffffffc0
   1c498:	str	r3, [fp, #-60]	; 0xffffffc4
   1c49c:	str	r3, [fp, #-56]	; 0xffffffc8
   1c4a0:	str	r3, [fp, #-52]	; 0xffffffcc
   1c4a4:	str	r3, [fp, #-48]	; 0xffffffd0
   1c4a8:	str	r3, [fp, #-44]	; 0xffffffd4
   1c4ac:	bne	1c4e8 <strspn@plt+0x18dd8>
   1c4b0:	ldr	r3, [r4, #428]	; 0x1ac
   1c4b4:	sub	r1, fp, #68	; 0x44
   1c4b8:	ldr	r0, [r9, #12]
   1c4bc:	movw	r2, #16448	; 0x4040
   1c4c0:	str	r5, [fp, #-60]	; 0xffffffc4
   1c4c4:	str	r3, [fp, #-56]	; 0xffffffc8
   1c4c8:	bl	3110 <sendmsg@plt>
   1c4cc:	subs	r6, r0, #0
   1c4d0:	blt	1c534 <strspn@plt+0x18e24>
   1c4d4:	ldr	r3, [r7]
   1c4d8:	mov	r0, #1
   1c4dc:	add	r6, r3, r6
   1c4e0:	str	r6, [r7]
   1c4e4:	b	1c308 <strspn@plt+0x18bf8>
   1c4e8:	lsl	r3, r2, #2
   1c4ec:	mov	r1, #1
   1c4f0:	add	r3, r3, #26
   1c4f4:	bic	r3, r3, #7
   1c4f8:	sub	sp, sp, r3
   1c4fc:	str	sp, [fp, #-52]	; 0xffffffcc
   1c500:	str	r1, [sp, #4]
   1c504:	mov	r0, sp
   1c508:	str	r1, [sp, #8]
   1c50c:	ldr	r3, [r4, #332]	; 0x14c
   1c510:	add	r3, r3, #3
   1c514:	lsl	r3, r3, #2
   1c518:	str	r3, [r0], #12
   1c51c:	ldr	r2, [r4, #332]	; 0x14c
   1c520:	ldr	r1, [r4, #336]	; 0x150
   1c524:	str	r3, [fp, #-48]	; 0xffffffd0
   1c528:	lsl	r2, r2, #2
   1c52c:	bl	30c8 <memcpy@plt>
   1c530:	b	1c4b0 <strspn@plt+0x18da0>
   1c534:	bl	33f8 <__errno_location@plt>
   1c538:	ldr	r3, [r0]
   1c53c:	cmp	r3, #88	; 0x58
   1c540:	bne	1c468 <strspn@plt+0x18d58>
   1c544:	ldrb	r3, [r9, #24]
   1c548:	mov	r1, r5
   1c54c:	ldr	r0, [r9, #12]
   1c550:	orr	r3, r3, #128	; 0x80
   1c554:	strb	r3, [r9, #24]
   1c558:	ldr	r2, [r4, #428]	; 0x1ac
   1c55c:	bl	34d0 <writev@plt>
   1c560:	mov	r6, r0
   1c564:	b	1c468 <strspn@plt+0x18d58>
   1c568:	bl	314c <__stack_chk_fail@plt>
   1c56c:	ldr	r0, [pc, #240]	; 1c664 <strspn@plt+0x18f54>
   1c570:	mov	r2, #776	; 0x308
   1c574:	ldr	r1, [pc, #236]	; 1c668 <strspn@plt+0x18f58>
   1c578:	ldr	r3, [pc, #236]	; 1c66c <strspn@plt+0x18f5c>
   1c57c:	add	r0, pc, r0
   1c580:	add	r1, pc, r1
   1c584:	add	r3, pc, r3
   1c588:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c58c:	ldr	r0, [pc, #220]	; 1c670 <strspn@plt+0x18f60>
   1c590:	movw	r2, #778	; 0x30a
   1c594:	ldr	r1, [pc, #216]	; 1c674 <strspn@plt+0x18f64>
   1c598:	ldr	r3, [pc, #216]	; 1c678 <strspn@plt+0x18f68>
   1c59c:	add	r0, pc, r0
   1c5a0:	add	r1, pc, r1
   1c5a4:	add	r3, pc, r3
   1c5a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c5ac:	ldr	r0, [pc, #200]	; 1c67c <strspn@plt+0x18f6c>
   1c5b0:	movw	r2, #777	; 0x309
   1c5b4:	ldr	r1, [pc, #196]	; 1c680 <strspn@plt+0x18f70>
   1c5b8:	ldr	r3, [pc, #196]	; 1c684 <strspn@plt+0x18f74>
   1c5bc:	add	r0, pc, r0
   1c5c0:	add	r1, pc, r1
   1c5c4:	add	r3, pc, r3
   1c5c8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c5cc:	ldr	r0, [pc, #180]	; 1c688 <strspn@plt+0x18f78>
   1c5d0:	movw	r2, #779	; 0x30b
   1c5d4:	ldr	r1, [pc, #176]	; 1c68c <strspn@plt+0x18f7c>
   1c5d8:	ldr	r3, [pc, #176]	; 1c690 <strspn@plt+0x18f80>
   1c5dc:	add	r0, pc, r0
   1c5e0:	add	r1, pc, r1
   1c5e4:	add	r3, pc, r3
   1c5e8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c5ec:	ldr	r0, [pc, #160]	; 1c694 <strspn@plt+0x18f84>
   1c5f0:	mov	r2, #81	; 0x51
   1c5f4:	ldr	r1, [pc, #156]	; 1c698 <strspn@plt+0x18f88>
   1c5f8:	ldr	r3, [pc, #156]	; 1c69c <strspn@plt+0x18f8c>
   1c5fc:	add	r0, pc, r0
   1c600:	add	r1, pc, r1
   1c604:	add	r3, pc, r3
   1c608:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c60c:	ldr	r0, [pc, #140]	; 1c6a0 <strspn@plt+0x18f90>
   1c610:	mov	r2, #86	; 0x56
   1c614:	ldr	r1, [pc, #136]	; 1c6a4 <strspn@plt+0x18f94>
   1c618:	ldr	r3, [pc, #136]	; 1c6a8 <strspn@plt+0x18f98>
   1c61c:	add	r0, pc, r0
   1c620:	add	r1, pc, r1
   1c624:	add	r3, pc, r3
   1c628:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c62c:	mov	r3, #0
   1c630:	mvn	r0, #11
   1c634:	str	r3, [r4, #408]	; 0x198
   1c638:	b	1c388 <strspn@plt+0x18c78>
   1c63c:	ldr	r0, [pc, #104]	; 1c6ac <strspn@plt+0x18f9c>
   1c640:	mov	r2, #113	; 0x71
   1c644:	ldr	r1, [pc, #100]	; 1c6b0 <strspn@plt+0x18fa0>
   1c648:	ldr	r3, [pc, #100]	; 1c6b4 <strspn@plt+0x18fa4>
   1c64c:	add	r0, pc, r0
   1c650:	add	r1, pc, r1
   1c654:	add	r3, pc, r3
   1c658:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1c65c:	andeq	pc, r4, r4, asr sl	; <UNPREDICTABLE>
   1c660:	andeq	r0, r0, r8, lsr #5
   1c664:	andeq	r1, r3, r8, asr #24
   1c668:	andeq	r0, r3, r0, ror pc
   1c66c:	andeq	r0, r3, ip, ror #27
   1c670:	andeq	r1, r3, r4, ror #9
   1c674:	andeq	r0, r3, r0, asr pc
   1c678:	andeq	r0, r3, ip, asr #27
   1c67c:	andeq	r6, r3, ip, asr #26
   1c680:	andeq	r0, r3, r0, lsr pc
   1c684:	andeq	r0, r3, ip, lsr #27
   1c688:	strdeq	pc, [r2], -r4
   1c68c:	andeq	r0, r3, r0, lsl pc
   1c690:	andeq	r0, r3, ip, lsl #27
   1c694:	andeq	r1, r3, r8, lsl #9
   1c698:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1c69c:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1c6a0:	andeq	r1, r3, r4, ror r4
   1c6a4:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1c6a8:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1c6ac:	andeq	r1, r3, r0, asr r4
   1c6b0:	andeq	r0, r3, r0, lsr #29
   1c6b4:	andeq	r0, r3, r0, lsr #27
   1c6b8:	ldr	r3, [pc, #940]	; 1ca6c <strspn@plt+0x1935c>
   1c6bc:	ldr	r2, [pc, #940]	; 1ca70 <strspn@plt+0x19360>
   1c6c0:	add	r3, pc, r3
   1c6c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c6c8:	sub	sp, sp, #4160	; 0x1040
   1c6cc:	ldr	r2, [r3, r2]
   1c6d0:	sub	sp, sp, #20
   1c6d4:	add	r1, sp, #8192	; 0x2000
   1c6d8:	subs	r5, r0, #0
   1c6dc:	ldr	r3, [r2]
   1c6e0:	str	r2, [sp, #20]
   1c6e4:	str	r3, [r1, #-4020]	; 0xfffff04c
   1c6e8:	beq	1ca48 <strspn@plt+0x19338>
   1c6ec:	ldr	r3, [r5, #4]
   1c6f0:	sub	r3, r3, #3
   1c6f4:	cmp	r3, #1
   1c6f8:	bhi	1ca28 <strspn@plt+0x19318>
   1c6fc:	add	r4, sp, #80	; 0x50
   1c700:	sub	r6, r4, #56	; 0x38
   1c704:	mov	r1, r6
   1c708:	bl	1ad1c <strspn@plt+0x1760c>
   1c70c:	cmp	r0, #0
   1c710:	blt	1c890 <strspn@plt+0x19180>
   1c714:	add	r2, sp, #4160	; 0x1040
   1c718:	movw	r7, #61384	; 0xefc8
   1c71c:	add	r2, r2, #16
   1c720:	movt	r7, #65535	; 0xffff
   1c724:	ldr	r3, [r5, #36]	; 0x24
   1c728:	ldr	r1, [r2, r7]
   1c72c:	cmp	r3, r1
   1c730:	bcs	1c8b4 <strspn@plt+0x191a4>
   1c734:	ldr	r0, [r5, #32]
   1c738:	bl	317c <realloc@plt>
   1c73c:	cmp	r0, #0
   1c740:	beq	1ca20 <strspn@plt+0x19310>
   1c744:	add	r1, sp, #4160	; 0x1040
   1c748:	ldrb	r3, [r5, #24]
   1c74c:	add	r1, r1, #16
   1c750:	str	r0, [r5, #32]
   1c754:	ubfx	r3, r3, #6, #1
   1c758:	movw	r2, #61388	; 0xefcc
   1c75c:	ldr	ip, [r1, r7]
   1c760:	movt	r2, #65535	; 0xffff
   1c764:	ldr	r1, [r5, #36]	; 0x24
   1c768:	sub	r7, r4, #52	; 0x34
   1c76c:	cmp	r3, #0
   1c770:	rsb	ip, r1, ip
   1c774:	add	r0, r0, r1
   1c778:	add	r1, sp, #4160	; 0x1040
   1c77c:	str	ip, [r7, #4]
   1c780:	add	r1, r1, #16
   1c784:	str	r0, [r1, r2]
   1c788:	beq	1c8c0 <strspn@plt+0x191b0>
   1c78c:	mov	r1, r7
   1c790:	ldr	r0, [r5, #8]
   1c794:	mov	r2, #1
   1c798:	bl	3548 <readv@plt>
   1c79c:	cmp	r0, #0
   1c7a0:	movge	r3, #0
   1c7a4:	blt	1c93c <strspn@plt+0x1922c>
   1c7a8:	cmp	r0, #0
   1c7ac:	beq	1ca18 <strspn@plt+0x19308>
   1c7b0:	cmp	r3, #0
   1c7b4:	ldr	r3, [r5, #36]	; 0x24
   1c7b8:	add	r0, r3, r0
   1c7bc:	str	r0, [r5, #36]	; 0x24
   1c7c0:	beq	1c858 <strspn@plt+0x19148>
   1c7c4:	add	r7, sp, #36	; 0x24
   1c7c8:	ldr	r3, [r7, #20]
   1c7cc:	cmp	r3, #11
   1c7d0:	bls	1c858 <strspn@plt+0x19148>
   1c7d4:	ldr	r4, [r7, #16]
   1c7d8:	cmp	r4, #0
   1c7dc:	beq	1c858 <strspn@plt+0x19148>
   1c7e0:	ldr	fp, [pc, #652]	; 1ca74 <strspn@plt+0x19364>
   1c7e4:	ldr	sl, [pc, #652]	; 1ca78 <strspn@plt+0x19368>
   1c7e8:	ldr	r9, [pc, #652]	; 1ca7c <strspn@plt+0x1936c>
   1c7ec:	add	fp, pc, fp
   1c7f0:	add	sl, pc, sl
   1c7f4:	add	r9, pc, r9
   1c7f8:	ldr	r8, [r4, #4]
   1c7fc:	cmp	r8, #1
   1c800:	beq	1c954 <strspn@plt+0x19244>
   1c804:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1c808:	cmp	r0, #6
   1c80c:	bgt	1c9c4 <strspn@plt+0x192b4>
   1c810:	ldr	r3, [r4]
   1c814:	cmp	r3, #11
   1c818:	bls	1c858 <strspn@plt+0x19148>
   1c81c:	add	r3, r3, #3
   1c820:	ldr	r0, [r7, #16]
   1c824:	bic	r3, r3, #3
   1c828:	ldr	r1, [r7, #20]
   1c82c:	add	r4, r4, r3
   1c830:	add	r2, r4, #12
   1c834:	add	r3, r0, r1
   1c838:	cmp	r3, r2
   1c83c:	bcc	1c858 <strspn@plt+0x19148>
   1c840:	ldr	r2, [r4]
   1c844:	add	r2, r2, #3
   1c848:	bic	r2, r2, #3
   1c84c:	add	r2, r4, r2
   1c850:	cmp	r3, r2
   1c854:	bcs	1c7f8 <strspn@plt+0x190e8>
   1c858:	mov	r1, r6
   1c85c:	mov	r0, r5
   1c860:	bl	1ad1c <strspn@plt+0x1760c>
   1c864:	cmp	r0, #0
   1c868:	blt	1c890 <strspn@plt+0x19180>
   1c86c:	add	r0, sp, #4160	; 0x1040
   1c870:	movw	r3, #61384	; 0xefc8
   1c874:	add	r0, r0, #16
   1c878:	movt	r3, #65535	; 0xffff
   1c87c:	ldr	r2, [r5, #36]	; 0x24
   1c880:	ldr	r1, [r0, r3]
   1c884:	cmp	r2, r1
   1c888:	movcc	r0, #1
   1c88c:	bcs	1c8b4 <strspn@plt+0x191a4>
   1c890:	add	r1, sp, #8192	; 0x2000
   1c894:	ldr	r2, [r1, #-4020]	; 0xfffff04c
   1c898:	ldr	r1, [sp, #20]
   1c89c:	ldr	r3, [r1]
   1c8a0:	cmp	r2, r3
   1c8a4:	bne	1ca68 <strspn@plt+0x19358>
   1c8a8:	add	sp, sp, #4160	; 0x1040
   1c8ac:	add	sp, sp, #20
   1c8b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c8b4:	mov	r0, r5
   1c8b8:	bl	1aa14 <strspn@plt+0x17304>
   1c8bc:	b	1c890 <strspn@plt+0x19180>
   1c8c0:	sub	ip, r4, #44	; 0x2c
   1c8c4:	str	r3, [r4, #-44]	; 0xffffffd4
   1c8c8:	str	r3, [r4, #-40]	; 0xffffffd8
   1c8cc:	movw	r2, #16448	; 0x4040
   1c8d0:	str	r3, [r4, #-20]	; 0xffffffec
   1c8d4:	movt	r2, #16384	; 0x4000
   1c8d8:	ldr	r0, [r5, #8]
   1c8dc:	mov	r1, ip
   1c8e0:	sub	lr, r4, #16
   1c8e4:	movw	r3, #4108	; 0x100c
   1c8e8:	str	r7, [r4, #-36]	; 0xffffffdc
   1c8ec:	mov	r4, #1
   1c8f0:	str	r3, [ip, #20]
   1c8f4:	str	lr, [ip, #16]
   1c8f8:	str	r4, [ip, #12]
   1c8fc:	bl	3608 <recvmsg@plt>
   1c900:	cmp	r0, #0
   1c904:	movge	r3, r4
   1c908:	bge	1c7a8 <strspn@plt+0x19098>
   1c90c:	bl	33f8 <__errno_location@plt>
   1c910:	ldr	r0, [r0]
   1c914:	cmp	r0, #88	; 0x58
   1c918:	bne	1c944 <strspn@plt+0x19234>
   1c91c:	ldrb	r3, [r5, #24]
   1c920:	mov	r1, r7
   1c924:	mov	r2, r4
   1c928:	ldr	r0, [r5, #8]
   1c92c:	orr	r3, r3, #64	; 0x40
   1c930:	strb	r3, [r5, #24]
   1c934:	bl	3548 <readv@plt>
   1c938:	b	1c79c <strspn@plt+0x1908c>
   1c93c:	bl	33f8 <__errno_location@plt>
   1c940:	ldr	r0, [r0]
   1c944:	cmp	r0, #11
   1c948:	rsbne	r0, r0, #0
   1c94c:	moveq	r0, #0
   1c950:	b	1c890 <strspn@plt+0x19180>
   1c954:	ldr	r2, [r4, #8]
   1c958:	cmp	r2, #1
   1c95c:	bne	1c804 <strspn@plt+0x190f4>
   1c960:	ldr	r3, [r4]
   1c964:	ldrb	r2, [r5, #24]
   1c968:	sub	r3, r3, #12
   1c96c:	tst	r2, #2
   1c970:	lsr	r8, r3, #2
   1c974:	beq	1c9f0 <strspn@plt+0x192e0>
   1c978:	ldr	r1, [r5, #404]	; 0x194
   1c97c:	ldr	r0, [r5, #400]	; 0x190
   1c980:	add	r1, r1, #4
   1c984:	add	r1, r1, r8
   1c988:	bl	317c <realloc@plt>
   1c98c:	subs	ip, r0, #0
   1c990:	beq	1ca04 <strspn@plt+0x192f4>
   1c994:	ldr	r0, [r5, #404]	; 0x194
   1c998:	lsl	r2, r8, #2
   1c99c:	add	r1, r4, #12
   1c9a0:	str	ip, [sp, #16]
   1c9a4:	add	r0, ip, r0, lsl #2
   1c9a8:	bl	30c8 <memcpy@plt>
   1c9ac:	ldr	ip, [sp, #16]
   1c9b0:	ldr	r2, [r5, #404]	; 0x194
   1c9b4:	str	ip, [r5, #400]	; 0x190
   1c9b8:	add	r3, r2, r8
   1c9bc:	str	r3, [r5, #404]	; 0x194
   1c9c0:	b	1c810 <strspn@plt+0x19100>
   1c9c4:	str	sl, [sp]
   1c9c8:	mov	r1, #0
   1c9cc:	str	r9, [sp, #4]
   1c9d0:	mov	r2, fp
   1c9d4:	str	r8, [sp, #8]
   1c9d8:	movw	r3, #1013	; 0x3f5
   1c9dc:	ldr	ip, [r4, #8]
   1c9e0:	mov	r0, #7
   1c9e4:	str	ip, [sp, #12]
   1c9e8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1c9ec:	b	1c810 <strspn@plt+0x19100>
   1c9f0:	add	r0, r4, #12
   1c9f4:	mov	r1, r8
   1c9f8:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   1c9fc:	mvn	r0, #4
   1ca00:	b	1c890 <strspn@plt+0x19180>
   1ca04:	add	r0, r4, #12
   1ca08:	mov	r1, r8
   1ca0c:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   1ca10:	mvn	r0, #11
   1ca14:	b	1c890 <strspn@plt+0x19180>
   1ca18:	mvn	r0, #103	; 0x67
   1ca1c:	b	1c890 <strspn@plt+0x19180>
   1ca20:	mvn	r0, #11
   1ca24:	b	1c890 <strspn@plt+0x19180>
   1ca28:	ldr	r0, [pc, #80]	; 1ca80 <strspn@plt+0x19370>
   1ca2c:	movw	r2, #941	; 0x3ad
   1ca30:	ldr	r1, [pc, #76]	; 1ca84 <strspn@plt+0x19374>
   1ca34:	ldr	r3, [pc, #76]	; 1ca88 <strspn@plt+0x19378>
   1ca38:	add	r0, pc, r0
   1ca3c:	add	r1, pc, r1
   1ca40:	add	r3, pc, r3
   1ca44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ca48:	ldr	r0, [pc, #60]	; 1ca8c <strspn@plt+0x1937c>
   1ca4c:	mov	r2, #940	; 0x3ac
   1ca50:	ldr	r1, [pc, #56]	; 1ca90 <strspn@plt+0x19380>
   1ca54:	ldr	r3, [pc, #56]	; 1ca94 <strspn@plt+0x19384>
   1ca58:	add	r0, pc, r0
   1ca5c:	add	r1, pc, r1
   1ca60:	add	r3, pc, r3
   1ca64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ca68:	bl	314c <__stack_chk_fail@plt>
   1ca6c:	andeq	pc, r4, r8, lsr r6	; <UNPREDICTABLE>
   1ca70:	andeq	r0, r0, r8, lsr #5
   1ca74:	andeq	r0, r3, r4, lsl #26
   1ca78:	andeq	r0, r3, ip, asr #23
   1ca7c:	andeq	r1, r3, r8, ror #1
   1ca80:	muleq	r2, r8, lr
   1ca84:			; <UNDEFINED> instruction: 0x00030ab4
   1ca88:	andeq	r0, r3, r4, ror #18
   1ca8c:	andeq	r1, r3, ip, ror #14
   1ca90:	muleq	r3, r4, sl
   1ca94:	andeq	r0, r3, r4, asr #18
   1ca98:	ldr	r3, [pc, #292]	; 1cbc4 <strspn@plt+0x194b4>
   1ca9c:	mov	r2, #0
   1caa0:	push	{r4, r5, r6, r7, lr}
   1caa4:	mov	r4, r0
   1caa8:	ldr	r0, [pc, #280]	; 1cbc8 <strspn@plt+0x194b8>
   1caac:	add	r3, pc, r3
   1cab0:	ldr	r6, [r4, #4]
   1cab4:	sub	sp, sp, #36	; 0x24
   1cab8:	ldr	r1, [r4, #12]
   1cabc:	mov	r5, #4
   1cac0:	ldr	r7, [r3, r0]
   1cac4:	cmp	r6, #1
   1cac8:	str	r2, [sp, #24]
   1cacc:	str	r1, [sp, #20]
   1cad0:	ldr	r3, [r7]
   1cad4:	str	r2, [sp, #12]
   1cad8:	str	r5, [sp, #16]
   1cadc:	str	r3, [sp, #28]
   1cae0:	strh	r5, [sp, #24]
   1cae4:	bne	1cba4 <strspn@plt+0x19494>
   1cae8:	add	r0, sp, #20
   1caec:	mov	r1, r6
   1caf0:	bl	31d0 <poll@plt>
   1caf4:	cmp	r0, #0
   1caf8:	blt	1cb74 <strspn@plt+0x19464>
   1cafc:	ldrh	r0, [sp, #26]
   1cb00:	ands	r0, r0, #28
   1cb04:	bne	1cb20 <strspn@plt+0x19410>
   1cb08:	ldr	r2, [sp, #28]
   1cb0c:	ldr	r3, [r7]
   1cb10:	cmp	r2, r3
   1cb14:	bne	1cba0 <strspn@plt+0x19490>
   1cb18:	add	sp, sp, #36	; 0x24
   1cb1c:	pop	{r4, r5, r6, r7, pc}
   1cb20:	ldr	r0, [r4, #12]
   1cb24:	add	ip, sp, #16
   1cb28:	mov	r1, r6
   1cb2c:	mov	r2, r5
   1cb30:	add	r3, sp, #12
   1cb34:	str	ip, [sp]
   1cb38:	bl	3230 <getsockopt@plt>
   1cb3c:	cmp	r0, #0
   1cb40:	blt	1cb84 <strspn@plt+0x19474>
   1cb44:	ldr	r3, [sp, #12]
   1cb48:	cmp	r3, #0
   1cb4c:	beq	1cb60 <strspn@plt+0x19450>
   1cb50:	str	r3, [r4, #320]	; 0x140
   1cb54:	mov	r0, r4
   1cb58:	bl	11bb0 <strspn@plt+0xe4a0>
   1cb5c:	b	1cb08 <strspn@plt+0x193f8>
   1cb60:	ldrh	r3, [sp, #26]
   1cb64:	tst	r3, #24
   1cb68:	beq	1cb94 <strspn@plt+0x19484>
   1cb6c:	mov	r3, #111	; 0x6f
   1cb70:	b	1cb50 <strspn@plt+0x19440>
   1cb74:	bl	33f8 <__errno_location@plt>
   1cb78:	ldr	r0, [r0]
   1cb7c:	rsb	r0, r0, #0
   1cb80:	b	1cb08 <strspn@plt+0x193f8>
   1cb84:	bl	33f8 <__errno_location@plt>
   1cb88:	ldr	r3, [r0]
   1cb8c:	str	r3, [r4, #320]	; 0x140
   1cb90:	b	1cb54 <strspn@plt+0x19444>
   1cb94:	mov	r0, r4
   1cb98:	bl	1bb44 <strspn@plt+0x18434>
   1cb9c:	b	1cb08 <strspn@plt+0x193f8>
   1cba0:	bl	314c <__stack_chk_fail@plt>
   1cba4:	ldr	r0, [pc, #32]	; 1cbcc <strspn@plt+0x194bc>
   1cba8:	movw	r2, #1035	; 0x40b
   1cbac:	ldr	r1, [pc, #28]	; 1cbd0 <strspn@plt+0x194c0>
   1cbb0:	ldr	r3, [pc, #28]	; 1cbd4 <strspn@plt+0x194c4>
   1cbb4:	add	r0, pc, r0
   1cbb8:	add	r1, pc, r1
   1cbbc:	add	r3, pc, r3
   1cbc0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1cbc4:	andeq	pc, r4, ip, asr #4
   1cbc8:	andeq	r0, r0, r8, lsr #5
   1cbcc:	strdeq	r0, [r3], -r8
   1cbd0:	andeq	r0, r3, r8, lsr r9
   1cbd4:	muleq	r3, r4, r8
   1cbd8:	push	{r4, lr}
   1cbdc:	subs	r4, r0, #0
   1cbe0:	beq	1cc30 <strspn@plt+0x19520>
   1cbe4:	ldr	r3, [r4, #4]
   1cbe8:	cmp	r3, #2
   1cbec:	bne	1cc50 <strspn@plt+0x19540>
   1cbf0:	mov	r0, #1
   1cbf4:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   1cbf8:	mov	r3, #368	; 0x170
   1cbfc:	ldrd	r2, [r3, r4]
   1cc00:	cmp	r1, r3
   1cc04:	cmpeq	r0, r2
   1cc08:	bcs	1cc28 <strspn@plt+0x19518>
   1cc0c:	mov	r0, r4
   1cc10:	bl	1b4f8 <strspn@plt+0x17de8>
   1cc14:	cmp	r0, #0
   1cc18:	popne	{r4, pc}
   1cc1c:	mov	r0, r4
   1cc20:	pop	{r4, lr}
   1cc24:	b	1b96c <strspn@plt+0x1825c>
   1cc28:	mvn	r0, #109	; 0x6d
   1cc2c:	pop	{r4, pc}
   1cc30:	ldr	r0, [pc, #56]	; 1cc70 <strspn@plt+0x19560>
   1cc34:	movw	r2, #1060	; 0x424
   1cc38:	ldr	r1, [pc, #52]	; 1cc74 <strspn@plt+0x19564>
   1cc3c:	ldr	r3, [pc, #52]	; 1cc78 <strspn@plt+0x19568>
   1cc40:	add	r0, pc, r0
   1cc44:	add	r1, pc, r1
   1cc48:	add	r3, pc, r3
   1cc4c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1cc50:	ldr	r0, [pc, #36]	; 1cc7c <strspn@plt+0x1956c>
   1cc54:	movw	r2, #1061	; 0x425
   1cc58:	ldr	r1, [pc, #32]	; 1cc80 <strspn@plt+0x19570>
   1cc5c:	ldr	r3, [pc, #32]	; 1cc84 <strspn@plt+0x19574>
   1cc60:	add	r0, pc, r0
   1cc64:	add	r1, pc, r1
   1cc68:	add	r3, pc, r3
   1cc6c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1cc70:	andeq	lr, r2, r4, lsl ip
   1cc74:	andeq	r0, r3, ip, lsr #17
   1cc78:	andeq	r0, r3, r4, lsr #16
   1cc7c:	andeq	r0, r3, ip, asr ip
   1cc80:	andeq	r0, r3, ip, lsl #17
   1cc84:	andeq	r0, r3, r4, lsl #16
   1cc88:	cmp	r0, #0
   1cc8c:	push	{r3, r4, r5, r6, r7, lr}
   1cc90:	beq	1ccf8 <strspn@plt+0x195e8>
   1cc94:	cmp	r2, #0
   1cc98:	beq	1cd18 <strspn@plt+0x19608>
   1cc9c:	ldr	r3, [r0]
   1cca0:	mov	r6, #32
   1cca4:	mov	r7, #0
   1cca8:	mov	r4, #2
   1ccac:	add	r3, r3, #7
   1ccb0:	mov	r5, #0
   1ccb4:	bic	r3, r3, #7
   1ccb8:	str	r3, [r0]
   1ccbc:	mov	ip, #0
   1ccc0:	strd	r6, [r3]
   1ccc4:	ldr	r3, [r0]
   1ccc8:	strd	r4, [r3, #8]
   1cccc:	ldr	r3, [r0]
   1ccd0:	str	r1, [r3, #24]
   1ccd4:	str	ip, [r3, #28]
   1ccd8:	ldr	r3, [r0]
   1ccdc:	str	r2, [r3, #16]
   1cce0:	str	ip, [r3, #20]
   1cce4:	ldr	r3, [r0]
   1cce8:	ldr	r2, [r3]
   1ccec:	add	r3, r3, r2
   1ccf0:	str	r3, [r0]
   1ccf4:	pop	{r3, r4, r5, r6, r7, pc}
   1ccf8:	ldr	r0, [pc, #56]	; 1cd38 <strspn@plt+0x19628>
   1ccfc:	mov	r2, #70	; 0x46
   1cd00:	ldr	r1, [pc, #52]	; 1cd3c <strspn@plt+0x1962c>
   1cd04:	ldr	r3, [pc, #52]	; 1cd40 <strspn@plt+0x19630>
   1cd08:	add	r0, pc, r0
   1cd0c:	add	r1, pc, r1
   1cd10:	add	r3, pc, r3
   1cd14:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1cd18:	ldr	r0, [pc, #36]	; 1cd44 <strspn@plt+0x19634>
   1cd1c:	mov	r2, #71	; 0x47
   1cd20:	ldr	r1, [pc, #32]	; 1cd48 <strspn@plt+0x19638>
   1cd24:	ldr	r3, [pc, #32]	; 1cd4c <strspn@plt+0x1963c>
   1cd28:	add	r0, pc, r0
   1cd2c:	add	r1, pc, r1
   1cd30:	add	r3, pc, r3
   1cd34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1cd38:	andeq	r8, r3, r0, rrx
   1cd3c:	andeq	r0, r3, r0, ror #31
   1cd40:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   1cd44:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1cd48:	andeq	r0, r3, r0, asr #31
   1cd4c:	andeq	r0, r3, r4, ror pc
   1cd50:	cmp	r0, #0
   1cd54:	push	{r3, r4, r5, r6, r7, lr}
   1cd58:	mov	r6, r1
   1cd5c:	mov	r7, r2
   1cd60:	beq	1cdc8 <strspn@plt+0x196b8>
   1cd64:	cmp	r1, #0
   1cd68:	beq	1cde8 <strspn@plt+0x196d8>
   1cd6c:	cmp	r2, #0
   1cd70:	popeq	{r3, r4, r5, r6, r7, pc}
   1cd74:	mov	r3, #976	; 0x3d0
   1cd78:	mov	r4, #1
   1cd7c:	ldrd	r0, [r0, r3]
   1cd80:	mov	r5, #0
   1cd84:	and	r0, r0, r4
   1cd88:	and	r1, r1, r5
   1cd8c:	orrs	r3, r0, r1
   1cd90:	popeq	{r3, r4, r5, r6, r7, pc}
   1cd94:	ldrd	r0, [r2, #16]
   1cd98:	mov	r3, #0
   1cd9c:	mov	r2, #1000	; 0x3e8
   1cda0:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   1cda4:	mov	r2, #1000	; 0x3e8
   1cda8:	mov	r3, #0
   1cdac:	strd	r0, [r6, #208]	; 0xd0
   1cdb0:	ldrd	r0, [r7, #8]
   1cdb4:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   1cdb8:	strd	r0, [r6, #200]	; 0xc8
   1cdbc:	ldrd	r2, [r7]
   1cdc0:	strd	r2, [r6, #216]	; 0xd8
   1cdc4:	pop	{r3, r4, r5, r6, r7, pc}
   1cdc8:	ldr	r0, [pc, #56]	; 1ce08 <strspn@plt+0x196f8>
   1cdcc:	mov	r2, #400	; 0x190
   1cdd0:	ldr	r1, [pc, #52]	; 1ce0c <strspn@plt+0x196fc>
   1cdd4:	ldr	r3, [pc, #52]	; 1ce10 <strspn@plt+0x19700>
   1cdd8:	add	r0, pc, r0
   1cddc:	add	r1, pc, r1
   1cde0:	add	r3, pc, r3
   1cde4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1cde8:	ldr	r0, [pc, #36]	; 1ce14 <strspn@plt+0x19704>
   1cdec:	movw	r2, #401	; 0x191
   1cdf0:	ldr	r1, [pc, #32]	; 1ce18 <strspn@plt+0x19708>
   1cdf4:	ldr	r3, [pc, #32]	; 1ce1c <strspn@plt+0x1970c>
   1cdf8:	add	r0, pc, r0
   1cdfc:	add	r1, pc, r1
   1ce00:	add	r3, pc, r3
   1ce04:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ce08:	andeq	r1, r3, ip, ror #7
   1ce0c:	andeq	r0, r3, r0, lsl pc
   1ce10:	andeq	r1, r3, r4, lsr #10
   1ce14:	andeq	r6, r3, r0, lsl r5
   1ce18:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1ce1c:	andeq	r1, r3, r4, lsl #10
   1ce20:	ldr	r3, [pc, #3548]	; 1dc04 <strspn@plt+0x1a4f4>
   1ce24:	ldr	r2, [pc, #3548]	; 1dc08 <strspn@plt+0x1a4f8>
   1ce28:	add	r3, pc, r3
   1ce2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce30:	subs	fp, r0, #0
   1ce34:	ldr	r2, [r3, r2]
   1ce38:	sub	sp, sp, #92	; 0x5c
   1ce3c:	mov	r7, #0
   1ce40:	mov	r5, r1
   1ce44:	str	r7, [sp, #80]	; 0x50
   1ce48:	ldr	r3, [r2]
   1ce4c:	str	r2, [sp, #68]	; 0x44
   1ce50:	str	r3, [sp, #84]	; 0x54
   1ce54:	beq	1db3c <strspn@plt+0x1a42c>
   1ce58:	cmp	r1, #0
   1ce5c:	beq	1db1c <strspn@plt+0x1a40c>
   1ce60:	ldrd	r2, [r5, #40]	; 0x28
   1ce64:	movw	r0, #30067	; 0x7573
   1ce68:	movw	r1, #30067	; 0x7573
   1ce6c:	movt	r0, #17474	; 0x4442
   1ce70:	movt	r1, #17474	; 0x4442
   1ce74:	cmp	r3, r1
   1ce78:	cmpeq	r2, r0
   1ce7c:	bne	1dbd0 <strspn@plt+0x1a4c0>
   1ce80:	ldr	r6, [r5]
   1ce84:	add	r4, r5, #64	; 0x40
   1ce88:	str	r7, [sp, #40]	; 0x28
   1ce8c:	add	r3, r5, r6
   1ce90:	cmp	r4, r3
   1ce94:	bcs	1d9c8 <strspn@plt+0x1a2b8>
   1ce98:	cmp	r5, r4
   1ce9c:	bhi	1d9c8 <strspn@plt+0x1a2b8>
   1cea0:	mov	ip, r6
   1cea4:	str	r7, [sp, #44]	; 0x2c
   1cea8:	str	r7, [sp, #56]	; 0x38
   1ceac:	mov	r8, r7
   1ceb0:	str	r7, [sp, #64]	; 0x40
   1ceb4:	mov	r9, r4
   1ceb8:	str	r7, [sp, #60]	; 0x3c
   1cebc:	mov	r6, r7
   1cec0:	str	r7, [sp, #48]	; 0x30
   1cec4:	str	r4, [sp, #72]	; 0x48
   1cec8:	str	fp, [sp, #76]	; 0x4c
   1cecc:	str	r7, [sp, #32]
   1ced0:	b	1cf18 <strspn@plt+0x19808>
   1ced4:	cmp	r1, #0
   1ced8:	cmpeq	r0, #5
   1cedc:	beq	1cfa4 <strspn@plt+0x19894>
   1cee0:	movw	sl, #4107	; 0x100b
   1cee4:	mov	fp, #0
   1cee8:	cmp	r1, fp
   1ceec:	cmpeq	r0, sl
   1cef0:	addeq	sl, r9, #16
   1cef4:	streq	sl, [sp, #56]	; 0x38
   1cef8:	add	r1, r2, #7
   1cefc:	add	r2, r5, ip
   1cf00:	bic	r1, r1, #7
   1cf04:	add	r9, r9, r1
   1cf08:	cmp	r9, r2
   1cf0c:	bcs	1cfe8 <strspn@plt+0x198d8>
   1cf10:	cmp	r5, r9
   1cf14:	bhi	1cfe8 <strspn@plt+0x198d8>
   1cf18:	ldrd	r0, [r9, #8]
   1cf1c:	ldr	r2, [r9]
   1cf20:	cmp	r1, #0
   1cf24:	cmpeq	r0, #4
   1cf28:	beq	1cf80 <strspn@plt+0x19870>
   1cf2c:	bhi	1ced4 <strspn@plt+0x197c4>
   1cf30:	cmp	r1, #0
   1cf34:	cmpeq	r0, #3
   1cf38:	bne	1cef8 <strspn@plt+0x197e8>
   1cf3c:	cmp	r8, #0
   1cf40:	ldr	r3, [sp, #32]
   1cf44:	mov	sl, #0
   1cf48:	str	sl, [sp, #44]	; 0x2c
   1cf4c:	ldrne	r1, [r9, #24]
   1cf50:	ldreq	r8, [r9, #24]
   1cf54:	ldreq	fp, [r9, #16]
   1cf58:	addne	r1, r5, r1
   1cf5c:	ldrne	r6, [r9, #16]
   1cf60:	addeq	r8, r5, r8
   1cf64:	strne	r1, [sp, #48]	; 0x30
   1cf68:	moveq	r6, fp
   1cf6c:	streq	fp, [sp, #60]	; 0x3c
   1cf70:	add	r3, r3, r6
   1cf74:	streq	r8, [sp, #48]	; 0x30
   1cf78:	str	r3, [sp, #32]
   1cf7c:	b	1cef8 <strspn@plt+0x197e8>
   1cf80:	cmp	r8, #0
   1cf84:	beq	1d9c8 <strspn@plt+0x1a2b8>
   1cf88:	ldr	r3, [sp, #32]
   1cf8c:	mov	fp, #1
   1cf90:	ldr	r1, [r9, #24]
   1cf94:	str	fp, [sp, #44]	; 0x2c
   1cf98:	add	r3, r3, r1
   1cf9c:	str	r3, [sp, #32]
   1cfa0:	b	1cef8 <strspn@plt+0x197e8>
   1cfa4:	sub	r2, r2, #16
   1cfa8:	ldr	r0, [sp, #40]	; 0x28
   1cfac:	lsr	r4, r2, #2
   1cfb0:	add	sl, r7, r4
   1cfb4:	lsl	r1, sl, #2
   1cfb8:	bl	317c <realloc@plt>
   1cfbc:	subs	lr, r0, #0
   1cfc0:	beq	1da48 <strspn@plt+0x1a338>
   1cfc4:	add	r0, lr, r7, lsl #2
   1cfc8:	lsl	r2, r4, #2
   1cfcc:	add	r1, r9, #16
   1cfd0:	str	lr, [sp, #40]	; 0x28
   1cfd4:	mov	r7, sl
   1cfd8:	bl	30c8 <memcpy@plt>
   1cfdc:	ldr	r2, [r9]
   1cfe0:	ldr	ip, [r5]
   1cfe4:	b	1cef8 <strspn@plt+0x197e8>
   1cfe8:	ldr	ip, [sp, #44]	; 0x2c
   1cfec:	str	r6, [sp, #64]	; 0x40
   1cff0:	cmp	ip, #0
   1cff4:	ldr	sl, [sp, #32]
   1cff8:	ldr	r4, [sp, #72]	; 0x48
   1cffc:	ldr	fp, [sp, #76]	; 0x4c
   1d000:	bne	1d9c8 <strspn@plt+0x1a2b8>
   1d004:	cmp	r8, #0
   1d008:	beq	1d9c8 <strspn@plt+0x1a2b8>
   1d00c:	ldr	r3, [sp, #60]	; 0x3c
   1d010:	cmp	r3, #15
   1d014:	bls	1d9c8 <strspn@plt+0x1a2b8>
   1d018:	ldrb	r3, [r8, #3]
   1d01c:	cmp	r3, #2
   1d020:	bne	1d90c <strspn@plt+0x1a1fc>
   1d024:	ldrb	r3, [r8]
   1d028:	cmp	r3, #108	; 0x6c
   1d02c:	bne	1d90c <strspn@plt+0x1a1fc>
   1d030:	ldr	ip, [sp, #44]	; 0x2c
   1d034:	mov	r1, r8
   1d038:	ldr	r9, [sp, #64]	; 0x40
   1d03c:	mov	r0, fp
   1d040:	str	sl, [sp, #4]
   1d044:	ldr	r8, [sp, #56]	; 0x38
   1d048:	ldr	sl, [sp, #40]	; 0x28
   1d04c:	str	ip, [sp, #16]
   1d050:	str	ip, [sp, #24]
   1d054:	add	ip, sp, #80	; 0x50
   1d058:	str	r9, [sp]
   1d05c:	ldr	r2, [sp, #60]	; 0x3c
   1d060:	str	sl, [sp, #8]
   1d064:	ldr	r3, [sp, #48]	; 0x30
   1d068:	str	r7, [sp, #12]
   1d06c:	str	r8, [sp, #20]
   1d070:	str	ip, [sp, #28]
   1d074:	bl	23758 <strspn@plt+0x20048>
   1d078:	cmp	r0, #0
   1d07c:	blt	1d914 <strspn@plt+0x1a204>
   1d080:	ldr	ip, [sp, #80]	; 0x50
   1d084:	mov	r7, #392	; 0x188
   1d088:	ldrd	r2, [fp, r7]
   1d08c:	mov	r1, #0
   1d090:	mov	r0, #805306368	; 0x30000000
   1d094:	ldrd	r8, [ip, #56]	; 0x38
   1d098:	and	r3, r3, r1
   1d09c:	and	r2, r2, r0
   1d0a0:	orr	r2, r2, r8
   1d0a4:	orr	r3, r3, r9
   1d0a8:	strd	r2, [ip, #56]	; 0x38
   1d0ac:	ldr	r6, [r5]
   1d0b0:	add	r1, r5, r6
   1d0b4:	cmp	r4, r1
   1d0b8:	bcs	1da9c <strspn@plt+0x1a38c>
   1d0bc:	ldr	r9, [pc, #2888]	; 1dc0c <strspn@plt+0x1a4fc>
   1d0c0:	mov	sl, #0
   1d0c4:	ldr	r8, [pc, #2884]	; 1dc10 <strspn@plt+0x1a500>
   1d0c8:	add	r9, pc, r9
   1d0cc:	str	r9, [sp, #60]	; 0x3c
   1d0d0:	ldr	r9, [pc, #2876]	; 1dc14 <strspn@plt+0x1a504>
   1d0d4:	add	r8, pc, r8
   1d0d8:	str	sl, [sp, #56]	; 0x38
   1d0dc:	add	r9, pc, r9
   1d0e0:	str	r8, [sp, #64]	; 0x40
   1d0e4:	str	r9, [sp, #72]	; 0x48
   1d0e8:	str	sl, [sp, #44]	; 0x2c
   1d0ec:	b	1d1a8 <strspn@plt+0x19a98>
   1d0f0:	movw	r2, #4105	; 0x1009
   1d0f4:	mov	r3, #0
   1d0f8:	cmp	r9, r3
   1d0fc:	cmpeq	r8, r2
   1d100:	beq	1d3b4 <strspn@plt+0x19ca4>
   1d104:	bhi	1d274 <strspn@plt+0x19b64>
   1d108:	movw	r2, #4102	; 0x1006
   1d10c:	mov	r3, #0
   1d110:	cmp	r9, r3
   1d114:	cmpeq	r8, r2
   1d118:	beq	1d39c <strspn@plt+0x19c8c>
   1d11c:	bcc	1d384 <strspn@plt+0x19c74>
   1d120:	movw	r2, #4103	; 0x1007
   1d124:	mov	r3, #0
   1d128:	cmp	r9, r3
   1d12c:	cmpeq	r8, r2
   1d130:	beq	1d514 <strspn@plt+0x19e04>
   1d134:	movw	r2, #4104	; 0x1008
   1d138:	mov	r3, #0
   1d13c:	cmp	r9, r3
   1d140:	cmpeq	r8, r2
   1d144:	bne	1d4dc <strspn@plt+0x19dcc>
   1d148:	ldr	r1, [sp, #80]	; 0x50
   1d14c:	add	r3, r4, #16
   1d150:	sub	r0, r0, #16
   1d154:	mov	r8, #16384	; 0x4000
   1d158:	mov	r9, #0
   1d15c:	str	r0, [r1, #128]	; 0x80
   1d160:	str	r3, [r1, #124]	; 0x7c
   1d164:	ldrd	r2, [fp, r7]
   1d168:	and	r2, r2, r8
   1d16c:	and	r3, r3, r9
   1d170:	ldrd	r8, [r1, #56]	; 0x38
   1d174:	orr	r2, r2, r8
   1d178:	orr	r3, r3, r9
   1d17c:	strd	r2, [r1, #56]	; 0x38
   1d180:	ldr	sl, [r4]
   1d184:	ldr	r6, [r5]
   1d188:	add	sl, sl, #7
   1d18c:	add	r3, r5, r6
   1d190:	bic	sl, sl, #7
   1d194:	add	r4, r4, sl
   1d198:	cmp	r4, r3
   1d19c:	bcs	1d848 <strspn@plt+0x1a138>
   1d1a0:	cmp	r5, r4
   1d1a4:	bhi	1d848 <strspn@plt+0x1a138>
   1d1a8:	ldrd	r8, [r4, #8]
   1d1ac:	movw	r2, #4100	; 0x1004
   1d1b0:	ldrd	r0, [r4]
   1d1b4:	mov	r3, #0
   1d1b8:	cmp	r9, r3
   1d1bc:	cmpeq	r8, r2
   1d1c0:	mov	sl, r0
   1d1c4:	beq	1d454 <strspn@plt+0x19d44>
   1d1c8:	bhi	1d0f0 <strspn@plt+0x199e0>
   1d1cc:	cmp	r9, #0
   1d1d0:	cmpeq	r8, #10
   1d1d4:	beq	1d40c <strspn@plt+0x19cfc>
   1d1d8:	bls	1d2f0 <strspn@plt+0x19be0>
   1d1dc:	movw	r2, #4097	; 0x1001
   1d1e0:	mov	r3, #0
   1d1e4:	cmp	r9, r3
   1d1e8:	cmpeq	r8, r2
   1d1ec:	beq	1d634 <strspn@plt+0x19f24>
   1d1f0:	bls	1d35c <strspn@plt+0x19c4c>
   1d1f4:	movw	r2, #4098	; 0x1002
   1d1f8:	mov	r3, #0
   1d1fc:	cmp	r9, r3
   1d200:	cmpeq	r8, r2
   1d204:	beq	1d52c <strspn@plt+0x19e1c>
   1d208:	movw	r2, #4099	; 0x1003
   1d20c:	mov	r3, #0
   1d210:	cmp	r9, r3
   1d214:	cmpeq	r8, r2
   1d218:	bne	1d4dc <strspn@plt+0x19dcc>
   1d21c:	ldrd	r2, [fp, r7]
   1d220:	mov	r8, #1024	; 0x400
   1d224:	mov	r9, #0
   1d228:	and	r2, r2, r8
   1d22c:	and	r3, r3, r9
   1d230:	orrs	ip, r2, r3
   1d234:	beq	1d188 <strspn@plt+0x19a78>
   1d238:	ldr	r3, [sp, #80]	; 0x50
   1d23c:	subs	r0, r0, #16
   1d240:	sbc	r1, r1, #0
   1d244:	lsr	r2, r0, #2
   1d248:	orr	r2, r2, r1, lsl #30
   1d24c:	ldrd	r0, [r3, #56]	; 0x38
   1d250:	str	r2, [r3, #100]	; 0x64
   1d254:	add	r2, r4, #16
   1d258:	orr	r0, r0, r8
   1d25c:	str	r2, [r3, #96]	; 0x60
   1d260:	orr	r1, r1, r9
   1d264:	strd	r0, [r3, #56]	; 0x38
   1d268:	ldr	sl, [r4]
   1d26c:	ldr	r6, [r5]
   1d270:	b	1d188 <strspn@plt+0x19a78>
   1d274:	movw	r2, #4107	; 0x100b
   1d278:	mov	r3, #0
   1d27c:	cmp	r9, r3
   1d280:	cmpeq	r8, r2
   1d284:	beq	1d188 <strspn@plt+0x19a78>
   1d288:	bcc	1d5dc <strspn@plt+0x19ecc>
   1d28c:	movw	r2, #4108	; 0x100c
   1d290:	mov	r3, #0
   1d294:	cmp	r9, r3
   1d298:	cmpeq	r8, r2
   1d29c:	beq	1d584 <strspn@plt+0x19e74>
   1d2a0:	movw	r2, #4109	; 0x100d
   1d2a4:	mov	r3, #0
   1d2a8:	cmp	r9, r3
   1d2ac:	cmpeq	r8, r2
   1d2b0:	bne	1d4dc <strspn@plt+0x19dcc>
   1d2b4:	ldr	ip, [sp, #80]	; 0x50
   1d2b8:	mov	r0, #1073741824	; 0x40000000
   1d2bc:	mov	r1, #0
   1d2c0:	add	r3, r4, #16
   1d2c4:	str	r3, [ip, #188]	; 0xbc
   1d2c8:	ldrd	r2, [fp, r7]
   1d2cc:	ldrd	r8, [ip, #56]	; 0x38
   1d2d0:	and	r2, r2, r0
   1d2d4:	and	r3, r3, r1
   1d2d8:	orr	r2, r2, r8
   1d2dc:	orr	r3, r3, r9
   1d2e0:	strd	r2, [ip, #56]	; 0x38
   1d2e4:	ldr	sl, [r4]
   1d2e8:	ldr	r6, [r5]
   1d2ec:	b	1d188 <strspn@plt+0x19a78>
   1d2f0:	cmp	r9, #0
   1d2f4:	cmpeq	r8, #4
   1d2f8:	beq	1d7dc <strspn@plt+0x1a0cc>
   1d2fc:	cmp	r9, #0
   1d300:	cmpeq	r8, #5
   1d304:	beq	1d188 <strspn@plt+0x19a78>
   1d308:	cmp	r9, #0
   1d30c:	cmpeq	r8, #3
   1d310:	bne	1d4dc <strspn@plt+0x19dcc>
   1d314:	ldr	ip, [sp, #80]	; 0x50
   1d318:	ldrd	r2, [r4, #16]
   1d31c:	ldr	r9, [sp, #44]	; 0x2c
   1d320:	ldr	r8, [ip, #260]	; 0x104
   1d324:	adds	r0, r2, r9
   1d328:	mov	r9, #0
   1d32c:	add	r8, r8, #7
   1d330:	adc	r1, r3, #0
   1d334:	bic	r8, r8, #7
   1d338:	add	r8, r8, #16
   1d33c:	str	r8, [sp, #76]	; 0x4c
   1d340:	cmp	r1, r9
   1d344:	cmpeq	r0, r8
   1d348:	bhi	1d9d0 <strspn@plt+0x1a2c0>
   1d34c:	ldr	r9, [sp, #44]	; 0x2c
   1d350:	add	r9, r9, r2
   1d354:	str	r9, [sp, #44]	; 0x2c
   1d358:	b	1d188 <strspn@plt+0x19a78>
   1d35c:	cmp	r9, #0
   1d360:	cmpeq	r8, #4096	; 0x1000
   1d364:	bne	1d4dc <strspn@plt+0x19dcc>
   1d368:	mov	r0, fp
   1d36c:	ldr	r1, [sp, #80]	; 0x50
   1d370:	add	r2, r4, #16
   1d374:	bl	1cd50 <strspn@plt+0x19640>
   1d378:	ldr	sl, [r4]
   1d37c:	ldr	r6, [r5]
   1d380:	b	1d188 <strspn@plt+0x19a78>
   1d384:	ldr	ip, [sp, #80]	; 0x50
   1d388:	add	r3, r4, #16
   1d38c:	mov	r0, #4096	; 0x1000
   1d390:	mov	r1, #0
   1d394:	str	r3, [ip, #116]	; 0x74
   1d398:	b	1d2c8 <strspn@plt+0x19bb8>
   1d39c:	ldr	ip, [sp, #80]	; 0x50
   1d3a0:	add	r3, r4, #16
   1d3a4:	mov	r0, #2048	; 0x800
   1d3a8:	mov	r1, #0
   1d3ac:	str	r3, [ip, #112]	; 0x70
   1d3b0:	b	1d2c8 <strspn@plt+0x19bb8>
   1d3b4:	ldr	r1, [sp, #80]	; 0x50
   1d3b8:	add	r3, r4, #16
   1d3bc:	mov	r8, #2064384	; 0x1f8000
   1d3c0:	mov	r9, #0
   1d3c4:	mov	r0, fp
   1d3c8:	str	r3, [r1, #136]	; 0x88
   1d3cc:	ldrd	r2, [fp, r7]
   1d3d0:	and	r8, r8, r2
   1d3d4:	and	r9, r9, r3
   1d3d8:	ldrd	r2, [r1, #56]	; 0x38
   1d3dc:	orr	r2, r2, r8
   1d3e0:	orr	r3, r3, r9
   1d3e4:	strd	r2, [r1, #56]	; 0x38
   1d3e8:	bl	15e5c <strspn@plt+0x1274c>
   1d3ec:	subs	r6, r0, #0
   1d3f0:	blt	1daac <strspn@plt+0x1a39c>
   1d3f4:	ldr	r2, [fp, #1100]	; 0x44c
   1d3f8:	ldr	r3, [sp, #80]	; 0x50
   1d3fc:	str	r2, [r3, #184]	; 0xb8
   1d400:	ldr	sl, [r4]
   1d404:	ldr	r6, [r5]
   1d408:	b	1d188 <strspn@plt+0x19a78>
   1d40c:	add	r9, r4, #16
   1d410:	str	r9, [sp, #56]	; 0x38
   1d414:	mov	r0, r9
   1d418:	bl	19f90 <strspn@plt+0x16880>
   1d41c:	cmp	r0, #0
   1d420:	bne	1d188 <strspn@plt+0x19a78>
   1d424:	ldr	r0, [sp, #80]	; 0x50
   1d428:	mvn	r6, #73	; 0x49
   1d42c:	cmp	r0, #0
   1d430:	bne	1d8a8 <strspn@plt+0x1a198>
   1d434:	ldr	r0, [pc, #2012]	; 1dc18 <strspn@plt+0x1a508>
   1d438:	movw	r2, #391	; 0x187
   1d43c:	ldr	r1, [pc, #2008]	; 1dc1c <strspn@plt+0x1a50c>
   1d440:	ldr	r3, [pc, #2008]	; 1dc20 <strspn@plt+0x1a510>
   1d444:	add	r0, pc, r0
   1d448:	add	r1, pc, r1
   1d44c:	add	r3, pc, r3
   1d450:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1d454:	add	r8, r4, #24
   1d458:	mov	r0, r8
   1d45c:	bl	19f90 <strspn@plt+0x16880>
   1d460:	cmp	r0, #0
   1d464:	beq	1d424 <strspn@plt+0x19d14>
   1d468:	ldrd	r2, [fp, r7]
   1d46c:	mov	r1, #0
   1d470:	mov	r0, #536870912	; 0x20000000
   1d474:	and	r3, r3, r1
   1d478:	and	r2, r2, r0
   1d47c:	orrs	r1, r2, r3
   1d480:	beq	1d188 <strspn@plt+0x19a78>
   1d484:	ldr	r3, [sp, #80]	; 0x50
   1d488:	ldr	r6, [r3, #176]	; 0xb0
   1d48c:	mov	r0, r6
   1d490:	bl	436a4 <sd_bus_creds_has_bounding_cap@@Base+0x15d7c>
   1d494:	add	r3, r0, #2
   1d498:	mov	r0, r6
   1d49c:	lsl	r6, r3, #2
   1d4a0:	mov	r1, r6
   1d4a4:	bl	317c <realloc@plt>
   1d4a8:	cmp	r0, #0
   1d4ac:	beq	1da90 <strspn@plt+0x1a380>
   1d4b0:	sub	r6, r6, #8
   1d4b4:	mov	r3, r0
   1d4b8:	mov	r2, #0
   1d4bc:	mov	r9, #0
   1d4c0:	str	r8, [r3, r6]!
   1d4c4:	mov	r8, #536870912	; 0x20000000
   1d4c8:	str	r2, [r3, #4]
   1d4cc:	ldr	r1, [sp, #80]	; 0x50
   1d4d0:	ldrd	r2, [r1, #56]	; 0x38
   1d4d4:	str	r0, [r1, #176]	; 0xb0
   1d4d8:	b	1d174 <strspn@plt+0x19a64>
   1d4dc:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1d4e0:	cmp	r0, #6
   1d4e4:	ble	1d188 <strspn@plt+0x19a78>
   1d4e8:	ldr	sl, [sp, #64]	; 0x40
   1d4ec:	mov	r0, #7
   1d4f0:	mov	r1, #0
   1d4f4:	strd	r8, [sp, #8]
   1d4f8:	ldr	r2, [sp, #60]	; 0x3c
   1d4fc:	movw	r3, #766	; 0x2fe
   1d500:	str	sl, [sp]
   1d504:	ldr	sl, [sp, #72]	; 0x48
   1d508:	str	sl, [sp, #4]
   1d50c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1d510:	b	1d378 <strspn@plt+0x19c68>
   1d514:	ldr	ip, [sp, #80]	; 0x50
   1d518:	add	r3, r4, #16
   1d51c:	mov	r0, #8192	; 0x2000
   1d520:	mov	r1, #0
   1d524:	str	r3, [ip, #120]	; 0x78
   1d528:	b	1d2c8 <strspn@plt+0x19bb8>
   1d52c:	ldrd	r2, [r4, #16]
   1d530:	orrs	r9, r2, r3
   1d534:	beq	1d564 <strspn@plt+0x19e54>
   1d538:	ldr	ip, [sp, #80]	; 0x50
   1d53c:	mov	r0, #1
   1d540:	mov	r1, #0
   1d544:	str	r2, [ip, #104]	; 0x68
   1d548:	ldrd	r2, [fp, r7]
   1d54c:	ldrd	r8, [ip, #56]	; 0x38
   1d550:	and	r2, r2, r0
   1d554:	and	r3, r3, r1
   1d558:	orr	r2, r2, r8
   1d55c:	orr	r3, r3, r9
   1d560:	strd	r2, [ip, #56]	; 0x38
   1d564:	ldrd	r2, [r4, #24]
   1d568:	orrs	sl, r2, r3
   1d56c:	beq	1d378 <strspn@plt+0x19c68>
   1d570:	ldr	ip, [sp, #80]	; 0x50
   1d574:	mov	r0, #2
   1d578:	mov	r1, #0
   1d57c:	str	r2, [ip, #108]	; 0x6c
   1d580:	b	1d2c8 <strspn@plt+0x19bb8>
   1d584:	ldr	r3, [r4, #16]
   1d588:	cmn	r3, #1
   1d58c:	beq	1d5bc <strspn@plt+0x19eac>
   1d590:	ldr	ip, [sp, #80]	; 0x50
   1d594:	mov	r0, #67108864	; 0x4000000
   1d598:	mov	r1, #0
   1d59c:	str	r3, [ip, #160]	; 0xa0
   1d5a0:	ldrd	r2, [fp, r7]
   1d5a4:	ldrd	r8, [ip, #56]	; 0x38
   1d5a8:	and	r2, r2, r0
   1d5ac:	and	r3, r3, r1
   1d5b0:	orr	r2, r2, r8
   1d5b4:	orr	r3, r3, r9
   1d5b8:	strd	r2, [ip, #56]	; 0x38
   1d5bc:	ldr	r3, [r4, #20]
   1d5c0:	cmn	r3, #1
   1d5c4:	beq	1d378 <strspn@plt+0x19c68>
   1d5c8:	ldr	ip, [sp, #80]	; 0x50
   1d5cc:	mov	r0, #134217728	; 0x8000000
   1d5d0:	mov	r1, #0
   1d5d4:	str	r3, [ip, #164]	; 0xa4
   1d5d8:	b	1d2c8 <strspn@plt+0x19bb8>
   1d5dc:	ldr	r6, [r4, #16]
   1d5e0:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
   1d5e4:	cmp	r6, r0
   1d5e8:	bne	1d424 <strspn@plt+0x19d14>
   1d5ec:	ldrd	r2, [r4]
   1d5f0:	ldr	r0, [r4, #16]
   1d5f4:	subs	r2, r2, #20
   1d5f8:	sbc	r3, r3, #0
   1d5fc:	ands	r1, r0, #31
   1d600:	movne	r1, #1
   1d604:	add	r0, r1, r0, lsr #5
   1d608:	mov	r1, #0
   1d60c:	lsl	r0, r0, #4
   1d610:	cmp	r3, r1
   1d614:	cmpeq	r2, r0
   1d618:	bcc	1d424 <strspn@plt+0x19d14>
   1d61c:	ldr	ip, [sp, #80]	; 0x50
   1d620:	add	r3, r4, #20
   1d624:	mov	r0, #31457280	; 0x1e00000
   1d628:	mov	r1, #0
   1d62c:	str	r3, [ip, #156]	; 0x9c
   1d630:	b	1d2c8 <strspn@plt+0x19bb8>
   1d634:	ldr	r3, [r4, #16]
   1d638:	cmn	r3, #1
   1d63c:	beq	1d66c <strspn@plt+0x19f5c>
   1d640:	ldr	ip, [sp, #80]	; 0x50
   1d644:	mov	r0, #4
   1d648:	mov	r1, #0
   1d64c:	str	r3, [ip, #64]	; 0x40
   1d650:	ldrd	r2, [fp, r7]
   1d654:	ldrd	r8, [ip, #56]	; 0x38
   1d658:	and	r2, r2, r0
   1d65c:	and	r3, r3, r1
   1d660:	orr	r2, r2, r8
   1d664:	orr	r3, r3, r9
   1d668:	strd	r2, [ip, #56]	; 0x38
   1d66c:	ldr	r3, [r4, #20]
   1d670:	cmn	r3, #1
   1d674:	beq	1d6a4 <strspn@plt+0x19f94>
   1d678:	ldr	ip, [sp, #80]	; 0x50
   1d67c:	mov	r0, #8
   1d680:	mov	r1, #0
   1d684:	str	r3, [ip, #68]	; 0x44
   1d688:	ldrd	r2, [fp, r7]
   1d68c:	ldrd	r8, [ip, #56]	; 0x38
   1d690:	and	r2, r2, r0
   1d694:	and	r3, r3, r1
   1d698:	orr	r2, r2, r8
   1d69c:	orr	r3, r3, r9
   1d6a0:	strd	r2, [ip, #56]	; 0x38
   1d6a4:	ldr	r3, [r4, #24]
   1d6a8:	cmn	r3, #1
   1d6ac:	beq	1d6dc <strspn@plt+0x19fcc>
   1d6b0:	ldr	ip, [sp, #80]	; 0x50
   1d6b4:	mov	r0, #16
   1d6b8:	mov	r1, #0
   1d6bc:	str	r3, [ip, #72]	; 0x48
   1d6c0:	ldrd	r2, [fp, r7]
   1d6c4:	ldrd	r8, [ip, #56]	; 0x38
   1d6c8:	and	r2, r2, r0
   1d6cc:	and	r3, r3, r1
   1d6d0:	orr	r2, r2, r8
   1d6d4:	orr	r3, r3, r9
   1d6d8:	strd	r2, [ip, #56]	; 0x38
   1d6dc:	ldr	r3, [r4, #28]
   1d6e0:	cmn	r3, #1
   1d6e4:	beq	1d714 <strspn@plt+0x1a004>
   1d6e8:	ldr	ip, [sp, #80]	; 0x50
   1d6ec:	mov	r0, #32
   1d6f0:	mov	r1, #0
   1d6f4:	str	r3, [ip, #76]	; 0x4c
   1d6f8:	ldrd	r2, [fp, r7]
   1d6fc:	ldrd	r8, [ip, #56]	; 0x38
   1d700:	and	r2, r2, r0
   1d704:	and	r3, r3, r1
   1d708:	orr	r2, r2, r8
   1d70c:	orr	r3, r3, r9
   1d710:	strd	r2, [ip, #56]	; 0x38
   1d714:	ldr	r3, [r4, #32]
   1d718:	cmn	r3, #1
   1d71c:	beq	1d74c <strspn@plt+0x1a03c>
   1d720:	ldr	ip, [sp, #80]	; 0x50
   1d724:	mov	r0, #64	; 0x40
   1d728:	mov	r1, #0
   1d72c:	str	r3, [ip, #80]	; 0x50
   1d730:	ldrd	r2, [fp, r7]
   1d734:	ldrd	r8, [ip, #56]	; 0x38
   1d738:	and	r2, r2, r0
   1d73c:	and	r3, r3, r1
   1d740:	orr	r2, r2, r8
   1d744:	orr	r3, r3, r9
   1d748:	strd	r2, [ip, #56]	; 0x38
   1d74c:	ldr	r3, [r4, #36]	; 0x24
   1d750:	cmn	r3, #1
   1d754:	beq	1d784 <strspn@plt+0x1a074>
   1d758:	ldr	ip, [sp, #80]	; 0x50
   1d75c:	mov	r0, #128	; 0x80
   1d760:	mov	r1, #0
   1d764:	str	r3, [ip, #84]	; 0x54
   1d768:	ldrd	r2, [fp, r7]
   1d76c:	ldrd	r8, [ip, #56]	; 0x38
   1d770:	and	r2, r2, r0
   1d774:	and	r3, r3, r1
   1d778:	orr	r2, r2, r8
   1d77c:	orr	r3, r3, r9
   1d780:	strd	r2, [ip, #56]	; 0x38
   1d784:	ldr	r3, [r4, #40]	; 0x28
   1d788:	cmn	r3, #1
   1d78c:	beq	1d7bc <strspn@plt+0x1a0ac>
   1d790:	ldr	ip, [sp, #80]	; 0x50
   1d794:	mov	r0, #256	; 0x100
   1d798:	mov	r1, #0
   1d79c:	str	r3, [ip, #88]	; 0x58
   1d7a0:	ldrd	r2, [fp, r7]
   1d7a4:	ldrd	r8, [ip, #56]	; 0x38
   1d7a8:	and	r2, r2, r0
   1d7ac:	and	r3, r3, r1
   1d7b0:	orr	r2, r2, r8
   1d7b4:	orr	r3, r3, r9
   1d7b8:	strd	r2, [ip, #56]	; 0x38
   1d7bc:	ldr	r3, [r4, #44]	; 0x2c
   1d7c0:	cmn	r3, #1
   1d7c4:	beq	1d378 <strspn@plt+0x19c68>
   1d7c8:	ldr	ip, [sp, #80]	; 0x50
   1d7cc:	mov	r0, #512	; 0x200
   1d7d0:	mov	r1, #0
   1d7d4:	str	r3, [ip, #92]	; 0x5c
   1d7d8:	b	1d2c8 <strspn@plt+0x19bb8>
   1d7dc:	ldr	r0, [sp, #80]	; 0x50
   1d7e0:	ldr	sl, [sp, #44]	; 0x2c
   1d7e4:	ldr	r3, [r0, #260]	; 0x104
   1d7e8:	add	r3, r3, #7
   1d7ec:	bic	r3, r3, #7
   1d7f0:	add	r3, r3, #16
   1d7f4:	cmp	r3, sl
   1d7f8:	bhi	1d8a4 <strspn@plt+0x1a194>
   1d7fc:	bl	2488c <strspn@plt+0x2117c>
   1d800:	cmp	r0, #0
   1d804:	beq	1da90 <strspn@plt+0x1a380>
   1d808:	ldr	r3, [r4, #32]
   1d80c:	ldrb	r1, [r0, #36]	; 0x24
   1d810:	ldr	r8, [sp, #44]	; 0x2c
   1d814:	str	r3, [r0, #32]
   1d818:	orr	r1, r1, #4
   1d81c:	ldrd	r2, [r4, #16]
   1d820:	strd	r2, [r0, #24]
   1d824:	ldr	r3, [r4, #24]
   1d828:	strb	r1, [r0, #36]	; 0x24
   1d82c:	str	r3, [r0, #12]
   1d830:	ldr	r3, [r4, #24]
   1d834:	ldr	sl, [r4]
   1d838:	add	r8, r8, r3
   1d83c:	ldr	r6, [r5]
   1d840:	str	r8, [sp, #44]	; 0x2c
   1d844:	b	1d188 <strspn@plt+0x19a78>
   1d848:	ldr	r1, [sp, #80]	; 0x50
   1d84c:	ldrd	r2, [r1, #56]	; 0x38
   1d850:	mov	r0, #392	; 0x188
   1d854:	mov	r6, #536870912	; 0x20000000
   1d858:	ldrd	r8, [fp, r0]
   1d85c:	mov	r7, #0
   1d860:	mov	r0, r1
   1d864:	and	r6, r6, r8
   1d868:	and	r7, r7, r9
   1d86c:	orr	r6, r6, r2
   1d870:	orr	r7, r7, r3
   1d874:	strd	r6, [r1, #56]	; 0x38
   1d878:	bl	2ac94 <strspn@plt+0x27584>
   1d87c:	subs	r6, r0, #0
   1d880:	ldr	r0, [sp, #80]	; 0x50
   1d884:	blt	1d42c <strspn@plt+0x19d1c>
   1d888:	ldr	r1, [r0, #244]	; 0xf4
   1d88c:	ldrd	r2, [r5, #48]	; 0x30
   1d890:	ldr	r6, [r1, #8]
   1d894:	ldr	r7, [r1, #12]
   1d898:	cmp	r7, r3
   1d89c:	cmpeq	r6, r2
   1d8a0:	beq	1d91c <strspn@plt+0x1a20c>
   1d8a4:	mvn	r6, #73	; 0x49
   1d8a8:	ldr	ip, [r0, #316]	; 0x13c
   1d8ac:	add	r3, r0, #272	; 0x110
   1d8b0:	cmp	ip, #0
   1d8b4:	movne	r2, #0
   1d8b8:	mvnne	lr, #0
   1d8bc:	beq	1d8e0 <strspn@plt+0x1a1d0>
   1d8c0:	ldr	r1, [r3, #32]
   1d8c4:	add	r2, r2, #1
   1d8c8:	cmp	r1, #0
   1d8cc:	strge	lr, [r3, #32]
   1d8d0:	ldr	r3, [r3]
   1d8d4:	ldrge	ip, [r0, #316]	; 0x13c
   1d8d8:	cmp	r2, ip
   1d8dc:	bcc	1d8c0 <strspn@plt+0x1a1b0>
   1d8e0:	bl	24088 <strspn@plt+0x20978>
   1d8e4:	ldr	r0, [sp, #40]	; 0x28
   1d8e8:	bl	3080 <free@plt>
   1d8ec:	ldr	fp, [sp, #68]	; 0x44
   1d8f0:	ldr	r2, [sp, #84]	; 0x54
   1d8f4:	mov	r0, r6
   1d8f8:	ldr	r3, [fp]
   1d8fc:	cmp	r2, r3
   1d900:	bne	1dbcc <strspn@plt+0x1a4bc>
   1d904:	add	sp, sp, #92	; 0x5c
   1d908:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d90c:	mvn	r6, #90	; 0x5a
   1d910:	b	1d8e4 <strspn@plt+0x1a1d4>
   1d914:	mov	r6, r0
   1d918:	b	1d8e4 <strspn@plt+0x1a1d4>
   1d91c:	ldrb	r1, [r1, #2]
   1d920:	ldrd	r8, [r5, #8]
   1d924:	and	r3, r1, #1
   1d928:	eor	ip, r3, #1
   1d92c:	and	r2, r8, #1
   1d930:	cmp	ip, r2
   1d934:	bne	1d8a4 <strspn@plt+0x1a194>
   1d938:	cmp	r3, #0
   1d93c:	beq	1d954 <strspn@plt+0x1a244>
   1d940:	ldrd	r6, [r0, #8]
   1d944:	ldrd	r2, [r5, #56]	; 0x38
   1d948:	cmp	r7, r3
   1d94c:	cmpeq	r6, r2
   1d950:	bne	1d8a4 <strspn@plt+0x1a194>
   1d954:	lsrs	r9, r9, #1
   1d958:	rrx	r8, r8
   1d95c:	eor	r1, r8, r1, lsr #1
   1d960:	tst	r1, #1
   1d964:	bne	1d8a4 <strspn@plt+0x1a194>
   1d968:	ldrd	r2, [r5, #32]
   1d96c:	orrs	r9, r2, r3
   1d970:	bne	1dab4 <strspn@plt+0x1a3a4>
   1d974:	mov	r1, r0
   1d978:	mov	r0, fp
   1d97c:	bl	23f48 <strspn@plt+0x20838>
   1d980:	ldr	r0, [sp, #80]	; 0x50
   1d984:	ldr	sl, [sp, #56]	; 0x38
   1d988:	cmp	sl, #0
   1d98c:	strne	sl, [r0, #28]
   1d990:	beq	1daf0 <strspn@plt+0x1a3e0>
   1d994:	ldrb	r3, [r0, #240]	; 0xf0
   1d998:	mov	sl, #0
   1d99c:	str	r5, [r0, #432]	; 0x1b0
   1d9a0:	mov	r6, #1
   1d9a4:	orr	r3, r3, #96	; 0x60
   1d9a8:	strb	r3, [r0, #240]	; 0xf0
   1d9ac:	ldr	r3, [fp, #44]	; 0x2c
   1d9b0:	ldr	r2, [fp, #40]	; 0x28
   1d9b4:	add	r1, r3, r6
   1d9b8:	str	sl, [sp, #40]	; 0x28
   1d9bc:	str	r1, [fp, #44]	; 0x2c
   1d9c0:	str	r0, [r2, r3, lsl #2]
   1d9c4:	b	1d8e4 <strspn@plt+0x1a1d4>
   1d9c8:	mvn	r6, #73	; 0x49
   1d9cc:	b	1d8e4 <strspn@plt+0x1a1d4>
   1d9d0:	mov	r0, ip
   1d9d4:	bl	2488c <strspn@plt+0x2117c>
   1d9d8:	cmp	r0, #0
   1d9dc:	beq	1da90 <strspn@plt+0x1a380>
   1d9e0:	ldr	r1, [r4, #24]
   1d9e4:	ldr	r2, [r4, #28]
   1d9e8:	ldr	r9, [sp, #76]	; 0x4c
   1d9ec:	and	r2, r1, r2
   1d9f0:	ldr	sl, [sp, #44]	; 0x2c
   1d9f4:	cmn	r2, #1
   1d9f8:	ldrb	r3, [r0, #36]	; 0x24
   1d9fc:	movne	r2, #0
   1da00:	moveq	r2, #1
   1da04:	cmp	r9, sl
   1da08:	bfi	r3, r2, #3, #1
   1da0c:	strb	r3, [r0, #36]	; 0x24
   1da10:	bhi	1da50 <strspn@plt+0x1a340>
   1da14:	cmp	r2, #0
   1da18:	ldreq	r3, [r4, #24]
   1da1c:	addeq	r3, r5, r3
   1da20:	streq	r3, [r0, #4]
   1da24:	ldr	r3, [r4, #16]
   1da28:	str	r3, [r0, #12]
   1da2c:	ldrb	r3, [r0, #36]	; 0x24
   1da30:	orr	r3, r3, #4
   1da34:	strb	r3, [r0, #36]	; 0x24
   1da38:	ldr	r2, [r4, #16]
   1da3c:	ldr	sl, [r4]
   1da40:	ldr	r6, [r5]
   1da44:	b	1d34c <strspn@plt+0x19c3c>
   1da48:	mvn	r6, #11
   1da4c:	b	1d8e4 <strspn@plt+0x1a1d4>
   1da50:	cmp	r2, #0
   1da54:	bne	1da74 <strspn@plt+0x1a364>
   1da58:	ldr	r3, [r4, #24]
   1da5c:	ldr	r8, [sp, #76]	; 0x4c
   1da60:	ldr	r9, [sp, #44]	; 0x2c
   1da64:	add	r3, r8, r3
   1da68:	rsb	r3, r9, r3
   1da6c:	add	r3, r5, r3
   1da70:	str	r3, [r0, #4]
   1da74:	ldr	r3, [r4, #16]
   1da78:	ldr	sl, [sp, #76]	; 0x4c
   1da7c:	ldr	r8, [sp, #44]	; 0x2c
   1da80:	rsb	r3, sl, r3
   1da84:	add	r3, r3, r8
   1da88:	str	r3, [r0, #12]
   1da8c:	b	1da2c <strspn@plt+0x1a31c>
   1da90:	ldr	r0, [sp, #80]	; 0x50
   1da94:	mvn	r6, #11
   1da98:	b	1d42c <strspn@plt+0x19d1c>
   1da9c:	mov	r8, #0
   1daa0:	mov	r1, ip
   1daa4:	str	r8, [sp, #56]	; 0x38
   1daa8:	b	1d850 <strspn@plt+0x1a140>
   1daac:	ldr	r0, [sp, #80]	; 0x50
   1dab0:	b	1d42c <strspn@plt+0x19d1c>
   1dab4:	ldr	ip, [pc, #360]	; 1dc24 <strspn@plt+0x1a514>
   1dab8:	mov	r1, #26
   1dabc:	strd	r2, [sp, #8]
   1dac0:	add	r0, r0, #456	; 0x1c8
   1dac4:	add	ip, pc, ip
   1dac8:	mov	r3, r1
   1dacc:	mov	r2, #1
   1dad0:	str	ip, [sp]
   1dad4:	bl	3704 <__snprintf_chk@plt>
   1dad8:	ldr	r3, [sp, #80]	; 0x50
   1dadc:	add	r2, r3, #456	; 0x1c8
   1dae0:	mov	r0, r3
   1dae4:	str	r2, [r3, #172]	; 0xac
   1dae8:	str	r2, [r3, #32]
   1daec:	b	1d984 <strspn@plt+0x1a274>
   1daf0:	ldrd	r2, [r5, #24]
   1daf4:	mvn	r6, #0
   1daf8:	mvn	r7, #0
   1dafc:	cmp	r3, r7
   1db00:	cmpeq	r2, r6
   1db04:	beq	1dbc0 <strspn@plt+0x1a4b0>
   1db08:	orrs	r9, r2, r3
   1db0c:	bne	1db80 <strspn@plt+0x1a470>
   1db10:	ldr	r3, [fp, #80]	; 0x50
   1db14:	str	r3, [r0, #28]
   1db18:	b	1d994 <strspn@plt+0x1a284>
   1db1c:	ldr	r0, [pc, #260]	; 1dc28 <strspn@plt+0x1a518>
   1db20:	mov	r2, #428	; 0x1ac
   1db24:	ldr	r1, [pc, #256]	; 1dc2c <strspn@plt+0x1a51c>
   1db28:	ldr	r3, [pc, #256]	; 1dc30 <strspn@plt+0x1a520>
   1db2c:	add	r0, pc, r0
   1db30:	add	r1, pc, r1
   1db34:	add	r3, pc, r3
   1db38:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1db3c:	ldr	r0, [pc, #240]	; 1dc34 <strspn@plt+0x1a524>
   1db40:	movw	r2, #427	; 0x1ab
   1db44:	ldr	r1, [pc, #236]	; 1dc38 <strspn@plt+0x1a528>
   1db48:	ldr	r3, [pc, #236]	; 1dc3c <strspn@plt+0x1a52c>
   1db4c:	add	r0, pc, r0
   1db50:	add	r1, pc, r1
   1db54:	add	r3, pc, r3
   1db58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1db5c:	mov	r4, r0
   1db60:	str	r5, [sp, #40]	; 0x28
   1db64:	ldr	r0, [sp, #40]	; 0x28
   1db68:	bl	3080 <free@plt>
   1db6c:	mov	r0, r4
   1db70:	bl	36a4 <_Unwind_Resume@plt>
   1db74:	mov	r4, r0
   1db78:	str	fp, [sp, #40]	; 0x28
   1db7c:	b	1db64 <strspn@plt+0x1a454>
   1db80:	ldr	ip, [pc, #184]	; 1dc40 <strspn@plt+0x1a530>
   1db84:	mov	r1, #26
   1db88:	add	r0, r0, #480	; 0x1e0
   1db8c:	strd	r2, [sp, #8]
   1db90:	add	ip, pc, ip
   1db94:	mov	r3, r1
   1db98:	mov	r2, #1
   1db9c:	add	r0, r0, #2
   1dba0:	str	ip, [sp]
   1dba4:	bl	3704 <__snprintf_chk@plt>
   1dba8:	ldr	r3, [sp, #80]	; 0x50
   1dbac:	add	r2, r3, #480	; 0x1e0
   1dbb0:	add	r2, r2, #2
   1dbb4:	mov	r0, r3
   1dbb8:	str	r2, [r3, #28]
   1dbbc:	b	1d994 <strspn@plt+0x1a284>
   1dbc0:	ldr	r8, [sp, #56]	; 0x38
   1dbc4:	str	r8, [r0, #28]
   1dbc8:	b	1d994 <strspn@plt+0x1a284>
   1dbcc:	bl	314c <__stack_chk_fail@plt>
   1dbd0:	ldr	r0, [pc, #108]	; 1dc44 <strspn@plt+0x1a534>
   1dbd4:	movw	r2, #429	; 0x1ad
   1dbd8:	ldr	r1, [pc, #104]	; 1dc48 <strspn@plt+0x1a538>
   1dbdc:	ldr	r3, [pc, #104]	; 1dc4c <strspn@plt+0x1a53c>
   1dbe0:	add	r0, pc, r0
   1dbe4:	add	r1, pc, r1
   1dbe8:	add	r3, pc, r3
   1dbec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1dbf0:	mov	r4, r0
   1dbf4:	b	1db64 <strspn@plt+0x1a454>
   1dbf8:	mov	r4, r0
   1dbfc:	str	r7, [sp, #40]	; 0x28
   1dc00:	b	1db64 <strspn@plt+0x1a454>
   1dc04:	ldrdeq	lr, [r4], -r0
   1dc08:	andeq	r0, r0, r8, lsr #5
   1dc0c:	andeq	r0, r3, r4, lsr #24
   1dc10:	ldrdeq	r1, [r3], -ip
   1dc14:	andeq	r0, r3, ip, asr ip
   1dc18:	andeq	r5, r3, r4, asr #29
   1dc1c:	andeq	r0, r3, r4, lsr #17
   1dc20:	andeq	r0, r3, ip, ror lr
   1dc24:	andeq	lr, r2, r8, lsr sp
   1dc28:	andeq	r5, r3, r8, asr #21
   1dc2c:			; <UNDEFINED> instruction: 0x000301bc
   1dc30:	andeq	r0, r3, r0, asr #16
   1dc34:	andeq	r0, r3, r8, ror r6
   1dc38:	muleq	r3, ip, r1
   1dc3c:	andeq	r0, r3, r0, lsr #16
   1dc40:	andeq	lr, r2, ip, ror #24
   1dc44:	andeq	r0, r3, r0, lsr r1
   1dc48:	andeq	r0, r3, r8, lsl #2
   1dc4c:	andeq	r0, r3, ip, lsl #15
   1dc50:	ldr	ip, [pc, #432]	; 1de08 <strspn@plt+0x1a6f8>
   1dc54:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dc58:	add	ip, pc, ip
   1dc5c:	subs	r8, r0, #0
   1dc60:	ldr	r0, [pc, #420]	; 1de0c <strspn@plt+0x1a6fc>
   1dc64:	mov	sl, r3
   1dc68:	mov	r3, ip
   1dc6c:	sub	sp, sp, #40	; 0x28
   1dc70:	mov	ip, #0
   1dc74:	ldr	r9, [r3, r0]
   1dc78:	str	ip, [sp, #8]
   1dc7c:	ldr	r3, [r9]
   1dc80:	str	r3, [sp, #36]	; 0x24
   1dc84:	beq	1dd88 <strspn@plt+0x1a678>
   1dc88:	cmp	r1, #0
   1dc8c:	beq	1dde8 <strspn@plt+0x1a6d8>
   1dc90:	cmp	r2, #0
   1dc94:	beq	1ddc8 <strspn@plt+0x1a6b8>
   1dc98:	ldrd	r2, [r2, #8]
   1dc9c:	movw	r6, #32773	; 0x8005
   1dca0:	mov	r7, #0
   1dca4:	ldrd	r4, [r1, #56]	; 0x38
   1dca8:	cmp	r3, r7
   1dcac:	cmpeq	r2, r6
   1dcb0:	beq	1dd68 <strspn@plt+0x1a658>
   1dcb4:	ldr	r2, [pc, #340]	; 1de10 <strspn@plt+0x1a700>
   1dcb8:	add	r3, sp, #24
   1dcbc:	add	r2, pc, r2
   1dcc0:	mov	ip, r3
   1dcc4:	add	r2, r2, #12
   1dcc8:	ldm	r2, {r0, r1, r2}
   1dccc:	stm	r3, {r0, r1, r2}
   1dcd0:	add	r1, sp, #8
   1dcd4:	mov	r2, r4
   1dcd8:	mov	r3, r5
   1dcdc:	str	ip, [sp]
   1dce0:	mov	r0, r8
   1dce4:	str	r1, [sp, #4]
   1dce8:	bl	2567c <strspn@plt+0x21f6c>
   1dcec:	cmp	r0, #0
   1dcf0:	blt	1dd38 <strspn@plt+0x1a628>
   1dcf4:	mov	r2, sl
   1dcf8:	mov	r0, r8
   1dcfc:	ldr	r1, [sp, #8]
   1dd00:	bl	1cd50 <strspn@plt+0x19640>
   1dd04:	mov	r0, r8
   1dd08:	ldr	r1, [sp, #8]
   1dd0c:	bl	11ff8 <strspn@plt+0xe8e8>
   1dd10:	cmp	r0, #0
   1dd14:	blt	1dd38 <strspn@plt+0x1a628>
   1dd18:	ldr	r3, [r8, #44]	; 0x2c
   1dd1c:	mov	r4, #1
   1dd20:	ldr	r2, [r8, #40]	; 0x28
   1dd24:	ldr	r1, [sp, #8]
   1dd28:	add	r0, r3, r4
   1dd2c:	str	r0, [r8, #44]	; 0x2c
   1dd30:	str	r1, [r2, r3, lsl #2]
   1dd34:	b	1dd4c <strspn@plt+0x1a63c>
   1dd38:	mov	r4, r0
   1dd3c:	ldr	r0, [sp, #8]
   1dd40:	cmp	r0, #0
   1dd44:	beq	1dd4c <strspn@plt+0x1a63c>
   1dd48:	bl	24088 <strspn@plt+0x20978>
   1dd4c:	ldr	r2, [sp, #36]	; 0x24
   1dd50:	mov	r0, r4
   1dd54:	ldr	r3, [r9]
   1dd58:	cmp	r2, r3
   1dd5c:	bne	1dd84 <strspn@plt+0x1a674>
   1dd60:	add	sp, sp, #40	; 0x28
   1dd64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dd68:	ldr	r2, [pc, #164]	; 1de14 <strspn@plt+0x1a704>
   1dd6c:	add	r3, sp, #12
   1dd70:	add	r2, pc, r2
   1dd74:	mov	ip, r3
   1dd78:	ldm	r2, {r0, r1, r2}
   1dd7c:	stm	r3, {r0, r1, r2}
   1dd80:	b	1dcd0 <strspn@plt+0x1a5c0>
   1dd84:	bl	314c <__stack_chk_fail@plt>
   1dd88:	ldr	r0, [pc, #136]	; 1de18 <strspn@plt+0x1a708>
   1dd8c:	movw	r2, #1265	; 0x4f1
   1dd90:	ldr	r1, [pc, #132]	; 1de1c <strspn@plt+0x1a70c>
   1dd94:	ldr	r3, [pc, #132]	; 1de20 <strspn@plt+0x1a710>
   1dd98:	add	r0, pc, r0
   1dd9c:	add	r1, pc, r1
   1dda0:	add	r3, pc, r3
   1dda4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1dda8:	ldr	r3, [sp, #8]
   1ddac:	mov	r4, r0
   1ddb0:	cmp	r3, #0
   1ddb4:	beq	1ddc0 <strspn@plt+0x1a6b0>
   1ddb8:	mov	r0, r3
   1ddbc:	bl	24088 <strspn@plt+0x20978>
   1ddc0:	mov	r0, r4
   1ddc4:	bl	36a4 <_Unwind_Resume@plt>
   1ddc8:	ldr	r0, [pc, #84]	; 1de24 <strspn@plt+0x1a714>
   1ddcc:	movw	r2, #1267	; 0x4f3
   1ddd0:	ldr	r1, [pc, #80]	; 1de28 <strspn@plt+0x1a718>
   1ddd4:	ldr	r3, [pc, #80]	; 1de2c <strspn@plt+0x1a71c>
   1ddd8:	add	r0, pc, r0
   1dddc:	add	r1, pc, r1
   1dde0:	add	r3, pc, r3
   1dde4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1dde8:	ldr	r0, [pc, #64]	; 1de30 <strspn@plt+0x1a720>
   1ddec:	movw	r2, #1266	; 0x4f2
   1ddf0:	ldr	r1, [pc, #60]	; 1de34 <strspn@plt+0x1a724>
   1ddf4:	ldr	r3, [pc, #60]	; 1de38 <strspn@plt+0x1a728>
   1ddf8:	add	r0, pc, r0
   1ddfc:	add	r1, pc, r1
   1de00:	add	r3, pc, r3
   1de04:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1de08:	andeq	lr, r4, r0, lsr #1
   1de0c:	andeq	r0, r0, r8, lsr #5
   1de10:	muleq	r4, ip, r3
   1de14:	andeq	lr, r4, r8, ror #5
   1de18:	andeq	r0, r3, ip, lsr #8
   1de1c:	andeq	pc, r2, r0, asr pc	; <UNPREDICTABLE>
   1de20:	andeq	pc, r2, r8, lsl #28
   1de24:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   1de28:	andeq	pc, r2, r0, lsl pc	; <UNPREDICTABLE>
   1de2c:	andeq	pc, r2, r8, asr #27
   1de30:	strdeq	r5, [r3], -ip
   1de34:	strdeq	pc, [r2], -r0
   1de38:	andeq	pc, r2, r8, lsr #27
   1de3c:	ldr	ip, [pc, #332]	; 1df90 <strspn@plt+0x1a880>
   1de40:	push	{r4, r5, r6, r7, r8, r9, lr}
   1de44:	add	ip, pc, ip
   1de48:	ldr	lr, [pc, #324]	; 1df94 <strspn@plt+0x1a884>
   1de4c:	sub	sp, sp, #20
   1de50:	mov	r7, r3
   1de54:	mov	r3, #0
   1de58:	subs	r5, r0, #0
   1de5c:	mov	r8, r1
   1de60:	ldr	r4, [ip, lr]
   1de64:	mov	r6, r2
   1de68:	str	r3, [sp, #8]
   1de6c:	ldr	r9, [sp, #48]	; 0x30
   1de70:	ldr	r3, [r4]
   1de74:	str	r3, [sp, #12]
   1de78:	beq	1df50 <strspn@plt+0x1a840>
   1de7c:	ldr	ip, [pc, #276]	; 1df98 <strspn@plt+0x1a888>
   1de80:	add	r1, sp, #8
   1de84:	ldr	r2, [pc, #272]	; 1df9c <strspn@plt+0x1a88c>
   1de88:	ldr	r3, [pc, #272]	; 1dfa0 <strspn@plt+0x1a890>
   1de8c:	add	ip, pc, ip
   1de90:	add	r2, pc, r2
   1de94:	str	ip, [sp]
   1de98:	add	r3, pc, r3
   1de9c:	bl	240e8 <strspn@plt+0x209d8>
   1dea0:	cmp	r0, #0
   1dea4:	blt	1df1c <strspn@plt+0x1a80c>
   1dea8:	ldr	r1, [pc, #244]	; 1dfa4 <strspn@plt+0x1a894>
   1deac:	mov	r2, r8
   1deb0:	ldr	r0, [sp, #8]
   1deb4:	mov	r3, r6
   1deb8:	str	r7, [sp]
   1debc:	add	r1, pc, r1
   1dec0:	bl	26f2c <strspn@plt+0x2381c>
   1dec4:	cmp	r0, #0
   1dec8:	blt	1df1c <strspn@plt+0x1a80c>
   1decc:	mov	r0, r5
   1ded0:	ldr	r1, [sp, #8]
   1ded4:	bl	23f48 <strspn@plt+0x20838>
   1ded8:	mov	r0, r5
   1dedc:	mov	r2, r9
   1dee0:	ldr	r1, [sp, #8]
   1dee4:	bl	1cd50 <strspn@plt+0x19640>
   1dee8:	mov	r0, r5
   1deec:	ldr	r1, [sp, #8]
   1def0:	bl	11ff8 <strspn@plt+0xe8e8>
   1def4:	cmp	r0, #0
   1def8:	blt	1df1c <strspn@plt+0x1a80c>
   1defc:	ldr	r3, [r5, #44]	; 0x2c
   1df00:	mov	r6, #1
   1df04:	ldr	r2, [r5, #40]	; 0x28
   1df08:	ldr	r1, [sp, #8]
   1df0c:	add	r0, r3, r6
   1df10:	str	r0, [r5, #44]	; 0x2c
   1df14:	str	r1, [r2, r3, lsl #2]
   1df18:	b	1df30 <strspn@plt+0x1a820>
   1df1c:	mov	r6, r0
   1df20:	ldr	r0, [sp, #8]
   1df24:	cmp	r0, #0
   1df28:	beq	1df30 <strspn@plt+0x1a820>
   1df2c:	bl	24088 <strspn@plt+0x20978>
   1df30:	ldr	r2, [sp, #12]
   1df34:	mov	r0, r6
   1df38:	ldr	r3, [r4]
   1df3c:	cmp	r2, r3
   1df40:	bne	1df4c <strspn@plt+0x1a83c>
   1df44:	add	sp, sp, #20
   1df48:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1df4c:	bl	314c <__stack_chk_fail@plt>
   1df50:	ldr	r0, [pc, #80]	; 1dfa8 <strspn@plt+0x1a898>
   1df54:	movw	r2, #1178	; 0x49a
   1df58:	ldr	r1, [pc, #76]	; 1dfac <strspn@plt+0x1a89c>
   1df5c:	ldr	r3, [pc, #76]	; 1dfb0 <strspn@plt+0x1a8a0>
   1df60:	add	r0, pc, r0
   1df64:	add	r1, pc, r1
   1df68:	add	r3, pc, r3
   1df6c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1df70:	ldr	r3, [sp, #8]
   1df74:	mov	r4, r0
   1df78:	cmp	r3, #0
   1df7c:	beq	1df88 <strspn@plt+0x1a878>
   1df80:	mov	r0, r3
   1df84:	bl	24088 <strspn@plt+0x20978>
   1df88:	mov	r0, r4
   1df8c:	bl	36a4 <_Unwind_Resume@plt>
   1df90:			; <UNDEFINED> instruction: 0x0004deb4
   1df94:	andeq	r0, r0, r8, lsr #5
   1df98:	andeq	lr, r2, r4, lsr #23
   1df9c:			; <UNDEFINED> instruction: 0x0002e2b8
   1dfa0:	muleq	r2, r8, r2
   1dfa4:	andeq	pc, r2, r0, lsr #29
   1dfa8:	andeq	r0, r3, r4, ror #4
   1dfac:	andeq	pc, r2, r8, lsl #27
   1dfb0:	andeq	r0, r3, r4, asr #7
   1dfb4:	ldr	ip, [pc, #272]	; 1e0cc <strspn@plt+0x1a9bc>
   1dfb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dfbc:	subs	r9, r0, #0
   1dfc0:	ldr	r0, [pc, #264]	; 1e0d0 <strspn@plt+0x1a9c0>
   1dfc4:	add	ip, pc, ip
   1dfc8:	mov	r8, r3
   1dfcc:	sub	sp, sp, #40	; 0x28
   1dfd0:	mov	r3, ip
   1dfd4:	mov	sl, r2
   1dfd8:	ldr	r6, [ip, r0]
   1dfdc:	ldr	r3, [r6]
   1dfe0:	str	r3, [sp, #36]	; 0x24
   1dfe4:	beq	1e0ac <strspn@plt+0x1a99c>
   1dfe8:	cmp	r1, #0
   1dfec:	beq	1e08c <strspn@plt+0x1a97c>
   1dff0:	cmp	r2, #0
   1dff4:	beq	1e06c <strspn@plt+0x1a95c>
   1dff8:	ldrd	r4, [r2, #16]
   1dffc:	add	r7, sp, #8
   1e000:	ldr	r3, [pc, #204]	; 1e0d4 <strspn@plt+0x1a9c4>
   1e004:	mov	r1, #1
   1e008:	mov	r2, #25
   1e00c:	mov	r0, r7
   1e010:	add	r3, pc, r3
   1e014:	strd	r4, [sp]
   1e018:	bl	3404 <__sprintf_chk@plt>
   1e01c:	ldrd	r4, [sl, #8]
   1e020:	movw	r2, #32771	; 0x8003
   1e024:	mov	r3, #0
   1e028:	cmp	r5, r3
   1e02c:	cmpeq	r4, r2
   1e030:	mov	r1, r7
   1e034:	mov	r0, r9
   1e038:	str	r8, [sp]
   1e03c:	movne	r2, r7
   1e040:	moveq	r2, #0
   1e044:	moveq	r3, r7
   1e048:	movne	r3, #0
   1e04c:	bl	1de3c <strspn@plt+0x1a72c>
   1e050:	ldr	r2, [sp, #36]	; 0x24
   1e054:	ldr	r3, [r6]
   1e058:	cmp	r2, r3
   1e05c:	bne	1e068 <strspn@plt+0x1a958>
   1e060:	add	sp, sp, #40	; 0x28
   1e064:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e068:	bl	314c <__stack_chk_fail@plt>
   1e06c:	ldr	r0, [pc, #100]	; 1e0d8 <strspn@plt+0x1a9c8>
   1e070:	movw	r2, #1245	; 0x4dd
   1e074:	ldr	r1, [pc, #96]	; 1e0dc <strspn@plt+0x1a9cc>
   1e078:	ldr	r3, [pc, #96]	; 1e0e0 <strspn@plt+0x1a9d0>
   1e07c:	add	r0, pc, r0
   1e080:	add	r1, pc, r1
   1e084:	add	r3, pc, r3
   1e088:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e08c:	ldr	r0, [pc, #80]	; 1e0e4 <strspn@plt+0x1a9d4>
   1e090:	movw	r2, #1244	; 0x4dc
   1e094:	ldr	r1, [pc, #76]	; 1e0e8 <strspn@plt+0x1a9d8>
   1e098:	ldr	r3, [pc, #76]	; 1e0ec <strspn@plt+0x1a9dc>
   1e09c:	add	r0, pc, r0
   1e0a0:	add	r1, pc, r1
   1e0a4:	add	r3, pc, r3
   1e0a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e0ac:	ldr	r0, [pc, #60]	; 1e0f0 <strspn@plt+0x1a9e0>
   1e0b0:	movw	r2, #1243	; 0x4db
   1e0b4:	ldr	r1, [pc, #56]	; 1e0f4 <strspn@plt+0x1a9e4>
   1e0b8:	ldr	r3, [pc, #56]	; 1e0f8 <strspn@plt+0x1a9e8>
   1e0bc:	add	r0, pc, r0
   1e0c0:	add	r1, pc, r1
   1e0c4:	add	r3, pc, r3
   1e0c8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e0cc:	andeq	sp, r4, r4, lsr sp
   1e0d0:	andeq	r0, r0, r8, lsr #5
   1e0d4:	andeq	lr, r2, ip, ror #15
   1e0d8:	andeq	r6, r3, ip, ror #25
   1e0dc:	andeq	pc, r2, ip, ror #24
   1e0e0:	andeq	r0, r3, r8, lsr r3
   1e0e4:	andeq	r5, r3, r8, asr r5
   1e0e8:	andeq	pc, r2, ip, asr #24
   1e0ec:	andeq	r0, r3, r8, lsl r3
   1e0f0:	andeq	r0, r3, r8, lsl #2
   1e0f4:	andeq	pc, r2, ip, lsr #24
   1e0f8:	strdeq	r0, [r3], -r8
   1e0fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e100:	subs	fp, r0, #0
   1e104:	ldr	r4, [pc, #432]	; 1e2bc <strspn@plt+0x1abac>
   1e108:	mov	ip, r3
   1e10c:	ldr	r0, [pc, #428]	; 1e2c0 <strspn@plt+0x1abb0>
   1e110:	sub	sp, sp, #84	; 0x54
   1e114:	add	r4, pc, r4
   1e118:	mov	sl, r2
   1e11c:	ldr	r0, [r4, r0]
   1e120:	mov	r3, r4
   1e124:	ldr	r3, [r0]
   1e128:	str	r0, [sp, #12]
   1e12c:	str	r3, [sp, #76]	; 0x4c
   1e130:	beq	1e25c <strspn@plt+0x1ab4c>
   1e134:	cmp	r1, #0
   1e138:	beq	1e29c <strspn@plt+0x1ab8c>
   1e13c:	cmp	r2, #0
   1e140:	beq	1e27c <strspn@plt+0x1ab6c>
   1e144:	ldrd	r4, [r2, #8]
   1e148:	cmp	r5, #0
   1e14c:	cmpeq	r4, #32768	; 0x8000
   1e150:	beq	1e170 <strspn@plt+0x1aa60>
   1e154:	ldrd	r6, [r2, #24]
   1e158:	mov	r8, #24
   1e15c:	mov	r9, #0
   1e160:	and	r6, r6, r8
   1e164:	and	r7, r7, r9
   1e168:	orrs	r1, r6, r7
   1e16c:	beq	1e228 <strspn@plt+0x1ab18>
   1e170:	mov	r3, #0
   1e174:	strb	r3, [sp, #48]	; 0x30
   1e178:	movw	r2, #32769	; 0x8001
   1e17c:	mov	r3, #0
   1e180:	cmp	r5, r3
   1e184:	cmpeq	r4, r2
   1e188:	beq	1e1a8 <strspn@plt+0x1aa98>
   1e18c:	ldrd	r2, [sl, #40]	; 0x28
   1e190:	mov	r1, #0
   1e194:	mov	r0, #24
   1e198:	and	r3, r3, r1
   1e19c:	and	r2, r2, r0
   1e1a0:	orrs	r1, r2, r3
   1e1a4:	beq	1e1f8 <strspn@plt+0x1aae8>
   1e1a8:	ldrb	r0, [sp, #48]	; 0x30
   1e1ac:	cmp	r0, #0
   1e1b0:	bne	1e1d0 <strspn@plt+0x1aac0>
   1e1b4:	ldr	r1, [sp, #12]
   1e1b8:	ldr	r2, [sp, #76]	; 0x4c
   1e1bc:	ldr	r3, [r1]
   1e1c0:	cmp	r2, r3
   1e1c4:	bne	1e258 <strspn@plt+0x1ab48>
   1e1c8:	add	sp, sp, #84	; 0x54
   1e1cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e1d0:	add	r6, sp, #80	; 0x50
   1e1d4:	mov	r3, #0
   1e1d8:	strb	r3, [r6, #-60]!	; 0xffffffc4
   1e1dc:	str	ip, [sp]
   1e1e0:	mov	r0, fp
   1e1e4:	add	r1, sl, #48	; 0x30
   1e1e8:	mov	r3, r6
   1e1ec:	add	r2, sp, #48	; 0x30
   1e1f0:	bl	1de3c <strspn@plt+0x1a72c>
   1e1f4:	b	1e1b4 <strspn@plt+0x1aaa4>
   1e1f8:	ldrd	r4, [sl, #32]
   1e1fc:	add	r6, sp, #20
   1e200:	ldr	r3, [pc, #188]	; 1e2c4 <strspn@plt+0x1abb4>
   1e204:	mov	r1, #1
   1e208:	mov	r2, #25
   1e20c:	mov	r0, r6
   1e210:	add	r3, pc, r3
   1e214:	strd	r4, [sp]
   1e218:	str	ip, [sp, #8]
   1e21c:	bl	3404 <__sprintf_chk@plt>
   1e220:	ldr	ip, [sp, #8]
   1e224:	b	1e1dc <strspn@plt+0x1aacc>
   1e228:	ldrd	r4, [r2, #16]
   1e22c:	add	r0, sp, #48	; 0x30
   1e230:	ldr	r3, [pc, #144]	; 1e2c8 <strspn@plt+0x1abb8>
   1e234:	mov	r1, #1
   1e238:	mov	r2, #25
   1e23c:	str	ip, [sp, #8]
   1e240:	strd	r4, [sp]
   1e244:	add	r3, pc, r3
   1e248:	bl	3404 <__sprintf_chk@plt>
   1e24c:	ldrd	r4, [sl, #8]
   1e250:	ldr	ip, [sp, #8]
   1e254:	b	1e178 <strspn@plt+0x1aa68>
   1e258:	bl	314c <__stack_chk_fail@plt>
   1e25c:	ldr	r0, [pc, #104]	; 1e2cc <strspn@plt+0x1abbc>
   1e260:	movw	r2, #1214	; 0x4be
   1e264:	ldr	r1, [pc, #100]	; 1e2d0 <strspn@plt+0x1abc0>
   1e268:	ldr	r3, [pc, #100]	; 1e2d4 <strspn@plt+0x1abc4>
   1e26c:	add	r0, pc, r0
   1e270:	add	r1, pc, r1
   1e274:	add	r3, pc, r3
   1e278:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e27c:	ldr	r0, [pc, #84]	; 1e2d8 <strspn@plt+0x1abc8>
   1e280:	mov	r2, #1216	; 0x4c0
   1e284:	ldr	r1, [pc, #80]	; 1e2dc <strspn@plt+0x1abcc>
   1e288:	ldr	r3, [pc, #80]	; 1e2e0 <strspn@plt+0x1abd0>
   1e28c:	add	r0, pc, r0
   1e290:	add	r1, pc, r1
   1e294:	add	r3, pc, r3
   1e298:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e29c:	ldr	r0, [pc, #64]	; 1e2e4 <strspn@plt+0x1abd4>
   1e2a0:	movw	r2, #1215	; 0x4bf
   1e2a4:	ldr	r1, [pc, #60]	; 1e2e8 <strspn@plt+0x1abd8>
   1e2a8:	ldr	r3, [pc, #60]	; 1e2ec <strspn@plt+0x1abdc>
   1e2ac:	add	r0, pc, r0
   1e2b0:	add	r1, pc, r1
   1e2b4:	add	r3, pc, r3
   1e2b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e2bc:	andeq	sp, r4, r4, ror #23
   1e2c0:	andeq	r0, r0, r8, lsr #5
   1e2c4:	andeq	lr, r2, ip, ror #11
   1e2c8:			; <UNDEFINED> instruction: 0x0002e5b8
   1e2cc:	andeq	pc, r2, r8, asr pc	; <UNPREDICTABLE>
   1e2d0:	andeq	pc, r2, ip, ror sl	; <UNPREDICTABLE>
   1e2d4:	andeq	r0, r3, r8, ror #1
   1e2d8:	ldrdeq	r6, [r3], -ip
   1e2dc:	andeq	pc, r2, ip, asr sl	; <UNPREDICTABLE>
   1e2e0:	andeq	r0, r3, r8, asr #1
   1e2e4:	andeq	r5, r3, r8, asr #6
   1e2e8:	andeq	pc, r2, ip, lsr sl	; <UNPREDICTABLE>
   1e2ec:	andeq	r0, r3, r8, lsr #1
   1e2f0:	ldr	ip, [pc, #464]	; 1e4c8 <strspn@plt+0x1adb8>
   1e2f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e2f8:	subs	r9, r0, #0
   1e2fc:	ldr	r0, [pc, #456]	; 1e4cc <strspn@plt+0x1adbc>
   1e300:	add	ip, pc, ip
   1e304:	mov	r7, r2
   1e308:	sub	sp, sp, #32
   1e30c:	mov	r2, ip
   1e310:	mov	r5, r1
   1e314:	ldr	r8, [ip, r0]
   1e318:	ldr	r6, [sp, #64]	; 0x40
   1e31c:	ldr	r2, [r8]
   1e320:	str	r2, [sp, #28]
   1e324:	beq	1e4a4 <strspn@plt+0x1ad94>
   1e328:	cmp	r1, #0
   1e32c:	beq	1e484 <strspn@plt+0x1ad74>
   1e330:	cmp	r3, #63	; 0x3f
   1e334:	bhi	1e464 <strspn@plt+0x1ad54>
   1e338:	cmp	r6, #0
   1e33c:	beq	1e444 <strspn@plt+0x1ad34>
   1e340:	cmp	r3, #9
   1e344:	movw	r2, #29281	; 0x7261
   1e348:	movt	r2, #103	; 0x67
   1e34c:	str	r2, [sp, #8]
   1e350:	bls	1e434 <strspn@plt+0x1ad24>
   1e354:	movw	r2, #52429	; 0xcccd
   1e358:	movt	r2, #52428	; 0xcccc
   1e35c:	add	r4, sp, #13
   1e360:	umull	r1, r2, r2, r3
   1e364:	lsr	r2, r2, #3
   1e368:	add	r1, r2, #48	; 0x30
   1e36c:	strb	r1, [sp, #11]
   1e370:	add	r2, r2, r2, lsl #2
   1e374:	sub	r3, r3, r2, lsl #1
   1e378:	add	r3, r3, #48	; 0x30
   1e37c:	strb	r3, [sp, #12]
   1e380:	add	sl, sp, #8
   1e384:	mov	ip, #0
   1e388:	str	r6, [sp]
   1e38c:	mov	r0, r9
   1e390:	mov	r1, r5
   1e394:	mov	r3, sl
   1e398:	mov	r2, r7
   1e39c:	strb	ip, [r4]
   1e3a0:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1e3a4:	ldr	ip, [pc, #292]	; 1e4d0 <strspn@plt+0x1adc0>
   1e3a8:	mov	r2, #46	; 0x2e
   1e3ac:	str	r2, [sp, #4]
   1e3b0:	add	ip, pc, ip
   1e3b4:	str	r6, [sp]
   1e3b8:	mov	r3, sl
   1e3bc:	ldm	ip!, {r0, r1, r2}
   1e3c0:	str	r0, [r4]
   1e3c4:	mov	r0, r9
   1e3c8:	str	r1, [r4, #4]
   1e3cc:	mov	r1, r5
   1e3d0:	str	r2, [r4, #8]
   1e3d4:	mov	r2, r7
   1e3d8:	bl	311dc <sd_bus_creds_has_bounding_cap@@Base+0x38b4>
   1e3dc:	ldr	ip, [pc, #240]	; 1e4d4 <strspn@plt+0x1adc4>
   1e3e0:	mov	r2, #47	; 0x2f
   1e3e4:	str	r2, [sp, #4]
   1e3e8:	add	ip, pc, ip
   1e3ec:	str	r6, [sp]
   1e3f0:	mov	r3, sl
   1e3f4:	ldm	ip!, {r0, r1, r2}
   1e3f8:	ldrh	ip, [ip]
   1e3fc:	str	r0, [r4]
   1e400:	mov	r0, r9
   1e404:	str	r1, [r4, #4]
   1e408:	mov	r1, r5
   1e40c:	str	r2, [r4, #8]
   1e410:	mov	r2, r7
   1e414:	strh	ip, [r4, #12]
   1e418:	bl	311dc <sd_bus_creds_has_bounding_cap@@Base+0x38b4>
   1e41c:	ldr	r2, [sp, #28]
   1e420:	ldr	r3, [r8]
   1e424:	cmp	r2, r3
   1e428:	bne	1e4c4 <strspn@plt+0x1adb4>
   1e42c:	add	sp, sp, #32
   1e430:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e434:	add	r3, r3, #48	; 0x30
   1e438:	add	r4, sp, #12
   1e43c:	strb	r3, [sp, #11]
   1e440:	b	1e380 <strspn@plt+0x1ac70>
   1e444:	ldr	r0, [pc, #140]	; 1e4d8 <strspn@plt+0x1adc8>
   1e448:	mov	r2, #152	; 0x98
   1e44c:	ldr	r1, [pc, #136]	; 1e4dc <strspn@plt+0x1adcc>
   1e450:	ldr	r3, [pc, #136]	; 1e4e0 <strspn@plt+0x1add0>
   1e454:	add	r0, pc, r0
   1e458:	add	r1, pc, r1
   1e45c:	add	r3, pc, r3
   1e460:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e464:	ldr	r0, [pc, #120]	; 1e4e4 <strspn@plt+0x1add4>
   1e468:	mov	r2, #151	; 0x97
   1e46c:	ldr	r1, [pc, #116]	; 1e4e8 <strspn@plt+0x1add8>
   1e470:	ldr	r3, [pc, #116]	; 1e4ec <strspn@plt+0x1addc>
   1e474:	add	r0, pc, r0
   1e478:	add	r1, pc, r1
   1e47c:	add	r3, pc, r3
   1e480:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e484:	ldr	r0, [pc, #100]	; 1e4f0 <strspn@plt+0x1ade0>
   1e488:	mov	r2, #150	; 0x96
   1e48c:	ldr	r1, [pc, #96]	; 1e4f4 <strspn@plt+0x1ade4>
   1e490:	ldr	r3, [pc, #96]	; 1e4f8 <strspn@plt+0x1ade8>
   1e494:	add	r0, pc, r0
   1e498:	add	r1, pc, r1
   1e49c:	add	r3, pc, r3
   1e4a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e4a4:	ldr	r0, [pc, #80]	; 1e4fc <strspn@plt+0x1adec>
   1e4a8:	mov	r2, #149	; 0x95
   1e4ac:	ldr	r1, [pc, #76]	; 1e500 <strspn@plt+0x1adf0>
   1e4b0:	ldr	r3, [pc, #76]	; 1e504 <strspn@plt+0x1adf4>
   1e4b4:	add	r0, pc, r0
   1e4b8:	add	r1, pc, r1
   1e4bc:	add	r3, pc, r3
   1e4c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e4c4:	bl	314c <__stack_chk_fail@plt>
   1e4c8:	strdeq	sp, [r4], -r8
   1e4cc:	andeq	r0, r0, r8, lsr #5
   1e4d0:	andeq	pc, r2, r4, asr #19
   1e4d4:	andeq	lr, r2, r8, ror #12
   1e4d8:	andeq	r5, r3, r8, asr r2
   1e4dc:	muleq	r2, r4, r8
   1e4e0:	andeq	pc, r2, r0, asr #29
   1e4e4:	strdeq	pc, [r2], -r8
   1e4e8:	andeq	pc, r2, r4, ror r8	; <UNPREDICTABLE>
   1e4ec:	andeq	pc, r2, r0, lsr #29
   1e4f0:	andeq	pc, r2, ip, asr #17
   1e4f4:	andeq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   1e4f8:	andeq	pc, r2, r0, lsl #29
   1e4fc:	andeq	r3, r3, r8, asr r2
   1e500:	andeq	pc, r2, r4, lsr r8	; <UNPREDICTABLE>
   1e504:	andeq	pc, r2, r0, ror #28
   1e508:	push	{r4, r5, r6, lr}
   1e50c:	subs	r5, r2, #0
   1e510:	mov	r4, r0
   1e514:	mov	r6, r1
   1e518:	beq	1e540 <strspn@plt+0x1ae30>
   1e51c:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   1e520:	sub	r5, r5, #1
   1e524:	add	r3, r5, r0
   1e528:	rsb	r1, r0, #0
   1e52c:	and	r1, r1, r3
   1e530:	mov	r0, r6
   1e534:	bl	3518 <munmap@plt>
   1e538:	cmp	r0, #0
   1e53c:	blt	1e54c <strspn@plt+0x1ae3c>
   1e540:	mov	r0, r4
   1e544:	pop	{r4, r5, r6, lr}
   1e548:	b	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   1e54c:	ldr	r0, [pc, #24]	; 1e56c <strspn@plt+0x1ae5c>
   1e550:	movw	r2, #1428	; 0x594
   1e554:	ldr	r1, [pc, #20]	; 1e570 <strspn@plt+0x1ae60>
   1e558:	ldr	r3, [pc, #20]	; 1e574 <strspn@plt+0x1ae64>
   1e55c:	add	r0, pc, r0
   1e560:	add	r1, pc, r1
   1e564:	add	r3, pc, r3
   1e568:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e56c:	andeq	pc, r2, r4, lsr #16
   1e570:	andeq	pc, r2, ip, lsl #15
   1e574:	andeq	pc, r2, r4, lsr #13
   1e578:	push	{r3, r4, r5, lr}
   1e57c:	subs	r4, r0, #0
   1e580:	mov	r5, r1
   1e584:	beq	1e5d0 <strspn@plt+0x1aec0>
   1e588:	cmp	r1, #0
   1e58c:	beq	1e5f0 <strspn@plt+0x1aee0>
   1e590:	ldr	r1, [pc, #120]	; 1e610 <strspn@plt+0x1af00>
   1e594:	mov	r2, #3
   1e598:	add	r1, pc, r1
   1e59c:	bl	36bc <strncmp@plt>
   1e5a0:	cmp	r0, #0
   1e5a4:	bne	1e5c8 <strspn@plt+0x1aeb8>
   1e5a8:	adds	r4, r4, #3
   1e5ac:	popeq	{r3, r4, r5, pc}
   1e5b0:	mov	r0, r4
   1e5b4:	mov	r1, r5
   1e5b8:	bl	3b38c <sd_bus_creds_has_bounding_cap@@Base+0xda64>
   1e5bc:	cmp	r0, #0
   1e5c0:	movge	r0, #1
   1e5c4:	pop	{r3, r4, r5, pc}
   1e5c8:	mov	r0, #0
   1e5cc:	pop	{r3, r4, r5, pc}
   1e5d0:	ldr	r0, [pc, #60]	; 1e614 <strspn@plt+0x1af04>
   1e5d4:	mov	r2, #56	; 0x38
   1e5d8:	ldr	r1, [pc, #56]	; 1e618 <strspn@plt+0x1af08>
   1e5dc:	ldr	r3, [pc, #56]	; 1e61c <strspn@plt+0x1af0c>
   1e5e0:	add	r0, pc, r0
   1e5e4:	add	r1, pc, r1
   1e5e8:	add	r3, pc, r3
   1e5ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e5f0:	ldr	r0, [pc, #40]	; 1e620 <strspn@plt+0x1af10>
   1e5f4:	mov	r2, #57	; 0x39
   1e5f8:	ldr	r1, [pc, #36]	; 1e624 <strspn@plt+0x1af14>
   1e5fc:	ldr	r3, [pc, #36]	; 1e628 <strspn@plt+0x1af18>
   1e600:	add	r0, pc, r0
   1e604:	add	r1, pc, r1
   1e608:	add	r3, pc, r3
   1e60c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e610:	andeq	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
   1e614:	strdeq	r2, [r3], -r0
   1e618:	andeq	pc, r2, r8, lsl #14
   1e61c:	andeq	pc, r2, ip, lsl #13
   1e620:	andeq	r9, r3, r0, lsl #9
   1e624:	andeq	pc, r2, r8, ror #13
   1e628:	andeq	pc, r2, ip, ror #12
   1e62c:	ldr	r1, [pc, #216]	; 1e70c <strspn@plt+0x1affc>
   1e630:	cmp	r0, #0
   1e634:	ldr	ip, [pc, #212]	; 1e710 <strspn@plt+0x1b000>
   1e638:	add	r1, pc, r1
   1e63c:	push	{r4, r5, r6, r7, lr}
   1e640:	sub	sp, sp, #44	; 0x2c
   1e644:	ldr	r7, [r1, ip]
   1e648:	mov	r6, #0
   1e64c:	strd	r2, [sp, #24]
   1e650:	mov	r4, #32
   1e654:	mov	r5, #0
   1e658:	str	r6, [sp, #8]
   1e65c:	ldr	r3, [r7]
   1e660:	str	r6, [sp, #12]
   1e664:	str	r6, [sp, #16]
   1e668:	str	r3, [sp, #36]	; 0x24
   1e66c:	str	r6, [sp, #20]
   1e670:	strd	r4, [sp]
   1e674:	beq	1e6ec <strspn@plt+0x1afdc>
   1e678:	ldrb	r3, [r0, #24]
   1e67c:	tst	r3, #1
   1e680:	beq	1e6cc <strspn@plt+0x1afbc>
   1e684:	ldr	r0, [r0, #8]
   1e688:	movw	r1, #38275	; 0x9583
   1e68c:	mov	r2, sp
   1e690:	movt	r1, #16416	; 0x4020
   1e694:	bl	323c <ioctl@plt>
   1e698:	cmp	r0, #0
   1e69c:	movge	r0, r6
   1e6a0:	bge	1e6b0 <strspn@plt+0x1afa0>
   1e6a4:	bl	33f8 <__errno_location@plt>
   1e6a8:	ldr	r0, [r0]
   1e6ac:	rsb	r0, r0, #0
   1e6b0:	ldr	r2, [sp, #36]	; 0x24
   1e6b4:	ldr	r3, [r7]
   1e6b8:	cmp	r2, r3
   1e6bc:	bne	1e6c8 <strspn@plt+0x1afb8>
   1e6c0:	add	sp, sp, #44	; 0x2c
   1e6c4:	pop	{r4, r5, r6, r7, pc}
   1e6c8:	bl	314c <__stack_chk_fail@plt>
   1e6cc:	ldr	r0, [pc, #64]	; 1e714 <strspn@plt+0x1b004>
   1e6d0:	movw	r2, #1039	; 0x40f
   1e6d4:	ldr	r1, [pc, #60]	; 1e718 <strspn@plt+0x1b008>
   1e6d8:	ldr	r3, [pc, #60]	; 1e71c <strspn@plt+0x1b00c>
   1e6dc:	add	r0, pc, r0
   1e6e0:	add	r1, pc, r1
   1e6e4:	add	r3, pc, r3
   1e6e8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e6ec:	ldr	r0, [pc, #44]	; 1e720 <strspn@plt+0x1b010>
   1e6f0:	movw	r2, #1038	; 0x40e
   1e6f4:	ldr	r1, [pc, #40]	; 1e724 <strspn@plt+0x1b014>
   1e6f8:	ldr	r3, [pc, #40]	; 1e728 <strspn@plt+0x1b018>
   1e6fc:	add	r0, pc, r0
   1e700:	add	r1, pc, r1
   1e704:	add	r3, pc, r3
   1e708:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1e70c:	andeq	sp, r4, r0, asr #13
   1e710:	andeq	r0, r0, r8, lsr #5
   1e714:	ldrdeq	pc, [r2], -r0
   1e718:	andeq	pc, r2, ip, lsl #12
   1e71c:	andeq	pc, r2, ip, ror r5	; <UNPREDICTABLE>
   1e720:	andeq	pc, r2, r8, asr #21
   1e724:	andeq	pc, r2, ip, ror #11
   1e728:	andeq	pc, r2, ip, asr r5	; <UNPREDICTABLE>
   1e72c:	ldr	r3, [pc, #1512]	; 1ed1c <strspn@plt+0x1b60c>
   1e730:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e734:	add	fp, sp, #32
   1e738:	ldr	r2, [pc, #1504]	; 1ed20 <strspn@plt+0x1b610>
   1e73c:	sub	sp, sp, #52	; 0x34
   1e740:	add	r3, pc, r3
   1e744:	subs	r7, r0, #0
   1e748:	ldr	r2, [r3, r2]
   1e74c:	ldr	r3, [r2]
   1e750:	str	r2, [fp, #-64]	; 0xffffffc0
   1e754:	str	r3, [fp, #-40]	; 0xffffffd8
   1e758:	beq	1ec7c <strspn@plt+0x1b56c>
   1e75c:	ldrb	r3, [r7, #24]
   1e760:	tst	r3, #16
   1e764:	bne	1ec4c <strspn@plt+0x1b53c>
   1e768:	ldr	r9, [r7, #1104]	; 0x450
   1e76c:	mov	r3, #1
   1e770:	str	r3, [r7, #28]
   1e774:	cmp	r9, #0
   1e778:	beq	1eaec <strspn@plt+0x1b3dc>
   1e77c:	mov	r0, r9
   1e780:	bl	47bd4 <sd_bus_creds_has_bounding_cap@@Base+0x1a2ac>
   1e784:	subs	r4, r0, #0
   1e788:	strne	r4, [fp, #-68]	; 0xffffffbc
   1e78c:	beq	1ec5c <strspn@plt+0x1b54c>
   1e790:	mov	r0, r4
   1e794:	bl	33a4 <strlen@plt>
   1e798:	ldrb	r3, [r7, #25]
   1e79c:	tst	r3, #16
   1e7a0:	add	r5, r0, #24
   1e7a4:	mov	r8, r0
   1e7a8:	bic	r5, r5, #7
   1e7ac:	ldr	r0, [r7, #1096]	; 0x448
   1e7b0:	addne	r5, r5, #144	; 0x90
   1e7b4:	addeq	r5, r5, #96	; 0x60
   1e7b8:	tst	r3, #32
   1e7bc:	addne	r5, r5, #40	; 0x28
   1e7c0:	cmp	r0, #0
   1e7c4:	moveq	sl, r0
   1e7c8:	beq	1e7e0 <strspn@plt+0x1b0d0>
   1e7cc:	bl	33a4 <strlen@plt>
   1e7d0:	add	r3, r0, #24
   1e7d4:	mov	sl, r0
   1e7d8:	bic	r3, r3, #7
   1e7dc:	add	r5, r5, r3
   1e7e0:	add	r3, r5, #21
   1e7e4:	mov	r2, r5
   1e7e8:	bic	r3, r3, #7
   1e7ec:	mov	r1, #0
   1e7f0:	sub	sp, sp, r3
   1e7f4:	mov	r9, #0
   1e7f8:	add	r0, sp, #16
   1e7fc:	bl	3434 <memset@plt>
   1e800:	mov	r1, #968	; 0x3c8
   1e804:	mov	ip, #976	; 0x3d0
   1e808:	add	lr, r8, #17
   1e80c:	mov	r6, r0
   1e810:	str	r5, [r0]
   1e814:	mov	r0, #0
   1e818:	str	r0, [r6, #4]
   1e81c:	ldrd	r2, [r7, r1]
   1e820:	mov	r5, #0
   1e824:	mov	r1, r4
   1e828:	mov	r4, #16777216	; 0x1000000
   1e82c:	strd	r2, [r6, #8]
   1e830:	mvn	r2, #0
   1e834:	mvn	r3, #0
   1e838:	strd	r2, [r6, #24]
   1e83c:	ldrd	r2, [r7, ip]
   1e840:	strd	r4, [r6, #56]	; 0x38
   1e844:	add	r4, r6, #96	; 0x60
   1e848:	str	r0, [r6, #100]	; 0x64
   1e84c:	add	r0, r6, #112	; 0x70
   1e850:	strd	r2, [r6, #32]
   1e854:	add	r2, r8, #1
   1e858:	str	lr, [r6, #96]	; 0x60
   1e85c:	movw	r8, #4109	; 0x100d
   1e860:	strd	r8, [r6, #104]	; 0x68
   1e864:	bl	30c8 <memcpy@plt>
   1e868:	ldr	r5, [r6, #96]	; 0x60
   1e86c:	ldrb	r3, [r7, #25]
   1e870:	add	r5, r5, #7
   1e874:	tst	r3, #16
   1e878:	bic	r5, r5, #7
   1e87c:	add	ip, r4, r5
   1e880:	beq	1e8bc <strspn@plt+0x1b1ac>
   1e884:	add	lr, r7, #1040	; 0x410
   1e888:	mov	r2, #48	; 0x30
   1e88c:	mov	r3, #0
   1e890:	movw	r0, #4097	; 0x1001
   1e894:	strd	r2, [r4, r5]
   1e898:	mov	r1, #0
   1e89c:	strd	r0, [ip, #8]
   1e8a0:	add	r4, ip, #16
   1e8a4:	ldm	lr!, {r0, r1, r2, r3}
   1e8a8:	add	ip, ip, #48	; 0x30
   1e8ac:	stmia	r4!, {r0, r1, r2, r3}
   1e8b0:	ldm	lr, {r0, r1, r2, r3}
   1e8b4:	stm	r4, {r0, r1, r2, r3}
   1e8b8:	ldrb	r3, [r7, #25]
   1e8bc:	tst	r3, #32
   1e8c0:	bne	1e9cc <strspn@plt+0x1b2bc>
   1e8c4:	ldr	r3, [r7, #1096]	; 0x448
   1e8c8:	cmp	r3, #0
   1e8cc:	beq	1e8fc <strspn@plt+0x1b1ec>
   1e8d0:	add	r3, sl, #17
   1e8d4:	movw	r0, #4107	; 0x100b
   1e8d8:	str	r3, [ip]
   1e8dc:	mov	r1, #0
   1e8e0:	mov	r3, #0
   1e8e4:	strd	r0, [ip, #8]
   1e8e8:	str	r3, [ip, #4]
   1e8ec:	add	r2, sl, #1
   1e8f0:	add	r0, ip, #16
   1e8f4:	ldr	r1, [r7, #1096]	; 0x448
   1e8f8:	bl	30c8 <memcpy@plt>
   1e8fc:	movw	r1, #38272	; 0x9580
   1e900:	ldr	r0, [r7, #8]
   1e904:	movt	r1, #49248	; 0xc060
   1e908:	mov	r2, r6
   1e90c:	bl	323c <ioctl@plt>
   1e910:	cmp	r0, #0
   1e914:	blt	1eadc <strspn@plt+0x1b3cc>
   1e918:	ldr	r8, [r7, #420]	; 0x1a4
   1e91c:	cmp	r8, #0
   1e920:	beq	1ebd0 <strspn@plt+0x1b4c0>
   1e924:	ldrd	r2, [r6, #40]	; 0x28
   1e928:	mvn	r0, #0
   1e92c:	mov	r1, #0
   1e930:	cmp	r3, r1
   1e934:	cmpeq	r2, r0
   1e938:	ldr	r2, [r6, #64]	; 0x40
   1e93c:	bhi	1ea04 <strspn@plt+0x1b2f4>
   1e940:	ldr	r1, [r7, #420]	; 0x1a4
   1e944:	ldr	r3, [r6, #68]	; 0x44
   1e948:	add	lr, r1, r2
   1e94c:	ldr	r5, [r1, r2]
   1e950:	add	ip, lr, #8
   1e954:	add	r5, lr, r5
   1e958:	cmp	ip, r5
   1e95c:	bcs	1eb74 <strspn@plt+0x1b464>
   1e960:	cmp	lr, ip
   1e964:	bhi	1eb74 <strspn@plt+0x1b464>
   1e968:	mov	r4, #0
   1e96c:	b	1e978 <strspn@plt+0x1b268>
   1e970:	cmp	lr, ip
   1e974:	bhi	1e9a0 <strspn@plt+0x1b290>
   1e978:	ldrd	r0, [ip, #8]
   1e97c:	cmp	r1, #0
   1e980:	cmpeq	r0, #7
   1e984:	ldr	r1, [ip]
   1e988:	addeq	r4, ip, #16
   1e98c:	add	r1, r1, #7
   1e990:	bic	r1, r1, #7
   1e994:	add	ip, ip, r1
   1e998:	cmp	ip, r5
   1e99c:	bcc	1e970 <strspn@plt+0x1b260>
   1e9a0:	cmp	r4, #0
   1e9a4:	beq	1eb74 <strspn@plt+0x1b464>
   1e9a8:	ldr	r0, [r4]
   1e9ac:	ldr	r1, [r4, #8]
   1e9b0:	bl	31370 <sd_bus_creds_has_bounding_cap@@Base+0x3a48>
   1e9b4:	cmp	r0, #0
   1e9b8:	bne	1ea3c <strspn@plt+0x1b32c>
   1e9bc:	ldr	r2, [r6, #64]	; 0x40
   1e9c0:	mvn	r4, #94	; 0x5e
   1e9c4:	ldr	r3, [r6, #68]	; 0x44
   1e9c8:	b	1ea0c <strspn@plt+0x1b2fc>
   1e9cc:	add	lr, r7, #1072	; 0x430
   1e9d0:	mov	r2, #40	; 0x28
   1e9d4:	mov	r3, #0
   1e9d8:	movw	r0, #4098	; 0x1002
   1e9dc:	strd	r2, [ip]
   1e9e0:	mov	r1, #0
   1e9e4:	strd	r0, [ip, #8]
   1e9e8:	add	r4, ip, #16
   1e9ec:	ldm	lr!, {r0, r1, r2, r3}
   1e9f0:	add	ip, ip, #40	; 0x28
   1e9f4:	stmia	r4!, {r0, r1, r2, r3}
   1e9f8:	ldm	lr, {r0, r1}
   1e9fc:	stm	r4, {r0, r1}
   1ea00:	b	1e8c4 <strspn@plt+0x1b1b4>
   1ea04:	ldr	r3, [r6, #68]	; 0x44
   1ea08:	mvn	r4, #94	; 0x5e
   1ea0c:	mov	r0, r7
   1ea10:	bl	1e62c <strspn@plt+0x1af1c>
   1ea14:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ea18:	bl	3080 <free@plt>
   1ea1c:	mov	r0, r4
   1ea20:	ldr	r4, [fp, #-64]	; 0xffffffc0
   1ea24:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1ea28:	ldr	r3, [r4]
   1ea2c:	cmp	r2, r3
   1ea30:	bne	1ec64 <strspn@plt+0x1b554>
   1ea34:	sub	sp, fp, #32
   1ea38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea3c:	ldr	r3, [r4]
   1ea40:	add	r0, r7, #80	; 0x50
   1ea44:	ldr	r2, [pc, #728]	; 1ed24 <strspn@plt+0x1b614>
   1ea48:	mov	r1, #1
   1ea4c:	str	r3, [r7, #1108]	; 0x454
   1ea50:	add	r2, pc, r2
   1ea54:	ldr	r3, [r4, #8]
   1ea58:	str	r3, [r7, #1112]	; 0x458
   1ea5c:	ldrd	r4, [r6, #48]	; 0x30
   1ea60:	strd	r4, [sp]
   1ea64:	bl	32a8 <__asprintf_chk@plt>
   1ea68:	cmp	r0, #0
   1ea6c:	blt	1ec20 <strspn@plt+0x1b510>
   1ea70:	ldrd	r2, [r6, #48]	; 0x30
   1ea74:	add	ip, r6, #80	; 0x50
   1ea78:	ldrb	r4, [r7, #24]
   1ea7c:	mov	r0, #2
   1ea80:	mov	r1, #108	; 0x6c
   1ea84:	add	lr, r7, #296	; 0x128
   1ea88:	orr	r4, r4, #5
   1ea8c:	strd	r2, [r7, #88]	; 0x58
   1ea90:	strb	r4, [r7, #24]
   1ea94:	ldr	r2, [r6, #8]
   1ea98:	uxtb	r3, r4
   1ea9c:	str	r0, [r7, #16]
   1eaa0:	str	r1, [r7, #20]
   1eaa4:	bfi	r3, r2, #1, #1
   1eaa8:	strb	r3, [r7, #24]
   1eaac:	ldm	ip!, {r0, r1, r2, r3}
   1eab0:	str	r0, [r7, #296]	; 0x128
   1eab4:	mov	r0, r7
   1eab8:	str	r1, [lr, #4]
   1eabc:	str	r2, [lr, #8]
   1eac0:	str	r3, [lr, #12]
   1eac4:	ldrd	r2, [r6, #64]	; 0x40
   1eac8:	bl	1e62c <strspn@plt+0x1af1c>
   1eacc:	mov	r0, r7
   1ead0:	bl	11b44 <strspn@plt+0xe434>
   1ead4:	mov	r4, r0
   1ead8:	b	1ea14 <strspn@plt+0x1b304>
   1eadc:	bl	33f8 <__errno_location@plt>
   1eae0:	ldr	r4, [r0]
   1eae4:	rsb	r4, r4, #0
   1eae8:	b	1ea14 <strspn@plt+0x1b304>
   1eaec:	sub	r4, fp, #60	; 0x3c
   1eaf0:	mov	r0, #16
   1eaf4:	str	r9, [fp, #-60]	; 0xffffffc4
   1eaf8:	mov	r1, r4
   1eafc:	str	r9, [fp, #-56]	; 0xffffffc8
   1eb00:	str	r9, [fp, #-52]	; 0xffffffcc
   1eb04:	str	r9, [fp, #-48]	; 0xffffffd0
   1eb08:	strb	r9, [fp, #-44]	; 0xffffffd4
   1eb0c:	bl	347c <prctl@plt>
   1eb10:	cmp	r0, #0
   1eb14:	blt	1ecf0 <strspn@plt+0x1b5e0>
   1eb18:	ldrb	r9, [fp, #-60]	; 0xffffffc4
   1eb1c:	cmp	r9, #0
   1eb20:	bne	1eb7c <strspn@plt+0x1b46c>
   1eb24:	ldrb	r3, [r7, #25]
   1eb28:	lsrs	r3, r3, #7
   1eb2c:	beq	1eb58 <strspn@plt+0x1b448>
   1eb30:	ldr	r4, [pc, #496]	; 1ed28 <strspn@plt+0x1b618>
   1eb34:	str	r9, [fp, #-68]	; 0xffffffbc
   1eb38:	add	r4, pc, r4
   1eb3c:	mov	r0, r4
   1eb40:	bl	47cf4 <sd_bus_creds_has_bounding_cap@@Base+0x1a3cc>
   1eb44:	cmp	r0, #0
   1eb48:	str	r0, [r7, #1104]	; 0x450
   1eb4c:	bne	1e790 <strspn@plt+0x1b080>
   1eb50:	mvn	r4, #11
   1eb54:	b	1ea14 <strspn@plt+0x1b304>
   1eb58:	ldrb	r2, [r7, #26]
   1eb5c:	ands	r9, r2, #1
   1eb60:	beq	1ec30 <strspn@plt+0x1b520>
   1eb64:	ldr	r4, [pc, #448]	; 1ed2c <strspn@plt+0x1b61c>
   1eb68:	str	r3, [fp, #-68]	; 0xffffffbc
   1eb6c:	add	r4, pc, r4
   1eb70:	b	1eb3c <strspn@plt+0x1b42c>
   1eb74:	mvn	r4, #94	; 0x5e
   1eb78:	b	1ea0c <strspn@plt+0x1b2fc>
   1eb7c:	mov	r0, r4
   1eb80:	bl	47bd4 <sd_bus_creds_has_bounding_cap@@Base+0x1a2ac>
   1eb84:	subs	r5, r0, #0
   1eb88:	beq	1ec68 <strspn@plt+0x1b558>
   1eb8c:	ldrb	r3, [r7, #25]
   1eb90:	lsrs	r3, r3, #7
   1eb94:	bne	1ec40 <strspn@plt+0x1b530>
   1eb98:	ldrb	r3, [r7, #26]
   1eb9c:	ldr	r0, [pc, #396]	; 1ed30 <strspn@plt+0x1b620>
   1eba0:	tst	r3, #1
   1eba4:	add	r0, pc, r0
   1eba8:	ldreq	r0, [pc, #388]	; 1ed34 <strspn@plt+0x1b624>
   1ebac:	addeq	r0, pc, r0
   1ebb0:	mov	r1, r5
   1ebb4:	bl	3bc60 <sd_bus_creds_has_bounding_cap@@Base+0xe338>
   1ebb8:	subs	r4, r0, #0
   1ebbc:	beq	1ec68 <strspn@plt+0x1b558>
   1ebc0:	mov	r0, r5
   1ebc4:	str	r4, [fp, #-68]	; 0xffffffbc
   1ebc8:	bl	3080 <free@plt>
   1ebcc:	b	1eb3c <strspn@plt+0x1b42c>
   1ebd0:	ldr	r1, [r7, #8]
   1ebd4:	mov	r2, #1
   1ebd8:	mov	r3, r2
   1ebdc:	mov	r4, #0
   1ebe0:	mov	r5, #0
   1ebe4:	mov	r0, r8
   1ebe8:	str	r1, [sp]
   1ebec:	mov	r1, #16777216	; 0x1000000
   1ebf0:	strd	r4, [sp, #8]
   1ebf4:	bl	30ec <mmap64@plt>
   1ebf8:	cmn	r0, #1
   1ebfc:	str	r0, [r7, #420]	; 0x1a4
   1ec00:	bne	1e924 <strspn@plt+0x1b214>
   1ec04:	str	r8, [r7, #420]	; 0x1a4
   1ec08:	bl	33f8 <__errno_location@plt>
   1ec0c:	ldr	r2, [r6, #64]	; 0x40
   1ec10:	ldr	r3, [r6, #68]	; 0x44
   1ec14:	ldr	r4, [r0]
   1ec18:	rsb	r4, r4, #0
   1ec1c:	b	1ea0c <strspn@plt+0x1b2fc>
   1ec20:	ldr	r2, [r6, #64]	; 0x40
   1ec24:	mvn	r4, #11
   1ec28:	ldr	r3, [r6, #68]	; 0x44
   1ec2c:	b	1ea0c <strspn@plt+0x1b2fc>
   1ec30:	ldr	r4, [pc, #256]	; 1ed38 <strspn@plt+0x1b628>
   1ec34:	str	r9, [fp, #-68]	; 0xffffffbc
   1ec38:	add	r4, pc, r4
   1ec3c:	b	1eb3c <strspn@plt+0x1b42c>
   1ec40:	ldr	r0, [pc, #244]	; 1ed3c <strspn@plt+0x1b62c>
   1ec44:	add	r0, pc, r0
   1ec48:	b	1ebb0 <strspn@plt+0x1b4a0>
   1ec4c:	mov	r9, #0
   1ec50:	mvn	r4, #21
   1ec54:	str	r9, [fp, #-68]	; 0xffffffbc
   1ec58:	b	1ea14 <strspn@plt+0x1b304>
   1ec5c:	str	r4, [fp, #-68]	; 0xffffffbc
   1ec60:	b	1eb50 <strspn@plt+0x1b440>
   1ec64:	bl	314c <__stack_chk_fail@plt>
   1ec68:	mov	r0, r5
   1ec6c:	mov	r8, #0
   1ec70:	str	r8, [fp, #-68]	; 0xffffffbc
   1ec74:	bl	3080 <free@plt>
   1ec78:	b	1eb50 <strspn@plt+0x1b440>
   1ec7c:	ldr	r0, [pc, #188]	; 1ed40 <strspn@plt+0x1b630>
   1ec80:	mov	r2, #852	; 0x354
   1ec84:	ldr	r1, [pc, #184]	; 1ed44 <strspn@plt+0x1b634>
   1ec88:	ldr	r3, [pc, #184]	; 1ed48 <strspn@plt+0x1b638>
   1ec8c:	add	r0, pc, r0
   1ec90:	add	r1, pc, r1
   1ec94:	add	r3, pc, r3
   1ec98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ec9c:	mov	r4, r0
   1eca0:	str	r7, [fp, #-68]	; 0xffffffbc
   1eca4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1eca8:	bl	3080 <free@plt>
   1ecac:	mov	r0, r4
   1ecb0:	bl	36a4 <_Unwind_Resume@plt>
   1ecb4:	mov	r4, r0
   1ecb8:	b	1eca4 <strspn@plt+0x1b594>
   1ecbc:	mov	r4, r0
   1ecc0:	mov	r0, r5
   1ecc4:	mov	r5, #0
   1ecc8:	bl	3080 <free@plt>
   1eccc:	str	r5, [fp, #-68]	; 0xffffffbc
   1ecd0:	b	1eca4 <strspn@plt+0x1b594>
   1ecd4:	mov	r4, r0
   1ecd8:	mov	r5, #0
   1ecdc:	b	1ecc0 <strspn@plt+0x1b5b0>
   1ece0:	mov	r5, #0
   1ece4:	mov	r4, r0
   1ece8:	str	r5, [fp, #-68]	; 0xffffffbc
   1ecec:	b	1eca4 <strspn@plt+0x1b594>
   1ecf0:	ldr	r0, [pc, #84]	; 1ed4c <strspn@plt+0x1b63c>
   1ecf4:	mov	r2, #872	; 0x368
   1ecf8:	ldr	r1, [pc, #80]	; 1ed50 <strspn@plt+0x1b640>
   1ecfc:	ldr	r3, [pc, #80]	; 1ed54 <strspn@plt+0x1b644>
   1ed00:	add	r0, pc, r0
   1ed04:	add	r1, pc, r1
   1ed08:	add	r3, pc, r3
   1ed0c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ed10:	mov	r4, r0
   1ed14:	str	r9, [fp, #-68]	; 0xffffffbc
   1ed18:	b	1eca4 <strspn@plt+0x1b594>
   1ed1c:			; <UNDEFINED> instruction: 0x0004d5b8
   1ed20:	andeq	r0, r0, r8, lsr #5
   1ed24:	andeq	sp, r2, ip, lsr #27
   1ed28:	andeq	pc, r2, r4, lsr #5
   1ed2c:	andeq	pc, r2, ip, ror r2	; <UNPREDICTABLE>
   1ed30:	andeq	pc, r2, r8, lsr #4
   1ed34:	andeq	pc, r2, ip, lsl r2	; <UNPREDICTABLE>
   1ed38:	andeq	pc, r2, r0, lsr #3
   1ed3c:	andeq	pc, r2, r8, ror r1	; <UNPREDICTABLE>
   1ed40:	andeq	ip, r2, r8, asr #23
   1ed44:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   1ed48:	andeq	pc, r2, r4, lsl r7	; <UNPREDICTABLE>
   1ed4c:	strdeq	pc, [r2], -r0
   1ed50:	andeq	lr, r2, r8, ror #31
   1ed54:	andeq	pc, r2, r0, lsr #13
   1ed58:	push	{r4, lr}
   1ed5c:	subs	r4, r0, #0
   1ed60:	beq	1edd4 <strspn@plt+0x1b6c4>
   1ed64:	ldr	r3, [r4, #8]
   1ed68:	cmp	r3, #0
   1ed6c:	bge	1ee34 <strspn@plt+0x1b724>
   1ed70:	ldr	r3, [r4, #12]
   1ed74:	cmp	r3, #0
   1ed78:	bge	1ee14 <strspn@plt+0x1b704>
   1ed7c:	ldr	r0, [r4, #280]	; 0x118
   1ed80:	cmp	r0, #0
   1ed84:	beq	1edf4 <strspn@plt+0x1b6e4>
   1ed88:	ldrb	r3, [r4, #24]
   1ed8c:	tst	r3, #16
   1ed90:	bne	1edcc <strspn@plt+0x1b6bc>
   1ed94:	movw	r1, #258	; 0x102
   1ed98:	movt	r1, #8
   1ed9c:	bl	329c <open64@plt>
   1eda0:	cmp	r0, #0
   1eda4:	str	r0, [r4, #8]
   1eda8:	blt	1edbc <strspn@plt+0x1b6ac>
   1edac:	str	r0, [r4, #12]
   1edb0:	mov	r0, r4
   1edb4:	pop	{r4, lr}
   1edb8:	b	1e72c <strspn@plt+0x1b01c>
   1edbc:	bl	33f8 <__errno_location@plt>
   1edc0:	ldr	r0, [r0]
   1edc4:	rsb	r0, r0, #0
   1edc8:	pop	{r4, pc}
   1edcc:	mvn	r0, #21
   1edd0:	pop	{r4, pc}
   1edd4:	ldr	r0, [pc, #120]	; 1ee54 <strspn@plt+0x1b744>
   1edd8:	movw	r2, #1014	; 0x3f6
   1eddc:	ldr	r1, [pc, #116]	; 1ee58 <strspn@plt+0x1b748>
   1ede0:	ldr	r3, [pc, #116]	; 1ee5c <strspn@plt+0x1b74c>
   1ede4:	add	r0, pc, r0
   1ede8:	add	r1, pc, r1
   1edec:	add	r3, pc, r3
   1edf0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1edf4:	ldr	r0, [pc, #100]	; 1ee60 <strspn@plt+0x1b750>
   1edf8:	movw	r2, #1017	; 0x3f9
   1edfc:	ldr	r1, [pc, #96]	; 1ee64 <strspn@plt+0x1b754>
   1ee00:	ldr	r3, [pc, #96]	; 1ee68 <strspn@plt+0x1b758>
   1ee04:	add	r0, pc, r0
   1ee08:	add	r1, pc, r1
   1ee0c:	add	r3, pc, r3
   1ee10:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ee14:	ldr	r0, [pc, #80]	; 1ee6c <strspn@plt+0x1b75c>
   1ee18:	mov	r2, #1016	; 0x3f8
   1ee1c:	ldr	r1, [pc, #76]	; 1ee70 <strspn@plt+0x1b760>
   1ee20:	ldr	r3, [pc, #76]	; 1ee74 <strspn@plt+0x1b764>
   1ee24:	add	r0, pc, r0
   1ee28:	add	r1, pc, r1
   1ee2c:	add	r3, pc, r3
   1ee30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ee34:	ldr	r0, [pc, #60]	; 1ee78 <strspn@plt+0x1b768>
   1ee38:	movw	r2, #1015	; 0x3f7
   1ee3c:	ldr	r1, [pc, #56]	; 1ee7c <strspn@plt+0x1b76c>
   1ee40:	ldr	r3, [pc, #56]	; 1ee80 <strspn@plt+0x1b770>
   1ee44:	add	r0, pc, r0
   1ee48:	add	r1, pc, r1
   1ee4c:	add	r3, pc, r3
   1ee50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ee54:	andeq	ip, r2, r0, ror sl
   1ee58:	andeq	lr, r2, r4, lsl #30
   1ee5c:	andeq	lr, r2, r0, lsr lr
   1ee60:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   1ee64:	andeq	lr, r2, r4, ror #29
   1ee68:	andeq	lr, r2, r0, lsl lr
   1ee6c:			; <UNDEFINED> instruction: 0x0002ebbc
   1ee70:	andeq	lr, r2, r4, asr #29
   1ee74:	strdeq	lr, [r2], -r0
   1ee78:	andeq	lr, r2, ip, lsl #23
   1ee7c:	andeq	lr, r2, r4, lsr #29
   1ee80:	ldrdeq	lr, [r2], -r0
   1ee84:	push	{r4, r5, r6, lr}
   1ee88:	subs	r5, r0, #0
   1ee8c:	mov	r6, r1
   1ee90:	beq	1ef40 <strspn@plt+0x1b830>
   1ee94:	cmp	r1, #0
   1ee98:	beq	1ef60 <strspn@plt+0x1b850>
   1ee9c:	ldr	r1, [r1]
   1eea0:	add	r4, r6, #64	; 0x40
   1eea4:	add	r3, r6, r1
   1eea8:	cmp	r4, r3
   1eeac:	bcc	1eedc <strspn@plt+0x1b7cc>
   1eeb0:	b	1ef28 <strspn@plt+0x1b818>
   1eeb4:	cmp	r3, #0
   1eeb8:	cmpeq	r2, #4
   1eebc:	beq	1ef18 <strspn@plt+0x1b808>
   1eec0:	ldr	r2, [r4]
   1eec4:	add	r3, r6, r1
   1eec8:	add	r2, r2, #7
   1eecc:	bic	r2, r2, #7
   1eed0:	add	r4, r4, r2
   1eed4:	cmp	r4, r3
   1eed8:	bcs	1ef28 <strspn@plt+0x1b818>
   1eedc:	cmp	r6, r4
   1eee0:	bhi	1ef28 <strspn@plt+0x1b818>
   1eee4:	ldrd	r2, [r4, #8]
   1eee8:	cmp	r3, #0
   1eeec:	cmpeq	r2, #5
   1eef0:	bne	1eeb4 <strspn@plt+0x1b7a4>
   1eef4:	ldrd	r2, [r4]
   1eef8:	add	r0, r4, #16
   1eefc:	subs	r2, r2, #16
   1ef00:	sbc	r3, r3, #0
   1ef04:	lsr	r1, r2, #2
   1ef08:	orr	r1, r1, r3, lsl #30
   1ef0c:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   1ef10:	ldr	r1, [r6]
   1ef14:	b	1eec0 <strspn@plt+0x1b7b0>
   1ef18:	ldr	r0, [r4, #32]
   1ef1c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   1ef20:	ldr	r1, [r6]
   1ef24:	b	1eec0 <strspn@plt+0x1b7b0>
   1ef28:	ldr	r3, [r5, #420]	; 0x1a4
   1ef2c:	mov	r0, r5
   1ef30:	rsb	r2, r3, r6
   1ef34:	pop	{r4, r5, r6, lr}
   1ef38:	asr	r3, r2, #31
   1ef3c:	b	1e62c <strspn@plt+0x1af1c>
   1ef40:	ldr	r0, [pc, #56]	; 1ef80 <strspn@plt+0x1b870>
   1ef44:	movw	r2, #1051	; 0x41b
   1ef48:	ldr	r1, [pc, #52]	; 1ef84 <strspn@plt+0x1b874>
   1ef4c:	ldr	r3, [pc, #52]	; 1ef88 <strspn@plt+0x1b878>
   1ef50:	add	r0, pc, r0
   1ef54:	add	r1, pc, r1
   1ef58:	add	r3, pc, r3
   1ef5c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ef60:	ldr	r0, [pc, #36]	; 1ef8c <strspn@plt+0x1b87c>
   1ef64:	movw	r2, #1052	; 0x41c
   1ef68:	ldr	r1, [pc, #32]	; 1ef90 <strspn@plt+0x1b880>
   1ef6c:	ldr	r3, [pc, #32]	; 1ef94 <strspn@plt+0x1b884>
   1ef70:	add	r0, pc, r0
   1ef74:	add	r1, pc, r1
   1ef78:	add	r3, pc, r3
   1ef7c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1ef80:	andeq	pc, r2, r4, ror r2	; <UNPREDICTABLE>
   1ef84:	muleq	r2, r8, sp
   1ef88:	andeq	lr, r2, ip, lsr sp
   1ef8c:	andeq	r4, r3, r4, lsl #13
   1ef90:	andeq	lr, r2, r8, ror sp
   1ef94:	andeq	lr, r2, ip, lsl sp
   1ef98:	ldr	r3, [pc, #3292]	; 1fc7c <strspn@plt+0x1c56c>
   1ef9c:	ldr	ip, [pc, #3292]	; 1fc80 <strspn@plt+0x1c570>
   1efa0:	add	r3, pc, r3
   1efa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efa8:	mov	r7, r2
   1efac:	mov	r2, r3
   1efb0:	sub	sp, sp, #180	; 0xb4
   1efb4:	ldr	ip, [r2, ip]
   1efb8:	subs	r9, r0, #0
   1efbc:	mov	r3, #0
   1efc0:	mov	r8, r1
   1efc4:	str	r3, [sp, #112]	; 0x70
   1efc8:	ldr	r2, [ip]
   1efcc:	str	ip, [sp, #16]
   1efd0:	str	r3, [sp, #116]	; 0x74
   1efd4:	str	r3, [sp, #120]	; 0x78
   1efd8:	str	r3, [sp, #124]	; 0x7c
   1efdc:	str	r2, [sp, #172]	; 0xac
   1efe0:	str	r3, [sp, #128]	; 0x80
   1efe4:	str	r3, [sp, #132]	; 0x84
   1efe8:	str	r3, [sp, #136]	; 0x88
   1efec:	str	r3, [sp, #140]	; 0x8c
   1eff0:	str	r3, [sp, #144]	; 0x90
   1eff4:	str	r3, [sp, #148]	; 0x94
   1eff8:	str	r3, [sp, #152]	; 0x98
   1effc:	str	r3, [sp, #156]	; 0x9c
   1f000:	str	r3, [sp, #160]	; 0xa0
   1f004:	str	r3, [sp, #164]	; 0xa4
   1f008:	beq	1fb48 <strspn@plt+0x1c438>
   1f00c:	cmp	r1, #0
   1f010:	beq	1fb88 <strspn@plt+0x1c478>
   1f014:	ldr	r3, [r9, #4]
   1f018:	cmp	r3, #4
   1f01c:	bne	1fb68 <strspn@plt+0x1c458>
   1f020:	bl	120f4 <strspn@plt+0xe9e4>
   1f024:	cmp	r0, #0
   1f028:	blt	1f0f8 <strspn@plt+0x1b9e8>
   1f02c:	ldrb	r3, [r8, #240]	; 0xf0
   1f030:	tst	r3, #1
   1f034:	beq	1fba8 <strspn@plt+0x1c498>
   1f038:	ldr	r3, [r8, #432]	; 0x1b0
   1f03c:	cmp	r3, #0
   1f040:	beq	1f11c <strspn@plt+0x1ba0c>
   1f044:	cmp	r7, #0
   1f048:	mov	r0, #56	; 0x38
   1f04c:	mov	r1, #0
   1f050:	mov	sl, #0
   1f054:	str	r3, [sp, #136]	; 0x88
   1f058:	strd	r0, [sp, #112]	; 0x70
   1f05c:	str	sl, [sp, #140]	; 0x8c
   1f060:	beq	1f3b8 <strspn@plt+0x1bca8>
   1f064:	ldrd	r6, [r3, #8]
   1f068:	mov	r4, #1
   1f06c:	mov	r5, #0
   1f070:	movw	r1, #38288	; 0x9590
   1f074:	orr	r6, r6, r4
   1f078:	orr	r7, r7, r5
   1f07c:	strd	r6, [r3, #8]
   1f080:	add	r2, sp, #112	; 0x70
   1f084:	ldrd	r6, [sp, #120]	; 0x78
   1f088:	movt	r1, #16440	; 0x4038
   1f08c:	ldr	r0, [r9, #12]
   1f090:	orr	r4, r4, r6
   1f094:	orr	r5, r5, r7
   1f098:	strd	r4, [sp, #120]	; 0x78
   1f09c:	bl	323c <ioctl@plt>
   1f0a0:	cmp	r0, #0
   1f0a4:	blt	1f3d4 <strspn@plt+0x1bcc4>
   1f0a8:	ldr	r6, [r9, #420]	; 0x1a4
   1f0ac:	ldr	r3, [sp, #144]	; 0x90
   1f0b0:	adds	r6, r6, r3
   1f0b4:	beq	1fbe8 <strspn@plt+0x1c4d8>
   1f0b8:	ldrd	r4, [r6, #40]	; 0x28
   1f0bc:	movw	r2, #30067	; 0x7573
   1f0c0:	movw	r3, #30067	; 0x7573
   1f0c4:	movt	r2, #17474	; 0x4442
   1f0c8:	movt	r3, #17474	; 0x4442
   1f0cc:	cmp	r5, r3
   1f0d0:	cmpeq	r4, r2
   1f0d4:	beq	1f514 <strspn@plt+0x1be04>
   1f0d8:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1f0dc:	cmp	r0, #6
   1f0e0:	bgt	1f474 <strspn@plt+0x1bd64>
   1f0e4:	mov	r0, r9
   1f0e8:	mov	r1, r6
   1f0ec:	bl	1ee84 <strspn@plt+0x1b774>
   1f0f0:	mov	r4, #1
   1f0f4:	b	1f0fc <strspn@plt+0x1b9ec>
   1f0f8:	mov	r4, r0
   1f0fc:	ldr	fp, [sp, #16]
   1f100:	mov	r0, r4
   1f104:	ldr	r2, [sp, #172]	; 0xac
   1f108:	ldr	r3, [fp]
   1f10c:	cmp	r2, r3
   1f110:	bne	1fb44 <strspn@plt+0x1c434>
   1f114:	add	sp, sp, #180	; 0xb4
   1f118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f11c:	ldr	r3, [r8, #28]
   1f120:	cmp	r3, #0
   1f124:	str	r3, [sp, #20]
   1f128:	beq	1f76c <strspn@plt+0x1c05c>
   1f12c:	ldr	r0, [sp, #20]
   1f130:	add	r1, sp, #64	; 0x40
   1f134:	bl	1e578 <strspn@plt+0x1ae68>
   1f138:	cmp	r0, #0
   1f13c:	blt	1f0f8 <strspn@plt+0x1b9e8>
   1f140:	ldr	r2, [r8, #4]
   1f144:	movne	r6, #0
   1f148:	ldr	r3, [r8, #316]	; 0x13c
   1f14c:	ldr	r2, [r2, #1108]	; 0x454
   1f150:	add	r3, r3, #1
   1f154:	add	r2, r2, #31
   1f158:	add	r3, r3, r3, lsl #2
   1f15c:	bic	r2, r2, #7
   1f160:	add	r3, r2, r3, lsl #3
   1f164:	add	r3, r3, #64	; 0x40
   1f168:	str	r3, [sp, #24]
   1f16c:	bne	1f194 <strspn@plt+0x1ba84>
   1f170:	ldr	r0, [sp, #20]
   1f174:	mov	r6, #1
   1f178:	bl	33a4 <strlen@plt>
   1f17c:	ldr	sl, [sp, #24]
   1f180:	add	r3, r0, #24
   1f184:	mov	r5, r0
   1f188:	bic	r3, r3, #7
   1f18c:	add	sl, sl, r3
   1f190:	str	sl, [sp, #24]
   1f194:	ldr	r3, [r8, #332]	; 0x14c
   1f198:	cmp	r3, #0
   1f19c:	beq	1f1b8 <strspn@plt+0x1baa8>
   1f1a0:	lsl	r3, r3, #2
   1f1a4:	ldr	fp, [sp, #24]
   1f1a8:	add	r3, r3, #23
   1f1ac:	bic	r3, r3, #7
   1f1b0:	add	fp, fp, r3
   1f1b4:	str	fp, [sp, #24]
   1f1b8:	mov	r0, #8
   1f1bc:	ldr	r1, [sp, #24]
   1f1c0:	bl	3008 <memalign@plt>
   1f1c4:	cmp	r0, #0
   1f1c8:	str	r0, [r8, #432]	; 0x1b0
   1f1cc:	beq	1f634 <strspn@plt+0x1bf24>
   1f1d0:	ldrb	r3, [r8, #240]	; 0xf0
   1f1d4:	mov	r1, #0
   1f1d8:	ldr	r2, [sp, #24]
   1f1dc:	orr	r3, r3, #16
   1f1e0:	strb	r3, [r8, #240]	; 0xf0
   1f1e4:	bl	3434 <memset@plt>
   1f1e8:	ldr	r2, [r8, #244]	; 0xf4
   1f1ec:	ldr	r1, [r8, #432]	; 0x1b0
   1f1f0:	ldrb	r3, [r2, #2]
   1f1f4:	ldrb	r0, [r2, #1]
   1f1f8:	and	r2, r3, #1
   1f1fc:	and	r3, r3, #2
   1f200:	cmp	r0, #4
   1f204:	eor	r2, r2, #1
   1f208:	orr	r2, r2, r3
   1f20c:	moveq	r0, #4
   1f210:	movne	r0, #0
   1f214:	cmp	r6, #0
   1f218:	orr	r2, r2, r0
   1f21c:	asr	r3, r2, #31
   1f220:	strd	r2, [r1, #8]
   1f224:	bne	1f504 <strspn@plt+0x1bdf4>
   1f228:	ldr	ip, [sp, #20]
   1f22c:	ldr	r1, [r8, #432]	; 0x1b0
   1f230:	cmp	ip, #0
   1f234:	ldrdne	r2, [sp, #64]	; 0x40
   1f238:	mvneq	r2, #0
   1f23c:	mvneq	r3, #0
   1f240:	strd	r2, [r1, #24]
   1f244:	ldr	r1, [r8, #432]	; 0x1b0
   1f248:	movw	r2, #30067	; 0x7573
   1f24c:	movw	r3, #30067	; 0x7573
   1f250:	movt	r2, #17474	; 0x4442
   1f254:	movt	r3, #17474	; 0x4442
   1f258:	strd	r2, [r1, #40]	; 0x28
   1f25c:	ldr	r2, [r8, #244]	; 0xf4
   1f260:	ldr	r3, [r8, #432]	; 0x1b0
   1f264:	ldr	r1, [r2, #8]
   1f268:	ldr	r2, [r2, #12]
   1f26c:	str	r1, [r3, #48]	; 0x30
   1f270:	str	r2, [r3, #52]	; 0x34
   1f274:	ldrd	r2, [r8, #224]	; 0xe0
   1f278:	ldr	r1, [r8, #432]	; 0x1b0
   1f27c:	strd	r2, [r1, #16]
   1f280:	ldr	r3, [r8, #244]	; 0xf4
   1f284:	ldrb	r3, [r3, #2]
   1f288:	tst	r3, #1
   1f28c:	beq	1f71c <strspn@plt+0x1c00c>
   1f290:	ldr	r1, [r8, #432]	; 0x1b0
   1f294:	ldrd	r2, [r8, #8]
   1f298:	strd	r2, [r1, #56]	; 0x38
   1f29c:	ldr	r3, [r8, #432]	; 0x1b0
   1f2a0:	cmp	r6, #0
   1f2a4:	add	r2, r3, #64	; 0x40
   1f2a8:	str	r2, [sp, #56]	; 0x38
   1f2ac:	bne	1f6c0 <strspn@plt+0x1bfb0>
   1f2b0:	ldr	r2, [r8, #260]	; 0x104
   1f2b4:	add	sl, sp, #56	; 0x38
   1f2b8:	ldr	r1, [r8, #244]	; 0xf4
   1f2bc:	add	r6, r8, #272	; 0x110
   1f2c0:	add	r2, r2, #7
   1f2c4:	mov	r0, sl
   1f2c8:	bic	r2, r2, #7
   1f2cc:	add	r2, r2, #16
   1f2d0:	bl	1cc88 <strspn@plt+0x19578>
   1f2d4:	ldr	r3, [r8, #316]	; 0x13c
   1f2d8:	cmp	r3, #0
   1f2dc:	movne	fp, #0
   1f2e0:	bne	1f370 <strspn@plt+0x1bc60>
   1f2e4:	b	1f64c <strspn@plt+0x1bf3c>
   1f2e8:	ldr	r5, [sp, #20]
   1f2ec:	cmp	r5, #0
   1f2f0:	beq	1f394 <strspn@plt+0x1bc84>
   1f2f4:	ldr	ip, [r6, #12]
   1f2f8:	ldrd	r2, [r6, #24]
   1f2fc:	cmp	ip, #0
   1f300:	beq	1fbc8 <strspn@plt+0x1c4b8>
   1f304:	ldr	lr, [sp, #56]	; 0x38
   1f308:	mvn	r4, #0
   1f30c:	mov	r5, #0
   1f310:	and	r2, r2, r4
   1f314:	add	lr, lr, #7
   1f318:	and	r3, r3, r5
   1f31c:	bic	lr, lr, #7
   1f320:	mov	r5, #0
   1f324:	str	lr, [sp, #56]	; 0x38
   1f328:	mov	r4, #40	; 0x28
   1f32c:	strd	r4, [lr]
   1f330:	ldr	lr, [sp, #56]	; 0x38
   1f334:	ldr	r5, [lr]
   1f338:	strd	r2, [lr, #16]
   1f33c:	mov	r3, #0
   1f340:	mov	r2, #4
   1f344:	str	r0, [lr, #32]
   1f348:	strd	r2, [lr, #8]
   1f34c:	add	r3, lr, r5
   1f350:	str	ip, [lr, #24]
   1f354:	str	r1, [lr, #28]
   1f358:	str	r3, [sp, #56]	; 0x38
   1f35c:	ldr	r3, [r8, #316]	; 0x13c
   1f360:	add	fp, fp, #1
   1f364:	ldr	r6, [r6]
   1f368:	cmp	fp, r3
   1f36c:	bcs	1f64c <strspn@plt+0x1bf3c>
   1f370:	ldrb	r3, [r6, #36]	; 0x24
   1f374:	ubfx	r1, r3, #3, #1
   1f378:	cmp	r1, #0
   1f37c:	bne	1f620 <strspn@plt+0x1bf10>
   1f380:	ldr	r0, [r6, #32]
   1f384:	cmp	r0, #0
   1f388:	blt	1f394 <strspn@plt+0x1bc84>
   1f38c:	tst	r3, #4
   1f390:	bne	1f2e8 <strspn@plt+0x1bbd8>
   1f394:	mov	r0, r6
   1f398:	bl	271ac <strspn@plt+0x23a9c>
   1f39c:	cmp	r0, #0
   1f3a0:	blt	1f638 <strspn@plt+0x1bf28>
   1f3a4:	mov	r0, sl
   1f3a8:	ldr	r1, [r6, #4]
   1f3ac:	ldr	r2, [r6, #12]
   1f3b0:	bl	1cc88 <strspn@plt+0x19578>
   1f3b4:	b	1f35c <strspn@plt+0x1bc4c>
   1f3b8:	movw	r1, #38288	; 0x9590
   1f3bc:	ldr	r0, [r9, #12]
   1f3c0:	movt	r1, #16440	; 0x4038
   1f3c4:	add	r2, sp, #112	; 0x70
   1f3c8:	bl	323c <ioctl@plt>
   1f3cc:	cmp	r0, sl
   1f3d0:	bge	1f0f0 <strspn@plt+0x1b9e0>
   1f3d4:	mov	r3, #0
   1f3d8:	str	r3, [sp, #72]	; 0x48
   1f3dc:	str	r3, [sp, #76]	; 0x4c
   1f3e0:	str	r3, [sp, #80]	; 0x50
   1f3e4:	bl	33f8 <__errno_location@plt>
   1f3e8:	ldr	r4, [r0]
   1f3ec:	cmp	r4, #11
   1f3f0:	cmpne	r4, #4
   1f3f4:	beq	1f460 <strspn@plt+0x1bd50>
   1f3f8:	cmp	r4, #6
   1f3fc:	cmpne	r4, #3
   1f400:	bne	1f4ac <strspn@plt+0x1bd9c>
   1f404:	ldr	r3, [r8, #244]	; 0xf4
   1f408:	add	r6, sp, #72	; 0x48
   1f40c:	ldrb	r3, [r3, #1]
   1f410:	cmp	r3, #1
   1f414:	beq	1f584 <strspn@plt+0x1be74>
   1f418:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1f41c:	cmp	r0, #6
   1f420:	ble	1f460 <strspn@plt+0x1bd50>
   1f424:	ldr	lr, [pc, #2136]	; 1fc84 <strspn@plt+0x1c574>
   1f428:	mov	r0, #7
   1f42c:	ldr	ip, [pc, #2132]	; 1fc88 <strspn@plt+0x1c578>
   1f430:	mov	r1, #0
   1f434:	ldr	r2, [pc, #2128]	; 1fc8c <strspn@plt+0x1c57c>
   1f438:	add	lr, pc, lr
   1f43c:	add	ip, pc, ip
   1f440:	movw	r3, #1109	; 0x455
   1f444:	add	r2, pc, r2
   1f448:	str	lr, [sp]
   1f44c:	add	r6, sp, #72	; 0x48
   1f450:	str	ip, [sp, #4]
   1f454:	ldr	ip, [r8, #28]
   1f458:	str	ip, [sp, #8]
   1f45c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1f460:	add	r6, sp, #72	; 0x48
   1f464:	mov	r4, #0
   1f468:	mov	r0, r6
   1f46c:	bl	19788 <strspn@plt+0x16078>
   1f470:	b	1f0fc <strspn@plt+0x1b9ec>
   1f474:	ldr	r2, [pc, #2068]	; 1fc90 <strspn@plt+0x1c580>
   1f478:	mov	r1, sl
   1f47c:	ldr	ip, [pc, #2064]	; 1fc94 <strspn@plt+0x1c584>
   1f480:	movw	r3, #1160	; 0x488
   1f484:	add	r2, pc, r2
   1f488:	str	r2, [sp, #4]
   1f48c:	ldr	r2, [pc, #2052]	; 1fc98 <strspn@plt+0x1c588>
   1f490:	add	ip, pc, ip
   1f494:	strd	r4, [sp, #8]
   1f498:	mov	r0, #7
   1f49c:	str	ip, [sp]
   1f4a0:	add	r2, pc, r2
   1f4a4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1f4a8:	b	1f0e4 <strspn@plt+0x1b9d4>
   1f4ac:	cmp	r4, #99	; 0x63
   1f4b0:	rsbne	r4, r4, #0
   1f4b4:	addne	r6, sp, #72	; 0x48
   1f4b8:	bne	1f468 <strspn@plt+0x1bd58>
   1f4bc:	ldr	r3, [r8, #244]	; 0xf4
   1f4c0:	add	r6, sp, #72	; 0x48
   1f4c4:	ldrb	r3, [r3, #1]
   1f4c8:	cmp	r3, #1
   1f4cc:	beq	1fb18 <strspn@plt+0x1c408>
   1f4d0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1f4d4:	cmp	r0, #6
   1f4d8:	ble	1f460 <strspn@plt+0x1bd50>
   1f4dc:	ldr	lr, [pc, #1976]	; 1fc9c <strspn@plt+0x1c58c>
   1f4e0:	mov	r0, #7
   1f4e4:	ldr	ip, [pc, #1972]	; 1fca0 <strspn@plt+0x1c590>
   1f4e8:	mov	r1, #0
   1f4ec:	ldr	r2, [pc, #1968]	; 1fca4 <strspn@plt+0x1c594>
   1f4f0:	add	lr, pc, lr
   1f4f4:	add	ip, pc, ip
   1f4f8:	mov	r3, #1120	; 0x460
   1f4fc:	add	r2, pc, r2
   1f500:	b	1f448 <strspn@plt+0x1bd38>
   1f504:	ldr	r1, [r8, #432]	; 0x1b0
   1f508:	ldrd	r2, [r8, #232]	; 0xe8
   1f50c:	strd	r2, [r1, #24]
   1f510:	b	1f244 <strspn@plt+0x1bb34>
   1f514:	mov	r0, r9
   1f518:	mov	r1, r6
   1f51c:	bl	1ce20 <strspn@plt+0x19710>
   1f520:	subs	r4, r0, #0
   1f524:	bge	1f0f0 <strspn@plt+0x1b9e0>
   1f528:	mov	r0, r9
   1f52c:	mov	r1, r6
   1f530:	bl	1ee84 <strspn@plt+0x1b774>
   1f534:	cmn	r4, #91	; 0x5b
   1f538:	cmnne	r4, #74	; 0x4a
   1f53c:	bne	1f0fc <strspn@plt+0x1b9ec>
   1f540:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1f544:	cmp	r0, #6
   1f548:	ble	1f0f0 <strspn@plt+0x1b9e0>
   1f54c:	ldr	lr, [pc, #1876]	; 1fca8 <strspn@plt+0x1c598>
   1f550:	mov	r1, r4
   1f554:	ldr	ip, [pc, #1872]	; 1fcac <strspn@plt+0x1c59c>
   1f558:	movw	r3, #1155	; 0x483
   1f55c:	ldr	r2, [pc, #1868]	; 1fcb0 <strspn@plt+0x1c5a0>
   1f560:	add	lr, pc, lr
   1f564:	add	ip, pc, ip
   1f568:	str	lr, [sp]
   1f56c:	add	r2, pc, r2
   1f570:	str	ip, [sp, #4]
   1f574:	mov	r0, #7
   1f578:	mov	r4, #1
   1f57c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1f580:	b	1f0fc <strspn@plt+0x1b9ec>
   1f584:	ldr	r1, [pc, #1832]	; 1fcb4 <strspn@plt+0x1c5a4>
   1f588:	mov	r0, r6
   1f58c:	ldr	r2, [pc, #1828]	; 1fcb8 <strspn@plt+0x1c5a8>
   1f590:	add	r1, pc, r1
   1f594:	ldr	r3, [r8, #28]
   1f598:	add	r2, pc, r2
   1f59c:	bl	19980 <strspn@plt+0x16270>
   1f5a0:	ldr	r3, [r8, #244]	; 0xf4
   1f5a4:	ldrb	r2, [r3, #3]
   1f5a8:	ldr	r1, [r3, #8]
   1f5ac:	cmp	r2, #2
   1f5b0:	ldrb	r2, [r3]
   1f5b4:	beq	1fb00 <strspn@plt+0x1c3f0>
   1f5b8:	cmp	r2, #108	; 0x6c
   1f5bc:	ldreq	r2, [r3, #8]
   1f5c0:	revne	r2, r1
   1f5c4:	mov	r3, #0
   1f5c8:	add	r1, sp, #64	; 0x40
   1f5cc:	str	r6, [sp]
   1f5d0:	mov	r0, r9
   1f5d4:	str	r1, [sp, #4]
   1f5d8:	bl	2567c <strspn@plt+0x21f6c>
   1f5dc:	cmp	r0, #0
   1f5e0:	blt	1fab8 <strspn@plt+0x1c3a8>
   1f5e4:	mov	r0, r9
   1f5e8:	ldr	r1, [sp, #64]	; 0x40
   1f5ec:	bl	11ff8 <strspn@plt+0xe8e8>
   1f5f0:	cmp	r0, #0
   1f5f4:	blt	1fab8 <strspn@plt+0x1c3a8>
   1f5f8:	ldr	r3, [r9, #44]	; 0x2c
   1f5fc:	mov	r4, #1
   1f600:	ldr	r2, [r9, #40]	; 0x28
   1f604:	mov	r0, r6
   1f608:	ldr	r1, [sp, #64]	; 0x40
   1f60c:	add	ip, r3, r4
   1f610:	str	ip, [r9, #44]	; 0x2c
   1f614:	str	r1, [r2, r3, lsl #2]
   1f618:	bl	19788 <strspn@plt+0x16078>
   1f61c:	b	1f0fc <strspn@plt+0x1b9ec>
   1f620:	mov	r0, sl
   1f624:	mov	r1, #0
   1f628:	ldr	r2, [r6, #12]
   1f62c:	bl	1cc88 <strspn@plt+0x19578>
   1f630:	b	1f35c <strspn@plt+0x1bc4c>
   1f634:	mvn	r0, #11
   1f638:	ldrb	r3, [r8, #240]	; 0xf0
   1f63c:	mov	r4, r0
   1f640:	orr	r3, r3, #128	; 0x80
   1f644:	strb	r3, [r8, #240]	; 0xf0
   1f648:	b	1f0fc <strspn@plt+0x1b9ec>
   1f64c:	ldr	r3, [r8, #244]	; 0xf4
   1f650:	ldrb	r3, [r3, #1]
   1f654:	cmp	r3, #4
   1f658:	beq	1f80c <strspn@plt+0x1c0fc>
   1f65c:	ldr	r3, [r8, #332]	; 0x14c
   1f660:	cmp	r3, #0
   1f664:	bne	1f7ac <strspn@plt+0x1c09c>
   1f668:	ldr	r2, [sp, #56]	; 0x38
   1f66c:	ldr	r1, [r8, #432]	; 0x1b0
   1f670:	mov	fp, #0
   1f674:	ldr	sl, [sp, #24]
   1f678:	mov	r5, fp
   1f67c:	rsb	r2, r1, r2
   1f680:	asr	r3, r2, #31
   1f684:	strd	r2, [r1]
   1f688:	ldr	r3, [r8, #432]	; 0x1b0
   1f68c:	mov	r4, sl
   1f690:	ldrd	r0, [r3]
   1f694:	cmp	r1, r5
   1f698:	cmpeq	r0, r4
   1f69c:	bls	1f044 <strspn@plt+0x1b934>
   1f6a0:	ldr	r0, [pc, #1556]	; 1fcbc <strspn@plt+0x1c5ac>
   1f6a4:	movw	r2, #378	; 0x17a
   1f6a8:	ldr	r1, [pc, #1552]	; 1fcc0 <strspn@plt+0x1c5b0>
   1f6ac:	ldr	r3, [pc, #1552]	; 1fcc4 <strspn@plt+0x1c5b4>
   1f6b0:	add	r0, pc, r0
   1f6b4:	add	r1, pc, r1
   1f6b8:	add	r3, pc, r3
   1f6bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1f6c0:	ldr	r4, [sp, #20]
   1f6c4:	cmp	r4, #0
   1f6c8:	beq	1fc3c <strspn@plt+0x1c52c>
   1f6cc:	add	r3, r3, #71	; 0x47
   1f6d0:	add	r1, r5, #17
   1f6d4:	bic	r3, r3, #7
   1f6d8:	str	r3, [sp, #56]	; 0x38
   1f6dc:	add	r2, r5, #1
   1f6e0:	mov	r0, #0
   1f6e4:	str	r1, [r3]
   1f6e8:	mov	r4, #10
   1f6ec:	ldr	ip, [sp, #56]	; 0x38
   1f6f0:	mov	r5, #0
   1f6f4:	str	r0, [r3, #4]
   1f6f8:	ldr	r1, [sp, #20]
   1f6fc:	add	r0, ip, #16
   1f700:	strd	r4, [ip, #8]
   1f704:	bl	30c8 <memcpy@plt>
   1f708:	ldr	r3, [sp, #56]	; 0x38
   1f70c:	ldr	r2, [r3]
   1f710:	add	r3, r3, r2
   1f714:	str	r3, [sp, #56]	; 0x38
   1f718:	b	1f2b0 <strspn@plt+0x1bba0>
   1f71c:	mov	r0, #6
   1f720:	add	r1, sp, #72	; 0x48
   1f724:	bl	3668 <clock_gettime@plt>
   1f728:	cmp	r0, #0
   1f72c:	bne	1fc08 <strspn@plt+0x1c4f8>
   1f730:	ldr	r2, [r8, #448]	; 0x1c0
   1f734:	mov	ip, #1000	; 0x3e8
   1f738:	ldr	lr, [r8, #452]	; 0x1c4
   1f73c:	mov	r1, #51712	; 0xca00
   1f740:	ldr	r0, [sp, #76]	; 0x4c
   1f744:	movt	r1, #15258	; 0x3b9a
   1f748:	umull	r2, r3, r2, ip
   1f74c:	ldr	r4, [sp, #72]	; 0x48
   1f750:	ldr	sl, [r8, #432]	; 0x1b0
   1f754:	adds	r2, r2, r0
   1f758:	mla	r3, ip, lr, r3
   1f75c:	adc	r3, r3, r0, asr #31
   1f760:	smlal	r2, r3, r1, r4
   1f764:	strd	r2, [sl, #56]	; 0x38
   1f768:	b	1f29c <strspn@plt+0x1bb8c>
   1f76c:	ldr	r4, [r8, #508]	; 0x1fc
   1f770:	cmp	r4, #0
   1f774:	str	r4, [sp, #20]
   1f778:	bne	1f12c <strspn@plt+0x1ba1c>
   1f77c:	ldr	r2, [r8, #4]
   1f780:	ldr	r3, [r8, #316]	; 0x13c
   1f784:	ldr	r6, [sp, #20]
   1f788:	ldr	r2, [r2, #1108]	; 0x454
   1f78c:	add	r3, r3, #1
   1f790:	add	r2, r2, #31
   1f794:	add	r3, r3, r3, lsl #2
   1f798:	bic	r2, r2, #7
   1f79c:	add	r3, r2, r3, lsl #3
   1f7a0:	add	r3, r3, #64	; 0x40
   1f7a4:	str	r3, [sp, #24]
   1f7a8:	b	1f194 <strspn@plt+0x1ba84>
   1f7ac:	ldr	r1, [r8, #336]	; 0x150
   1f7b0:	cmp	r1, #0
   1f7b4:	beq	1fc5c <strspn@plt+0x1c54c>
   1f7b8:	ldr	r2, [sp, #56]	; 0x38
   1f7bc:	add	r0, r3, #4
   1f7c0:	mov	lr, #0
   1f7c4:	mov	r4, #5
   1f7c8:	add	r3, r2, #7
   1f7cc:	lsl	r0, r0, #2
   1f7d0:	bic	r3, r3, #7
   1f7d4:	str	r3, [sp, #56]	; 0x38
   1f7d8:	sub	r2, r0, #16
   1f7dc:	mov	r5, #0
   1f7e0:	str	r0, [r3]
   1f7e4:	ldr	ip, [sp, #56]	; 0x38
   1f7e8:	str	lr, [r3, #4]
   1f7ec:	add	r0, ip, #16
   1f7f0:	strd	r4, [ip, #8]
   1f7f4:	bl	30c8 <memcpy@plt>
   1f7f8:	ldr	r3, [sp, #56]	; 0x38
   1f7fc:	ldr	r2, [r3]
   1f800:	add	r2, r3, r2
   1f804:	str	r2, [sp, #56]	; 0x38
   1f808:	b	1f66c <strspn@plt+0x1bf5c>
   1f80c:	ldr	ip, [r8, #4]
   1f810:	mov	r0, #0
   1f814:	ldr	r4, [sp, #56]	; 0x38
   1f818:	mov	r2, #8
   1f81c:	mov	r3, #0
   1f820:	mov	r1, r0
   1f824:	add	r4, r4, #7
   1f828:	ldr	ip, [ip, #1108]	; 0x454
   1f82c:	bic	r4, r4, #7
   1f830:	add	r5, r4, #24
   1f834:	strd	r2, [r4, #8]
   1f838:	add	r3, ip, #24
   1f83c:	str	r0, [r4, #4]
   1f840:	mov	r0, r5
   1f844:	str	r3, [r4]
   1f848:	add	r3, r4, r3
   1f84c:	ldr	r2, [r8, #4]
   1f850:	str	r3, [sp, #56]	; 0x38
   1f854:	ldr	r2, [r2, #1108]	; 0x454
   1f858:	bl	3434 <memset@plt>
   1f85c:	mov	r2, #0
   1f860:	mov	r3, #0
   1f864:	strd	r2, [r4, #16]
   1f868:	ldr	r3, [r8, #244]	; 0xf4
   1f86c:	ldr	r4, [r8, #4]
   1f870:	ldrb	r0, [r3, #1]
   1f874:	bl	1a2e0 <strspn@plt+0x16bd0>
   1f878:	ldr	r3, [pc, #1096]	; 1fcc8 <strspn@plt+0x1c5b8>
   1f87c:	ldr	r1, [r4, #1108]	; 0x454
   1f880:	ldr	r2, [r4, #1112]	; 0x458
   1f884:	add	r3, pc, r3
   1f888:	str	r0, [sp]
   1f88c:	mov	r0, r5
   1f890:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1f894:	ldr	ip, [r8, #20]
   1f898:	cmp	ip, #0
   1f89c:	beq	1f8c0 <strspn@plt+0x1c1b0>
   1f8a0:	ldr	r2, [r8, #4]
   1f8a4:	mov	r0, r5
   1f8a8:	ldr	r3, [pc, #1052]	; 1fccc <strspn@plt+0x1c5bc>
   1f8ac:	ldr	r1, [r2, #1108]	; 0x454
   1f8b0:	add	r3, pc, r3
   1f8b4:	ldr	r2, [r2, #1112]	; 0x458
   1f8b8:	str	ip, [sp]
   1f8bc:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1f8c0:	ldr	ip, [r8, #24]
   1f8c4:	cmp	ip, #0
   1f8c8:	beq	1f8ec <strspn@plt+0x1c1dc>
   1f8cc:	ldr	r2, [r8, #4]
   1f8d0:	mov	r0, r5
   1f8d4:	ldr	r3, [pc, #1012]	; 1fcd0 <strspn@plt+0x1c5c0>
   1f8d8:	ldr	r1, [r2, #1108]	; 0x454
   1f8dc:	add	r3, pc, r3
   1f8e0:	ldr	r2, [r2, #1112]	; 0x458
   1f8e4:	str	ip, [sp]
   1f8e8:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1f8ec:	ldr	ip, [r8, #16]
   1f8f0:	cmp	ip, #0
   1f8f4:	beq	1f968 <strspn@plt+0x1c258>
   1f8f8:	ldr	r2, [r8, #4]
   1f8fc:	mov	r0, r5
   1f900:	ldr	r3, [pc, #972]	; 1fcd4 <strspn@plt+0x1c5c4>
   1f904:	ldr	r4, [pc, #972]	; 1fcd8 <strspn@plt+0x1c5c8>
   1f908:	ldr	r1, [r2, #1108]	; 0x454
   1f90c:	add	r3, pc, r3
   1f910:	ldr	r2, [r2, #1112]	; 0x458
   1f914:	add	r4, pc, r4
   1f918:	str	ip, [sp]
   1f91c:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1f920:	ldr	r2, [r8, #4]
   1f924:	ldr	ip, [r8, #16]
   1f928:	mov	r3, r4
   1f92c:	mov	r0, r5
   1f930:	ldr	r1, [r2, #1108]	; 0x454
   1f934:	ldr	r2, [r2, #1112]	; 0x458
   1f938:	str	ip, [sp]
   1f93c:	bl	31084 <sd_bus_creds_has_bounding_cap@@Base+0x375c>
   1f940:	ldr	r2, [r8, #4]
   1f944:	ldr	lr, [r8, #16]
   1f948:	mov	ip, #47	; 0x2f
   1f94c:	mov	r3, r4
   1f950:	mov	r0, r5
   1f954:	ldr	r1, [r2, #1108]	; 0x454
   1f958:	ldr	r2, [r2, #1112]	; 0x458
   1f95c:	str	lr, [sp]
   1f960:	str	ip, [sp, #4]
   1f964:	bl	311dc <sd_bus_creds_has_bounding_cap@@Base+0x38b4>
   1f968:	mov	r0, r8
   1f96c:	mov	r1, #1
   1f970:	bl	2a128 <strspn@plt+0x26a18>
   1f974:	cmp	r0, #0
   1f978:	blt	1f638 <strspn@plt+0x1bf28>
   1f97c:	ldr	ip, [pc, #856]	; 1fcdc <strspn@plt+0x1c5cc>
   1f980:	add	sl, sp, #55	; 0x37
   1f984:	ldr	r4, [pc, #852]	; 1fce0 <strspn@plt+0x1c5d0>
   1f988:	add	fp, sp, #60	; 0x3c
   1f98c:	add	ip, pc, ip
   1f990:	str	sl, [sp, #28]
   1f994:	add	sl, sp, #92	; 0x5c
   1f998:	add	r6, sp, #72	; 0x48
   1f99c:	add	r4, pc, r4
   1f9a0:	str	r6, [sp, #32]
   1f9a4:	str	r4, [sp, #36]	; 0x24
   1f9a8:	mov	r6, ip
   1f9ac:	add	r4, sp, #96	; 0x60
   1f9b0:	str	r4, [sp, #20]
   1f9b4:	mov	r4, #0
   1f9b8:	str	r9, [sp, #40]	; 0x28
   1f9bc:	str	r7, [sp, #44]	; 0x2c
   1f9c0:	mov	r0, r8
   1f9c4:	add	r1, sp, #55	; 0x37
   1f9c8:	ldr	r2, [sp, #32]
   1f9cc:	bl	28cc0 <strspn@plt+0x255b0>
   1f9d0:	cmp	r0, #0
   1f9d4:	blt	1f638 <strspn@plt+0x1bf28>
   1f9d8:	ldrb	r9, [sp, #55]	; 0x37
   1f9dc:	add	ip, sp, #80	; 0x50
   1f9e0:	add	r3, sp, #84	; 0x54
   1f9e4:	ldm	r6, {r0, r1, r2}
   1f9e8:	stm	r3, {r0, r1, r2}
   1f9ec:	ldr	r2, [ip, #4]!
   1f9f0:	cmp	r9, r2
   1f9f4:	beq	1fac0 <strspn@plt+0x1c3b0>
   1f9f8:	cmp	ip, sl
   1f9fc:	bne	1f9e4 <strspn@plt+0x1c2d4>
   1fa00:	cmp	r9, #97	; 0x61
   1fa04:	bne	1faac <strspn@plt+0x1c39c>
   1fa08:	ldr	ip, [sp, #36]	; 0x24
   1fa0c:	ldr	r7, [sp, #72]	; 0x48
   1fa10:	add	r3, ip, #24
   1fa14:	ldr	ip, [sp, #20]
   1fa18:	ldm	r3, {r0, r1, r2, r3}
   1fa1c:	stm	ip, {r0, r1, r2, r3}
   1fa20:	mov	r1, r7
   1fa24:	add	r0, sp, #96	; 0x60
   1fa28:	bl	434bc <sd_bus_creds_has_bounding_cap@@Base+0x15b94>
   1fa2c:	cmp	r0, #0
   1fa30:	beq	1faac <strspn@plt+0x1c39c>
   1fa34:	mov	r1, r9
   1fa38:	mov	r2, r7
   1fa3c:	mov	r0, r8
   1fa40:	bl	29108 <strspn@plt+0x259f8>
   1fa44:	cmp	r0, #0
   1fa48:	bge	1fa70 <strspn@plt+0x1c360>
   1fa4c:	b	1f638 <strspn@plt+0x1bf28>
   1fa50:	ldr	ip, [r8, #4]
   1fa54:	mov	r0, r5
   1fa58:	ldr	lr, [sp, #60]	; 0x3c
   1fa5c:	mov	r3, r4
   1fa60:	ldr	r1, [ip, #1108]	; 0x454
   1fa64:	ldr	r2, [ip, #1112]	; 0x458
   1fa68:	str	lr, [sp]
   1fa6c:	bl	1e2f0 <strspn@plt+0x1abe0>
   1fa70:	ldr	r1, [sp, #72]	; 0x48
   1fa74:	mov	r0, r8
   1fa78:	mov	r2, fp
   1fa7c:	ldrb	r1, [r1]
   1fa80:	bl	282f0 <strspn@plt+0x24be0>
   1fa84:	cmp	r0, #0
   1fa88:	bgt	1fa50 <strspn@plt+0x1c340>
   1fa8c:	bne	1f638 <strspn@plt+0x1bf28>
   1fa90:	mov	r0, r8
   1fa94:	bl	28b30 <strspn@plt+0x25420>
   1fa98:	cmp	r0, #0
   1fa9c:	blt	1f638 <strspn@plt+0x1bf28>
   1faa0:	add	r4, r4, #1
   1faa4:	cmp	r4, #64	; 0x40
   1faa8:	bne	1f9c0 <strspn@plt+0x1c2b0>
   1faac:	ldr	r9, [sp, #40]	; 0x28
   1fab0:	ldr	r7, [sp, #44]	; 0x2c
   1fab4:	b	1f65c <strspn@plt+0x1bf4c>
   1fab8:	mov	r4, r0
   1fabc:	b	1f468 <strspn@plt+0x1bd58>
   1fac0:	mov	r1, r9
   1fac4:	mov	r0, r8
   1fac8:	mov	r2, fp
   1facc:	bl	282f0 <strspn@plt+0x24be0>
   1fad0:	cmp	r0, #0
   1fad4:	blt	1f638 <strspn@plt+0x1bf28>
   1fad8:	ldr	r2, [r8, #4]
   1fadc:	mov	r0, r5
   1fae0:	ldr	ip, [sp, #60]	; 0x3c
   1fae4:	mov	r3, r4
   1fae8:	ldr	r1, [r2, #1108]	; 0x454
   1faec:	ldr	r2, [r2, #1112]	; 0x458
   1faf0:	str	ip, [sp]
   1faf4:	bl	1e2f0 <strspn@plt+0x1abe0>
   1faf8:	ldrb	r9, [sp, #55]	; 0x37
   1fafc:	b	1fa00 <strspn@plt+0x1c2f0>
   1fb00:	cmp	r2, #108	; 0x6c
   1fb04:	ldr	r2, [r3, #12]
   1fb08:	beq	1fb38 <strspn@plt+0x1c428>
   1fb0c:	rev	r2, r2
   1fb10:	rev	r3, r1
   1fb14:	b	1f5c8 <strspn@plt+0x1beb8>
   1fb18:	ldr	r1, [pc, #452]	; 1fce4 <strspn@plt+0x1c5d4>
   1fb1c:	mov	r0, r6
   1fb20:	ldr	r2, [pc, #448]	; 1fce8 <strspn@plt+0x1c5d8>
   1fb24:	add	r1, pc, r1
   1fb28:	ldr	r3, [r8, #28]
   1fb2c:	add	r2, pc, r2
   1fb30:	bl	19980 <strspn@plt+0x16270>
   1fb34:	b	1f5a0 <strspn@plt+0x1be90>
   1fb38:	ldr	r2, [r3, #8]
   1fb3c:	ldr	r3, [r3, #12]
   1fb40:	b	1f5c8 <strspn@plt+0x1beb8>
   1fb44:	bl	314c <__stack_chk_fail@plt>
   1fb48:	ldr	r0, [pc, #412]	; 1fcec <strspn@plt+0x1c5dc>
   1fb4c:	movw	r2, #1068	; 0x42c
   1fb50:	ldr	r1, [pc, #408]	; 1fcf0 <strspn@plt+0x1c5e0>
   1fb54:	ldr	r3, [pc, #408]	; 1fcf4 <strspn@plt+0x1c5e4>
   1fb58:	add	r0, pc, r0
   1fb5c:	add	r1, pc, r1
   1fb60:	add	r3, pc, r3
   1fb64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fb68:	ldr	r0, [pc, #392]	; 1fcf8 <strspn@plt+0x1c5e8>
   1fb6c:	movw	r2, #1070	; 0x42e
   1fb70:	ldr	r1, [pc, #388]	; 1fcfc <strspn@plt+0x1c5ec>
   1fb74:	ldr	r3, [pc, #388]	; 1fd00 <strspn@plt+0x1c5f0>
   1fb78:	add	r0, pc, r0
   1fb7c:	add	r1, pc, r1
   1fb80:	add	r3, pc, r3
   1fb84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fb88:	ldr	r0, [pc, #372]	; 1fd04 <strspn@plt+0x1c5f4>
   1fb8c:	movw	r2, #1069	; 0x42d
   1fb90:	ldr	r1, [pc, #368]	; 1fd08 <strspn@plt+0x1c5f8>
   1fb94:	ldr	r3, [pc, #368]	; 1fd0c <strspn@plt+0x1c5fc>
   1fb98:	add	r0, pc, r0
   1fb9c:	add	r1, pc, r1
   1fba0:	add	r3, pc, r3
   1fba4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fba8:	ldr	r0, [pc, #352]	; 1fd10 <strspn@plt+0x1c600>
   1fbac:	mov	r2, #253	; 0xfd
   1fbb0:	ldr	r1, [pc, #348]	; 1fd14 <strspn@plt+0x1c604>
   1fbb4:	ldr	r3, [pc, #348]	; 1fd18 <strspn@plt+0x1c608>
   1fbb8:	add	r0, pc, r0
   1fbbc:	add	r1, pc, r1
   1fbc0:	add	r3, pc, r3
   1fbc4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fbc8:	ldr	r0, [pc, #332]	; 1fd1c <strspn@plt+0x1c60c>
   1fbcc:	mov	r2, #90	; 0x5a
   1fbd0:	ldr	r1, [pc, #328]	; 1fd20 <strspn@plt+0x1c610>
   1fbd4:	ldr	r3, [pc, #328]	; 1fd24 <strspn@plt+0x1c614>
   1fbd8:	add	r0, pc, r0
   1fbdc:	add	r1, pc, r1
   1fbe0:	add	r3, pc, r3
   1fbe4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fbe8:	ldr	r0, [pc, #312]	; 1fd28 <strspn@plt+0x1c618>
   1fbec:	movw	r2, #1145	; 0x479
   1fbf0:	ldr	r1, [pc, #308]	; 1fd2c <strspn@plt+0x1c61c>
   1fbf4:	ldr	r3, [pc, #308]	; 1fd30 <strspn@plt+0x1c620>
   1fbf8:	add	r0, pc, r0
   1fbfc:	add	r1, pc, r1
   1fc00:	add	r3, pc, r3
   1fc04:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fc08:	ldr	r0, [pc, #292]	; 1fd34 <strspn@plt+0x1c624>
   1fc0c:	movw	r2, #325	; 0x145
   1fc10:	ldr	r1, [pc, #288]	; 1fd38 <strspn@plt+0x1c628>
   1fc14:	ldr	r3, [pc, #288]	; 1fd3c <strspn@plt+0x1c62c>
   1fc18:	add	r0, pc, r0
   1fc1c:	add	r1, pc, r1
   1fc20:	add	r3, pc, r3
   1fc24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fc28:	mov	r4, r0
   1fc2c:	mov	r0, r6
   1fc30:	bl	19788 <strspn@plt+0x16078>
   1fc34:	mov	r0, r4
   1fc38:	bl	36a4 <_Unwind_Resume@plt>
   1fc3c:	ldr	r0, [pc, #252]	; 1fd40 <strspn@plt+0x1c630>
   1fc40:	mov	r2, #104	; 0x68
   1fc44:	ldr	r1, [pc, #248]	; 1fd44 <strspn@plt+0x1c634>
   1fc48:	ldr	r3, [pc, #248]	; 1fd48 <strspn@plt+0x1c638>
   1fc4c:	add	r0, pc, r0
   1fc50:	add	r1, pc, r1
   1fc54:	add	r3, pc, r3
   1fc58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fc5c:	ldr	r0, [pc, #232]	; 1fd4c <strspn@plt+0x1c63c>
   1fc60:	mov	r2, #134	; 0x86
   1fc64:	ldr	r1, [pc, #228]	; 1fd50 <strspn@plt+0x1c640>
   1fc68:	ldr	r3, [pc, #228]	; 1fd54 <strspn@plt+0x1c644>
   1fc6c:	add	r0, pc, r0
   1fc70:	add	r1, pc, r1
   1fc74:	add	r3, pc, r3
   1fc78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   1fc7c:	andeq	ip, r4, r8, asr sp
   1fc80:	andeq	r0, r0, r8, lsr #5
   1fc84:	andeq	lr, r2, r4, asr pc
   1fc88:	andeq	lr, r2, r4, ror sl
   1fc8c:	andeq	lr, r2, r8, lsr #17
   1fc90:	andeq	lr, r2, r8, lsl #22
   1fc94:	strdeq	lr, [r2], -ip
   1fc98:	andeq	lr, r2, ip, asr #16
   1fc9c:	muleq	r2, ip, lr
   1fca0:	andeq	lr, r2, r4, lsr #20
   1fca4:	strdeq	lr, [r2], -r0
   1fca8:	andeq	lr, r2, ip, lsr #28
   1fcac:	andeq	lr, r2, r0, lsl #20
   1fcb0:	andeq	lr, r2, r0, lsl #15
   1fcb4:	andeq	sp, r2, ip, lsr #21
   1fcb8:	strdeq	lr, [r2], -ip
   1fcbc:	andeq	lr, r2, ip, asr #15
   1fcc0:	andeq	lr, r2, r8, lsr r6
   1fcc4:	andeq	lr, r2, r8, lsr r5
   1fcc8:	muleq	r2, ip, r1
   1fccc:	strdeq	r9, [r2], -r4
   1fcd0:	andeq	sp, r2, r8, ror #2
   1fcd4:	andeq	lr, r2, r0, lsl r1
   1fcd8:	andeq	sp, r2, r8, lsr r1
   1fcdc:	andeq	lr, r2, r0, lsl r2
   1fce0:			; <UNDEFINED> instruction: 0x0004c6bc
   1fce4:	andeq	sp, r2, r8, lsl r5
   1fce8:	andeq	lr, r2, ip, asr #7
   1fcec:	andeq	lr, r2, ip, ror #12
   1fcf0:	muleq	r2, r0, r1
   1fcf4:	andeq	lr, r2, r8, asr r1
   1fcf8:			; <UNDEFINED> instruction: 0x0002e2b0
   1fcfc:	andeq	lr, r2, r0, ror r1
   1fd00:	andeq	lr, r2, r8, lsr r1
   1fd04:	andeq	r3, r3, r0, ror r7
   1fd08:	andeq	lr, r2, r0, asr r1
   1fd0c:	andeq	lr, r2, r8, lsl r1
   1fd10:	andeq	sp, r2, ip, asr #29
   1fd14:	andeq	lr, r2, r0, lsr r1
   1fd18:	andeq	lr, r2, r0, lsr r0
   1fd1c:	andeq	sp, r2, r0, lsr #24
   1fd20:	andeq	lr, r2, r0, lsl r1
   1fd24:	strdeq	lr, [r2], -r4
   1fd28:	strdeq	r3, [r3], -ip
   1fd2c:	strdeq	lr, [r2], -r0
   1fd30:	strheq	lr, [r2], -r8
   1fd34:	andeq	lr, r2, ip, lsr #4
   1fd38:	ldrdeq	lr, [r2], -r0
   1fd3c:	ldrdeq	sp, [r2], -r0
   1fd40:	andeq	r1, r3, r4, lsl #5
   1fd44:	muleq	r2, ip, r0
   1fd48:	andeq	lr, r2, r8, asr #12
   1fd4c:	andeq	lr, r2, ip, lsl #4
   1fd50:	andeq	lr, r2, ip, ror r0
   1fd54:	andeq	lr, r2, r4, ror #12
   1fd58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd5c:	sub	sp, sp, #116	; 0x74
   1fd60:	ldr	lr, [pc, #984]	; 20140 <strspn@plt+0x1ca30>
   1fd64:	add	r4, sp, #40	; 0x28
   1fd68:	ldr	ip, [pc, #980]	; 20144 <strspn@plt+0x1ca34>
   1fd6c:	mov	r9, r3
   1fd70:	add	lr, pc, lr
   1fd74:	mov	r5, r0
   1fd78:	mov	r7, r1
   1fd7c:	mov	r8, r2
   1fd80:	ldr	r6, [lr, ip]
   1fd84:	mov	r3, lr
   1fd88:	mov	r0, r4
   1fd8c:	mov	r1, #0
   1fd90:	mov	r2, #64	; 0x40
   1fd94:	mov	sl, #64	; 0x40
   1fd98:	ldr	r3, [r6]
   1fd9c:	mov	fp, #0
   1fda0:	str	r3, [sp, #108]	; 0x6c
   1fda4:	bl	3434 <memset@plt>
   1fda8:	cmp	r5, #0
   1fdac:	strd	sl, [sp, #40]	; 0x28
   1fdb0:	beq	20120 <strspn@plt+0x1ca10>
   1fdb4:	mov	r0, r5
   1fdb8:	bl	120f4 <strspn@plt+0xe9e4>
   1fdbc:	cmp	r0, #0
   1fdc0:	blt	1fe38 <strspn@plt+0x1c728>
   1fdc4:	cmp	r7, #0
   1fdc8:	bne	1fe50 <strspn@plt+0x1c740>
   1fdcc:	mov	r2, r4
   1fdd0:	movw	r1, #38289	; 0x9591
   1fdd4:	ldr	r0, [r5, #8]
   1fdd8:	movt	r1, #32832	; 0x8040
   1fddc:	bl	323c <ioctl@plt>
   1fde0:	cmp	r0, #0
   1fde4:	blt	1fe70 <strspn@plt+0x1c760>
   1fde8:	ldr	r0, [r5, #420]	; 0x1a4
   1fdec:	movw	r2, #30067	; 0x7573
   1fdf0:	ldr	r1, [sp, #80]	; 0x50
   1fdf4:	movt	r2, #17474	; 0x4442
   1fdf8:	movw	r3, #30067	; 0x7573
   1fdfc:	movt	r3, #17474	; 0x4442
   1fe00:	add	sl, r0, r1
   1fe04:	ldrd	r8, [sl, #40]	; 0x28
   1fe08:	cmp	r9, r3
   1fe0c:	cmpeq	r8, r2
   1fe10:	beq	20054 <strspn@plt+0x1c944>
   1fe14:	orrs	r3, r8, r9
   1fe18:	beq	1fef0 <strspn@plt+0x1c7e0>
   1fe1c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1fe20:	cmp	r0, #6
   1fe24:	bgt	2001c <strspn@plt+0x1c90c>
   1fe28:	mov	r0, r5
   1fe2c:	mov	r1, sl
   1fe30:	bl	1ee84 <strspn@plt+0x1b774>
   1fe34:	mov	r0, #1
   1fe38:	ldr	r2, [sp, #108]	; 0x6c
   1fe3c:	ldr	r3, [r6]
   1fe40:	cmp	r2, r3
   1fe44:	bne	2011c <strspn@plt+0x1ca0c>
   1fe48:	add	sp, sp, #116	; 0x74
   1fe4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe50:	ldrd	r2, [sp, #48]	; 0x30
   1fe54:	mov	r0, #4
   1fe58:	mov	r1, #0
   1fe5c:	strd	r8, [sp, #64]	; 0x40
   1fe60:	orr	r2, r2, r0
   1fe64:	orr	r3, r3, r1
   1fe68:	strd	r2, [sp, #48]	; 0x30
   1fe6c:	b	1fdcc <strspn@plt+0x1c6bc>
   1fe70:	bl	33f8 <__errno_location@plt>
   1fe74:	ldr	r0, [r0]
   1fe78:	cmp	r0, #11
   1fe7c:	beq	1ffd4 <strspn@plt+0x1c8c4>
   1fe80:	cmp	r0, #75	; 0x4b
   1fe84:	rsbne	r0, r0, #0
   1fe88:	bne	1fe38 <strspn@plt+0x1c728>
   1fe8c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1fe90:	cmp	r0, #6
   1fe94:	ble	1ffd4 <strspn@plt+0x1c8c4>
   1fe98:	ldr	r3, [r5, #1104]	; 0x450
   1fe9c:	mov	r0, #7
   1fea0:	ldr	r2, [pc, #672]	; 20148 <strspn@plt+0x1ca38>
   1fea4:	mov	r1, #0
   1fea8:	ldrd	r4, [sp, #72]	; 0x48
   1feac:	cmp	r3, #0
   1feb0:	add	r2, pc, r2
   1feb4:	ldr	lr, [pc, #656]	; 2014c <strspn@plt+0x1ca3c>
   1feb8:	str	r2, [sp, #4]
   1febc:	ldr	ip, [pc, #652]	; 20150 <strspn@plt+0x1ca40>
   1fec0:	add	lr, pc, lr
   1fec4:	ldr	r2, [pc, #648]	; 20154 <strspn@plt+0x1ca44>
   1fec8:	movne	lr, r3
   1fecc:	add	ip, pc, ip
   1fed0:	movw	r3, #1353	; 0x549
   1fed4:	str	lr, [sp, #8]
   1fed8:	add	r2, pc, r2
   1fedc:	str	ip, [sp]
   1fee0:	strd	r4, [sp, #16]
   1fee4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1fee8:	mov	r0, #0
   1feec:	b	1fe38 <strspn@plt+0x1c728>
   1fef0:	ldr	r3, [r0, r1]
   1fef4:	add	r4, sl, #64	; 0x40
   1fef8:	add	r3, sl, r3
   1fefc:	cmp	r4, r3
   1ff00:	bcs	200b0 <strspn@plt+0x1c9a0>
   1ff04:	cmp	sl, r4
   1ff08:	bhi	200b0 <strspn@plt+0x1c9a0>
   1ff0c:	mov	r3, #0
   1ff10:	str	r3, [sp, #28]
   1ff14:	ldr	r3, [pc, #572]	; 20158 <strspn@plt+0x1ca48>
   1ff18:	mov	r7, #0
   1ff1c:	ldr	fp, [pc, #568]	; 2015c <strspn@plt+0x1ca4c>
   1ff20:	add	r3, pc, r3
   1ff24:	str	r3, [sp, #32]
   1ff28:	ldr	r3, [pc, #560]	; 20160 <strspn@plt+0x1ca50>
   1ff2c:	add	fp, pc, fp
   1ff30:	add	r3, pc, r3
   1ff34:	str	r3, [sp, #36]	; 0x24
   1ff38:	b	1ff84 <strspn@plt+0x1c874>
   1ff3c:	subs	r0, r8, #32768	; 0x8000
   1ff40:	sbc	r1, r9, #0
   1ff44:	cmp	r1, #0
   1ff48:	cmpeq	r0, #6
   1ff4c:	bhi	1ff9c <strspn@plt+0x1c88c>
   1ff50:	cmp	r7, #0
   1ff54:	bne	200dc <strspn@plt+0x1c9cc>
   1ff58:	mov	r7, r4
   1ff5c:	ldr	r2, [r4]
   1ff60:	ldr	r3, [sl]
   1ff64:	add	r2, r2, #7
   1ff68:	bic	r2, r2, #7
   1ff6c:	add	r3, sl, r3
   1ff70:	add	r4, r4, r2
   1ff74:	cmp	r4, r3
   1ff78:	bcs	1ffdc <strspn@plt+0x1c8cc>
   1ff7c:	cmp	sl, r4
   1ff80:	bhi	1ffdc <strspn@plt+0x1c8cc>
   1ff84:	ldrd	r8, [r4, #8]
   1ff88:	cmp	r9, #0
   1ff8c:	cmpeq	r8, #4096	; 0x1000
   1ff90:	addeq	r3, r4, #16
   1ff94:	streq	r3, [sp, #28]
   1ff98:	bne	1ff3c <strspn@plt+0x1c82c>
   1ff9c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   1ffa0:	cmp	r0, #6
   1ffa4:	ble	1ff5c <strspn@plt+0x1c84c>
   1ffa8:	ldr	r3, [sp, #32]
   1ffac:	mov	r1, #0
   1ffb0:	strd	r8, [sp, #8]
   1ffb4:	mov	r2, fp
   1ffb8:	mov	r0, #7
   1ffbc:	str	r3, [sp]
   1ffc0:	ldr	r3, [sp, #36]	; 0x24
   1ffc4:	str	r3, [sp, #4]
   1ffc8:	movw	r3, #1320	; 0x528
   1ffcc:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   1ffd0:	b	1ff5c <strspn@plt+0x1c84c>
   1ffd4:	mov	r0, #0
   1ffd8:	b	1fe38 <strspn@plt+0x1c728>
   1ffdc:	cmp	r7, #0
   1ffe0:	beq	200b0 <strspn@plt+0x1c9a0>
   1ffe4:	ldr	r4, [r7, #8]
   1ffe8:	mov	r2, r7
   1ffec:	ldr	lr, [pc, #368]	; 20164 <strspn@plt+0x1ca54>
   1fff0:	mov	r0, r5
   1fff4:	sub	r4, r4, #32768	; 0x8000
   1fff8:	ldr	r3, [sp, #28]
   1fffc:	add	lr, pc, lr
   20000:	mov	r1, sl
   20004:	ldr	r4, [lr, r4, lsl #2]
   20008:	blx	r4
   2000c:	mov	r4, r0
   20010:	cmp	r4, #0
   20014:	bgt	1fe34 <strspn@plt+0x1c724>
   20018:	b	200c0 <strspn@plt+0x1c9b0>
   2001c:	ldr	r2, [pc, #324]	; 20168 <strspn@plt+0x1ca58>
   20020:	mov	r1, #0
   20024:	ldr	lr, [pc, #320]	; 2016c <strspn@plt+0x1ca5c>
   20028:	movw	r3, #1373	; 0x55d
   2002c:	add	r2, pc, r2
   20030:	str	r2, [sp, #4]
   20034:	ldr	r2, [pc, #308]	; 20170 <strspn@plt+0x1ca60>
   20038:	add	lr, pc, lr
   2003c:	strd	r8, [sp, #8]
   20040:	mov	r0, #7
   20044:	str	lr, [sp]
   20048:	add	r2, pc, r2
   2004c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   20050:	b	1fe28 <strspn@plt+0x1c718>
   20054:	mov	r0, r5
   20058:	mov	r1, sl
   2005c:	bl	1ce20 <strspn@plt+0x19710>
   20060:	cmn	r0, #91	; 0x5b
   20064:	cmnne	r0, #74	; 0x4a
   20068:	mov	r4, r0
   2006c:	bne	20010 <strspn@plt+0x1c900>
   20070:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   20074:	cmp	r0, #6
   20078:	ble	1fe28 <strspn@plt+0x1c718>
   2007c:	ldr	r7, [pc, #240]	; 20174 <strspn@plt+0x1ca64>
   20080:	mov	r1, r4
   20084:	ldr	lr, [pc, #236]	; 20178 <strspn@plt+0x1ca68>
   20088:	movw	r3, #1366	; 0x556
   2008c:	add	r7, pc, r7
   20090:	ldr	r2, [pc, #228]	; 2017c <strspn@plt+0x1ca6c>
   20094:	add	lr, pc, lr
   20098:	mov	r0, #7
   2009c:	mov	r4, r7
   200a0:	add	r2, pc, r2
   200a4:	stm	sp, {r4, lr}
   200a8:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   200ac:	b	1fe28 <strspn@plt+0x1c718>
   200b0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   200b4:	cmp	r0, #6
   200b8:	movle	r4, #0
   200bc:	bgt	200e4 <strspn@plt+0x1c9d4>
   200c0:	mov	r0, r5
   200c4:	mov	r1, sl
   200c8:	bl	1ee84 <strspn@plt+0x1b774>
   200cc:	cmp	r4, #0
   200d0:	movne	r0, r4
   200d4:	bne	1fe38 <strspn@plt+0x1c728>
   200d8:	b	1fe34 <strspn@plt+0x1c724>
   200dc:	mvn	r4, #73	; 0x49
   200e0:	b	200c0 <strspn@plt+0x1c9b0>
   200e4:	ldr	r4, [pc, #148]	; 20180 <strspn@plt+0x1ca70>
   200e8:	mov	r1, #0
   200ec:	ldr	lr, [pc, #144]	; 20184 <strspn@plt+0x1ca74>
   200f0:	movw	r3, #1324	; 0x52c
   200f4:	ldr	r2, [pc, #140]	; 20188 <strspn@plt+0x1ca78>
   200f8:	add	r4, pc, r4
   200fc:	add	lr, pc, lr
   20100:	str	r4, [sp]
   20104:	add	r2, pc, r2
   20108:	str	lr, [sp, #4]
   2010c:	mov	r0, #7
   20110:	mov	r4, r1
   20114:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   20118:	b	200c0 <strspn@plt+0x1c9b0>
   2011c:	bl	314c <__stack_chk_fail@plt>
   20120:	ldr	r0, [pc, #100]	; 2018c <strspn@plt+0x1ca7c>
   20124:	movw	r2, #1336	; 0x538
   20128:	ldr	r1, [pc, #96]	; 20190 <strspn@plt+0x1ca80>
   2012c:	ldr	r3, [pc, #96]	; 20194 <strspn@plt+0x1ca84>
   20130:	add	r0, pc, r0
   20134:	add	r1, pc, r1
   20138:	add	r3, pc, r3
   2013c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20140:	andeq	fp, r4, r8, lsl #31
   20144:	andeq	r0, r0, r8, lsr #5
   20148:	andeq	lr, r2, r0, lsl r1
   2014c:	muleq	r2, r4, r8
   20150:	andeq	sp, r2, r4, ror #26
   20154:	andeq	sp, r2, r4, lsl lr
   20158:	muleq	r2, r8, ip
   2015c:	andeq	sp, r2, r0, asr #27
   20160:	andeq	sp, r2, r8, lsl #28
   20164:	andeq	sl, r4, ip, lsl #22
   20168:	andeq	sp, r2, r0, ror #30
   2016c:	strdeq	sp, [r2], -r8
   20170:	andeq	sp, r2, r4, lsr #25
   20174:	andeq	sp, r2, r4, lsr #23
   20178:	andeq	sp, r2, ip, ror #30
   2017c:	andeq	sp, r2, ip, asr #24
   20180:	andeq	sp, r2, r0, asr #21
   20184:	andeq	sp, r2, r4, lsr #30
   20188:	andeq	sp, r2, r8, ror #23
   2018c:	muleq	r2, r4, r0
   20190:			; <UNDEFINED> instruction: 0x0002dbb8
   20194:	muleq	r2, r8, r2
   20198:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2019c:	subs	r9, r1, #0
   201a0:	mov	r4, r0
   201a4:	mov	r7, r2
   201a8:	mov	r6, r3
   201ac:	beq	20284 <strspn@plt+0x1cb74>
   201b0:	cmp	r2, #0
   201b4:	beq	202e4 <strspn@plt+0x1cbd4>
   201b8:	cmp	r3, #0
   201bc:	beq	202c4 <strspn@plt+0x1cbb4>
   201c0:	cmp	r0, #0
   201c4:	beq	2027c <strspn@plt+0x1cb6c>
   201c8:	ldrb	r3, [r0, #24]
   201cc:	tst	r3, #1
   201d0:	beq	2027c <strspn@plt+0x1cb6c>
   201d4:	add	r8, r0, #424	; 0x1a8
   201d8:	mov	r0, r8
   201dc:	bl	3098 <pthread_mutex_lock@plt>
   201e0:	cmp	r0, #0
   201e4:	blt	202a4 <strspn@plt+0x1cb94>
   201e8:	ldr	r5, [r4, #960]	; 0x3c0
   201ec:	cmp	r5, #0
   201f0:	beq	20250 <strspn@plt+0x1cb40>
   201f4:	add	r3, r5, #27
   201f8:	sub	r5, r5, #1
   201fc:	str	r5, [r4, #960]	; 0x3c0
   20200:	ldr	r2, [r4, r3, lsl #4]
   20204:	add	ip, r4, r3, lsl #4
   20208:	cmp	r2, #0
   2020c:	blt	2034c <strspn@plt+0x1cc3c>
   20210:	ldr	r2, [ip, #8]
   20214:	cmp	r2, #0
   20218:	ldr	r2, [ip, #4]
   2021c:	bne	20324 <strspn@plt+0x1cc14>
   20220:	str	r2, [r9]
   20224:	mov	r0, r8
   20228:	ldr	r2, [ip, #8]
   2022c:	str	r2, [r7]
   20230:	ldr	r2, [ip, #12]
   20234:	str	r2, [r6]
   20238:	ldr	r4, [r4, r3, lsl #4]
   2023c:	bl	2f90 <pthread_mutex_unlock@plt>
   20240:	cmp	r0, #0
   20244:	blt	20304 <strspn@plt+0x1cbf4>
   20248:	mov	r0, r4
   2024c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   20250:	mov	r0, r8
   20254:	bl	2f90 <pthread_mutex_unlock@plt>
   20258:	cmp	r0, #0
   2025c:	blt	2036c <strspn@plt+0x1cc5c>
   20260:	ldr	r0, [r4, #1104]	; 0x450
   20264:	bl	47e20 <sd_bus_creds_has_bounding_cap@@Base+0x1a4f8>
   20268:	cmp	r0, #0
   2026c:	strge	r5, [r9]
   20270:	strge	r5, [r7]
   20274:	strge	r5, [r6]
   20278:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2027c:	mvn	r0, #94	; 0x5e
   20280:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   20284:	ldr	r0, [pc, #256]	; 2038c <strspn@plt+0x1cc7c>
   20288:	movw	r2, #1387	; 0x56b
   2028c:	ldr	r1, [pc, #252]	; 20390 <strspn@plt+0x1cc80>
   20290:	ldr	r3, [pc, #252]	; 20394 <strspn@plt+0x1cc84>
   20294:	add	r0, pc, r0
   20298:	add	r1, pc, r1
   2029c:	add	r3, pc, r3
   202a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   202a4:	ldr	r0, [pc, #236]	; 20398 <strspn@plt+0x1cc88>
   202a8:	movw	r2, #1394	; 0x572
   202ac:	ldr	r1, [pc, #232]	; 2039c <strspn@plt+0x1cc8c>
   202b0:	ldr	r3, [pc, #232]	; 203a0 <strspn@plt+0x1cc90>
   202b4:	add	r0, pc, r0
   202b8:	add	r1, pc, r1
   202bc:	add	r3, pc, r3
   202c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   202c4:	ldr	r0, [pc, #216]	; 203a4 <strspn@plt+0x1cc94>
   202c8:	movw	r2, #1389	; 0x56d
   202cc:	ldr	r1, [pc, #212]	; 203a8 <strspn@plt+0x1cc98>
   202d0:	ldr	r3, [pc, #212]	; 203ac <strspn@plt+0x1cc9c>
   202d4:	add	r0, pc, r0
   202d8:	add	r1, pc, r1
   202dc:	add	r3, pc, r3
   202e0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   202e4:	ldr	r0, [pc, #196]	; 203b0 <strspn@plt+0x1cca0>
   202e8:	movw	r2, #1388	; 0x56c
   202ec:	ldr	r1, [pc, #192]	; 203b4 <strspn@plt+0x1cca4>
   202f0:	ldr	r3, [pc, #192]	; 203b8 <strspn@plt+0x1cca8>
   202f4:	add	r0, pc, r0
   202f8:	add	r1, pc, r1
   202fc:	add	r3, pc, r3
   20300:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20304:	ldr	r0, [pc, #176]	; 203bc <strspn@plt+0x1ccac>
   20308:	movw	r2, #1421	; 0x58d
   2030c:	ldr	r1, [pc, #172]	; 203c0 <strspn@plt+0x1ccb0>
   20310:	ldr	r3, [pc, #172]	; 203c4 <strspn@plt+0x1ccb4>
   20314:	add	r0, pc, r0
   20318:	add	r1, pc, r1
   2031c:	add	r3, pc, r3
   20320:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20324:	cmp	r2, #0
   20328:	bne	20220 <strspn@plt+0x1cb10>
   2032c:	ldr	r0, [pc, #148]	; 203c8 <strspn@plt+0x1ccb8>
   20330:	movw	r2, #1414	; 0x586
   20334:	ldr	r1, [pc, #144]	; 203cc <strspn@plt+0x1ccbc>
   20338:	ldr	r3, [pc, #144]	; 203d0 <strspn@plt+0x1ccc0>
   2033c:	add	r0, pc, r0
   20340:	add	r1, pc, r1
   20344:	add	r3, pc, r3
   20348:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2034c:	ldr	r0, [pc, #128]	; 203d4 <strspn@plt+0x1ccc4>
   20350:	movw	r2, #1413	; 0x585
   20354:	ldr	r1, [pc, #124]	; 203d8 <strspn@plt+0x1ccc8>
   20358:	ldr	r3, [pc, #124]	; 203dc <strspn@plt+0x1cccc>
   2035c:	add	r0, pc, r0
   20360:	add	r1, pc, r1
   20364:	add	r3, pc, r3
   20368:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2036c:	ldr	r0, [pc, #108]	; 203e0 <strspn@plt+0x1ccd0>
   20370:	movw	r2, #1399	; 0x577
   20374:	ldr	r1, [pc, #104]	; 203e4 <strspn@plt+0x1ccd4>
   20378:	ldr	r3, [pc, #104]	; 203e8 <strspn@plt+0x1ccd8>
   2037c:	add	r0, pc, r0
   20380:	add	r1, pc, r1
   20384:	add	r3, pc, r3
   20388:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2038c:	andeq	sl, r2, r8, asr #8
   20390:	andeq	sp, r2, r4, asr sl
   20394:	andeq	sp, r2, ip, lsr r9
   20398:	andeq	sp, r2, ip, lsr #27
   2039c:	andeq	sp, r2, r4, lsr sl
   203a0:	andeq	sp, r2, ip, lsl r9
   203a4:	andeq	sp, r2, r0, lsl #27
   203a8:	andeq	sp, r2, r4, lsl sl
   203ac:	strdeq	sp, [r2], -ip
   203b0:	andeq	sp, r2, r8, asr sp
   203b4:	strdeq	sp, [r2], -r4
   203b8:	ldrdeq	sp, [r2], -ip
   203bc:	andeq	sp, r2, r0, lsl #27
   203c0:	ldrdeq	sp, [r2], -r4
   203c4:			; <UNDEFINED> instruction: 0x0002d8bc
   203c8:	muleq	r2, r8, sp
   203cc:	andeq	sp, r2, ip, lsr #19
   203d0:	muleq	r2, r4, r8
   203d4:	andeq	sp, r2, ip, ror #26
   203d8:	andeq	sp, r2, ip, lsl #19
   203dc:	andeq	sp, r2, r4, ror r8
   203e0:	andeq	sp, r2, r8, lsl sp
   203e4:	andeq	sp, r2, ip, ror #18
   203e8:	andeq	sp, r2, r4, asr r8
   203ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   203f0:	sub	sp, sp, #28
   203f4:	mov	r5, r1
   203f8:	mov	r9, r3
   203fc:	mov	r8, r0
   20400:	mov	sl, r2
   20404:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   20408:	cmp	r5, #0
   2040c:	ldr	r3, [sp, #64]	; 0x40
   20410:	mov	r4, r0
   20414:	blt	2059c <strspn@plt+0x1ce8c>
   20418:	adds	r2, r9, #0
   2041c:	movne	r2, #1
   20420:	cmp	sl, #0
   20424:	movne	r2, #0
   20428:	cmp	r2, #0
   2042c:	bne	205bc <strspn@plt+0x1ceac>
   20430:	cmp	r8, #0
   20434:	beq	20444 <strspn@plt+0x1cd34>
   20438:	ldrb	r2, [r8, #24]
   2043c:	tst	r2, #1
   20440:	bne	2045c <strspn@plt+0x1cd4c>
   20444:	mov	r0, r5
   20448:	mov	r1, sl
   2044c:	mov	r2, r9
   20450:	add	sp, sp, #28
   20454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20458:	b	1e508 <strspn@plt+0x1adf8>
   2045c:	add	fp, r8, #424	; 0x1a8
   20460:	str	r3, [sp, #4]
   20464:	mov	r0, fp
   20468:	bl	3098 <pthread_mutex_lock@plt>
   2046c:	ldr	r3, [sp, #4]
   20470:	cmp	r0, #0
   20474:	blt	205dc <strspn@plt+0x1cecc>
   20478:	ldr	r2, [r8, #960]	; 0x3c0
   2047c:	cmp	r2, #31
   20480:	bhi	2056c <strspn@plt+0x1ce5c>
   20484:	movw	r0, #65535	; 0xffff
   20488:	movt	r0, #1
   2048c:	add	r0, r4, r0
   20490:	rsb	ip, r4, #0
   20494:	add	lr, r2, #28
   20498:	and	ip, ip, r0
   2049c:	mov	r7, #0
   204a0:	mov	r0, r9
   204a4:	mov	r6, ip
   204a8:	mov	r1, #0
   204ac:	strd	r6, [sp, #8]
   204b0:	cmp	r7, r1
   204b4:	cmpeq	r6, r0
   204b8:	add	r6, r8, lr, lsl #4
   204bc:	add	r2, r2, #1
   204c0:	str	r2, [r8, #960]	; 0x3c0
   204c4:	str	r5, [r8, lr, lsl #4]
   204c8:	str	sl, [r6, #4]
   204cc:	strcs	r9, [r6, #8]
   204d0:	strcs	r3, [r6, #12]
   204d4:	bcc	204f0 <strspn@plt+0x1cde0>
   204d8:	mov	r0, fp
   204dc:	bl	2f90 <pthread_mutex_unlock@plt>
   204e0:	cmp	r0, #0
   204e4:	blt	205fc <strspn@plt+0x1ceec>
   204e8:	add	sp, sp, #28
   204ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   204f0:	mov	r0, r5
   204f4:	ldrd	r2, [sp, #8]
   204f8:	str	ip, [sp, #4]
   204fc:	bl	47fec <sd_bus_creds_has_bounding_cap@@Base+0x1a6c4>
   20500:	ldr	ip, [sp, #4]
   20504:	cmp	r0, #0
   20508:	blt	2061c <strspn@plt+0x1cf0c>
   2050c:	str	ip, [sp, #4]
   20510:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   20514:	ldr	ip, [sp, #4]
   20518:	sub	r9, r9, #1
   2051c:	rsb	r9, ip, r9
   20520:	mov	r3, r0
   20524:	rsb	r1, r3, #0
   20528:	add	r3, r9, r3
   2052c:	add	r0, sl, ip
   20530:	and	r1, r1, r3
   20534:	bl	3518 <munmap@plt>
   20538:	ldr	ip, [sp, #4]
   2053c:	cmp	r0, #0
   20540:	strge	ip, [r6, #12]
   20544:	strge	ip, [r6, #8]
   20548:	bge	204d8 <strspn@plt+0x1cdc8>
   2054c:	ldr	r0, [pc, #232]	; 2063c <strspn@plt+0x1cf2c>
   20550:	movw	r2, #1461	; 0x5b5
   20554:	ldr	r1, [pc, #228]	; 20640 <strspn@plt+0x1cf30>
   20558:	ldr	r3, [pc, #228]	; 20644 <strspn@plt+0x1cf34>
   2055c:	add	r0, pc, r0
   20560:	add	r1, pc, r1
   20564:	add	r3, pc, r3
   20568:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2056c:	mov	r0, fp
   20570:	bl	2f90 <pthread_mutex_unlock@plt>
   20574:	cmp	r0, #0
   20578:	bge	20444 <strspn@plt+0x1cd34>
   2057c:	ldr	r0, [pc, #196]	; 20648 <strspn@plt+0x1cf38>
   20580:	movw	r2, #1448	; 0x5a8
   20584:	ldr	r1, [pc, #192]	; 2064c <strspn@plt+0x1cf3c>
   20588:	ldr	r3, [pc, #192]	; 20650 <strspn@plt+0x1cf40>
   2058c:	add	r0, pc, r0
   20590:	add	r1, pc, r1
   20594:	add	r3, pc, r3
   20598:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2059c:	ldr	r0, [pc, #176]	; 20654 <strspn@plt+0x1cf44>
   205a0:	movw	r2, #1437	; 0x59d
   205a4:	ldr	r1, [pc, #172]	; 20658 <strspn@plt+0x1cf48>
   205a8:	ldr	r3, [pc, #172]	; 2065c <strspn@plt+0x1cf4c>
   205ac:	add	r0, pc, r0
   205b0:	add	r1, pc, r1
   205b4:	add	r3, pc, r3
   205b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   205bc:	ldr	r0, [pc, #156]	; 20660 <strspn@plt+0x1cf50>
   205c0:	movw	r2, #1438	; 0x59e
   205c4:	ldr	r1, [pc, #152]	; 20664 <strspn@plt+0x1cf54>
   205c8:	ldr	r3, [pc, #152]	; 20668 <strspn@plt+0x1cf58>
   205cc:	add	r0, pc, r0
   205d0:	add	r1, pc, r1
   205d4:	add	r3, pc, r3
   205d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   205dc:	ldr	r0, [pc, #136]	; 2066c <strspn@plt+0x1cf5c>
   205e0:	movw	r2, #1445	; 0x5a5
   205e4:	ldr	r1, [pc, #132]	; 20670 <strspn@plt+0x1cf60>
   205e8:	ldr	r3, [pc, #132]	; 20674 <strspn@plt+0x1cf64>
   205ec:	add	r0, pc, r0
   205f0:	add	r1, pc, r1
   205f4:	add	r3, pc, r3
   205f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   205fc:	ldr	r0, [pc, #116]	; 20678 <strspn@plt+0x1cf68>
   20600:	movw	r2, #1468	; 0x5bc
   20604:	ldr	r1, [pc, #112]	; 2067c <strspn@plt+0x1cf6c>
   20608:	ldr	r3, [pc, #112]	; 20680 <strspn@plt+0x1cf70>
   2060c:	add	r0, pc, r0
   20610:	add	r1, pc, r1
   20614:	add	r3, pc, r3
   20618:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2061c:	ldr	r0, [pc, #96]	; 20684 <strspn@plt+0x1cf74>
   20620:	movw	r2, #1460	; 0x5b4
   20624:	ldr	r1, [pc, #92]	; 20688 <strspn@plt+0x1cf78>
   20628:	ldr	r3, [pc, #92]	; 2068c <strspn@plt+0x1cf7c>
   2062c:	add	r0, pc, r0
   20630:	add	r1, pc, r1
   20634:	add	r3, pc, r3
   20638:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2063c:	ldrdeq	sp, [r2], -r4
   20640:	andeq	sp, r2, ip, lsl #15
   20644:	andeq	sp, r2, r4, ror #13
   20648:	andeq	sp, r2, r8, lsl #22
   2064c:	andeq	sp, r2, ip, asr r7
   20650:			; <UNDEFINED> instruction: 0x0002d6b4
   20654:	andeq	r1, r3, ip, lsr #21
   20658:	andeq	sp, r2, ip, lsr r7
   2065c:	muleq	r2, r4, r6
   20660:	andeq	sp, r2, r8, lsr #22
   20664:	andeq	sp, r2, ip, lsl r7
   20668:	andeq	sp, r2, r4, ror r6
   2066c:	andeq	sp, r2, r4, ror sl
   20670:	strdeq	sp, [r2], -ip
   20674:	andeq	sp, r2, r4, asr r6
   20678:	andeq	sp, r2, r8, lsl #21
   2067c:	ldrdeq	sp, [r2], -ip
   20680:	andeq	sp, r2, r4, lsr r6
   20684:	andeq	sp, r2, r0, ror #21
   20688:			; <UNDEFINED> instruction: 0x0002d6bc
   2068c:	andeq	sp, r2, r4, lsl r6
   20690:	push	{r4, r5, r6, lr}
   20694:	subs	r6, r0, #0
   20698:	beq	206d8 <strspn@plt+0x1cfc8>
   2069c:	ldr	r3, [r6, #960]	; 0x3c0
   206a0:	cmp	r3, #0
   206a4:	popeq	{r4, r5, r6, pc}
   206a8:	mov	r4, r6
   206ac:	mov	r5, #0
   206b0:	ldr	r0, [r4, #448]	; 0x1c0
   206b4:	add	r5, r5, #1
   206b8:	ldr	r1, [r4, #452]	; 0x1c4
   206bc:	add	r4, r4, #16
   206c0:	ldr	r2, [r4, #440]	; 0x1b8
   206c4:	bl	1e508 <strspn@plt+0x1adf8>
   206c8:	ldr	r3, [r6, #960]	; 0x3c0
   206cc:	cmp	r3, r5
   206d0:	bhi	206b0 <strspn@plt+0x1cfa0>
   206d4:	pop	{r4, r5, r6, pc}
   206d8:	ldr	r0, [pc, #24]	; 206f8 <strspn@plt+0x1cfe8>
   206dc:	movw	r2, #1474	; 0x5c2
   206e0:	ldr	r1, [pc, #20]	; 206fc <strspn@plt+0x1cfec>
   206e4:	ldr	r3, [pc, #20]	; 20700 <strspn@plt+0x1cff0>
   206e8:	add	r0, pc, r0
   206ec:	add	r1, pc, r1
   206f0:	add	r3, pc, r3
   206f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   206f8:	andeq	fp, r2, ip, ror #2
   206fc:	andeq	sp, r2, r0, lsl #12
   20700:	muleq	r2, r4, fp
   20704:	mov	r2, #1020	; 0x3fc
   20708:	mov	r3, #0
   2070c:	and	r2, r2, r0
   20710:	and	r3, r3, r1
   20714:	orrs	ip, r2, r3
   20718:	push	{r4, r5}
   2071c:	mov	r4, #3
   20720:	mov	r5, #0
   20724:	and	r4, r4, r0
   20728:	and	r5, r5, r1
   2072c:	movne	r2, #2
   20730:	movne	r3, #0
   20734:	orrs	ip, r4, r5
   20738:	movne	r4, #4
   2073c:	movne	r5, #0
   20740:	orrne	r2, r2, r4
   20744:	orrne	r3, r3, r5
   20748:	mov	r4, #2048	; 0x800
   2074c:	mov	r5, #0
   20750:	and	r4, r4, r0
   20754:	and	r5, r5, r1
   20758:	orrs	ip, r4, r5
   2075c:	movne	r4, #64	; 0x40
   20760:	movne	r5, #0
   20764:	orrne	r2, r2, r4
   20768:	orrne	r3, r3, r5
   2076c:	mov	r4, #4096	; 0x1000
   20770:	mov	r5, #0
   20774:	and	r4, r4, r0
   20778:	and	r5, r5, r1
   2077c:	orrs	ip, r4, r5
   20780:	movne	r4, #32
   20784:	movne	r5, #0
   20788:	orrne	r2, r2, r4
   2078c:	orrne	r3, r3, r5
   20790:	mov	r4, #8192	; 0x2000
   20794:	mov	r5, #0
   20798:	and	r4, r4, r0
   2079c:	and	r5, r5, r1
   207a0:	orrs	ip, r4, r5
   207a4:	movne	r4, #128	; 0x80
   207a8:	movne	r5, #0
   207ac:	orrne	r2, r2, r4
   207b0:	orrne	r3, r3, r5
   207b4:	mov	r4, #16384	; 0x4000
   207b8:	mov	r5, #0
   207bc:	and	r4, r4, r0
   207c0:	and	r5, r5, r1
   207c4:	orrs	ip, r4, r5
   207c8:	movne	r4, #256	; 0x100
   207cc:	movne	r5, #0
   207d0:	orrne	r2, r2, r4
   207d4:	orrne	r3, r3, r5
   207d8:	mov	r4, #2064384	; 0x1f8000
   207dc:	mov	r5, #0
   207e0:	and	r4, r4, r0
   207e4:	and	r5, r5, r1
   207e8:	orrs	ip, r4, r5
   207ec:	movne	r4, #512	; 0x200
   207f0:	movne	r5, #0
   207f4:	orrne	r2, r2, r4
   207f8:	orrne	r3, r3, r5
   207fc:	mov	r4, #31457280	; 0x1e00000
   20800:	mov	r5, #0
   20804:	and	r4, r4, r0
   20808:	and	r5, r5, r1
   2080c:	orrs	ip, r4, r5
   20810:	movne	r4, #1024	; 0x400
   20814:	movne	r5, #0
   20818:	orrne	r2, r2, r4
   2081c:	orrne	r3, r3, r5
   20820:	mov	r4, #33554432	; 0x2000000
   20824:	mov	r5, #0
   20828:	and	r4, r4, r0
   2082c:	and	r5, r5, r1
   20830:	orrs	ip, r4, r5
   20834:	movne	r4, #2048	; 0x800
   20838:	movne	r5, #0
   2083c:	orrne	r2, r2, r4
   20840:	orrne	r3, r3, r5
   20844:	mov	r4, #201326592	; 0xc000000
   20848:	mov	r5, #0
   2084c:	and	r4, r4, r0
   20850:	and	r5, r5, r1
   20854:	orrs	ip, r4, r5
   20858:	movne	r4, #4096	; 0x1000
   2085c:	movne	r5, #0
   20860:	orrne	r2, r2, r4
   20864:	orrne	r3, r3, r5
   20868:	mov	r4, #536870912	; 0x20000000
   2086c:	mov	r5, #0
   20870:	and	r4, r4, r0
   20874:	and	r5, r5, r1
   20878:	orrs	ip, r4, r5
   2087c:	movne	r4, #16
   20880:	movne	r5, #0
   20884:	orrne	r2, r2, r4
   20888:	orrne	r3, r3, r5
   2088c:	mov	r4, #1073741824	; 0x40000000
   20890:	mov	r5, #0
   20894:	and	r4, r4, r0
   20898:	and	r5, r5, r1
   2089c:	orrs	ip, r4, r5
   208a0:	movne	r4, #8192	; 0x2000
   208a4:	movne	r5, #0
   208a8:	orrne	r2, r2, r4
   208ac:	orrne	r3, r3, r5
   208b0:	mov	r4, #1024	; 0x400
   208b4:	mov	r5, #0
   208b8:	and	r0, r0, r4
   208bc:	and	r1, r1, r5
   208c0:	orrs	ip, r0, r1
   208c4:	pop	{r4, r5}
   208c8:	movne	r0, #8
   208cc:	movne	r1, #0
   208d0:	orrne	r2, r2, r0
   208d4:	orrne	r3, r3, r1
   208d8:	mov	r0, r2
   208dc:	mov	r1, r3
   208e0:	bx	lr
   208e4:	ldr	r3, [pc, #304]	; 20a1c <strspn@plt+0x1d30c>
   208e8:	cmp	r0, #0
   208ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   208f0:	add	fp, sp, #32
   208f4:	ldr	r2, [pc, #292]	; 20a20 <strspn@plt+0x1d310>
   208f8:	sub	sp, sp, #20
   208fc:	add	r3, pc, r3
   20900:	ldr	r2, [r3, r2]
   20904:	ldr	r3, [r2]
   20908:	str	r2, [fp, #-48]	; 0xffffffd0
   2090c:	str	r3, [fp, #-40]	; 0xffffffd8
   20910:	beq	209fc <strspn@plt+0x1d2ec>
   20914:	ldrb	r3, [r0, #24]
   20918:	tst	r3, #1
   2091c:	beq	209dc <strspn@plt+0x1d2cc>
   20920:	sub	sp, sp, #64	; 0x40
   20924:	mov	sl, #0
   20928:	mov	lr, #976	; 0x3d0
   2092c:	mov	r6, #24
   20930:	mov	r3, sp
   20934:	mov	r7, #0
   20938:	str	sl, [r3], #4
   2093c:	add	r3, r3, #4
   20940:	str	sl, [sp, #4]
   20944:	mov	r8, #13
   20948:	str	sl, [r3], #4
   2094c:	mov	r9, #0
   20950:	str	sl, [r3], #4
   20954:	mov	r4, #48	; 0x30
   20958:	str	sl, [r3], #4
   2095c:	mov	r5, #0
   20960:	str	sl, [r3], #4
   20964:	mov	r2, sp
   20968:	str	sl, [r3], #4
   2096c:	movw	r1, #38273	; 0x9581
   20970:	str	sl, [r3], #4
   20974:	movt	r1, #16408	; 0x4018
   20978:	str	sl, [r3], #4
   2097c:	str	sl, [r3], #4
   20980:	str	sl, [r3], #4
   20984:	str	sl, [r3]
   20988:	strd	r8, [sp, #32]
   2098c:	strd	r6, [sp, #24]
   20990:	ldrd	r6, [r0, lr]
   20994:	strd	r4, [sp]
   20998:	strd	r6, [sp, #40]	; 0x28
   2099c:	ldr	r0, [r0, #8]
   209a0:	bl	323c <ioctl@plt>
   209a4:	cmp	r0, sl
   209a8:	movge	r0, sl
   209ac:	bge	209bc <strspn@plt+0x1d2ac>
   209b0:	bl	33f8 <__errno_location@plt>
   209b4:	ldr	r0, [r0]
   209b8:	rsb	r0, r0, #0
   209bc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   209c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   209c4:	ldr	r3, [r1]
   209c8:	cmp	r2, r3
   209cc:	bne	209d8 <strspn@plt+0x1d2c8>
   209d0:	sub	sp, fp, #32
   209d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209d8:	bl	314c <__stack_chk_fail@plt>
   209dc:	ldr	r0, [pc, #64]	; 20a24 <strspn@plt+0x1d314>
   209e0:	mov	r2, #1728	; 0x6c0
   209e4:	ldr	r1, [pc, #60]	; 20a28 <strspn@plt+0x1d318>
   209e8:	ldr	r3, [pc, #60]	; 20a2c <strspn@plt+0x1d31c>
   209ec:	add	r0, pc, r0
   209f0:	add	r1, pc, r1
   209f4:	add	r3, pc, r3
   209f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   209fc:	ldr	r0, [pc, #44]	; 20a30 <strspn@plt+0x1d320>
   20a00:	movw	r2, #1727	; 0x6bf
   20a04:	ldr	r1, [pc, #40]	; 20a34 <strspn@plt+0x1d324>
   20a08:	ldr	r3, [pc, #40]	; 20a38 <strspn@plt+0x1d328>
   20a0c:	add	r0, pc, r0
   20a10:	add	r1, pc, r1
   20a14:	add	r3, pc, r3
   20a18:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20a1c:	strdeq	fp, [r4], -ip
   20a20:	andeq	r0, r0, r8, lsr #5
   20a24:	andeq	sp, r2, r0, asr #7
   20a28:	strdeq	sp, [r2], -ip
   20a2c:	strdeq	sp, [r2], -r0
   20a30:			; <UNDEFINED> instruction: 0x0002d7b8
   20a34:	ldrdeq	sp, [r2], -ip
   20a38:	ldrdeq	sp, [r2], -r0
   20a3c:	ldr	r3, [pc, #472]	; 20c1c <strspn@plt+0x1d50c>
   20a40:	mov	r2, #48	; 0x30
   20a44:	ldr	ip, [pc, #468]	; 20c20 <strspn@plt+0x1d510>
   20a48:	add	r3, pc, r3
   20a4c:	push	{r4, r5, r6, r7, r8, lr}
   20a50:	subs	r8, r0, #0
   20a54:	mov	r0, r3
   20a58:	sub	sp, sp, #64	; 0x40
   20a5c:	ldr	r6, [r0, ip]
   20a60:	mov	r7, r1
   20a64:	mov	r3, #0
   20a68:	mov	r1, #0
   20a6c:	strd	r2, [sp, #8]
   20a70:	ldr	r0, [r6]
   20a74:	str	r1, [sp, #16]
   20a78:	str	r1, [sp, #20]
   20a7c:	str	r1, [sp, #24]
   20a80:	str	r1, [sp, #28]
   20a84:	str	r0, [sp, #60]	; 0x3c
   20a88:	str	r1, [sp, #32]
   20a8c:	str	r1, [sp, #36]	; 0x24
   20a90:	str	r1, [sp, #40]	; 0x28
   20a94:	str	r1, [sp, #44]	; 0x2c
   20a98:	str	r1, [sp, #48]	; 0x30
   20a9c:	str	r1, [sp, #52]	; 0x34
   20aa0:	str	r1, [sp, #4]
   20aa4:	beq	20bfc <strspn@plt+0x1d4ec>
   20aa8:	cmp	r7, #0
   20aac:	beq	20bdc <strspn@plt+0x1d4cc>
   20ab0:	ldrb	r3, [r8, #24]
   20ab4:	tst	r3, #1
   20ab8:	beq	20bbc <strspn@plt+0x1d4ac>
   20abc:	movw	r1, #38277	; 0x9585
   20ac0:	ldr	r0, [r8, #8]
   20ac4:	movt	r1, #32816	; 0x8030
   20ac8:	add	r2, sp, #8
   20acc:	bl	323c <ioctl@plt>
   20ad0:	cmp	r0, #0
   20ad4:	blt	20ba8 <strspn@plt+0x1d498>
   20ad8:	ldr	r1, [r8, #420]	; 0x1a4
   20adc:	ldr	r2, [sp, #40]	; 0x28
   20ae0:	ldr	r3, [sp, #44]	; 0x2c
   20ae4:	add	ip, r1, r2
   20ae8:	ldr	lr, [r1, r2]
   20aec:	add	r1, ip, #24
   20af0:	add	lr, ip, lr
   20af4:	cmp	lr, r1
   20af8:	bls	20b48 <strspn@plt+0x1d438>
   20afc:	cmp	ip, r1
   20b00:	bhi	20b48 <strspn@plt+0x1d438>
   20b04:	ldrd	r4, [ip, #32]
   20b08:	cmp	r5, #0
   20b0c:	cmpeq	r4, #11
   20b10:	bne	20b30 <strspn@plt+0x1d420>
   20b14:	b	20b7c <strspn@plt+0x1d46c>
   20b18:	cmp	ip, r1
   20b1c:	bhi	20b48 <strspn@plt+0x1d438>
   20b20:	ldrd	r4, [r1, #8]
   20b24:	cmp	r5, #0
   20b28:	cmpeq	r4, #11
   20b2c:	beq	20b7c <strspn@plt+0x1d46c>
   20b30:	ldr	r0, [r1]
   20b34:	add	r0, r0, #7
   20b38:	bic	r0, r0, #7
   20b3c:	add	r1, r1, r0
   20b40:	cmp	lr, r1
   20b44:	bhi	20b18 <strspn@plt+0x1d408>
   20b48:	mov	r0, r8
   20b4c:	bl	1e62c <strspn@plt+0x1af1c>
   20b50:	ldr	r3, [sp, #4]
   20b54:	cmp	r3, #0
   20b58:	strne	r3, [r7]
   20b5c:	movne	r0, #0
   20b60:	mvneq	r0, #4
   20b64:	ldr	r2, [sp, #60]	; 0x3c
   20b68:	ldr	r3, [r6]
   20b6c:	cmp	r2, r3
   20b70:	bne	20bb8 <strspn@plt+0x1d4a8>
   20b74:	add	sp, sp, #64	; 0x40
   20b78:	pop	{r4, r5, r6, r7, r8, pc}
   20b7c:	add	r1, r1, #16
   20b80:	add	r0, sp, #4
   20b84:	bl	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   20b88:	ldrd	r2, [sp, #40]	; 0x28
   20b8c:	mov	r4, r0
   20b90:	mov	r0, r8
   20b94:	bl	1e62c <strspn@plt+0x1af1c>
   20b98:	cmp	r4, #0
   20b9c:	movlt	r0, r4
   20ba0:	blt	20b64 <strspn@plt+0x1d454>
   20ba4:	b	20b50 <strspn@plt+0x1d440>
   20ba8:	bl	33f8 <__errno_location@plt>
   20bac:	ldr	r0, [r0]
   20bb0:	rsb	r0, r0, #0
   20bb4:	b	20b64 <strspn@plt+0x1d454>
   20bb8:	bl	314c <__stack_chk_fail@plt>
   20bbc:	ldr	r0, [pc, #96]	; 20c24 <strspn@plt+0x1d514>
   20bc0:	movw	r2, #1786	; 0x6fa
   20bc4:	ldr	r1, [pc, #92]	; 20c28 <strspn@plt+0x1d518>
   20bc8:	ldr	r3, [pc, #92]	; 20c2c <strspn@plt+0x1d51c>
   20bcc:	add	r0, pc, r0
   20bd0:	add	r1, pc, r1
   20bd4:	add	r3, pc, r3
   20bd8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20bdc:	ldr	r0, [pc, #76]	; 20c30 <strspn@plt+0x1d520>
   20be0:	movw	r2, #1785	; 0x6f9
   20be4:	ldr	r1, [pc, #72]	; 20c34 <strspn@plt+0x1d524>
   20be8:	ldr	r3, [pc, #72]	; 20c38 <strspn@plt+0x1d528>
   20bec:	add	r0, pc, r0
   20bf0:	add	r1, pc, r1
   20bf4:	add	r3, pc, r3
   20bf8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20bfc:	ldr	r0, [pc, #56]	; 20c3c <strspn@plt+0x1d52c>
   20c00:	movw	r2, #1784	; 0x6f8
   20c04:	ldr	r1, [pc, #52]	; 20c40 <strspn@plt+0x1d530>
   20c08:	ldr	r3, [pc, #52]	; 20c44 <strspn@plt+0x1d534>
   20c0c:	add	r0, pc, r0
   20c10:	add	r1, pc, r1
   20c14:	add	r3, pc, r3
   20c18:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20c1c:			; <UNDEFINED> instruction: 0x0004b2b0
   20c20:	andeq	r0, r0, r8, lsr #5
   20c24:	andeq	sp, r2, r0, ror #3
   20c28:	andeq	sp, r2, ip, lsl r1
   20c2c:	andeq	sp, r2, r0, ror r7
   20c30:	andeq	r2, r3, r0, lsl #19
   20c34:	strdeq	sp, [r2], -ip
   20c38:	andeq	sp, r2, r0, asr r7
   20c3c:			; <UNDEFINED> instruction: 0x0002d5b8
   20c40:	ldrdeq	sp, [r2], -ip
   20c44:	andeq	sp, r2, r0, lsr r7
   20c48:	ldr	r2, [pc, #676]	; 20ef4 <strspn@plt+0x1d7e4>
   20c4c:	mvn	r3, #0
   20c50:	ldr	r1, [pc, #672]	; 20ef8 <strspn@plt+0x1d7e8>
   20c54:	add	r2, pc, r2
   20c58:	push	{r4, r5, r6, lr}
   20c5c:	subs	r4, r0, #0
   20c60:	ldr	r5, [r2, r1]
   20c64:	sub	sp, sp, #152	; 0x98
   20c68:	str	r3, [sp, #8]
   20c6c:	ldr	r2, [r5]
   20c70:	str	r3, [sp, #12]
   20c74:	str	r3, [sp, #16]
   20c78:	str	r2, [sp, #148]	; 0x94
   20c7c:	beq	20e14 <strspn@plt+0x1d704>
   20c80:	ldr	r3, [r4, #8]
   20c84:	cmp	r3, #0
   20c88:	bge	20e58 <strspn@plt+0x1d748>
   20c8c:	ldr	r3, [r4, #12]
   20c90:	cmp	r3, #0
   20c94:	bge	20e9c <strspn@plt+0x1d78c>
   20c98:	ldr	r0, [r4, #288]	; 0x120
   20c9c:	cmp	r0, #0
   20ca0:	ble	20e78 <strspn@plt+0x1d768>
   20ca4:	add	r3, sp, #16
   20ca8:	add	r1, sp, #8
   20cac:	str	r3, [sp]
   20cb0:	add	r2, sp, #12
   20cb4:	mov	r3, #0
   20cb8:	bl	3e840 <sd_bus_creds_has_bounding_cap@@Base+0x10f18>
   20cbc:	cmp	r0, #0
   20cc0:	blt	20d94 <strspn@plt+0x1d684>
   20cc4:	movw	r1, #2049	; 0x801
   20cc8:	ldrh	r0, [r4, #148]	; 0x94
   20ccc:	movt	r1, #8
   20cd0:	mov	r2, #0
   20cd4:	bl	365c <socket@plt>
   20cd8:	cmp	r0, #0
   20cdc:	str	r0, [r4, #8]
   20ce0:	blt	20dcc <strspn@plt+0x1d6bc>
   20ce4:	str	r0, [r4, #12]
   20ce8:	mov	r0, r4
   20cec:	bl	1ba34 <strspn@plt+0x18324>
   20cf0:	bl	353c <fork@plt>
   20cf4:	cmp	r0, #0
   20cf8:	blt	20dcc <strspn@plt+0x1d6bc>
   20cfc:	bne	20d5c <strspn@plt+0x1d64c>
   20d00:	ldr	r0, [sp, #8]
   20d04:	mvn	r2, #0
   20d08:	ldr	r1, [sp, #12]
   20d0c:	ldr	r3, [sp, #16]
   20d10:	bl	3eb8c <sd_bus_creds_has_bounding_cap@@Base+0x11264>
   20d14:	cmp	r0, #0
   20d18:	blt	20ddc <strspn@plt+0x1d6cc>
   20d1c:	bl	353c <fork@plt>
   20d20:	cmp	r0, #0
   20d24:	blt	20ddc <strspn@plt+0x1d6cc>
   20d28:	bne	20de4 <strspn@plt+0x1d6d4>
   20d2c:	ldr	r0, [r4, #8]
   20d30:	add	r1, r4, #148	; 0x94
   20d34:	ldr	r2, [r4, #276]	; 0x114
   20d38:	bl	36ec <connect@plt>
   20d3c:	cmp	r0, #0
   20d40:	bge	20ecc <strspn@plt+0x1d7bc>
   20d44:	bl	33f8 <__errno_location@plt>
   20d48:	ldr	r3, [r0]
   20d4c:	cmp	r3, #115	; 0x73
   20d50:	bne	20ddc <strspn@plt+0x1d6cc>
   20d54:	mov	r0, #1
   20d58:	bl	30b0 <_exit@plt>
   20d5c:	add	r1, sp, #20
   20d60:	bl	3ce80 <sd_bus_creds_has_bounding_cap@@Base+0xf558>
   20d64:	cmp	r0, #0
   20d68:	blt	20d94 <strspn@plt+0x1d684>
   20d6c:	ldr	r3, [sp, #28]
   20d70:	cmp	r3, #1
   20d74:	bne	20e08 <strspn@plt+0x1d6f8>
   20d78:	ldr	r6, [sp, #40]	; 0x28
   20d7c:	cmp	r6, #1
   20d80:	beq	20d98 <strspn@plt+0x1d688>
   20d84:	cmp	r6, #0
   20d88:	bne	20e08 <strspn@plt+0x1d6f8>
   20d8c:	mov	r0, r4
   20d90:	bl	1bb44 <strspn@plt+0x18434>
   20d94:	mov	r6, r0
   20d98:	ldr	r0, [sp, #16]
   20d9c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   20da0:	ldr	r0, [sp, #12]
   20da4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   20da8:	ldr	r0, [sp, #8]
   20dac:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   20db0:	ldr	r2, [sp, #148]	; 0x94
   20db4:	ldr	r3, [r5]
   20db8:	mov	r0, r6
   20dbc:	cmp	r2, r3
   20dc0:	bne	20e10 <strspn@plt+0x1d700>
   20dc4:	add	sp, sp, #152	; 0x98
   20dc8:	pop	{r4, r5, r6, pc}
   20dcc:	bl	33f8 <__errno_location@plt>
   20dd0:	ldr	r6, [r0]
   20dd4:	rsb	r6, r6, #0
   20dd8:	b	20d98 <strspn@plt+0x1d688>
   20ddc:	mov	r0, #255	; 0xff
   20de0:	bl	30b0 <_exit@plt>
   20de4:	add	r1, sp, #20
   20de8:	bl	3ce80 <sd_bus_creds_has_bounding_cap@@Base+0xf558>
   20dec:	cmp	r0, #0
   20df0:	blt	20ddc <strspn@plt+0x1d6cc>
   20df4:	ldr	r3, [sp, #28]
   20df8:	cmp	r3, #1
   20dfc:	bne	20ddc <strspn@plt+0x1d6cc>
   20e00:	ldr	r0, [sp, #40]	; 0x28
   20e04:	bl	30b0 <_exit@plt>
   20e08:	mvn	r6, #4
   20e0c:	b	20d98 <strspn@plt+0x1d688>
   20e10:	bl	314c <__stack_chk_fail@plt>
   20e14:	ldr	r0, [pc, #224]	; 20efc <strspn@plt+0x1d7ec>
   20e18:	mov	r2, #37	; 0x25
   20e1c:	ldr	r1, [pc, #220]	; 20f00 <strspn@plt+0x1d7f0>
   20e20:	ldr	r3, [pc, #220]	; 20f04 <strspn@plt+0x1d7f4>
   20e24:	add	r0, pc, r0
   20e28:	add	r1, pc, r1
   20e2c:	add	r3, pc, r3
   20e30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20e34:	mov	r4, r0
   20e38:	ldr	r0, [sp, #16]
   20e3c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   20e40:	ldr	r0, [sp, #12]
   20e44:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   20e48:	ldr	r0, [sp, #8]
   20e4c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   20e50:	mov	r0, r4
   20e54:	bl	36a4 <_Unwind_Resume@plt>
   20e58:	ldr	r0, [pc, #168]	; 20f08 <strspn@plt+0x1d7f8>
   20e5c:	mov	r2, #38	; 0x26
   20e60:	ldr	r1, [pc, #164]	; 20f0c <strspn@plt+0x1d7fc>
   20e64:	ldr	r3, [pc, #164]	; 20f10 <strspn@plt+0x1d800>
   20e68:	add	r0, pc, r0
   20e6c:	add	r1, pc, r1
   20e70:	add	r3, pc, r3
   20e74:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20e78:	ldr	r0, [r4, #284]	; 0x11c
   20e7c:	cmp	r0, #0
   20e80:	beq	20ed4 <strspn@plt+0x1d7c4>
   20e84:	add	r1, r4, #288	; 0x120
   20e88:	bl	3e628 <sd_bus_creds_has_bounding_cap@@Base+0x10d00>
   20e8c:	cmp	r0, #0
   20e90:	blt	20d94 <strspn@plt+0x1d684>
   20e94:	ldr	r0, [r4, #288]	; 0x120
   20e98:	b	20ca4 <strspn@plt+0x1d594>
   20e9c:	ldr	r0, [pc, #112]	; 20f14 <strspn@plt+0x1d804>
   20ea0:	mov	r2, #39	; 0x27
   20ea4:	ldr	r1, [pc, #108]	; 20f18 <strspn@plt+0x1d808>
   20ea8:	ldr	r3, [pc, #108]	; 20f1c <strspn@plt+0x1d80c>
   20eac:	add	r0, pc, r0
   20eb0:	add	r1, pc, r1
   20eb4:	add	r3, pc, r3
   20eb8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20ebc:	mov	r4, r0
   20ec0:	b	20e48 <strspn@plt+0x1d738>
   20ec4:	mov	r4, r0
   20ec8:	b	20e40 <strspn@plt+0x1d730>
   20ecc:	mov	r0, #0
   20ed0:	bl	30b0 <_exit@plt>
   20ed4:	ldr	r0, [pc, #68]	; 20f20 <strspn@plt+0x1d810>
   20ed8:	mov	r2, #40	; 0x28
   20edc:	ldr	r1, [pc, #64]	; 20f24 <strspn@plt+0x1d814>
   20ee0:	ldr	r3, [pc, #64]	; 20f28 <strspn@plt+0x1d818>
   20ee4:	add	r0, pc, r0
   20ee8:	add	r1, pc, r1
   20eec:	add	r3, pc, r3
   20ef0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   20ef4:	andeq	fp, r4, r4, lsr #1
   20ef8:	andeq	r0, r0, r8, lsr #5
   20efc:	andeq	sl, r2, r0, lsr sl
   20f00:	andeq	sp, r2, r8, lsl #12
   20f04:	andeq	sp, r2, r4, ror #11
   20f08:	andeq	ip, r2, r8, ror #22
   20f0c:	andeq	sp, r2, r4, asr #11
   20f10:	andeq	sp, r2, r0, lsr #11
   20f14:	andeq	ip, r2, r4, lsr fp
   20f18:	andeq	sp, r2, r0, lsl #11
   20f1c:	andeq	sp, r2, ip, asr r5
   20f20:	andeq	sp, r2, r4, ror r5
   20f24:	andeq	sp, r2, r8, asr #10
   20f28:	andeq	sp, r2, r4, lsr #10
   20f2c:	ldr	r1, [pc, #1060]	; 21358 <strspn@plt+0x1dc48>
   20f30:	mov	r2, #0
   20f34:	push	{r4, r5, r6, r7, lr}
   20f38:	mov	r4, r0
   20f3c:	ldr	r0, [pc, #1048]	; 2135c <strspn@plt+0x1dc4c>
   20f40:	add	r1, pc, r1
   20f44:	ldr	r3, [pc, #1044]	; 21360 <strspn@plt+0x1dc50>
   20f48:	sub	sp, sp, #212	; 0xd4
   20f4c:	add	r5, sp, #24
   20f50:	cmp	r4, #0
   20f54:	ldr	r6, [r1, r0]
   20f58:	add	r3, pc, r3
   20f5c:	mvn	ip, #0
   20f60:	str	r2, [sp, #32]
   20f64:	ldm	r3, {r0, r1}
   20f68:	mov	r3, #16
   20f6c:	ldr	lr, [r6]
   20f70:	str	r2, [sp, #36]	; 0x24
   20f74:	str	r2, [sp, #40]	; 0x28
   20f78:	str	r2, [sp, #44]	; 0x2c
   20f7c:	str	r2, [sp, #48]	; 0x30
   20f80:	str	r2, [sp, #52]	; 0x34
   20f84:	str	r2, [sp, #56]	; 0x38
   20f88:	str	r2, [sp, #60]	; 0x3c
   20f8c:	str	r2, [sp, #72]	; 0x48
   20f90:	add	r2, sp, #32
   20f94:	str	ip, [sp, #8]
   20f98:	stm	r5, {r0, r1}
   20f9c:	str	ip, [sp, #12]
   20fa0:	str	lr, [sp, #204]	; 0xcc
   20fa4:	str	ip, [sp, #16]
   20fa8:	str	ip, [sp, #20]
   20fac:	str	r2, [sp, #64]	; 0x40
   20fb0:	str	r3, [sp, #68]	; 0x44
   20fb4:	beq	21260 <strspn@plt+0x1db50>
   20fb8:	ldr	r3, [r4, #8]
   20fbc:	cmp	r3, #0
   20fc0:	bge	212b4 <strspn@plt+0x1dba4>
   20fc4:	ldr	r3, [r4, #12]
   20fc8:	cmp	r3, #0
   20fcc:	bge	212f8 <strspn@plt+0x1dbe8>
   20fd0:	ldr	r0, [r4, #288]	; 0x120
   20fd4:	cmp	r0, #0
   20fd8:	ble	212d4 <strspn@plt+0x1dbc4>
   20fdc:	add	r3, sp, #16
   20fe0:	add	r1, sp, #8
   20fe4:	str	r3, [sp]
   20fe8:	add	r2, sp, #12
   20fec:	mov	r3, #0
   20ff0:	bl	3e840 <sd_bus_creds_has_bounding_cap@@Base+0x10f18>
   20ff4:	cmp	r0, #0
   20ff8:	blt	2119c <strspn@plt+0x1da8c>
   20ffc:	mov	r0, #1
   21000:	mov	r1, #2
   21004:	mov	r2, #0
   21008:	mov	r3, r5
   2100c:	bl	3188 <socketpair@plt>
   21010:	cmp	r0, #0
   21014:	blt	211e4 <strspn@plt+0x1dad4>
   21018:	bl	353c <fork@plt>
   2101c:	subs	r7, r0, #0
   21020:	blt	211e4 <strspn@plt+0x1dad4>
   21024:	bne	210c8 <strspn@plt+0x1d9b8>
   21028:	ldr	r0, [sp, #24]
   2102c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   21030:	str	r0, [sp, #24]
   21034:	add	r0, sp, #8
   21038:	mvn	r2, #0
   2103c:	ldm	r0, {r0, r1, r3}
   21040:	bl	3eb8c <sd_bus_creds_has_bounding_cap@@Base+0x11264>
   21044:	cmp	r0, #0
   21048:	blt	21210 <strspn@plt+0x1db00>
   2104c:	bl	353c <fork@plt>
   21050:	cmp	r0, #0
   21054:	blt	21210 <strspn@plt+0x1db00>
   21058:	bne	211f4 <strspn@plt+0x1dae4>
   2105c:	movw	r1, #258	; 0x102
   21060:	ldr	r0, [r4, #280]	; 0x118
   21064:	movt	r1, #8
   21068:	bl	329c <open64@plt>
   2106c:	cmp	r0, #0
   21070:	str	r0, [sp, #20]
   21074:	blt	21210 <strspn@plt+0x1db00>
   21078:	ldr	r3, [sp, #68]	; 0x44
   2107c:	mov	ip, #16
   21080:	mov	r2, #1
   21084:	add	r1, sp, #48	; 0x30
   21088:	cmp	r3, #11
   2108c:	ldrhi	r3, [sp, #64]	; 0x40
   21090:	movls	r3, #0
   21094:	str	ip, [r3]
   21098:	ldr	r0, [sp, #20]
   2109c:	str	r2, [r3, #4]
   210a0:	str	r2, [r3, #8]
   210a4:	mov	r2, #16384	; 0x4000
   210a8:	str	r0, [r3, #12]
   210ac:	ldr	r0, [sp, #28]
   210b0:	str	ip, [sp, #68]	; 0x44
   210b4:	bl	3110 <sendmsg@plt>
   210b8:	cmp	r0, #0
   210bc:	blt	21210 <strspn@plt+0x1db00>
   210c0:	mov	r0, #0
   210c4:	bl	30b0 <_exit@plt>
   210c8:	ldr	r0, [sp, #28]
   210cc:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   210d0:	str	r0, [sp, #28]
   210d4:	add	r1, sp, #76	; 0x4c
   210d8:	mov	r0, r7
   210dc:	bl	3ce80 <sd_bus_creds_has_bounding_cap@@Base+0xf558>
   210e0:	cmp	r0, #0
   210e4:	blt	2119c <strspn@plt+0x1da8c>
   210e8:	ldr	r3, [sp, #84]	; 0x54
   210ec:	cmp	r3, #1
   210f0:	bne	21254 <strspn@plt+0x1db44>
   210f4:	ldr	r3, [sp, #96]	; 0x60
   210f8:	cmp	r3, #0
   210fc:	bne	21254 <strspn@plt+0x1db44>
   21100:	mov	r2, #16384	; 0x4000
   21104:	ldr	r0, [sp, #24]
   21108:	movt	r2, #16384	; 0x4000
   2110c:	add	r1, sp, #48	; 0x30
   21110:	bl	3608 <recvmsg@plt>
   21114:	cmp	r0, #0
   21118:	blt	211e4 <strspn@plt+0x1dad4>
   2111c:	ldr	ip, [sp, #68]	; 0x44
   21120:	cmp	ip, #11
   21124:	bls	21180 <strspn@plt+0x1da70>
   21128:	ldr	r0, [sp, #64]	; 0x40
   2112c:	cmp	r0, #0
   21130:	beq	21180 <strspn@plt+0x1da70>
   21134:	ldr	r2, [r0]
   21138:	add	ip, r0, ip
   2113c:	ldr	r3, [r0, #4]
   21140:	cmp	r3, #1
   21144:	beq	21218 <strspn@plt+0x1db08>
   21148:	cmp	r2, #11
   2114c:	bls	21180 <strspn@plt+0x1da70>
   21150:	add	r2, r2, #3
   21154:	bic	r2, r2, #3
   21158:	add	r0, r0, r2
   2115c:	add	r3, r0, #12
   21160:	cmp	ip, r3
   21164:	bcc	21180 <strspn@plt+0x1da70>
   21168:	ldr	r2, [r0]
   2116c:	add	r3, r2, #3
   21170:	bic	r3, r3, #3
   21174:	add	r3, r0, r3
   21178:	cmp	ip, r3
   2117c:	bcs	2113c <strspn@plt+0x1da2c>
   21180:	ldr	r3, [sp, #20]
   21184:	mov	r0, r4
   21188:	mvn	r2, #0
   2118c:	str	r2, [sp, #20]
   21190:	str	r3, [r4, #12]
   21194:	str	r3, [r4, #8]
   21198:	bl	1e72c <strspn@plt+0x1b01c>
   2119c:	mov	r4, r0
   211a0:	ldr	r0, [sp, #20]
   211a4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   211a8:	ldr	r0, [sp, #16]
   211ac:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   211b0:	ldr	r0, [sp, #12]
   211b4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   211b8:	ldr	r0, [sp, #8]
   211bc:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   211c0:	mov	r0, r5
   211c4:	bl	3c6dc <sd_bus_creds_has_bounding_cap@@Base+0xedb4>
   211c8:	ldr	r2, [sp, #204]	; 0xcc
   211cc:	ldr	r3, [r6]
   211d0:	mov	r0, r4
   211d4:	cmp	r2, r3
   211d8:	bne	2125c <strspn@plt+0x1db4c>
   211dc:	add	sp, sp, #212	; 0xd4
   211e0:	pop	{r4, r5, r6, r7, pc}
   211e4:	bl	33f8 <__errno_location@plt>
   211e8:	ldr	r4, [r0]
   211ec:	rsb	r4, r4, #0
   211f0:	b	211a0 <strspn@plt+0x1da90>
   211f4:	add	r1, sp, #76	; 0x4c
   211f8:	bl	3ce80 <sd_bus_creds_has_bounding_cap@@Base+0xf558>
   211fc:	cmp	r0, #0
   21200:	blt	21210 <strspn@plt+0x1db00>
   21204:	ldr	r3, [sp, #84]	; 0x54
   21208:	cmp	r3, #1
   2120c:	beq	21244 <strspn@plt+0x1db34>
   21210:	mov	r0, #1
   21214:	bl	30b0 <_exit@plt>
   21218:	ldr	r3, [r0, #8]
   2121c:	cmp	r3, #1
   21220:	bne	21148 <strspn@plt+0x1da38>
   21224:	sub	r2, r2, #12
   21228:	lsr	r1, r2, #2
   2122c:	cmp	r1, #1
   21230:	bne	2124c <strspn@plt+0x1db3c>
   21234:	ldr	r3, [r0, #12]
   21238:	str	r3, [sp, #20]
   2123c:	ldr	r2, [r0]
   21240:	b	21148 <strspn@plt+0x1da38>
   21244:	ldr	r0, [sp, #96]	; 0x60
   21248:	bl	30b0 <_exit@plt>
   2124c:	add	r0, r0, #12
   21250:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   21254:	mvn	r4, #4
   21258:	b	211a0 <strspn@plt+0x1da90>
   2125c:	bl	314c <__stack_chk_fail@plt>
   21260:	ldr	r0, [pc, #252]	; 21364 <strspn@plt+0x1dc54>
   21264:	mov	r2, #138	; 0x8a
   21268:	ldr	r1, [pc, #248]	; 21368 <strspn@plt+0x1dc58>
   2126c:	ldr	r3, [pc, #248]	; 2136c <strspn@plt+0x1dc5c>
   21270:	add	r0, pc, r0
   21274:	add	r1, pc, r1
   21278:	add	r3, pc, r3
   2127c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21280:	mov	r4, r0
   21284:	ldr	r0, [sp, #20]
   21288:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   2128c:	ldr	r0, [sp, #16]
   21290:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   21294:	ldr	r0, [sp, #12]
   21298:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   2129c:	ldr	r0, [sp, #8]
   212a0:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   212a4:	mov	r0, r5
   212a8:	bl	3c6dc <sd_bus_creds_has_bounding_cap@@Base+0xedb4>
   212ac:	mov	r0, r4
   212b0:	bl	36a4 <_Unwind_Resume@plt>
   212b4:	ldr	r0, [pc, #180]	; 21370 <strspn@plt+0x1dc60>
   212b8:	mov	r2, #139	; 0x8b
   212bc:	ldr	r1, [pc, #176]	; 21374 <strspn@plt+0x1dc64>
   212c0:	ldr	r3, [pc, #176]	; 21378 <strspn@plt+0x1dc68>
   212c4:	add	r0, pc, r0
   212c8:	add	r1, pc, r1
   212cc:	add	r3, pc, r3
   212d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   212d4:	ldr	r0, [r4, #284]	; 0x11c
   212d8:	cmp	r0, #0
   212dc:	beq	21318 <strspn@plt+0x1dc08>
   212e0:	add	r1, r4, #288	; 0x120
   212e4:	bl	3e628 <sd_bus_creds_has_bounding_cap@@Base+0x10d00>
   212e8:	cmp	r0, #0
   212ec:	blt	2119c <strspn@plt+0x1da8c>
   212f0:	ldr	r0, [r4, #288]	; 0x120
   212f4:	b	20fdc <strspn@plt+0x1d8cc>
   212f8:	ldr	r0, [pc, #124]	; 2137c <strspn@plt+0x1dc6c>
   212fc:	mov	r2, #140	; 0x8c
   21300:	ldr	r1, [pc, #120]	; 21380 <strspn@plt+0x1dc70>
   21304:	ldr	r3, [pc, #120]	; 21384 <strspn@plt+0x1dc74>
   21308:	add	r0, pc, r0
   2130c:	add	r1, pc, r1
   21310:	add	r3, pc, r3
   21314:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21318:	ldr	r0, [pc, #104]	; 21388 <strspn@plt+0x1dc78>
   2131c:	mov	r2, #141	; 0x8d
   21320:	ldr	r1, [pc, #100]	; 2138c <strspn@plt+0x1dc7c>
   21324:	ldr	r3, [pc, #100]	; 21390 <strspn@plt+0x1dc80>
   21328:	add	r0, pc, r0
   2132c:	add	r1, pc, r1
   21330:	add	r3, pc, r3
   21334:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21338:	mov	r4, r0
   2133c:	b	212a4 <strspn@plt+0x1db94>
   21340:	mov	r4, r0
   21344:	b	2129c <strspn@plt+0x1db8c>
   21348:	mov	r4, r0
   2134c:	b	21294 <strspn@plt+0x1db84>
   21350:	mov	r4, r0
   21354:	b	2128c <strspn@plt+0x1db7c>
   21358:			; <UNDEFINED> instruction: 0x0004adb8
   2135c:	andeq	r0, r0, r8, lsr #5
   21360:	muleq	r2, r0, r4
   21364:	andeq	sl, r2, r4, ror #11
   21368:			; <UNDEFINED> instruction: 0x0002d1bc
   2136c:	andeq	sp, r2, r8, ror r1
   21370:	andeq	ip, r2, ip, lsl #14
   21374:	andeq	sp, r2, r8, ror #2
   21378:	andeq	sp, r2, r4, lsr #2
   2137c:	ldrdeq	ip, [r2], -r8
   21380:	andeq	sp, r2, r4, lsr #2
   21384:	andeq	sp, r2, r0, ror #1
   21388:	andeq	sp, r2, r0, lsr r1
   2138c:	andeq	sp, r2, r4, lsl #2
   21390:	andeq	sp, r2, r0, asr #1
   21394:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   21398:	subs	r4, r0, #0
   2139c:	mov	r9, r3
   213a0:	beq	216c0 <strspn@plt+0x1dfb0>
   213a4:	ldrb	r3, [r4, #240]	; 0xf0
   213a8:	lsrs	r0, r3, #7
   213ac:	bne	21650 <strspn@plt+0x1df40>
   213b0:	ldr	r7, [r4, #260]	; 0x104
   213b4:	rsb	r6, r1, #0
   213b8:	add	r5, r7, #15
   213bc:	add	r7, r7, #16
   213c0:	add	r1, r5, r1
   213c4:	and	r6, r6, r1
   213c8:	adds	r8, r6, r2
   213cc:	bcs	214cc <strspn@plt+0x1ddbc>
   213d0:	cmp	r7, r8
   213d4:	beq	21644 <strspn@plt+0x1df34>
   213d8:	tst	r3, #8
   213dc:	bne	214b4 <strspn@plt+0x1dda4>
   213e0:	add	r0, r8, #7
   213e4:	bic	r0, r0, #7
   213e8:	bl	32d8 <malloc@plt>
   213ec:	subs	r5, r0, #0
   213f0:	beq	214cc <strspn@plt+0x1ddbc>
   213f4:	ldr	r3, [r4, #244]	; 0xf4
   213f8:	mov	ip, r5
   213fc:	ldr	r0, [r3]
   21400:	ldr	r1, [r3, #4]
   21404:	ldr	r2, [r3, #8]
   21408:	ldr	r3, [r3, #12]
   2140c:	stmia	ip!, {r0, r1, r2, r3}
   21410:	cmp	r7, r6
   21414:	bcc	21630 <strspn@plt+0x1df20>
   21418:	ldr	r1, [r4, #16]
   2141c:	sub	r8, r8, #16
   21420:	ldr	ip, [r4, #244]	; 0xf4
   21424:	cmp	r1, #0
   21428:	str	r8, [r4, #260]	; 0x104
   2142c:	str	r5, [r4, #244]	; 0xf4
   21430:	beq	214e0 <strspn@plt+0x1ddd0>
   21434:	cmp	r5, ip
   21438:	beq	216e0 <strspn@plt+0x1dfd0>
   2143c:	cmp	ip, r1
   21440:	bls	215ec <strspn@plt+0x1dedc>
   21444:	ldr	r3, [r4, #20]
   21448:	str	r1, [r4, #16]
   2144c:	cmp	r3, #0
   21450:	bne	214f8 <strspn@plt+0x1dde8>
   21454:	mov	r2, #0
   21458:	ldr	r3, [r4, #24]
   2145c:	str	r2, [r4, #20]
   21460:	cmp	r3, #0
   21464:	beq	21670 <strspn@plt+0x1df60>
   21468:	cmp	r5, ip
   2146c:	bne	21520 <strspn@plt+0x1de10>
   21470:	ldr	r2, [r4, #28]
   21474:	str	r3, [r4, #24]
   21478:	cmp	r2, #0
   2147c:	beq	21658 <strspn@plt+0x1df48>
   21480:	ldr	r3, [r4, #32]
   21484:	str	r2, [r4, #28]
   21488:	cmp	r3, #0
   2148c:	beq	216b8 <strspn@plt+0x1dfa8>
   21490:	cmp	r5, ip
   21494:	bne	21570 <strspn@plt+0x1de60>
   21498:	ldr	r2, [r4, #36]	; 0x24
   2149c:	str	r3, [r4, #32]
   214a0:	cmp	r2, #0
   214a4:	movne	r3, r2
   214a8:	bne	215b0 <strspn@plt+0x1dea0>
   214ac:	mov	r3, #0
   214b0:	b	215b0 <strspn@plt+0x1dea0>
   214b4:	add	r1, r8, #7
   214b8:	ldr	r0, [r4, #244]	; 0xf4
   214bc:	bic	r1, r1, #7
   214c0:	bl	317c <realloc@plt>
   214c4:	subs	r5, r0, #0
   214c8:	bne	21410 <strspn@plt+0x1dd00>
   214cc:	ldrb	r3, [r4, #240]	; 0xf0
   214d0:	mov	r0, #0
   214d4:	orr	r3, r3, #128	; 0x80
   214d8:	strb	r3, [r4, #240]	; 0xf0
   214dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   214e0:	ldr	r3, [r4, #20]
   214e4:	str	r1, [r4, #16]
   214e8:	cmp	r3, #0
   214ec:	beq	21454 <strspn@plt+0x1dd44>
   214f0:	cmp	r5, ip
   214f4:	beq	21660 <strspn@plt+0x1df50>
   214f8:	cmp	ip, r3
   214fc:	bhi	2150c <strspn@plt+0x1ddfc>
   21500:	add	r2, ip, r7
   21504:	cmp	r3, r2
   21508:	bcc	21624 <strspn@plt+0x1df14>
   2150c:	mov	r2, r3
   21510:	ldr	r3, [r4, #24]
   21514:	str	r2, [r4, #20]
   21518:	cmp	r3, #0
   2151c:	beq	21670 <strspn@plt+0x1df60>
   21520:	cmp	r3, ip
   21524:	bcc	21534 <strspn@plt+0x1de24>
   21528:	add	r2, ip, r7
   2152c:	cmp	r3, r2
   21530:	bcc	21618 <strspn@plt+0x1df08>
   21534:	mov	r2, r3
   21538:	ldr	r3, [r4, #28]
   2153c:	str	r2, [r4, #24]
   21540:	cmp	r3, #0
   21544:	beq	21658 <strspn@plt+0x1df48>
   21548:	cmp	ip, r3
   2154c:	bhi	2155c <strspn@plt+0x1de4c>
   21550:	add	r2, ip, r7
   21554:	cmp	r3, r2
   21558:	bcc	2160c <strspn@plt+0x1defc>
   2155c:	mov	r2, r3
   21560:	ldr	r3, [r4, #32]
   21564:	str	r2, [r4, #28]
   21568:	cmp	r3, #0
   2156c:	beq	216b8 <strspn@plt+0x1dfa8>
   21570:	cmp	ip, r3
   21574:	bhi	21584 <strspn@plt+0x1de74>
   21578:	add	r2, ip, r7
   2157c:	cmp	r3, r2
   21580:	bcc	21600 <strspn@plt+0x1def0>
   21584:	mov	r2, r3
   21588:	ldr	r3, [r4, #36]	; 0x24
   2158c:	str	r2, [r4, #32]
   21590:	cmp	r3, #0
   21594:	beq	214ac <strspn@plt+0x1dd9c>
   21598:	cmp	ip, r3
   2159c:	bhi	215b0 <strspn@plt+0x1dea0>
   215a0:	add	r7, ip, r7
   215a4:	cmp	r3, r7
   215a8:	rsbcc	r3, ip, r3
   215ac:	addcc	r3, r5, r3
   215b0:	ldrb	r2, [r4, #240]	; 0xf0
   215b4:	cmp	r9, #0
   215b8:	str	r3, [r4, #36]	; 0x24
   215bc:	orr	r3, r2, #8
   215c0:	strb	r3, [r4, #240]	; 0xf0
   215c4:	beq	215e4 <strspn@plt+0x1ded4>
   215c8:	ldr	r3, [r4, #552]	; 0x228
   215cc:	cmp	r3, #9
   215d0:	bhi	214cc <strspn@plt+0x1ddbc>
   215d4:	add	r2, r3, #128	; 0x80
   215d8:	add	r3, r3, #1
   215dc:	str	r3, [r4, #552]	; 0x228
   215e0:	str	r8, [r4, r2, lsl #2]
   215e4:	add	r0, r5, r6
   215e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   215ec:	add	r3, ip, r7
   215f0:	cmp	r1, r3
   215f4:	rsbcc	r1, ip, r1
   215f8:	addcc	r1, r5, r1
   215fc:	b	21444 <strspn@plt+0x1dd34>
   21600:	rsb	r3, ip, r3
   21604:	add	r2, r5, r3
   21608:	b	21588 <strspn@plt+0x1de78>
   2160c:	rsb	r3, ip, r3
   21610:	add	r2, r5, r3
   21614:	b	21560 <strspn@plt+0x1de50>
   21618:	rsb	r3, ip, r3
   2161c:	add	r2, r5, r3
   21620:	b	21538 <strspn@plt+0x1de28>
   21624:	rsb	r3, ip, r3
   21628:	add	r2, r5, r3
   2162c:	b	21510 <strspn@plt+0x1de00>
   21630:	add	r0, r5, r7
   21634:	mov	r1, #0
   21638:	rsb	r2, r7, r6
   2163c:	bl	3434 <memset@plt>
   21640:	b	21418 <strspn@plt+0x1dd08>
   21644:	ldr	r0, [r4, #244]	; 0xf4
   21648:	add	r0, r0, r7
   2164c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   21650:	mov	r0, #0
   21654:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   21658:	mov	r2, #0
   2165c:	b	21480 <strspn@plt+0x1dd70>
   21660:	ldr	r2, [r4, #24]
   21664:	str	r3, [r4, #20]
   21668:	cmp	r2, #0
   2166c:	bne	21674 <strspn@plt+0x1df64>
   21670:	mov	r2, #0
   21674:	ldr	r3, [r4, #28]
   21678:	str	r2, [r4, #24]
   2167c:	cmp	r3, #0
   21680:	beq	21658 <strspn@plt+0x1df48>
   21684:	cmp	r5, ip
   21688:	bne	21548 <strspn@plt+0x1de38>
   2168c:	ldr	r2, [r4, #32]
   21690:	str	r3, [r4, #28]
   21694:	cmp	r2, #0
   21698:	beq	216b8 <strspn@plt+0x1dfa8>
   2169c:	ldr	r3, [r4, #36]	; 0x24
   216a0:	str	r2, [r4, #32]
   216a4:	cmp	r3, #0
   216a8:	beq	214ac <strspn@plt+0x1dd9c>
   216ac:	cmp	r5, ip
   216b0:	bne	21598 <strspn@plt+0x1de88>
   216b4:	b	215b0 <strspn@plt+0x1dea0>
   216b8:	mov	r2, #0
   216bc:	b	2169c <strspn@plt+0x1df8c>
   216c0:	ldr	r0, [pc, #44]	; 216f4 <strspn@plt+0x1dfe4>
   216c4:	mov	r2, #187	; 0xbb
   216c8:	ldr	r1, [pc, #40]	; 216f8 <strspn@plt+0x1dfe8>
   216cc:	ldr	r3, [pc, #40]	; 216fc <strspn@plt+0x1dfec>
   216d0:	add	r0, pc, r0
   216d4:	add	r1, pc, r1
   216d8:	add	r3, pc, r3
   216dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   216e0:	ldr	r2, [r4, #20]
   216e4:	str	r1, [r4, #16]
   216e8:	cmp	r2, #0
   216ec:	bne	21458 <strspn@plt+0x1dd48>
   216f0:	b	21454 <strspn@plt+0x1dd44>
   216f4:	andeq	r1, r3, r8, lsr ip
   216f8:	strdeq	sp, [r2], -r0
   216fc:	andeq	sp, r2, r0, asr r2
   21700:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21704:	subs	r7, r0, #0
   21708:	mov	r4, r2
   2170c:	mov	r5, r3
   21710:	ldrb	sl, [sp, #32]
   21714:	ldr	r8, [sp, #36]	; 0x24
   21718:	ldr	r9, [sp, #40]	; 0x28
   2171c:	beq	21814 <strspn@plt+0x1e104>
   21720:	cmp	r5, #0
   21724:	cmpeq	r4, #255	; 0xff
   21728:	bhi	21804 <strspn@plt+0x1e0f4>
   2172c:	mov	r0, r8
   21730:	bl	33a4 <strlen@plt>
   21734:	ldr	r3, [r7, #244]	; 0xf4
   21738:	mov	r1, #8
   2173c:	ldrb	r3, [r3, #3]
   21740:	cmp	r3, #2
   21744:	mov	r6, r0
   21748:	mov	r0, r7
   2174c:	beq	217a8 <strspn@plt+0x1e098>
   21750:	mov	r3, #0
   21754:	add	r2, r6, #9
   21758:	bl	21394 <strspn@plt+0x1dc84>
   2175c:	subs	r3, r0, #0
   21760:	beq	2180c <strspn@plt+0x1e0fc>
   21764:	add	ip, r3, #8
   21768:	strb	r4, [r3]
   2176c:	mov	lr, #1
   21770:	mov	r4, #0
   21774:	strb	sl, [r3, #2]
   21778:	mov	r1, r8
   2177c:	str	r6, [r3, #4]
   21780:	add	r2, r6, #1
   21784:	mov	r0, ip
   21788:	strb	lr, [r3, #1]
   2178c:	strb	r4, [r3, #3]
   21790:	bl	30c8 <memcpy@plt>
   21794:	cmp	r9, r4
   21798:	beq	217fc <strspn@plt+0x1e0ec>
   2179c:	str	r0, [r9]
   217a0:	mov	r0, r4
   217a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   217a8:	add	r2, r6, #11
   217ac:	mov	r3, #1
   217b0:	bl	21394 <strspn@plt+0x1dc84>
   217b4:	subs	r7, r0, #0
   217b8:	beq	2180c <strspn@plt+0x1e0fc>
   217bc:	mov	r3, r7
   217c0:	mov	r2, r6
   217c4:	strd	r4, [r3], #8
   217c8:	mov	r1, r8
   217cc:	mov	r0, r3
   217d0:	add	r6, r7, r6
   217d4:	bl	30c8 <memcpy@plt>
   217d8:	cmp	r9, #0
   217dc:	strb	sl, [r6, #10]
   217e0:	mov	r3, r0
   217e4:	mov	r0, #0
   217e8:	strb	r0, [r6, #8]
   217ec:	strb	r0, [r6, #9]
   217f0:	beq	217fc <strspn@plt+0x1e0ec>
   217f4:	str	r3, [r9]
   217f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   217fc:	mov	r0, #0
   21800:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21804:	mvn	r0, #21
   21808:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2180c:	mvn	r0, #11
   21810:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21814:	ldr	r0, [pc, #24]	; 21834 <strspn@plt+0x1e124>
   21818:	movw	r2, #261	; 0x105
   2181c:	ldr	r1, [pc, #20]	; 21838 <strspn@plt+0x1e128>
   21820:	ldr	r3, [pc, #20]	; 2183c <strspn@plt+0x1e12c>
   21824:	add	r0, pc, r0
   21828:	add	r1, pc, r1
   2182c:	add	r3, pc, r3
   21830:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21834:	andeq	r1, r3, r4, ror #21
   21838:	muleq	r2, ip, r1
   2183c:	andeq	ip, r2, r0, ror #31
   21840:	push	{r3, r4, r5, lr}
   21844:	subs	r4, r0, #0
   21848:	beq	218f0 <strspn@plt+0x1e1e0>
   2184c:	cmp	r1, #0
   21850:	blt	218cc <strspn@plt+0x1e1bc>
   21854:	ldrb	r3, [r4, #240]	; 0xf0
   21858:	tst	r3, #4
   2185c:	beq	218c4 <strspn@plt+0x1e1b4>
   21860:	mov	r0, r1
   21864:	mov	r2, #3
   21868:	movw	r1, #1030	; 0x406
   2186c:	bl	33e0 <fcntl@plt>
   21870:	subs	r5, r0, #0
   21874:	blt	218b4 <strspn@plt+0x1e1a4>
   21878:	ldr	r1, [r4, #332]	; 0x14c
   2187c:	ldr	r0, [r4, #336]	; 0x150
   21880:	add	r1, r1, #1
   21884:	lsl	r1, r1, #2
   21888:	bl	317c <realloc@plt>
   2188c:	subs	r3, r0, #0
   21890:	beq	218d4 <strspn@plt+0x1e1c4>
   21894:	ldr	r2, [r4, #332]	; 0x14c
   21898:	mov	r0, r5
   2189c:	str	r3, [r4, #336]	; 0x150
   218a0:	str	r5, [r3, r2, lsl #2]
   218a4:	ldrb	r3, [r4, #240]	; 0xf0
   218a8:	orr	r3, r3, #32
   218ac:	strb	r3, [r4, #240]	; 0xf0
   218b0:	pop	{r3, r4, r5, pc}
   218b4:	bl	33f8 <__errno_location@plt>
   218b8:	ldr	r0, [r0]
   218bc:	rsb	r0, r0, #0
   218c0:	pop	{r3, r4, r5, pc}
   218c4:	mvn	r0, #94	; 0x5e
   218c8:	pop	{r3, r4, r5, pc}
   218cc:	mvn	r0, #21
   218d0:	pop	{r3, r4, r5, pc}
   218d4:	ldrb	r3, [r4, #240]	; 0xf0
   218d8:	mov	r0, r5
   218dc:	orr	r3, r3, #128	; 0x80
   218e0:	strb	r3, [r4, #240]	; 0xf0
   218e4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   218e8:	mvn	r0, #11
   218ec:	pop	{r3, r4, r5, pc}
   218f0:	ldr	r0, [pc, #24]	; 21910 <strspn@plt+0x1e200>
   218f4:	movw	r2, #1468	; 0x5bc
   218f8:	ldr	r1, [pc, #20]	; 21914 <strspn@plt+0x1e204>
   218fc:	ldr	r3, [pc, #20]	; 21918 <strspn@plt+0x1e208>
   21900:	add	r0, pc, r0
   21904:	add	r1, pc, r1
   21908:	add	r3, pc, r3
   2190c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21910:	andeq	r1, r3, r8, lsl #20
   21914:	andeq	sp, r2, r0, asr #1
   21918:			; <UNDEFINED> instruction: 0x0002cdb8
   2191c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21920:	subs	r9, r0, #0
   21924:	sub	sp, sp, #16
   21928:	mov	r6, r1
   2192c:	mov	r7, r2
   21930:	mov	r8, r3
   21934:	beq	21bac <strspn@plt+0x1e49c>
   21938:	cmp	r1, #0
   2193c:	beq	21b8c <strspn@plt+0x1e47c>
   21940:	ldrb	r3, [r1, #36]	; 0x24
   21944:	tst	r3, #4
   21948:	bne	21b6c <strspn@plt+0x1e45c>
   2194c:	ldrb	r3, [r9, #240]	; 0xf0
   21950:	lsrs	r3, r3, #7
   21954:	bne	21b34 <strspn@plt+0x1e424>
   21958:	ldr	r0, [r1, #4]
   2195c:	ldr	r4, [r1, #32]
   21960:	cmp	r0, #0
   21964:	beq	21b04 <strspn@plt+0x1e3f4>
   21968:	cmp	r4, #0
   2196c:	blt	21a78 <strspn@plt+0x1e368>
   21970:	ldr	r3, [r6, #20]
   21974:	cmp	r3, #0
   21978:	bne	21a6c <strspn@plt+0x1e35c>
   2197c:	cmp	r7, #0
   21980:	lslne	r5, r7, #1
   21984:	moveq	r5, #1
   21988:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   2198c:	add	r2, r5, r0
   21990:	rsb	r3, r0, #0
   21994:	sub	r2, r2, #1
   21998:	mov	r0, r4
   2199c:	and	r4, r2, r3
   219a0:	mov	r3, #0
   219a4:	mov	r2, r4
   219a8:	bl	47fec <sd_bus_creds_has_bounding_cap@@Base+0x1a6c4>
   219ac:	cmp	r0, #0
   219b0:	blt	21af0 <strspn@plt+0x1e3e0>
   219b4:	ldr	r0, [r6, #4]
   219b8:	str	r4, [r6, #20]
   219bc:	cmp	r0, #0
   219c0:	ldreq	r4, [r6, #16]
   219c4:	beq	219d8 <strspn@plt+0x1e2c8>
   219c8:	ldr	r1, [r6, #16]
   219cc:	cmp	r7, r1
   219d0:	bls	21a34 <strspn@plt+0x1e324>
   219d4:	mov	r4, r1
   219d8:	cmp	r7, #0
   219dc:	movne	sl, r7
   219e0:	moveq	sl, #1
   219e4:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   219e8:	cmp	r4, #0
   219ec:	add	sl, sl, r0
   219f0:	rsb	r0, r0, #0
   219f4:	sub	sl, sl, #1
   219f8:	and	sl, sl, r0
   219fc:	beq	21ab8 <strspn@plt+0x1e3a8>
   21a00:	mov	r1, r4
   21a04:	ldr	r0, [r6, #8]
   21a08:	mov	r2, sl
   21a0c:	mov	r3, #1
   21a10:	bl	3674 <mremap@plt>
   21a14:	cmn	r0, #1
   21a18:	beq	21b3c <strspn@plt+0x1e42c>
   21a1c:	mov	r4, #0
   21a20:	mov	r5, #0
   21a24:	str	r0, [r6, #4]
   21a28:	str	r0, [r6, #8]
   21a2c:	str	sl, [r6, #16]
   21a30:	strd	r4, [r6, #24]
   21a34:	ldrb	r3, [r6, #36]	; 0x24
   21a38:	orr	r3, r3, #2
   21a3c:	strb	r3, [r6, #36]	; 0x24
   21a40:	cmp	r8, #0
   21a44:	beq	21a5c <strspn@plt+0x1e34c>
   21a48:	ldr	r3, [r6, #4]
   21a4c:	cmp	r3, #0
   21a50:	ldrne	r2, [r6, #12]
   21a54:	addne	r3, r3, r2
   21a58:	str	r3, [r8]
   21a5c:	mov	r0, #0
   21a60:	str	r7, [r6, #12]
   21a64:	add	sp, sp, #16
   21a68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21a6c:	cmp	r3, r7
   21a70:	bcs	219bc <strspn@plt+0x1e2ac>
   21a74:	b	2197c <strspn@plt+0x1e26c>
   21a78:	ldr	r3, [r6, #20]
   21a7c:	cmp	r3, #0
   21a80:	bne	21ae4 <strspn@plt+0x1e3d4>
   21a84:	cmp	r7, #0
   21a88:	lslne	r4, r7, #1
   21a8c:	moveq	r4, #64	; 0x40
   21a90:	mov	r1, r4
   21a94:	bl	317c <realloc@plt>
   21a98:	cmp	r0, #0
   21a9c:	beq	21b58 <strspn@plt+0x1e448>
   21aa0:	ldrb	r3, [r6, #36]	; 0x24
   21aa4:	str	r0, [r6, #4]
   21aa8:	orr	r3, r3, #1
   21aac:	str	r4, [r6, #20]
   21ab0:	strb	r3, [r6, #36]	; 0x24
   21ab4:	b	21a40 <strspn@plt+0x1e330>
   21ab8:	ldr	r3, [r6, #32]
   21abc:	mov	r5, #0
   21ac0:	mov	r0, r4
   21ac4:	mov	r1, sl
   21ac8:	mov	r4, #0
   21acc:	mov	r2, #3
   21ad0:	str	r3, [sp]
   21ad4:	mov	r3, #1
   21ad8:	strd	r4, [sp, #8]
   21adc:	bl	30ec <mmap64@plt>
   21ae0:	b	21a14 <strspn@plt+0x1e304>
   21ae4:	cmp	r7, r3
   21ae8:	bls	21a40 <strspn@plt+0x1e330>
   21aec:	b	21a84 <strspn@plt+0x1e374>
   21af0:	ldrb	r3, [r9, #240]	; 0xf0
   21af4:	orr	r3, r3, #128	; 0x80
   21af8:	strb	r3, [r9, #240]	; 0xf0
   21afc:	add	sp, sp, #16
   21b00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21b04:	cmp	r4, #0
   21b08:	bge	21970 <strspn@plt+0x1e260>
   21b0c:	ldr	r0, [r9, #4]
   21b10:	add	r1, r1, #4
   21b14:	add	r2, r6, #16
   21b18:	add	r3, r6, #20
   21b1c:	bl	20198 <strspn@plt+0x1ca88>
   21b20:	mov	r4, r0
   21b24:	ldr	r0, [r6, #4]
   21b28:	str	r4, [r6, #32]
   21b2c:	str	r0, [r6, #8]
   21b30:	b	21968 <strspn@plt+0x1e258>
   21b34:	mvn	r0, #11
   21b38:	b	21a64 <strspn@plt+0x1e354>
   21b3c:	ldrb	r3, [r9, #240]	; 0xf0
   21b40:	orr	r3, r3, #128	; 0x80
   21b44:	strb	r3, [r9, #240]	; 0xf0
   21b48:	bl	33f8 <__errno_location@plt>
   21b4c:	ldr	r0, [r0]
   21b50:	rsb	r0, r0, #0
   21b54:	b	21a64 <strspn@plt+0x1e354>
   21b58:	ldrb	r3, [r9, #240]	; 0xf0
   21b5c:	mvn	r0, #11
   21b60:	orr	r3, r3, #128	; 0x80
   21b64:	strb	r3, [r9, #240]	; 0xf0
   21b68:	b	21a64 <strspn@plt+0x1e354>
   21b6c:	ldr	r0, [pc, #88]	; 21bcc <strspn@plt+0x1e4bc>
   21b70:	movw	r2, #1257	; 0x4e9
   21b74:	ldr	r1, [pc, #84]	; 21bd0 <strspn@plt+0x1e4c0>
   21b78:	ldr	r3, [pc, #84]	; 21bd4 <strspn@plt+0x1e4c4>
   21b7c:	add	r0, pc, r0
   21b80:	add	r1, pc, r1
   21b84:	add	r3, pc, r3
   21b88:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21b8c:	ldr	r0, [pc, #68]	; 21bd8 <strspn@plt+0x1e4c8>
   21b90:	movw	r2, #1256	; 0x4e8
   21b94:	ldr	r1, [pc, #64]	; 21bdc <strspn@plt+0x1e4cc>
   21b98:	ldr	r3, [pc, #64]	; 21be0 <strspn@plt+0x1e4d0>
   21b9c:	add	r0, pc, r0
   21ba0:	add	r1, pc, r1
   21ba4:	add	r3, pc, r3
   21ba8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21bac:	ldr	r0, [pc, #48]	; 21be4 <strspn@plt+0x1e4d4>
   21bb0:	movw	r2, #1255	; 0x4e7
   21bb4:	ldr	r1, [pc, #44]	; 21be8 <strspn@plt+0x1e4d8>
   21bb8:	ldr	r3, [pc, #44]	; 21bec <strspn@plt+0x1e4dc>
   21bbc:	add	r0, pc, r0
   21bc0:	add	r1, pc, r1
   21bc4:	add	r3, pc, r3
   21bc8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21bcc:	andeq	ip, r2, r4, ror lr
   21bd0:	andeq	ip, r2, r4, asr #28
   21bd4:	andeq	ip, r2, r4, lsr #25
   21bd8:	andeq	ip, r2, ip, asr #28
   21bdc:	andeq	ip, r2, r4, lsr #28
   21be0:	andeq	ip, r2, r4, lsl #25
   21be4:	andeq	r1, r3, ip, asr #14
   21be8:	andeq	ip, r2, r4, lsl #28
   21bec:	andeq	ip, r2, r4, ror #24
   21bf0:	push	{r3, r4, r5, lr}
   21bf4:	mov	r4, r1
   21bf8:	mov	r2, r4
   21bfc:	mov	r1, #0
   21c00:	mov	r5, r0
   21c04:	bl	34ac <memchr@plt>
   21c08:	cmp	r0, #0
   21c0c:	beq	21c18 <strspn@plt+0x1e508>
   21c10:	mov	r0, #0
   21c14:	pop	{r3, r4, r5, pc}
   21c18:	ldrb	r0, [r5, r4]
   21c1c:	rsbs	r0, r0, #1
   21c20:	movcc	r0, #0
   21c24:	pop	{r3, r4, r5, pc}
   21c28:	cmp	r0, #0
   21c2c:	push	{r3, lr}
   21c30:	beq	21c64 <strspn@plt+0x1e554>
   21c34:	ldr	r3, [r0, #400]	; 0x190
   21c38:	cmp	r3, #0
   21c3c:	beq	21c5c <strspn@plt+0x1e54c>
   21c40:	ldr	r2, [r0, #396]	; 0x18c
   21c44:	cmp	r2, #0
   21c48:	beq	21c84 <strspn@plt+0x1e574>
   21c4c:	rsb	r3, r3, r3, lsl #3
   21c50:	add	r0, r2, r3, lsl #3
   21c54:	sub	r0, r0, #56	; 0x38
   21c58:	pop	{r3, pc}
   21c5c:	add	r0, r0, #340	; 0x154
   21c60:	pop	{r3, pc}
   21c64:	ldr	r0, [pc, #56]	; 21ca4 <strspn@plt+0x1e594>
   21c68:	mov	r2, #108	; 0x6c
   21c6c:	ldr	r1, [pc, #52]	; 21ca8 <strspn@plt+0x1e598>
   21c70:	ldr	r3, [pc, #52]	; 21cac <strspn@plt+0x1e59c>
   21c74:	add	r0, pc, r0
   21c78:	add	r1, pc, r1
   21c7c:	add	r3, pc, r3
   21c80:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21c84:	ldr	r0, [pc, #36]	; 21cb0 <strspn@plt+0x1e5a0>
   21c88:	mov	r2, #113	; 0x71
   21c8c:	ldr	r1, [pc, #32]	; 21cb4 <strspn@plt+0x1e5a4>
   21c90:	ldr	r3, [pc, #32]	; 21cb8 <strspn@plt+0x1e5a8>
   21c94:	add	r0, pc, r0
   21c98:	add	r1, pc, r1
   21c9c:	add	r3, pc, r3
   21ca0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21ca4:	muleq	r3, r4, r6
   21ca8:	andeq	ip, r2, ip, asr #26
   21cac:	muleq	r2, r4, r5
   21cb0:	andeq	ip, r2, ip, ror #26
   21cb4:	andeq	ip, r2, ip, lsr #26
   21cb8:	andeq	sp, r2, r4, ror r5
   21cbc:	push	{r3, r4, r5, lr}
   21cc0:	mov	r5, r0
   21cc4:	bl	21c28 <strspn@plt+0x1e518>
   21cc8:	mov	r4, r0
   21ccc:	ldr	r0, [r0, #12]
   21cd0:	bl	3080 <free@plt>
   21cd4:	ldr	r0, [r4, #52]	; 0x34
   21cd8:	bl	3080 <free@plt>
   21cdc:	ldr	r0, [r4, #32]
   21ce0:	bl	3080 <free@plt>
   21ce4:	ldr	r3, [r5, #400]	; 0x190
   21ce8:	cmp	r3, #0
   21cec:	subne	r3, r3, #1
   21cf0:	strne	r3, [r5, #400]	; 0x190
   21cf4:	pop	{r3, r4, r5, pc}
   21cf8:	cmp	r0, #0
   21cfc:	push	{r4, lr}
   21d00:	beq	21d5c <strspn@plt+0x1e64c>
   21d04:	cmp	r1, #0
   21d08:	popeq	{r4, pc}
   21d0c:	ldr	ip, [r0, #400]	; 0x190
   21d10:	ldr	r4, [r0, #396]	; 0x18c
   21d14:	rsb	r2, ip, ip, lsl #3
   21d18:	mov	r3, r4
   21d1c:	add	r2, r4, r2, lsl #3
   21d20:	cmp	r4, r2
   21d24:	popcs	{r4, pc}
   21d28:	ldr	r2, [r3, #28]
   21d2c:	add	r3, r3, #56	; 0x38
   21d30:	cmp	r2, #0
   21d34:	ldrne	ip, [r2]
   21d38:	addne	ip, ip, r1
   21d3c:	strne	ip, [r2]
   21d40:	ldrne	ip, [r0, #400]	; 0x190
   21d44:	ldrne	r4, [r0, #396]	; 0x18c
   21d48:	rsb	r2, ip, ip, lsl #3
   21d4c:	add	r2, r4, r2, lsl #3
   21d50:	cmp	r3, r2
   21d54:	bcc	21d28 <strspn@plt+0x1e618>
   21d58:	pop	{r4, pc}
   21d5c:	ldr	r0, [pc, #24]	; 21d7c <strspn@plt+0x1e66c>
   21d60:	movw	r2, #1350	; 0x546
   21d64:	ldr	r1, [pc, #20]	; 21d80 <strspn@plt+0x1e670>
   21d68:	ldr	r3, [pc, #20]	; 21d84 <strspn@plt+0x1e674>
   21d6c:	add	r0, pc, r0
   21d70:	add	r1, pc, r1
   21d74:	add	r3, pc, r3
   21d78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21d7c:	muleq	r3, ip, r5
   21d80:	andeq	ip, r2, r4, asr ip
   21d84:	andeq	sp, r2, ip, asr #12
   21d88:	cmp	r0, #0
   21d8c:	push	{r3, lr}
   21d90:	beq	21dc0 <strspn@plt+0x1e6b0>
   21d94:	bl	21c28 <strspn@plt+0x1e518>
   21d98:	ldr	r3, [r0, #12]
   21d9c:	cmp	r3, #0
   21da0:	beq	21db8 <strspn@plt+0x1e6a8>
   21da4:	ldr	r2, [r0, #4]
   21da8:	ldrb	r0, [r3, r2]
   21dac:	rsbs	r0, r0, #1
   21db0:	movcc	r0, #0
   21db4:	pop	{r3, pc}
   21db8:	mov	r0, #1
   21dbc:	pop	{r3, pc}
   21dc0:	ldr	r0, [pc, #24]	; 21de0 <strspn@plt+0x1e6d0>
   21dc4:	movw	r2, #3130	; 0xc3a
   21dc8:	ldr	r1, [pc, #20]	; 21de4 <strspn@plt+0x1e6d4>
   21dcc:	ldr	r3, [pc, #20]	; 21de8 <strspn@plt+0x1e6d8>
   21dd0:	add	r0, pc, r0
   21dd4:	add	r1, pc, r1
   21dd8:	add	r3, pc, r3
   21ddc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21de0:	andeq	r1, r3, r8, lsr r5
   21de4:	strdeq	ip, [r2], -r0
   21de8:	andeq	ip, r2, ip, asr #17
   21dec:	cmp	r0, #0
   21df0:	push	{r3, r4, r5, r6, r7, lr}
   21df4:	beq	21ed0 <strspn@plt+0x1e7c0>
   21df8:	cmp	r1, #0
   21dfc:	beq	21eb0 <strspn@plt+0x1e7a0>
   21e00:	cmp	r2, #0
   21e04:	beq	21e90 <strspn@plt+0x1e780>
   21e08:	ldr	r4, [r1]
   21e0c:	sub	r5, r2, #1
   21e10:	rsb	r2, r2, #0
   21e14:	ldr	r7, [r0, #260]	; 0x104
   21e18:	add	r5, r5, r4
   21e1c:	ldr	ip, [r0, #244]	; 0xf4
   21e20:	and	r5, r5, r2
   21e24:	add	r3, r5, r3
   21e28:	add	r6, ip, #16
   21e2c:	cmp	r7, r3
   21e30:	bcc	21e88 <strspn@plt+0x1e778>
   21e34:	cmp	r4, r5
   21e38:	bcs	21e6c <strspn@plt+0x1e75c>
   21e3c:	ldrb	r0, [r6, r4]
   21e40:	add	r2, r6, r4
   21e44:	cmp	r0, #0
   21e48:	bne	21e88 <strspn@plt+0x1e778>
   21e4c:	add	ip, ip, #15
   21e50:	add	ip, ip, r5
   21e54:	b	21e64 <strspn@plt+0x1e754>
   21e58:	ldrb	r0, [r2, #1]!
   21e5c:	cmp	r0, #0
   21e60:	bne	21e88 <strspn@plt+0x1e778>
   21e64:	cmp	r2, ip
   21e68:	bne	21e58 <strspn@plt+0x1e748>
   21e6c:	ldr	r2, [sp, #24]
   21e70:	mov	r0, #1
   21e74:	cmp	r2, #0
   21e78:	addne	r5, r6, r5
   21e7c:	strne	r5, [r2]
   21e80:	str	r3, [r1]
   21e84:	pop	{r3, r4, r5, r6, r7, pc}
   21e88:	mvn	r0, #73	; 0x49
   21e8c:	pop	{r3, r4, r5, r6, r7, pc}
   21e90:	ldr	r0, [pc, #88]	; 21ef0 <strspn@plt+0x1e7e0>
   21e94:	mov	r2, #4864	; 0x1300
   21e98:	ldr	r1, [pc, #84]	; 21ef4 <strspn@plt+0x1e7e4>
   21e9c:	ldr	r3, [pc, #84]	; 21ef8 <strspn@plt+0x1e7e8>
   21ea0:	add	r0, pc, r0
   21ea4:	add	r1, pc, r1
   21ea8:	add	r3, pc, r3
   21eac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21eb0:	ldr	r0, [pc, #68]	; 21efc <strspn@plt+0x1e7ec>
   21eb4:	movw	r2, #4863	; 0x12ff
   21eb8:	ldr	r1, [pc, #64]	; 21f00 <strspn@plt+0x1e7f0>
   21ebc:	ldr	r3, [pc, #64]	; 21f04 <strspn@plt+0x1e7f4>
   21ec0:	add	r0, pc, r0
   21ec4:	add	r1, pc, r1
   21ec8:	add	r3, pc, r3
   21ecc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21ed0:	ldr	r0, [pc, #48]	; 21f08 <strspn@plt+0x1e7f8>
   21ed4:	movw	r2, #4862	; 0x12fe
   21ed8:	ldr	r1, [pc, #44]	; 21f0c <strspn@plt+0x1e7fc>
   21edc:	ldr	r3, [pc, #44]	; 21f10 <strspn@plt+0x1e800>
   21ee0:	add	r0, pc, r0
   21ee4:	add	r1, pc, r1
   21ee8:	add	r3, pc, r3
   21eec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21ef0:	andeq	ip, r2, r8, ror fp
   21ef4:	andeq	ip, r2, r0, lsr #22
   21ef8:	muleq	r2, r8, sl
   21efc:	andeq	ip, r2, r0, asr fp
   21f00:	andeq	ip, r2, r0, lsl #22
   21f04:	andeq	ip, r2, r8, ror sl
   21f08:	andeq	r1, r3, r8, lsr #8
   21f0c:	andeq	ip, r2, r0, ror #21
   21f10:	andeq	ip, r2, r8, asr sl
   21f14:	push	{r4, r5, r6, lr}
   21f18:	subs	r5, r0, #0
   21f1c:	mov	r6, r1
   21f20:	beq	21fbc <strspn@plt+0x1e8ac>
   21f24:	mov	r0, #576	; 0x240
   21f28:	mov	r1, #1
   21f2c:	bl	2f9c <calloc@plt>
   21f30:	subs	r4, r0, #0
   21f34:	beq	21f9c <strspn@plt+0x1e88c>
   21f38:	mov	r3, r4
   21f3c:	mov	r2, #108	; 0x6c
   21f40:	mov	r1, #1
   21f44:	str	r1, [r3], #560	; 0x230
   21f48:	strb	r6, [r4, #561]	; 0x231
   21f4c:	str	r3, [r4, #244]	; 0xf4
   21f50:	strb	r2, [r4, #560]	; 0x230
   21f54:	ldrb	r2, [r5, #16]
   21f58:	strb	r2, [r4, #563]	; 0x233
   21f5c:	ldrb	r3, [r5, #24]
   21f60:	ubfx	r3, r3, #1, #1
   21f64:	cmp	r3, #0
   21f68:	beq	21fa4 <strspn@plt+0x1e894>
   21f6c:	subs	r2, r2, #2
   21f70:	ldrb	r1, [r4, #341]	; 0x155
   21f74:	rsbs	ip, r2, #0
   21f78:	mov	r0, r5
   21f7c:	adcs	ip, ip, r2
   21f80:	ldrb	r2, [r4, #240]	; 0xf0
   21f84:	bfi	r1, ip, #0, #1
   21f88:	strb	r1, [r4, #341]	; 0x155
   21f8c:	bfi	r2, r3, #2, #1
   21f90:	strb	r2, [r4, #240]	; 0xf0
   21f94:	bl	11f64 <strspn@plt+0xe854>
   21f98:	str	r0, [r4, #4]
   21f9c:	mov	r0, r4
   21fa0:	pop	{r4, r5, r6, pc}
   21fa4:	ldr	r3, [r5, #4]
   21fa8:	sub	r3, r3, #3
   21fac:	cmp	r3, r1
   21fb0:	movls	r3, #0
   21fb4:	movhi	r3, #1
   21fb8:	b	21f6c <strspn@plt+0x1e85c>
   21fbc:	ldr	r0, [pc, #24]	; 21fdc <strspn@plt+0x1e8cc>
   21fc0:	movw	r2, #641	; 0x281
   21fc4:	ldr	r1, [pc, #20]	; 21fe0 <strspn@plt+0x1e8d0>
   21fc8:	ldr	r3, [pc, #20]	; 21fe4 <strspn@plt+0x1e8d4>
   21fcc:	add	r0, pc, r0
   21fd0:	add	r1, pc, r1
   21fd4:	add	r3, pc, r3
   21fd8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   21fdc:	strdeq	ip, [r2], -r8
   21fe0:	strdeq	ip, [r2], -r4
   21fe4:	strdeq	ip, [r2], -r0
   21fe8:	push	{r3, r4, r5, lr}
   21fec:	subs	r4, r0, #0
   21ff0:	mov	r5, r1
   21ff4:	beq	22068 <strspn@plt+0x1e958>
   21ff8:	bl	21c28 <strspn@plt+0x1e518>
   21ffc:	ldrb	r3, [r0]
   22000:	cmp	r3, #97	; 0x61
   22004:	beq	22010 <strspn@plt+0x1e900>
   22008:	mov	r0, #0
   2200c:	pop	{r3, r4, r5, pc}
   22010:	ldr	r3, [r4, #244]	; 0xf4
   22014:	ldrb	r2, [r3, #3]
   22018:	cmp	r2, #2
   2201c:	beq	22054 <strspn@plt+0x1e944>
   22020:	ldr	r2, [r0, #28]
   22024:	cmp	r2, #0
   22028:	beq	22088 <strspn@plt+0x1e978>
   2202c:	ldrb	r1, [r3]
   22030:	ldr	r3, [r0, #20]
   22034:	cmp	r1, #108	; 0x6c
   22038:	ldr	r0, [r2]
   2203c:	revne	r0, r0
   22040:	add	r0, r0, r3
   22044:	cmp	r0, r5
   22048:	movhi	r0, #0
   2204c:	movls	r0, #1
   22050:	pop	{r3, r4, r5, pc}
   22054:	ldr	r0, [r0, #24]
   22058:	cmp	r0, r5
   2205c:	movhi	r0, #0
   22060:	movls	r0, #1
   22064:	pop	{r3, r4, r5, pc}
   22068:	ldr	r0, [pc, #56]	; 220a8 <strspn@plt+0x1e998>
   2206c:	movw	r2, #3139	; 0xc43
   22070:	ldr	r1, [pc, #52]	; 220ac <strspn@plt+0x1e99c>
   22074:	ldr	r3, [pc, #52]	; 220b0 <strspn@plt+0x1e9a0>
   22078:	add	r0, pc, r0
   2207c:	add	r1, pc, r1
   22080:	add	r3, pc, r3
   22084:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22088:	ldr	r0, [pc, #36]	; 220b4 <strspn@plt+0x1e9a4>
   2208c:	movw	r2, #3148	; 0xc4c
   22090:	ldr	r1, [pc, #32]	; 220b8 <strspn@plt+0x1e9a8>
   22094:	ldr	r3, [pc, #32]	; 220bc <strspn@plt+0x1e9ac>
   22098:	add	r0, pc, r0
   2209c:	add	r1, pc, r1
   220a0:	add	r3, pc, r3
   220a4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   220a8:	muleq	r3, r0, r2
   220ac:	andeq	ip, r2, r8, asr #18
   220b0:	andeq	ip, r2, r8, lsr #16
   220b4:	andeq	ip, r2, ip, lsl #19
   220b8:	andeq	ip, r2, r8, lsr #18
   220bc:	andeq	ip, r2, r8, lsl #16
   220c0:	ldr	ip, [pc, #248]	; 221c0 <strspn@plt+0x1eab0>
   220c4:	push	{r4, r5, r6, lr}
   220c8:	subs	r4, r0, #0
   220cc:	ldr	r0, [pc, #240]	; 221c4 <strspn@plt+0x1eab4>
   220d0:	add	ip, pc, ip
   220d4:	mov	r6, r3
   220d8:	sub	sp, sp, #16
   220dc:	ldr	r5, [ip, r0]
   220e0:	ldr	r3, [r5]
   220e4:	str	r3, [sp, #12]
   220e8:	beq	221a0 <strspn@plt+0x1ea90>
   220ec:	cmp	r1, #0
   220f0:	beq	22180 <strspn@plt+0x1ea70>
   220f4:	ldr	r3, [r4, #244]	; 0xf4
   220f8:	ldrb	r3, [r3, #3]
   220fc:	cmp	r3, #2
   22100:	beq	22164 <strspn@plt+0x1ea54>
   22104:	mov	r2, #4
   22108:	add	ip, sp, #8
   2210c:	mov	r3, r2
   22110:	mov	r0, r4
   22114:	str	ip, [sp]
   22118:	bl	21dec <strspn@plt+0x1e6dc>
   2211c:	cmp	r0, #0
   22120:	blt	2214c <strspn@plt+0x1ea3c>
   22124:	cmp	r6, #0
   22128:	beq	22174 <strspn@plt+0x1ea64>
   2212c:	ldr	r2, [r4, #244]	; 0xf4
   22130:	ldr	r3, [sp, #8]
   22134:	ldrb	r2, [r2]
   22138:	ldr	r3, [r3]
   2213c:	cmp	r2, #108	; 0x6c
   22140:	revne	r3, r3
   22144:	mov	r0, #0
   22148:	str	r3, [r6]
   2214c:	ldr	r2, [sp, #12]
   22150:	ldr	r3, [r5]
   22154:	cmp	r2, r3
   22158:	bne	2217c <strspn@plt+0x1ea6c>
   2215c:	add	sp, sp, #16
   22160:	pop	{r4, r5, r6, pc}
   22164:	cmp	r2, #4
   22168:	beq	22104 <strspn@plt+0x1e9f4>
   2216c:	mvn	r0, #73	; 0x49
   22170:	b	2214c <strspn@plt+0x1ea3c>
   22174:	mov	r0, r6
   22178:	b	2214c <strspn@plt+0x1ea3c>
   2217c:	bl	314c <__stack_chk_fail@plt>
   22180:	ldr	r0, [pc, #64]	; 221c8 <strspn@plt+0x1eab8>
   22184:	movw	r2, #4879	; 0x130f
   22188:	ldr	r1, [pc, #60]	; 221cc <strspn@plt+0x1eabc>
   2218c:	ldr	r3, [pc, #60]	; 221d0 <strspn@plt+0x1eac0>
   22190:	add	r0, pc, r0
   22194:	add	r1, pc, r1
   22198:	add	r3, pc, r3
   2219c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   221a0:	ldr	r0, [pc, #44]	; 221d4 <strspn@plt+0x1eac4>
   221a4:	movw	r2, #4878	; 0x130e
   221a8:	ldr	r1, [pc, #40]	; 221d8 <strspn@plt+0x1eac8>
   221ac:	ldr	r3, [pc, #40]	; 221dc <strspn@plt+0x1eacc>
   221b0:	add	r0, pc, r0
   221b4:	add	r1, pc, r1
   221b8:	add	r3, pc, r3
   221bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   221c0:	andeq	r9, r4, r8, lsr #24
   221c4:	andeq	r0, r0, r8, lsr #5
   221c8:	andeq	ip, r2, r4, lsr #17
   221cc:	andeq	ip, r2, r0, lsr r8
   221d0:	andeq	sp, r2, ip, lsl #3
   221d4:	andeq	r1, r3, r8, asr r1
   221d8:	andeq	ip, r2, r0, lsl r8
   221dc:	andeq	sp, r2, ip, ror #2
   221e0:	push	{r4, lr}
   221e4:	subs	r4, r0, #0
   221e8:	bne	221f8 <strspn@plt+0x1eae8>
   221ec:	b	22220 <strspn@plt+0x1eb10>
   221f0:	mov	r0, r4
   221f4:	bl	21cbc <strspn@plt+0x1e5ac>
   221f8:	ldr	r3, [r4, #400]	; 0x190
   221fc:	cmp	r3, #0
   22200:	bne	221f0 <strspn@plt+0x1eae0>
   22204:	ldr	r0, [r4, #396]	; 0x18c
   22208:	bl	3080 <free@plt>
   2220c:	mov	r3, #0
   22210:	str	r3, [r4, #396]	; 0x18c
   22214:	str	r3, [r4, #404]	; 0x194
   22218:	str	r3, [r4, #344]	; 0x158
   2221c:	pop	{r4, pc}
   22220:	ldr	r0, [pc, #24]	; 22240 <strspn@plt+0x1eb30>
   22224:	mov	r2, #134	; 0x86
   22228:	ldr	r1, [pc, #20]	; 22244 <strspn@plt+0x1eb34>
   2222c:	ldr	r3, [pc, #20]	; 22248 <strspn@plt+0x1eb38>
   22230:	add	r0, pc, r0
   22234:	add	r1, pc, r1
   22238:	add	r3, pc, r3
   2223c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22240:	ldrdeq	r1, [r3], -r8
   22244:	muleq	r2, r0, r7
   22248:	andeq	sp, r2, r8, asr #3
   2224c:	push	{r4, r5, r6, r7, lr}
   22250:	subs	r5, r0, #0
   22254:	sub	sp, sp, #12
   22258:	beq	22494 <strspn@plt+0x1ed84>
   2225c:	ldrb	r3, [r5, #240]	; 0xf0
   22260:	tst	r3, #8
   22264:	bne	223e4 <strspn@plt+0x1ecd4>
   22268:	ldr	r3, [r5, #316]	; 0x13c
   2226c:	add	r7, r5, #272	; 0x110
   22270:	cmp	r3, #0
   22274:	movne	r4, r7
   22278:	bne	222d4 <strspn@plt+0x1ebc4>
   2227c:	b	2233c <strspn@plt+0x1ec2c>
   22280:	ldrd	r2, [r4, #24]
   22284:	orrs	r0, r2, r3
   22288:	bne	22474 <strspn@plt+0x1ed64>
   2228c:	ldmib	r4, {r2, r3}
   22290:	cmp	r2, r3
   22294:	bne	22454 <strspn@plt+0x1ed44>
   22298:	ldr	ip, [r4, #20]
   2229c:	ldr	r0, [r5, #4]
   222a0:	ldr	r3, [r4, #16]
   222a4:	str	ip, [sp]
   222a8:	bl	203ec <strspn@plt+0x1ccdc>
   222ac:	cmp	r7, r4
   222b0:	beq	222bc <strspn@plt+0x1ebac>
   222b4:	mov	r0, r4
   222b8:	bl	3080 <free@plt>
   222bc:	ldr	r3, [r5, #316]	; 0x13c
   222c0:	sub	r3, r3, #1
   222c4:	str	r3, [r5, #316]	; 0x13c
   222c8:	cmp	r3, #0
   222cc:	beq	2233c <strspn@plt+0x1ec2c>
   222d0:	mov	r4, r6
   222d4:	ldr	r1, [r4, #32]
   222d8:	ldr	r6, [r4]
   222dc:	cmp	r1, #0
   222e0:	ldrb	r3, [r4, #36]	; 0x24
   222e4:	blt	22320 <strspn@plt+0x1ec10>
   222e8:	tst	r3, #4
   222ec:	beq	22280 <strspn@plt+0x1eb70>
   222f0:	ldr	r3, [r4, #16]
   222f4:	cmp	r3, #0
   222f8:	beq	22314 <strspn@plt+0x1ec04>
   222fc:	mov	r1, r3
   22300:	ldr	r0, [r4, #8]
   22304:	bl	3518 <munmap@plt>
   22308:	cmp	r0, #0
   2230c:	bne	22434 <strspn@plt+0x1ed24>
   22310:	ldr	r1, [r4, #32]
   22314:	mov	r0, r1
   22318:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   2231c:	b	222ac <strspn@plt+0x1eb9c>
   22320:	tst	r3, #2
   22324:	bne	223d4 <strspn@plt+0x1ecc4>
   22328:	tst	r3, #1
   2232c:	beq	222ac <strspn@plt+0x1eb9c>
   22330:	ldr	r0, [r4, #4]
   22334:	bl	3080 <free@plt>
   22338:	b	222ac <strspn@plt+0x1eb9c>
   2233c:	ldrb	r2, [r5, #240]	; 0xf0
   22340:	mov	r3, #0
   22344:	str	r3, [r5, #312]	; 0x138
   22348:	tst	r2, #64	; 0x40
   2234c:	str	r3, [r5, #324]	; 0x144
   22350:	str	r3, [r5, #328]	; 0x148
   22354:	bne	22414 <strspn@plt+0x1ed04>
   22358:	tst	r2, #16
   2235c:	bne	22408 <strspn@plt+0x1ecf8>
   22360:	ldr	r0, [r5, #4]
   22364:	bl	13638 <strspn@plt+0xff28>
   22368:	ldrb	r3, [r5, #240]	; 0xf0
   2236c:	tst	r3, #32
   22370:	bne	223f0 <strspn@plt+0x1ece0>
   22374:	ldr	r0, [r5, #408]	; 0x198
   22378:	add	r3, r5, #412	; 0x19c
   2237c:	cmp	r0, r3
   22380:	beq	22388 <strspn@plt+0x1ec78>
   22384:	bl	3080 <free@plt>
   22388:	ldr	r0, [r5, #508]	; 0x1fc
   2238c:	cmp	r0, #0
   22390:	beq	223a0 <strspn@plt+0x1ec90>
   22394:	bl	3080 <free@plt>
   22398:	mov	r3, #0
   2239c:	str	r3, [r5, #508]	; 0x1fc
   223a0:	mov	r0, r5
   223a4:	bl	221e0 <strspn@plt+0x1ead0>
   223a8:	ldr	r3, [r5, #400]	; 0x190
   223ac:	cmp	r3, #0
   223b0:	bne	224b4 <strspn@plt+0x1eda4>
   223b4:	mov	r0, r5
   223b8:	bl	21cbc <strspn@plt+0x1e5ac>
   223bc:	add	r0, r5, #48	; 0x30
   223c0:	bl	2c630 <strspn@plt+0x28f20>
   223c4:	mov	r0, r5
   223c8:	add	sp, sp, #12
   223cc:	pop	{r4, r5, r6, r7, lr}
   223d0:	b	3080 <free@plt>
   223d4:	ldr	r0, [r4, #8]
   223d8:	ldr	r1, [r4, #16]
   223dc:	bl	3518 <munmap@plt>
   223e0:	b	222ac <strspn@plt+0x1eb9c>
   223e4:	ldr	r0, [r5, #244]	; 0xf4
   223e8:	bl	3080 <free@plt>
   223ec:	b	22268 <strspn@plt+0x1eb58>
   223f0:	ldr	r0, [r5, #336]	; 0x150
   223f4:	ldr	r1, [r5, #332]	; 0x14c
   223f8:	bl	3a9b0 <sd_bus_creds_has_bounding_cap@@Base+0xd088>
   223fc:	ldr	r0, [r5, #336]	; 0x150
   22400:	bl	3080 <free@plt>
   22404:	b	22374 <strspn@plt+0x1ec64>
   22408:	ldr	r0, [r5, #432]	; 0x1b0
   2240c:	bl	3080 <free@plt>
   22410:	b	22360 <strspn@plt+0x1ec50>
   22414:	ldr	r0, [r5, #4]
   22418:	ldr	r2, [r5, #432]	; 0x1b0
   2241c:	ldr	r3, [r0, #420]	; 0x1a4
   22420:	rsb	r2, r3, r2
   22424:	asr	r3, r2, #31
   22428:	bl	1e62c <strspn@plt+0x1af1c>
   2242c:	ldrb	r2, [r5, #240]	; 0xf0
   22430:	b	22358 <strspn@plt+0x1ec48>
   22434:	ldr	r0, [pc, #152]	; 224d4 <strspn@plt+0x1edc4>
   22438:	mov	r2, #74	; 0x4a
   2243c:	ldr	r1, [pc, #148]	; 224d8 <strspn@plt+0x1edc8>
   22440:	ldr	r3, [pc, #148]	; 224dc <strspn@plt+0x1edcc>
   22444:	add	r0, pc, r0
   22448:	add	r1, pc, r1
   2244c:	add	r3, pc, r3
   22450:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22454:	ldr	r0, [pc, #132]	; 224e0 <strspn@plt+0x1edd0>
   22458:	mov	r2, #70	; 0x46
   2245c:	ldr	r1, [pc, #128]	; 224e4 <strspn@plt+0x1edd4>
   22460:	ldr	r3, [pc, #128]	; 224e8 <strspn@plt+0x1edd8>
   22464:	add	r0, pc, r0
   22468:	add	r1, pc, r1
   2246c:	add	r3, pc, r3
   22470:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22474:	ldr	r0, [pc, #112]	; 224ec <strspn@plt+0x1eddc>
   22478:	mov	r2, #69	; 0x45
   2247c:	ldr	r1, [pc, #108]	; 224f0 <strspn@plt+0x1ede0>
   22480:	ldr	r3, [pc, #108]	; 224f4 <strspn@plt+0x1ede4>
   22484:	add	r0, pc, r0
   22488:	add	r1, pc, r1
   2248c:	add	r3, pc, r3
   22490:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22494:	ldr	r0, [pc, #92]	; 224f8 <strspn@plt+0x1ede8>
   22498:	mov	r2, #147	; 0x93
   2249c:	ldr	r1, [pc, #88]	; 224fc <strspn@plt+0x1edec>
   224a0:	ldr	r3, [pc, #88]	; 22500 <strspn@plt+0x1edf0>
   224a4:	add	r0, pc, r0
   224a8:	add	r1, pc, r1
   224ac:	add	r3, pc, r3
   224b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   224b4:	ldr	r0, [pc, #72]	; 22504 <strspn@plt+0x1edf4>
   224b8:	mov	r2, #176	; 0xb0
   224bc:	ldr	r1, [pc, #68]	; 22508 <strspn@plt+0x1edf8>
   224c0:	ldr	r3, [pc, #68]	; 2250c <strspn@plt+0x1edfc>
   224c4:	add	r0, pc, r0
   224c8:	add	r1, pc, r1
   224cc:	add	r3, pc, r3
   224d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   224d4:	andeq	ip, r2, ip, lsr #12
   224d8:	andeq	ip, r2, ip, ror r5
   224dc:	andeq	ip, r2, ip, lsr #8
   224e0:	andeq	ip, r2, ip, ror #11
   224e4:	andeq	ip, r2, ip, asr r5
   224e8:	andeq	ip, r2, ip, lsl #8
   224ec:			; <UNDEFINED> instruction: 0x0002c5b4
   224f0:	andeq	ip, r2, ip, lsr r5
   224f4:	andeq	ip, r2, ip, ror #7
   224f8:	andeq	r0, r3, r4, ror #28
   224fc:	andeq	ip, r2, ip, lsl r5
   22500:	ldrdeq	fp, [r2], -r4
   22504:	ldrdeq	ip, [r2], -r8
   22508:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2250c:			; <UNDEFINED> instruction: 0x0002bfb4
   22510:	subs	r1, r0, #0
   22514:	push	{r3, r4, r5, lr}
   22518:	mov	r4, r2
   2251c:	mov	r5, r3
   22520:	beq	225cc <strspn@plt+0x1eebc>
   22524:	cmp	r5, #0
   22528:	cmpeq	r4, #255	; 0xff
   2252c:	bhi	225bc <strspn@plt+0x1eeac>
   22530:	ldr	r3, [r1, #244]	; 0xf4
   22534:	mov	r1, #8
   22538:	ldrb	r3, [r3, #3]
   2253c:	cmp	r3, #2
   22540:	beq	22584 <strspn@plt+0x1ee74>
   22544:	mov	r3, #0
   22548:	mov	r2, r1
   2254c:	bl	21394 <strspn@plt+0x1dc84>
   22550:	subs	r3, r0, #0
   22554:	beq	225c4 <strspn@plt+0x1eeb4>
   22558:	ldr	r1, [sp, #16]
   2255c:	mov	r2, #0
   22560:	mov	r0, r2
   22564:	strb	r2, [r3, #3]
   22568:	strb	r4, [r3]
   2256c:	mov	r2, #117	; 0x75
   22570:	str	r1, [r3, #4]
   22574:	mov	r1, #1
   22578:	strb	r2, [r3, #2]
   2257c:	strb	r1, [r3, #1]
   22580:	pop	{r3, r4, r5, pc}
   22584:	mov	r3, #1
   22588:	mov	r2, #14
   2258c:	bl	21394 <strspn@plt+0x1dc84>
   22590:	subs	r3, r0, #0
   22594:	beq	225c4 <strspn@plt+0x1eeb4>
   22598:	ldr	r1, [sp, #16]
   2259c:	mov	r2, #0
   225a0:	mov	r0, r2
   225a4:	strb	r2, [r3, #12]
   225a8:	strd	r4, [r3]
   225ac:	mov	r2, #117	; 0x75
   225b0:	str	r1, [r3, #8]
   225b4:	strb	r2, [r3, #13]
   225b8:	pop	{r3, r4, r5, pc}
   225bc:	mvn	r0, #21
   225c0:	pop	{r3, r4, r5, pc}
   225c4:	mvn	r0, #11
   225c8:	pop	{r3, r4, r5, pc}
   225cc:	ldr	r0, [pc, #24]	; 225ec <strspn@plt+0x1eedc>
   225d0:	movw	r2, #361	; 0x169
   225d4:	ldr	r1, [pc, #20]	; 225f0 <strspn@plt+0x1eee0>
   225d8:	ldr	r3, [pc, #20]	; 225f4 <strspn@plt+0x1eee4>
   225dc:	add	r0, pc, r0
   225e0:	add	r1, pc, r1
   225e4:	add	r3, pc, r3
   225e8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   225ec:	andeq	r0, r3, ip, lsr #26
   225f0:	andeq	ip, r2, r4, ror #7
   225f4:	andeq	fp, r2, ip, asr pc
   225f8:	push	{r3, r4, r5, lr}
   225fc:	subs	r3, r0, #0
   22600:	mov	r5, r1
   22604:	beq	22688 <strspn@plt+0x1ef78>
   22608:	ldr	r3, [r3, #244]	; 0xf4
   2260c:	ldrb	r3, [r3, #3]
   22610:	cmp	r3, #2
   22614:	bne	22668 <strspn@plt+0x1ef58>
   22618:	bl	21c28 <strspn@plt+0x1e518>
   2261c:	mov	r4, r0
   22620:	ldrb	r0, [r0, #1]
   22624:	ands	r0, r0, #1
   22628:	popeq	{r3, r4, r5, pc}
   2262c:	ldr	r2, [r4, #36]	; 0x24
   22630:	mov	r3, #4
   22634:	add	r1, r4, #40	; 0x28
   22638:	add	r0, r4, #32
   2263c:	add	r2, r2, #1
   22640:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   22644:	cmp	r0, #0
   22648:	ldrne	r3, [r4, #36]	; 0x24
   2264c:	movne	r0, #0
   22650:	ldrne	r2, [r4, #32]
   22654:	mvneq	r0, #11
   22658:	addne	r1, r3, #1
   2265c:	strne	r1, [r4, #36]	; 0x24
   22660:	strne	r5, [r2, r3, lsl #2]
   22664:	pop	{r3, r4, r5, pc}
   22668:	ldr	r0, [pc, #56]	; 226a8 <strspn@plt+0x1ef98>
   2266c:	movw	r2, #1330	; 0x532
   22670:	ldr	r1, [pc, #52]	; 226ac <strspn@plt+0x1ef9c>
   22674:	ldr	r3, [pc, #52]	; 226b0 <strspn@plt+0x1efa0>
   22678:	add	r0, pc, r0
   2267c:	add	r1, pc, r1
   22680:	add	r3, pc, r3
   22684:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22688:	ldr	r0, [pc, #36]	; 226b4 <strspn@plt+0x1efa4>
   2268c:	movw	r2, #1329	; 0x531
   22690:	ldr	r1, [pc, #32]	; 226b8 <strspn@plt+0x1efa8>
   22694:	ldr	r3, [pc, #32]	; 226bc <strspn@plt+0x1efac>
   22698:	add	r0, pc, r0
   2269c:	add	r1, pc, r1
   226a0:	add	r3, pc, r3
   226a4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   226a8:	andeq	ip, r2, ip, lsr r4
   226ac:	andeq	ip, r2, r8, asr #6
   226b0:	andeq	ip, r2, r8, ror #22
   226b4:	andeq	r0, r3, r0, ror ip
   226b8:	andeq	ip, r2, r8, lsr #6
   226bc:	andeq	ip, r2, r8, asr #22
   226c0:	ldr	r3, [pc, #784]	; 229d8 <strspn@plt+0x1f2c8>
   226c4:	cmp	r0, #0
   226c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   226cc:	add	fp, sp, #32
   226d0:	ldr	ip, [pc, #772]	; 229dc <strspn@plt+0x1f2cc>
   226d4:	sub	sp, sp, #20
   226d8:	add	r3, pc, r3
   226dc:	mov	r4, r1
   226e0:	mov	r6, r2
   226e4:	ldr	r5, [r3, ip]
   226e8:	ldr	r3, [r5]
   226ec:	str	r3, [fp, #-40]	; 0xffffffd8
   226f0:	beq	22938 <strspn@plt+0x1f228>
   226f4:	cmp	r1, #0
   226f8:	beq	22978 <strspn@plt+0x1f268>
   226fc:	cmp	r2, #0
   22700:	beq	22958 <strspn@plt+0x1f248>
   22704:	ldr	r3, [r0, #244]	; 0xf4
   22708:	ldrb	r3, [r3, #3]
   2270c:	cmp	r3, #2
   22710:	movne	r0, #0
   22714:	beq	22730 <strspn@plt+0x1f020>
   22718:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2271c:	ldr	r3, [r5]
   22720:	cmp	r2, r3
   22724:	bne	22934 <strspn@plt+0x1f224>
   22728:	sub	sp, fp, #32
   2272c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22730:	ldrb	r3, [r1]
   22734:	cmp	r3, #97	; 0x61
   22738:	beq	227a4 <strspn@plt+0x1f094>
   2273c:	cmp	r3, #114	; 0x72
   22740:	cmpne	r3, #0
   22744:	bne	22774 <strspn@plt+0x1f064>
   22748:	ldr	r2, [r4, #44]	; 0x2c
   2274c:	ldr	r3, [r4, #36]	; 0x24
   22750:	add	r2, r2, #1
   22754:	cmp	r2, r3
   22758:	bcc	227fc <strspn@plt+0x1f0ec>
   2275c:	ldr	r2, [r4, #24]
   22760:	mov	r3, #0
   22764:	str	r2, [r6]
   22768:	mov	r0, r3
   2276c:	str	r3, [r4, #48]	; 0x30
   22770:	b	22718 <strspn@plt+0x1f008>
   22774:	cmp	r3, #101	; 0x65
   22778:	beq	22748 <strspn@plt+0x1f038>
   2277c:	cmp	r3, #118	; 0x76
   22780:	beq	2275c <strspn@plt+0x1f04c>
   22784:	ldr	r0, [pc, #596]	; 229e0 <strspn@plt+0x1f2d0>
   22788:	movw	r2, #3284	; 0xcd4
   2278c:	ldr	r1, [pc, #592]	; 229e4 <strspn@plt+0x1f2d4>
   22790:	ldr	r3, [pc, #592]	; 229e8 <strspn@plt+0x1f2d8>
   22794:	add	r0, pc, r0
   22798:	add	r1, pc, r1
   2279c:	add	r3, pc, r3
   227a0:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   227a4:	ldr	r8, [r1, #12]
   227a8:	mov	r0, r8
   227ac:	bl	347a8 <sd_bus_creds_has_bounding_cap@@Base+0x6e80>
   227b0:	subs	r7, r0, #0
   227b4:	blt	228d8 <strspn@plt+0x1f1c8>
   227b8:	ldr	r8, [r4, #24]
   227bc:	mov	r1, r7
   227c0:	ldr	r9, [r4, #20]
   227c4:	ldr	sl, [r4, #44]	; 0x2c
   227c8:	rsb	r0, r9, r8
   227cc:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   227d0:	add	sl, sl, #1
   227d4:	cmp	sl, r0
   227d8:	bcs	228d0 <strspn@plt+0x1f1c0>
   227dc:	mla	r9, sl, r7, r9
   227e0:	str	r9, [r6]
   227e4:	ldr	r3, [r4, #44]	; 0x2c
   227e8:	str	r7, [r4, #48]	; 0x30
   227ec:	add	r3, r3, #1
   227f0:	str	r3, [r4, #44]	; 0x2c
   227f4:	mov	r0, #0
   227f8:	b	22718 <strspn@plt+0x1f008>
   227fc:	ldr	r0, [r4, #12]
   22800:	sub	r1, fp, #48	; 0x30
   22804:	ldr	r3, [r4, #4]
   22808:	add	r0, r0, r3
   2280c:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   22810:	cmp	r0, #0
   22814:	blt	22718 <strspn@plt+0x1f008>
   22818:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2281c:	sub	r1, fp, #44	; 0x2c
   22820:	ldr	r3, [r4, #4]
   22824:	ldr	r0, [r4, #12]
   22828:	add	r3, r2, r3
   2282c:	add	r0, r0, r3
   22830:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   22834:	cmp	r0, #0
   22838:	blt	22718 <strspn@plt+0x1f008>
   2283c:	ldr	r7, [fp, #-44]	; 0xffffffd4
   22840:	mov	r9, sp
   22844:	ldr	r2, [fp, #-48]	; 0xffffffd0
   22848:	mov	r8, #0
   2284c:	add	r0, r7, #8
   22850:	ldr	r3, [r4, #4]
   22854:	bic	r0, r0, #7
   22858:	ldr	r1, [r4, #12]
   2285c:	sub	sp, sp, r0
   22860:	add	r3, r2, r3
   22864:	add	r1, r1, r3
   22868:	mov	r2, r7
   2286c:	mov	r0, sp
   22870:	bl	30c8 <memcpy@plt>
   22874:	strb	r8, [sp, r7]
   22878:	mov	r0, sp
   2287c:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   22880:	mov	sp, r9
   22884:	subs	r2, r0, #0
   22888:	ble	22998 <strspn@plt+0x1f288>
   2288c:	ldr	ip, [r4, #44]	; 0x2c
   22890:	rsb	r3, r2, #0
   22894:	ldr	r1, [r4, #32]
   22898:	mov	r0, r8
   2289c:	ldr	r1, [r1, ip, lsl #2]
   228a0:	sub	r1, r1, #1
   228a4:	add	r2, r1, r2
   228a8:	and	r3, r3, r2
   228ac:	str	r3, [r6]
   228b0:	ldr	r2, [r4, #44]	; 0x2c
   228b4:	ldr	r1, [r4, #32]
   228b8:	add	r2, r2, #1
   228bc:	ldr	r1, [r1, r2, lsl #2]
   228c0:	str	r2, [r4, #44]	; 0x2c
   228c4:	rsb	r3, r3, r1
   228c8:	str	r3, [r4, #48]	; 0x30
   228cc:	b	22718 <strspn@plt+0x1f008>
   228d0:	mov	r2, r8
   228d4:	b	22760 <strspn@plt+0x1f050>
   228d8:	ldr	r7, [r4, #44]	; 0x2c
   228dc:	ldr	r3, [r4, #36]	; 0x24
   228e0:	add	r2, r7, #1
   228e4:	cmp	r2, r3
   228e8:	bcs	2275c <strspn@plt+0x1f04c>
   228ec:	mov	r0, r8
   228f0:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   228f4:	cmp	r0, #0
   228f8:	ble	229b8 <strspn@plt+0x1f2a8>
   228fc:	ldr	r3, [r4, #32]
   22900:	rsb	r2, r0, #0
   22904:	ldr	r3, [r3, r7, lsl #2]
   22908:	sub	r3, r3, #1
   2290c:	add	r0, r3, r0
   22910:	and	r2, r2, r0
   22914:	str	r2, [r6]
   22918:	ldr	r3, [r4, #44]	; 0x2c
   2291c:	ldr	r1, [r4, #32]
   22920:	add	r3, r3, #1
   22924:	ldr	r1, [r1, r3, lsl #2]
   22928:	rsb	r2, r2, r1
   2292c:	str	r2, [r4, #48]	; 0x30
   22930:	b	227f0 <strspn@plt+0x1f0e0>
   22934:	bl	314c <__stack_chk_fail@plt>
   22938:	ldr	r0, [pc, #172]	; 229ec <strspn@plt+0x1f2dc>
   2293c:	movw	r2, #3213	; 0xc8d
   22940:	ldr	r1, [pc, #168]	; 229f0 <strspn@plt+0x1f2e0>
   22944:	ldr	r3, [pc, #168]	; 229f4 <strspn@plt+0x1f2e4>
   22948:	add	r0, pc, r0
   2294c:	add	r1, pc, r1
   22950:	add	r3, pc, r3
   22954:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22958:	ldr	r0, [pc, #152]	; 229f8 <strspn@plt+0x1f2e8>
   2295c:	movw	r2, #3215	; 0xc8f
   22960:	ldr	r1, [pc, #148]	; 229fc <strspn@plt+0x1f2ec>
   22964:	ldr	r3, [pc, #148]	; 22a00 <strspn@plt+0x1f2f0>
   22968:	add	r0, pc, r0
   2296c:	add	r1, pc, r1
   22970:	add	r3, pc, r3
   22974:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22978:	ldr	r0, [pc, #132]	; 22a04 <strspn@plt+0x1f2f4>
   2297c:	movw	r2, #3214	; 0xc8e
   22980:	ldr	r1, [pc, #128]	; 22a08 <strspn@plt+0x1f2f8>
   22984:	ldr	r3, [pc, #128]	; 22a0c <strspn@plt+0x1f2fc>
   22988:	add	r0, pc, r0
   2298c:	add	r1, pc, r1
   22990:	add	r3, pc, r3
   22994:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22998:	ldr	r0, [pc, #112]	; 22a10 <strspn@plt+0x1f300>
   2299c:	movw	r2, #3274	; 0xcca
   229a0:	ldr	r1, [pc, #108]	; 22a14 <strspn@plt+0x1f304>
   229a4:	ldr	r3, [pc, #108]	; 22a18 <strspn@plt+0x1f308>
   229a8:	add	r0, pc, r0
   229ac:	add	r1, pc, r1
   229b0:	add	r3, pc, r3
   229b4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   229b8:	ldr	r0, [pc, #92]	; 22a1c <strspn@plt+0x1f30c>
   229bc:	movw	r2, #3233	; 0xca1
   229c0:	ldr	r1, [pc, #88]	; 22a20 <strspn@plt+0x1f310>
   229c4:	ldr	r3, [pc, #88]	; 22a24 <strspn@plt+0x1f314>
   229c8:	add	r0, pc, r0
   229cc:	add	r1, pc, r1
   229d0:	add	r3, pc, r3
   229d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   229d8:	andeq	r9, r4, r0, lsr #12
   229dc:	andeq	r0, r0, r8, lsr #5
   229e0:	andeq	ip, r2, ip, asr #6
   229e4:	andeq	ip, r2, ip, lsr #4
   229e8:	strdeq	ip, [r2], -r4
   229ec:	andeq	r0, r3, r0, asr #19
   229f0:	andeq	ip, r2, r8, ror r0
   229f4:	andeq	ip, r2, r0, asr #32
   229f8:	andeq	ip, r2, r8, lsr #1
   229fc:	andeq	ip, r2, r8, asr r0
   22a00:	andeq	ip, r2, r0, lsr #32
   22a04:	andeq	r3, r3, r8, lsr #18
   22a08:	andeq	ip, r2, r8, lsr r0
   22a0c:	andeq	ip, r2, r0
   22a10:	andeq	ip, r2, r8, lsr #2
   22a14:	andeq	ip, r2, r8, lsl r0
   22a18:	andeq	fp, r2, r0, ror #31
   22a1c:	andeq	ip, r2, r8, lsl #2
   22a20:	strdeq	fp, [r2], -r8
   22a24:	andeq	fp, r2, r0, asr #31
   22a28:	push	{r4, lr}
   22a2c:	mov	r4, r0
   22a30:	bl	21bf0 <strspn@plt+0x1e4e0>
   22a34:	cmp	r0, #0
   22a38:	popeq	{r4, pc}
   22a3c:	mov	r0, r4
   22a40:	mov	r1, #1
   22a44:	pop	{r4, lr}
   22a48:	b	2f1dc <sd_bus_creds_has_bounding_cap@@Base+0x18b4>
   22a4c:	ldr	ip, [pc, #320]	; 22b94 <strspn@plt+0x1f484>
   22a50:	push	{r4, r5, r6, r7, r8, r9, lr}
   22a54:	add	ip, pc, ip
   22a58:	ldr	r4, [pc, #312]	; 22b98 <strspn@plt+0x1f488>
   22a5c:	mov	r8, r3
   22a60:	sub	sp, sp, #20
   22a64:	subs	r6, r0, #0
   22a68:	mov	r7, r2
   22a6c:	mov	r5, r1
   22a70:	ldr	r4, [ip, r4]
   22a74:	ldr	r3, [r4]
   22a78:	str	r3, [sp, #12]
   22a7c:	beq	22b74 <strspn@plt+0x1f464>
   22a80:	cmp	r1, #0
   22a84:	beq	22b54 <strspn@plt+0x1f444>
   22a88:	ldr	r3, [r6, #244]	; 0xf4
   22a8c:	ldrb	r3, [r3, #3]
   22a90:	cmp	r3, #2
   22a94:	beq	22b1c <strspn@plt+0x1f40c>
   22a98:	mov	r2, #1
   22a9c:	add	r9, sp, #8
   22aa0:	mov	r3, r2
   22aa4:	str	r9, [sp]
   22aa8:	bl	21dec <strspn@plt+0x1e6dc>
   22aac:	cmp	r0, #0
   22ab0:	blt	22b04 <strspn@plt+0x1f3f4>
   22ab4:	ldr	r3, [sp, #8]
   22ab8:	mov	r2, #1
   22abc:	mov	r0, r6
   22ac0:	mov	r1, r5
   22ac4:	ldrb	r7, [r3]
   22ac8:	str	r9, [sp]
   22acc:	add	r3, r7, r2
   22ad0:	bl	21dec <strspn@plt+0x1e6dc>
   22ad4:	cmp	r0, #0
   22ad8:	blt	22b04 <strspn@plt+0x1f3f4>
   22adc:	mov	r1, r7
   22ae0:	ldr	r0, [sp, #8]
   22ae4:	bl	22a28 <strspn@plt+0x1f318>
   22ae8:	cmp	r0, #0
   22aec:	beq	22b48 <strspn@plt+0x1f438>
   22af0:	cmp	r8, #0
   22af4:	ldrne	r3, [sp, #8]
   22af8:	movne	r0, #0
   22afc:	moveq	r0, r8
   22b00:	strne	r3, [r8]
   22b04:	ldr	r2, [sp, #12]
   22b08:	ldr	r3, [r4]
   22b0c:	cmp	r2, r3
   22b10:	bne	22b50 <strspn@plt+0x1f440>
   22b14:	add	sp, sp, #20
   22b18:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22b1c:	cmp	r2, #0
   22b20:	beq	22b48 <strspn@plt+0x1f438>
   22b24:	add	r3, sp, #8
   22b28:	mov	r2, #1
   22b2c:	str	r3, [sp]
   22b30:	mov	r3, r7
   22b34:	bl	21dec <strspn@plt+0x1e6dc>
   22b38:	cmp	r0, #0
   22b3c:	subge	r7, r7, #1
   22b40:	bge	22adc <strspn@plt+0x1f3cc>
   22b44:	b	22b04 <strspn@plt+0x1f3f4>
   22b48:	mvn	r0, #73	; 0x49
   22b4c:	b	22b04 <strspn@plt+0x1f3f4>
   22b50:	bl	314c <__stack_chk_fail@plt>
   22b54:	ldr	r0, [pc, #64]	; 22b9c <strspn@plt+0x1f48c>
   22b58:	movw	r2, #4985	; 0x1379
   22b5c:	ldr	r1, [pc, #60]	; 22ba0 <strspn@plt+0x1f490>
   22b60:	ldr	r3, [pc, #60]	; 22ba4 <strspn@plt+0x1f494>
   22b64:	add	r0, pc, r0
   22b68:	add	r1, pc, r1
   22b6c:	add	r3, pc, r3
   22b70:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22b74:	ldr	r0, [pc, #44]	; 22ba8 <strspn@plt+0x1f498>
   22b78:	movw	r2, #4984	; 0x1378
   22b7c:	ldr	r1, [pc, #40]	; 22bac <strspn@plt+0x1f49c>
   22b80:	ldr	r3, [pc, #40]	; 22bb0 <strspn@plt+0x1f4a0>
   22b84:	add	r0, pc, r0
   22b88:	add	r1, pc, r1
   22b8c:	add	r3, pc, r3
   22b90:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22b94:	andeq	r9, r4, r4, lsr #5
   22b98:	andeq	r0, r0, r8, lsr #5
   22b9c:	ldrdeq	fp, [r2], -r0
   22ba0:	andeq	fp, r2, ip, asr lr
   22ba4:	andeq	fp, r2, r8, lsr lr
   22ba8:	andeq	r0, r3, r4, lsl #15
   22bac:	andeq	fp, r2, ip, lsr lr
   22bb0:	andeq	fp, r2, r8, lsl lr
   22bb4:	push	{r4, lr}
   22bb8:	mov	r4, r0
   22bbc:	bl	21bf0 <strspn@plt+0x1e4e0>
   22bc0:	cmp	r0, #0
   22bc4:	popeq	{r4, pc}
   22bc8:	mov	r0, r4
   22bcc:	bl	44bcc <sd_bus_creds_has_bounding_cap@@Base+0x172a4>
   22bd0:	adds	r0, r0, #0
   22bd4:	movne	r0, #1
   22bd8:	pop	{r4, pc}
   22bdc:	push	{r4, r5, r6, r7, r8, r9, lr}
   22be0:	mov	r4, r2
   22be4:	ldr	r5, [pc, #364]	; 22d58 <strspn@plt+0x1f648>
   22be8:	sub	sp, sp, #28
   22bec:	ldr	ip, [pc, #360]	; 22d5c <strspn@plt+0x1f64c>
   22bf0:	subs	r6, r0, #0
   22bf4:	add	r5, pc, r5
   22bf8:	mov	r7, r1
   22bfc:	mov	r9, r3
   22c00:	ldr	r8, [sp, #56]	; 0x38
   22c04:	mov	r2, r5
   22c08:	ldr	r5, [r5, ip]
   22c0c:	ldr	r2, [r5]
   22c10:	str	r2, [sp, #20]
   22c14:	beq	22d38 <strspn@plt+0x1f628>
   22c18:	cmp	r4, #0
   22c1c:	beq	22d18 <strspn@plt+0x1f608>
   22c20:	ldr	r2, [r6, #244]	; 0xf4
   22c24:	ldrb	r2, [r2, #3]
   22c28:	cmp	r2, #2
   22c2c:	beq	22ccc <strspn@plt+0x1f5bc>
   22c30:	mov	r1, r4
   22c34:	mov	r2, #4
   22c38:	add	r3, sp, #12
   22c3c:	bl	220c0 <strspn@plt+0x1e9b0>
   22c40:	cmp	r0, #0
   22c44:	blt	22cb4 <strspn@plt+0x1f5a4>
   22c48:	ldr	r3, [sp, #12]
   22c4c:	add	r2, sp, #16
   22c50:	mov	r0, r6
   22c54:	str	r2, [sp]
   22c58:	mov	r1, r4
   22c5c:	add	r3, r3, #1
   22c60:	mov	r2, #1
   22c64:	bl	21dec <strspn@plt+0x1e6dc>
   22c68:	cmp	r0, #0
   22c6c:	blt	22cb4 <strspn@plt+0x1f5a4>
   22c70:	ldr	r1, [sp, #12]
   22c74:	cmp	r7, #0
   22c78:	beq	22cfc <strspn@plt+0x1f5ec>
   22c7c:	ldr	r4, [sp, #16]
   22c80:	mov	r0, r4
   22c84:	bl	21bf0 <strspn@plt+0x1e4e0>
   22c88:	cmp	r0, #0
   22c8c:	beq	22d0c <strspn@plt+0x1f5fc>
   22c90:	mov	r0, r4
   22c94:	blx	r7
   22c98:	cmp	r0, #0
   22c9c:	beq	22d0c <strspn@plt+0x1f5fc>
   22ca0:	cmp	r8, #0
   22ca4:	moveq	r0, r8
   22ca8:	ldrne	r3, [sp, #16]
   22cac:	movne	r0, #0
   22cb0:	strne	r3, [r8]
   22cb4:	ldr	r2, [sp, #20]
   22cb8:	ldr	r3, [r5]
   22cbc:	cmp	r2, r3
   22cc0:	bne	22d14 <strspn@plt+0x1f604>
   22cc4:	add	sp, sp, #28
   22cc8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22ccc:	cmp	r3, #0
   22cd0:	beq	22d0c <strspn@plt+0x1f5fc>
   22cd4:	add	ip, sp, #16
   22cd8:	mov	r1, r4
   22cdc:	mov	r2, #1
   22ce0:	str	ip, [sp]
   22ce4:	bl	21dec <strspn@plt+0x1e6dc>
   22ce8:	cmp	r0, #0
   22cec:	blt	22cb4 <strspn@plt+0x1f5a4>
   22cf0:	sub	r1, r9, #1
   22cf4:	str	r1, [sp, #12]
   22cf8:	b	22c74 <strspn@plt+0x1f564>
   22cfc:	ldr	r0, [sp, #16]
   22d00:	bl	22bb4 <strspn@plt+0x1f4a4>
   22d04:	cmp	r0, #0
   22d08:	bne	22ca0 <strspn@plt+0x1f590>
   22d0c:	mvn	r0, #73	; 0x49
   22d10:	b	22cb4 <strspn@plt+0x1f5a4>
   22d14:	bl	314c <__stack_chk_fail@plt>
   22d18:	ldr	r0, [pc, #64]	; 22d60 <strspn@plt+0x1f650>
   22d1c:	movw	r2, #4935	; 0x1347
   22d20:	ldr	r1, [pc, #60]	; 22d64 <strspn@plt+0x1f654>
   22d24:	ldr	r3, [pc, #60]	; 22d68 <strspn@plt+0x1f658>
   22d28:	add	r0, pc, r0
   22d2c:	add	r1, pc, r1
   22d30:	add	r3, pc, r3
   22d34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22d38:	ldr	r0, [pc, #44]	; 22d6c <strspn@plt+0x1f65c>
   22d3c:	movw	r2, #4934	; 0x1346
   22d40:	ldr	r1, [pc, #40]	; 22d70 <strspn@plt+0x1f660>
   22d44:	ldr	r3, [pc, #40]	; 22d74 <strspn@plt+0x1f664>
   22d48:	add	r0, pc, r0
   22d4c:	add	r1, pc, r1
   22d50:	add	r3, pc, r3
   22d54:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   22d58:	andeq	r9, r4, r4, lsl #2
   22d5c:	andeq	r0, r0, r8, lsr #5
   22d60:	andeq	fp, r2, ip, lsl #26
   22d64:	muleq	r2, r8, ip
   22d68:			; <UNDEFINED> instruction: 0x0002b9b4
   22d6c:	andeq	r0, r3, r0, asr #11
   22d70:	andeq	fp, r2, r8, ror ip
   22d74:	muleq	r2, r4, r9
   22d78:	ldr	ip, [pc, #1176]	; 23218 <strspn@plt+0x1fb08>
   22d7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d80:	subs	r7, r0, #0
   22d84:	add	fp, sp, #32
   22d88:	ldr	r0, [pc, #1164]	; 2321c <strspn@plt+0x1fb0c>
   22d8c:	sub	sp, sp, #52	; 0x34
   22d90:	add	ip, pc, ip
   22d94:	str	ip, [fp, #-64]	; 0xffffffc0
   22d98:	mov	r4, r3
   22d9c:	mov	r5, r1
   22da0:	ldr	r0, [ip, r0]
   22da4:	mov	r6, r2
   22da8:	ldr	r3, [r0]
   22dac:	str	r0, [fp, #-68]	; 0xffffffbc
   22db0:	str	r3, [fp, #-40]	; 0xffffffd8
   22db4:	beq	231b8 <strspn@plt+0x1faa8>
   22db8:	cmp	r1, #0
   22dbc:	beq	23198 <strspn@plt+0x1fa88>
   22dc0:	cmp	r4, #0
   22dc4:	beq	23178 <strspn@plt+0x1fa68>
   22dc8:	ldr	r3, [r7, #244]	; 0xf4
   22dcc:	ldrb	r3, [r3, #3]
   22dd0:	cmp	r3, #2
   22dd4:	beq	231d8 <strspn@plt+0x1fac8>
   22dd8:	ldr	r8, [r1]
   22ddc:	sub	ip, fp, #52	; 0x34
   22de0:	str	ip, [fp, #-60]	; 0xffffffc4
   22de4:	sub	ip, fp, #44	; 0x2c
   22de8:	str	ip, [fp, #-56]	; 0xffffffc8
   22dec:	sub	ip, fp, #48	; 0x30
   22df0:	str	ip, [fp, #-72]	; 0xffffffb8
   22df4:	cmn	r6, #1
   22df8:	beq	22e0c <strspn@plt+0x1f6fc>
   22dfc:	ldr	r3, [r5]
   22e00:	rsb	r3, r8, r3
   22e04:	cmp	r6, r3
   22e08:	bls	22eb0 <strspn@plt+0x1f7a0>
   22e0c:	ldr	sl, [r4]
   22e10:	ldrb	r9, [sl]
   22e14:	cmp	r9, #0
   22e18:	beq	23108 <strspn@plt+0x1f9f8>
   22e1c:	cmp	r9, #115	; 0x73
   22e20:	beq	22f6c <strspn@plt+0x1f85c>
   22e24:	cmp	r9, #111	; 0x6f
   22e28:	beq	22f90 <strspn@plt+0x1f880>
   22e2c:	cmp	r9, #103	; 0x67
   22e30:	beq	22fbc <strspn@plt+0x1f8ac>
   22e34:	mov	r0, r9
   22e38:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   22e3c:	subs	r3, r0, #0
   22e40:	beq	22ed0 <strspn@plt+0x1f7c0>
   22e44:	mov	r0, r9
   22e48:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   22e4c:	mov	sl, r0
   22e50:	mov	r0, r9
   22e54:	bl	2f368 <sd_bus_creds_has_bounding_cap@@Base+0x1a40>
   22e58:	cmp	sl, #0
   22e5c:	cmpgt	r0, #0
   22e60:	mov	r3, r0
   22e64:	movgt	r2, #0
   22e68:	movle	r2, #1
   22e6c:	ble	23158 <strspn@plt+0x1fa48>
   22e70:	str	r2, [sp]
   22e74:	mov	r0, r7
   22e78:	mov	r2, sl
   22e7c:	mov	r1, r5
   22e80:	bl	21dec <strspn@plt+0x1e6dc>
   22e84:	cmp	r0, #0
   22e88:	blt	22eb4 <strspn@plt+0x1f7a4>
   22e8c:	ldr	r3, [r4]
   22e90:	cmn	r6, #1
   22e94:	add	r3, r3, #1
   22e98:	str	r3, [r4]
   22e9c:	beq	22e0c <strspn@plt+0x1f6fc>
   22ea0:	ldr	r3, [r5]
   22ea4:	rsb	r3, r8, r3
   22ea8:	cmp	r6, r3
   22eac:	bhi	22e0c <strspn@plt+0x1f6fc>
   22eb0:	mov	r0, #0
   22eb4:	ldr	ip, [fp, #-68]	; 0xffffffbc
   22eb8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22ebc:	ldr	r3, [ip]
   22ec0:	cmp	r2, r3
   22ec4:	bne	23134 <strspn@plt+0x1fa24>
   22ec8:	sub	sp, fp, #32
   22ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ed0:	cmp	r9, #97	; 0x61
   22ed4:	beq	22fdc <strspn@plt+0x1f8cc>
   22ed8:	cmp	r9, #118	; 0x76
   22edc:	beq	230cc <strspn@plt+0x1f9bc>
   22ee0:	cmp	r9, #114	; 0x72
   22ee4:	cmpne	r9, #101	; 0x65
   22ee8:	bne	23110 <strspn@plt+0x1fa00>
   22eec:	mov	r0, sl
   22ef0:	sub	r1, fp, #52	; 0x34
   22ef4:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   22ef8:	cmp	r0, #0
   22efc:	blt	22eb4 <strspn@plt+0x1f7a4>
   22f00:	ldr	r2, [fp, #-52]	; 0xffffffcc
   22f04:	cmp	r2, #1
   22f08:	bls	23138 <strspn@plt+0x1fa28>
   22f0c:	add	r3, r2, #6
   22f10:	mov	sl, sp
   22f14:	bic	r3, r3, #7
   22f18:	ldr	r1, [r4]
   22f1c:	sub	sp, sp, r3
   22f20:	sub	r2, r2, #1
   22f24:	add	r9, sp, #8
   22f28:	add	r1, r1, #1
   22f2c:	mov	r0, r9
   22f30:	bl	3458 <strncpy@plt>
   22f34:	mov	r0, r7
   22f38:	mov	r1, r5
   22f3c:	mvn	r2, #0
   22f40:	sub	r3, fp, #44	; 0x2c
   22f44:	str	r9, [fp, #-44]	; 0xffffffd4
   22f48:	bl	22d78 <strspn@plt+0x1f668>
   22f4c:	cmp	r0, #0
   22f50:	blt	23118 <strspn@plt+0x1fa08>
   22f54:	ldr	r2, [r4]
   22f58:	mov	sp, sl
   22f5c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22f60:	add	r3, r2, r3
   22f64:	str	r3, [r4]
   22f68:	b	22df4 <strspn@plt+0x1f6e4>
   22f6c:	mov	r1, #0
   22f70:	mov	r0, r7
   22f74:	str	r1, [sp]
   22f78:	mov	r3, r1
   22f7c:	mov	r2, r5
   22f80:	bl	22bdc <strspn@plt+0x1f4cc>
   22f84:	cmp	r0, #0
   22f88:	bge	22e8c <strspn@plt+0x1f77c>
   22f8c:	b	22eb4 <strspn@plt+0x1f7a4>
   22f90:	ldr	ip, [fp, #-64]	; 0xffffffc0
   22f94:	mov	r3, #0
   22f98:	ldr	r1, [pc, #640]	; 23220 <strspn@plt+0x1fb10>
   22f9c:	mov	r0, r7
   22fa0:	mov	r2, r5
   22fa4:	ldr	r1, [ip, r1]
   22fa8:	str	r3, [sp]
   22fac:	bl	22bdc <strspn@plt+0x1f4cc>
   22fb0:	cmp	r0, #0
   22fb4:	bge	22e8c <strspn@plt+0x1f77c>
   22fb8:	b	22eb4 <strspn@plt+0x1f7a4>
   22fbc:	mov	r2, #0
   22fc0:	mov	r0, r7
   22fc4:	mov	r3, r2
   22fc8:	mov	r1, r5
   22fcc:	bl	22a4c <strspn@plt+0x1f33c>
   22fd0:	cmp	r0, #0
   22fd4:	bge	22e8c <strspn@plt+0x1f77c>
   22fd8:	b	22eb4 <strspn@plt+0x1f7a4>
   22fdc:	add	r0, sl, #1
   22fe0:	sub	r1, fp, #52	; 0x34
   22fe4:	str	r3, [fp, #-76]	; 0xffffffb4
   22fe8:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   22fec:	ldr	r3, [fp, #-76]	; 0xffffffb4
   22ff0:	cmp	r0, #0
   22ff4:	blt	22eb4 <strspn@plt+0x1f7a4>
   22ff8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   22ffc:	cmp	r2, #0
   23000:	beq	231f8 <strspn@plt+0x1fae8>
   23004:	add	r0, r2, #6
   23008:	mov	r9, sp
   2300c:	bic	r0, r0, #7
   23010:	ldr	r1, [r4]
   23014:	sub	sp, sp, r0
   23018:	sub	r2, r2, #1
   2301c:	add	sl, sp, #8
   23020:	add	r1, r1, #1
   23024:	str	r3, [fp, #-76]	; 0xffffffb4
   23028:	mov	r0, sl
   2302c:	bl	3458 <strncpy@plt>
   23030:	ldrb	r0, [sp, #8]
   23034:	str	sl, [fp, #-48]	; 0xffffffd0
   23038:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   2303c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   23040:	subs	sl, r0, #0
   23044:	blt	2312c <strspn@plt+0x1fa1c>
   23048:	mov	r2, r3
   2304c:	mov	r0, r7
   23050:	mov	r1, r5
   23054:	sub	r3, fp, #44	; 0x2c
   23058:	bl	220c0 <strspn@plt+0x1e9b0>
   2305c:	cmp	r0, #0
   23060:	blt	23124 <strspn@plt+0x1fa14>
   23064:	ldr	r3, [fp, #-44]	; 0xffffffd4
   23068:	cmp	r3, #67108864	; 0x4000000
   2306c:	bhi	23120 <strspn@plt+0x1fa10>
   23070:	mov	r1, #0
   23074:	mov	r2, sl
   23078:	str	r1, [sp]
   2307c:	mov	r0, r7
   23080:	mov	r1, r5
   23084:	mov	r3, #0
   23088:	bl	21dec <strspn@plt+0x1e6dc>
   2308c:	cmp	r0, #0
   23090:	blt	23124 <strspn@plt+0x1fa14>
   23094:	mov	r0, r7
   23098:	mov	r1, r5
   2309c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   230a0:	sub	r3, fp, #48	; 0x30
   230a4:	bl	22d78 <strspn@plt+0x1f668>
   230a8:	cmp	r0, #0
   230ac:	blt	23124 <strspn@plt+0x1fa14>
   230b0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   230b4:	mov	sp, r9
   230b8:	ldr	r2, [r4]
   230bc:	add	r3, r3, #1
   230c0:	add	r3, r2, r3
   230c4:	str	r3, [r4]
   230c8:	b	22df4 <strspn@plt+0x1f6e4>
   230cc:	mov	r2, r3
   230d0:	mov	r0, r7
   230d4:	mov	r1, r5
   230d8:	sub	r3, fp, #44	; 0x2c
   230dc:	bl	22a4c <strspn@plt+0x1f33c>
   230e0:	cmp	r0, #0
   230e4:	blt	22eb4 <strspn@plt+0x1f7a4>
   230e8:	mov	r0, r7
   230ec:	mov	r1, r5
   230f0:	mvn	r2, #0
   230f4:	sub	r3, fp, #44	; 0x2c
   230f8:	bl	22d78 <strspn@plt+0x1f668>
   230fc:	cmp	r0, #0
   23100:	bge	22e8c <strspn@plt+0x1f77c>
   23104:	b	22eb4 <strspn@plt+0x1f7a4>
   23108:	mov	r0, r9
   2310c:	b	22eb4 <strspn@plt+0x1f7a4>
   23110:	mvn	r0, #21
   23114:	b	22eb4 <strspn@plt+0x1f7a4>
   23118:	mov	sp, sl
   2311c:	b	22eb4 <strspn@plt+0x1f7a4>
   23120:	mvn	r0, #73	; 0x49
   23124:	mov	sp, r9
   23128:	b	22eb4 <strspn@plt+0x1f7a4>
   2312c:	mov	r0, sl
   23130:	b	23124 <strspn@plt+0x1fa14>
   23134:	bl	314c <__stack_chk_fail@plt>
   23138:	ldr	r0, [pc, #228]	; 23224 <strspn@plt+0x1fb14>
   2313c:	movw	r2, #5138	; 0x1412
   23140:	ldr	r1, [pc, #224]	; 23228 <strspn@plt+0x1fb18>
   23144:	ldr	r3, [pc, #224]	; 2322c <strspn@plt+0x1fb1c>
   23148:	add	r0, pc, r0
   2314c:	add	r1, pc, r1
   23150:	add	r3, pc, r3
   23154:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23158:	ldr	r0, [pc, #208]	; 23230 <strspn@plt+0x1fb20>
   2315c:	movw	r2, #5074	; 0x13d2
   23160:	ldr	r1, [pc, #204]	; 23234 <strspn@plt+0x1fb24>
   23164:	ldr	r3, [pc, #204]	; 23238 <strspn@plt+0x1fb28>
   23168:	add	r0, pc, r0
   2316c:	add	r1, pc, r1
   23170:	add	r3, pc, r3
   23174:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23178:	ldr	r0, [pc, #188]	; 2323c <strspn@plt+0x1fb2c>
   2317c:	movw	r2, #5028	; 0x13a4
   23180:	ldr	r1, [pc, #184]	; 23240 <strspn@plt+0x1fb30>
   23184:	ldr	r3, [pc, #184]	; 23244 <strspn@plt+0x1fb34>
   23188:	add	r0, pc, r0
   2318c:	add	r1, pc, r1
   23190:	add	r3, pc, r3
   23194:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23198:	ldr	r0, [pc, #168]	; 23248 <strspn@plt+0x1fb38>
   2319c:	movw	r2, #5027	; 0x13a3
   231a0:	ldr	r1, [pc, #164]	; 2324c <strspn@plt+0x1fb3c>
   231a4:	ldr	r3, [pc, #164]	; 23250 <strspn@plt+0x1fb40>
   231a8:	add	r0, pc, r0
   231ac:	add	r1, pc, r1
   231b0:	add	r3, pc, r3
   231b4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   231b8:	ldr	r0, [pc, #148]	; 23254 <strspn@plt+0x1fb44>
   231bc:	movw	r2, #5026	; 0x13a2
   231c0:	ldr	r1, [pc, #144]	; 23258 <strspn@plt+0x1fb48>
   231c4:	ldr	r3, [pc, #144]	; 2325c <strspn@plt+0x1fb4c>
   231c8:	add	r0, pc, r0
   231cc:	add	r1, pc, r1
   231d0:	add	r3, pc, r3
   231d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   231d8:	ldr	r0, [pc, #128]	; 23260 <strspn@plt+0x1fb50>
   231dc:	movw	r2, #5029	; 0x13a5
   231e0:	ldr	r1, [pc, #124]	; 23264 <strspn@plt+0x1fb54>
   231e4:	ldr	r3, [pc, #124]	; 23268 <strspn@plt+0x1fb58>
   231e8:	add	r0, pc, r0
   231ec:	add	r1, pc, r1
   231f0:	add	r3, pc, r3
   231f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   231f8:	ldr	r0, [pc, #108]	; 2326c <strspn@plt+0x1fb5c>
   231fc:	movw	r2, #5088	; 0x13e0
   23200:	ldr	r1, [pc, #104]	; 23270 <strspn@plt+0x1fb60>
   23204:	ldr	r3, [pc, #104]	; 23274 <strspn@plt+0x1fb64>
   23208:	add	r0, pc, r0
   2320c:	add	r1, pc, r1
   23210:	add	r3, pc, r3
   23214:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23218:	andeq	r8, r4, r8, ror #30
   2321c:	andeq	r0, r0, r8, lsr #5
   23220:			; <UNDEFINED> instruction: 0x000002b0
   23224:	andeq	fp, r2, r8, ror #19
   23228:	andeq	fp, r2, r8, ror r8
   2322c:	andeq	ip, r2, ip, lsl #4
   23230:	andeq	fp, r2, ip, lsr #19
   23234:	andeq	fp, r2, r8, asr r8
   23238:	andeq	ip, r2, ip, ror #3
   2323c:			; <UNDEFINED> instruction: 0x000262b8
   23240:	andeq	fp, r2, r8, lsr r8
   23244:	andeq	ip, r2, ip, asr #3
   23248:	andeq	fp, r2, ip, lsl #17
   2324c:	andeq	fp, r2, r8, lsl r8
   23250:	andeq	ip, r2, ip, lsr #3
   23254:	andeq	r0, r3, r0, asr #2
   23258:	strdeq	fp, [r2], -r8
   2325c:	andeq	ip, r2, ip, lsl #3
   23260:	andeq	fp, r2, r0, lsl r9
   23264:	ldrdeq	fp, [r2], -r8
   23268:	andeq	ip, r2, ip, ror #2
   2326c:	andeq	fp, r2, r0, lsr #18
   23270:			; <UNDEFINED> instruction: 0x0002b7b8
   23274:	andeq	ip, r2, ip, asr #2
   23278:	push	{r4, r5, r6, lr}
   2327c:	subs	r4, r0, #0
   23280:	ldr	r5, [sp, #16]
   23284:	beq	23358 <strspn@plt+0x1fc48>
   23288:	cmp	r2, #0
   2328c:	beq	23338 <strspn@plt+0x1fc28>
   23290:	cmp	r3, #0
   23294:	beq	23318 <strspn@plt+0x1fc08>
   23298:	cmp	r5, #0
   2329c:	beq	232f8 <strspn@plt+0x1fbe8>
   232a0:	ldr	ip, [r1]
   232a4:	cmp	ip, #0
   232a8:	beq	232f0 <strspn@plt+0x1fbe0>
   232ac:	sub	r6, ip, #1
   232b0:	str	r6, [r1]
   232b4:	mov	r0, #1
   232b8:	add	r6, r6, r6, lsl #1
   232bc:	ldr	ip, [r4, r6, lsl #2]
   232c0:	str	ip, [r2]
   232c4:	ldr	r2, [r1]
   232c8:	add	r2, r2, r2, lsl #1
   232cc:	add	r2, r4, r2, lsl #2
   232d0:	ldr	r2, [r2, #4]
   232d4:	str	r2, [r3]
   232d8:	ldr	r3, [r1]
   232dc:	add	r3, r3, r3, lsl #1
   232e0:	add	r4, r4, r3, lsl #2
   232e4:	ldr	r3, [r4, #8]
   232e8:	str	r3, [r5]
   232ec:	pop	{r4, r5, r6, pc}
   232f0:	mov	r0, ip
   232f4:	pop	{r4, r5, r6, pc}
   232f8:	ldr	r0, [pc, #120]	; 23378 <strspn@plt+0x1fc68>
   232fc:	movw	r2, #2345	; 0x929
   23300:	ldr	r1, [pc, #116]	; 2337c <strspn@plt+0x1fc6c>
   23304:	ldr	r3, [pc, #116]	; 23380 <strspn@plt+0x1fc70>
   23308:	add	r0, pc, r0
   2330c:	add	r1, pc, r1
   23310:	add	r3, pc, r3
   23314:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23318:	ldr	r0, [pc, #100]	; 23384 <strspn@plt+0x1fc74>
   2331c:	movw	r2, #2344	; 0x928
   23320:	ldr	r1, [pc, #96]	; 23388 <strspn@plt+0x1fc78>
   23324:	ldr	r3, [pc, #96]	; 2338c <strspn@plt+0x1fc7c>
   23328:	add	r0, pc, r0
   2332c:	add	r1, pc, r1
   23330:	add	r3, pc, r3
   23334:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23338:	ldr	r0, [pc, #80]	; 23390 <strspn@plt+0x1fc80>
   2333c:	movw	r2, #2343	; 0x927
   23340:	ldr	r1, [pc, #76]	; 23394 <strspn@plt+0x1fc84>
   23344:	ldr	r3, [pc, #76]	; 23398 <strspn@plt+0x1fc88>
   23348:	add	r0, pc, r0
   2334c:	add	r1, pc, r1
   23350:	add	r3, pc, r3
   23354:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23358:	ldr	r0, [pc, #60]	; 2339c <strspn@plt+0x1fc8c>
   2335c:	movw	r2, #2341	; 0x925
   23360:	ldr	r1, [pc, #56]	; 233a0 <strspn@plt+0x1fc90>
   23364:	ldr	r3, [pc, #56]	; 233a4 <strspn@plt+0x1fc94>
   23368:	add	r0, pc, r0
   2336c:	add	r1, pc, r1
   23370:	add	r3, pc, r3
   23374:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23378:	andeq	fp, r2, ip, asr #16
   2337c:			; <UNDEFINED> instruction: 0x0002b6b8
   23380:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   23384:	andeq	fp, r2, r0, lsr #16
   23388:	muleq	r2, r8, r6
   2338c:	andeq	fp, r2, r0, ror pc
   23390:	strdeq	fp, [r2], -r8
   23394:	andeq	fp, r2, r8, ror r6
   23398:	andeq	fp, r2, r0, asr pc
   2339c:	ldrdeq	fp, [r2], -r0
   233a0:	andeq	fp, r2, r8, asr r6
   233a4:	andeq	fp, r2, r0, lsr pc
   233a8:	push	{r4, lr}
   233ac:	subs	r4, r0, #0
   233b0:	beq	23408 <strspn@plt+0x1fcf8>
   233b4:	ldr	ip, [r1]
   233b8:	cmp	ip, #127	; 0x7f
   233bc:	bhi	23400 <strspn@plt+0x1fcf0>
   233c0:	add	ip, ip, ip, lsl #1
   233c4:	mov	r0, #0
   233c8:	str	r2, [r4, ip, lsl #2]
   233cc:	ldr	r2, [r1]
   233d0:	add	r2, r2, r2, lsl #1
   233d4:	add	r2, r4, r2, lsl #2
   233d8:	str	r3, [r2, #4]
   233dc:	ldr	r3, [r1]
   233e0:	add	r3, r3, r3, lsl #1
   233e4:	add	r4, r4, r3, lsl #2
   233e8:	ldr	r3, [sp, #8]
   233ec:	str	r3, [r4, #8]
   233f0:	ldr	r3, [r1]
   233f4:	add	r3, r3, #1
   233f8:	str	r3, [r1]
   233fc:	pop	{r4, pc}
   23400:	mvn	r0, #21
   23404:	pop	{r4, pc}
   23408:	ldr	r0, [pc, #24]	; 23428 <strspn@plt+0x1fd18>
   2340c:	movw	r2, #2326	; 0x916
   23410:	ldr	r1, [pc, #20]	; 2342c <strspn@plt+0x1fd1c>
   23414:	ldr	r3, [pc, #20]	; 23430 <strspn@plt+0x1fd20>
   23418:	add	r0, pc, r0
   2341c:	add	r1, pc, r1
   23420:	add	r3, pc, r3
   23424:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23428:	andeq	fp, r2, r0, lsr #14
   2342c:	andeq	fp, r2, r8, lsr #11
   23430:	strdeq	fp, [r2], -r8
   23434:	subs	r1, r0, #0
   23438:	push	{r4, r5, lr}
   2343c:	mov	r4, r2
   23440:	sub	sp, sp, #12
   23444:	mov	r5, r3
   23448:	beq	234cc <strspn@plt+0x1fdbc>
   2344c:	ldr	r3, [r1, #244]	; 0xf4
   23450:	ldrb	r3, [r3, #3]
   23454:	cmp	r3, #2
   23458:	beq	23490 <strspn@plt+0x1fd80>
   2345c:	mvn	r2, #0
   23460:	mov	r3, #0
   23464:	cmp	r5, r3
   23468:	cmpeq	r4, r2
   2346c:	bhi	23488 <strspn@plt+0x1fd78>
   23470:	str	r4, [sp]
   23474:	mov	r2, #5
   23478:	mov	r3, #0
   2347c:	bl	22510 <strspn@plt+0x1ee00>
   23480:	add	sp, sp, #12
   23484:	pop	{r4, r5, pc}
   23488:	mvn	r0, #94	; 0x5e
   2348c:	b	23480 <strspn@plt+0x1fd70>
   23490:	mov	r2, #18
   23494:	mov	r3, #1
   23498:	mov	r1, #8
   2349c:	bl	21394 <strspn@plt+0x1dc84>
   234a0:	subs	r1, r0, #0
   234a4:	strdne	r4, [r1, #8]
   234a8:	movne	r0, #0
   234ac:	movne	r2, #5
   234b0:	movne	r3, #0
   234b4:	movne	ip, #116	; 0x74
   234b8:	strbne	r0, [r1, #16]
   234bc:	mvneq	r0, #11
   234c0:	strdne	r2, [r1]
   234c4:	strbne	ip, [r1, #17]
   234c8:	b	23480 <strspn@plt+0x1fd70>
   234cc:	ldr	r0, [pc, #24]	; 234ec <strspn@plt+0x1fddc>
   234d0:	movw	r2, #437	; 0x1b5
   234d4:	ldr	r1, [pc, #20]	; 234f0 <strspn@plt+0x1fde0>
   234d8:	ldr	r3, [pc, #20]	; 234f4 <strspn@plt+0x1fde4>
   234dc:	add	r0, pc, r0
   234e0:	add	r1, pc, r1
   234e4:	add	r3, pc, r3
   234e8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   234ec:	andeq	pc, r2, ip, lsr #28
   234f0:	andeq	fp, r2, r4, ror #9
   234f4:	andeq	fp, r2, r0, ror r4
   234f8:	push	{r4, r5, r6, r7, r8, lr}
   234fc:	subs	r7, r0, #0
   23500:	sub	sp, sp, #16
   23504:	mov	r8, r2
   23508:	beq	236cc <strspn@plt+0x1ffbc>
   2350c:	ldrb	r3, [r7, #240]	; 0xf0
   23510:	tst	r3, #1
   23514:	beq	236a4 <strspn@plt+0x1ff94>
   23518:	ldr	r3, [r7, #244]	; 0xf4
   2351c:	ldrb	r3, [r3, #1]
   23520:	cmp	r3, #1
   23524:	bne	2367c <strspn@plt+0x1ff6c>
   23528:	ldr	r0, [r7, #4]
   2352c:	ldr	r3, [r0, #4]
   23530:	cmp	r3, #0
   23534:	beq	23654 <strspn@plt+0x1ff44>
   23538:	cmp	r2, #0
   2353c:	beq	236f4 <strspn@plt+0x1ffe4>
   23540:	bl	21f14 <strspn@plt+0x1e804>
   23544:	subs	r6, r0, #0
   23548:	beq	2364c <strspn@plt+0x1ff3c>
   2354c:	ldr	r3, [r6, #244]	; 0xf4
   23550:	ldrb	r2, [r3, #2]
   23554:	orr	r2, r2, #1
   23558:	strb	r2, [r3, #2]
   2355c:	ldr	r3, [r7, #244]	; 0xf4
   23560:	ldrb	r2, [r3, #3]
   23564:	cmp	r2, #2
   23568:	ldrb	r2, [r3]
   2356c:	beq	23620 <strspn@plt+0x1ff10>
   23570:	cmp	r2, #108	; 0x6c
   23574:	ldr	r4, [r3, #8]
   23578:	ldreq	r4, [r3, #8]
   2357c:	revne	r4, r4
   23580:	mov	r5, #0
   23584:	orrs	r3, r4, r5
   23588:	strd	r4, [r6, #8]
   2358c:	beq	23644 <strspn@plt+0x1ff34>
   23590:	mov	r2, r4
   23594:	mov	r3, r5
   23598:	mov	r0, r6
   2359c:	bl	23434 <strspn@plt+0x1fd24>
   235a0:	subs	r4, r0, #0
   235a4:	blt	2360c <strspn@plt+0x1fefc>
   235a8:	ldr	r3, [r7, #32]
   235ac:	cmp	r3, #0
   235b0:	beq	235e0 <strspn@plt+0x1fed0>
   235b4:	str	r3, [sp, #4]
   235b8:	mov	r2, #115	; 0x73
   235bc:	add	r3, r6, #28
   235c0:	str	r2, [sp]
   235c4:	str	r3, [sp, #8]
   235c8:	mov	r0, r6
   235cc:	mov	r2, #6
   235d0:	mov	r3, #0
   235d4:	bl	21700 <strspn@plt+0x1dff0>
   235d8:	subs	r4, r0, #0
   235dc:	blt	2360c <strspn@plt+0x1fefc>
   235e0:	ldr	r2, [r7, #244]	; 0xf4
   235e4:	mov	r0, #0
   235e8:	ldrb	r3, [r6, #240]	; 0xf0
   235ec:	ldrb	r2, [r2, #2]
   235f0:	bfi	r3, r2, #1, #1
   235f4:	strb	r3, [r6, #240]	; 0xf0
   235f8:	ldr	r3, [r7, #440]	; 0x1b8
   235fc:	str	r3, [r6, #440]	; 0x1b8
   23600:	str	r6, [r8]
   23604:	add	sp, sp, #16
   23608:	pop	{r4, r5, r6, r7, r8, pc}
   2360c:	mov	r0, r6
   23610:	bl	2224c <strspn@plt+0x1eb3c>
   23614:	mov	r0, r4
   23618:	add	sp, sp, #16
   2361c:	pop	{r4, r5, r6, r7, r8, pc}
   23620:	cmp	r2, #108	; 0x6c
   23624:	ldr	r1, [r3, #8]
   23628:	ldr	r2, [r3, #12]
   2362c:	revne	r4, r2
   23630:	revne	r5, r1
   23634:	bne	23584 <strspn@plt+0x1fe74>
   23638:	ldr	r4, [r3, #8]
   2363c:	ldr	r5, [r3, #12]
   23640:	b	23584 <strspn@plt+0x1fe74>
   23644:	mvn	r0, #94	; 0x5e
   23648:	b	23604 <strspn@plt+0x1fef4>
   2364c:	mvn	r0, #11
   23650:	b	23604 <strspn@plt+0x1fef4>
   23654:	ldr	r0, [pc, #192]	; 2371c <strspn@plt+0x2000c>
   23658:	movw	r2, #761	; 0x2f9
   2365c:	ldr	r1, [pc, #188]	; 23720 <strspn@plt+0x20010>
   23660:	ldr	r3, [pc, #188]	; 23724 <strspn@plt+0x20014>
   23664:	add	r0, pc, r0
   23668:	add	r1, pc, r1
   2366c:	add	r3, pc, r3
   23670:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23674:	mvn	r0, #106	; 0x6a
   23678:	b	23604 <strspn@plt+0x1fef4>
   2367c:	ldr	r0, [pc, #164]	; 23728 <strspn@plt+0x20018>
   23680:	mov	r2, #760	; 0x2f8
   23684:	ldr	r1, [pc, #160]	; 2372c <strspn@plt+0x2001c>
   23688:	ldr	r3, [pc, #160]	; 23730 <strspn@plt+0x20020>
   2368c:	add	r0, pc, r0
   23690:	add	r1, pc, r1
   23694:	add	r3, pc, r3
   23698:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2369c:	mvn	r0, #21
   236a0:	b	23604 <strspn@plt+0x1fef4>
   236a4:	ldr	r0, [pc, #136]	; 23734 <strspn@plt+0x20024>
   236a8:	movw	r2, #759	; 0x2f7
   236ac:	ldr	r1, [pc, #132]	; 23738 <strspn@plt+0x20028>
   236b0:	ldr	r3, [pc, #132]	; 2373c <strspn@plt+0x2002c>
   236b4:	add	r0, pc, r0
   236b8:	add	r1, pc, r1
   236bc:	add	r3, pc, r3
   236c0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   236c4:	mvn	r0, #0
   236c8:	b	23604 <strspn@plt+0x1fef4>
   236cc:	ldr	r0, [pc, #108]	; 23740 <strspn@plt+0x20030>
   236d0:	movw	r2, #758	; 0x2f6
   236d4:	ldr	r1, [pc, #104]	; 23744 <strspn@plt+0x20034>
   236d8:	ldr	r3, [pc, #104]	; 23748 <strspn@plt+0x20038>
   236dc:	add	r0, pc, r0
   236e0:	add	r1, pc, r1
   236e4:	add	r3, pc, r3
   236e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   236ec:	mvn	r0, #21
   236f0:	b	23604 <strspn@plt+0x1fef4>
   236f4:	ldr	r0, [pc, #80]	; 2374c <strspn@plt+0x2003c>
   236f8:	movw	r2, #762	; 0x2fa
   236fc:	ldr	r1, [pc, #76]	; 23750 <strspn@plt+0x20040>
   23700:	ldr	r3, [pc, #76]	; 23754 <strspn@plt+0x20044>
   23704:	add	r0, pc, r0
   23708:	add	r1, pc, r1
   2370c:	add	r3, pc, r3
   23710:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23714:	mvn	r0, #21
   23718:	b	23604 <strspn@plt+0x1fef4>
   2371c:	andeq	fp, r2, ip, lsr r5
   23720:	andeq	fp, r2, ip, asr r3
   23724:			; <UNDEFINED> instruction: 0x0002afb8
   23728:	andeq	fp, r2, r0, ror #9
   2372c:	andeq	fp, r2, r4, lsr r3
   23730:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   23734:	andeq	fp, r2, r8, lsr #9
   23738:	andeq	fp, r2, ip, lsl #6
   2373c:	andeq	sl, r2, r8, ror #30
   23740:	strdeq	r6, [r2], -ip
   23744:	andeq	fp, r2, r4, ror #5
   23748:	andeq	sl, r2, r0, asr #30
   2374c:	andeq	pc, r2, r4, lsl #24
   23750:			; <UNDEFINED> instruction: 0x0002b2bc
   23754:	andeq	sl, r2, r8, lsl pc
   23758:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2375c:	cmp	r0, #0
   23760:	sub	sp, sp, #20
   23764:	mov	sl, r1
   23768:	mov	r9, r2
   2376c:	mov	r8, r3
   23770:	str	r0, [sp, #12]
   23774:	ldr	r5, [sp, #56]	; 0x38
   23778:	ldr	r6, [sp, #60]	; 0x3c
   2377c:	ldr	r7, [sp, #72]	; 0x48
   23780:	beq	23b30 <strspn@plt+0x20420>
   23784:	rsbs	r4, r1, #1
   23788:	movcc	r4, #0
   2378c:	cmp	r2, #0
   23790:	moveq	r4, #0
   23794:	cmp	r4, #0
   23798:	bne	23b0c <strspn@plt+0x203fc>
   2379c:	rsbs	fp, r3, #1
   237a0:	movcc	fp, #0
   237a4:	cmp	r5, #0
   237a8:	moveq	fp, #0
   237ac:	cmp	fp, #0
   237b0:	bne	23ae4 <strspn@plt+0x203d4>
   237b4:	ldr	r1, [sp, #64]	; 0x40
   237b8:	ldr	r2, [sp, #68]	; 0x44
   237bc:	rsbs	r4, r1, #1
   237c0:	movcc	r4, #0
   237c4:	cmp	r2, #0
   237c8:	moveq	r4, #0
   237cc:	cmp	r4, #0
   237d0:	bne	23ac0 <strspn@plt+0x203b0>
   237d4:	ldr	r3, [sp, #84]	; 0x54
   237d8:	cmp	r3, #0
   237dc:	beq	23a88 <strspn@plt+0x20378>
   237e0:	cmp	r9, #15
   237e4:	bls	23808 <strspn@plt+0x200f8>
   237e8:	cmp	r9, r6
   237ec:	bhi	23808 <strspn@plt+0x200f8>
   237f0:	cmp	r5, r6
   237f4:	bhi	23808 <strspn@plt+0x200f8>
   237f8:	ldrb	r3, [sl, #3]
   237fc:	sub	r3, r3, #1
   23800:	cmp	r3, #1
   23804:	bls	23820 <strspn@plt+0x20110>
   23808:	mvn	r5, #73	; 0x49
   2380c:	mov	r0, r4
   23810:	bl	3080 <free@plt>
   23814:	mov	r0, r5
   23818:	add	sp, sp, #20
   2381c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23820:	ldrb	r3, [sl, #1]
   23824:	cmp	r3, #0
   23828:	beq	23840 <strspn@plt+0x20130>
   2382c:	ldrb	r3, [sl]
   23830:	cmp	r3, #108	; 0x6c
   23834:	beq	23848 <strspn@plt+0x20138>
   23838:	cmp	r3, #66	; 0x42
   2383c:	beq	23848 <strspn@plt+0x20138>
   23840:	mov	r4, #0
   23844:	b	23808 <strspn@plt+0x200f8>
   23848:	ldr	r1, [sp, #80]	; 0x50
   2384c:	ldr	r2, [sp, #76]	; 0x4c
   23850:	add	r3, r1, #3
   23854:	bic	r3, r3, #3
   23858:	cmp	r2, #0
   2385c:	add	r3, r3, #560	; 0x230
   23860:	str	r3, [sp, #4]
   23864:	moveq	r0, r3
   23868:	beq	23888 <strspn@plt+0x20178>
   2386c:	ldr	r0, [sp, #76]	; 0x4c
   23870:	bl	33a4 <strlen@plt>
   23874:	ldr	r1, [sp, #4]
   23878:	str	r0, [sp, #8]
   2387c:	add	r0, r1, #1
   23880:	ldr	r2, [sp, #8]
   23884:	add	r0, r0, r2
   23888:	mov	r1, #1
   2388c:	bl	2f9c <calloc@plt>
   23890:	subs	r4, r0, #0
   23894:	beq	23a80 <strspn@plt+0x20370>
   23898:	ldrb	r3, [r4, #240]	; 0xf0
   2389c:	str	sl, [r4, #244]	; 0xf4
   238a0:	orr	r2, r3, #1
   238a4:	str	r9, [r4, #252]	; 0xfc
   238a8:	mov	r3, #1
   238ac:	str	r8, [r4, #248]	; 0xf8
   238b0:	str	r5, [r4, #256]	; 0x100
   238b4:	strb	r2, [r4, #240]	; 0xf0
   238b8:	str	r3, [r4]
   238bc:	ldrb	r3, [sl, #3]
   238c0:	cmp	r3, #2
   238c4:	beq	23a08 <strspn@plt+0x202f8>
   238c8:	ldr	r3, [sl, #8]
   238cc:	cmp	r3, #0
   238d0:	beq	23808 <strspn@plt+0x200f8>
   238d4:	ldrb	r3, [sl]
   238d8:	ldr	r2, [sl, #12]
   238dc:	cmp	r3, #108	; 0x6c
   238e0:	ldreq	r2, [sl, #12]
   238e4:	revne	r2, r2
   238e8:	str	r2, [r4, #260]	; 0x104
   238ec:	ldrb	r1, [sl]
   238f0:	ldr	r3, [sl, #4]
   238f4:	cmp	r1, #108	; 0x6c
   238f8:	ldreq	r3, [sl, #4]
   238fc:	revne	r3, r3
   23900:	add	r2, r2, #7
   23904:	str	r3, [r4, #264]	; 0x108
   23908:	bic	r2, r2, #7
   2390c:	add	r2, r2, #16
   23910:	add	r3, r2, r3
   23914:	cmp	r3, r6
   23918:	bne	23808 <strspn@plt+0x200f8>
   2391c:	ldr	r2, [sp, #64]	; 0x40
   23920:	cmp	r7, #0
   23924:	ldr	r3, [sp, #68]	; 0x44
   23928:	str	r2, [r4, #336]	; 0x150
   2392c:	str	r3, [r4, #332]	; 0x14c
   23930:	beq	239ac <strspn@plt+0x2029c>
   23934:	ldr	r3, [r7]
   23938:	cmp	r3, #0
   2393c:	str	r3, [r4, #104]	; 0x68
   23940:	ldr	lr, [r7, #4]
   23944:	str	lr, [r4, #68]	; 0x44
   23948:	ldr	ip, [r7, #8]
   2394c:	str	ip, [r4, #84]	; 0x54
   23950:	ble	2396c <strspn@plt+0x2025c>
   23954:	ldrd	r2, [r4, #56]	; 0x38
   23958:	mov	r0, #1
   2395c:	mov	r1, #0
   23960:	orr	r2, r2, r0
   23964:	orr	r3, r3, r1
   23968:	strd	r2, [r4, #56]	; 0x38
   2396c:	cmn	lr, #1
   23970:	beq	2398c <strspn@plt+0x2027c>
   23974:	ldrd	r2, [r4, #56]	; 0x38
   23978:	mov	r0, #8
   2397c:	mov	r1, #0
   23980:	orr	r2, r2, r0
   23984:	orr	r3, r3, r1
   23988:	strd	r2, [r4, #56]	; 0x38
   2398c:	cmn	ip, #1
   23990:	beq	239ac <strspn@plt+0x2029c>
   23994:	ldrd	r2, [r4, #56]	; 0x38
   23998:	mov	r0, #128	; 0x80
   2399c:	mov	r1, #0
   239a0:	orr	r2, r2, r0
   239a4:	orr	r3, r3, r1
   239a8:	strd	r2, [r4, #56]	; 0x38
   239ac:	ldr	r1, [sp, #76]	; 0x4c
   239b0:	cmp	r1, #0
   239b4:	beq	239e8 <strspn@plt+0x202d8>
   239b8:	ldr	r2, [sp, #4]
   239bc:	ldr	r3, [sp, #8]
   239c0:	add	r0, r4, r2
   239c4:	str	r0, [r4, #168]	; 0xa8
   239c8:	add	r2, r3, #1
   239cc:	bl	30c8 <memcpy@plt>
   239d0:	ldrd	r2, [r4, #56]	; 0x38
   239d4:	mov	r0, #33554432	; 0x2000000
   239d8:	mov	r1, #0
   239dc:	orr	r2, r2, r0
   239e0:	orr	r3, r3, r1
   239e4:	strd	r2, [r4, #56]	; 0x38
   239e8:	ldr	r0, [sp, #12]
   239ec:	bl	11f64 <strspn@plt+0xe854>
   239f0:	ldr	r1, [sp, #84]	; 0x54
   239f4:	str	r0, [r4, #4]
   239f8:	str	r4, [r1]
   239fc:	mov	r4, #0
   23a00:	mov	r5, r4
   23a04:	b	2380c <strspn@plt+0x200fc>
   23a08:	ldr	r2, [sl, #8]
   23a0c:	ldr	r3, [sl, #12]
   23a10:	orrs	r1, r2, r3
   23a14:	beq	23808 <strspn@plt+0x200f8>
   23a18:	mov	r0, r6
   23a1c:	mov	r1, #0
   23a20:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   23a24:	cmp	r5, r0
   23a28:	mov	fp, r0
   23a2c:	bcc	23808 <strspn@plt+0x200f8>
   23a30:	rsb	r0, r0, r5
   23a34:	mov	r1, fp
   23a38:	add	r0, r8, r0
   23a3c:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   23a40:	add	r3, r0, #7
   23a44:	rsb	fp, fp, r6
   23a48:	bic	r3, r3, #7
   23a4c:	str	r0, [r4, #260]	; 0x104
   23a50:	cmp	r3, fp
   23a54:	bhi	23808 <strspn@plt+0x200f8>
   23a58:	cmp	r0, #15
   23a5c:	bls	23808 <strspn@plt+0x200f8>
   23a60:	sub	r3, r0, #9
   23a64:	sub	r6, r6, #16
   23a68:	bic	r3, r3, #7
   23a6c:	sub	r0, r0, #16
   23a70:	rsb	r6, r3, r6
   23a74:	str	r0, [r4, #260]	; 0x104
   23a78:	str	r6, [r4, #264]	; 0x108
   23a7c:	b	2391c <strspn@plt+0x2020c>
   23a80:	mvn	r5, #11
   23a84:	b	2380c <strspn@plt+0x200fc>
   23a88:	ldr	r0, [pc, #200]	; 23b58 <strspn@plt+0x20448>
   23a8c:	mov	r2, #472	; 0x1d8
   23a90:	ldr	r1, [pc, #196]	; 23b5c <strspn@plt+0x2044c>
   23a94:	ldr	r3, [pc, #196]	; 23b60 <strspn@plt+0x20450>
   23a98:	add	r0, pc, r0
   23a9c:	add	r1, pc, r1
   23aa0:	add	r3, pc, r3
   23aa4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23aa8:	mov	r5, r0
   23aac:	mov	r4, #0
   23ab0:	mov	r0, r4
   23ab4:	bl	3080 <free@plt>
   23ab8:	mov	r0, r5
   23abc:	bl	36a4 <_Unwind_Resume@plt>
   23ac0:	ldr	r0, [pc, #156]	; 23b64 <strspn@plt+0x20454>
   23ac4:	movw	r2, #471	; 0x1d7
   23ac8:	ldr	r1, [pc, #152]	; 23b68 <strspn@plt+0x20458>
   23acc:	ldr	r3, [pc, #152]	; 23b6c <strspn@plt+0x2045c>
   23ad0:	add	r0, pc, r0
   23ad4:	add	r1, pc, r1
   23ad8:	add	r3, pc, r3
   23adc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23ae0:	b	23aa8 <strspn@plt+0x20398>
   23ae4:	ldr	r0, [pc, #132]	; 23b70 <strspn@plt+0x20460>
   23ae8:	movw	r2, #470	; 0x1d6
   23aec:	ldr	r1, [pc, #128]	; 23b74 <strspn@plt+0x20464>
   23af0:	ldr	r3, [pc, #128]	; 23b78 <strspn@plt+0x20468>
   23af4:	add	r0, pc, r0
   23af8:	add	r1, pc, r1
   23afc:	add	r3, pc, r3
   23b00:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23b04:	mov	r5, r0
   23b08:	b	23ab0 <strspn@plt+0x203a0>
   23b0c:	ldr	r0, [pc, #104]	; 23b7c <strspn@plt+0x2046c>
   23b10:	movw	r2, #469	; 0x1d5
   23b14:	ldr	r1, [pc, #100]	; 23b80 <strspn@plt+0x20470>
   23b18:	ldr	r3, [pc, #100]	; 23b84 <strspn@plt+0x20474>
   23b1c:	add	r0, pc, r0
   23b20:	add	r1, pc, r1
   23b24:	add	r3, pc, r3
   23b28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23b2c:	b	23aa8 <strspn@plt+0x20398>
   23b30:	ldr	r0, [pc, #80]	; 23b88 <strspn@plt+0x20478>
   23b34:	mov	r2, #468	; 0x1d4
   23b38:	ldr	r1, [pc, #76]	; 23b8c <strspn@plt+0x2047c>
   23b3c:	ldr	r3, [pc, #76]	; 23b90 <strspn@plt+0x20480>
   23b40:	add	r0, pc, r0
   23b44:	add	r1, pc, r1
   23b48:	add	r3, pc, r3
   23b4c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23b50:	b	23aa8 <strspn@plt+0x20398>
   23b54:	b	23b04 <strspn@plt+0x203f4>
   23b58:	andeq	r7, r2, r0, ror #30
   23b5c:	andeq	sl, r2, r8, lsr #30
   23b60:	andeq	sl, r2, r8, ror #21
   23b64:	andeq	fp, r2, r8, lsr r1
   23b68:	strdeq	sl, [r2], -r0
   23b6c:			; <UNDEFINED> instruction: 0x0002aab0
   23b70:	strdeq	fp, [r2], -r0
   23b74:	andeq	sl, r2, ip, asr #29
   23b78:	andeq	sl, r2, ip, lsl #21
   23b7c:	andeq	fp, r2, r4, lsr #1
   23b80:	andeq	sl, r2, r4, lsr #29
   23b84:	andeq	sl, r2, r4, ror #20
   23b88:	andeq	sl, r2, r4, lsl #13
   23b8c:	andeq	sl, r2, r0, lsl #29
   23b90:	andeq	sl, r2, r0, asr #20
   23b94:	push	{r4, r5, r6, r7, r8, r9, lr}
   23b98:	subs	r4, r0, #0
   23b9c:	sub	sp, sp, #20
   23ba0:	mov	r9, r1
   23ba4:	mov	r7, r2
   23ba8:	mov	r5, r3
   23bac:	ldr	r6, [sp, #48]	; 0x30
   23bb0:	ldr	r8, [sp, #52]	; 0x34
   23bb4:	beq	23cf4 <strspn@plt+0x205e4>
   23bb8:	ldr	r3, [r4, #4]
   23bbc:	cmp	r3, #0
   23bc0:	beq	23d54 <strspn@plt+0x20644>
   23bc4:	cmp	r2, #0
   23bc8:	bne	23d1c <strspn@plt+0x2060c>
   23bcc:	mov	r0, r5
   23bd0:	bl	19d70 <strspn@plt+0x16660>
   23bd4:	cmp	r0, #0
   23bd8:	beq	23e04 <strspn@plt+0x206f4>
   23bdc:	cmp	r6, #0
   23be0:	bne	23dcc <strspn@plt+0x206bc>
   23be4:	mov	r0, r8
   23be8:	bl	1a084 <strspn@plt+0x16974>
   23bec:	cmp	r0, #0
   23bf0:	beq	23da4 <strspn@plt+0x20694>
   23bf4:	cmp	r9, #0
   23bf8:	beq	23d7c <strspn@plt+0x2066c>
   23bfc:	mov	r0, r4
   23c00:	mov	r1, #1
   23c04:	bl	21f14 <strspn@plt+0x1e804>
   23c08:	subs	r4, r0, #0
   23c0c:	beq	23cec <strspn@plt+0x205dc>
   23c10:	str	r5, [sp, #4]
   23c14:	mov	r2, #111	; 0x6f
   23c18:	add	r3, r4, #16
   23c1c:	str	r2, [sp]
   23c20:	str	r3, [sp, #8]
   23c24:	mov	r2, #1
   23c28:	mov	r3, #0
   23c2c:	bl	21700 <strspn@plt+0x1dff0>
   23c30:	subs	r5, r0, #0
   23c34:	blt	23cd8 <strspn@plt+0x205c8>
   23c38:	str	r8, [sp, #4]
   23c3c:	add	r3, r4, #24
   23c40:	mov	r8, #115	; 0x73
   23c44:	str	r3, [sp, #8]
   23c48:	str	r8, [sp]
   23c4c:	mov	r0, r4
   23c50:	mov	r2, #3
   23c54:	mov	r3, #0
   23c58:	bl	21700 <strspn@plt+0x1dff0>
   23c5c:	subs	r5, r0, #0
   23c60:	blt	23cd8 <strspn@plt+0x205c8>
   23c64:	cmp	r6, #0
   23c68:	beq	23c94 <strspn@plt+0x20584>
   23c6c:	add	r3, r4, #20
   23c70:	str	r8, [sp]
   23c74:	str	r3, [sp, #8]
   23c78:	mov	r0, r4
   23c7c:	str	r6, [sp, #4]
   23c80:	mov	r2, #2
   23c84:	mov	r3, #0
   23c88:	bl	21700 <strspn@plt+0x1dff0>
   23c8c:	subs	r5, r0, #0
   23c90:	blt	23cd8 <strspn@plt+0x205c8>
   23c94:	cmp	r7, #0
   23c98:	beq	23cc8 <strspn@plt+0x205b8>
   23c9c:	mov	r2, #115	; 0x73
   23ca0:	add	r3, r4, #28
   23ca4:	str	r2, [sp]
   23ca8:	mov	r0, r4
   23cac:	str	r3, [sp, #8]
   23cb0:	mov	r2, #6
   23cb4:	str	r7, [sp, #4]
   23cb8:	mov	r3, #0
   23cbc:	bl	21700 <strspn@plt+0x1dff0>
   23cc0:	subs	r5, r0, #0
   23cc4:	blt	23cd8 <strspn@plt+0x205c8>
   23cc8:	mov	r0, #0
   23ccc:	str	r4, [r9]
   23cd0:	add	sp, sp, #20
   23cd4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23cd8:	mov	r0, r4
   23cdc:	bl	2224c <strspn@plt+0x1eb3c>
   23ce0:	mov	r0, r5
   23ce4:	add	sp, sp, #20
   23ce8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23cec:	mvn	r0, #11
   23cf0:	b	23ce4 <strspn@plt+0x205d4>
   23cf4:	ldr	r0, [pc, #304]	; 23e2c <strspn@plt+0x2071c>
   23cf8:	movw	r2, #711	; 0x2c7
   23cfc:	ldr	r1, [pc, #300]	; 23e30 <strspn@plt+0x20720>
   23d00:	ldr	r3, [pc, #300]	; 23e34 <strspn@plt+0x20724>
   23d04:	add	r0, pc, r0
   23d08:	add	r1, pc, r1
   23d0c:	add	r3, pc, r3
   23d10:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23d14:	mvn	r0, #106	; 0x6a
   23d18:	b	23ce4 <strspn@plt+0x205d4>
   23d1c:	mov	r0, r2
   23d20:	bl	19f90 <strspn@plt+0x16880>
   23d24:	cmp	r0, #0
   23d28:	bne	23bcc <strspn@plt+0x204bc>
   23d2c:	ldr	r0, [pc, #260]	; 23e38 <strspn@plt+0x20728>
   23d30:	movw	r2, #713	; 0x2c9
   23d34:	ldr	r1, [pc, #256]	; 23e3c <strspn@plt+0x2072c>
   23d38:	ldr	r3, [pc, #256]	; 23e40 <strspn@plt+0x20730>
   23d3c:	add	r0, pc, r0
   23d40:	add	r1, pc, r1
   23d44:	add	r3, pc, r3
   23d48:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23d4c:	mvn	r0, #21
   23d50:	b	23ce4 <strspn@plt+0x205d4>
   23d54:	ldr	r0, [pc, #232]	; 23e44 <strspn@plt+0x20734>
   23d58:	mov	r2, #712	; 0x2c8
   23d5c:	ldr	r1, [pc, #228]	; 23e48 <strspn@plt+0x20738>
   23d60:	ldr	r3, [pc, #228]	; 23e4c <strspn@plt+0x2073c>
   23d64:	add	r0, pc, r0
   23d68:	add	r1, pc, r1
   23d6c:	add	r3, pc, r3
   23d70:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23d74:	mvn	r0, #106	; 0x6a
   23d78:	b	23ce4 <strspn@plt+0x205d4>
   23d7c:	ldr	r0, [pc, #204]	; 23e50 <strspn@plt+0x20740>
   23d80:	movw	r2, #717	; 0x2cd
   23d84:	ldr	r1, [pc, #200]	; 23e54 <strspn@plt+0x20744>
   23d88:	ldr	r3, [pc, #200]	; 23e58 <strspn@plt+0x20748>
   23d8c:	add	r0, pc, r0
   23d90:	add	r1, pc, r1
   23d94:	add	r3, pc, r3
   23d98:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23d9c:	mvn	r0, #21
   23da0:	b	23ce4 <strspn@plt+0x205d4>
   23da4:	ldr	r0, [pc, #176]	; 23e5c <strspn@plt+0x2074c>
   23da8:	mov	r2, #716	; 0x2cc
   23dac:	ldr	r1, [pc, #172]	; 23e60 <strspn@plt+0x20750>
   23db0:	ldr	r3, [pc, #172]	; 23e64 <strspn@plt+0x20754>
   23db4:	add	r0, pc, r0
   23db8:	add	r1, pc, r1
   23dbc:	add	r3, pc, r3
   23dc0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23dc4:	mvn	r0, #21
   23dc8:	b	23ce4 <strspn@plt+0x205d4>
   23dcc:	mov	r0, r6
   23dd0:	bl	19ec0 <strspn@plt+0x167b0>
   23dd4:	cmp	r0, #0
   23dd8:	bne	23be4 <strspn@plt+0x204d4>
   23ddc:	ldr	r0, [pc, #132]	; 23e68 <strspn@plt+0x20758>
   23de0:	movw	r2, #715	; 0x2cb
   23de4:	ldr	r1, [pc, #128]	; 23e6c <strspn@plt+0x2075c>
   23de8:	ldr	r3, [pc, #128]	; 23e70 <strspn@plt+0x20760>
   23dec:	add	r0, pc, r0
   23df0:	add	r1, pc, r1
   23df4:	add	r3, pc, r3
   23df8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23dfc:	mvn	r0, #21
   23e00:	b	23ce4 <strspn@plt+0x205d4>
   23e04:	ldr	r0, [pc, #104]	; 23e74 <strspn@plt+0x20764>
   23e08:	movw	r2, #714	; 0x2ca
   23e0c:	ldr	r1, [pc, #100]	; 23e78 <strspn@plt+0x20768>
   23e10:	ldr	r3, [pc, #100]	; 23e7c <strspn@plt+0x2076c>
   23e14:	add	r0, pc, r0
   23e18:	add	r1, pc, r1
   23e1c:	add	r3, pc, r3
   23e20:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   23e24:	mvn	r0, #21
   23e28:	b	23ce4 <strspn@plt+0x205d4>
   23e2c:	andeq	sl, r2, r0, asr #9
   23e30:			; <UNDEFINED> instruction: 0x0002acbc
   23e34:	andeq	sl, r2, r8, ror #15
   23e38:	andeq	sl, r2, r0, ror #29
   23e3c:	andeq	sl, r2, r4, lsl #25
   23e40:			; <UNDEFINED> instruction: 0x0002a7b0
   23e44:	muleq	r2, r4, r2
   23e48:	andeq	sl, r2, ip, asr ip
   23e4c:	andeq	sl, r2, r8, lsl #15
   23e50:	andeq	pc, r2, ip, ror r5	; <UNPREDICTABLE>
   23e54:	andeq	sl, r2, r4, lsr ip
   23e58:	andeq	sl, r2, r0, ror #14
   23e5c:	ldrdeq	sl, [r2], -r0
   23e60:	andeq	sl, r2, ip, lsl #24
   23e64:	andeq	sl, r2, r8, lsr r7
   23e68:	andeq	sl, r2, r4, ror #28
   23e6c:	ldrdeq	sl, [r2], -r4
   23e70:	andeq	sl, r2, r0, lsl #14
   23e74:	andeq	r8, r2, r4, ror r4
   23e78:	andeq	sl, r2, ip, lsr #23
   23e7c:	ldrdeq	sl, [r2], -r8
   23e80:	mov	r2, r1
   23e84:	mov	r1, #2
   23e88:	b	234f8 <strspn@plt+0x1fde8>
   23e8c:	cmp	r0, #0
   23e90:	mov	ip, r1
   23e94:	push	{r3, r4, r5, r6, r7, lr}
   23e98:	beq	23eec <strspn@plt+0x207dc>
   23e9c:	cmp	r1, #0
   23ea0:	beq	23f0c <strspn@plt+0x207fc>
   23ea4:	ldrb	r7, [ip, #180]	; 0xb4
   23ea8:	mov	r6, #392	; 0x188
   23eac:	ldr	r1, [pc, #120]	; 23f2c <strspn@plt+0x2081c>
   23eb0:	mov	r4, #805306368	; 0x30000000
   23eb4:	orr	r7, r7, #2
   23eb8:	strb	r7, [ip, #180]	; 0xb4
   23ebc:	add	r1, pc, r1
   23ec0:	str	r1, [ip, #172]	; 0xac
   23ec4:	str	r1, [ip, #32]
   23ec8:	mov	r5, #0
   23ecc:	ldrd	r0, [r0, r6]
   23ed0:	ldrd	r2, [ip, #56]	; 0x38
   23ed4:	and	r0, r0, r4
   23ed8:	and	r1, r1, r5
   23edc:	orr	r2, r2, r0
   23ee0:	orr	r3, r3, r1
   23ee4:	strd	r2, [ip, #56]	; 0x38
   23ee8:	pop	{r3, r4, r5, r6, r7, pc}
   23eec:	ldr	r0, [pc, #60]	; 23f30 <strspn@plt+0x20820>
   23ef0:	movw	r2, #890	; 0x37a
   23ef4:	ldr	r1, [pc, #56]	; 23f34 <strspn@plt+0x20824>
   23ef8:	ldr	r3, [pc, #56]	; 23f38 <strspn@plt+0x20828>
   23efc:	add	r0, pc, r0
   23f00:	add	r1, pc, r1
   23f04:	add	r3, pc, r3
   23f08:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23f0c:	ldr	r0, [pc, #40]	; 23f3c <strspn@plt+0x2082c>
   23f10:	movw	r2, #891	; 0x37b
   23f14:	ldr	r1, [pc, #36]	; 23f40 <strspn@plt+0x20830>
   23f18:	ldr	r3, [pc, #36]	; 23f44 <strspn@plt+0x20834>
   23f1c:	add	r0, pc, r0
   23f20:	add	r1, pc, r1
   23f24:	add	r3, pc, r3
   23f28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23f2c:	andeq	r5, r2, r8, asr #5
   23f30:	andeq	sl, r2, r8, asr #5
   23f34:	andeq	sl, r2, r4, asr #21
   23f38:	strdeq	sl, [r2], -r4
   23f3c:	andeq	pc, r2, ip, ror #7
   23f40:	andeq	sl, r2, r4, lsr #21
   23f44:	ldrdeq	sl, [r2], -r4
   23f48:	cmp	r0, #0
   23f4c:	mov	ip, r1
   23f50:	push	{r3, r4, r5, r6, r7, lr}
   23f54:	beq	23fa8 <strspn@plt+0x20898>
   23f58:	cmp	r1, #0
   23f5c:	beq	23fc8 <strspn@plt+0x208b8>
   23f60:	ldrb	r7, [ip, #180]	; 0xb4
   23f64:	mov	r6, #392	; 0x188
   23f68:	ldr	r1, [pc, #120]	; 23fe8 <strspn@plt+0x208d8>
   23f6c:	mov	r4, #805306368	; 0x30000000
   23f70:	orr	r7, r7, #1
   23f74:	strb	r7, [ip, #180]	; 0xb4
   23f78:	add	r1, pc, r1
   23f7c:	str	r1, [ip, #172]	; 0xac
   23f80:	str	r1, [ip, #32]
   23f84:	mov	r5, #0
   23f88:	ldrd	r0, [r0, r6]
   23f8c:	ldrd	r2, [ip, #56]	; 0x38
   23f90:	and	r0, r0, r4
   23f94:	and	r1, r1, r5
   23f98:	orr	r2, r2, r0
   23f9c:	orr	r3, r3, r1
   23fa0:	strd	r2, [ip, #56]	; 0x38
   23fa4:	pop	{r3, r4, r5, r6, r7, pc}
   23fa8:	ldr	r0, [pc, #60]	; 23fec <strspn@plt+0x208dc>
   23fac:	movw	r2, #899	; 0x383
   23fb0:	ldr	r1, [pc, #56]	; 23ff0 <strspn@plt+0x208e0>
   23fb4:	ldr	r3, [pc, #56]	; 23ff4 <strspn@plt+0x208e4>
   23fb8:	add	r0, pc, r0
   23fbc:	add	r1, pc, r1
   23fc0:	add	r3, pc, r3
   23fc4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23fc8:	ldr	r0, [pc, #40]	; 23ff8 <strspn@plt+0x208e8>
   23fcc:	mov	r2, #900	; 0x384
   23fd0:	ldr	r1, [pc, #36]	; 23ffc <strspn@plt+0x208ec>
   23fd4:	ldr	r3, [pc, #36]	; 24000 <strspn@plt+0x208f0>
   23fd8:	add	r0, pc, r0
   23fdc:	add	r1, pc, r1
   23fe0:	add	r3, pc, r3
   23fe4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   23fe8:			; <UNDEFINED> instruction: 0x000281b8
   23fec:	andeq	sl, r2, ip, lsl #4
   23ff0:	andeq	sl, r2, r8, lsl #20
   23ff4:	andeq	fp, r2, ip, lsr #5
   23ff8:	andeq	pc, r2, r0, lsr r3	; <UNPREDICTABLE>
   23ffc:	andeq	sl, r2, r8, ror #19
   24000:	andeq	fp, r2, ip, lsl #5
   24004:	push	{r4, lr}
   24008:	subs	r4, r0, #0
   2400c:	beq	2402c <strspn@plt+0x2091c>
   24010:	ldr	r3, [r4]
   24014:	cmp	r3, #0
   24018:	addne	r3, r3, #1
   2401c:	strne	r3, [r4]
   24020:	beq	24050 <strspn@plt+0x20940>
   24024:	mov	r0, r4
   24028:	pop	{r4, pc}
   2402c:	ldr	r0, [pc, #60]	; 24070 <strspn@plt+0x20960>
   24030:	mov	r2, #960	; 0x3c0
   24034:	ldr	r1, [pc, #56]	; 24074 <strspn@plt+0x20964>
   24038:	ldr	r3, [pc, #56]	; 24078 <strspn@plt+0x20968>
   2403c:	add	r0, pc, r0
   24040:	add	r1, pc, r1
   24044:	add	r3, pc, r3
   24048:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2404c:	b	24024 <strspn@plt+0x20914>
   24050:	ldr	r0, [pc, #36]	; 2407c <strspn@plt+0x2096c>
   24054:	movw	r2, #962	; 0x3c2
   24058:	ldr	r1, [pc, #32]	; 24080 <strspn@plt+0x20970>
   2405c:	ldr	r3, [pc, #32]	; 24084 <strspn@plt+0x20974>
   24060:	add	r0, pc, r0
   24064:	add	r1, pc, r1
   24068:	add	r3, pc, r3
   2406c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24070:	andeq	pc, r2, ip, asr #5
   24074:	andeq	sl, r2, r4, lsl #19
   24078:	andeq	sl, r2, r4, lsl #9
   2407c:	andeq	sl, r2, r4, asr #24
   24080:	andeq	sl, r2, r0, ror #18
   24084:	andeq	sl, r2, r0, ror #8
   24088:	push	{r3, lr}
   2408c:	subs	r3, r0, #0
   24090:	beq	240b4 <strspn@plt+0x209a4>
   24094:	ldr	r2, [r3]
   24098:	cmp	r2, #0
   2409c:	beq	240bc <strspn@plt+0x209ac>
   240a0:	sub	r2, r2, #1
   240a4:	str	r2, [r3]
   240a8:	cmp	r2, #0
   240ac:	bne	240b4 <strspn@plt+0x209a4>
   240b0:	bl	2224c <strspn@plt+0x1eb3c>
   240b4:	mov	r0, #0
   240b8:	pop	{r3, pc}
   240bc:	ldr	r0, [pc, #24]	; 240dc <strspn@plt+0x209cc>
   240c0:	movw	r2, #973	; 0x3cd
   240c4:	ldr	r1, [pc, #20]	; 240e0 <strspn@plt+0x209d0>
   240c8:	ldr	r3, [pc, #20]	; 240e4 <strspn@plt+0x209d4>
   240cc:	add	r0, pc, r0
   240d0:	add	r1, pc, r1
   240d4:	add	r3, pc, r3
   240d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   240dc:	ldrdeq	sl, [r2], -r8
   240e0:	strdeq	sl, [r2], -r4
   240e4:	andeq	sl, r2, r4, lsr #11
   240e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   240ec:	subs	r4, r0, #0
   240f0:	sub	sp, sp, #20
   240f4:	mov	r8, r1
   240f8:	mov	r5, r2
   240fc:	mov	r6, r3
   24100:	ldr	r7, [sp, #48]	; 0x30
   24104:	beq	242e0 <strspn@plt+0x20bd0>
   24108:	ldr	r3, [r4, #4]
   2410c:	cmp	r3, #0
   24110:	beq	242b8 <strspn@plt+0x20ba8>
   24114:	mov	r0, r2
   24118:	bl	19d70 <strspn@plt+0x16660>
   2411c:	cmp	r0, #0
   24120:	beq	24290 <strspn@plt+0x20b80>
   24124:	mov	r0, r6
   24128:	bl	19ec0 <strspn@plt+0x167b0>
   2412c:	cmp	r0, #0
   24130:	beq	24268 <strspn@plt+0x20b58>
   24134:	mov	r0, r7
   24138:	bl	1a084 <strspn@plt+0x16974>
   2413c:	cmp	r0, #0
   24140:	beq	24240 <strspn@plt+0x20b30>
   24144:	cmp	r8, #0
   24148:	beq	24218 <strspn@plt+0x20b08>
   2414c:	mov	r0, r4
   24150:	mov	r1, #4
   24154:	bl	21f14 <strspn@plt+0x1e804>
   24158:	subs	r4, r0, #0
   2415c:	beq	24210 <strspn@plt+0x20b00>
   24160:	ldr	ip, [r4, #244]	; 0xf4
   24164:	mov	lr, #111	; 0x6f
   24168:	add	r1, r4, #16
   2416c:	mov	r2, #1
   24170:	mov	r3, #0
   24174:	ldrb	r9, [ip, #2]
   24178:	orr	r9, r9, #1
   2417c:	strb	r9, [ip, #2]
   24180:	str	r5, [sp, #4]
   24184:	str	lr, [sp]
   24188:	str	r1, [sp, #8]
   2418c:	bl	21700 <strspn@plt+0x1dff0>
   24190:	subs	r5, r0, #0
   24194:	blt	241fc <strspn@plt+0x20aec>
   24198:	str	r6, [sp, #4]
   2419c:	add	r3, r4, #20
   241a0:	mov	r6, #115	; 0x73
   241a4:	str	r3, [sp, #8]
   241a8:	str	r6, [sp]
   241ac:	mov	r0, r4
   241b0:	mov	r2, #2
   241b4:	mov	r3, #0
   241b8:	bl	21700 <strspn@plt+0x1dff0>
   241bc:	subs	r5, r0, #0
   241c0:	blt	241fc <strspn@plt+0x20aec>
   241c4:	add	r3, r4, #24
   241c8:	str	r6, [sp]
   241cc:	str	r3, [sp, #8]
   241d0:	mov	r0, r4
   241d4:	str	r7, [sp, #4]
   241d8:	mov	r2, #3
   241dc:	mov	r3, #0
   241e0:	bl	21700 <strspn@plt+0x1dff0>
   241e4:	subs	r5, r0, #0
   241e8:	blt	241fc <strspn@plt+0x20aec>
   241ec:	mov	r0, #0
   241f0:	str	r4, [r8]
   241f4:	add	sp, sp, #20
   241f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   241fc:	mov	r0, r4
   24200:	bl	24088 <strspn@plt+0x20978>
   24204:	mov	r0, r5
   24208:	add	sp, sp, #20
   2420c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24210:	mvn	r0, #11
   24214:	b	24208 <strspn@plt+0x20af8>
   24218:	ldr	r0, [pc, #232]	; 24308 <strspn@plt+0x20bf8>
   2421c:	movw	r2, #674	; 0x2a2
   24220:	ldr	r1, [pc, #228]	; 2430c <strspn@plt+0x20bfc>
   24224:	ldr	r3, [pc, #228]	; 24310 <strspn@plt+0x20c00>
   24228:	add	r0, pc, r0
   2422c:	add	r1, pc, r1
   24230:	add	r3, pc, r3
   24234:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24238:	mvn	r0, #21
   2423c:	b	24208 <strspn@plt+0x20af8>
   24240:	ldr	r0, [pc, #204]	; 24314 <strspn@plt+0x20c04>
   24244:	movw	r2, #673	; 0x2a1
   24248:	ldr	r1, [pc, #200]	; 24318 <strspn@plt+0x20c08>
   2424c:	ldr	r3, [pc, #200]	; 2431c <strspn@plt+0x20c0c>
   24250:	add	r0, pc, r0
   24254:	add	r1, pc, r1
   24258:	add	r3, pc, r3
   2425c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24260:	mvn	r0, #21
   24264:	b	24208 <strspn@plt+0x20af8>
   24268:	ldr	r0, [pc, #176]	; 24320 <strspn@plt+0x20c10>
   2426c:	mov	r2, #672	; 0x2a0
   24270:	ldr	r1, [pc, #172]	; 24324 <strspn@plt+0x20c14>
   24274:	ldr	r3, [pc, #172]	; 24328 <strspn@plt+0x20c18>
   24278:	add	r0, pc, r0
   2427c:	add	r1, pc, r1
   24280:	add	r3, pc, r3
   24284:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24288:	mvn	r0, #21
   2428c:	b	24208 <strspn@plt+0x20af8>
   24290:	ldr	r0, [pc, #148]	; 2432c <strspn@plt+0x20c1c>
   24294:	movw	r2, #671	; 0x29f
   24298:	ldr	r1, [pc, #144]	; 24330 <strspn@plt+0x20c20>
   2429c:	ldr	r3, [pc, #144]	; 24334 <strspn@plt+0x20c24>
   242a0:	add	r0, pc, r0
   242a4:	add	r1, pc, r1
   242a8:	add	r3, pc, r3
   242ac:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   242b0:	mvn	r0, #21
   242b4:	b	24208 <strspn@plt+0x20af8>
   242b8:	ldr	r0, [pc, #120]	; 24338 <strspn@plt+0x20c28>
   242bc:	movw	r2, #670	; 0x29e
   242c0:	ldr	r1, [pc, #116]	; 2433c <strspn@plt+0x20c2c>
   242c4:	ldr	r3, [pc, #116]	; 24340 <strspn@plt+0x20c30>
   242c8:	add	r0, pc, r0
   242cc:	add	r1, pc, r1
   242d0:	add	r3, pc, r3
   242d4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   242d8:	mvn	r0, #106	; 0x6a
   242dc:	b	24208 <strspn@plt+0x20af8>
   242e0:	ldr	r0, [pc, #92]	; 24344 <strspn@plt+0x20c34>
   242e4:	movw	r2, #669	; 0x29d
   242e8:	ldr	r1, [pc, #88]	; 24348 <strspn@plt+0x20c38>
   242ec:	ldr	r3, [pc, #88]	; 2434c <strspn@plt+0x20c3c>
   242f0:	add	r0, pc, r0
   242f4:	add	r1, pc, r1
   242f8:	add	r3, pc, r3
   242fc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24300:	mvn	r0, #106	; 0x6a
   24304:	b	24208 <strspn@plt+0x20af8>
   24308:	andeq	pc, r2, r0, ror #1
   2430c:	muleq	r2, r8, r7
   24310:	andeq	sl, r2, r0, lsr pc
   24314:	andeq	sl, r2, r4, lsr sl
   24318:	andeq	sl, r2, r0, ror r7
   2431c:	andeq	sl, r2, r8, lsl #30
   24320:	andeq	sl, r2, ip, lsr sl
   24324:	andeq	sl, r2, r8, asr #14
   24328:	andeq	sl, r2, r0, ror #29
   2432c:	andeq	r7, r2, r8, ror #31
   24330:	andeq	sl, r2, r0, lsr #14
   24334:			; <UNDEFINED> instruction: 0x0002aeb8
   24338:	andeq	r7, r2, r0, lsr sp
   2433c:	strdeq	sl, [r2], -r8
   24340:	muleq	r2, r0, lr
   24344:	ldrdeq	r9, [r2], -r4
   24348:	ldrdeq	sl, [r2], -r0
   2434c:	andeq	sl, r2, r8, ror #28
   24350:	push	{r4, lr}
   24354:	subs	r4, r0, #0
   24358:	beq	24364 <strspn@plt+0x20c54>
   2435c:	ldr	r0, [r4, #16]
   24360:	pop	{r4, pc}
   24364:	ldr	r0, [pc, #32]	; 2438c <strspn@plt+0x20c7c>
   24368:	movw	r2, #1037	; 0x40d
   2436c:	ldr	r1, [pc, #28]	; 24390 <strspn@plt+0x20c80>
   24370:	ldr	r3, [pc, #28]	; 24394 <strspn@plt+0x20c84>
   24374:	add	r0, pc, r0
   24378:	add	r1, pc, r1
   2437c:	add	r3, pc, r3
   24380:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24384:	mov	r0, r4
   24388:	pop	{r4, pc}
   2438c:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   24390:	andeq	sl, r2, ip, asr #12
   24394:	strdeq	sl, [r2], -r4
   24398:	push	{r4, lr}
   2439c:	subs	r4, r0, #0
   243a0:	beq	243ac <strspn@plt+0x20c9c>
   243a4:	ldr	r0, [r4, #20]
   243a8:	pop	{r4, pc}
   243ac:	ldr	r0, [pc, #32]	; 243d4 <strspn@plt+0x20cc4>
   243b0:	movw	r2, #1043	; 0x413
   243b4:	ldr	r1, [pc, #28]	; 243d8 <strspn@plt+0x20cc8>
   243b8:	ldr	r3, [pc, #28]	; 243dc <strspn@plt+0x20ccc>
   243bc:	add	r0, pc, r0
   243c0:	add	r1, pc, r1
   243c4:	add	r3, pc, r3
   243c8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   243cc:	mov	r0, r4
   243d0:	pop	{r4, pc}
   243d4:	andeq	lr, r2, ip, asr #30
   243d8:	andeq	sl, r2, r4, lsl #12
   243dc:	ldrdeq	sl, [r2], -ip
   243e0:	push	{r4, lr}
   243e4:	subs	r4, r0, #0
   243e8:	beq	243f4 <strspn@plt+0x20ce4>
   243ec:	ldr	r0, [r4, #24]
   243f0:	pop	{r4, pc}
   243f4:	ldr	r0, [pc, #32]	; 2441c <strspn@plt+0x20d0c>
   243f8:	movw	r2, #1049	; 0x419
   243fc:	ldr	r1, [pc, #28]	; 24420 <strspn@plt+0x20d10>
   24400:	ldr	r3, [pc, #28]	; 24424 <strspn@plt+0x20d14>
   24404:	add	r0, pc, r0
   24408:	add	r1, pc, r1
   2440c:	add	r3, pc, r3
   24410:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24414:	mov	r0, r4
   24418:	pop	{r4, pc}
   2441c:	andeq	lr, r2, r4, lsl #30
   24420:			; <UNDEFINED> instruction: 0x0002a5bc
   24424:	andeq	sl, r2, r4, lsr #6
   24428:	push	{r4, lr}
   2442c:	subs	r4, r0, #0
   24430:	beq	2443c <strspn@plt+0x20d2c>
   24434:	ldr	r0, [r4, #28]
   24438:	pop	{r4, pc}
   2443c:	ldr	r0, [pc, #32]	; 24464 <strspn@plt+0x20d54>
   24440:	movw	r2, #1055	; 0x41f
   24444:	ldr	r1, [pc, #28]	; 24468 <strspn@plt+0x20d58>
   24448:	ldr	r3, [pc, #28]	; 2446c <strspn@plt+0x20d5c>
   2444c:	add	r0, pc, r0
   24450:	add	r1, pc, r1
   24454:	add	r3, pc, r3
   24458:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2445c:	mov	r0, r4
   24460:	pop	{r4, pc}
   24464:			; <UNDEFINED> instruction: 0x0002eebc
   24468:	andeq	sl, r2, r4, ror r5
   2446c:	andeq	sl, r2, r8, lsl r3
   24470:	push	{r4, lr}
   24474:	subs	r4, r0, #0
   24478:	beq	24484 <strspn@plt+0x20d74>
   2447c:	ldr	r0, [r4, #32]
   24480:	pop	{r4, pc}
   24484:	ldr	r0, [pc, #32]	; 244ac <strspn@plt+0x20d9c>
   24488:	movw	r2, #1061	; 0x425
   2448c:	ldr	r1, [pc, #28]	; 244b0 <strspn@plt+0x20da0>
   24490:	ldr	r3, [pc, #28]	; 244b4 <strspn@plt+0x20da4>
   24494:	add	r0, pc, r0
   24498:	add	r1, pc, r1
   2449c:	add	r3, pc, r3
   244a0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   244a4:	mov	r0, r4
   244a8:	pop	{r4, pc}
   244ac:	andeq	lr, r2, r4, ror lr
   244b0:	andeq	sl, r2, ip, lsr #10
   244b4:	strdeq	sl, [r2], -r0
   244b8:	push	{r4, lr}
   244bc:	subs	r4, r0, #0
   244c0:	beq	244d8 <strspn@plt+0x20dc8>
   244c4:	ldrd	r2, [r4, #56]	; 0x38
   244c8:	orrs	r1, r2, r3
   244cc:	addne	r0, r4, #48	; 0x30
   244d0:	moveq	r0, #0
   244d4:	pop	{r4, pc}
   244d8:	ldr	r0, [pc, #32]	; 24500 <strspn@plt+0x20df0>
   244dc:	movw	r2, #1107	; 0x453
   244e0:	ldr	r1, [pc, #28]	; 24504 <strspn@plt+0x20df4>
   244e4:	ldr	r3, [pc, #28]	; 24508 <strspn@plt+0x20df8>
   244e8:	add	r0, pc, r0
   244ec:	add	r1, pc, r1
   244f0:	add	r3, pc, r3
   244f4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   244f8:	mov	r0, r4
   244fc:	pop	{r4, pc}
   24500:	andeq	lr, r2, r0, lsr #28
   24504:	ldrdeq	sl, [r2], -r8
   24508:	andeq	sl, r2, r0, asr #27
   2450c:	push	{r3, r4, r5, lr}
   24510:	subs	r4, r0, #0
   24514:	mov	r5, r2
   24518:	beq	24584 <strspn@plt+0x20e74>
   2451c:	ldr	r3, [r4, #244]	; 0xf4
   24520:	ldrb	r3, [r3, #1]
   24524:	cmp	r3, #4
   24528:	beq	24534 <strspn@plt+0x20e24>
   2452c:	mov	r0, #0
   24530:	pop	{r3, r4, r5, pc}
   24534:	cmp	r1, #0
   24538:	beq	24554 <strspn@plt+0x20e44>
   2453c:	ldr	r0, [r4, #20]
   24540:	cmp	r0, #0
   24544:	popeq	{r3, r4, r5, pc}
   24548:	bl	2fc0 <strcmp@plt>
   2454c:	cmp	r0, #0
   24550:	bne	2452c <strspn@plt+0x20e1c>
   24554:	cmp	r5, #0
   24558:	beq	2457c <strspn@plt+0x20e6c>
   2455c:	ldr	r0, [r4, #24]
   24560:	cmp	r0, #0
   24564:	popeq	{r3, r4, r5, pc}
   24568:	mov	r1, r5
   2456c:	bl	2fc0 <strcmp@plt>
   24570:	rsbs	r0, r0, #1
   24574:	movcc	r0, #0
   24578:	pop	{r3, r4, r5, pc}
   2457c:	mov	r0, #1
   24580:	pop	{r3, r4, r5, pc}
   24584:	ldr	r0, [pc, #32]	; 245ac <strspn@plt+0x20e9c>
   24588:	mov	r2, #1120	; 0x460
   2458c:	ldr	r1, [pc, #28]	; 245b0 <strspn@plt+0x20ea0>
   24590:	ldr	r3, [pc, #28]	; 245b4 <strspn@plt+0x20ea4>
   24594:	add	r0, pc, r0
   24598:	add	r1, pc, r1
   2459c:	add	r3, pc, r3
   245a0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   245a4:	mvn	r0, #21
   245a8:	pop	{r3, r4, r5, pc}
   245ac:	andeq	lr, r2, r4, ror sp
   245b0:	andeq	sl, r2, ip, lsr #8
   245b4:	andeq	sl, r2, r4, asr #26
   245b8:	push	{r3, r4, r5, lr}
   245bc:	subs	r4, r0, #0
   245c0:	mov	r5, r2
   245c4:	beq	24630 <strspn@plt+0x20f20>
   245c8:	ldr	r3, [r4, #244]	; 0xf4
   245cc:	ldrb	r3, [r3, #1]
   245d0:	cmp	r3, #1
   245d4:	beq	245e0 <strspn@plt+0x20ed0>
   245d8:	mov	r0, #0
   245dc:	pop	{r3, r4, r5, pc}
   245e0:	cmp	r1, #0
   245e4:	beq	24600 <strspn@plt+0x20ef0>
   245e8:	ldr	r0, [r4, #20]
   245ec:	cmp	r0, #0
   245f0:	popeq	{r3, r4, r5, pc}
   245f4:	bl	2fc0 <strcmp@plt>
   245f8:	cmp	r0, #0
   245fc:	bne	245d8 <strspn@plt+0x20ec8>
   24600:	cmp	r5, #0
   24604:	beq	24628 <strspn@plt+0x20f18>
   24608:	ldr	r0, [r4, #24]
   2460c:	cmp	r0, #0
   24610:	popeq	{r3, r4, r5, pc}
   24614:	mov	r1, r5
   24618:	bl	2fc0 <strcmp@plt>
   2461c:	rsbs	r0, r0, #1
   24620:	movcc	r0, #0
   24624:	pop	{r3, r4, r5, pc}
   24628:	mov	r0, #1
   2462c:	pop	{r3, r4, r5, pc}
   24630:	ldr	r0, [pc, #32]	; 24658 <strspn@plt+0x20f48>
   24634:	movw	r2, #1139	; 0x473
   24638:	ldr	r1, [pc, #28]	; 2465c <strspn@plt+0x20f4c>
   2463c:	ldr	r3, [pc, #28]	; 24660 <strspn@plt+0x20f50>
   24640:	add	r0, pc, r0
   24644:	add	r1, pc, r1
   24648:	add	r3, pc, r3
   2464c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24650:	mvn	r0, #21
   24654:	pop	{r3, r4, r5, pc}
   24658:	andeq	lr, r2, r8, asr #25
   2465c:	andeq	sl, r2, r0, lsl #7
   24660:	andeq	sl, r2, r8, lsr #6
   24664:	push	{r3, lr}
   24668:	subs	r3, r0, #0
   2466c:	beq	246a8 <strspn@plt+0x20f98>
   24670:	ldrb	r2, [r3, #240]	; 0xf0
   24674:	ands	r0, r2, #1
   24678:	bne	246f8 <strspn@plt+0x20fe8>
   2467c:	ldr	r3, [r3, #244]	; 0xf4
   24680:	ldrb	ip, [r3, #1]
   24684:	cmp	ip, #1
   24688:	bne	246d0 <strspn@plt+0x20fc0>
   2468c:	ldrb	r2, [r3, #2]
   24690:	cmp	r1, #0
   24694:	bicne	r2, r2, #1
   24698:	orreq	r2, r2, #1
   2469c:	moveq	r0, r1
   246a0:	strb	r2, [r3, #2]
   246a4:	pop	{r3, pc}
   246a8:	ldr	r0, [pc, #112]	; 24720 <strspn@plt+0x21010>
   246ac:	movw	r2, #1166	; 0x48e
   246b0:	ldr	r1, [pc, #108]	; 24724 <strspn@plt+0x21014>
   246b4:	ldr	r3, [pc, #108]	; 24728 <strspn@plt+0x21018>
   246b8:	add	r0, pc, r0
   246bc:	add	r1, pc, r1
   246c0:	add	r3, pc, r3
   246c4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   246c8:	mvn	r0, #21
   246cc:	pop	{r3, pc}
   246d0:	ldr	r0, [pc, #84]	; 2472c <strspn@plt+0x2101c>
   246d4:	mov	r2, #1168	; 0x490
   246d8:	ldr	r1, [pc, #80]	; 24730 <strspn@plt+0x21020>
   246dc:	ldr	r3, [pc, #80]	; 24734 <strspn@plt+0x21024>
   246e0:	add	r0, pc, r0
   246e4:	add	r1, pc, r1
   246e8:	add	r3, pc, r3
   246ec:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   246f0:	mvn	r0, #0
   246f4:	pop	{r3, pc}
   246f8:	ldr	r0, [pc, #56]	; 24738 <strspn@plt+0x21028>
   246fc:	movw	r2, #1167	; 0x48f
   24700:	ldr	r1, [pc, #52]	; 2473c <strspn@plt+0x2102c>
   24704:	ldr	r3, [pc, #52]	; 24740 <strspn@plt+0x21030>
   24708:	add	r0, pc, r0
   2470c:	add	r1, pc, r1
   24710:	add	r3, pc, r3
   24714:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24718:	mvn	r0, #0
   2471c:	pop	{r3, pc}
   24720:	andeq	lr, r2, r0, asr ip
   24724:	andeq	sl, r2, r8, lsl #6
   24728:	andeq	sl, r2, ip, lsr #2
   2472c:	andeq	r7, r2, r0, ror r9
   24730:	andeq	sl, r2, r0, ror #5
   24734:	andeq	sl, r2, r4, lsl #2
   24738:	andeq	sl, r2, r0, lsl #12
   2473c:			; <UNDEFINED> instruction: 0x0002a2b8
   24740:	ldrdeq	sl, [r2], -ip
   24744:	push	{r3, lr}
   24748:	subs	r3, r0, #0
   2474c:	beq	24780 <strspn@plt+0x21070>
   24750:	ldrb	r2, [r3, #240]	; 0xf0
   24754:	ands	r0, r2, #1
   24758:	bne	247a8 <strspn@plt+0x21098>
   2475c:	ldr	r3, [r3, #244]	; 0xf4
   24760:	cmp	r1, #0
   24764:	moveq	r0, r1
   24768:	ldrbne	r2, [r3, #2]
   2476c:	ldrbeq	r2, [r3, #2]
   24770:	bicne	r2, r2, #2
   24774:	orreq	r2, r2, #2
   24778:	strb	r2, [r3, #2]
   2477c:	pop	{r3, pc}
   24780:	ldr	r0, [pc, #72]	; 247d0 <strspn@plt+0x210c0>
   24784:	movw	r2, #1179	; 0x49b
   24788:	ldr	r1, [pc, #68]	; 247d4 <strspn@plt+0x210c4>
   2478c:	ldr	r3, [pc, #68]	; 247d8 <strspn@plt+0x210c8>
   24790:	add	r0, pc, r0
   24794:	add	r1, pc, r1
   24798:	add	r3, pc, r3
   2479c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   247a0:	mvn	r0, #21
   247a4:	pop	{r3, pc}
   247a8:	ldr	r0, [pc, #44]	; 247dc <strspn@plt+0x210cc>
   247ac:	movw	r2, #1180	; 0x49c
   247b0:	ldr	r1, [pc, #40]	; 247e0 <strspn@plt+0x210d0>
   247b4:	ldr	r3, [pc, #40]	; 247e4 <strspn@plt+0x210d4>
   247b8:	add	r0, pc, r0
   247bc:	add	r1, pc, r1
   247c0:	add	r3, pc, r3
   247c4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   247c8:	mvn	r0, #0
   247cc:	pop	{r3, pc}
   247d0:	andeq	lr, r2, r8, ror fp
   247d4:	andeq	sl, r2, r0, lsr r2
   247d8:	andeq	sl, r2, r8, lsr #19
   247dc:	andeq	sl, r2, r0, asr r5
   247e0:	andeq	sl, r2, r8, lsl #4
   247e4:	andeq	sl, r2, r0, lsl #19
   247e8:	push	{r3, lr}
   247ec:	subs	r3, r0, #0
   247f0:	beq	24824 <strspn@plt+0x21114>
   247f4:	ldrb	r2, [r3, #240]	; 0xf0
   247f8:	ands	r0, r2, #1
   247fc:	bne	2484c <strspn@plt+0x2113c>
   24800:	ldr	r3, [r3, #244]	; 0xf4
   24804:	cmp	r1, #0
   24808:	moveq	r0, r1
   2480c:	ldrbne	r2, [r3, #2]
   24810:	ldrbeq	r2, [r3, #2]
   24814:	orrne	r2, r2, #4
   24818:	biceq	r2, r2, #4
   2481c:	strb	r2, [r3, #2]
   24820:	pop	{r3, pc}
   24824:	ldr	r0, [pc, #72]	; 24874 <strspn@plt+0x21164>
   24828:	movw	r2, #1191	; 0x4a7
   2482c:	ldr	r1, [pc, #68]	; 24878 <strspn@plt+0x21168>
   24830:	ldr	r3, [pc, #68]	; 2487c <strspn@plt+0x2116c>
   24834:	add	r0, pc, r0
   24838:	add	r1, pc, r1
   2483c:	add	r3, pc, r3
   24840:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   24844:	mvn	r0, #21
   24848:	pop	{r3, pc}
   2484c:	ldr	r0, [pc, #44]	; 24880 <strspn@plt+0x21170>
   24850:	movw	r2, #1192	; 0x4a8
   24854:	ldr	r1, [pc, #40]	; 24884 <strspn@plt+0x21174>
   24858:	ldr	r3, [pc, #40]	; 24888 <strspn@plt+0x21178>
   2485c:	add	r0, pc, r0
   24860:	add	r1, pc, r1
   24864:	add	r3, pc, r3
   24868:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2486c:	mvn	r0, #0
   24870:	pop	{r3, pc}
   24874:	ldrdeq	lr, [r2], -r4
   24878:	andeq	sl, r2, ip, lsl #3
   2487c:	andeq	sl, r2, ip, asr r9
   24880:	andeq	sl, r2, ip, lsr #9
   24884:	andeq	sl, r2, r4, ror #2
   24888:	andeq	sl, r2, r4, lsr r9
   2488c:	push	{r4, r5, r6, lr}
   24890:	subs	r4, r0, #0
   24894:	beq	24924 <strspn@plt+0x21214>
   24898:	ldrb	r3, [r4, #240]	; 0xf0
   2489c:	lsrs	r3, r3, #7
   248a0:	bne	24908 <strspn@plt+0x211f8>
   248a4:	ldr	r1, [r4, #316]	; 0x13c
   248a8:	cmp	r1, #0
   248ac:	beq	248f4 <strspn@plt+0x211e4>
   248b0:	ldr	r6, [r4, #312]	; 0x138
   248b4:	cmp	r6, #0
   248b8:	beq	24944 <strspn@plt+0x21234>
   248bc:	mov	r0, #1
   248c0:	mov	r1, #40	; 0x28
   248c4:	bl	2f9c <calloc@plt>
   248c8:	subs	r5, r0, #0
   248cc:	strne	r5, [r6]
   248d0:	beq	24910 <strspn@plt+0x21200>
   248d4:	mvn	r3, #0
   248d8:	str	r3, [r5, #32]
   248dc:	ldr	r3, [r4, #316]	; 0x13c
   248e0:	mov	r0, r5
   248e4:	str	r5, [r4, #312]	; 0x138
   248e8:	add	r3, r3, #1
   248ec:	str	r3, [r4, #316]	; 0x13c
   248f0:	pop	{r4, r5, r6, pc}
   248f4:	add	r5, r4, #272	; 0x110
   248f8:	mov	r2, #40	; 0x28
   248fc:	mov	r0, r5
   24900:	bl	3434 <memset@plt>
   24904:	b	248d4 <strspn@plt+0x211c4>
   24908:	mov	r0, #0
   2490c:	pop	{r4, r5, r6, pc}
   24910:	ldrb	r3, [r4, #240]	; 0xf0
   24914:	mov	r0, r5
   24918:	orr	r3, r3, #128	; 0x80
   2491c:	strb	r3, [r4, #240]	; 0xf0
   24920:	pop	{r4, r5, r6, pc}
   24924:	ldr	r0, [pc, #56]	; 24964 <strspn@plt+0x21254>
   24928:	movw	r2, #1205	; 0x4b5
   2492c:	ldr	r1, [pc, #52]	; 24968 <strspn@plt+0x21258>
   24930:	ldr	r3, [pc, #52]	; 2496c <strspn@plt+0x2125c>
   24934:	add	r0, pc, r0
   24938:	add	r1, pc, r1
   2493c:	add	r3, pc, r3
   24940:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24944:	ldr	r0, [pc, #36]	; 24970 <strspn@plt+0x21260>
   24948:	movw	r2, #1214	; 0x4be
   2494c:	ldr	r1, [pc, #32]	; 24974 <strspn@plt+0x21264>
   24950:	ldr	r3, [pc, #32]	; 24978 <strspn@plt+0x21268>
   24954:	add	r0, pc, r0
   24958:	add	r1, pc, r1
   2495c:	add	r3, pc, r3
   24960:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24964:	ldrdeq	lr, [r2], -r4
   24968:	andeq	sl, r2, ip, lsl #1
   2496c:	ldrdeq	r9, [r2], -r8
   24970:	andeq	sl, r2, r0, asr #7
   24974:	andeq	sl, r2, ip, rrx
   24978:			; <UNDEFINED> instruction: 0x00029bb8
   2497c:	ldr	ip, [pc, #856]	; 24cdc <strspn@plt+0x215cc>
   24980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24984:	add	ip, pc, ip
   24988:	ldr	r5, [pc, #848]	; 24ce0 <strspn@plt+0x215d0>
   2498c:	mov	sl, r3
   24990:	mov	r3, ip
   24994:	sub	sp, sp, #20
   24998:	subs	r4, r0, #0
   2499c:	mov	r7, r2
   249a0:	ldr	r5, [ip, r5]
   249a4:	ldrb	r0, [sp, #56]	; 0x38
   249a8:	ldr	r3, [r5]
   249ac:	str	r3, [sp, #12]
   249b0:	beq	24c1c <strspn@plt+0x2150c>
   249b4:	cmp	r1, #0
   249b8:	beq	24c5c <strspn@plt+0x2154c>
   249bc:	ldrb	r3, [r4, #240]	; 0xf0
   249c0:	tst	r3, #1
   249c4:	bne	24c3c <strspn@plt+0x2152c>
   249c8:	lsrs	r3, r3, #7
   249cc:	bne	24ac8 <strspn@plt+0x213b8>
   249d0:	ldr	ip, [r4, #264]	; 0x108
   249d4:	rsb	r2, r1, #0
   249d8:	sub	r3, ip, #1
   249dc:	add	r3, r3, r1
   249e0:	and	r3, r2, r3
   249e4:	adds	r8, r3, r7
   249e8:	rsb	r3, ip, r3
   249ec:	add	r6, r3, r7
   249f0:	bcs	24ae4 <strspn@plt+0x213d4>
   249f4:	cmp	r6, #0
   249f8:	bne	24a34 <strspn@plt+0x21324>
   249fc:	str	r1, [sp, #8]
   24a00:	str	r8, [r4, #264]	; 0x108
   24a04:	mov	r1, r6
   24a08:	mov	r0, r4
   24a0c:	bl	21cf8 <strspn@plt+0x1e5e8>
   24a10:	cmp	sl, #0
   24a14:	bne	24ad0 <strspn@plt+0x213c0>
   24a18:	ldr	r0, [sp, #8]
   24a1c:	ldr	r2, [sp, #12]
   24a20:	ldr	r3, [r5]
   24a24:	cmp	r2, r3
   24a28:	bne	24c18 <strspn@plt+0x21508>
   24a2c:	add	sp, sp, #20
   24a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24a34:	ldr	ip, [r4, #316]	; 0x13c
   24a38:	cmp	ip, #0
   24a3c:	beq	24a50 <strspn@plt+0x21340>
   24a40:	ldr	r9, [r4, #312]	; 0x138
   24a44:	ldrb	ip, [r9, #36]	; 0x24
   24a48:	tst	ip, #4
   24a4c:	beq	24af8 <strspn@plt+0x213e8>
   24a50:	cmp	r3, #0
   24a54:	beq	24aa0 <strspn@plt+0x21390>
   24a58:	mov	r0, r4
   24a5c:	str	r3, [sp, #4]
   24a60:	bl	2488c <strspn@plt+0x2117c>
   24a64:	ldr	r3, [sp, #4]
   24a68:	cmp	r0, #0
   24a6c:	beq	24ac8 <strspn@plt+0x213b8>
   24a70:	cmp	r3, #7
   24a74:	bhi	24cbc <strspn@plt+0x215ac>
   24a78:	ldr	r2, [r0, #4]
   24a7c:	cmp	r2, #0
   24a80:	bne	24c9c <strspn@plt+0x2158c>
   24a84:	ldr	r2, [r0, #32]
   24a88:	cmp	r2, #0
   24a8c:	bge	24c7c <strspn@plt+0x2156c>
   24a90:	ldrb	r2, [r0, #36]	; 0x24
   24a94:	str	r3, [r0, #12]
   24a98:	orr	r3, r2, #12
   24a9c:	strb	r3, [r0, #36]	; 0x24
   24aa0:	mov	r0, r4
   24aa4:	bl	2488c <strspn@plt+0x2117c>
   24aa8:	subs	r1, r0, #0
   24aac:	beq	24ac8 <strspn@plt+0x213b8>
   24ab0:	mov	r2, r7
   24ab4:	mov	r0, r4
   24ab8:	add	r3, sp, #8
   24abc:	bl	2191c <strspn@plt+0x1e20c>
   24ac0:	cmp	r0, #0
   24ac4:	bge	24a00 <strspn@plt+0x212f0>
   24ac8:	mov	r0, #0
   24acc:	b	24a1c <strspn@plt+0x2130c>
   24ad0:	mov	r1, r8
   24ad4:	mov	r0, r4
   24ad8:	bl	225f8 <strspn@plt+0x1eee8>
   24adc:	cmp	r0, #0
   24ae0:	bge	24a18 <strspn@plt+0x21308>
   24ae4:	ldrb	r3, [r4, #240]	; 0xf0
   24ae8:	mov	r0, #0
   24aec:	orr	r3, r3, #128	; 0x80
   24af0:	strb	r3, [r4, #240]	; 0xf0
   24af4:	b	24a1c <strspn@plt+0x2130c>
   24af8:	ldr	fp, [r9, #12]
   24afc:	sub	ip, fp, #1
   24b00:	add	r1, ip, r1
   24b04:	and	r2, r1, r2
   24b08:	rsb	ip, fp, r2
   24b0c:	cmp	ip, r3
   24b10:	bne	24a50 <strspn@plt+0x21340>
   24b14:	cmp	r0, #0
   24b18:	beq	24b24 <strspn@plt+0x21414>
   24b1c:	cmp	fp, #524288	; 0x80000
   24b20:	bhi	24a50 <strspn@plt+0x21340>
   24b24:	add	r2, r2, r7
   24b28:	mov	r0, r4
   24b2c:	mov	r1, r9
   24b30:	add	r3, sp, #8
   24b34:	ldr	r7, [r9, #4]
   24b38:	str	ip, [sp, #4]
   24b3c:	bl	2191c <strspn@plt+0x1e20c>
   24b40:	ldr	ip, [sp, #4]
   24b44:	cmp	r0, #0
   24b48:	blt	24ac8 <strspn@plt+0x213b8>
   24b4c:	cmp	ip, #0
   24b50:	bne	24bf4 <strspn@plt+0x214e4>
   24b54:	ldr	r3, [r4, #400]	; 0x190
   24b58:	ldr	r2, [r4, #396]	; 0x18c
   24b5c:	rsb	r3, r3, r3, lsl #3
   24b60:	add	r3, r2, r3, lsl #3
   24b64:	cmp	r2, r3
   24b68:	addcc	r0, r7, fp
   24b6c:	bcs	24bbc <strspn@plt+0x214ac>
   24b70:	ldr	r3, [r2, #28]
   24b74:	ldr	r1, [r9, #4]
   24b78:	cmp	r3, #0
   24b7c:	beq	24b9c <strspn@plt+0x2148c>
   24b80:	cmp	r7, r1
   24b84:	beq	24b9c <strspn@plt+0x2148c>
   24b88:	cmp	r7, r3
   24b8c:	bhi	24b9c <strspn@plt+0x2148c>
   24b90:	cmp	r3, r0
   24b94:	rsbcc	r3, r7, r3
   24b98:	addcc	r3, r1, r3
   24b9c:	str	r3, [r2, #28]
   24ba0:	add	r2, r2, #56	; 0x38
   24ba4:	ldr	r3, [r4, #400]	; 0x190
   24ba8:	ldr	r1, [r4, #396]	; 0x18c
   24bac:	rsb	r3, r3, r3, lsl #3
   24bb0:	add	r3, r1, r3, lsl #3
   24bb4:	cmp	r2, r3
   24bb8:	bcc	24b70 <strspn@plt+0x21460>
   24bbc:	ldr	r3, [r4, #40]	; 0x28
   24bc0:	ldr	r2, [r9, #4]
   24bc4:	cmp	r3, #0
   24bc8:	beq	24bec <strspn@plt+0x214dc>
   24bcc:	cmp	r7, r2
   24bd0:	beq	24bec <strspn@plt+0x214dc>
   24bd4:	cmp	r7, r3
   24bd8:	bhi	24bec <strspn@plt+0x214dc>
   24bdc:	add	fp, r7, fp
   24be0:	cmp	r3, fp
   24be4:	rsbcc	r3, r7, r3
   24be8:	addcc	r3, r2, r3
   24bec:	str	r3, [r4, #40]	; 0x28
   24bf0:	b	24a00 <strspn@plt+0x212f0>
   24bf4:	mov	r2, ip
   24bf8:	ldr	r0, [sp, #8]
   24bfc:	mov	r1, #0
   24c00:	str	ip, [sp, #4]
   24c04:	bl	3434 <memset@plt>
   24c08:	ldmib	sp, {r3, ip}
   24c0c:	add	ip, r3, ip
   24c10:	str	ip, [sp, #8]
   24c14:	b	24b54 <strspn@plt+0x21444>
   24c18:	bl	314c <__stack_chk_fail@plt>
   24c1c:	ldr	r0, [pc, #192]	; 24ce4 <strspn@plt+0x215d4>
   24c20:	movw	r2, #1374	; 0x55e
   24c24:	ldr	r1, [pc, #188]	; 24ce8 <strspn@plt+0x215d8>
   24c28:	ldr	r3, [pc, #188]	; 24cec <strspn@plt+0x215dc>
   24c2c:	add	r0, pc, r0
   24c30:	add	r1, pc, r1
   24c34:	add	r3, pc, r3
   24c38:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24c3c:	ldr	r0, [pc, #172]	; 24cf0 <strspn@plt+0x215e0>
   24c40:	mov	r2, #1376	; 0x560
   24c44:	ldr	r1, [pc, #168]	; 24cf4 <strspn@plt+0x215e4>
   24c48:	ldr	r3, [pc, #168]	; 24cf8 <strspn@plt+0x215e8>
   24c4c:	add	r0, pc, r0
   24c50:	add	r1, pc, r1
   24c54:	add	r3, pc, r3
   24c58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24c5c:	ldr	r0, [pc, #152]	; 24cfc <strspn@plt+0x215ec>
   24c60:	movw	r2, #1375	; 0x55f
   24c64:	ldr	r1, [pc, #148]	; 24d00 <strspn@plt+0x215f0>
   24c68:	ldr	r3, [pc, #148]	; 24d04 <strspn@plt+0x215f4>
   24c6c:	add	r0, pc, r0
   24c70:	add	r1, pc, r1
   24c74:	add	r3, pc, r3
   24c78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24c7c:	ldr	r0, [pc, #132]	; 24d08 <strspn@plt+0x215f8>
   24c80:	movw	r2, #1239	; 0x4d7
   24c84:	ldr	r1, [pc, #128]	; 24d0c <strspn@plt+0x215fc>
   24c88:	ldr	r3, [pc, #128]	; 24d10 <strspn@plt+0x21600>
   24c8c:	add	r0, pc, r0
   24c90:	add	r1, pc, r1
   24c94:	add	r3, pc, r3
   24c98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24c9c:	ldr	r0, [pc, #112]	; 24d14 <strspn@plt+0x21604>
   24ca0:	movw	r2, #1238	; 0x4d6
   24ca4:	ldr	r1, [pc, #108]	; 24d18 <strspn@plt+0x21608>
   24ca8:	ldr	r3, [pc, #108]	; 24d1c <strspn@plt+0x2160c>
   24cac:	add	r0, pc, r0
   24cb0:	add	r1, pc, r1
   24cb4:	add	r3, pc, r3
   24cb8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24cbc:	ldr	r0, [pc, #92]	; 24d20 <strspn@plt+0x21610>
   24cc0:	movw	r2, #1235	; 0x4d3
   24cc4:	ldr	r1, [pc, #88]	; 24d24 <strspn@plt+0x21614>
   24cc8:	ldr	r3, [pc, #88]	; 24d28 <strspn@plt+0x21618>
   24ccc:	add	r0, pc, r0
   24cd0:	add	r1, pc, r1
   24cd4:	add	r3, pc, r3
   24cd8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   24cdc:	andeq	r7, r4, r4, ror r3
   24ce0:	andeq	r0, r0, r8, lsr #5
   24ce4:	ldrdeq	lr, [r2], -ip
   24ce8:	muleq	r2, r4, sp
   24cec:	andeq	r9, r2, r0, lsr sl
   24cf0:	strheq	sl, [r2], -ip
   24cf4:	andeq	r9, r2, r4, ror sp
   24cf8:	andeq	r9, r2, r0, lsl sl
   24cfc:	andeq	r9, r2, ip, lsr #27
   24d00:	andeq	r9, r2, r4, asr sp
   24d04:	strdeq	r9, [r2], -r0
   24d08:	andeq	sl, r2, r8, lsr #1
   24d0c:	andeq	r9, r2, r4, lsr sp
   24d10:	andeq	r9, r2, ip, asr #18
   24d14:	andeq	sl, r2, ip, ror r0
   24d18:	andeq	r9, r2, r4, lsl sp
   24d1c:	andeq	r9, r2, ip, lsr #18
   24d20:	andeq	sl, r2, r4, asr r0
   24d24:	strdeq	r9, [r2], -r4
   24d28:	andeq	r9, r2, ip, lsl #18
   24d2c:	ldr	ip, [pc, #1608]	; 2537c <strspn@plt+0x21c6c>
   24d30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d34:	subs	r6, r0, #0
   24d38:	ldr	r0, [pc, #1600]	; 25380 <strspn@plt+0x21c70>
   24d3c:	add	ip, pc, ip
   24d40:	mov	sl, r3
   24d44:	sub	sp, sp, #44	; 0x2c
   24d48:	mov	r3, ip
   24d4c:	mov	r4, r1
   24d50:	ldr	r0, [ip, r0]
   24d54:	mov	r7, r2
   24d58:	ldr	r3, [r0]
   24d5c:	str	r0, [sp, #12]
   24d60:	str	r3, [sp, #36]	; 0x24
   24d64:	beq	2517c <strspn@plt+0x21a6c>
   24d68:	ldrb	r5, [r6, #240]	; 0xf0
   24d6c:	tst	r5, #1
   24d70:	bne	25224 <strspn@plt+0x21b14>
   24d74:	mov	r0, r1
   24d78:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   24d7c:	cmp	r0, #0
   24d80:	beq	2528c <strspn@plt+0x21b7c>
   24d84:	lsrs	r5, r5, #7
   24d88:	bne	252b0 <strspn@plt+0x21ba0>
   24d8c:	mov	r0, r6
   24d90:	bl	21c28 <strspn@plt+0x1e518>
   24d94:	ldr	r3, [r0, #12]
   24d98:	mov	r5, r0
   24d9c:	cmp	r3, #0
   24da0:	beq	24db4 <strspn@plt+0x216a4>
   24da4:	ldr	r2, [r0, #4]
   24da8:	ldrb	r3, [r3, r2]
   24dac:	cmp	r3, #0
   24db0:	bne	24e48 <strspn@plt+0x21738>
   24db4:	ldrb	r3, [r5]
   24db8:	cmp	r3, #0
   24dbc:	bne	24e50 <strspn@plt+0x21740>
   24dc0:	mov	r2, r3
   24dc4:	add	r0, r5, #12
   24dc8:	add	r1, sp, #24
   24dcc:	strb	r4, [sp, #24]
   24dd0:	strb	r3, [sp, #25]
   24dd4:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
   24dd8:	cmp	r0, #0
   24ddc:	beq	25270 <strspn@plt+0x21b60>
   24de0:	ldr	r3, [r6, #244]	; 0xf4
   24de4:	ldrb	r3, [r3, #3]
   24de8:	cmp	r3, #2
   24dec:	sub	r3, r4, #98	; 0x62
   24df0:	beq	24e5c <strspn@plt+0x2174c>
   24df4:	cmp	r3, #17
   24df8:	addls	pc, pc, r3, lsl #2
   24dfc:	b	25018 <strspn@plt+0x21908>
   24e00:	b	24f7c <strspn@plt+0x2186c>
   24e04:	b	25018 <strspn@plt+0x21908>
   24e08:	b	25018 <strspn@plt+0x21908>
   24e0c:	b	25018 <strspn@plt+0x21908>
   24e10:	b	25018 <strspn@plt+0x21908>
   24e14:	b	24fac <strspn@plt+0x2189c>
   24e18:	b	24fcc <strspn@plt+0x218bc>
   24e1c:	b	25018 <strspn@plt+0x21908>
   24e20:	b	25018 <strspn@plt+0x21908>
   24e24:	b	25018 <strspn@plt+0x21908>
   24e28:	b	25018 <strspn@plt+0x21908>
   24e2c:	b	25018 <strspn@plt+0x21908>
   24e30:	b	25018 <strspn@plt+0x21908>
   24e34:	b	25000 <strspn@plt+0x218f0>
   24e38:	b	25018 <strspn@plt+0x21908>
   24e3c:	b	25018 <strspn@plt+0x21908>
   24e40:	b	25018 <strspn@plt+0x21908>
   24e44:	b	24eb0 <strspn@plt+0x217a0>
   24e48:	cmp	r4, r3
   24e4c:	beq	24de0 <strspn@plt+0x216d0>
   24e50:	mvn	r8, #0
   24e54:	mvn	r4, #5
   24e58:	b	24f54 <strspn@plt+0x21844>
   24e5c:	cmp	r3, #17
   24e60:	addls	pc, pc, r3, lsl #2
   24e64:	b	250fc <strspn@plt+0x219ec>
   24e68:	b	2505c <strspn@plt+0x2194c>
   24e6c:	b	250fc <strspn@plt+0x219ec>
   24e70:	b	250fc <strspn@plt+0x219ec>
   24e74:	b	250fc <strspn@plt+0x219ec>
   24e78:	b	250fc <strspn@plt+0x219ec>
   24e7c:	b	250c0 <strspn@plt+0x219b0>
   24e80:	b	2508c <strspn@plt+0x2197c>
   24e84:	b	250fc <strspn@plt+0x219ec>
   24e88:	b	250fc <strspn@plt+0x219ec>
   24e8c:	b	250fc <strspn@plt+0x219ec>
   24e90:	b	250fc <strspn@plt+0x219ec>
   24e94:	b	250fc <strspn@plt+0x219ec>
   24e98:	b	250fc <strspn@plt+0x219ec>
   24e9c:	b	250e4 <strspn@plt+0x219d4>
   24ea0:	b	250fc <strspn@plt+0x219ec>
   24ea4:	b	250fc <strspn@plt+0x219ec>
   24ea8:	b	250fc <strspn@plt+0x219ec>
   24eac:	b	250c0 <strspn@plt+0x219b0>
   24eb0:	cmp	r7, #0
   24eb4:	beq	25260 <strspn@plt+0x21b50>
   24eb8:	mov	r0, r7
   24ebc:	bl	33a4 <strlen@plt>
   24ec0:	add	r0, r0, #5
   24ec4:	mov	r9, r0
   24ec8:	mvn	r8, #0
   24ecc:	mov	fp, #4
   24ed0:	cmp	r9, #0
   24ed4:	ble	252dc <strspn@plt+0x21bcc>
   24ed8:	mov	r3, #0
   24edc:	mov	r1, fp
   24ee0:	str	r3, [sp]
   24ee4:	mov	r0, r6
   24ee8:	mov	r2, r9
   24eec:	bl	2497c <strspn@plt+0x2126c>
   24ef0:	subs	fp, r0, #0
   24ef4:	beq	251d4 <strspn@plt+0x21ac4>
   24ef8:	cmp	r4, #115	; 0x73
   24efc:	cmpne	r4, #111	; 0x6f
   24f00:	mov	r1, r7
   24f04:	beq	251a8 <strspn@plt+0x21a98>
   24f08:	cmp	r4, #103	; 0x67
   24f0c:	beq	251dc <strspn@plt+0x21acc>
   24f10:	mov	r2, r9
   24f14:	bl	30c8 <memcpy@plt>
   24f18:	cmp	sl, #0
   24f1c:	beq	24f24 <strspn@plt+0x21814>
   24f20:	str	fp, [sl]
   24f24:	cmp	r4, #104	; 0x68
   24f28:	ldreq	r3, [r6, #332]	; 0x14c
   24f2c:	addeq	r3, r3, #1
   24f30:	streq	r3, [r6, #332]	; 0x14c
   24f34:	ldrb	r3, [r5]
   24f38:	cmp	r3, #97	; 0x61
   24f3c:	beq	251c8 <strspn@plt+0x21ab8>
   24f40:	ldr	r3, [r5, #4]
   24f44:	mvn	r8, #0
   24f48:	mov	r4, #0
   24f4c:	add	r3, r3, #1
   24f50:	str	r3, [r5, #4]
   24f54:	mov	r0, r8
   24f58:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   24f5c:	ldr	r1, [sp, #12]
   24f60:	ldr	r2, [sp, #36]	; 0x24
   24f64:	mov	r0, r4
   24f68:	ldr	r3, [r1]
   24f6c:	cmp	r2, r3
   24f70:	bne	25288 <strspn@plt+0x21b78>
   24f74:	add	sp, sp, #44	; 0x2c
   24f78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f7c:	cmp	r7, #0
   24f80:	moveq	r3, r7
   24f84:	beq	24f94 <strspn@plt+0x21884>
   24f88:	ldr	r3, [r7]
   24f8c:	adds	r3, r3, #0
   24f90:	movne	r3, #1
   24f94:	add	r7, sp, #40	; 0x28
   24f98:	mov	r9, #4
   24f9c:	mov	fp, r9
   24fa0:	mvn	r8, #0
   24fa4:	str	r3, [r7, #-20]!	; 0xffffffec
   24fa8:	b	24ed8 <strspn@plt+0x217c8>
   24fac:	cmp	r7, #0
   24fb0:	beq	25250 <strspn@plt+0x21b40>
   24fb4:	mov	r0, r7
   24fb8:	bl	33a4 <strlen@plt>
   24fbc:	add	r9, r0, #2
   24fc0:	mvn	r8, #0
   24fc4:	mov	fp, #1
   24fc8:	b	24ed0 <strspn@plt+0x217c0>
   24fcc:	cmp	r7, #0
   24fd0:	beq	2519c <strspn@plt+0x21a8c>
   24fd4:	ldr	r1, [r7]
   24fd8:	mov	r0, r6
   24fdc:	bl	21840 <strspn@plt+0x1e130>
   24fe0:	subs	r8, r0, #0
   24fe4:	blt	25248 <strspn@plt+0x21b38>
   24fe8:	ldr	r3, [r6, #332]	; 0x14c
   24fec:	add	r7, sp, #40	; 0x28
   24ff0:	mov	r9, #4
   24ff4:	mov	fp, r9
   24ff8:	str	r3, [r7, #-20]!	; 0xffffffec
   24ffc:	b	24ed8 <strspn@plt+0x217c8>
   25000:	cmp	r7, #0
   25004:	beq	2519c <strspn@plt+0x21a8c>
   25008:	mov	r0, r7
   2500c:	bl	33a4 <strlen@plt>
   25010:	add	r9, r0, #5
   25014:	b	24ec8 <strspn@plt+0x217b8>
   25018:	mov	r0, r4
   2501c:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   25020:	mov	fp, r0
   25024:	mov	r0, r4
   25028:	bl	2f368 <sd_bus_creds_has_bounding_cap@@Base+0x1a40>
   2502c:	cmp	fp, #0
   25030:	mov	r9, r0
   25034:	mvngt	r8, #0
   25038:	bgt	24ed0 <strspn@plt+0x217c0>
   2503c:	ldr	r0, [pc, #832]	; 25384 <strspn@plt+0x21c74>
   25040:	movw	r2, #1643	; 0x66b
   25044:	ldr	r1, [pc, #828]	; 25388 <strspn@plt+0x21c78>
   25048:	ldr	r3, [pc, #828]	; 2538c <strspn@plt+0x21c7c>
   2504c:	add	r0, pc, r0
   25050:	add	r1, pc, r1
   25054:	add	r3, pc, r3
   25058:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2505c:	cmp	r7, #0
   25060:	moveq	r3, r7
   25064:	beq	25074 <strspn@plt+0x21964>
   25068:	ldr	r3, [r7]
   2506c:	adds	r3, r3, #0
   25070:	movne	r3, #1
   25074:	add	r7, sp, #40	; 0x28
   25078:	mov	r9, #1
   2507c:	mov	fp, r9
   25080:	mvn	r8, #0
   25084:	strb	r3, [r7, #-21]!	; 0xffffffeb
   25088:	b	25140 <strspn@plt+0x21a30>
   2508c:	cmp	r7, #0
   25090:	beq	2519c <strspn@plt+0x21a8c>
   25094:	ldr	r1, [r7]
   25098:	mov	r0, r6
   2509c:	bl	21840 <strspn@plt+0x1e130>
   250a0:	subs	r8, r0, #0
   250a4:	blt	25248 <strspn@plt+0x21b38>
   250a8:	ldr	r3, [r6, #332]	; 0x14c
   250ac:	add	r7, sp, #40	; 0x28
   250b0:	mov	r9, #4
   250b4:	mov	fp, r9
   250b8:	str	r3, [r7, #-20]!	; 0xffffffec
   250bc:	b	25140 <strspn@plt+0x21a30>
   250c0:	cmp	r7, #0
   250c4:	beq	251fc <strspn@plt+0x21aec>
   250c8:	mov	r0, r7
   250cc:	bl	33a4 <strlen@plt>
   250d0:	add	r0, r0, #1
   250d4:	mov	r9, r0
   250d8:	mvn	r8, #0
   250dc:	mov	fp, #1
   250e0:	b	25138 <strspn@plt+0x21a28>
   250e4:	cmp	r7, #0
   250e8:	beq	2519c <strspn@plt+0x21a8c>
   250ec:	mov	r0, r7
   250f0:	bl	33a4 <strlen@plt>
   250f4:	add	r9, r0, #1
   250f8:	b	250d8 <strspn@plt+0x219c8>
   250fc:	add	r0, sp, #28
   25100:	mov	r3, #0
   25104:	strb	r4, [sp, #28]
   25108:	strb	r3, [sp, #29]
   2510c:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   25110:	mov	fp, r0
   25114:	add	r0, sp, #32
   25118:	mov	r3, #0
   2511c:	strb	r4, [sp, #32]
   25120:	strb	r3, [sp, #33]	; 0x21
   25124:	bl	347a8 <sd_bus_creds_has_bounding_cap@@Base+0x6e80>
   25128:	cmp	fp, #0
   2512c:	mov	r9, r0
   25130:	mvngt	r8, #0
   25134:	ble	25324 <strspn@plt+0x21c14>
   25138:	cmp	r9, #0
   2513c:	ble	25304 <strspn@plt+0x21bf4>
   25140:	mov	r3, #0
   25144:	mov	r1, fp
   25148:	str	r3, [sp]
   2514c:	mov	r0, r6
   25150:	mov	r2, r9
   25154:	mov	r3, #1
   25158:	bl	2497c <strspn@plt+0x2126c>
   2515c:	subs	fp, r0, #0
   25160:	beq	251d4 <strspn@plt+0x21ac4>
   25164:	mov	r1, r7
   25168:	mov	r2, r9
   2516c:	bl	30c8 <memcpy@plt>
   25170:	cmp	sl, #0
   25174:	bne	24f20 <strspn@plt+0x21810>
   25178:	b	24f24 <strspn@plt+0x21814>
   2517c:	ldr	r0, [pc, #524]	; 25390 <strspn@plt+0x21c80>
   25180:	movw	r2, #1500	; 0x5dc
   25184:	ldr	r1, [pc, #520]	; 25394 <strspn@plt+0x21c84>
   25188:	ldr	r3, [pc, #520]	; 25398 <strspn@plt+0x21c88>
   2518c:	add	r0, pc, r0
   25190:	add	r1, pc, r1
   25194:	add	r3, pc, r3
   25198:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2519c:	mvn	r8, #0
   251a0:	mvn	r4, #21
   251a4:	b	24f54 <strspn@plt+0x21844>
   251a8:	sub	r3, r9, #5
   251ac:	sub	r2, r9, #4
   251b0:	str	r3, [fp], #4
   251b4:	mov	r0, fp
   251b8:	bl	30c8 <memcpy@plt>
   251bc:	cmp	sl, #0
   251c0:	bne	24f20 <strspn@plt+0x21810>
   251c4:	b	24f24 <strspn@plt+0x21814>
   251c8:	mvn	r8, #0
   251cc:	mov	r4, #0
   251d0:	b	24f54 <strspn@plt+0x21844>
   251d4:	mvn	r4, #11
   251d8:	b	24f54 <strspn@plt+0x21844>
   251dc:	sub	r3, r9, #2
   251e0:	sub	r2, r9, #1
   251e4:	strb	r3, [fp], #1
   251e8:	mov	r0, fp
   251ec:	bl	30c8 <memcpy@plt>
   251f0:	cmp	sl, #0
   251f4:	strne	fp, [sl]
   251f8:	b	24f34 <strspn@plt+0x21824>
   251fc:	ldr	r7, [pc, #408]	; 2539c <strspn@plt+0x21c8c>
   25200:	mov	r0, #1
   25204:	add	r7, pc, r7
   25208:	b	250d4 <strspn@plt+0x219c4>
   2520c:	mov	r4, r0
   25210:	mvn	r8, #0
   25214:	mov	r0, r8
   25218:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   2521c:	mov	r0, r4
   25220:	bl	36a4 <_Unwind_Resume@plt>
   25224:	ldr	r0, [pc, #372]	; 253a0 <strspn@plt+0x21c90>
   25228:	movw	r2, #1501	; 0x5dd
   2522c:	ldr	r1, [pc, #368]	; 253a4 <strspn@plt+0x21c94>
   25230:	ldr	r3, [pc, #368]	; 253a8 <strspn@plt+0x21c98>
   25234:	add	r0, pc, r0
   25238:	add	r1, pc, r1
   2523c:	add	r3, pc, r3
   25240:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   25244:	mvn	r8, #0
   25248:	mov	r4, r8
   2524c:	b	24f54 <strspn@plt+0x21844>
   25250:	ldr	r7, [pc, #340]	; 253ac <strspn@plt+0x21c9c>
   25254:	mov	r9, #2
   25258:	add	r7, pc, r7
   2525c:	b	24fc0 <strspn@plt+0x218b0>
   25260:	ldr	r7, [pc, #328]	; 253b0 <strspn@plt+0x21ca0>
   25264:	mov	r0, #5
   25268:	add	r7, pc, r7
   2526c:	b	24ec4 <strspn@plt+0x217b4>
   25270:	ldrb	r3, [r6, #240]	; 0xf0
   25274:	mvn	r8, #0
   25278:	mvn	r4, #11
   2527c:	orr	r3, r3, #128	; 0x80
   25280:	strb	r3, [r6, #240]	; 0xf0
   25284:	b	24f54 <strspn@plt+0x21844>
   25288:	bl	314c <__stack_chk_fail@plt>
   2528c:	ldr	r0, [pc, #288]	; 253b4 <strspn@plt+0x21ca4>
   25290:	movw	r2, #1502	; 0x5de
   25294:	ldr	r1, [pc, #284]	; 253b8 <strspn@plt+0x21ca8>
   25298:	ldr	r3, [pc, #284]	; 253bc <strspn@plt+0x21cac>
   2529c:	add	r0, pc, r0
   252a0:	add	r1, pc, r1
   252a4:	add	r3, pc, r3
   252a8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   252ac:	b	2519c <strspn@plt+0x21a8c>
   252b0:	ldr	r0, [pc, #264]	; 253c0 <strspn@plt+0x21cb0>
   252b4:	movw	r2, #1503	; 0x5df
   252b8:	ldr	r1, [pc, #260]	; 253c4 <strspn@plt+0x21cb4>
   252bc:	ldr	r3, [pc, #260]	; 253c8 <strspn@plt+0x21cb8>
   252c0:	add	r0, pc, r0
   252c4:	add	r1, pc, r1
   252c8:	add	r3, pc, r3
   252cc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   252d0:	mvn	r8, #0
   252d4:	mvn	r4, #115	; 0x73
   252d8:	b	24f54 <strspn@plt+0x21844>
   252dc:	ldr	r0, [pc, #232]	; 253cc <strspn@plt+0x21cbc>
   252e0:	movw	r2, #1644	; 0x66c
   252e4:	ldr	r1, [pc, #228]	; 253d0 <strspn@plt+0x21cc0>
   252e8:	ldr	r3, [pc, #228]	; 253d4 <strspn@plt+0x21cc4>
   252ec:	add	r0, pc, r0
   252f0:	add	r1, pc, r1
   252f4:	add	r3, pc, r3
   252f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   252fc:	mov	r4, r0
   25300:	b	25214 <strspn@plt+0x21b04>
   25304:	ldr	r0, [pc, #204]	; 253d8 <strspn@plt+0x21cc8>
   25308:	movw	r2, #1575	; 0x627
   2530c:	ldr	r1, [pc, #200]	; 253dc <strspn@plt+0x21ccc>
   25310:	ldr	r3, [pc, #200]	; 253e0 <strspn@plt+0x21cd0>
   25314:	add	r0, pc, r0
   25318:	add	r1, pc, r1
   2531c:	add	r3, pc, r3
   25320:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25324:	ldr	r0, [pc, #184]	; 253e4 <strspn@plt+0x21cd4>
   25328:	movw	r2, #1574	; 0x626
   2532c:	ldr	r1, [pc, #180]	; 253e8 <strspn@plt+0x21cd8>
   25330:	ldr	r3, [pc, #180]	; 253ec <strspn@plt+0x21cdc>
   25334:	add	r0, pc, r0
   25338:	add	r1, pc, r1
   2533c:	add	r3, pc, r3
   25340:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25344:	b	2520c <strspn@plt+0x21afc>
   25348:	b	2520c <strspn@plt+0x21afc>
   2534c:	b	2520c <strspn@plt+0x21afc>
   25350:	b	2520c <strspn@plt+0x21afc>
   25354:	b	2520c <strspn@plt+0x21afc>
   25358:	b	2520c <strspn@plt+0x21afc>
   2535c:	b	2520c <strspn@plt+0x21afc>
   25360:	b	2520c <strspn@plt+0x21afc>
   25364:	b	2520c <strspn@plt+0x21afc>
   25368:	b	2520c <strspn@plt+0x21afc>
   2536c:	b	2520c <strspn@plt+0x21afc>
   25370:	b	2520c <strspn@plt+0x21afc>
   25374:	b	2520c <strspn@plt+0x21afc>
   25378:	b	2520c <strspn@plt+0x21afc>
   2537c:			; <UNDEFINED> instruction: 0x00046fbc
   25380:	andeq	r0, r0, r8, lsr #5
   25384:	andeq	r9, r2, ip, asr #19
   25388:	andeq	r9, r2, r4, ror r9
   2538c:	andeq	r9, r2, ip, asr r4
   25390:	andeq	lr, r2, ip, ror r1
   25394:	andeq	r9, r2, r4, lsr r8
   25398:	andeq	r9, r2, ip, lsl r3
   2539c:	andeq	r8, r2, ip, lsr #14
   253a0:	ldrdeq	r9, [r2], -r4
   253a4:	andeq	r9, r2, ip, lsl #15
   253a8:	andeq	r9, r2, r4, ror r2
   253ac:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   253b0:	andeq	r8, r2, r8, asr #13
   253b4:	andeq	r9, r2, r8, lsr #21
   253b8:	andeq	r9, r2, r4, lsr #14
   253bc:	andeq	r9, r2, ip, lsl #4
   253c0:	muleq	r2, ip, sl
   253c4:	andeq	r9, r2, r0, lsl #14
   253c8:	andeq	r9, r2, r8, ror #3
   253cc:	andeq	r8, r2, ip, lsl #10
   253d0:	ldrdeq	r9, [r2], -r4
   253d4:			; <UNDEFINED> instruction: 0x000291bc
   253d8:	andeq	r8, r2, r4, ror #9
   253dc:	andeq	r9, r2, ip, lsr #13
   253e0:	muleq	r2, r4, r1
   253e4:	andeq	r9, r2, r4, ror #13
   253e8:	andeq	r9, r2, ip, lsl #13
   253ec:	andeq	r9, r2, r4, ror r1
   253f0:	ldr	r3, [pc, #308]	; 2552c <strspn@plt+0x21e1c>
   253f4:	push	{r4, r5, r6, r7, r8, lr}
   253f8:	mov	r4, r2
   253fc:	ldr	r2, [pc, #300]	; 25530 <strspn@plt+0x21e20>
   25400:	add	r3, pc, r3
   25404:	sub	sp, sp, #24
   25408:	mov	r7, r0
   2540c:	mov	r0, r4
   25410:	mov	r6, r1
   25414:	ldr	r5, [r3, r2]
   25418:	ldr	r3, [r5]
   2541c:	str	r3, [sp, #20]
   25420:	bl	199f0 <strspn@plt+0x162e0>
   25424:	cmp	r0, #0
   25428:	beq	25504 <strspn@plt+0x21df4>
   2542c:	cmp	r6, #0
   25430:	beq	254dc <strspn@plt+0x21dcc>
   25434:	mov	r0, r7
   25438:	mov	r1, #3
   2543c:	add	r2, sp, #16
   25440:	bl	234f8 <strspn@plt+0x1fde8>
   25444:	cmp	r0, #0
   25448:	blt	254b0 <strspn@plt+0x21da0>
   2544c:	ldr	r1, [r4]
   25450:	mov	r7, #115	; 0x73
   25454:	ldr	r0, [sp, #16]
   25458:	mov	r2, #4
   2545c:	mov	r3, #0
   25460:	str	r7, [sp]
   25464:	add	ip, r0, #36	; 0x24
   25468:	stmib	sp, {r1, ip}
   2546c:	bl	21700 <strspn@plt+0x1dff0>
   25470:	subs	r8, r0, #0
   25474:	blt	254c8 <strspn@plt+0x21db8>
   25478:	ldr	r2, [r4, #4]
   2547c:	cmp	r2, #0
   25480:	beq	2549c <strspn@plt+0x21d8c>
   25484:	ldr	r0, [sp, #16]
   25488:	mov	r1, r7
   2548c:	add	r3, r0, #40	; 0x28
   25490:	bl	24d2c <strspn@plt+0x2161c>
   25494:	subs	r8, r0, #0
   25498:	blt	254c8 <strspn@plt+0x21db8>
   2549c:	ldr	r3, [sp, #16]
   254a0:	mov	r0, #0
   254a4:	mvn	r2, #0
   254a8:	str	r2, [r3, #44]	; 0x2c
   254ac:	str	r3, [r6]
   254b0:	ldr	r2, [sp, #20]
   254b4:	ldr	r3, [r5]
   254b8:	cmp	r2, r3
   254bc:	bne	254d8 <strspn@plt+0x21dc8>
   254c0:	add	sp, sp, #24
   254c4:	pop	{r4, r5, r6, r7, r8, pc}
   254c8:	ldr	r0, [sp, #16]
   254cc:	bl	2224c <strspn@plt+0x1eb3c>
   254d0:	mov	r0, r8
   254d4:	b	254b0 <strspn@plt+0x21da0>
   254d8:	bl	314c <__stack_chk_fail@plt>
   254dc:	ldr	r0, [pc, #80]	; 25534 <strspn@plt+0x21e24>
   254e0:	movw	r2, #810	; 0x32a
   254e4:	ldr	r1, [pc, #76]	; 25538 <strspn@plt+0x21e28>
   254e8:	ldr	r3, [pc, #76]	; 2553c <strspn@plt+0x21e2c>
   254ec:	add	r0, pc, r0
   254f0:	add	r1, pc, r1
   254f4:	add	r3, pc, r3
   254f8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   254fc:	mvn	r0, #21
   25500:	b	254b0 <strspn@plt+0x21da0>
   25504:	ldr	r0, [pc, #52]	; 25540 <strspn@plt+0x21e30>
   25508:	movw	r2, #809	; 0x329
   2550c:	ldr	r1, [pc, #48]	; 25544 <strspn@plt+0x21e34>
   25510:	ldr	r3, [pc, #48]	; 25548 <strspn@plt+0x21e38>
   25514:	add	r0, pc, r0
   25518:	add	r1, pc, r1
   2551c:	add	r3, pc, r3
   25520:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   25524:	mvn	r0, #21
   25528:	b	254b0 <strspn@plt+0x21da0>
   2552c:	strdeq	r6, [r4], -r8
   25530:	andeq	r0, r0, r8, lsr #5
   25534:	andeq	sp, r2, ip, lsl lr
   25538:	ldrdeq	r9, [r2], -r4
   2553c:	andeq	r9, r2, ip, asr #7
   25540:	andeq	r9, r2, r8, asr r8
   25544:	andeq	r9, r2, ip, lsr #9
   25548:	andeq	r9, r2, r4, lsr #7
   2554c:	ldr	ip, [pc, #264]	; 2565c <strspn@plt+0x21f4c>
   25550:	push	{r3}		; (str r3, [sp, #-4]!)
   25554:	add	ip, pc, ip
   25558:	push	{r4, r5, r6, r7, r8, lr}
   2555c:	mov	r7, r0
   25560:	ldr	lr, [pc, #248]	; 25660 <strspn@plt+0x21f50>
   25564:	sub	sp, sp, #28
   25568:	subs	r8, r2, #0
   2556c:	mov	r3, #0
   25570:	mov	r5, r1
   25574:	ldr	r2, [sp, #52]	; 0x34
   25578:	ldr	r4, [ip, lr]
   2557c:	str	r3, [sp, #8]
   25580:	str	r3, [sp, #12]
   25584:	ldr	r0, [r4]
   25588:	str	r3, [sp, #16]
   2558c:	str	r0, [sp, #20]
   25590:	beq	25624 <strspn@plt+0x21f14>
   25594:	cmp	r1, #0
   25598:	beq	255fc <strspn@plt+0x21eec>
   2559c:	add	ip, sp, #56	; 0x38
   255a0:	add	r6, sp, #8
   255a4:	mov	r1, r8
   255a8:	str	ip, [sp, #4]
   255ac:	mov	r3, ip
   255b0:	mov	r0, r6
   255b4:	bl	1989c <strspn@plt+0x1618c>
   255b8:	mov	r0, r7
   255bc:	mov	r1, r5
   255c0:	mov	r2, r6
   255c4:	bl	253f0 <strspn@plt+0x21ce0>
   255c8:	mov	r5, r0
   255cc:	ldr	r0, [sp, #8]
   255d0:	bl	3080 <free@plt>
   255d4:	ldr	r2, [sp, #20]
   255d8:	ldr	r3, [r4]
   255dc:	mov	r0, r5
   255e0:	cmp	r2, r3
   255e4:	bne	255f8 <strspn@plt+0x21ee8>
   255e8:	add	sp, sp, #28
   255ec:	pop	{r4, r5, r6, r7, r8, lr}
   255f0:	add	sp, sp, #4
   255f4:	bx	lr
   255f8:	bl	314c <__stack_chk_fail@plt>
   255fc:	ldr	r0, [pc, #96]	; 25664 <strspn@plt+0x21f54>
   25600:	movw	r2, #847	; 0x34f
   25604:	ldr	r1, [pc, #92]	; 25668 <strspn@plt+0x21f58>
   25608:	ldr	r3, [pc, #92]	; 2566c <strspn@plt+0x21f5c>
   2560c:	add	r0, pc, r0
   25610:	add	r1, pc, r1
   25614:	add	r3, pc, r3
   25618:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2561c:	mvn	r5, #21
   25620:	b	255cc <strspn@plt+0x21ebc>
   25624:	ldr	r0, [pc, #68]	; 25670 <strspn@plt+0x21f60>
   25628:	movw	r2, #846	; 0x34e
   2562c:	ldr	r1, [pc, #64]	; 25674 <strspn@plt+0x21f64>
   25630:	ldr	r3, [pc, #64]	; 25678 <strspn@plt+0x21f68>
   25634:	add	r0, pc, r0
   25638:	add	r1, pc, r1
   2563c:	add	r3, pc, r3
   25640:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   25644:	b	2561c <strspn@plt+0x21f0c>
   25648:	mov	r4, r0
   2564c:	ldr	r0, [sp, #8]
   25650:	bl	3080 <free@plt>
   25654:	mov	r0, r4
   25658:	bl	36a4 <_Unwind_Resume@plt>
   2565c:	andeq	r6, r4, r4, lsr #15
   25660:	andeq	r0, r0, r8, lsr #5
   25664:	strdeq	sp, [r2], -ip
   25668:			; <UNDEFINED> instruction: 0x000293b4
   2566c:	andeq	r9, r2, r8, asr #27
   25670:	andeq	sp, r2, r8, lsr pc
   25674:	andeq	r9, r2, ip, lsl #7
   25678:	andeq	r9, r2, r0, lsr #27
   2567c:	push	{r4, r5, r6, r7, r8, r9, lr}
   25680:	subs	r8, r0, #0
   25684:	sub	sp, sp, #20
   25688:	mov	r4, r2
   2568c:	mov	r5, r3
   25690:	ldr	r7, [sp, #48]	; 0x30
   25694:	ldr	r9, [sp, #52]	; 0x34
   25698:	beq	257bc <strspn@plt+0x220ac>
   2569c:	mov	r0, r7
   256a0:	bl	199f0 <strspn@plt+0x162e0>
   256a4:	cmp	r0, #0
   256a8:	beq	257fc <strspn@plt+0x220ec>
   256ac:	cmp	r9, #0
   256b0:	beq	257dc <strspn@plt+0x220cc>
   256b4:	mov	r0, r8
   256b8:	mov	r1, #3
   256bc:	bl	21f14 <strspn@plt+0x1e804>
   256c0:	subs	r6, r0, #0
   256c4:	beq	257b4 <strspn@plt+0x220a4>
   256c8:	ldr	r1, [r6, #244]	; 0xf4
   256cc:	mov	r2, r4
   256d0:	mov	r3, r5
   256d4:	ldrb	ip, [r1, #2]
   256d8:	orr	ip, ip, #1
   256dc:	strb	ip, [r1, #2]
   256e0:	strd	r4, [r6, #8]
   256e4:	bl	23434 <strspn@plt+0x1fd24>
   256e8:	subs	r4, r0, #0
   256ec:	blt	257a0 <strspn@plt+0x22090>
   256f0:	ldr	r3, [r8, #80]	; 0x50
   256f4:	cmp	r3, #0
   256f8:	beq	25728 <strspn@plt+0x22018>
   256fc:	str	r3, [sp, #4]
   25700:	mov	r2, #115	; 0x73
   25704:	add	r3, r6, #28
   25708:	str	r2, [sp]
   2570c:	str	r3, [sp, #8]
   25710:	mov	r0, r6
   25714:	mov	r2, #6
   25718:	mov	r3, #0
   2571c:	bl	21700 <strspn@plt+0x1dff0>
   25720:	subs	r4, r0, #0
   25724:	blt	257a0 <strspn@plt+0x22090>
   25728:	ldr	r3, [r7]
   2572c:	add	r2, r6, #36	; 0x24
   25730:	mov	r5, #115	; 0x73
   25734:	str	r2, [sp, #8]
   25738:	str	r5, [sp]
   2573c:	mov	r0, r6
   25740:	str	r3, [sp, #4]
   25744:	mov	r2, #4
   25748:	mov	r3, #0
   2574c:	bl	21700 <strspn@plt+0x1dff0>
   25750:	subs	r4, r0, #0
   25754:	blt	257a0 <strspn@plt+0x22090>
   25758:	ldr	r2, [r7, #4]
   2575c:	cmp	r2, #0
   25760:	beq	2577c <strspn@plt+0x2206c>
   25764:	mov	r1, r5
   25768:	mov	r0, r6
   2576c:	add	r3, r6, #40	; 0x28
   25770:	bl	24d2c <strspn@plt+0x2161c>
   25774:	subs	r4, r0, #0
   25778:	blt	257a0 <strspn@plt+0x22090>
   2577c:	mov	r0, r8
   25780:	mvn	r3, #0
   25784:	mov	r1, r6
   25788:	str	r3, [r6, #44]	; 0x2c
   2578c:	bl	23f48 <strspn@plt+0x20838>
   25790:	mov	r0, #0
   25794:	str	r6, [r9]
   25798:	add	sp, sp, #20
   2579c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   257a0:	mov	r0, r6
   257a4:	bl	2224c <strspn@plt+0x1eb3c>
   257a8:	mov	r0, r4
   257ac:	add	sp, sp, #20
   257b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   257b4:	mvn	r0, #11
   257b8:	b	257ac <strspn@plt+0x2209c>
   257bc:	ldr	r0, [pc, #88]	; 2581c <strspn@plt+0x2210c>
   257c0:	mov	r2, #916	; 0x394
   257c4:	ldr	r1, [pc, #84]	; 25820 <strspn@plt+0x22110>
   257c8:	ldr	r3, [pc, #84]	; 25824 <strspn@plt+0x22114>
   257cc:	add	r0, pc, r0
   257d0:	add	r1, pc, r1
   257d4:	add	r3, pc, r3
   257d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   257dc:	ldr	r0, [pc, #68]	; 25828 <strspn@plt+0x22118>
   257e0:	movw	r2, #918	; 0x396
   257e4:	ldr	r1, [pc, #64]	; 2582c <strspn@plt+0x2211c>
   257e8:	ldr	r3, [pc, #64]	; 25830 <strspn@plt+0x22120>
   257ec:	add	r0, pc, r0
   257f0:	add	r1, pc, r1
   257f4:	add	r3, pc, r3
   257f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   257fc:	ldr	r0, [pc, #48]	; 25834 <strspn@plt+0x22124>
   25800:	movw	r2, #917	; 0x395
   25804:	ldr	r1, [pc, #44]	; 25838 <strspn@plt+0x22128>
   25808:	ldr	r3, [pc, #44]	; 2583c <strspn@plt+0x2212c>
   2580c:	add	r0, pc, r0
   25810:	add	r1, pc, r1
   25814:	add	r3, pc, r3
   25818:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2581c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   25820:	strdeq	r9, [r2], -r4
   25824:			; <UNDEFINED> instruction: 0x00028cbc
   25828:	andeq	sp, r2, ip, lsl fp
   2582c:	ldrdeq	r9, [r2], -r4
   25830:	muleq	r2, ip, ip
   25834:	andeq	r9, r2, r0, ror #10
   25838:			; <UNDEFINED> instruction: 0x000291b4
   2583c:	andeq	r8, r2, ip, ror ip
   25840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25844:	add	fp, sp, #32
   25848:	ldr	r3, [pc, #988]	; 25c2c <strspn@plt+0x2251c>
   2584c:	sub	sp, sp, #44	; 0x2c
   25850:	cmp	r0, #0
   25854:	str	r0, [fp, #-56]	; 0xffffffc8
   25858:	add	r3, pc, r3
   2585c:	ldr	r0, [pc, #972]	; 25c30 <strspn@plt+0x22520>
   25860:	mov	r6, r1
   25864:	str	r2, [fp, #-60]	; 0xffffffc4
   25868:	ldr	r0, [r3, r0]
   2586c:	ldr	r3, [r0]
   25870:	str	r0, [fp, #-52]	; 0xffffffcc
   25874:	str	r3, [fp, #-40]	; 0xffffffd8
   25878:	beq	25a20 <strspn@plt+0x22310>
   2587c:	cmp	r1, #0
   25880:	beq	25a00 <strspn@plt+0x222f0>
   25884:	ldr	ip, [fp, #-56]	; 0xffffffc8
   25888:	ldr	r3, [ip, #244]	; 0xf4
   2588c:	ldrb	r3, [r3, #3]
   25890:	cmp	r3, #2
   25894:	beq	258b8 <strspn@plt+0x221a8>
   25898:	mov	r0, #0
   2589c:	ldr	ip, [fp, #-52]	; 0xffffffcc
   258a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   258a4:	ldr	r3, [ip]
   258a8:	cmp	r2, r3
   258ac:	bne	25a40 <strspn@plt+0x22330>
   258b0:	sub	sp, fp, #32
   258b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   258b8:	ldr	r4, [r1, #12]
   258bc:	cmp	r4, #0
   258c0:	beq	259c8 <strspn@plt+0x222b8>
   258c4:	ldrb	r3, [r4]
   258c8:	cmp	r3, #0
   258cc:	beq	25bd4 <strspn@plt+0x224c4>
   258d0:	mov	ip, #0
   258d4:	sub	r8, fp, #44	; 0x2c
   258d8:	str	ip, [fp, #-48]	; 0xffffffd0
   258dc:	mov	r5, ip
   258e0:	mov	r7, ip
   258e4:	b	25934 <strspn@plt+0x22224>
   258e8:	ldrb	r3, [r6, #1]
   258ec:	mov	sp, r9
   258f0:	ands	r3, r3, #1
   258f4:	bne	259d4 <strspn@plt+0x222c4>
   258f8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   258fc:	cmp	r0, #0
   25900:	addne	r4, r4, r2
   25904:	bne	25924 <strspn@plt+0x22214>
   25908:	add	r1, r4, r2
   2590c:	ldrb	r2, [r4, r2]
   25910:	cmp	r2, #0
   25914:	mov	r4, r1
   25918:	ldrne	ip, [fp, #-48]	; 0xffffffd0
   2591c:	addne	ip, ip, #1
   25920:	strne	ip, [fp, #-48]	; 0xffffffd0
   25924:	ldrb	sl, [r4]
   25928:	add	r5, r5, #1
   2592c:	cmp	sl, #0
   25930:	beq	25988 <strspn@plt+0x22278>
   25934:	mov	r0, r4
   25938:	mov	r1, r8
   2593c:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   25940:	cmp	r0, #0
   25944:	blt	2589c <strspn@plt+0x2218c>
   25948:	ldr	sl, [fp, #-44]	; 0xffffffd4
   2594c:	mov	r9, sp
   25950:	mov	r1, r4
   25954:	add	r3, sl, #8
   25958:	bic	r3, r3, #7
   2595c:	mov	r2, sl
   25960:	sub	sp, sp, r3
   25964:	add	r3, sp, #8
   25968:	mov	r0, r3
   2596c:	bl	30c8 <memcpy@plt>
   25970:	strb	r7, [r0, sl]
   25974:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   25978:	cmp	r0, #0
   2597c:	bge	258e8 <strspn@plt+0x221d8>
   25980:	mov	sp, r9
   25984:	b	2589c <strspn@plt+0x2218c>
   25988:	cmp	r3, #0
   2598c:	bne	25a6c <strspn@plt+0x2235c>
   25990:	ldr	ip, [fp, #-48]	; 0xffffffd0
   25994:	cmp	ip, #0
   25998:	bne	25a4c <strspn@plt+0x2233c>
   2599c:	mov	r4, #0
   259a0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   259a4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   259a8:	mov	r2, r4
   259ac:	str	r4, [sp]
   259b0:	mov	r1, #1
   259b4:	bl	2497c <strspn@plt+0x2126c>
   259b8:	cmp	r0, r4
   259bc:	beq	25a44 <strspn@plt+0x22334>
   259c0:	mov	r0, r4
   259c4:	b	2589c <strspn@plt+0x2218c>
   259c8:	ldr	r4, [pc, #612]	; 25c34 <strspn@plt+0x22524>
   259cc:	add	r4, pc, r4
   259d0:	b	258c4 <strspn@plt+0x221b4>
   259d4:	ldr	r2, [r6, #36]	; 0x24
   259d8:	cmp	r2, r5
   259dc:	bcs	258f8 <strspn@plt+0x221e8>
   259e0:	ldr	r0, [pc, #592]	; 25c38 <strspn@plt+0x22528>
   259e4:	movw	r2, #2222	; 0x8ae
   259e8:	ldr	r1, [pc, #588]	; 25c3c <strspn@plt+0x2252c>
   259ec:	ldr	r3, [pc, #588]	; 25c40 <strspn@plt+0x22530>
   259f0:	add	r0, pc, r0
   259f4:	add	r1, pc, r1
   259f8:	add	r3, pc, r3
   259fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25a00:	ldr	r0, [pc, #572]	; 25c44 <strspn@plt+0x22534>
   25a04:	movw	r2, #2199	; 0x897
   25a08:	ldr	r1, [pc, #568]	; 25c48 <strspn@plt+0x22538>
   25a0c:	ldr	r3, [pc, #568]	; 25c4c <strspn@plt+0x2253c>
   25a10:	add	r0, pc, r0
   25a14:	add	r1, pc, r1
   25a18:	add	r3, pc, r3
   25a1c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25a20:	ldr	r0, [pc, #552]	; 25c50 <strspn@plt+0x22540>
   25a24:	movw	r2, #2198	; 0x896
   25a28:	ldr	r1, [pc, #548]	; 25c54 <strspn@plt+0x22544>
   25a2c:	ldr	r3, [pc, #548]	; 25c58 <strspn@plt+0x22548>
   25a30:	add	r0, pc, r0
   25a34:	add	r1, pc, r1
   25a38:	add	r3, pc, r3
   25a3c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25a40:	bl	314c <__stack_chk_fail@plt>
   25a44:	mvn	r0, #11
   25a48:	b	2589c <strspn@plt+0x2218c>
   25a4c:	ldr	r0, [pc, #520]	; 25c5c <strspn@plt+0x2254c>
   25a50:	movw	r2, #2235	; 0x8bb
   25a54:	ldr	r1, [pc, #516]	; 25c60 <strspn@plt+0x22550>
   25a58:	ldr	r3, [pc, #516]	; 25c64 <strspn@plt+0x22554>
   25a5c:	add	r0, pc, r0
   25a60:	add	r1, pc, r1
   25a64:	add	r3, pc, r3
   25a68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25a6c:	ldr	r3, [r6, #36]	; 0x24
   25a70:	cmp	r5, r3
   25a74:	bne	25bec <strspn@plt+0x224dc>
   25a78:	ldr	ip, [fp, #-48]	; 0xffffffd0
   25a7c:	cmp	ip, #0
   25a80:	beq	2599c <strspn@plt+0x2228c>
   25a84:	ldr	r3, [r6, #32]
   25a88:	sub	r5, r5, #-1073741823	; 0xc0000001
   25a8c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   25a90:	ldr	r3, [r3, r5, lsl #2]
   25a94:	ldr	r1, [ip, #264]	; 0x108
   25a98:	cmp	r3, r1
   25a9c:	bne	25c0c <strspn@plt+0x224fc>
   25aa0:	ldr	r0, [r6, #20]
   25aa4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   25aa8:	rsb	r0, r0, r3
   25aac:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   25ab0:	mov	r1, #1
   25ab4:	str	r0, [fp, #-64]	; 0xffffffc0
   25ab8:	str	sl, [sp]
   25abc:	ldr	ip, [fp, #-48]	; 0xffffffd0
   25ac0:	ldr	lr, [fp, #-64]	; 0xffffffc0
   25ac4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   25ac8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25acc:	mul	r2, ip, lr
   25ad0:	bl	2497c <strspn@plt+0x2126c>
   25ad4:	cmp	r0, #0
   25ad8:	str	r0, [fp, #-56]	; 0xffffffc8
   25adc:	beq	25a44 <strspn@plt+0x22334>
   25ae0:	ldr	r9, [r6, #12]
   25ae4:	cmp	r9, #0
   25ae8:	beq	25bc8 <strspn@plt+0x224b8>
   25aec:	ldr	r3, [r6, #36]	; 0x24
   25af0:	cmp	r3, #0
   25af4:	beq	25898 <strspn@plt+0x22188>
   25af8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25afc:	mov	r5, #0
   25b00:	mov	sl, r5
   25b04:	sub	r3, r3, #1
   25b08:	str	r3, [fp, #-48]	; 0xffffffd0
   25b0c:	b	25b24 <strspn@plt+0x22414>
   25b10:	mov	sp, r7
   25b14:	ldr	r3, [r6, #36]	; 0x24
   25b18:	add	r5, r5, #1
   25b1c:	cmp	r5, r3
   25b20:	bcs	25898 <strspn@plt+0x22188>
   25b24:	mov	r0, r9
   25b28:	mov	r1, r8
   25b2c:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   25b30:	cmp	r0, #0
   25b34:	blt	2589c <strspn@plt+0x2218c>
   25b38:	ldr	r4, [fp, #-44]	; 0xffffffd4
   25b3c:	mov	r7, sp
   25b40:	mov	r1, r9
   25b44:	add	r3, r4, #8
   25b48:	add	r9, r9, r4
   25b4c:	bic	r3, r3, #7
   25b50:	mov	r2, r4
   25b54:	sub	sp, sp, r3
   25b58:	add	r3, sp, #8
   25b5c:	mov	r0, r3
   25b60:	bl	30c8 <memcpy@plt>
   25b64:	mov	ip, #0
   25b68:	strb	ip, [r0, r4]
   25b6c:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   25b70:	cmp	r0, #0
   25b74:	blt	25bc0 <strspn@plt+0x224b0>
   25b78:	bne	25b10 <strspn@plt+0x22400>
   25b7c:	ldrb	r3, [r9]
   25b80:	cmp	r3, #0
   25b84:	beq	25b10 <strspn@plt+0x22400>
   25b88:	ldr	r2, [r6, #32]
   25b8c:	mov	sp, r7
   25b90:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25b94:	ldr	ip, [fp, #-64]	; 0xffffffc0
   25b98:	ldr	lr, [fp, #-56]	; 0xffffffc8
   25b9c:	rsb	r0, sl, r3
   25ba0:	ldr	r2, [r2, r5, lsl #2]
   25ba4:	add	sl, sl, #1
   25ba8:	ldr	r3, [r6, #20]
   25bac:	mov	r1, ip
   25bb0:	mla	r0, ip, r0, lr
   25bb4:	rsb	r2, r3, r2
   25bb8:	bl	34e5c <sd_bus_creds_has_bounding_cap@@Base+0x7534>
   25bbc:	b	25b14 <strspn@plt+0x22404>
   25bc0:	mov	sp, r7
   25bc4:	b	2589c <strspn@plt+0x2218c>
   25bc8:	ldr	r9, [pc, #152]	; 25c68 <strspn@plt+0x22558>
   25bcc:	add	r9, pc, r9
   25bd0:	b	25aec <strspn@plt+0x223dc>
   25bd4:	ldrb	r3, [r6, #1]
   25bd8:	tst	r3, #1
   25bdc:	beq	2599c <strspn@plt+0x2228c>
   25be0:	ldr	r3, [r6, #36]	; 0x24
   25be4:	cmp	r3, #0
   25be8:	beq	2599c <strspn@plt+0x2228c>
   25bec:	ldr	r0, [pc, #120]	; 25c6c <strspn@plt+0x2255c>
   25bf0:	movw	r2, #2234	; 0x8ba
   25bf4:	ldr	r1, [pc, #116]	; 25c70 <strspn@plt+0x22560>
   25bf8:	ldr	r3, [pc, #116]	; 25c74 <strspn@plt+0x22564>
   25bfc:	add	r0, pc, r0
   25c00:	add	r1, pc, r1
   25c04:	add	r3, pc, r3
   25c08:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25c0c:	ldr	r0, [pc, #100]	; 25c78 <strspn@plt+0x22568>
   25c10:	movw	r2, #2245	; 0x8c5
   25c14:	ldr	r1, [pc, #96]	; 25c7c <strspn@plt+0x2256c>
   25c18:	ldr	r3, [pc, #96]	; 25c80 <strspn@plt+0x22570>
   25c1c:	add	r0, pc, r0
   25c20:	add	r1, pc, r1
   25c24:	add	r3, pc, r3
   25c28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   25c2c:	andeq	r6, r4, r0, lsr #9
   25c30:	andeq	r0, r0, r8, lsr #5
   25c34:	andeq	r7, r2, r4, ror #30
   25c38:	muleq	r2, r4, r3
   25c3c:	ldrdeq	r8, [r2], -r0
   25c40:	muleq	r2, r4, lr
   25c44:	andeq	r0, r3, r0, lsr #17
   25c48:			; <UNDEFINED> instruction: 0x00028fb0
   25c4c:	andeq	r8, r2, r4, ror lr
   25c50:	ldrdeq	sp, [r2], -r8
   25c54:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   25c58:	andeq	r8, r2, r4, asr lr
   25c5c:	andeq	r9, r2, r8, ror r3
   25c60:	andeq	r8, r2, r4, ror #30
   25c64:	andeq	r8, r2, r8, lsr #28
   25c68:	andeq	r7, r2, r4, ror #26
   25c6c:			; <UNDEFINED> instruction: 0x000291b0
   25c70:	andeq	r8, r2, r4, asr #27
   25c74:	andeq	r8, r2, r8, lsl #25
   25c78:	ldrdeq	r9, [r2], -ip
   25c7c:	andeq	r8, r2, r4, lsr #27
   25c80:	andeq	r8, r2, r8, ror #24
   25c84:	mov	r3, #0
   25c88:	b	24d2c <strspn@plt+0x2161c>
   25c8c:	ldr	r3, [pc, #2268]	; 26570 <strspn@plt+0x22e60>
   25c90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c94:	subs	r4, r0, #0
   25c98:	ldr	r0, [pc, #2260]	; 26574 <strspn@plt+0x22e64>
   25c9c:	add	r3, pc, r3
   25ca0:	sub	sp, sp, #60	; 0x3c
   25ca4:	mov	r5, r1
   25ca8:	mov	r7, r2
   25cac:	ldr	r8, [r3, r0]
   25cb0:	ldr	r3, [r8]
   25cb4:	str	r3, [sp, #52]	; 0x34
   25cb8:	beq	26540 <strspn@plt+0x22e30>
   25cbc:	ldrb	r1, [r4, #240]	; 0xf0
   25cc0:	tst	r1, #1
   25cc4:	bne	264f0 <strspn@plt+0x22de0>
   25cc8:	cmp	r2, #0
   25ccc:	beq	264c8 <strspn@plt+0x22db8>
   25cd0:	lsrs	fp, r1, #7
   25cd4:	bne	26518 <strspn@plt+0x22e08>
   25cd8:	ldr	r2, [r4, #400]	; 0x190
   25cdc:	add	r0, r4, #396	; 0x18c
   25ce0:	add	r1, r4, #404	; 0x194
   25ce4:	mov	r3, #56	; 0x38
   25ce8:	add	r2, r2, #1
   25cec:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   25cf0:	cmp	r0, #0
   25cf4:	beq	26418 <strspn@plt+0x22d08>
   25cf8:	mov	r0, r4
   25cfc:	bl	21c28 <strspn@plt+0x1e518>
   25d00:	mov	r6, r0
   25d04:	mov	r0, r7
   25d08:	bl	341c <__strdup@plt>
   25d0c:	subs	r9, r0, #0
   25d10:	beq	26418 <strspn@plt+0x22d08>
   25d14:	ldr	r3, [r6, #4]
   25d18:	cmp	r5, #97	; 0x61
   25d1c:	str	r3, [r6, #8]
   25d20:	ldr	sl, [r4, #264]	; 0x108
   25d24:	beq	25d70 <strspn@plt+0x22660>
   25d28:	cmp	r5, #118	; 0x76
   25d2c:	beq	25dfc <strspn@plt+0x226ec>
   25d30:	cmp	r5, #114	; 0x72
   25d34:	beq	25f50 <strspn@plt+0x22840>
   25d38:	cmp	r5, #101	; 0x65
   25d3c:	beq	260bc <strspn@plt+0x229ac>
   25d40:	mvn	ip, #21
   25d44:	mov	r0, r9
   25d48:	str	ip, [sp, #12]
   25d4c:	bl	3080 <free@plt>
   25d50:	ldr	ip, [sp, #12]
   25d54:	mov	r0, ip
   25d58:	ldr	r2, [sp, #52]	; 0x34
   25d5c:	ldr	r3, [r8]
   25d60:	cmp	r2, r3
   25d64:	bne	26488 <strspn@plt+0x22d78>
   25d68:	add	sp, sp, #60	; 0x3c
   25d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25d70:	mov	r0, r7
   25d74:	mov	r1, #1
   25d78:	bl	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   25d7c:	cmp	r0, #0
   25d80:	beq	25d40 <strspn@plt+0x22630>
   25d84:	ldr	r3, [r6, #12]
   25d88:	cmp	r3, #0
   25d8c:	beq	261a0 <strspn@plt+0x22a90>
   25d90:	ldr	r1, [r6, #4]
   25d94:	ldrb	r2, [r3, r1]
   25d98:	cmp	r2, #0
   25d9c:	beq	261a0 <strspn@plt+0x22a90>
   25da0:	cmp	r2, #97	; 0x61
   25da4:	bne	26344 <strspn@plt+0x22c34>
   25da8:	add	ip, r1, #1
   25dac:	mov	r0, r7
   25db0:	add	fp, r3, ip
   25db4:	str	ip, [sp, #12]
   25db8:	bl	33a4 <strlen@plt>
   25dbc:	mov	r1, r7
   25dc0:	mov	r3, r0
   25dc4:	mov	r0, fp
   25dc8:	mov	r2, r3
   25dcc:	str	r3, [sp, #8]
   25dd0:	bl	36bc <strncmp@plt>
   25dd4:	ldr	r3, [sp, #8]
   25dd8:	ldr	ip, [sp, #12]
   25ddc:	cmp	r0, #0
   25de0:	bne	26344 <strspn@plt+0x22c34>
   25de4:	add	fp, fp, r3
   25de8:	cmp	fp, #0
   25dec:	beq	26344 <strspn@plt+0x22c34>
   25df0:	add	r3, r3, ip
   25df4:	str	r3, [sp, #20]
   25df8:	b	261f0 <strspn@plt+0x22ae0>
   25dfc:	mov	r1, fp
   25e00:	mov	r0, r7
   25e04:	bl	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   25e08:	cmp	r0, #0
   25e0c:	beq	2643c <strspn@plt+0x22d2c>
   25e10:	ldrb	r3, [r7]
   25e14:	cmp	r3, #123	; 0x7b
   25e18:	beq	2643c <strspn@plt+0x22d2c>
   25e1c:	ldr	r3, [r6, #12]
   25e20:	cmp	r3, #0
   25e24:	beq	25e38 <strspn@plt+0x22728>
   25e28:	ldr	r2, [r6, #4]
   25e2c:	ldrb	r3, [r3, r2]
   25e30:	cmp	r3, #0
   25e34:	bne	262ac <strspn@plt+0x22b9c>
   25e38:	ldrb	r3, [r6]
   25e3c:	cmp	r3, #0
   25e40:	bne	262b4 <strspn@plt+0x22ba4>
   25e44:	mov	r2, r3
   25e48:	add	r0, r6, #12
   25e4c:	add	r1, sp, #40	; 0x28
   25e50:	strb	r3, [sp, #41]	; 0x29
   25e54:	mov	r3, #118	; 0x76
   25e58:	strb	r3, [sp, #40]	; 0x28
   25e5c:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
   25e60:	cmp	r0, #0
   25e64:	ldrbeq	r3, [r4, #240]	; 0xf0
   25e68:	mvneq	ip, #11
   25e6c:	orreq	r3, r3, #128	; 0x80
   25e70:	strbeq	r3, [r4, #240]	; 0xf0
   25e74:	beq	25ee0 <strspn@plt+0x227d0>
   25e78:	ldr	r3, [r4, #244]	; 0xf4
   25e7c:	ldrb	r3, [r3, #3]
   25e80:	cmp	r3, #2
   25e84:	beq	263f0 <strspn@plt+0x22ce0>
   25e88:	mov	r0, r7
   25e8c:	bl	33a4 <strlen@plt>
   25e90:	mov	r3, #0
   25e94:	mov	r1, #1
   25e98:	str	r3, [sp]
   25e9c:	add	r2, r0, #2
   25ea0:	mov	fp, r0
   25ea4:	mov	r0, r4
   25ea8:	bl	2497c <strspn@plt+0x2126c>
   25eac:	cmp	r0, #0
   25eb0:	beq	26410 <strspn@plt+0x22d00>
   25eb4:	mov	r1, r7
   25eb8:	strb	fp, [r0], #1
   25ebc:	add	r2, fp, #1
   25ec0:	bl	30c8 <memcpy@plt>
   25ec4:	ldrb	r3, [r6]
   25ec8:	cmp	r3, #97	; 0x61
   25ecc:	moveq	ip, #0
   25ed0:	ldrne	r3, [r6, #4]
   25ed4:	movne	ip, #0
   25ed8:	addne	r3, r3, #1
   25edc:	strne	r3, [r6, #4]
   25ee0:	mov	r3, #0
   25ee4:	mov	r2, r3
   25ee8:	mov	r7, r3
   25eec:	cmp	ip, #0
   25ef0:	blt	25d44 <strspn@plt+0x22634>
   25ef4:	ldr	r1, [r4, #400]	; 0x190
   25ef8:	mov	r6, #0
   25efc:	ldr	ip, [r4, #396]	; 0x18c
   25f00:	mov	r0, r6
   25f04:	add	fp, r1, #1
   25f08:	str	fp, [r4, #400]	; 0x190
   25f0c:	rsb	r1, r1, r1, lsl #3
   25f10:	lsl	r4, r1, #3
   25f14:	add	r1, ip, r4
   25f18:	strb	r5, [ip, r4]
   25f1c:	ldrb	r4, [r1, #1]
   25f20:	str	r9, [r1, #12]
   25f24:	bfi	r4, r3, #0, #1
   25f28:	str	r7, [r1, #28]
   25f2c:	str	sl, [r1, #16]
   25f30:	str	r2, [r1, #20]
   25f34:	strb	r4, [r1, #1]
   25f38:	str	r6, [r1, #52]	; 0x34
   25f3c:	str	r6, [r1, #4]
   25f40:	str	r6, [r1, #40]	; 0x28
   25f44:	str	r6, [r1, #36]	; 0x24
   25f48:	str	r6, [r1, #32]
   25f4c:	b	25d58 <strspn@plt+0x22648>
   25f50:	mov	r1, fp
   25f54:	mov	r0, r7
   25f58:	bl	2f1dc <sd_bus_creds_has_bounding_cap@@Base+0x18b4>
   25f5c:	cmp	r0, #0
   25f60:	beq	26450 <strspn@plt+0x22d40>
   25f64:	ldr	fp, [r6, #12]
   25f68:	cmp	fp, #0
   25f6c:	beq	25ff8 <strspn@plt+0x228e8>
   25f70:	ldr	ip, [r6, #4]
   25f74:	ldrb	r3, [fp, ip]
   25f78:	cmp	r3, #0
   25f7c:	beq	25ff8 <strspn@plt+0x228e8>
   25f80:	mov	r0, r7
   25f84:	str	r3, [sp, #8]
   25f88:	str	ip, [sp, #12]
   25f8c:	bl	33a4 <strlen@plt>
   25f90:	ldr	r3, [sp, #8]
   25f94:	ldr	ip, [sp, #12]
   25f98:	cmp	r3, #40	; 0x28
   25f9c:	str	r0, [sp, #16]
   25fa0:	bne	2634c <strspn@plt+0x22c3c>
   25fa4:	add	r3, ip, #1
   25fa8:	mov	r2, r0
   25fac:	add	r3, fp, r3
   25fb0:	mov	r1, r7
   25fb4:	str	r3, [sp, #8]
   25fb8:	mov	r0, r3
   25fbc:	bl	36bc <strncmp@plt>
   25fc0:	ldr	r3, [sp, #8]
   25fc4:	ldr	ip, [sp, #12]
   25fc8:	cmp	r0, #0
   25fcc:	bne	2634c <strspn@plt+0x22c3c>
   25fd0:	ldr	r1, [sp, #16]
   25fd4:	adds	r3, r3, r1
   25fd8:	beq	26350 <strspn@plt+0x22c40>
   25fdc:	add	ip, r1, ip
   25fe0:	add	fp, fp, ip
   25fe4:	ldrb	r2, [fp, #1]
   25fe8:	cmp	r2, #41	; 0x29
   25fec:	bne	2642c <strspn@plt+0x22d1c>
   25ff0:	add	fp, ip, #2
   25ff4:	b	26044 <strspn@plt+0x22934>
   25ff8:	ldrb	ip, [r6]
   25ffc:	cmp	ip, #0
   26000:	bne	2634c <strspn@plt+0x22c3c>
   26004:	str	ip, [sp]
   26008:	add	r0, r6, #12
   2600c:	add	r1, sp, #48	; 0x30
   26010:	mov	r2, r7
   26014:	add	r3, sp, #44	; 0x2c
   26018:	strb	ip, [sp, #49]	; 0x31
   2601c:	strb	ip, [sp, #45]	; 0x2d
   26020:	mov	lr, #40	; 0x28
   26024:	mov	ip, #41	; 0x29
   26028:	strb	lr, [sp, #48]	; 0x30
   2602c:	strb	ip, [sp, #44]	; 0x2c
   26030:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
   26034:	cmp	r0, #0
   26038:	beq	264ac <strspn@plt+0x22d9c>
   2603c:	ldr	fp, [r6, #12]
   26040:	rsb	fp, fp, r0
   26044:	ldr	r3, [r4, #244]	; 0xf4
   26048:	ldrb	r3, [r3, #3]
   2604c:	cmp	r3, #2
   26050:	bne	2635c <strspn@plt+0x22c4c>
   26054:	mov	r0, r7
   26058:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   2605c:	subs	ip, r0, #0
   26060:	blt	263e4 <strspn@plt+0x22cd4>
   26064:	mov	r2, #0
   26068:	mov	r1, ip
   2606c:	str	r2, [sp]
   26070:	mov	r3, r2
   26074:	mov	r0, r4
   26078:	bl	2497c <strspn@plt+0x2126c>
   2607c:	cmp	r0, #0
   26080:	beq	2648c <strspn@plt+0x22d7c>
   26084:	mov	r0, r7
   26088:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   2608c:	subs	ip, r0, #0
   26090:	blt	263e4 <strspn@plt+0x22cd4>
   26094:	ldr	r2, [r4, #264]	; 0x108
   26098:	movne	r3, #0
   2609c:	moveq	r3, #1
   260a0:	ldrb	r1, [r6]
   260a4:	cmp	r1, #97	; 0x61
   260a8:	moveq	ip, #0
   260ac:	movne	ip, #0
   260b0:	strne	fp, [r6, #4]
   260b4:	mov	r7, #0
   260b8:	b	25eec <strspn@plt+0x227dc>
   260bc:	mov	r0, r7
   260c0:	bl	2f1a8 <sd_bus_creds_has_bounding_cap@@Base+0x1880>
   260c4:	cmp	r0, #0
   260c8:	beq	26470 <strspn@plt+0x22d60>
   260cc:	ldrb	r3, [r6]
   260d0:	cmp	r3, #97	; 0x61
   260d4:	bne	2634c <strspn@plt+0x22c3c>
   260d8:	ldr	fp, [r6, #12]
   260dc:	cmp	fp, #0
   260e0:	beq	2649c <strspn@plt+0x22d8c>
   260e4:	ldr	r2, [r6, #4]
   260e8:	ldrb	r3, [fp, r2]
   260ec:	cmp	r3, #0
   260f0:	beq	26350 <strspn@plt+0x22c40>
   260f4:	mov	r0, r7
   260f8:	str	r2, [sp, #12]
   260fc:	str	r3, [sp, #8]
   26100:	bl	33a4 <strlen@plt>
   26104:	ldr	r3, [sp, #8]
   26108:	ldr	r2, [sp, #12]
   2610c:	cmp	r3, #123	; 0x7b
   26110:	mov	r6, r0
   26114:	bne	2634c <strspn@plt+0x22c3c>
   26118:	add	r3, r2, #1
   2611c:	mov	r1, r7
   26120:	add	ip, fp, r3
   26124:	mov	r2, r0
   26128:	str	r3, [sp, #8]
   2612c:	mov	r0, ip
   26130:	str	ip, [sp, #12]
   26134:	bl	36bc <strncmp@plt>
   26138:	ldr	r3, [sp, #8]
   2613c:	ldr	ip, [sp, #12]
   26140:	cmp	r0, #0
   26144:	bne	2634c <strspn@plt+0x22c3c>
   26148:	adds	ip, ip, r6
   2614c:	beq	26568 <strspn@plt+0x22e58>
   26150:	add	r6, fp, r6
   26154:	ldrb	r3, [r6, r3]
   26158:	cmp	r3, #125	; 0x7d
   2615c:	bne	2642c <strspn@plt+0x22d1c>
   26160:	ldr	r3, [r4, #244]	; 0xf4
   26164:	ldrb	r3, [r3, #3]
   26168:	cmp	r3, #2
   2616c:	beq	262bc <strspn@plt+0x22bac>
   26170:	mov	r2, r0
   26174:	str	r0, [sp]
   26178:	mov	r3, r0
   2617c:	mov	r1, #8
   26180:	mov	r0, r4
   26184:	bl	2497c <strspn@plt+0x2126c>
   26188:	cmp	r0, #0
   2618c:	beq	2648c <strspn@plt+0x22d7c>
   26190:	mov	r3, #0
   26194:	mov	r2, r3
   26198:	mov	ip, r3
   2619c:	b	260b4 <strspn@plt+0x229a4>
   261a0:	ldrb	ip, [r6]
   261a4:	cmp	ip, #0
   261a8:	bne	26344 <strspn@plt+0x22c34>
   261ac:	mov	r3, ip
   261b0:	add	r0, r6, #12
   261b4:	add	r1, sp, #36	; 0x24
   261b8:	mov	r2, r7
   261bc:	strb	ip, [sp, #37]	; 0x25
   261c0:	mov	ip, #97	; 0x61
   261c4:	strb	ip, [sp, #36]	; 0x24
   261c8:	bl	3df44 <sd_bus_creds_has_bounding_cap@@Base+0x1061c>
   261cc:	cmp	r0, #0
   261d0:	ldrbeq	r3, [r4, #240]	; 0xf0
   261d4:	mvneq	ip, #11
   261d8:	orreq	r3, r3, #128	; 0x80
   261dc:	strbeq	r3, [r4, #240]	; 0xf0
   261e0:	beq	25d44 <strspn@plt+0x22634>
   261e4:	ldr	r3, [r6, #12]
   261e8:	rsb	r3, r3, r0
   261ec:	str	r3, [sp, #20]
   261f0:	ldr	r3, [r4, #244]	; 0xf4
   261f4:	ldrb	r3, [r3, #3]
   261f8:	cmp	r3, #2
   261fc:	beq	2638c <strspn@plt+0x22c7c>
   26200:	ldrb	r0, [r7]
   26204:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   26208:	subs	ip, r0, #0
   2620c:	blt	25ee0 <strspn@plt+0x227d0>
   26210:	mov	fp, #0
   26214:	mov	r1, #4
   26218:	str	fp, [sp]
   2621c:	mov	r3, fp
   26220:	mov	r2, r1
   26224:	mov	r0, r4
   26228:	str	ip, [sp, #12]
   2622c:	bl	2497c <strspn@plt+0x2126c>
   26230:	ldr	ip, [sp, #12]
   26234:	subs	r7, r0, #0
   26238:	beq	26480 <strspn@plt+0x22d70>
   2623c:	ldr	r0, [r4, #312]	; 0x138
   26240:	mov	r1, ip
   26244:	mov	r2, fp
   26248:	mov	r3, fp
   2624c:	str	r0, [sp, #16]
   26250:	mov	r0, r4
   26254:	ldr	ip, [sp, #16]
   26258:	ldr	ip, [ip, #4]
   2625c:	str	ip, [sp, #24]
   26260:	ldr	ip, [sp, #16]
   26264:	ldr	ip, [ip, #12]
   26268:	str	fp, [sp]
   2626c:	str	ip, [sp, #28]
   26270:	bl	2497c <strspn@plt+0x2126c>
   26274:	cmp	r0, fp
   26278:	beq	26480 <strspn@plt+0x22d70>
   2627c:	ldr	r3, [r4, #312]	; 0x138
   26280:	ldr	ip, [sp, #16]
   26284:	cmp	ip, r3
   26288:	beq	26314 <strspn@plt+0x22c04>
   2628c:	mov	r3, #0
   26290:	str	r3, [r7]
   26294:	mov	r2, r3
   26298:	ldrb	r1, [r6]
   2629c:	cmp	r1, #97	; 0x61
   262a0:	ldrne	ip, [sp, #20]
   262a4:	strne	ip, [r6, #4]
   262a8:	b	25ef4 <strspn@plt+0x227e4>
   262ac:	cmp	r3, #118	; 0x76
   262b0:	beq	25e78 <strspn@plt+0x22768>
   262b4:	mvn	ip, #5
   262b8:	b	25ee0 <strspn@plt+0x227d0>
   262bc:	mov	r0, r7
   262c0:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   262c4:	subs	ip, r0, #0
   262c8:	blt	263e4 <strspn@plt+0x22cd4>
   262cc:	mov	fp, #0
   262d0:	mov	r1, ip
   262d4:	str	fp, [sp]
   262d8:	mov	r2, fp
   262dc:	mov	r3, fp
   262e0:	mov	r0, r4
   262e4:	bl	2497c <strspn@plt+0x2126c>
   262e8:	cmp	r0, fp
   262ec:	beq	2648c <strspn@plt+0x22d7c>
   262f0:	mov	r0, r7
   262f4:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   262f8:	subs	ip, r0, #0
   262fc:	blt	26444 <strspn@plt+0x22d34>
   26300:	mov	ip, fp
   26304:	ldr	r2, [r4, #264]	; 0x108
   26308:	movne	r3, #0
   2630c:	moveq	r3, #1
   26310:	b	260b4 <strspn@plt+0x229a4>
   26314:	ldr	r3, [ip, #4]
   26318:	ldr	ip, [sp, #24]
   2631c:	cmp	ip, r3
   26320:	beq	2628c <strspn@plt+0x22b7c>
   26324:	cmp	r7, ip
   26328:	bcc	2628c <strspn@plt+0x22b7c>
   2632c:	ldr	r0, [sp, #28]
   26330:	add	r2, ip, r0
   26334:	cmp	r7, r2
   26338:	rsbcc	r7, ip, r7
   2633c:	addcc	r7, r3, r7
   26340:	b	2628c <strspn@plt+0x22b7c>
   26344:	mvn	ip, #5
   26348:	b	25d44 <strspn@plt+0x22634>
   2634c:	mov	r3, #0
   26350:	mvn	ip, #5
   26354:	mov	r2, r3
   26358:	b	260b4 <strspn@plt+0x229a4>
   2635c:	mov	r7, #0
   26360:	mov	r0, r4
   26364:	str	r7, [sp]
   26368:	mov	r2, r7
   2636c:	mov	r3, r7
   26370:	mov	r1, #8
   26374:	bl	2497c <strspn@plt+0x2126c>
   26378:	cmp	r0, r7
   2637c:	beq	2648c <strspn@plt+0x22d7c>
   26380:	mov	r3, r7
   26384:	mov	r2, r7
   26388:	b	260a0 <strspn@plt+0x22990>
   2638c:	mov	r0, r7
   26390:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   26394:	subs	ip, r0, #0
   26398:	blt	25ee0 <strspn@plt+0x227d0>
   2639c:	mov	fp, #0
   263a0:	mov	r1, ip
   263a4:	str	fp, [sp]
   263a8:	mov	r2, fp
   263ac:	mov	r3, fp
   263b0:	mov	r0, r4
   263b4:	bl	2497c <strspn@plt+0x2126c>
   263b8:	cmp	r0, fp
   263bc:	beq	26480 <strspn@plt+0x22d70>
   263c0:	mov	r0, r7
   263c4:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   263c8:	subs	ip, r0, #0
   263cc:	blt	26460 <strspn@plt+0x22d50>
   263d0:	mov	r7, fp
   263d4:	ldr	r2, [r4, #264]	; 0x108
   263d8:	movne	r3, #0
   263dc:	moveq	r3, #1
   263e0:	b	26298 <strspn@plt+0x22b88>
   263e4:	mov	r3, #0
   263e8:	mov	r2, r3
   263ec:	b	260b4 <strspn@plt+0x229a4>
   263f0:	mov	r3, #0
   263f4:	mov	r0, r4
   263f8:	mov	r2, r3
   263fc:	str	r3, [sp]
   26400:	mov	r1, #8
   26404:	bl	2497c <strspn@plt+0x2126c>
   26408:	cmp	r0, #0
   2640c:	bne	25ec4 <strspn@plt+0x227b4>
   26410:	mvn	ip, #11
   26414:	b	25ee0 <strspn@plt+0x227d0>
   26418:	ldrb	r3, [r4, #240]	; 0xf0
   2641c:	mvn	r0, #11
   26420:	orr	r3, r3, #128	; 0x80
   26424:	strb	r3, [r4, #240]	; 0xf0
   26428:	b	25d58 <strspn@plt+0x22648>
   2642c:	mov	r3, r0
   26430:	mvn	ip, #5
   26434:	mov	r2, r0
   26438:	b	260b4 <strspn@plt+0x229a4>
   2643c:	mvn	ip, #21
   26440:	b	25ee0 <strspn@plt+0x227d0>
   26444:	mov	r3, fp
   26448:	mov	r2, fp
   2644c:	b	260b4 <strspn@plt+0x229a4>
   26450:	mov	r3, #0
   26454:	mvn	ip, #21
   26458:	mov	r2, r3
   2645c:	b	260b4 <strspn@plt+0x229a4>
   26460:	mov	r3, fp
   26464:	mov	r2, fp
   26468:	mov	r7, fp
   2646c:	b	25eec <strspn@plt+0x227dc>
   26470:	mov	r3, r0
   26474:	mvn	ip, #21
   26478:	mov	r2, r0
   2647c:	b	260b4 <strspn@plt+0x229a4>
   26480:	mvn	ip, #11
   26484:	b	25d44 <strspn@plt+0x22634>
   26488:	bl	314c <__stack_chk_fail@plt>
   2648c:	mov	r3, #0
   26490:	mvn	ip, #11
   26494:	mov	r2, r3
   26498:	b	260b4 <strspn@plt+0x229a4>
   2649c:	mov	r3, fp
   264a0:	mvn	ip, #5
   264a4:	mov	r2, fp
   264a8:	b	260b4 <strspn@plt+0x229a4>
   264ac:	ldrb	r1, [r4, #240]	; 0xf0
   264b0:	mov	r3, r0
   264b4:	mov	r2, r0
   264b8:	mvn	ip, #11
   264bc:	orr	r1, r1, #128	; 0x80
   264c0:	strb	r1, [r4, #240]	; 0xf0
   264c4:	b	260b4 <strspn@plt+0x229a4>
   264c8:	ldr	r0, [pc, #168]	; 26578 <strspn@plt+0x22e68>
   264cc:	movw	r2, #2078	; 0x81e
   264d0:	ldr	r1, [pc, #164]	; 2657c <strspn@plt+0x22e6c>
   264d4:	ldr	r3, [pc, #164]	; 26580 <strspn@plt+0x22e70>
   264d8:	add	r0, pc, r0
   264dc:	add	r1, pc, r1
   264e0:	add	r3, pc, r3
   264e4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   264e8:	mvn	r0, #21
   264ec:	b	25d58 <strspn@plt+0x22648>
   264f0:	ldr	r0, [pc, #140]	; 26584 <strspn@plt+0x22e74>
   264f4:	movw	r2, #2077	; 0x81d
   264f8:	ldr	r1, [pc, #136]	; 26588 <strspn@plt+0x22e78>
   264fc:	ldr	r3, [pc, #136]	; 2658c <strspn@plt+0x22e7c>
   26500:	add	r0, pc, r0
   26504:	add	r1, pc, r1
   26508:	add	r3, pc, r3
   2650c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26510:	mvn	r0, #0
   26514:	b	25d58 <strspn@plt+0x22648>
   26518:	ldr	r0, [pc, #112]	; 26590 <strspn@plt+0x22e80>
   2651c:	movw	r2, #2079	; 0x81f
   26520:	ldr	r1, [pc, #108]	; 26594 <strspn@plt+0x22e84>
   26524:	ldr	r3, [pc, #108]	; 26598 <strspn@plt+0x22e88>
   26528:	add	r0, pc, r0
   2652c:	add	r1, pc, r1
   26530:	add	r3, pc, r3
   26534:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26538:	mvn	r0, #115	; 0x73
   2653c:	b	25d58 <strspn@plt+0x22648>
   26540:	ldr	r0, [pc, #84]	; 2659c <strspn@plt+0x22e8c>
   26544:	movw	r2, #2076	; 0x81c
   26548:	ldr	r1, [pc, #80]	; 265a0 <strspn@plt+0x22e90>
   2654c:	ldr	r3, [pc, #80]	; 265a4 <strspn@plt+0x22e94>
   26550:	add	r0, pc, r0
   26554:	add	r1, pc, r1
   26558:	add	r3, pc, r3
   2655c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26560:	mvn	r0, #21
   26564:	b	25d58 <strspn@plt+0x22648>
   26568:	mov	r3, ip
   2656c:	b	26350 <strspn@plt+0x22c40>
   26570:	andeq	r6, r4, ip, asr r0
   26574:	andeq	r0, r0, r8, lsr #5
   26578:			; <UNDEFINED> instruction: 0x00028bb4
   2657c:	andeq	r8, r2, r8, ror #9
   26580:	andeq	r8, r2, r8, asr r3
   26584:	andeq	r8, r2, r8, lsl #16
   26588:	andeq	r8, r2, r0, asr #9
   2658c:	andeq	r8, r2, r0, lsr r3
   26590:	andeq	r8, r2, r4, lsr r8
   26594:	muleq	r2, r8, r4
   26598:	andeq	r8, r2, r8, lsl #6
   2659c:			; <UNDEFINED> instruction: 0x0002cdb8
   265a0:	andeq	r8, r2, r0, ror r4
   265a4:	andeq	r8, r2, r0, ror #5
   265a8:	push	{r4, r5, r6, r7, lr}
   265ac:	subs	r5, r0, #0
   265b0:	sub	sp, sp, #12
   265b4:	beq	2680c <strspn@plt+0x230fc>
   265b8:	ldrb	r3, [r5, #240]	; 0xf0
   265bc:	tst	r3, #1
   265c0:	bne	267e4 <strspn@plt+0x230d4>
   265c4:	ldr	r2, [r5, #400]	; 0x190
   265c8:	cmp	r2, #0
   265cc:	beq	267bc <strspn@plt+0x230ac>
   265d0:	lsrs	r3, r3, #7
   265d4:	bne	26834 <strspn@plt+0x23124>
   265d8:	bl	21c28 <strspn@plt+0x1e518>
   265dc:	ldrb	r3, [r0]
   265e0:	mov	r4, r0
   265e4:	cmp	r3, #97	; 0x61
   265e8:	beq	26608 <strspn@plt+0x22ef8>
   265ec:	ldr	r3, [r0, #12]
   265f0:	cmp	r3, #0
   265f4:	beq	26608 <strspn@plt+0x22ef8>
   265f8:	ldr	r2, [r0, #4]
   265fc:	ldrb	r3, [r3, r2]
   26600:	cmp	r3, #0
   26604:	bne	267b4 <strspn@plt+0x230a4>
   26608:	ldr	r3, [r5, #400]	; 0x190
   2660c:	sub	r3, r3, #1
   26610:	str	r3, [r5, #400]	; 0x190
   26614:	ldrb	r3, [r4]
   26618:	cmp	r3, #97	; 0x61
   2661c:	beq	26664 <strspn@plt+0x22f54>
   26620:	cmp	r3, #118	; 0x76
   26624:	beq	26680 <strspn@plt+0x22f70>
   26628:	cmp	r3, #114	; 0x72
   2662c:	cmpne	r3, #101	; 0x65
   26630:	bne	2685c <strspn@plt+0x2314c>
   26634:	mov	r0, r5
   26638:	mov	r1, r4
   2663c:	mov	r2, #1
   26640:	bl	25840 <strspn@plt+0x22130>
   26644:	mov	r5, r0
   26648:	ldr	r0, [r4, #12]
   2664c:	bl	3080 <free@plt>
   26650:	ldr	r0, [r4, #32]
   26654:	bl	3080 <free@plt>
   26658:	mov	r0, r5
   2665c:	add	sp, sp, #12
   26660:	pop	{r4, r5, r6, r7, pc}
   26664:	ldr	r3, [r5, #244]	; 0xf4
   26668:	ldrb	r3, [r3, #3]
   2666c:	cmp	r3, #2
   26670:	beq	266ec <strspn@plt+0x22fdc>
   26674:	mov	r5, #0
   26678:	ldr	r0, [r4, #12]
   2667c:	b	2664c <strspn@plt+0x22f3c>
   26680:	ldr	r0, [r4, #12]
   26684:	cmp	r0, #0
   26688:	beq	2687c <strspn@plt+0x2316c>
   2668c:	ldr	r2, [r5, #244]	; 0xf4
   26690:	ldrb	r2, [r2, #3]
   26694:	cmp	r2, #2
   26698:	movne	r5, #0
   2669c:	bne	2664c <strspn@plt+0x22f3c>
   266a0:	bl	33a4 <strlen@plt>
   266a4:	mov	r1, #1
   266a8:	mov	r6, #0
   266ac:	mov	r3, r1
   266b0:	str	r6, [sp]
   266b4:	mov	r7, r0
   266b8:	mov	r0, r5
   266bc:	add	r2, r7, r1
   266c0:	bl	2497c <strspn@plt+0x2126c>
   266c4:	cmp	r0, #0
   266c8:	ldreq	r0, [r4, #12]
   266cc:	mvneq	r5, #11
   266d0:	beq	2664c <strspn@plt+0x22f3c>
   266d4:	strb	r6, [r0], #1
   266d8:	mov	r2, r7
   266dc:	ldr	r1, [r4, #12]
   266e0:	mov	r5, r6
   266e4:	bl	30c8 <memcpy@plt>
   266e8:	b	26678 <strspn@plt+0x22f68>
   266ec:	ldrb	r3, [r4, #1]
   266f0:	ands	r6, r3, #1
   266f4:	beq	2678c <strspn@plt+0x2307c>
   266f8:	ldr	r1, [r4, #36]	; 0x24
   266fc:	cmp	r1, #0
   26700:	subne	r0, r1, #-1073741823	; 0xc0000001
   26704:	ldrne	r2, [r4, #32]
   26708:	moveq	r0, r1
   2670c:	ldrne	r3, [r4, #20]
   26710:	ldrne	r0, [r2, r0, lsl #2]
   26714:	rsbne	r0, r3, r0
   26718:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   2671c:	ldr	r2, [r4, #36]	; 0x24
   26720:	mov	r1, #1
   26724:	mov	r3, r1
   26728:	mov	r7, r0
   2672c:	mov	r0, r5
   26730:	mul	r2, r2, r7
   26734:	mov	r5, #0
   26738:	str	r5, [sp]
   2673c:	bl	2497c <strspn@plt+0x2126c>
   26740:	cmp	r0, #0
   26744:	beq	267ac <strspn@plt+0x2309c>
   26748:	ldr	r3, [r4, #36]	; 0x24
   2674c:	cmp	r3, #0
   26750:	beq	26674 <strspn@plt+0x22f64>
   26754:	mov	r6, r0
   26758:	ldr	r2, [r4, #32]
   2675c:	mov	r0, r6
   26760:	ldr	r3, [r4, #20]
   26764:	mov	r1, r7
   26768:	add	r6, r6, r7
   2676c:	ldr	r2, [r2, r5, lsl #2]
   26770:	add	r5, r5, #1
   26774:	rsb	r2, r3, r2
   26778:	bl	34e5c <sd_bus_creds_has_bounding_cap@@Base+0x7534>
   2677c:	ldr	r3, [r4, #36]	; 0x24
   26780:	cmp	r5, r3
   26784:	bcc	26758 <strspn@plt+0x23048>
   26788:	b	26674 <strspn@plt+0x22f64>
   2678c:	mov	r1, #1
   26790:	str	r6, [sp]
   26794:	mov	r0, r5
   26798:	mov	r3, r1
   2679c:	mov	r2, r6
   267a0:	bl	2497c <strspn@plt+0x2126c>
   267a4:	cmp	r0, #0
   267a8:	bne	26674 <strspn@plt+0x22f64>
   267ac:	mvn	r5, #11
   267b0:	b	26678 <strspn@plt+0x22f68>
   267b4:	mvn	r0, #21
   267b8:	b	2665c <strspn@plt+0x22f4c>
   267bc:	ldr	r0, [pc, #216]	; 2689c <strspn@plt+0x2318c>
   267c0:	movw	r2, #2293	; 0x8f5
   267c4:	ldr	r1, [pc, #212]	; 268a0 <strspn@plt+0x23190>
   267c8:	ldr	r3, [pc, #212]	; 268a4 <strspn@plt+0x23194>
   267cc:	add	r0, pc, r0
   267d0:	add	r1, pc, r1
   267d4:	add	r3, pc, r3
   267d8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   267dc:	mvn	r0, #21
   267e0:	b	2665c <strspn@plt+0x22f4c>
   267e4:	ldr	r0, [pc, #188]	; 268a8 <strspn@plt+0x23198>
   267e8:	movw	r2, #2292	; 0x8f4
   267ec:	ldr	r1, [pc, #184]	; 268ac <strspn@plt+0x2319c>
   267f0:	ldr	r3, [pc, #184]	; 268b0 <strspn@plt+0x231a0>
   267f4:	add	r0, pc, r0
   267f8:	add	r1, pc, r1
   267fc:	add	r3, pc, r3
   26800:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26804:	mvn	r0, #0
   26808:	b	2665c <strspn@plt+0x22f4c>
   2680c:	ldr	r0, [pc, #160]	; 268b4 <strspn@plt+0x231a4>
   26810:	movw	r2, #2291	; 0x8f3
   26814:	ldr	r1, [pc, #156]	; 268b8 <strspn@plt+0x231a8>
   26818:	ldr	r3, [pc, #156]	; 268bc <strspn@plt+0x231ac>
   2681c:	add	r0, pc, r0
   26820:	add	r1, pc, r1
   26824:	add	r3, pc, r3
   26828:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2682c:	mvn	r0, #21
   26830:	b	2665c <strspn@plt+0x22f4c>
   26834:	ldr	r0, [pc, #132]	; 268c0 <strspn@plt+0x231b0>
   26838:	movw	r2, #2294	; 0x8f6
   2683c:	ldr	r1, [pc, #128]	; 268c4 <strspn@plt+0x231b4>
   26840:	ldr	r3, [pc, #128]	; 268c8 <strspn@plt+0x231b8>
   26844:	add	r0, pc, r0
   26848:	add	r1, pc, r1
   2684c:	add	r3, pc, r3
   26850:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26854:	mvn	r0, #115	; 0x73
   26858:	b	2665c <strspn@plt+0x22f4c>
   2685c:	ldr	r0, [pc, #104]	; 268cc <strspn@plt+0x231bc>
   26860:	movw	r2, #2311	; 0x907
   26864:	ldr	r1, [pc, #100]	; 268d0 <strspn@plt+0x231c0>
   26868:	ldr	r3, [pc, #100]	; 268d4 <strspn@plt+0x231c4>
   2686c:	add	r0, pc, r0
   26870:	add	r1, pc, r1
   26874:	add	r3, pc, r3
   26878:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   2687c:	ldr	r0, [pc, #84]	; 268d8 <strspn@plt+0x231c8>
   26880:	movw	r2, #2174	; 0x87e
   26884:	ldr	r1, [pc, #80]	; 268dc <strspn@plt+0x231cc>
   26888:	ldr	r3, [pc, #80]	; 268e0 <strspn@plt+0x231d0>
   2688c:	add	r0, pc, r0
   26890:	add	r1, pc, r1
   26894:	add	r3, pc, r3
   26898:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2689c:	andeq	r8, r2, r8, ror #12
   268a0:	strdeq	r8, [r2], -r4
   268a4:	andeq	r8, r2, r8, ror #24
   268a8:	andeq	r8, r2, r4, lsl r5
   268ac:	andeq	r8, r2, ip, asr #3
   268b0:	andeq	r8, r2, r0, asr #24
   268b4:	andeq	ip, r2, ip, ror #21
   268b8:	andeq	r8, r2, r4, lsr #3
   268bc:	andeq	r8, r2, r8, lsl ip
   268c0:	andeq	r8, r2, r8, lsl r5
   268c4:	andeq	r8, r2, ip, ror r1
   268c8:	strdeq	r8, [r2], -r0
   268cc:	andeq	r8, r2, r4, ror r2
   268d0:	andeq	r8, r2, r4, asr r1
   268d4:	andeq	r8, r2, r8, asr #23
   268d8:			; <UNDEFINED> instruction: 0x000285bc
   268dc:	andeq	r8, r2, r4, lsr r1
   268e0:	andeq	r7, r2, r4, ror sp
   268e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   268e8:	add	fp, sp, #32
   268ec:	ldr	r3, [pc, #1572]	; 26f18 <strspn@plt+0x23808>
   268f0:	sub	sp, sp, #1600	; 0x640
   268f4:	sub	sp, sp, #12
   268f8:	subs	r6, r0, #0
   268fc:	ldr	r0, [pc, #1560]	; 26f1c <strspn@plt+0x2380c>
   26900:	add	r3, pc, r3
   26904:	str	r1, [fp, #-1608]	; 0xfffff9b8
   26908:	mov	r7, r2
   2690c:	mov	r2, #0
   26910:	ldr	r0, [r3, r0]
   26914:	str	r2, [fp, #-1592]	; 0xfffff9c8
   26918:	ldr	r3, [r0]
   2691c:	str	r0, [fp, #-1616]	; 0xfffff9b0
   26920:	str	r3, [fp, #-40]	; 0xffffffd8
   26924:	beq	26ef4 <strspn@plt+0x237e4>
   26928:	subs	r0, r1, #0
   2692c:	beq	26b78 <strspn@plt+0x23468>
   26930:	mvn	r5, #0
   26934:	str	r5, [fp, #-1600]	; 0xfffff9c0
   26938:	bl	33a4 <strlen@plt>
   2693c:	sub	r4, fp, #1584	; 0x630
   26940:	sub	r9, fp, #1568	; 0x620
   26944:	sub	sl, fp, #1600	; 0x640
   26948:	sub	r4, r4, #4
   2694c:	sub	r9, r9, #4
   26950:	sub	sl, sl, #4
   26954:	sub	r9, r9, #4
   26958:	sub	r8, r4, #4
   2695c:	sub	sl, sl, #4
   26960:	mov	r3, r5
   26964:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26968:	str	r6, [fp, #-1636]	; 0xfffff99c
   2696c:	str	r0, [fp, #-1596]	; 0xfffff9c4
   26970:	cmp	r3, #0
   26974:	beq	26998 <strspn@plt+0x23288>
   26978:	ldr	r7, [fp, #-1620]	; 0xfffff9ac
   2697c:	ldr	r6, [fp, #-1636]	; 0xfffff99c
   26980:	ldr	r2, [fp, #-1596]	; 0xfffff9c4
   26984:	cmp	r2, #0
   26988:	cmneq	r3, #1
   2698c:	bne	269e0 <strspn@plt+0x232d0>
   26990:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26994:	str	r6, [fp, #-1636]	; 0xfffff99c
   26998:	sub	r3, r4, #12
   2699c:	mov	r0, r9
   269a0:	str	r3, [sp]
   269a4:	mov	r1, r8
   269a8:	mov	r2, sl
   269ac:	sub	r3, r4, #8
   269b0:	bl	23278 <strspn@plt+0x1fb68>
   269b4:	cmp	r0, #0
   269b8:	blt	26b78 <strspn@plt+0x23468>
   269bc:	beq	26eb0 <strspn@plt+0x237a0>
   269c0:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   269c4:	bl	265a8 <strspn@plt+0x22e98>
   269c8:	cmp	r0, #0
   269cc:	blt	26b78 <strspn@plt+0x23468>
   269d0:	ldr	r3, [fp, #-1600]	; 0xfffff9c0
   269d4:	cmp	r3, #0
   269d8:	bne	26978 <strspn@plt+0x23268>
   269dc:	b	26998 <strspn@plt+0x23288>
   269e0:	ldr	r5, [fp, #-1608]	; 0xfffff9b8
   269e4:	cmn	r3, #1
   269e8:	subne	r3, r3, #1
   269ec:	subeq	r2, r2, #1
   269f0:	strne	r3, [fp, #-1600]	; 0xfffff9c0
   269f4:	addeq	r3, r5, #1
   269f8:	streq	r2, [fp, #-1596]	; 0xfffff9c4
   269fc:	streq	r3, [fp, #-1608]	; 0xfffff9b8
   26a00:	ldrb	r1, [r5]
   26a04:	sub	r3, r1, #40	; 0x28
   26a08:	cmp	r3, #83	; 0x53
   26a0c:	addls	pc, pc, r3, lsl #2
   26a10:	b	26b74 <strspn@plt+0x23464>
   26a14:	b	26d8c <strspn@plt+0x2367c>
   26a18:	b	26b74 <strspn@plt+0x23464>
   26a1c:	b	26b74 <strspn@plt+0x23464>
   26a20:	b	26b74 <strspn@plt+0x23464>
   26a24:	b	26b74 <strspn@plt+0x23464>
   26a28:	b	26b74 <strspn@plt+0x23464>
   26a2c:	b	26b74 <strspn@plt+0x23464>
   26a30:	b	26b74 <strspn@plt+0x23464>
   26a34:	b	26b74 <strspn@plt+0x23464>
   26a38:	b	26b74 <strspn@plt+0x23464>
   26a3c:	b	26b74 <strspn@plt+0x23464>
   26a40:	b	26b74 <strspn@plt+0x23464>
   26a44:	b	26b74 <strspn@plt+0x23464>
   26a48:	b	26b74 <strspn@plt+0x23464>
   26a4c:	b	26b74 <strspn@plt+0x23464>
   26a50:	b	26b74 <strspn@plt+0x23464>
   26a54:	b	26b74 <strspn@plt+0x23464>
   26a58:	b	26b74 <strspn@plt+0x23464>
   26a5c:	b	26b74 <strspn@plt+0x23464>
   26a60:	b	26b74 <strspn@plt+0x23464>
   26a64:	b	26b74 <strspn@plt+0x23464>
   26a68:	b	26b74 <strspn@plt+0x23464>
   26a6c:	b	26b74 <strspn@plt+0x23464>
   26a70:	b	26b74 <strspn@plt+0x23464>
   26a74:	b	26b74 <strspn@plt+0x23464>
   26a78:	b	26b74 <strspn@plt+0x23464>
   26a7c:	b	26b74 <strspn@plt+0x23464>
   26a80:	b	26b74 <strspn@plt+0x23464>
   26a84:	b	26b74 <strspn@plt+0x23464>
   26a88:	b	26b74 <strspn@plt+0x23464>
   26a8c:	b	26b74 <strspn@plt+0x23464>
   26a90:	b	26b74 <strspn@plt+0x23464>
   26a94:	b	26b74 <strspn@plt+0x23464>
   26a98:	b	26b74 <strspn@plt+0x23464>
   26a9c:	b	26b74 <strspn@plt+0x23464>
   26aa0:	b	26b74 <strspn@plt+0x23464>
   26aa4:	b	26b74 <strspn@plt+0x23464>
   26aa8:	b	26b74 <strspn@plt+0x23464>
   26aac:	b	26b74 <strspn@plt+0x23464>
   26ab0:	b	26b74 <strspn@plt+0x23464>
   26ab4:	b	26b74 <strspn@plt+0x23464>
   26ab8:	b	26b74 <strspn@plt+0x23464>
   26abc:	b	26b74 <strspn@plt+0x23464>
   26ac0:	b	26b74 <strspn@plt+0x23464>
   26ac4:	b	26b74 <strspn@plt+0x23464>
   26ac8:	b	26b74 <strspn@plt+0x23464>
   26acc:	b	26b74 <strspn@plt+0x23464>
   26ad0:	b	26b74 <strspn@plt+0x23464>
   26ad4:	b	26b74 <strspn@plt+0x23464>
   26ad8:	b	26b74 <strspn@plt+0x23464>
   26adc:	b	26b74 <strspn@plt+0x23464>
   26ae0:	b	26b74 <strspn@plt+0x23464>
   26ae4:	b	26b74 <strspn@plt+0x23464>
   26ae8:	b	26b74 <strspn@plt+0x23464>
   26aec:	b	26b74 <strspn@plt+0x23464>
   26af0:	b	26b74 <strspn@plt+0x23464>
   26af4:	b	26b74 <strspn@plt+0x23464>
   26af8:	b	26cb0 <strspn@plt+0x235a0>
   26afc:	b	26c88 <strspn@plt+0x23578>
   26b00:	b	26b74 <strspn@plt+0x23464>
   26b04:	b	26c58 <strspn@plt+0x23548>
   26b08:	b	26b74 <strspn@plt+0x23464>
   26b0c:	b	26b74 <strspn@plt+0x23464>
   26b10:	b	26c3c <strspn@plt+0x2352c>
   26b14:	b	26c88 <strspn@plt+0x23578>
   26b18:	b	26c88 <strspn@plt+0x23578>
   26b1c:	b	26b74 <strspn@plt+0x23464>
   26b20:	b	26b74 <strspn@plt+0x23464>
   26b24:	b	26b74 <strspn@plt+0x23464>
   26b28:	b	26b74 <strspn@plt+0x23464>
   26b2c:	b	26c08 <strspn@plt+0x234f8>
   26b30:	b	26c3c <strspn@plt+0x2352c>
   26b34:	b	26b74 <strspn@plt+0x23464>
   26b38:	b	26c08 <strspn@plt+0x234f8>
   26b3c:	b	26b74 <strspn@plt+0x23464>
   26b40:	b	26c3c <strspn@plt+0x2352c>
   26b44:	b	26bc4 <strspn@plt+0x234b4>
   26b48:	b	26c88 <strspn@plt+0x23578>
   26b4c:	b	26b64 <strspn@plt+0x23454>
   26b50:	b	26b74 <strspn@plt+0x23464>
   26b54:	b	26bc4 <strspn@plt+0x234b4>
   26b58:	b	26b94 <strspn@plt+0x23484>
   26b5c:	b	26b74 <strspn@plt+0x23464>
   26b60:	b	26d8c <strspn@plt+0x2367c>
   26b64:	ldr	r5, [r7]
   26b68:	add	r7, r7, #4
   26b6c:	cmp	r5, #0
   26b70:	bne	26e58 <strspn@plt+0x23748>
   26b74:	mvn	r0, #21
   26b78:	ldr	r6, [fp, #-1616]	; 0xfffff9b0
   26b7c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   26b80:	ldr	r3, [r6]
   26b84:	cmp	r2, r3
   26b88:	bne	26f14 <strspn@plt+0x23804>
   26b8c:	sub	sp, fp, #32
   26b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26b94:	ldr	r3, [r7]
   26b98:	mov	r0, r6
   26b9c:	mov	r2, r4
   26ba0:	add	r7, r7, #4
   26ba4:	str	r6, [fp, #-1636]	; 0xfffff99c
   26ba8:	strb	r3, [fp, #-1588]	; 0xfffff9cc
   26bac:	ldrb	r1, [r5]
   26bb0:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26bb4:	bl	25c84 <strspn@plt+0x22574>
   26bb8:	cmp	r0, #0
   26bbc:	bge	269d0 <strspn@plt+0x232c0>
   26bc0:	b	26b78 <strspn@plt+0x23468>
   26bc4:	add	r7, r7, #7
   26bc8:	str	r6, [fp, #-1636]	; 0xfffff99c
   26bcc:	bic	ip, r7, #7
   26bd0:	mov	r0, r6
   26bd4:	sub	r1, fp, #1536	; 0x600
   26bd8:	add	ip, ip, #8
   26bdc:	ldrd	r6, [ip, #-8]
   26be0:	movw	r3, #63984	; 0xf9f0
   26be4:	str	ip, [fp, #-1620]	; 0xfffff9ac
   26be8:	movt	r3, #65535	; 0xffff
   26bec:	sub	ip, fp, #36	; 0x24
   26bf0:	mov	r2, r4
   26bf4:	strd	r6, [r1, #-92]	; 0xffffffa4
   26bf8:	strd	r6, [ip, r3]
   26bfc:	ldrb	r1, [r5]
   26c00:	bl	25c84 <strspn@plt+0x22574>
   26c04:	b	26bb8 <strspn@plt+0x234a8>
   26c08:	ldr	r1, [r7]
   26c0c:	movw	r3, #63984	; 0xf9f0
   26c10:	str	r6, [fp, #-1636]	; 0xfffff99c
   26c14:	movt	r3, #65535	; 0xffff
   26c18:	mov	r0, r6
   26c1c:	sub	r6, fp, #36	; 0x24
   26c20:	mov	r2, r4
   26c24:	add	r7, r7, #4
   26c28:	strh	r1, [r6, r3]
   26c2c:	ldrb	r1, [r5]
   26c30:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26c34:	bl	25c84 <strspn@plt+0x22574>
   26c38:	b	26bb8 <strspn@plt+0x234a8>
   26c3c:	mov	r0, r6
   26c40:	ldr	r2, [r7]
   26c44:	str	r6, [fp, #-1636]	; 0xfffff99c
   26c48:	add	r5, r7, #4
   26c4c:	bl	25c84 <strspn@plt+0x22574>
   26c50:	str	r5, [fp, #-1620]	; 0xfffff9ac
   26c54:	b	26bb8 <strspn@plt+0x234a8>
   26c58:	add	r7, r7, #7
   26c5c:	mov	r0, r6
   26c60:	bic	r7, r7, #7
   26c64:	mov	r2, r4
   26c68:	vldr	d7, [r7]
   26c6c:	vstr	d7, [r4]
   26c70:	ldrb	r1, [r5]
   26c74:	add	r7, r7, #8
   26c78:	str	r6, [fp, #-1636]	; 0xfffff99c
   26c7c:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26c80:	bl	25c84 <strspn@plt+0x22574>
   26c84:	b	26bb8 <strspn@plt+0x234a8>
   26c88:	ldr	r3, [r7]
   26c8c:	mov	r0, r6
   26c90:	mov	r2, r4
   26c94:	add	r7, r7, #4
   26c98:	str	r6, [fp, #-1636]	; 0xfffff99c
   26c9c:	str	r3, [fp, #-1588]	; 0xfffff9cc
   26ca0:	ldrb	r1, [r5]
   26ca4:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26ca8:	bl	25c84 <strspn@plt+0x22574>
   26cac:	b	26bb8 <strspn@plt+0x234a8>
   26cb0:	add	r5, r5, #1
   26cb4:	mov	r1, r4
   26cb8:	str	r7, [fp, #-1620]	; 0xfffff9ac
   26cbc:	mov	r0, r5
   26cc0:	str	r6, [fp, #-1636]	; 0xfffff99c
   26cc4:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   26cc8:	cmp	r0, #0
   26ccc:	blt	26b78 <strspn@plt+0x23468>
   26cd0:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   26cd4:	mov	r6, sp
   26cd8:	mov	r1, r5
   26cdc:	add	r0, r3, #8
   26ce0:	bic	r0, r0, #7
   26ce4:	mov	r2, r3
   26ce8:	sub	sp, sp, r0
   26cec:	str	r3, [fp, #-1632]	; 0xfffff9a0
   26cf0:	add	ip, sp, #8
   26cf4:	mov	r0, ip
   26cf8:	bl	30c8 <memcpy@plt>
   26cfc:	ldr	r3, [fp, #-1632]	; 0xfffff9a0
   26d00:	mov	r1, #0
   26d04:	mov	r2, r0
   26d08:	strb	r1, [r0, r3]
   26d0c:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   26d10:	mov	r1, #97	; 0x61
   26d14:	bl	25c8c <strspn@plt+0x2257c>
   26d18:	cmp	r0, #0
   26d1c:	blt	26eec <strspn@plt+0x237dc>
   26d20:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   26d24:	mov	sp, r6
   26d28:	cmn	r1, #1
   26d2c:	ldreq	r3, [fp, #-1588]	; 0xfffff9cc
   26d30:	ldreq	r2, [fp, #-1608]	; 0xfffff9b8
   26d34:	ldreq	r0, [fp, #-1596]	; 0xfffff9c4
   26d38:	addeq	r2, r2, r3
   26d3c:	ldrne	r2, [fp, #-1608]	; 0xfffff9b8
   26d40:	rsbeq	r3, r3, r0
   26d44:	ldrne	r3, [fp, #-1596]	; 0xfffff9c4
   26d48:	streq	r2, [fp, #-1608]	; 0xfffff9b8
   26d4c:	mov	r0, r9
   26d50:	streq	r3, [fp, #-1596]	; 0xfffff9c4
   26d54:	str	r1, [sp]
   26d58:	mov	r1, r8
   26d5c:	bl	233a8 <strspn@plt+0x1fc98>
   26d60:	cmp	r0, #0
   26d64:	blt	26b78 <strspn@plt+0x23468>
   26d68:	ldr	r6, [fp, #-1620]	; 0xfffff9ac
   26d6c:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   26d70:	add	r6, r6, #4
   26d74:	str	r5, [fp, #-1608]	; 0xfffff9b8
   26d78:	ldr	r3, [r6, #-4]
   26d7c:	str	r2, [fp, #-1596]	; 0xfffff9c4
   26d80:	str	r6, [fp, #-1620]	; 0xfffff9ac
   26d84:	str	r3, [fp, #-1600]	; 0xfffff9c0
   26d88:	b	26970 <strspn@plt+0x23260>
   26d8c:	mov	r0, r5
   26d90:	mov	r1, r4
   26d94:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   26d98:	cmp	r0, #0
   26d9c:	blt	26b78 <strspn@plt+0x23468>
   26da0:	ldr	ip, [fp, #-1588]	; 0xfffff9cc
   26da4:	add	r1, r5, #1
   26da8:	str	sp, [fp, #-1620]	; 0xfffff9ac
   26dac:	add	r3, ip, #6
   26db0:	sub	ip, ip, #2
   26db4:	bic	r3, r3, #7
   26db8:	str	r1, [fp, #-1612]	; 0xfffff9b4
   26dbc:	sub	sp, sp, r3
   26dc0:	mov	r2, ip
   26dc4:	add	r3, sp, #8
   26dc8:	str	ip, [fp, #-1632]	; 0xfffff9a0
   26dcc:	mov	r0, r3
   26dd0:	bl	30c8 <memcpy@plt>
   26dd4:	ldr	ip, [fp, #-1632]	; 0xfffff9a0
   26dd8:	mov	r2, #0
   26ddc:	strb	r2, [r0, ip]
   26de0:	mov	r2, r0
   26de4:	ldrb	r1, [r5]
   26de8:	mov	r0, r6
   26dec:	cmp	r1, #40	; 0x28
   26df0:	movne	r1, #101	; 0x65
   26df4:	moveq	r1, #114	; 0x72
   26df8:	bl	25c8c <strspn@plt+0x2257c>
   26dfc:	cmp	r0, #0
   26e00:	blt	26ee4 <strspn@plt+0x237d4>
   26e04:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   26e08:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   26e0c:	cmn	r1, #1
   26e10:	beq	26eb8 <strspn@plt+0x237a8>
   26e14:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   26e18:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   26e1c:	str	r1, [sp]
   26e20:	mov	r0, r9
   26e24:	mov	r1, r8
   26e28:	bl	233a8 <strspn@plt+0x1fc98>
   26e2c:	cmp	r0, #0
   26e30:	blt	26b78 <strspn@plt+0x23468>
   26e34:	ldr	ip, [fp, #-1612]	; 0xfffff9b4
   26e38:	mvn	r2, #0
   26e3c:	ldr	r1, [fp, #-1588]	; 0xfffff9cc
   26e40:	mov	r3, r2
   26e44:	str	r2, [fp, #-1600]	; 0xfffff9c0
   26e48:	sub	r1, r1, #2
   26e4c:	str	ip, [fp, #-1608]	; 0xfffff9b8
   26e50:	str	r1, [fp, #-1596]	; 0xfffff9c4
   26e54:	b	26980 <strspn@plt+0x23270>
   26e58:	mov	r0, r6
   26e5c:	mov	r1, #118	; 0x76
   26e60:	mov	r2, r5
   26e64:	bl	25c8c <strspn@plt+0x2257c>
   26e68:	cmp	r0, #0
   26e6c:	blt	26b78 <strspn@plt+0x23468>
   26e70:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   26e74:	mov	r0, r9
   26e78:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   26e7c:	mov	r1, r8
   26e80:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   26e84:	str	ip, [sp]
   26e88:	bl	233a8 <strspn@plt+0x1fc98>
   26e8c:	cmp	r0, #0
   26e90:	blt	26b78 <strspn@plt+0x23468>
   26e94:	mov	r0, r5
   26e98:	str	r5, [fp, #-1608]	; 0xfffff9b8
   26e9c:	bl	33a4 <strlen@plt>
   26ea0:	mvn	r3, #0
   26ea4:	str	r3, [fp, #-1600]	; 0xfffff9c0
   26ea8:	str	r0, [fp, #-1596]	; 0xfffff9c4
   26eac:	b	26980 <strspn@plt+0x23270>
   26eb0:	mov	r0, #1
   26eb4:	b	26b78 <strspn@plt+0x23468>
   26eb8:	ldr	r0, [fp, #-1596]	; 0xfffff9c4
   26ebc:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   26ec0:	add	r0, r0, #1
   26ec4:	ldr	ip, [fp, #-1608]	; 0xfffff9b8
   26ec8:	rsb	r0, r3, r0
   26ecc:	sub	r2, r3, #1
   26ed0:	add	r2, ip, r2
   26ed4:	str	r0, [fp, #-1596]	; 0xfffff9c4
   26ed8:	str	r2, [fp, #-1608]	; 0xfffff9b8
   26edc:	mov	r3, r0
   26ee0:	b	26e1c <strspn@plt+0x2370c>
   26ee4:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   26ee8:	b	26b78 <strspn@plt+0x23468>
   26eec:	mov	sp, r6
   26ef0:	b	26b78 <strspn@plt+0x23468>
   26ef4:	ldr	r0, [pc, #36]	; 26f20 <strspn@plt+0x23810>
   26ef8:	mov	r2, #2368	; 0x940
   26efc:	ldr	r1, [pc, #32]	; 26f24 <strspn@plt+0x23814>
   26f00:	ldr	r3, [pc, #32]	; 26f28 <strspn@plt+0x23818>
   26f04:	add	r0, pc, r0
   26f08:	add	r1, pc, r1
   26f0c:	add	r3, pc, r3
   26f10:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   26f14:	bl	314c <__stack_chk_fail@plt>
   26f18:	strdeq	r5, [r4], -r8
   26f1c:	andeq	r0, r0, r8, lsr #5
   26f20:	andeq	ip, r2, r4, lsl #8
   26f24:			; <UNDEFINED> instruction: 0x00027abc
   26f28:	ldrdeq	r7, [r2], -r0
   26f2c:	push	{r1, r2, r3}
   26f30:	subs	ip, r0, #0
   26f34:	ldr	r3, [pc, #268]	; 27048 <strspn@plt+0x23938>
   26f38:	ldr	r2, [pc, #268]	; 2704c <strspn@plt+0x2393c>
   26f3c:	add	r3, pc, r3
   26f40:	push	{r4, lr}
   26f44:	sub	sp, sp, #12
   26f48:	ldr	r4, [r3, r2]
   26f4c:	ldr	r1, [sp, #20]
   26f50:	ldr	r3, [r4]
   26f54:	str	r3, [sp, #4]
   26f58:	beq	27020 <strspn@plt+0x23910>
   26f5c:	cmp	r1, #0
   26f60:	beq	26ff8 <strspn@plt+0x238e8>
   26f64:	ldrb	r3, [ip, #240]	; 0xf0
   26f68:	tst	r3, #1
   26f6c:	bne	26fd0 <strspn@plt+0x238c0>
   26f70:	lsrs	r3, r3, #7
   26f74:	bne	26fa8 <strspn@plt+0x23898>
   26f78:	add	r2, sp, #24
   26f7c:	str	r2, [sp]
   26f80:	bl	268e4 <strspn@plt+0x231d4>
   26f84:	ldr	r2, [sp, #4]
   26f88:	ldr	r3, [r4]
   26f8c:	cmp	r2, r3
   26f90:	bne	26fa4 <strspn@plt+0x23894>
   26f94:	add	sp, sp, #12
   26f98:	pop	{r4, lr}
   26f9c:	add	sp, sp, #12
   26fa0:	bx	lr
   26fa4:	bl	314c <__stack_chk_fail@plt>
   26fa8:	ldr	r0, [pc, #160]	; 27050 <strspn@plt+0x23940>
   26fac:	movw	r2, #2569	; 0xa09
   26fb0:	ldr	r1, [pc, #156]	; 27054 <strspn@plt+0x23944>
   26fb4:	ldr	r3, [pc, #156]	; 27058 <strspn@plt+0x23948>
   26fb8:	add	r0, pc, r0
   26fbc:	add	r1, pc, r1
   26fc0:	add	r3, pc, r3
   26fc4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26fc8:	mvn	r0, #115	; 0x73
   26fcc:	b	26f84 <strspn@plt+0x23874>
   26fd0:	ldr	r0, [pc, #132]	; 2705c <strspn@plt+0x2394c>
   26fd4:	movw	r2, #2568	; 0xa08
   26fd8:	ldr	r1, [pc, #128]	; 27060 <strspn@plt+0x23950>
   26fdc:	ldr	r3, [pc, #128]	; 27064 <strspn@plt+0x23954>
   26fe0:	add	r0, pc, r0
   26fe4:	add	r1, pc, r1
   26fe8:	add	r3, pc, r3
   26fec:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   26ff0:	mvn	r0, #0
   26ff4:	b	26f84 <strspn@plt+0x23874>
   26ff8:	ldr	r0, [pc, #104]	; 27068 <strspn@plt+0x23958>
   26ffc:	movw	r2, #2567	; 0xa07
   27000:	ldr	r1, [pc, #100]	; 2706c <strspn@plt+0x2395c>
   27004:	ldr	r3, [pc, #100]	; 27070 <strspn@plt+0x23960>
   27008:	add	r0, pc, r0
   2700c:	add	r1, pc, r1
   27010:	add	r3, pc, r3
   27014:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   27018:	mvn	r0, #21
   2701c:	b	26f84 <strspn@plt+0x23874>
   27020:	ldr	r0, [pc, #76]	; 27074 <strspn@plt+0x23964>
   27024:	movw	r2, #2566	; 0xa06
   27028:	ldr	r1, [pc, #72]	; 27078 <strspn@plt+0x23968>
   2702c:	ldr	r3, [pc, #72]	; 2707c <strspn@plt+0x2396c>
   27030:	add	r0, pc, r0
   27034:	add	r1, pc, r1
   27038:	add	r3, pc, r3
   2703c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   27040:	mvn	r0, #21
   27044:	b	26f84 <strspn@plt+0x23874>
   27048:			; <UNDEFINED> instruction: 0x00044dbc
   2704c:	andeq	r0, r0, r8, lsr #5
   27050:	andeq	r7, r2, r4, lsr #27
   27054:	andeq	r7, r2, r8, lsl #20
   27058:			; <UNDEFINED> instruction: 0x000283b0
   2705c:	andeq	r7, r2, r8, lsr #26
   27060:	andeq	r7, r2, r0, ror #19
   27064:	andeq	r8, r2, r8, lsl #7
   27068:	andeq	r7, r2, r8, lsr fp
   2706c:			; <UNDEFINED> instruction: 0x000279b8
   27070:	andeq	r8, r2, r0, ror #6
   27074:	ldrdeq	ip, [r2], -r8
   27078:	muleq	r2, r0, r9
   2707c:	andeq	r8, r2, r8, lsr r3
   27080:	push	{r3, r4, r5, lr}
   27084:	subs	r5, r0, #0
   27088:	mov	r4, r1
   2708c:	beq	2710c <strspn@plt+0x239fc>
   27090:	ldrb	r3, [r5, #240]	; 0xf0
   27094:	tst	r3, #1
   27098:	bne	2715c <strspn@plt+0x23a4c>
   2709c:	lsrs	r3, r3, #7
   270a0:	bne	27134 <strspn@plt+0x23a24>
   270a4:	ldr	r2, [pc, #216]	; 27184 <strspn@plt+0x23a74>
   270a8:	mov	r1, #97	; 0x61
   270ac:	add	r2, pc, r2
   270b0:	bl	25c8c <strspn@plt+0x2257c>
   270b4:	cmp	r0, #0
   270b8:	poplt	{r3, r4, r5, pc}
   270bc:	cmp	r4, #0
   270c0:	beq	27100 <strspn@plt+0x239f0>
   270c4:	ldr	r2, [r4]
   270c8:	cmp	r2, #0
   270cc:	beq	27100 <strspn@plt+0x239f0>
   270d0:	add	r4, r4, #4
   270d4:	b	270e4 <strspn@plt+0x239d4>
   270d8:	ldr	r2, [r4], #4
   270dc:	cmp	r2, #0
   270e0:	beq	27100 <strspn@plt+0x239f0>
   270e4:	mov	r0, r5
   270e8:	mov	r1, #115	; 0x73
   270ec:	bl	25c84 <strspn@plt+0x22574>
   270f0:	cmp	r0, #0
   270f4:	poplt	{r3, r4, r5, pc}
   270f8:	cmp	r4, #0
   270fc:	bne	270d8 <strspn@plt+0x239c8>
   27100:	mov	r0, r5
   27104:	pop	{r3, r4, r5, lr}
   27108:	b	265a8 <strspn@plt+0x22e98>
   2710c:	ldr	r0, [pc, #116]	; 27188 <strspn@plt+0x23a78>
   27110:	movw	r2, #2860	; 0xb2c
   27114:	ldr	r1, [pc, #112]	; 2718c <strspn@plt+0x23a7c>
   27118:	ldr	r3, [pc, #112]	; 27190 <strspn@plt+0x23a80>
   2711c:	add	r0, pc, r0
   27120:	add	r1, pc, r1
   27124:	add	r3, pc, r3
   27128:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2712c:	mvn	r0, #21
   27130:	pop	{r3, r4, r5, pc}
   27134:	ldr	r0, [pc, #88]	; 27194 <strspn@plt+0x23a84>
   27138:	movw	r2, #2862	; 0xb2e
   2713c:	ldr	r1, [pc, #84]	; 27198 <strspn@plt+0x23a88>
   27140:	ldr	r3, [pc, #84]	; 2719c <strspn@plt+0x23a8c>
   27144:	add	r0, pc, r0
   27148:	add	r1, pc, r1
   2714c:	add	r3, pc, r3
   27150:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   27154:	mvn	r0, #115	; 0x73
   27158:	pop	{r3, r4, r5, pc}
   2715c:	ldr	r0, [pc, #60]	; 271a0 <strspn@plt+0x23a90>
   27160:	movw	r2, #2861	; 0xb2d
   27164:	ldr	r1, [pc, #56]	; 271a4 <strspn@plt+0x23a94>
   27168:	ldr	r3, [pc, #56]	; 271a8 <strspn@plt+0x23a98>
   2716c:	add	r0, pc, r0
   27170:	add	r1, pc, r1
   27174:	add	r3, pc, r3
   27178:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2717c:	mvn	r0, #0
   27180:	pop	{r3, r4, r5, pc}
   27184:	andeq	r9, r2, r4, lsr #28
   27188:	andeq	ip, r2, ip, ror #3
   2718c:	andeq	r7, r2, r4, lsr #17
   27190:	andeq	r7, r2, r4, lsl r5
   27194:	andeq	r7, r2, r8, lsl ip
   27198:	andeq	r7, r2, ip, ror r8
   2719c:	andeq	r7, r2, ip, ror #9
   271a0:	muleq	r2, ip, fp
   271a4:	andeq	r7, r2, r4, asr r8
   271a8:	andeq	r7, r2, r4, asr #9
   271ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   271b0:	subs	r6, r0, #0
   271b4:	sub	sp, sp, #16
   271b8:	beq	27328 <strspn@plt+0x23c18>
   271bc:	ldr	r7, [r6, #4]
   271c0:	cmp	r7, #0
   271c4:	movne	r0, #0
   271c8:	beq	271d4 <strspn@plt+0x23ac4>
   271cc:	add	sp, sp, #16
   271d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   271d4:	ldr	r8, [r6, #12]
   271d8:	cmp	r8, #0
   271dc:	moveq	r0, r8
   271e0:	beq	271cc <strspn@plt+0x23abc>
   271e4:	ldr	sl, [r6, #32]
   271e8:	cmp	sl, #0
   271ec:	blt	27280 <strspn@plt+0x23b70>
   271f0:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   271f4:	ldrd	r4, [r6, #24]
   271f8:	mov	r3, r7
   271fc:	sub	r8, r8, #1
   27200:	mov	r1, r5
   27204:	mov	r9, r0
   27208:	mov	r0, r4
   2720c:	mov	r2, r9
   27210:	add	r8, r8, r9
   27214:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   27218:	rsb	r1, r9, #0
   2721c:	mov	r3, #2
   27220:	str	sl, [sp]
   27224:	mov	r2, #1
   27228:	mls	r9, r0, r9, r4
   2722c:	mov	r0, r7
   27230:	add	r7, r8, r9
   27234:	subs	r4, r4, r9
   27238:	sbc	r5, r5, #0
   2723c:	and	r7, r7, r1
   27240:	strd	r4, [sp, #8]
   27244:	mov	r1, r7
   27248:	bl	30ec <mmap64@plt>
   2724c:	mov	r3, r0
   27250:	cmn	r3, #1
   27254:	beq	27304 <strspn@plt+0x23bf4>
   27258:	ldrb	r2, [r6, #36]	; 0x24
   2725c:	add	r9, r3, r9
   27260:	mov	r0, #0
   27264:	str	r7, [r6, #16]
   27268:	orr	r2, r2, #2
   2726c:	str	r9, [r6, #4]
   27270:	str	r3, [r6, #8]
   27274:	strb	r2, [r6, #36]	; 0x24
   27278:	add	sp, sp, #16
   2727c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27280:	ldrb	r3, [r6, #36]	; 0x24
   27284:	tst	r3, #8
   27288:	mvneq	r0, #21
   2728c:	beq	271cc <strspn@plt+0x23abc>
   27290:	cmp	r8, #7
   27294:	bls	27314 <strspn@plt+0x23c04>
   27298:	bl	3a5a0 <sd_bus_creds_has_bounding_cap@@Base+0xcc78>
   2729c:	ldr	sl, [r6, #24]
   272a0:	ldr	r4, [r6, #28]
   272a4:	mov	r3, r7
   272a8:	mov	r5, #0
   272ac:	mov	r1, r4
   272b0:	mov	r4, #0
   272b4:	mov	r9, r0
   272b8:	mov	r0, sl
   272bc:	mov	r2, r9
   272c0:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   272c4:	sub	ip, r8, #1
   272c8:	add	ip, ip, r9
   272cc:	rsb	r1, r9, #0
   272d0:	mvn	r3, #0
   272d4:	mov	r2, #1
   272d8:	str	r3, [sp]
   272dc:	mov	r3, #34	; 0x22
   272e0:	strd	r4, [sp, #8]
   272e4:	mls	r9, r0, r9, sl
   272e8:	mov	r0, r7
   272ec:	add	r7, ip, r9
   272f0:	and	r7, r7, r1
   272f4:	mov	r1, r7
   272f8:	bl	30ec <mmap64@plt>
   272fc:	mov	r3, r0
   27300:	b	27250 <strspn@plt+0x23b40>
   27304:	bl	33f8 <__errno_location@plt>
   27308:	ldr	r0, [r0]
   2730c:	rsb	r0, r0, #0
   27310:	b	271cc <strspn@plt+0x23abc>
   27314:	ldr	r3, [pc, #44]	; 27348 <strspn@plt+0x23c38>
   27318:	mov	r0, r7
   2731c:	add	r3, pc, r3
   27320:	str	r3, [r6, #4]
   27324:	b	271cc <strspn@plt+0x23abc>
   27328:	ldr	r0, [pc, #28]	; 2734c <strspn@plt+0x23c3c>
   2732c:	movw	r2, #3043	; 0xbe3
   27330:	ldr	r1, [pc, #24]	; 27350 <strspn@plt+0x23c40>
   27334:	ldr	r3, [pc, #24]	; 27354 <strspn@plt+0x23c44>
   27338:	add	r0, pc, r0
   2733c:	add	r1, pc, r1
   27340:	add	r3, pc, r3
   27344:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27348:	andeq	r7, r2, r4, lsr #5
   2734c:			; <UNDEFINED> instruction: 0x000276b0
   27350:	andeq	r7, r2, r8, lsl #13
   27354:	andeq	r7, r2, r8, lsl pc
   27358:	push	{r4, r5, r6, r7, r8, lr}
   2735c:	subs	r7, r0, #0
   27360:	mov	r6, r1
   27364:	mov	r8, r3
   27368:	beq	27410 <strspn@plt+0x23d00>
   2736c:	ldr	r4, [r7, #324]	; 0x144
   27370:	cmp	r4, #0
   27374:	beq	273cc <strspn@plt+0x23cbc>
   27378:	ldr	r1, [r7, #328]	; 0x148
   2737c:	cmp	r1, r6
   27380:	bhi	273cc <strspn@plt+0x23cbc>
   27384:	ldr	r5, [r4, #12]
   27388:	add	r2, r6, r2
   2738c:	add	r5, r1, r5
   27390:	cmp	r5, r2
   27394:	bcc	273b8 <strspn@plt+0x23ca8>
   27398:	b	273d8 <strspn@plt+0x23cc8>
   2739c:	cmp	r6, r5
   273a0:	bcc	273c4 <strspn@plt+0x23cb4>
   273a4:	ldr	ip, [r4, #12]
   273a8:	add	ip, r5, ip
   273ac:	cmp	ip, r2
   273b0:	bcs	273dc <strspn@plt+0x23ccc>
   273b4:	mov	r5, ip
   273b8:	ldr	r4, [r4]
   273bc:	cmp	r4, #0
   273c0:	bne	2739c <strspn@plt+0x23c8c>
   273c4:	mov	r0, #0
   273c8:	pop	{r4, r5, r6, r7, r8, pc}
   273cc:	add	r4, r7, #272	; 0x110
   273d0:	mov	r1, #0
   273d4:	b	27384 <strspn@plt+0x23c74>
   273d8:	mov	r5, r1
   273dc:	mov	r0, r4
   273e0:	bl	271ac <strspn@plt+0x23a9c>
   273e4:	cmp	r0, #0
   273e8:	blt	273c4 <strspn@plt+0x23cb4>
   273ec:	cmp	r8, #0
   273f0:	mov	r0, r4
   273f4:	rsbne	r6, r5, r6
   273f8:	ldrne	r3, [r4, #4]
   273fc:	addne	r6, r3, r6
   27400:	strne	r6, [r8]
   27404:	str	r4, [r7, #324]	; 0x144
   27408:	str	r5, [r7, #328]	; 0x148
   2740c:	pop	{r4, r5, r6, r7, r8, pc}
   27410:	ldr	r0, [pc, #24]	; 27430 <strspn@plt+0x23d20>
   27414:	movw	r2, #3174	; 0xc66
   27418:	ldr	r1, [pc, #20]	; 27434 <strspn@plt+0x23d24>
   2741c:	ldr	r3, [pc, #20]	; 27438 <strspn@plt+0x23d28>
   27420:	add	r0, pc, r0
   27424:	add	r1, pc, r1
   27428:	add	r3, pc, r3
   2742c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27430:	andeq	fp, r2, r8, ror #29
   27434:	andeq	r7, r2, r0, lsr #11
   27438:	strdeq	r7, [r2], -r0
   2743c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27440:	mov	r8, r3
   27444:	ldr	r4, [pc, #396]	; 275d8 <strspn@plt+0x23ec8>
   27448:	sub	sp, sp, #20
   2744c:	ldr	ip, [pc, #392]	; 275dc <strspn@plt+0x23ecc>
   27450:	subs	r9, r0, #0
   27454:	add	r4, pc, r4
   27458:	mov	r6, r1
   2745c:	ldr	fp, [sp, #56]	; 0x38
   27460:	ldr	ip, [r4, ip]
   27464:	mov	r3, r4
   27468:	ldr	r3, [ip]
   2746c:	str	ip, [sp, #4]
   27470:	str	r3, [sp, #12]
   27474:	beq	27578 <strspn@plt+0x23e68>
   27478:	cmp	r1, #0
   2747c:	beq	275b8 <strspn@plt+0x23ea8>
   27480:	cmp	r2, #0
   27484:	beq	27598 <strspn@plt+0x23e88>
   27488:	ldr	r1, [r1]
   2748c:	sub	r5, r2, #1
   27490:	rsb	r2, r2, #0
   27494:	ldr	r3, [r9, #268]	; 0x10c
   27498:	add	r5, r5, r1
   2749c:	and	r5, r5, r2
   274a0:	add	sl, r5, r8
   274a4:	rsb	r4, r1, r5
   274a8:	cmp	sl, r3
   274ac:	bhi	27554 <strspn@plt+0x23e44>
   274b0:	add	r7, sp, #8
   274b4:	mov	r2, r4
   274b8:	mov	r3, r7
   274bc:	bl	27358 <strspn@plt+0x23c48>
   274c0:	cmp	r0, #0
   274c4:	beq	27554 <strspn@plt+0x23e44>
   274c8:	ldr	r3, [sp, #8]
   274cc:	cmp	r3, #0
   274d0:	beq	27508 <strspn@plt+0x23df8>
   274d4:	cmp	r4, #0
   274d8:	beq	27508 <strspn@plt+0x23df8>
   274dc:	ldrb	r2, [r3]
   274e0:	cmp	r2, #0
   274e4:	bne	27554 <strspn@plt+0x23e44>
   274e8:	sub	r2, r3, #1
   274ec:	add	r4, r2, r4
   274f0:	b	27500 <strspn@plt+0x23df0>
   274f4:	ldrb	r2, [r3, #1]!
   274f8:	cmp	r2, #0
   274fc:	bne	27554 <strspn@plt+0x23e44>
   27500:	cmp	r3, r4
   27504:	bne	274f4 <strspn@plt+0x23de4>
   27508:	mov	r0, r9
   2750c:	mov	r1, r5
   27510:	mov	r3, r7
   27514:	mov	r2, r8
   27518:	bl	27358 <strspn@plt+0x23c48>
   2751c:	cmp	r0, #0
   27520:	beq	27554 <strspn@plt+0x23e44>
   27524:	cmp	r8, #0
   27528:	beq	27538 <strspn@plt+0x23e28>
   2752c:	ldr	r3, [sp, #8]
   27530:	cmp	r3, #0
   27534:	beq	27554 <strspn@plt+0x23e44>
   27538:	cmp	fp, #0
   2753c:	str	sl, [r6]
   27540:	ldrne	r3, [sp, #8]
   27544:	movne	r0, #0
   27548:	moveq	r0, fp
   2754c:	strne	r3, [fp]
   27550:	b	27558 <strspn@plt+0x23e48>
   27554:	mvn	r0, #73	; 0x49
   27558:	ldr	r1, [sp, #4]
   2755c:	ldr	r2, [sp, #12]
   27560:	ldr	r3, [r1]
   27564:	cmp	r2, r3
   27568:	bne	27574 <strspn@plt+0x23e64>
   2756c:	add	sp, sp, #20
   27570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27574:	bl	314c <__stack_chk_fail@plt>
   27578:	ldr	r0, [pc, #96]	; 275e0 <strspn@plt+0x23ed0>
   2757c:	movw	r2, #3307	; 0xceb
   27580:	ldr	r1, [pc, #92]	; 275e4 <strspn@plt+0x23ed4>
   27584:	ldr	r3, [pc, #92]	; 275e8 <strspn@plt+0x23ed8>
   27588:	add	r0, pc, r0
   2758c:	add	r1, pc, r1
   27590:	add	r3, pc, r3
   27594:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27598:	ldr	r0, [pc, #76]	; 275ec <strspn@plt+0x23edc>
   2759c:	movw	r2, #3309	; 0xced
   275a0:	ldr	r1, [pc, #72]	; 275f0 <strspn@plt+0x23ee0>
   275a4:	ldr	r3, [pc, #72]	; 275f4 <strspn@plt+0x23ee4>
   275a8:	add	r0, pc, r0
   275ac:	add	r1, pc, r1
   275b0:	add	r3, pc, r3
   275b4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   275b8:	ldr	r0, [pc, #56]	; 275f8 <strspn@plt+0x23ee8>
   275bc:	movw	r2, #3308	; 0xcec
   275c0:	ldr	r1, [pc, #52]	; 275fc <strspn@plt+0x23eec>
   275c4:	ldr	r3, [pc, #52]	; 27600 <strspn@plt+0x23ef0>
   275c8:	add	r0, pc, r0
   275cc:	add	r1, pc, r1
   275d0:	add	r3, pc, r3
   275d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   275d8:	andeq	r4, r4, r4, lsr #17
   275dc:	andeq	r0, r0, r8, lsr #5
   275e0:	andeq	fp, r2, r0, lsl #27
   275e4:	andeq	r7, r2, r8, lsr r4
   275e8:	andeq	r6, r2, ip, asr #31
   275ec:	andeq	r7, r2, r0, ror r4
   275f0:	andeq	r7, r2, r8, lsl r4
   275f4:	andeq	r6, r2, ip, lsr #31
   275f8:	andeq	r7, r2, r8, asr #8
   275fc:	strdeq	r7, [r2], -r8
   27600:	andeq	r6, r2, ip, lsl #31
   27604:	ldr	ip, [pc, #1284]	; 27b10 <strspn@plt+0x24400>
   27608:	cmp	r0, #0
   2760c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27610:	add	ip, pc, ip
   27614:	add	fp, sp, #32
   27618:	sub	sp, sp, #68	; 0x44
   2761c:	mov	r5, r1
   27620:	str	r0, [fp, #-72]	; 0xffffffb8
   27624:	str	r3, [fp, #-68]	; 0xffffffbc
   27628:	mov	r3, ip
   2762c:	ldr	r0, [pc, #1248]	; 27b14 <strspn@plt+0x24404>
   27630:	ldr	ip, [fp, #4]
   27634:	str	r2, [fp, #-76]	; 0xffffffb4
   27638:	ldr	r7, [fp, #8]
   2763c:	str	ip, [fp, #-64]	; 0xffffffc0
   27640:	ldr	r0, [r3, r0]
   27644:	ldr	r3, [r0]
   27648:	str	r0, [fp, #-60]	; 0xffffffc4
   2764c:	str	r3, [fp, #-40]	; 0xffffffd8
   27650:	beq	27a24 <strspn@plt+0x24314>
   27654:	ldr	ip, [fp, #-68]	; 0xffffffbc
   27658:	cmp	ip, #0
   2765c:	beq	279bc <strspn@plt+0x242ac>
   27660:	ldr	ip, [fp, #-64]	; 0xffffffc0
   27664:	cmp	ip, #0
   27668:	beq	27a44 <strspn@plt+0x24334>
   2766c:	cmp	r7, #0
   27670:	beq	279dc <strspn@plt+0x242cc>
   27674:	cmp	r1, #0
   27678:	beq	27734 <strspn@plt+0x24024>
   2767c:	ldrb	r3, [r1]
   27680:	cmp	r3, #0
   27684:	beq	27734 <strspn@plt+0x24024>
   27688:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2768c:	mov	r1, #0
   27690:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   27694:	cmp	r0, #0
   27698:	str	r0, [fp, #-84]	; 0xffffffac
   2769c:	beq	27960 <strspn@plt+0x24250>
   276a0:	ldrb	r6, [r5]
   276a4:	cmp	r6, #0
   276a8:	beq	27acc <strspn@plt+0x243bc>
   276ac:	sub	r8, fp, #44	; 0x2c
   276b0:	mov	r4, r5
   276b4:	mov	r6, #0
   276b8:	str	r6, [fp, #-56]	; 0xffffffc8
   276bc:	mov	r0, r4
   276c0:	mov	r1, r8
   276c4:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   276c8:	cmp	r0, #0
   276cc:	blt	27750 <strspn@plt+0x24040>
   276d0:	ldr	r9, [fp, #-44]	; 0xffffffd4
   276d4:	mov	sl, sp
   276d8:	mov	r1, r4
   276dc:	add	r3, r9, #8
   276e0:	bic	r3, r3, #7
   276e4:	mov	r2, r9
   276e8:	sub	sp, sp, r3
   276ec:	add	r3, sp, #8
   276f0:	mov	r0, r3
   276f4:	bl	30c8 <memcpy@plt>
   276f8:	mov	r1, #0
   276fc:	strb	r1, [r0, r9]
   27700:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   27704:	mov	sp, sl
   27708:	cmp	r0, #0
   2770c:	blt	27750 <strspn@plt+0x24040>
   27710:	ldr	r3, [fp, #-44]	; 0xffffffd4
   27714:	beq	2776c <strspn@plt+0x2405c>
   27718:	add	r2, r4, r3
   2771c:	ldrb	r3, [r4, r3]
   27720:	add	r6, r6, #1
   27724:	cmp	r3, #0
   27728:	beq	27798 <strspn@plt+0x24088>
   2772c:	mov	r4, r2
   27730:	b	276bc <strspn@plt+0x23fac>
   27734:	ldr	ip, [fp, #-68]	; 0xffffffbc
   27738:	mov	r3, #0
   2773c:	mov	r0, r3
   27740:	str	r3, [ip]
   27744:	ldr	ip, [fp, #-64]	; 0xffffffc0
   27748:	str	r3, [ip]
   2774c:	str	r3, [r7]
   27750:	ldr	ip, [fp, #-60]	; 0xffffffc4
   27754:	ldr	r2, [fp, #-40]	; 0xffffffd8
   27758:	ldr	r3, [ip]
   2775c:	cmp	r2, r3
   27760:	bne	279b8 <strspn@plt+0x242a8>
   27764:	sub	sp, fp, #32
   27768:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2776c:	add	r2, r4, r3
   27770:	ldrb	r3, [r4, r3]
   27774:	cmp	r3, #0
   27778:	beq	27794 <strspn@plt+0x24084>
   2777c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   27780:	add	r6, r6, #1
   27784:	mov	r4, r2
   27788:	add	ip, ip, #1
   2778c:	str	ip, [fp, #-56]	; 0xffffffc8
   27790:	b	276bc <strspn@plt+0x23fac>
   27794:	add	r6, r6, #1
   27798:	ldr	ip, [fp, #-84]	; 0xffffffac
   2779c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   277a0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   277a4:	mul	ip, ip, r1
   277a8:	cmp	r2, ip
   277ac:	str	ip, [fp, #-88]	; 0xffffffa8
   277b0:	bcc	27960 <strspn@plt+0x24250>
   277b4:	ldr	ip, [fp, #-72]	; 0xffffffb8
   277b8:	sub	r1, fp, #36	; 0x24
   277bc:	mov	r2, #1
   277c0:	ldr	r3, [ip, #320]	; 0x140
   277c4:	mov	r0, ip
   277c8:	ldr	ip, [fp, #-76]	; 0xffffffb4
   277cc:	add	r3, ip, r3
   277d0:	ldr	ip, [fp, #-88]	; 0xffffffa8
   277d4:	rsb	r3, ip, r3
   277d8:	str	r3, [r1, #-16]!
   277dc:	sub	r3, fp, #48	; 0x30
   277e0:	str	r3, [sp]
   277e4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   277e8:	bl	2743c <strspn@plt+0x23d2c>
   277ec:	cmp	r0, #0
   277f0:	blt	27750 <strspn@plt+0x24040>
   277f4:	cmp	r6, #0
   277f8:	bne	27aa4 <strspn@plt+0x24394>
   277fc:	lsl	r0, r6, #2
   27800:	bl	32d8 <malloc@plt>
   27804:	ldr	ip, [fp, #-64]	; 0xffffffc0
   27808:	cmp	r0, #0
   2780c:	str	r0, [ip]
   27810:	beq	279fc <strspn@plt+0x242ec>
   27814:	mov	r4, #0
   27818:	str	r4, [r7]
   2781c:	ldrb	r3, [r5]
   27820:	cmp	r3, r4
   27824:	beq	2796c <strspn@plt+0x2425c>
   27828:	sub	r8, fp, #44	; 0x2c
   2782c:	str	r6, [fp, #-92]	; 0xffffffa4
   27830:	str	r8, [fp, #-80]	; 0xffffffb0
   27834:	mov	r6, ip
   27838:	b	278a4 <strspn@plt+0x24194>
   2783c:	mov	r0, r8
   27840:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   27844:	cmp	r0, #0
   27848:	beq	27a04 <strspn@plt+0x242f4>
   2784c:	ldr	r3, [r7]
   27850:	cmp	r3, #0
   27854:	subne	r3, r3, #-1073741823	; 0xc0000001
   27858:	rsbne	r4, r0, #0
   2785c:	ldrne	r1, [r6]
   27860:	ldreq	ip, [fp, #-72]	; 0xffffffb8
   27864:	ldrne	r3, [r1, r3, lsl #2]
   27868:	ldreq	r4, [ip, #320]	; 0x140
   2786c:	subne	r3, r3, #1
   27870:	addne	r0, r3, r0
   27874:	andne	r4, r4, r0
   27878:	add	r4, r4, sl
   2787c:	ldr	r3, [r7]
   27880:	mov	sp, r9
   27884:	ldr	r2, [r6]
   27888:	add	r1, r3, #1
   2788c:	str	r1, [r7]
   27890:	str	r4, [r2, r3, lsl #2]
   27894:	ldr	r3, [fp, #-44]	; 0xffffffd4
   27898:	ldrb	r3, [r5, r3]!
   2789c:	cmp	r3, #0
   278a0:	beq	27968 <strspn@plt+0x24258>
   278a4:	mov	r0, r5
   278a8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   278ac:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   278b0:	cmp	r0, #0
   278b4:	blt	27750 <strspn@plt+0x24040>
   278b8:	ldr	sl, [fp, #-44]	; 0xffffffd4
   278bc:	mov	r9, sp
   278c0:	mov	r1, r5
   278c4:	add	r3, sl, #8
   278c8:	bic	r3, r3, #7
   278cc:	mov	r2, sl
   278d0:	sub	sp, sp, r3
   278d4:	add	r8, sp, #8
   278d8:	mov	r0, r8
   278dc:	bl	30c8 <memcpy@plt>
   278e0:	mov	r1, #0
   278e4:	mov	r0, r8
   278e8:	strb	r1, [r8, sl]
   278ec:	bl	347a8 <sd_bus_creds_has_bounding_cap@@Base+0x6e80>
   278f0:	subs	sl, r0, #0
   278f4:	bge	2783c <strspn@plt+0x2412c>
   278f8:	ldr	ip, [fp, #-56]	; 0xffffffc8
   278fc:	cmp	ip, #0
   27900:	bne	27920 <strspn@plt+0x24210>
   27904:	ldr	ip, [fp, #-72]	; 0xffffffb8
   27908:	ldr	r4, [ip, #320]	; 0x140
   2790c:	ldr	ip, [fp, #-76]	; 0xffffffb4
   27910:	add	r4, ip, r4
   27914:	ldr	ip, [fp, #-88]	; 0xffffffa8
   27918:	rsb	r4, ip, r4
   2791c:	b	2787c <strspn@plt+0x2416c>
   27920:	ldr	r0, [fp, #-48]	; 0xffffffd0
   27924:	sub	ip, ip, #1
   27928:	ldr	r1, [fp, #-84]	; 0xffffffac
   2792c:	str	ip, [fp, #-56]	; 0xffffffc8
   27930:	mla	r0, r1, ip, r0
   27934:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   27938:	ldr	ip, [fp, #-76]	; 0xffffffb4
   2793c:	cmp	ip, r0
   27940:	bls	279ac <strspn@plt+0x2429c>
   27944:	ldr	ip, [fp, #-72]	; 0xffffffb8
   27948:	ldr	r3, [ip, #320]	; 0x140
   2794c:	add	r0, r0, r3
   27950:	cmp	r4, r0
   27954:	bhi	279ac <strspn@plt+0x2429c>
   27958:	mov	r4, r0
   2795c:	b	2787c <strspn@plt+0x2416c>
   27960:	mvn	r0, #73	; 0x49
   27964:	b	27750 <strspn@plt+0x24040>
   27968:	ldr	r6, [fp, #-92]	; 0xffffffa4
   2796c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   27970:	cmp	ip, #0
   27974:	bne	27a84 <strspn@plt+0x24374>
   27978:	ldr	r3, [r7]
   2797c:	cmp	r6, r3
   27980:	bne	27a64 <strspn@plt+0x24354>
   27984:	ldr	ip, [fp, #-64]	; 0xffffffc0
   27988:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2798c:	ldr	r2, [ip]
   27990:	ldr	ip, [fp, #-72]	; 0xffffffb8
   27994:	ldr	r2, [r2]
   27998:	ldr	r3, [ip, #320]	; 0x140
   2799c:	ldr	ip, [fp, #-68]	; 0xffffffbc
   279a0:	rsb	r3, r3, r2
   279a4:	str	r3, [ip]
   279a8:	b	27750 <strspn@plt+0x24040>
   279ac:	mvn	r0, #73	; 0x49
   279b0:	mov	sp, r9
   279b4:	b	27750 <strspn@plt+0x24040>
   279b8:	bl	314c <__stack_chk_fail@plt>
   279bc:	ldr	r0, [pc, #340]	; 27b18 <strspn@plt+0x24408>
   279c0:	movw	r2, #3833	; 0xef9
   279c4:	ldr	r1, [pc, #336]	; 27b1c <strspn@plt+0x2440c>
   279c8:	ldr	r3, [pc, #336]	; 27b20 <strspn@plt+0x24410>
   279cc:	add	r0, pc, r0
   279d0:	add	r1, pc, r1
   279d4:	add	r3, pc, r3
   279d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   279dc:	ldr	r0, [pc, #320]	; 27b24 <strspn@plt+0x24414>
   279e0:	movw	r2, #3835	; 0xefb
   279e4:	ldr	r1, [pc, #316]	; 27b28 <strspn@plt+0x24418>
   279e8:	ldr	r3, [pc, #316]	; 27b2c <strspn@plt+0x2441c>
   279ec:	add	r0, pc, r0
   279f0:	add	r1, pc, r1
   279f4:	add	r3, pc, r3
   279f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   279fc:	mvn	r0, #11
   27a00:	b	27750 <strspn@plt+0x24040>
   27a04:	ldr	r0, [pc, #292]	; 27b30 <strspn@plt+0x24420>
   27a08:	movw	r2, #3937	; 0xf61
   27a0c:	ldr	r1, [pc, #288]	; 27b34 <strspn@plt+0x24424>
   27a10:	ldr	r3, [pc, #288]	; 27b38 <strspn@plt+0x24428>
   27a14:	add	r0, pc, r0
   27a18:	add	r1, pc, r1
   27a1c:	add	r3, pc, r3
   27a20:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27a24:	ldr	r0, [pc, #272]	; 27b3c <strspn@plt+0x2442c>
   27a28:	movw	r2, #3832	; 0xef8
   27a2c:	ldr	r1, [pc, #268]	; 27b40 <strspn@plt+0x24430>
   27a30:	ldr	r3, [pc, #268]	; 27b44 <strspn@plt+0x24434>
   27a34:	add	r0, pc, r0
   27a38:	add	r1, pc, r1
   27a3c:	add	r3, pc, r3
   27a40:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27a44:	ldr	r0, [pc, #252]	; 27b48 <strspn@plt+0x24438>
   27a48:	movw	r2, #3834	; 0xefa
   27a4c:	ldr	r1, [pc, #248]	; 27b4c <strspn@plt+0x2443c>
   27a50:	ldr	r3, [pc, #248]	; 27b50 <strspn@plt+0x24440>
   27a54:	add	r0, pc, r0
   27a58:	add	r1, pc, r1
   27a5c:	add	r3, pc, r3
   27a60:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27a64:	ldr	r0, [pc, #232]	; 27b54 <strspn@plt+0x24444>
   27a68:	movw	r2, #3948	; 0xf6c
   27a6c:	ldr	r1, [pc, #228]	; 27b58 <strspn@plt+0x24448>
   27a70:	ldr	r3, [pc, #228]	; 27b5c <strspn@plt+0x2444c>
   27a74:	add	r0, pc, r0
   27a78:	add	r1, pc, r1
   27a7c:	add	r3, pc, r3
   27a80:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27a84:	ldr	r0, [pc, #212]	; 27b60 <strspn@plt+0x24450>
   27a88:	movw	r2, #3947	; 0xf6b
   27a8c:	ldr	r1, [pc, #208]	; 27b64 <strspn@plt+0x24454>
   27a90:	ldr	r3, [pc, #208]	; 27b68 <strspn@plt+0x24458>
   27a94:	add	r0, pc, r0
   27a98:	add	r1, pc, r1
   27a9c:	add	r3, pc, r3
   27aa0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27aa4:	mvn	r0, #0
   27aa8:	mov	r1, r6
   27aac:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   27ab0:	cmp	r0, #3
   27ab4:	bhi	277fc <strspn@plt+0x240ec>
   27ab8:	ldr	ip, [fp, #-64]	; 0xffffffc0
   27abc:	mov	r3, #0
   27ac0:	mvn	r0, #11
   27ac4:	str	r3, [ip]
   27ac8:	b	27750 <strspn@plt+0x24040>
   27acc:	ldr	ip, [fp, #-72]	; 0xffffffb8
   27ad0:	sub	r1, fp, #36	; 0x24
   27ad4:	mov	r2, #1
   27ad8:	ldr	r3, [ip, #320]	; 0x140
   27adc:	mov	r0, ip
   27ae0:	ldr	ip, [fp, #-76]	; 0xffffffb4
   27ae4:	add	r3, ip, r3
   27ae8:	sub	ip, fp, #48	; 0x30
   27aec:	str	r3, [r1, #-16]!
   27af0:	mov	r3, r6
   27af4:	str	ip, [sp]
   27af8:	bl	2743c <strspn@plt+0x23d2c>
   27afc:	cmp	r0, #0
   27b00:	blt	27750 <strspn@plt+0x24040>
   27b04:	str	r6, [fp, #-56]	; 0xffffffc8
   27b08:	str	r6, [fp, #-88]	; 0xffffffa8
   27b0c:	b	277fc <strspn@plt+0x240ec>
   27b10:	andeq	r4, r4, r8, ror #13
   27b14:	andeq	r0, r0, r8, lsr #5
   27b18:	andeq	r7, r2, r4, lsl #10
   27b1c:	strdeq	r6, [r2], -r4
   27b20:	andeq	r6, r2, r4, asr fp
   27b24:			; <UNDEFINED> instruction: 0x000273b4
   27b28:	ldrdeq	r6, [r2], -r4
   27b2c:	andeq	r6, r2, r4, lsr fp
   27b30:	andeq	r7, r2, r4
   27b34:	andeq	r6, r2, ip, lsr #31
   27b38:	andeq	r6, r2, ip, lsl #22
   27b3c:	ldrdeq	fp, [r2], -r4
   27b40:	andeq	r6, r2, ip, lsl #31
   27b44:	andeq	r6, r2, ip, ror #21
   27b48:	andeq	r7, r2, r8, lsl #9
   27b4c:	andeq	r6, r2, ip, ror #30
   27b50:	andeq	r6, r2, ip, asr #21
   27b54:	andeq	r7, r2, r8, ror r4
   27b58:	andeq	r6, r2, ip, asr #30
   27b5c:	andeq	r6, r2, ip, lsr #21
   27b60:	andeq	r7, r2, r0, asr r4
   27b64:	andeq	r6, r2, ip, lsr #30
   27b68:	andeq	r6, r2, ip, lsl #21
   27b6c:	push	{r4, r5, r6, r7, lr}
   27b70:	subs	ip, r0, #0
   27b74:	sub	sp, sp, #12
   27b78:	ldr	r5, [sp, #32]
   27b7c:	ldr	r4, [sp, #36]	; 0x24
   27b80:	beq	27c1c <strspn@plt+0x2450c>
   27b84:	cmp	r1, #0
   27b88:	beq	27cbc <strspn@plt+0x245ac>
   27b8c:	cmp	r2, #0
   27b90:	beq	27c9c <strspn@plt+0x2458c>
   27b94:	cmp	r3, #0
   27b98:	beq	27c7c <strspn@plt+0x2456c>
   27b9c:	cmp	r5, #0
   27ba0:	beq	27c5c <strspn@plt+0x2454c>
   27ba4:	cmp	r4, #0
   27ba8:	beq	27c3c <strspn@plt+0x2452c>
   27bac:	ldr	r7, [ip, #244]	; 0xf4
   27bb0:	ldrb	r7, [r7, #3]
   27bb4:	cmp	r7, #2
   27bb8:	beq	27bdc <strspn@plt+0x244cc>
   27bbc:	mov	r3, #0
   27bc0:	add	r1, ip, #320	; 0x140
   27bc4:	str	r3, [sp]
   27bc8:	mov	r2, #8
   27bcc:	bl	2743c <strspn@plt+0x23d2c>
   27bd0:	and	r0, r0, r0, asr #31
   27bd4:	add	sp, sp, #12
   27bd8:	pop	{r4, r5, r6, r7, pc}
   27bdc:	ldr	ip, [r1, #48]	; 0x30
   27be0:	cmp	ip, #0
   27be4:	bne	27c00 <strspn@plt+0x244f0>
   27be8:	str	ip, [r3]
   27bec:	mov	r0, ip
   27bf0:	str	ip, [r5]
   27bf4:	str	ip, [r4]
   27bf8:	add	sp, sp, #12
   27bfc:	pop	{r4, r5, r6, r7, pc}
   27c00:	mov	r1, r2
   27c04:	str	r5, [sp, #32]
   27c08:	str	r4, [sp, #36]	; 0x24
   27c0c:	mov	r2, ip
   27c10:	add	sp, sp, #12
   27c14:	pop	{r4, r5, r6, r7, lr}
   27c18:	b	27604 <strspn@plt+0x23ef4>
   27c1c:	ldr	r0, [pc, #184]	; 27cdc <strspn@plt+0x245cc>
   27c20:	movw	r2, #3964	; 0xf7c
   27c24:	ldr	r1, [pc, #180]	; 27ce0 <strspn@plt+0x245d0>
   27c28:	ldr	r3, [pc, #180]	; 27ce4 <strspn@plt+0x245d4>
   27c2c:	add	r0, pc, r0
   27c30:	add	r1, pc, r1
   27c34:	add	r3, pc, r3
   27c38:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27c3c:	ldr	r0, [pc, #164]	; 27ce8 <strspn@plt+0x245d8>
   27c40:	movw	r2, #3969	; 0xf81
   27c44:	ldr	r1, [pc, #160]	; 27cec <strspn@plt+0x245dc>
   27c48:	ldr	r3, [pc, #160]	; 27cf0 <strspn@plt+0x245e0>
   27c4c:	add	r0, pc, r0
   27c50:	add	r1, pc, r1
   27c54:	add	r3, pc, r3
   27c58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27c5c:	ldr	r0, [pc, #144]	; 27cf4 <strspn@plt+0x245e4>
   27c60:	mov	r2, #3968	; 0xf80
   27c64:	ldr	r1, [pc, #140]	; 27cf8 <strspn@plt+0x245e8>
   27c68:	ldr	r3, [pc, #140]	; 27cfc <strspn@plt+0x245ec>
   27c6c:	add	r0, pc, r0
   27c70:	add	r1, pc, r1
   27c74:	add	r3, pc, r3
   27c78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27c7c:	ldr	r0, [pc, #124]	; 27d00 <strspn@plt+0x245f0>
   27c80:	movw	r2, #3967	; 0xf7f
   27c84:	ldr	r1, [pc, #120]	; 27d04 <strspn@plt+0x245f4>
   27c88:	ldr	r3, [pc, #120]	; 27d08 <strspn@plt+0x245f8>
   27c8c:	add	r0, pc, r0
   27c90:	add	r1, pc, r1
   27c94:	add	r3, pc, r3
   27c98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27c9c:	ldr	r0, [pc, #104]	; 27d0c <strspn@plt+0x245fc>
   27ca0:	movw	r2, #3966	; 0xf7e
   27ca4:	ldr	r1, [pc, #100]	; 27d10 <strspn@plt+0x24600>
   27ca8:	ldr	r3, [pc, #100]	; 27d14 <strspn@plt+0x24604>
   27cac:	add	r0, pc, r0
   27cb0:	add	r1, pc, r1
   27cb4:	add	r3, pc, r3
   27cb8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27cbc:	ldr	r0, [pc, #84]	; 27d18 <strspn@plt+0x24608>
   27cc0:	movw	r2, #3965	; 0xf7d
   27cc4:	ldr	r1, [pc, #80]	; 27d1c <strspn@plt+0x2460c>
   27cc8:	ldr	r3, [pc, #80]	; 27d20 <strspn@plt+0x24610>
   27ccc:	add	r0, pc, r0
   27cd0:	add	r1, pc, r1
   27cd4:	add	r3, pc, r3
   27cd8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27cdc:	ldrdeq	fp, [r2], -ip
   27ce0:	muleq	r2, r4, sp
   27ce4:	andeq	r7, r2, ip, lsl #14
   27ce8:	andeq	r7, r2, r4, asr r1
   27cec:	andeq	r6, r2, r4, ror sp
   27cf0:	andeq	r7, r2, ip, ror #13
   27cf4:	andeq	r7, r2, r0, ror r2
   27cf8:	andeq	r6, r2, r4, asr sp
   27cfc:	andeq	r7, r2, ip, asr #13
   27d00:	andeq	r7, r2, r4, asr #4
   27d04:	andeq	r6, r2, r4, lsr sp
   27d08:	andeq	r7, r2, ip, lsr #13
   27d0c:	andeq	r7, r2, r0, ror #7
   27d10:	andeq	r6, r2, r4, lsl sp
   27d14:	andeq	r7, r2, ip, lsl #13
   27d18:	andeq	lr, r2, r4, ror #11
   27d1c:	strdeq	r6, [r2], -r4
   27d20:	andeq	r7, r2, ip, ror #12
   27d24:	push	{r4, lr}
   27d28:	subs	r4, r0, #0
   27d2c:	beq	27d80 <strspn@plt+0x24670>
   27d30:	ldr	r3, [r4, #32]
   27d34:	cmp	r3, #0
   27d38:	poplt	{r4, pc}
   27d3c:	ldr	r0, [r4, #8]
   27d40:	cmp	r0, #0
   27d44:	popeq	{r4, pc}
   27d48:	ldrb	r3, [r4, #36]	; 0x24
   27d4c:	tst	r3, #2
   27d50:	popeq	{r4, pc}
   27d54:	ldr	r1, [r4, #16]
   27d58:	bl	3518 <munmap@plt>
   27d5c:	cmp	r0, #0
   27d60:	bne	27da0 <strspn@plt+0x24690>
   27d64:	ldrb	r3, [r4, #36]	; 0x24
   27d68:	str	r0, [r4, #8]
   27d6c:	bfi	r3, r0, #1, #1
   27d70:	str	r0, [r4, #4]
   27d74:	str	r0, [r4, #16]
   27d78:	strb	r3, [r4, #36]	; 0x24
   27d7c:	pop	{r4, pc}
   27d80:	ldr	r0, [pc, #56]	; 27dc0 <strspn@plt+0x246b0>
   27d84:	movw	r2, #3081	; 0xc09
   27d88:	ldr	r1, [pc, #52]	; 27dc4 <strspn@plt+0x246b4>
   27d8c:	ldr	r3, [pc, #52]	; 27dc8 <strspn@plt+0x246b8>
   27d90:	add	r0, pc, r0
   27d94:	add	r1, pc, r1
   27d98:	add	r3, pc, r3
   27d9c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27da0:	ldr	r0, [pc, #36]	; 27dcc <strspn@plt+0x246bc>
   27da4:	movw	r2, #3092	; 0xc14
   27da8:	ldr	r1, [pc, #32]	; 27dd0 <strspn@plt+0x246c0>
   27dac:	ldr	r3, [pc, #32]	; 27dd4 <strspn@plt+0x246c4>
   27db0:	add	r0, pc, r0
   27db4:	add	r1, pc, r1
   27db8:	add	r3, pc, r3
   27dbc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   27dc0:	andeq	r6, r2, r8, asr ip
   27dc4:	andeq	r6, r2, r0, lsr ip
   27dc8:	strdeq	r7, [r2], -r4
   27dcc:	andeq	r6, r2, r0, asr #25
   27dd0:	andeq	r6, r2, r0, lsl ip
   27dd4:	ldrdeq	r7, [r2], -r4
   27dd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27ddc:	sub	sp, sp, #20
   27de0:	mov	r5, r3
   27de4:	subs	fp, r0, #0
   27de8:	ldr	r3, [sp, #56]	; 0x38
   27dec:	mov	r4, r2
   27df0:	ldr	r7, [sp, #60]	; 0x3c
   27df4:	str	r3, [sp, #8]
   27df8:	beq	28290 <strspn@plt+0x24b80>
   27dfc:	ldrb	r3, [fp, #240]	; 0xf0
   27e00:	tst	r3, #1
   27e04:	bne	2825c <strspn@plt+0x24b4c>
   27e08:	ldr	r2, [fp, #400]	; 0x190
   27e0c:	cmp	r2, #0
   27e10:	bne	28264 <strspn@plt+0x24b54>
   27e14:	lsrs	r3, r3, #7
   27e18:	bne	2826c <strspn@plt+0x24b5c>
   27e1c:	mov	r3, #0
   27e20:	mvn	r2, #0
   27e24:	cmp	r5, r3
   27e28:	cmpeq	r4, r2
   27e2c:	ldr	r3, [fp, #244]	; 0xf4
   27e30:	bls	27e40 <strspn@plt+0x24730>
   27e34:	ldrb	r2, [r3, #3]
   27e38:	cmp	r2, #2
   27e3c:	bne	28254 <strspn@plt+0x24b44>
   27e40:	ldrb	r3, [r3, #1]
   27e44:	cmp	r3, #2
   27e48:	beq	28038 <strspn@plt+0x24928>
   27e4c:	mov	r0, fp
   27e50:	add	r1, fp, #340	; 0x154
   27e54:	mov	r2, #0
   27e58:	bl	25840 <strspn@plt+0x22130>
   27e5c:	cmp	r0, #0
   27e60:	blt	28030 <strspn@plt+0x24920>
   27e64:	ldr	r8, [fp, #352]	; 0x160
   27e68:	cmp	r8, #0
   27e6c:	beq	27e7c <strspn@plt+0x2476c>
   27e70:	ldrb	r3, [r8]
   27e74:	cmp	r3, #0
   27e78:	bne	28064 <strspn@plt+0x24954>
   27e7c:	ldr	r3, [fp, #332]	; 0x14c
   27e80:	cmp	r3, #0
   27e84:	beq	27ea4 <strspn@plt+0x24794>
   27e88:	str	r3, [sp]
   27e8c:	mov	r0, fp
   27e90:	mov	r2, #9
   27e94:	mov	r3, #0
   27e98:	bl	22510 <strspn@plt+0x1ee00>
   27e9c:	cmp	r0, #0
   27ea0:	blt	28030 <strspn@plt+0x24920>
   27ea4:	ldr	r2, [fp, #264]	; 0x108
   27ea8:	ldr	r3, [fp, #244]	; 0xf4
   27eac:	str	r2, [fp, #268]	; 0x10c
   27eb0:	ldrb	r1, [r3, #3]
   27eb4:	cmp	r1, #2
   27eb8:	beq	280e8 <strspn@plt+0x249d8>
   27ebc:	ldr	r2, [fp, #260]	; 0x104
   27ec0:	str	r2, [r3, #12]
   27ec4:	ldr	r3, [fp, #244]	; 0xf4
   27ec8:	ldr	r2, [fp, #264]	; 0x108
   27ecc:	str	r2, [r3, #4]
   27ed0:	ldr	r3, [fp, #244]	; 0xf4
   27ed4:	ldrb	r2, [r3, #3]
   27ed8:	cmp	r2, #2
   27edc:	strne	r4, [r3, #8]
   27ee0:	beq	28234 <strspn@plt+0x24b24>
   27ee4:	ldr	r1, [fp, #244]	; 0xf4
   27ee8:	mov	r2, #4
   27eec:	ldrb	r3, [r1, #2]
   27ef0:	tst	r3, #1
   27ef4:	mov	r3, #448	; 0x1c0
   27ef8:	add	r0, fp, r3
   27efc:	ldreq	r6, [sp, #8]
   27f00:	add	r2, r0, r2
   27f04:	movne	r6, #0
   27f08:	movne	r7, r6
   27f0c:	str	r6, [fp, r3]
   27f10:	str	r7, [r2]
   27f14:	ldr	r0, [fp, #260]	; 0x104
   27f18:	add	r2, r0, #7
   27f1c:	bic	r2, r2, #7
   27f20:	subs	r2, r2, r0
   27f24:	bne	28220 <strspn@plt+0x24b10>
   27f28:	ldr	r3, [fp, #28]
   27f2c:	cmp	r3, #0
   27f30:	beq	27ff8 <strspn@plt+0x248e8>
   27f34:	ldr	r3, [fp, #4]
   27f38:	ldr	r3, [r3, #28]
   27f3c:	cmp	r3, #0
   27f40:	beq	27ff8 <strspn@plt+0x248e8>
   27f44:	ldr	r2, [fp, #316]	; 0x13c
   27f48:	add	r4, fp, #272	; 0x110
   27f4c:	cmp	r2, #0
   27f50:	beq	27ff8 <strspn@plt+0x248e8>
   27f54:	mov	r5, #0
   27f58:	b	27f7c <strspn@plt+0x2486c>
   27f5c:	ldr	r3, [fp, #4]
   27f60:	ldr	r3, [r3, #28]
   27f64:	cmp	r3, #0
   27f68:	blt	27fa0 <strspn@plt+0x24890>
   27f6c:	add	r5, r5, #1
   27f70:	ldr	r4, [r4]
   27f74:	cmp	r2, r5
   27f78:	bls	27ff8 <strspn@plt+0x248e8>
   27f7c:	ldr	r3, [r4, #32]
   27f80:	cmp	r3, #0
   27f84:	blt	27f6c <strspn@plt+0x2485c>
   27f88:	ldrb	r3, [r4, #36]	; 0x24
   27f8c:	tst	r3, #4
   27f90:	bne	27f6c <strspn@plt+0x2485c>
   27f94:	ldr	r3, [r4, #12]
   27f98:	cmp	r3, #524288	; 0x80000
   27f9c:	bls	27f5c <strspn@plt+0x2484c>
   27fa0:	ldr	r3, [fp, #312]	; 0x138
   27fa4:	cmp	r3, r4
   27fa8:	beq	27f6c <strspn@plt+0x2485c>
   27fac:	mov	r0, r4
   27fb0:	bl	27d24 <strspn@plt+0x24614>
   27fb4:	ldr	r0, [r4, #32]
   27fb8:	ldr	r2, [r4, #12]
   27fbc:	mov	r3, #0
   27fc0:	bl	47fec <sd_bus_creds_has_bounding_cap@@Base+0x1a6c4>
   27fc4:	cmp	r0, #0
   27fc8:	blt	28030 <strspn@plt+0x24920>
   27fcc:	ldr	r0, [r4, #32]
   27fd0:	add	r5, r5, #1
   27fd4:	bl	47f88 <sd_bus_creds_has_bounding_cap@@Base+0x1a660>
   27fd8:	cmp	r0, #0
   27fdc:	ldrbge	r3, [r4, #36]	; 0x24
   27fe0:	orrge	r3, r3, #4
   27fe4:	strbge	r3, [r4, #36]	; 0x24
   27fe8:	ldr	r2, [fp, #316]	; 0x13c
   27fec:	ldr	r4, [r4]
   27ff0:	cmp	r2, r5
   27ff4:	bhi	27f7c <strspn@plt+0x2486c>
   27ff8:	ldr	r2, [fp, #376]	; 0x178
   27ffc:	mov	r3, #0
   28000:	ldr	r1, [fp, #268]	; 0x10c
   28004:	cmp	r2, r3
   28008:	str	r3, [fp, #344]	; 0x158
   2800c:	str	r3, [fp, #384]	; 0x180
   28010:	str	r1, [fp, #364]	; 0x16c
   28014:	ldrne	r3, [fp, #372]	; 0x174
   28018:	ldrne	r2, [r3]
   2801c:	ldrb	r3, [fp, #240]	; 0xf0
   28020:	mov	r0, #0
   28024:	str	r2, [fp, #388]	; 0x184
   28028:	orr	r3, r3, #1
   2802c:	strb	r3, [fp, #240]	; 0xf0
   28030:	add	sp, sp, #20
   28034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28038:	ldr	r1, [fp, #440]	; 0x1b8
   2803c:	cmp	r1, #0
   28040:	beq	27e4c <strspn@plt+0x2473c>
   28044:	ldr	r0, [fp, #352]	; 0x160
   28048:	cmp	r0, #0
   2804c:	beq	28248 <strspn@plt+0x24b38>
   28050:	bl	2fc0 <strcmp@plt>
   28054:	cmp	r0, #0
   28058:	beq	27e4c <strspn@plt+0x2473c>
   2805c:	mvn	r0, #41	; 0x29
   28060:	b	28030 <strspn@plt+0x24920>
   28064:	ldr	r3, [fp, #244]	; 0xf4
   28068:	ldrb	r3, [r3, #3]
   2806c:	cmp	r3, #2
   28070:	beq	27e7c <strspn@plt+0x2476c>
   28074:	mov	r0, r8
   28078:	bl	33a4 <strlen@plt>
   2807c:	cmp	r0, #255	; 0xff
   28080:	mov	r9, r0
   28084:	bhi	28280 <strspn@plt+0x24b70>
   28088:	mov	r3, #0
   2808c:	mov	r0, fp
   28090:	mov	r1, #8
   28094:	add	r2, r9, #6
   28098:	bl	21394 <strspn@plt+0x1dc84>
   2809c:	subs	r3, r0, #0
   280a0:	beq	28288 <strspn@plt+0x24b78>
   280a4:	strb	r9, [r3, #4]
   280a8:	mov	lr, #8
   280ac:	mov	r0, #1
   280b0:	strb	lr, [r3]
   280b4:	strb	r0, [r3, #1]
   280b8:	mov	lr, #103	; 0x67
   280bc:	mov	r0, #0
   280c0:	strb	lr, [r3, #2]
   280c4:	strb	r0, [r3, #3]
   280c8:	mov	r1, r8
   280cc:	add	r0, r3, #5
   280d0:	add	r2, r9, #1
   280d4:	bl	30c8 <memcpy@plt>
   280d8:	ldr	r3, [fp, #332]	; 0x14c
   280dc:	cmp	r3, #0
   280e0:	bne	27e88 <strspn@plt+0x24778>
   280e4:	b	27ea4 <strspn@plt+0x24794>
   280e8:	ldr	r1, [fp, #552]	; 0x228
   280ec:	cmp	r1, #0
   280f0:	beq	28240 <strspn@plt+0x24b30>
   280f4:	add	r3, r1, #127	; 0x7f
   280f8:	ldr	r0, [fp, #260]	; 0x104
   280fc:	ldr	r3, [fp, r3, lsl #2]
   28100:	cmp	r0, r3
   28104:	bne	282b0 <strspn@plt+0x24ba0>
   28108:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   2810c:	ldr	r2, [fp, #552]	; 0x228
   28110:	mov	r1, #1
   28114:	mov	r3, #0
   28118:	mov	r6, r0
   2811c:	mov	r0, fp
   28120:	mul	r2, r2, r6
   28124:	bl	21394 <strspn@plt+0x1dc84>
   28128:	cmp	r0, #0
   2812c:	beq	28288 <strspn@plt+0x24b78>
   28130:	ldr	r3, [fp, #552]	; 0x228
   28134:	cmp	r3, #0
   28138:	movne	sl, r0
   2813c:	movne	r9, fp
   28140:	movne	r8, #0
   28144:	beq	28170 <strspn@plt+0x24a60>
   28148:	mov	r0, sl
   2814c:	ldr	r2, [r9, #512]	; 0x200
   28150:	mov	r1, r6
   28154:	add	r8, r8, #1
   28158:	bl	34e5c <sd_bus_creds_has_bounding_cap@@Base+0x7534>
   2815c:	ldr	r3, [fp, #552]	; 0x228
   28160:	add	sl, sl, r6
   28164:	add	r9, r9, #4
   28168:	cmp	r8, r3
   2816c:	bcc	28148 <strspn@plt+0x24a38>
   28170:	ldr	r9, [fp, #264]	; 0x108
   28174:	ldr	r8, [fp, #352]	; 0x160
   28178:	cmp	r8, #0
   2817c:	beq	28274 <strspn@plt+0x24b64>
   28180:	mov	r0, r8
   28184:	mov	r6, r8
   28188:	bl	33a4 <strlen@plt>
   2818c:	mov	r8, r0
   28190:	ldr	r3, [fp, #260]	; 0x104
   28194:	mov	r1, #1
   28198:	add	r3, r3, #7
   2819c:	bic	r3, r3, #7
   281a0:	add	r3, r3, #17
   281a4:	add	r0, r3, r9
   281a8:	add	r0, r0, r8
   281ac:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   281b0:	mov	r1, #1
   281b4:	mov	r3, #0
   281b8:	str	r1, [sp]
   281bc:	add	r9, r0, r8
   281c0:	mov	sl, r0
   281c4:	add	r9, r9, r1
   281c8:	mov	r0, fp
   281cc:	str	r9, [sp, #12]
   281d0:	mov	r2, r9
   281d4:	bl	2497c <strspn@plt+0x2126c>
   281d8:	subs	r9, r0, #0
   281dc:	beq	28288 <strspn@plt+0x24b78>
   281e0:	mov	r0, r9
   281e4:	mov	lr, #0
   281e8:	mov	r1, r6
   281ec:	mov	r2, r8
   281f0:	strb	lr, [r0], #1
   281f4:	bl	30c8 <memcpy@plt>
   281f8:	ldr	r2, [fp, #260]	; 0x104
   281fc:	add	r0, r8, #1
   28200:	mov	r1, sl
   28204:	add	r0, r9, r0
   28208:	add	r2, r2, #16
   2820c:	bl	34e5c <sd_bus_creds_has_bounding_cap@@Base+0x7534>
   28210:	ldr	r3, [sp, #12]
   28214:	str	r9, [fp, #248]	; 0xf8
   28218:	str	r3, [fp, #256]	; 0x100
   2821c:	b	27ed0 <strspn@plt+0x247c0>
   28220:	add	r1, r1, #16
   28224:	add	r0, r1, r0
   28228:	mov	r1, #0
   2822c:	bl	3434 <memset@plt>
   28230:	b	27f28 <strspn@plt+0x24818>
   28234:	str	r4, [r3, #8]
   28238:	str	r5, [r3, #12]
   2823c:	b	27ee4 <strspn@plt+0x247d4>
   28240:	mov	r9, r2
   28244:	b	28174 <strspn@plt+0x24a64>
   28248:	ldr	r0, [pc, #128]	; 282d0 <strspn@plt+0x24bc0>
   2824c:	add	r0, pc, r0
   28250:	b	28050 <strspn@plt+0x24940>
   28254:	mvn	r0, #94	; 0x5e
   28258:	b	28030 <strspn@plt+0x24920>
   2825c:	mvn	r0, #0
   28260:	b	28030 <strspn@plt+0x24920>
   28264:	mvn	r0, #73	; 0x49
   28268:	b	28030 <strspn@plt+0x24920>
   2826c:	mvn	r0, #115	; 0x73
   28270:	b	28030 <strspn@plt+0x24920>
   28274:	ldr	r6, [pc, #88]	; 282d4 <strspn@plt+0x24bc4>
   28278:	add	r6, pc, r6
   2827c:	b	28190 <strspn@plt+0x24a80>
   28280:	mvn	r0, #21
   28284:	b	28030 <strspn@plt+0x24920>
   28288:	mvn	r0, #11
   2828c:	b	28030 <strspn@plt+0x24920>
   28290:	ldr	r0, [pc, #64]	; 282d8 <strspn@plt+0x24bc8>
   28294:	movw	r2, #2941	; 0xb7d
   28298:	ldr	r1, [pc, #60]	; 282dc <strspn@plt+0x24bcc>
   2829c:	ldr	r3, [pc, #60]	; 282e0 <strspn@plt+0x24bd0>
   282a0:	add	r0, pc, r0
   282a4:	add	r1, pc, r1
   282a8:	add	r3, pc, r3
   282ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   282b0:	ldr	r0, [pc, #44]	; 282e4 <strspn@plt+0x24bd4>
   282b4:	movw	r2, #2897	; 0xb51
   282b8:	ldr	r1, [pc, #40]	; 282e8 <strspn@plt+0x24bd8>
   282bc:	ldr	r3, [pc, #40]	; 282ec <strspn@plt+0x24bdc>
   282c0:	add	r0, pc, r0
   282c4:	add	r1, pc, r1
   282c8:	add	r3, pc, r3
   282cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   282d0:	andeq	r5, r2, r4, ror #13
   282d4:			; <UNDEFINED> instruction: 0x000256b8
   282d8:	andeq	fp, r2, r8, rrx
   282dc:	andeq	r6, r2, r0, lsr #14
   282e0:	andeq	r7, r2, r4, lsr #32
   282e4:	andeq	r6, r2, r4, asr #24
   282e8:	andeq	r6, r2, r0, lsl #14
   282ec:	andeq	r6, r2, r4, lsl #30
   282f0:	ldr	r3, [pc, #1984]	; 28ab8 <strspn@plt+0x253a8>
   282f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   282f8:	subs	r4, r0, #0
   282fc:	ldr	r0, [pc, #1976]	; 28abc <strspn@plt+0x253ac>
   28300:	add	r3, pc, r3
   28304:	sub	sp, sp, #44	; 0x2c
   28308:	mov	r6, r1
   2830c:	mov	r8, r2
   28310:	ldr	r5, [r3, r0]
   28314:	ldr	r3, [r5]
   28318:	str	r3, [sp, #36]	; 0x24
   2831c:	beq	289c0 <strspn@plt+0x252b0>
   28320:	ldrb	r3, [r4, #240]	; 0xf0
   28324:	tst	r3, #1
   28328:	beq	28a10 <strspn@plt+0x25300>
   2832c:	mov	r0, r1
   28330:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   28334:	cmp	r0, #0
   28338:	beq	289e8 <strspn@plt+0x252d8>
   2833c:	mov	r0, r4
   28340:	bl	21d88 <strspn@plt+0x1e678>
   28344:	subs	r7, r0, #0
   28348:	bne	2847c <strspn@plt+0x24d6c>
   2834c:	mov	r0, r4
   28350:	ldr	r1, [r4, #320]	; 0x140
   28354:	bl	21fe8 <strspn@plt+0x1e8d8>
   28358:	cmp	r0, #0
   2835c:	movne	r0, r7
   28360:	beq	2837c <strspn@plt+0x24c6c>
   28364:	ldr	r2, [sp, #36]	; 0x24
   28368:	ldr	r3, [r5]
   2836c:	cmp	r2, r3
   28370:	bne	289bc <strspn@plt+0x252ac>
   28374:	add	sp, sp, #44	; 0x2c
   28378:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2837c:	mov	r0, r4
   28380:	bl	21c28 <strspn@plt+0x1e518>
   28384:	ldr	r2, [r0, #12]
   28388:	mov	r9, r0
   2838c:	ldr	r3, [r0, #4]
   28390:	ldrb	r7, [r2, r3]
   28394:	cmp	r7, r6
   28398:	bne	2847c <strspn@plt+0x24d6c>
   2839c:	ldr	r2, [r4, #320]	; 0x140
   283a0:	ldr	r3, [r4, #244]	; 0xf4
   283a4:	str	r2, [sp, #8]
   283a8:	ldrb	r3, [r3, #3]
   283ac:	cmp	r3, #2
   283b0:	beq	28484 <strspn@plt+0x24d74>
   283b4:	cmp	r7, #115	; 0x73
   283b8:	beq	28878 <strspn@plt+0x25168>
   283bc:	cmp	r7, #111	; 0x6f
   283c0:	beq	28878 <strspn@plt+0x25168>
   283c4:	cmp	r7, #103	; 0x67
   283c8:	beq	28588 <strspn@plt+0x24e78>
   283cc:	mov	r0, r7
   283d0:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   283d4:	subs	r6, r0, #0
   283d8:	ble	28a58 <strspn@plt+0x25348>
   283dc:	mov	r0, r7
   283e0:	bl	2f368 <sd_bus_creds_has_bounding_cap@@Base+0x1a40>
   283e4:	subs	r3, r0, #0
   283e8:	ble	28a38 <strspn@plt+0x25328>
   283ec:	add	r1, sp, #12
   283f0:	mov	r2, r6
   283f4:	str	r1, [sp]
   283f8:	mov	r0, r4
   283fc:	add	r1, sp, #8
   28400:	bl	2743c <strspn@plt+0x23d2c>
   28404:	cmp	r0, #0
   28408:	blt	28364 <strspn@plt+0x24c54>
   2840c:	sub	r7, r7, #98	; 0x62
   28410:	cmp	r7, #23
   28414:	addls	pc, pc, r7, lsl #2
   28418:	b	2871c <strspn@plt+0x2500c>
   2841c:	b	286fc <strspn@plt+0x24fec>
   28420:	b	2871c <strspn@plt+0x2500c>
   28424:	b	286c8 <strspn@plt+0x24fb8>
   28428:	b	2871c <strspn@plt+0x2500c>
   2842c:	b	2871c <strspn@plt+0x2500c>
   28430:	b	2871c <strspn@plt+0x2500c>
   28434:	b	28690 <strspn@plt+0x24f80>
   28438:	b	28664 <strspn@plt+0x24f54>
   2843c:	b	2871c <strspn@plt+0x2500c>
   28440:	b	2871c <strspn@plt+0x2500c>
   28444:	b	2871c <strspn@plt+0x2500c>
   28448:	b	2871c <strspn@plt+0x2500c>
   2844c:	b	28634 <strspn@plt+0x24f24>
   28450:	b	2871c <strspn@plt+0x2500c>
   28454:	b	2871c <strspn@plt+0x2500c>
   28458:	b	28634 <strspn@plt+0x24f24>
   2845c:	b	2871c <strspn@plt+0x2500c>
   28460:	b	2871c <strspn@plt+0x2500c>
   28464:	b	286c8 <strspn@plt+0x24fb8>
   28468:	b	28664 <strspn@plt+0x24f54>
   2846c:	b	2871c <strspn@plt+0x2500c>
   28470:	b	2871c <strspn@plt+0x2500c>
   28474:	b	286c8 <strspn@plt+0x24fb8>
   28478:	b	28620 <strspn@plt+0x24f10>
   2847c:	mvn	r0, #5
   28480:	b	28364 <strspn@plt+0x24c54>
   28484:	ldr	ip, [pc, #1588]	; 28ac0 <strspn@plt+0x253b0>
   28488:	add	sl, sp, #12
   2848c:	add	fp, sp, #24
   28490:	add	r3, sp, #16
   28494:	add	ip, pc, ip
   28498:	mov	r6, sl
   2849c:	ldm	ip, {r0, r1, r2}
   284a0:	stm	r3, {r0, r1, r2}
   284a4:	ldr	r2, [r6, #4]!
   284a8:	cmp	r2, r7
   284ac:	beq	2891c <strspn@plt+0x2520c>
   284b0:	cmp	r6, fp
   284b4:	bne	2849c <strspn@plt+0x24d8c>
   284b8:	add	r0, sp, #28
   284bc:	strb	r7, [sp, #28]
   284c0:	mov	r6, #0
   284c4:	strb	r6, [sp, #29]
   284c8:	bl	347a8 <sd_bus_creds_has_bounding_cap@@Base+0x6e80>
   284cc:	subs	fp, r0, #0
   284d0:	ble	28a78 <strspn@plt+0x25368>
   284d4:	ldr	r3, [r9, #48]	; 0x30
   284d8:	cmp	fp, r3
   284dc:	bne	28850 <strspn@plt+0x25140>
   284e0:	add	r0, sp, #32
   284e4:	strb	r7, [sp, #32]
   284e8:	strb	r6, [sp, #33]	; 0x21
   284ec:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   284f0:	subs	r2, r0, #0
   284f4:	ble	28a98 <strspn@plt+0x25388>
   284f8:	add	r6, sp, #8
   284fc:	str	sl, [sp]
   28500:	mov	r3, fp
   28504:	mov	r0, r4
   28508:	mov	r1, r6
   2850c:	bl	2743c <strspn@plt+0x23d2c>
   28510:	cmp	r0, #0
   28514:	blt	28364 <strspn@plt+0x24c54>
   28518:	sub	r7, r7, #98	; 0x62
   2851c:	cmp	r7, #23
   28520:	addls	pc, pc, r7, lsl #2
   28524:	b	28858 <strspn@plt+0x25148>
   28528:	b	28830 <strspn@plt+0x25120>
   2852c:	b	28858 <strspn@plt+0x25148>
   28530:	b	287fc <strspn@plt+0x250ec>
   28534:	b	28858 <strspn@plt+0x25148>
   28538:	b	28858 <strspn@plt+0x25148>
   2853c:	b	28858 <strspn@plt+0x25148>
   28540:	b	287c4 <strspn@plt+0x250b4>
   28544:	b	28798 <strspn@plt+0x25088>
   28548:	b	28858 <strspn@plt+0x25148>
   2854c:	b	28858 <strspn@plt+0x25148>
   28550:	b	28858 <strspn@plt+0x25148>
   28554:	b	28858 <strspn@plt+0x25148>
   28558:	b	28768 <strspn@plt+0x25058>
   2855c:	b	28858 <strspn@plt+0x25148>
   28560:	b	28858 <strspn@plt+0x25148>
   28564:	b	28768 <strspn@plt+0x25058>
   28568:	b	28858 <strspn@plt+0x25148>
   2856c:	b	28858 <strspn@plt+0x25148>
   28570:	b	287fc <strspn@plt+0x250ec>
   28574:	b	28798 <strspn@plt+0x25088>
   28578:	b	28858 <strspn@plt+0x25148>
   2857c:	b	28858 <strspn@plt+0x25148>
   28580:	b	287fc <strspn@plt+0x250ec>
   28584:	b	2873c <strspn@plt+0x2502c>
   28588:	add	r7, sp, #8
   2858c:	mov	r2, #1
   28590:	mov	r3, r2
   28594:	add	r6, sp, #12
   28598:	mov	r1, r7
   2859c:	str	r6, [sp]
   285a0:	mov	r0, r4
   285a4:	bl	2743c <strspn@plt+0x23d2c>
   285a8:	cmp	r0, #0
   285ac:	blt	28364 <strspn@plt+0x24c54>
   285b0:	ldr	r3, [sp, #12]
   285b4:	mov	r1, r7
   285b8:	mov	r2, #1
   285bc:	mov	r0, r4
   285c0:	ldrb	r7, [r3]
   285c4:	str	r6, [sp]
   285c8:	add	r3, r7, r2
   285cc:	bl	2743c <strspn@plt+0x23d2c>
   285d0:	cmp	r0, #0
   285d4:	blt	28364 <strspn@plt+0x24c54>
   285d8:	mov	r1, r7
   285dc:	ldr	r0, [sp, #12]
   285e0:	bl	22a28 <strspn@plt+0x1f318>
   285e4:	cmp	r0, #0
   285e8:	beq	28850 <strspn@plt+0x25140>
   285ec:	cmp	r8, #0
   285f0:	ldrne	r3, [sp, #12]
   285f4:	strne	r3, [r8]
   285f8:	ldr	r3, [sp, #8]
   285fc:	str	r3, [r4, #320]	; 0x140
   28600:	ldrb	r3, [r9]
   28604:	cmp	r3, #97	; 0x61
   28608:	ldrne	r3, [r9, #4]
   2860c:	movne	r0, #1
   28610:	moveq	r0, #1
   28614:	addne	r3, r3, r0
   28618:	strne	r3, [r9, #4]
   2861c:	b	28364 <strspn@plt+0x24c54>
   28620:	cmp	r8, #0
   28624:	ldrne	r3, [sp, #12]
   28628:	ldrbne	r3, [r3]
   2862c:	strbne	r3, [r8]
   28630:	b	285f8 <strspn@plt+0x24ee8>
   28634:	cmp	r8, #0
   28638:	beq	285f8 <strspn@plt+0x24ee8>
   2863c:	ldr	r2, [r4, #244]	; 0xf4
   28640:	ldr	r3, [sp, #12]
   28644:	ldrb	r2, [r2]
   28648:	ldrh	r3, [r3]
   2864c:	cmp	r2, #108	; 0x6c
   28650:	lslne	r2, r3, #8
   28654:	orrne	r3, r2, r3, lsr #8
   28658:	uxthne	r3, r3
   2865c:	strh	r3, [r8]
   28660:	b	285f8 <strspn@plt+0x24ee8>
   28664:	cmp	r8, #0
   28668:	beq	285f8 <strspn@plt+0x24ee8>
   2866c:	ldr	r3, [r4, #244]	; 0xf4
   28670:	ldr	r2, [sp, #12]
   28674:	ldrb	r3, [r3]
   28678:	ldr	r2, [r2]
   2867c:	cmp	r3, #108	; 0x6c
   28680:	moveq	r3, r2
   28684:	revne	r3, r2
   28688:	str	r3, [r8]
   2868c:	b	285f8 <strspn@plt+0x24ee8>
   28690:	ldr	r2, [r4, #244]	; 0xf4
   28694:	ldr	r3, [sp, #12]
   28698:	ldrb	r2, [r2]
   2869c:	ldr	r3, [r3]
   286a0:	cmp	r2, #108	; 0x6c
   286a4:	revne	r3, r3
   286a8:	ldr	r2, [r4, #332]	; 0x14c
   286ac:	cmp	r2, r3
   286b0:	bls	28850 <strspn@plt+0x25140>
   286b4:	cmp	r8, #0
   286b8:	beq	285f8 <strspn@plt+0x24ee8>
   286bc:	ldr	r2, [r4, #336]	; 0x150
   286c0:	ldr	r3, [r2, r3, lsl #2]
   286c4:	b	28688 <strspn@plt+0x24f78>
   286c8:	cmp	r8, #0
   286cc:	beq	285f8 <strspn@plt+0x24ee8>
   286d0:	ldr	r2, [r4, #244]	; 0xf4
   286d4:	ldr	r3, [sp, #12]
   286d8:	ldrb	r2, [r2]
   286dc:	ldr	r1, [r3]
   286e0:	cmp	r2, #108	; 0x6c
   286e4:	ldr	r3, [r3, #4]
   286e8:	moveq	r2, r1
   286ec:	revne	r2, r3
   286f0:	revne	r3, r1
   286f4:	stm	r8, {r2, r3}
   286f8:	b	285f8 <strspn@plt+0x24ee8>
   286fc:	cmp	r8, #0
   28700:	beq	285f8 <strspn@plt+0x24ee8>
   28704:	ldr	r3, [sp, #12]
   28708:	ldr	r3, [r3]
   2870c:	adds	r3, r3, #0
   28710:	movne	r3, #1
   28714:	str	r3, [r8]
   28718:	b	285f8 <strspn@plt+0x24ee8>
   2871c:	ldr	r0, [pc, #928]	; 28ac4 <strspn@plt+0x253b4>
   28720:	movw	r2, #3607	; 0xe17
   28724:	ldr	r1, [pc, #924]	; 28ac8 <strspn@plt+0x253b8>
   28728:	ldr	r3, [pc, #924]	; 28acc <strspn@plt+0x253bc>
   2872c:	add	r0, pc, r0
   28730:	add	r1, pc, r1
   28734:	add	r3, pc, r3
   28738:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   2873c:	cmp	r8, #0
   28740:	ldrne	r3, [sp, #12]
   28744:	ldrbne	r3, [r3]
   28748:	strbne	r3, [r8]
   2874c:	mov	r2, r6
   28750:	mov	r0, r4
   28754:	mov	r1, r9
   28758:	bl	226c0 <strspn@plt+0x1efb0>
   2875c:	cmp	r0, #0
   28760:	bge	285f8 <strspn@plt+0x24ee8>
   28764:	b	28364 <strspn@plt+0x24c54>
   28768:	cmp	r8, #0
   2876c:	beq	2874c <strspn@plt+0x2503c>
   28770:	ldr	r2, [r4, #244]	; 0xf4
   28774:	ldr	r3, [sp, #12]
   28778:	ldrb	r2, [r2]
   2877c:	ldrh	r3, [r3]
   28780:	cmp	r2, #108	; 0x6c
   28784:	lslne	r2, r3, #8
   28788:	orrne	r3, r2, r3, lsr #8
   2878c:	uxthne	r3, r3
   28790:	strh	r3, [r8]
   28794:	b	2874c <strspn@plt+0x2503c>
   28798:	cmp	r8, #0
   2879c:	beq	2874c <strspn@plt+0x2503c>
   287a0:	ldr	r3, [r4, #244]	; 0xf4
   287a4:	ldr	r2, [sp, #12]
   287a8:	ldrb	r3, [r3]
   287ac:	ldr	r2, [r2]
   287b0:	cmp	r3, #108	; 0x6c
   287b4:	moveq	r3, r2
   287b8:	revne	r3, r2
   287bc:	str	r3, [r8]
   287c0:	b	2874c <strspn@plt+0x2503c>
   287c4:	ldr	r2, [r4, #244]	; 0xf4
   287c8:	ldr	r3, [sp, #12]
   287cc:	ldrb	r2, [r2]
   287d0:	ldr	r3, [r3]
   287d4:	cmp	r2, #108	; 0x6c
   287d8:	revne	r3, r3
   287dc:	ldr	r2, [r4, #332]	; 0x14c
   287e0:	cmp	r2, r3
   287e4:	bls	28850 <strspn@plt+0x25140>
   287e8:	cmp	r8, #0
   287ec:	beq	2874c <strspn@plt+0x2503c>
   287f0:	ldr	r2, [r4, #336]	; 0x150
   287f4:	ldr	r3, [r2, r3, lsl #2]
   287f8:	b	287bc <strspn@plt+0x250ac>
   287fc:	cmp	r8, #0
   28800:	beq	2874c <strspn@plt+0x2503c>
   28804:	ldr	r2, [r4, #244]	; 0xf4
   28808:	ldr	r3, [sp, #12]
   2880c:	ldrb	r2, [r2]
   28810:	ldr	r1, [r3]
   28814:	cmp	r2, #108	; 0x6c
   28818:	ldr	r3, [r3, #4]
   2881c:	moveq	r2, r1
   28820:	revne	r2, r3
   28824:	revne	r3, r1
   28828:	stm	r8, {r2, r3}
   2882c:	b	2874c <strspn@plt+0x2503c>
   28830:	cmp	r8, #0
   28834:	beq	2874c <strspn@plt+0x2503c>
   28838:	ldr	r3, [sp, #12]
   2883c:	ldrb	r3, [r3]
   28840:	adds	r3, r3, #0
   28844:	movne	r3, #1
   28848:	str	r3, [r8]
   2884c:	b	2874c <strspn@plt+0x2503c>
   28850:	mvn	r0, #73	; 0x49
   28854:	b	28364 <strspn@plt+0x24c54>
   28858:	ldr	r0, [pc, #624]	; 28ad0 <strspn@plt+0x253c0>
   2885c:	movw	r2, #3498	; 0xdaa
   28860:	ldr	r1, [pc, #620]	; 28ad4 <strspn@plt+0x253c4>
   28864:	ldr	r3, [pc, #620]	; 28ad8 <strspn@plt+0x253c8>
   28868:	add	r0, pc, r0
   2886c:	add	r1, pc, r1
   28870:	add	r3, pc, r3
   28874:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   28878:	add	r6, sp, #8
   2887c:	mov	r2, #4
   28880:	mov	r3, r2
   28884:	add	sl, sp, #12
   28888:	mov	r1, r6
   2888c:	str	sl, [sp]
   28890:	mov	r0, r4
   28894:	bl	2743c <strspn@plt+0x23d2c>
   28898:	cmp	r0, #0
   2889c:	blt	28364 <strspn@plt+0x24c54>
   288a0:	ldr	r3, [r4, #244]	; 0xf4
   288a4:	ldr	r2, [sp, #12]
   288a8:	ldrb	r3, [r3]
   288ac:	ldr	fp, [r2]
   288b0:	cmp	r3, #108	; 0x6c
   288b4:	revne	fp, fp
   288b8:	mov	r2, #1
   288bc:	str	sl, [sp]
   288c0:	mov	r1, r6
   288c4:	mov	r0, r4
   288c8:	add	r3, fp, r2
   288cc:	bl	2743c <strspn@plt+0x23d2c>
   288d0:	cmp	r0, #0
   288d4:	blt	28364 <strspn@plt+0x24c54>
   288d8:	ldr	r6, [sp, #12]
   288dc:	cmp	r7, #111	; 0x6f
   288e0:	mov	r1, fp
   288e4:	mov	r0, r6
   288e8:	beq	28904 <strspn@plt+0x251f4>
   288ec:	bl	22bb4 <strspn@plt+0x1f4a4>
   288f0:	cmp	r0, #0
   288f4:	beq	28850 <strspn@plt+0x25140>
   288f8:	cmp	r8, #0
   288fc:	strne	r6, [r8]
   28900:	b	285f8 <strspn@plt+0x24ee8>
   28904:	bl	21bf0 <strspn@plt+0x1e4e0>
   28908:	cmp	r0, #0
   2890c:	beq	28850 <strspn@plt+0x25140>
   28910:	mov	r0, r6
   28914:	bl	19d70 <strspn@plt+0x16660>
   28918:	b	288f0 <strspn@plt+0x251e0>
   2891c:	ldr	r3, [r9, #48]	; 0x30
   28920:	cmp	r3, #0
   28924:	beq	28850 <strspn@plt+0x25140>
   28928:	add	r6, sp, #8
   2892c:	str	sl, [sp]
   28930:	mov	r0, r4
   28934:	mov	r2, #1
   28938:	mov	r1, r6
   2893c:	bl	2743c <strspn@plt+0x23d2c>
   28940:	cmp	r0, #0
   28944:	blt	28364 <strspn@plt+0x24c54>
   28948:	cmp	r7, #115	; 0x73
   2894c:	beq	289a8 <strspn@plt+0x25298>
   28950:	cmp	r7, #111	; 0x6f
   28954:	bne	28994 <strspn@plt+0x25284>
   28958:	ldr	r7, [sp, #12]
   2895c:	ldr	r1, [r9, #48]	; 0x30
   28960:	mov	r0, r7
   28964:	sub	r1, r1, #1
   28968:	bl	21bf0 <strspn@plt+0x1e4e0>
   2896c:	cmp	r0, #0
   28970:	beq	28850 <strspn@plt+0x25140>
   28974:	mov	r0, r7
   28978:	bl	19d70 <strspn@plt+0x16660>
   2897c:	cmp	r0, #0
   28980:	beq	28850 <strspn@plt+0x25140>
   28984:	cmp	r8, #0
   28988:	ldrne	r3, [sp, #12]
   2898c:	strne	r3, [r8]
   28990:	b	2874c <strspn@plt+0x2503c>
   28994:	ldr	r1, [r9, #48]	; 0x30
   28998:	ldr	r0, [sp, #12]
   2899c:	sub	r1, r1, #1
   289a0:	bl	22a28 <strspn@plt+0x1f318>
   289a4:	b	2897c <strspn@plt+0x2526c>
   289a8:	ldr	r1, [r9, #48]	; 0x30
   289ac:	ldr	r0, [sp, #12]
   289b0:	sub	r1, r1, #1
   289b4:	bl	22bb4 <strspn@plt+0x1f4a4>
   289b8:	b	2897c <strspn@plt+0x2526c>
   289bc:	bl	314c <__stack_chk_fail@plt>
   289c0:	ldr	r0, [pc, #276]	; 28adc <strspn@plt+0x253cc>
   289c4:	movw	r2, #3395	; 0xd43
   289c8:	ldr	r1, [pc, #272]	; 28ae0 <strspn@plt+0x253d0>
   289cc:	ldr	r3, [pc, #272]	; 28ae4 <strspn@plt+0x253d4>
   289d0:	add	r0, pc, r0
   289d4:	add	r1, pc, r1
   289d8:	add	r3, pc, r3
   289dc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   289e0:	mvn	r0, #21
   289e4:	b	28364 <strspn@plt+0x24c54>
   289e8:	ldr	r0, [pc, #248]	; 28ae8 <strspn@plt+0x253d8>
   289ec:	movw	r2, #3397	; 0xd45
   289f0:	ldr	r1, [pc, #244]	; 28aec <strspn@plt+0x253dc>
   289f4:	ldr	r3, [pc, #244]	; 28af0 <strspn@plt+0x253e0>
   289f8:	add	r0, pc, r0
   289fc:	add	r1, pc, r1
   28a00:	add	r3, pc, r3
   28a04:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   28a08:	mvn	r0, #21
   28a0c:	b	28364 <strspn@plt+0x24c54>
   28a10:	ldr	r0, [pc, #220]	; 28af4 <strspn@plt+0x253e4>
   28a14:	movw	r2, #3396	; 0xd44
   28a18:	ldr	r1, [pc, #216]	; 28af8 <strspn@plt+0x253e8>
   28a1c:	ldr	r3, [pc, #216]	; 28afc <strspn@plt+0x253ec>
   28a20:	add	r0, pc, r0
   28a24:	add	r1, pc, r1
   28a28:	add	r3, pc, r3
   28a2c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   28a30:	mvn	r0, #0
   28a34:	b	28364 <strspn@plt+0x24c54>
   28a38:	ldr	r0, [pc, #192]	; 28b00 <strspn@plt+0x253f0>
   28a3c:	movw	r2, #3557	; 0xde5
   28a40:	ldr	r1, [pc, #188]	; 28b04 <strspn@plt+0x253f4>
   28a44:	ldr	r3, [pc, #188]	; 28b08 <strspn@plt+0x253f8>
   28a48:	add	r0, pc, r0
   28a4c:	add	r1, pc, r1
   28a50:	add	r3, pc, r3
   28a54:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   28a58:	ldr	r0, [pc, #172]	; 28b0c <strspn@plt+0x253fc>
   28a5c:	movw	r2, #3554	; 0xde2
   28a60:	ldr	r1, [pc, #168]	; 28b10 <strspn@plt+0x25400>
   28a64:	ldr	r3, [pc, #168]	; 28b14 <strspn@plt+0x25404>
   28a68:	add	r0, pc, r0
   28a6c:	add	r1, pc, r1
   28a70:	add	r3, pc, r3
   28a74:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   28a78:	ldr	r0, [pc, #152]	; 28b18 <strspn@plt+0x25408>
   28a7c:	movw	r2, #3442	; 0xd72
   28a80:	ldr	r1, [pc, #148]	; 28b1c <strspn@plt+0x2540c>
   28a84:	ldr	r3, [pc, #148]	; 28b20 <strspn@plt+0x25410>
   28a88:	add	r0, pc, r0
   28a8c:	add	r1, pc, r1
   28a90:	add	r3, pc, r3
   28a94:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   28a98:	ldr	r0, [pc, #132]	; 28b24 <strspn@plt+0x25414>
   28a9c:	movw	r2, #3447	; 0xd77
   28aa0:	ldr	r1, [pc, #128]	; 28b28 <strspn@plt+0x25418>
   28aa4:	ldr	r3, [pc, #128]	; 28b2c <strspn@plt+0x2541c>
   28aa8:	add	r0, pc, r0
   28aac:	add	r1, pc, r1
   28ab0:	add	r3, pc, r3
   28ab4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   28ab8:	strdeq	r3, [r4], -r8
   28abc:	andeq	r0, r0, r8, lsr #5
   28ac0:	andeq	r5, r2, r0, ror #31
   28ac4:	andeq	r6, r2, r4, lsr #16
   28ac8:	muleq	r2, r4, r2
   28acc:	andeq	r6, r2, r8, asr #23
   28ad0:	ldrdeq	r6, [r2], -r8
   28ad4:	andeq	r6, r2, r8, asr r1
   28ad8:	andeq	r6, r2, ip, lsl #21
   28adc:	andeq	sl, r2, r8, lsr r9
   28ae0:	strdeq	r5, [r2], -r0
   28ae4:	andeq	r6, r2, r4, lsr #18
   28ae8:	andeq	r6, r2, ip, asr #6
   28aec:	andeq	r5, r2, r8, asr #31
   28af0:	strdeq	r6, [r2], -ip
   28af4:	andeq	r5, r2, r4, rrx
   28af8:	andeq	r5, r2, r0, lsr #31
   28afc:	ldrdeq	r6, [r2], -r4
   28b00:			; <UNDEFINED> instruction: 0x00024db0
   28b04:	andeq	r5, r2, r8, ror pc
   28b08:	andeq	r6, r2, ip, lsr #17
   28b0c:			; <UNDEFINED> instruction: 0x00025fb0
   28b10:	andeq	r5, r2, r8, asr pc
   28b14:	andeq	r6, r2, ip, lsl #17
   28b18:	andeq	r4, r2, r0, ror sp
   28b1c:	andeq	r5, r2, r8, lsr pc
   28b20:	andeq	r6, r2, ip, ror #16
   28b24:	andeq	r5, r2, r0, ror pc
   28b28:	andeq	r5, r2, r8, lsl pc
   28b2c:	andeq	r6, r2, ip, asr #16
   28b30:	push	{r3, r4, r5, lr}
   28b34:	subs	r4, r0, #0
   28b38:	beq	28c10 <strspn@plt+0x25500>
   28b3c:	ldrb	r3, [r4, #240]	; 0xf0
   28b40:	tst	r3, #1
   28b44:	beq	28be8 <strspn@plt+0x254d8>
   28b48:	ldr	r3, [r4, #400]	; 0x190
   28b4c:	cmp	r3, #0
   28b50:	beq	28c38 <strspn@plt+0x25528>
   28b54:	bl	21c28 <strspn@plt+0x1e518>
   28b58:	ldrb	r3, [r0]
   28b5c:	cmp	r3, #97	; 0x61
   28b60:	beq	28c60 <strspn@plt+0x25550>
   28b64:	ldr	r3, [r0, #12]
   28b68:	cmp	r3, #0
   28b6c:	beq	28b80 <strspn@plt+0x25470>
   28b70:	ldr	r2, [r0, #4]
   28b74:	ldrb	r3, [r3, r2]
   28b78:	cmp	r3, #0
   28b7c:	bne	28be0 <strspn@plt+0x254d0>
   28b80:	ldr	r3, [r4, #244]	; 0xf4
   28b84:	ldrb	r3, [r3, #3]
   28b88:	cmp	r3, #2
   28b8c:	beq	28bd0 <strspn@plt+0x254c0>
   28b90:	mov	r0, r4
   28b94:	bl	21cbc <strspn@plt+0x1e5ac>
   28b98:	mov	r0, r4
   28b9c:	bl	21c28 <strspn@plt+0x1e518>
   28ba0:	ldr	r3, [r0, #8]
   28ba4:	mov	r5, r0
   28ba8:	mov	r1, r5
   28bac:	mov	r0, r4
   28bb0:	ldr	r4, [r5, #4]
   28bb4:	add	r2, r0, #320	; 0x140
   28bb8:	str	r3, [r5, #4]
   28bbc:	bl	226c0 <strspn@plt+0x1efb0>
   28bc0:	str	r4, [r5, #4]
   28bc4:	cmp	r0, #0
   28bc8:	movge	r0, #1
   28bcc:	pop	{r3, r4, r5, pc}
   28bd0:	ldr	r3, [r0, #24]
   28bd4:	ldr	r2, [r4, #320]	; 0x140
   28bd8:	cmp	r2, r3
   28bdc:	bcs	28b90 <strspn@plt+0x25480>
   28be0:	mvn	r0, #15
   28be4:	pop	{r3, r4, r5, pc}
   28be8:	ldr	r0, [pc, #172]	; 28c9c <strspn@plt+0x2558c>
   28bec:	movw	r2, #4187	; 0x105b
   28bf0:	ldr	r1, [pc, #168]	; 28ca0 <strspn@plt+0x25590>
   28bf4:	ldr	r3, [pc, #168]	; 28ca4 <strspn@plt+0x25594>
   28bf8:	add	r0, pc, r0
   28bfc:	add	r1, pc, r1
   28c00:	add	r3, pc, r3
   28c04:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   28c08:	mvn	r0, #0
   28c0c:	pop	{r3, r4, r5, pc}
   28c10:	ldr	r0, [pc, #144]	; 28ca8 <strspn@plt+0x25598>
   28c14:	movw	r2, #4186	; 0x105a
   28c18:	ldr	r1, [pc, #140]	; 28cac <strspn@plt+0x2559c>
   28c1c:	ldr	r3, [pc, #140]	; 28cb0 <strspn@plt+0x255a0>
   28c20:	add	r0, pc, r0
   28c24:	add	r1, pc, r1
   28c28:	add	r3, pc, r3
   28c2c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   28c30:	mvn	r0, #21
   28c34:	pop	{r3, r4, r5, pc}
   28c38:	ldr	r0, [pc, #116]	; 28cb4 <strspn@plt+0x255a4>
   28c3c:	movw	r2, #4188	; 0x105c
   28c40:	ldr	r1, [pc, #112]	; 28cb8 <strspn@plt+0x255a8>
   28c44:	ldr	r3, [pc, #112]	; 28cbc <strspn@plt+0x255ac>
   28c48:	add	r0, pc, r0
   28c4c:	add	r1, pc, r1
   28c50:	add	r3, pc, r3
   28c54:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   28c58:	mvn	r0, #5
   28c5c:	pop	{r3, r4, r5, pc}
   28c60:	ldr	r3, [r4, #244]	; 0xf4
   28c64:	ldrb	r2, [r3, #3]
   28c68:	cmp	r2, #2
   28c6c:	beq	28bd0 <strspn@plt+0x254c0>
   28c70:	ldrb	r2, [r3]
   28c74:	ldr	r3, [r0, #28]
   28c78:	cmp	r2, #108	; 0x6c
   28c7c:	ldr	r2, [r3]
   28c80:	revne	r2, r2
   28c84:	ldr	r1, [r0, #20]
   28c88:	ldr	r3, [r4, #320]	; 0x140
   28c8c:	add	r2, r2, r1
   28c90:	cmp	r2, r3
   28c94:	beq	28b90 <strspn@plt+0x25480>
   28c98:	b	28be0 <strspn@plt+0x254d0>
   28c9c:	andeq	r4, r2, ip, lsl #29
   28ca0:	andeq	r5, r2, r8, asr #27
   28ca4:	andeq	r6, r2, r0, lsr #10
   28ca8:	andeq	sl, r2, r8, ror #13
   28cac:	andeq	r5, r2, r0, lsr #27
   28cb0:	strdeq	r6, [r2], -r8
   28cb4:	andeq	r6, r2, ip, ror #3
   28cb8:	andeq	r5, r2, r8, ror sp
   28cbc:	ldrdeq	r6, [r2], -r0
   28cc0:	ldr	r3, [pc, #1032]	; 290d0 <strspn@plt+0x259c0>
   28cc4:	ldr	ip, [pc, #1032]	; 290d4 <strspn@plt+0x259c4>
   28cc8:	add	r3, pc, r3
   28ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28cd0:	subs	r7, r0, #0
   28cd4:	ldr	r4, [r3, ip]
   28cd8:	sub	sp, sp, #36	; 0x24
   28cdc:	mov	r6, r1
   28ce0:	mov	r5, r2
   28ce4:	ldr	r3, [r4]
   28ce8:	str	r3, [sp, #28]
   28cec:	beq	29040 <strspn@plt+0x25930>
   28cf0:	ldrb	r3, [r7, #240]	; 0xf0
   28cf4:	tst	r3, #1
   28cf8:	beq	29068 <strspn@plt+0x25958>
   28cfc:	bl	21d88 <strspn@plt+0x1e678>
   28d00:	cmp	r0, #0
   28d04:	beq	28d3c <strspn@plt+0x2562c>
   28d08:	cmp	r6, #0
   28d0c:	movne	r3, #0
   28d10:	strbne	r3, [r6]
   28d14:	cmp	r5, #0
   28d18:	beq	28e20 <strspn@plt+0x25710>
   28d1c:	mov	r0, #0
   28d20:	str	r0, [r5]
   28d24:	ldr	r2, [sp, #28]
   28d28:	ldr	r3, [r4]
   28d2c:	cmp	r2, r3
   28d30:	bne	2903c <strspn@plt+0x2592c>
   28d34:	add	sp, sp, #36	; 0x24
   28d38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28d3c:	mov	r0, r7
   28d40:	ldr	r1, [r7, #320]	; 0x140
   28d44:	bl	21fe8 <strspn@plt+0x1e8d8>
   28d48:	subs	r9, r0, #0
   28d4c:	bne	28d08 <strspn@plt+0x255f8>
   28d50:	mov	r0, r7
   28d54:	bl	21c28 <strspn@plt+0x1e518>
   28d58:	ldr	r2, [r0, #4]
   28d5c:	mov	r8, r0
   28d60:	ldr	fp, [r0, #12]
   28d64:	add	r3, fp, r2
   28d68:	str	r3, [sp, #12]
   28d6c:	ldrb	sl, [fp, r2]
   28d70:	str	r2, [sp, #8]
   28d74:	mov	r0, sl
   28d78:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   28d7c:	ldr	r2, [sp, #8]
   28d80:	cmp	r0, #0
   28d84:	bne	28e28 <strspn@plt+0x25718>
   28d88:	cmp	sl, #97	; 0x61
   28d8c:	beq	28f3c <strspn@plt+0x2582c>
   28d90:	cmp	sl, #40	; 0x28
   28d94:	cmpne	sl, #123	; 0x7b
   28d98:	bne	28e50 <strspn@plt+0x25740>
   28d9c:	cmp	r5, #0
   28da0:	beq	28df4 <strspn@plt+0x256e4>
   28da4:	ldr	r0, [sp, #12]
   28da8:	add	r1, sp, #24
   28dac:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   28db0:	cmp	r0, #0
   28db4:	blt	28d24 <strspn@plt+0x25614>
   28db8:	ldr	r1, [sp, #24]
   28dbc:	cmp	r1, #1
   28dc0:	bls	290b0 <strspn@plt+0x259a0>
   28dc4:	ldr	r3, [r8, #4]
   28dc8:	sub	r1, r1, #2
   28dcc:	ldr	r0, [r8, #12]
   28dd0:	add	r3, r3, #1
   28dd4:	add	r0, r0, r3
   28dd8:	bl	31ac <__strndup@plt>
   28ddc:	subs	r7, r0, #0
   28de0:	beq	2902c <strspn@plt+0x2591c>
   28de4:	ldr	r0, [r8, #52]	; 0x34
   28de8:	bl	3080 <free@plt>
   28dec:	str	r7, [r8, #52]	; 0x34
   28df0:	str	r7, [r5]
   28df4:	cmp	r6, #0
   28df8:	beq	28fa8 <strspn@plt+0x25898>
   28dfc:	ldr	r2, [r8, #12]
   28e00:	mov	r0, #1
   28e04:	ldr	r3, [r8, #4]
   28e08:	ldrb	r3, [r2, r3]
   28e0c:	cmp	r3, #40	; 0x28
   28e10:	movne	r3, #101	; 0x65
   28e14:	moveq	r3, #114	; 0x72
   28e18:	strb	r3, [r6]
   28e1c:	b	28d24 <strspn@plt+0x25614>
   28e20:	mov	r0, r5
   28e24:	b	28d24 <strspn@plt+0x25614>
   28e28:	cmp	r5, #0
   28e2c:	strne	r9, [r5]
   28e30:	cmp	r6, #0
   28e34:	beq	28fa8 <strspn@plt+0x25898>
   28e38:	ldr	r2, [r8, #12]
   28e3c:	mov	r0, #1
   28e40:	ldr	r3, [r8, #4]
   28e44:	ldrb	r3, [r2, r3]
   28e48:	strb	r3, [r6]
   28e4c:	b	28d24 <strspn@plt+0x25614>
   28e50:	cmp	sl, #118	; 0x76
   28e54:	bne	29034 <strspn@plt+0x25924>
   28e58:	cmp	r5, #0
   28e5c:	beq	28f24 <strspn@plt+0x25814>
   28e60:	ldr	r3, [r7, #244]	; 0xf4
   28e64:	ldrb	r3, [r3, #3]
   28e68:	cmp	r3, #2
   28e6c:	bne	28fb0 <strspn@plt+0x258a0>
   28e70:	ldr	ip, [r8, #48]	; 0x30
   28e74:	cmp	ip, #1
   28e78:	bls	29024 <strspn@plt+0x25914>
   28e7c:	add	fp, sp, #24
   28e80:	add	sl, sp, #20
   28e84:	mov	r9, #2
   28e88:	b	28e9c <strspn@plt+0x2578c>
   28e8c:	ldr	ip, [r8, #48]	; 0x30
   28e90:	add	r9, r9, #1
   28e94:	cmp	ip, r9
   28e98:	bcc	29024 <strspn@plt+0x25914>
   28e9c:	ldr	lr, [r7, #320]	; 0x140
   28ea0:	mov	r0, r7
   28ea4:	str	sl, [sp]
   28ea8:	mov	r1, fp
   28eac:	rsb	lr, r9, lr
   28eb0:	mov	r2, #1
   28eb4:	mov	r3, r9
   28eb8:	add	ip, lr, ip
   28ebc:	str	ip, [sp, #24]
   28ec0:	bl	2743c <strspn@plt+0x23d2c>
   28ec4:	cmp	r0, #0
   28ec8:	blt	28d24 <strspn@plt+0x25614>
   28ecc:	ldr	r3, [sp, #20]
   28ed0:	ldrb	r3, [r3]
   28ed4:	cmp	r3, #0
   28ed8:	bne	28e8c <strspn@plt+0x2577c>
   28edc:	ldr	r3, [r8, #48]	; 0x30
   28ee0:	cmp	r9, r3
   28ee4:	bhi	29024 <strspn@plt+0x25914>
   28ee8:	ldr	r0, [r8, #52]	; 0x34
   28eec:	bl	3080 <free@plt>
   28ef0:	ldr	r0, [sp, #20]
   28ef4:	sub	r1, r9, #1
   28ef8:	add	r0, r0, #1
   28efc:	bl	31ac <__strndup@plt>
   28f00:	cmp	r0, #0
   28f04:	str	r0, [r8, #52]	; 0x34
   28f08:	beq	2902c <strspn@plt+0x2591c>
   28f0c:	mov	r1, #1
   28f10:	bl	2f1dc <sd_bus_creds_has_bounding_cap@@Base+0x18b4>
   28f14:	cmp	r0, #0
   28f18:	ldrne	r3, [r8, #52]	; 0x34
   28f1c:	strne	r3, [r5]
   28f20:	beq	29024 <strspn@plt+0x25914>
   28f24:	cmp	r6, #0
   28f28:	beq	28fa8 <strspn@plt+0x25898>
   28f2c:	mov	r3, #118	; 0x76
   28f30:	mov	r0, #1
   28f34:	strb	r3, [r6]
   28f38:	b	28d24 <strspn@plt+0x25614>
   28f3c:	cmp	r5, #0
   28f40:	beq	28f94 <strspn@plt+0x25884>
   28f44:	add	r0, r2, #1
   28f48:	add	r1, sp, #24
   28f4c:	add	r0, fp, r0
   28f50:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   28f54:	cmp	r0, #0
   28f58:	blt	28d24 <strspn@plt+0x25614>
   28f5c:	ldr	r1, [sp, #24]
   28f60:	cmp	r1, #0
   28f64:	beq	29090 <strspn@plt+0x25980>
   28f68:	ldr	r3, [r8, #4]
   28f6c:	ldr	r0, [r8, #12]
   28f70:	add	r3, r3, #1
   28f74:	add	r0, r0, r3
   28f78:	bl	31ac <__strndup@plt>
   28f7c:	subs	r7, r0, #0
   28f80:	beq	2902c <strspn@plt+0x2591c>
   28f84:	ldr	r0, [r8, #52]	; 0x34
   28f88:	bl	3080 <free@plt>
   28f8c:	str	r7, [r8, #52]	; 0x34
   28f90:	str	r7, [r5]
   28f94:	cmp	r6, #0
   28f98:	movne	r3, #97	; 0x61
   28f9c:	movne	r0, #1
   28fa0:	strbne	r3, [r6]
   28fa4:	bne	28d24 <strspn@plt+0x25614>
   28fa8:	mov	r0, #1
   28fac:	b	28d24 <strspn@plt+0x25614>
   28fb0:	ldr	r1, [r7, #320]	; 0x140
   28fb4:	add	r8, sp, #32
   28fb8:	mov	r2, #1
   28fbc:	add	r9, sp, #20
   28fc0:	mov	r3, r2
   28fc4:	str	r9, [sp]
   28fc8:	mov	r0, r7
   28fcc:	str	r1, [r8, #-8]!
   28fd0:	mov	r1, r8
   28fd4:	bl	2743c <strspn@plt+0x23d2c>
   28fd8:	cmp	r0, #0
   28fdc:	blt	28d24 <strspn@plt+0x25614>
   28fe0:	ldr	r3, [sp, #20]
   28fe4:	mov	r0, r7
   28fe8:	mov	r2, #1
   28fec:	mov	r1, r8
   28ff0:	ldrb	r7, [r3]
   28ff4:	str	r9, [sp]
   28ff8:	add	r3, r7, r2
   28ffc:	bl	2743c <strspn@plt+0x23d2c>
   29000:	cmp	r0, #0
   29004:	blt	28d24 <strspn@plt+0x25614>
   29008:	mov	r1, r7
   2900c:	ldr	r0, [sp, #20]
   29010:	bl	22a28 <strspn@plt+0x1f318>
   29014:	cmp	r0, #0
   29018:	ldrne	r3, [sp, #20]
   2901c:	strne	r3, [r5]
   29020:	bne	28f24 <strspn@plt+0x25814>
   29024:	mvn	r0, #73	; 0x49
   29028:	b	28d24 <strspn@plt+0x25614>
   2902c:	mvn	r0, #11
   29030:	b	28d24 <strspn@plt+0x25614>
   29034:	mvn	r0, #21
   29038:	b	28d24 <strspn@plt+0x25614>
   2903c:	bl	314c <__stack_chk_fail@plt>
   29040:	ldr	r0, [pc, #144]	; 290d8 <strspn@plt+0x259c8>
   29044:	movw	r2, #4246	; 0x1096
   29048:	ldr	r1, [pc, #140]	; 290dc <strspn@plt+0x259cc>
   2904c:	ldr	r3, [pc, #140]	; 290e0 <strspn@plt+0x259d0>
   29050:	add	r0, pc, r0
   29054:	add	r1, pc, r1
   29058:	add	r3, pc, r3
   2905c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   29060:	mvn	r0, #21
   29064:	b	28d24 <strspn@plt+0x25614>
   29068:	ldr	r0, [pc, #116]	; 290e4 <strspn@plt+0x259d4>
   2906c:	movw	r2, #4247	; 0x1097
   29070:	ldr	r1, [pc, #112]	; 290e8 <strspn@plt+0x259d8>
   29074:	ldr	r3, [pc, #112]	; 290ec <strspn@plt+0x259dc>
   29078:	add	r0, pc, r0
   2907c:	add	r1, pc, r1
   29080:	add	r3, pc, r3
   29084:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   29088:	mvn	r0, #0
   2908c:	b	28d24 <strspn@plt+0x25614>
   29090:	ldr	r0, [pc, #88]	; 290f0 <strspn@plt+0x259e0>
   29094:	movw	r2, #4275	; 0x10b3
   29098:	ldr	r1, [pc, #84]	; 290f4 <strspn@plt+0x259e4>
   2909c:	ldr	r3, [pc, #84]	; 290f8 <strspn@plt+0x259e8>
   290a0:	add	r0, pc, r0
   290a4:	add	r1, pc, r1
   290a8:	add	r3, pc, r3
   290ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   290b0:	ldr	r0, [pc, #68]	; 290fc <strspn@plt+0x259ec>
   290b4:	movw	r2, #4302	; 0x10ce
   290b8:	ldr	r1, [pc, #64]	; 29100 <strspn@plt+0x259f0>
   290bc:	ldr	r3, [pc, #64]	; 29104 <strspn@plt+0x259f4>
   290c0:	add	r0, pc, r0
   290c4:	add	r1, pc, r1
   290c8:	add	r3, pc, r3
   290cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   290d0:	andeq	r3, r4, r0, lsr r0
   290d4:	andeq	r0, r0, r8, lsr #5
   290d8:			; <UNDEFINED> instruction: 0x0002a2b8
   290dc:	andeq	r5, r2, r0, ror r9
   290e0:	andeq	r6, r2, r4, lsr #2
   290e4:	andeq	r4, r2, ip, lsl #20
   290e8:	andeq	r5, r2, r8, asr #18
   290ec:	strdeq	r6, [r2], -ip
   290f0:	andeq	r5, r2, r8, lsl #21
   290f4:	andeq	r5, r2, r0, lsr #18
   290f8:	ldrdeq	r6, [r2], -r4
   290fc:	andeq	r5, r2, r0, ror sl
   29100:	andeq	r5, r2, r0, lsl #18
   29104:	strheq	r6, [r2], -r4
   29108:	ldr	r3, [pc, #2624]	; 29b50 <strspn@plt+0x26440>
   2910c:	ldr	ip, [pc, #2624]	; 29b54 <strspn@plt+0x26444>
   29110:	add	r3, pc, r3
   29114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29118:	mov	r5, r2
   2911c:	mov	r2, r3
   29120:	sub	sp, sp, #60	; 0x3c
   29124:	ldr	r7, [r2, ip]
   29128:	subs	r4, r0, #0
   2912c:	mov	r3, #0
   29130:	mov	r6, r1
   29134:	str	r3, [sp, #28]
   29138:	ldr	r2, [r7]
   2913c:	str	r3, [sp, #32]
   29140:	str	r3, [sp, #36]	; 0x24
   29144:	str	r2, [sp, #52]	; 0x34
   29148:	beq	299a4 <strspn@plt+0x26294>
   2914c:	ldrb	r3, [r4, #240]	; 0xf0
   29150:	tst	r3, #1
   29154:	beq	2997c <strspn@plt+0x2626c>
   29158:	rsbs	r3, r1, #1
   2915c:	movcc	r3, #0
   29160:	adds	r8, r5, #0
   29164:	movne	r8, #1
   29168:	tst	r3, r8
   2916c:	bne	299cc <strspn@plt+0x262bc>
   29170:	cmp	r5, #0
   29174:	orreq	r3, r3, #1
   29178:	cmp	r3, #0
   2917c:	bne	29258 <strspn@plt+0x25b48>
   29180:	ldr	r2, [r4, #400]	; 0x190
   29184:	cmp	r2, #127	; 0x7f
   29188:	bhi	292b8 <strspn@plt+0x25ba8>
   2918c:	add	r2, r2, #1
   29190:	add	r0, r4, #396	; 0x18c
   29194:	add	r1, r4, #404	; 0x194
   29198:	mov	r3, #56	; 0x38
   2919c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   291a0:	cmp	r0, #0
   291a4:	beq	296a8 <strspn@plt+0x25f98>
   291a8:	mov	r0, r4
   291ac:	bl	21d88 <strspn@plt+0x1e678>
   291b0:	subs	sl, r0, #0
   291b4:	bne	292b0 <strspn@plt+0x25ba0>
   291b8:	mov	r0, r4
   291bc:	ldr	r1, [r4, #320]	; 0x140
   291c0:	bl	21fe8 <strspn@plt+0x1e8d8>
   291c4:	subs	fp, r0, #0
   291c8:	movne	r0, sl
   291cc:	beq	291e8 <strspn@plt+0x25ad8>
   291d0:	ldr	r2, [sp, #52]	; 0x34
   291d4:	ldr	r3, [r7]
   291d8:	cmp	r2, r3
   291dc:	bne	29970 <strspn@plt+0x26260>
   291e0:	add	sp, sp, #60	; 0x3c
   291e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   291e8:	mov	r0, r4
   291ec:	bl	21c28 <strspn@plt+0x1e518>
   291f0:	mov	r9, r0
   291f4:	mov	r0, r5
   291f8:	bl	341c <__strdup@plt>
   291fc:	subs	r8, r0, #0
   29200:	beq	296a8 <strspn@plt+0x25f98>
   29204:	ldr	r3, [r9, #4]
   29208:	cmp	r6, #97	; 0x61
   2920c:	str	r3, [r9, #8]
   29210:	ldr	r0, [r4, #320]	; 0x140
   29214:	str	r0, [sp, #16]
   29218:	beq	293c0 <strspn@plt+0x25cb0>
   2921c:	cmp	r6, #118	; 0x76
   29220:	beq	292c0 <strspn@plt+0x25bb0>
   29224:	cmp	r6, #114	; 0x72
   29228:	beq	294f8 <strspn@plt+0x25de8>
   2922c:	cmp	r6, #101	; 0x65
   29230:	beq	295f0 <strspn@plt+0x25ee0>
   29234:	mvn	r2, #21
   29238:	mov	r0, r8
   2923c:	str	r2, [sp, #12]
   29240:	bl	3080 <free@plt>
   29244:	ldr	r0, [sp, #28]
   29248:	bl	3080 <free@plt>
   2924c:	ldr	r2, [sp, #12]
   29250:	mov	r0, r2
   29254:	b	291d0 <strspn@plt+0x25ac0>
   29258:	add	r1, sp, #44	; 0x2c
   2925c:	add	r2, sp, #48	; 0x30
   29260:	bl	28cc0 <strspn@plt+0x255b0>
   29264:	cmp	r0, #0
   29268:	blt	291d0 <strspn@plt+0x25ac0>
   2926c:	cmp	r6, #0
   29270:	bne	292a4 <strspn@plt+0x25b94>
   29274:	cmp	r8, #0
   29278:	ldreq	r5, [sp, #48]	; 0x30
   2927c:	beq	2929c <strspn@plt+0x25b8c>
   29280:	ldr	r6, [sp, #48]	; 0x30
   29284:	mov	r0, r5
   29288:	mov	r1, r6
   2928c:	bl	2fc0 <strcmp@plt>
   29290:	cmp	r0, #0
   29294:	bne	292b0 <strspn@plt+0x25ba0>
   29298:	mov	r5, r6
   2929c:	ldrb	r6, [sp, #44]	; 0x2c
   292a0:	b	29180 <strspn@plt+0x25a70>
   292a4:	ldrb	r3, [sp, #44]	; 0x2c
   292a8:	cmp	r3, r6
   292ac:	beq	29274 <strspn@plt+0x25b64>
   292b0:	mvn	r0, #5
   292b4:	b	291d0 <strspn@plt+0x25ac0>
   292b8:	mvn	r0, #73	; 0x49
   292bc:	b	291d0 <strspn@plt+0x25ac0>
   292c0:	cmp	r5, #0
   292c4:	beq	29a54 <strspn@plt+0x26344>
   292c8:	mov	r1, fp
   292cc:	mov	r0, r5
   292d0:	bl	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   292d4:	cmp	r0, #0
   292d8:	beq	2982c <strspn@plt+0x2611c>
   292dc:	ldrb	r3, [r5]
   292e0:	cmp	r3, #123	; 0x7b
   292e4:	beq	2982c <strspn@plt+0x2611c>
   292e8:	ldr	r3, [r9, #12]
   292ec:	cmp	r3, #0
   292f0:	beq	296a0 <strspn@plt+0x25f90>
   292f4:	ldr	r2, [r9, #4]
   292f8:	ldrb	r3, [r3, r2]
   292fc:	cmp	r3, #118	; 0x76
   29300:	bne	296a0 <strspn@plt+0x25f90>
   29304:	ldr	sl, [r4, #320]	; 0x140
   29308:	ldr	r3, [r4, #244]	; 0xf4
   2930c:	str	sl, [sp, #40]	; 0x28
   29310:	ldrb	r3, [r3, #3]
   29314:	cmp	r3, #2
   29318:	bne	296d0 <strspn@plt+0x25fc0>
   2931c:	mov	r0, r5
   29320:	bl	33a4 <strlen@plt>
   29324:	ldr	r2, [r9, #48]	; 0x30
   29328:	add	r3, r0, #1
   2932c:	mov	fp, r0
   29330:	cmp	r3, r2
   29334:	bls	297c0 <strspn@plt+0x260b0>
   29338:	mvn	r2, #73	; 0x49
   2933c:	mov	sl, #0
   29340:	cmp	r2, #0
   29344:	ble	29238 <strspn@plt+0x25b28>
   29348:	ldr	r3, [r4, #400]	; 0x190
   2934c:	mov	r0, #1
   29350:	ldr	r5, [r4, #396]	; 0x18c
   29354:	mov	r2, #0
   29358:	add	r1, r3, r0
   2935c:	str	r1, [r4, #400]	; 0x190
   29360:	rsb	r3, r3, r3, lsl #3
   29364:	lsl	r1, r3, #3
   29368:	add	r3, r5, r1
   2936c:	strb	r6, [r5, r1]
   29370:	ldr	r1, [sp, #16]
   29374:	str	r8, [r3, #12]
   29378:	str	r2, [r3, #52]	; 0x34
   2937c:	str	r1, [r3, #16]
   29380:	str	r2, [r3, #4]
   29384:	ldr	r8, [r4, #320]	; 0x140
   29388:	ldr	r6, [sp, #36]	; 0x24
   2938c:	ldr	r5, [sp, #28]
   29390:	ldr	r1, [sp, #32]
   29394:	str	r8, [r3, #20]
   29398:	ldr	r8, [r9, #48]	; 0x30
   2939c:	ldr	ip, [r4, #320]	; 0x140
   293a0:	str	sl, [r3, #28]
   293a4:	add	ip, r8, ip
   293a8:	str	r2, [r3, #44]	; 0x2c
   293ac:	str	ip, [r3, #24]
   293b0:	str	r6, [r3, #48]	; 0x30
   293b4:	str	r5, [r3, #32]
   293b8:	str	r1, [r3, #36]	; 0x24
   293bc:	b	291d0 <strspn@plt+0x25ac0>
   293c0:	cmp	r5, #0
   293c4:	beq	29a14 <strspn@plt+0x26304>
   293c8:	mov	r0, r5
   293cc:	mov	r1, #1
   293d0:	bl	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   293d4:	cmp	r0, #0
   293d8:	beq	29234 <strspn@plt+0x25b24>
   293dc:	ldr	r3, [r9, #12]
   293e0:	cmp	r3, #0
   293e4:	beq	297b0 <strspn@plt+0x260a0>
   293e8:	ldr	sl, [r9, #4]
   293ec:	ldrb	r2, [r3, sl]
   293f0:	cmp	r2, #97	; 0x61
   293f4:	bne	297b0 <strspn@plt+0x260a0>
   293f8:	add	sl, sl, #1
   293fc:	mov	r0, r5
   29400:	add	sl, r3, sl
   29404:	bl	33a4 <strlen@plt>
   29408:	mov	r1, r5
   2940c:	mov	fp, r0
   29410:	mov	r0, sl
   29414:	mov	r2, fp
   29418:	bl	36bc <strncmp@plt>
   2941c:	cmp	r0, #0
   29420:	str	r0, [sp, #20]
   29424:	bne	297b0 <strspn@plt+0x260a0>
   29428:	add	r3, sl, fp
   2942c:	cmp	r3, #0
   29430:	beq	297b0 <strspn@plt+0x260a0>
   29434:	ldr	r3, [r4, #320]	; 0x140
   29438:	ldr	r2, [r4, #244]	; 0xf4
   2943c:	str	r3, [sp, #40]	; 0x28
   29440:	ldrb	r2, [r2, #3]
   29444:	cmp	r2, #2
   29448:	beq	296b0 <strspn@plt+0x25fa0>
   2944c:	add	sl, sp, #40	; 0x28
   29450:	mov	r2, #4
   29454:	mov	r3, r2
   29458:	add	r0, sp, #44	; 0x2c
   2945c:	mov	r1, sl
   29460:	str	r0, [sp]
   29464:	mov	r0, r4
   29468:	bl	2743c <strspn@plt+0x23d2c>
   2946c:	subs	r2, r0, #0
   29470:	blt	29834 <strspn@plt+0x26124>
   29474:	ldr	r2, [r4, #244]	; 0xf4
   29478:	ldr	r3, [sp, #44]	; 0x2c
   2947c:	ldrb	r2, [r2]
   29480:	ldr	r3, [r3]
   29484:	cmp	r2, #108	; 0x6c
   29488:	revne	r3, r3
   2948c:	cmp	r3, #67108864	; 0x4000000
   29490:	bhi	29974 <strspn@plt+0x26264>
   29494:	ldrb	r0, [r5]
   29498:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   2949c:	subs	r2, r0, #0
   294a0:	blt	2933c <strspn@plt+0x25c2c>
   294a4:	mov	fp, #0
   294a8:	mov	r1, sl
   294ac:	str	fp, [sp]
   294b0:	mov	r3, fp
   294b4:	mov	r0, r4
   294b8:	bl	2743c <strspn@plt+0x23d2c>
   294bc:	subs	r2, r0, #0
   294c0:	blt	29968 <strspn@plt+0x26258>
   294c4:	ldr	sl, [sp, #44]	; 0x2c
   294c8:	ldr	r3, [sp, #40]	; 0x28
   294cc:	str	r3, [r4, #320]	; 0x140
   294d0:	ldrb	r3, [r9]
   294d4:	cmp	r3, #97	; 0x61
   294d8:	beq	29348 <strspn@plt+0x25c38>
   294dc:	mov	r0, r5
   294e0:	bl	33a4 <strlen@plt>
   294e4:	ldr	r3, [r9, #4]
   294e8:	add	r3, r3, #1
   294ec:	add	r0, r3, r0
   294f0:	str	r0, [r9, #4]
   294f4:	b	29348 <strspn@plt+0x25c38>
   294f8:	cmp	r5, #0
   294fc:	beq	299f4 <strspn@plt+0x262e4>
   29500:	mov	r1, fp
   29504:	mov	r0, r5
   29508:	bl	2f1dc <sd_bus_creds_has_bounding_cap@@Base+0x18b4>
   2950c:	cmp	r0, #0
   29510:	beq	2982c <strspn@plt+0x2611c>
   29514:	ldr	sl, [r9, #12]
   29518:	cmp	sl, #0
   2951c:	beq	296a0 <strspn@plt+0x25f90>
   29520:	ldr	r2, [r9, #4]
   29524:	ldrb	r3, [sl, r2]
   29528:	cmp	r3, #0
   2952c:	beq	296a0 <strspn@plt+0x25f90>
   29530:	mov	r0, r5
   29534:	str	r2, [sp, #12]
   29538:	str	r3, [sp, #8]
   2953c:	bl	33a4 <strlen@plt>
   29540:	ldr	r3, [sp, #8]
   29544:	ldr	r2, [sp, #12]
   29548:	cmp	r3, #40	; 0x28
   2954c:	mov	fp, r0
   29550:	bne	296a0 <strspn@plt+0x25f90>
   29554:	add	ip, r2, #1
   29558:	mov	r1, r5
   2955c:	add	r3, sl, ip
   29560:	mov	r2, r0
   29564:	str	r3, [sp, #8]
   29568:	mov	r0, r3
   2956c:	str	ip, [sp, #12]
   29570:	bl	36bc <strncmp@plt>
   29574:	ldr	r3, [sp, #8]
   29578:	ldr	ip, [sp, #12]
   2957c:	cmp	r0, #0
   29580:	bne	296a0 <strspn@plt+0x25f90>
   29584:	add	r3, r3, fp
   29588:	cmp	r3, #0
   2958c:	beq	296a0 <strspn@plt+0x25f90>
   29590:	add	sl, sl, fp
   29594:	ldrb	r3, [sl, ip]
   29598:	cmp	r3, #41	; 0x29
   2959c:	bne	296a0 <strspn@plt+0x25f90>
   295a0:	mov	r2, r5
   295a4:	add	r3, sp, #28
   295a8:	mov	r0, r4
   295ac:	str	r3, [sp]
   295b0:	mov	r1, r9
   295b4:	add	r3, sp, #32
   295b8:	str	r3, [sp, #4]
   295bc:	add	r3, sp, #36	; 0x24
   295c0:	bl	27b6c <strspn@plt+0x2445c>
   295c4:	subs	r2, r0, #0
   295c8:	blt	2933c <strspn@plt+0x25c2c>
   295cc:	ldrb	r3, [r9]
   295d0:	cmp	r3, #97	; 0x61
   295d4:	beq	297b8 <strspn@plt+0x260a8>
   295d8:	ldr	r3, [r9, #4]
   295dc:	mov	r2, #1
   295e0:	add	r3, r3, #2
   295e4:	add	fp, r3, fp
   295e8:	str	fp, [r9, #4]
   295ec:	b	2933c <strspn@plt+0x25c2c>
   295f0:	cmp	r5, #0
   295f4:	beq	29a34 <strspn@plt+0x26324>
   295f8:	mov	r0, r5
   295fc:	bl	2f1a8 <sd_bus_creds_has_bounding_cap@@Base+0x1880>
   29600:	cmp	r0, #0
   29604:	beq	2982c <strspn@plt+0x2611c>
   29608:	ldrb	r3, [r9]
   2960c:	cmp	r3, #97	; 0x61
   29610:	bne	296a0 <strspn@plt+0x25f90>
   29614:	ldr	sl, [r9, #12]
   29618:	cmp	sl, #0
   2961c:	beq	29958 <strspn@plt+0x26248>
   29620:	ldr	r3, [r9, #4]
   29624:	ldrb	r2, [sl, r3]
   29628:	cmp	r2, #0
   2962c:	beq	2933c <strspn@plt+0x25c2c>
   29630:	mov	r0, r5
   29634:	str	r2, [sp, #12]
   29638:	str	r3, [sp, #8]
   2963c:	bl	33a4 <strlen@plt>
   29640:	ldr	r2, [sp, #12]
   29644:	ldr	r3, [sp, #8]
   29648:	cmp	r2, #123	; 0x7b
   2964c:	mov	fp, r0
   29650:	bne	296a0 <strspn@plt+0x25f90>
   29654:	add	ip, r3, #1
   29658:	mov	r2, r0
   2965c:	add	r3, sl, ip
   29660:	mov	r1, r5
   29664:	str	r3, [sp, #8]
   29668:	mov	r0, r3
   2966c:	str	ip, [sp, #12]
   29670:	bl	36bc <strncmp@plt>
   29674:	ldr	r3, [sp, #8]
   29678:	ldr	ip, [sp, #12]
   2967c:	cmp	r0, #0
   29680:	bne	296a0 <strspn@plt+0x25f90>
   29684:	add	r3, r3, fp
   29688:	cmp	r3, #0
   2968c:	beq	296a0 <strspn@plt+0x25f90>
   29690:	add	sl, sl, fp
   29694:	ldrb	r3, [sl, ip]
   29698:	cmp	r3, #125	; 0x7d
   2969c:	beq	295a0 <strspn@plt+0x25e90>
   296a0:	mvn	r2, #5
   296a4:	b	2933c <strspn@plt+0x25c2c>
   296a8:	mvn	r0, #11
   296ac:	b	291d0 <strspn@plt+0x25ac0>
   296b0:	ldr	r2, [r9, #48]	; 0x30
   296b4:	cmp	r2, #0
   296b8:	bne	29770 <strspn@plt+0x26060>
   296bc:	str	r2, [sp, #36]	; 0x24
   296c0:	mov	sl, r2
   296c4:	str	r2, [sp, #28]
   296c8:	str	r2, [sp, #32]
   296cc:	b	294cc <strspn@plt+0x25dbc>
   296d0:	add	sl, sp, #40	; 0x28
   296d4:	mov	r2, #1
   296d8:	mov	r3, r2
   296dc:	add	fp, sp, #44	; 0x2c
   296e0:	mov	r1, sl
   296e4:	str	fp, [sp]
   296e8:	mov	r0, r4
   296ec:	bl	2743c <strspn@plt+0x23d2c>
   296f0:	subs	r2, r0, #0
   296f4:	blt	2933c <strspn@plt+0x25c2c>
   296f8:	ldr	r3, [sp, #44]	; 0x2c
   296fc:	mov	r1, sl
   29700:	mov	r2, #1
   29704:	mov	r0, r4
   29708:	ldrb	sl, [r3]
   2970c:	str	fp, [sp]
   29710:	add	r3, sl, r2
   29714:	bl	2743c <strspn@plt+0x23d2c>
   29718:	subs	r2, r0, #0
   2971c:	blt	2933c <strspn@plt+0x25c2c>
   29720:	mov	r1, sl
   29724:	ldr	r0, [sp, #44]	; 0x2c
   29728:	bl	22a28 <strspn@plt+0x1f318>
   2972c:	cmp	r0, #0
   29730:	beq	29338 <strspn@plt+0x25c28>
   29734:	mov	r1, r5
   29738:	ldr	r0, [sp, #44]	; 0x2c
   2973c:	bl	2fc0 <strcmp@plt>
   29740:	cmp	r0, #0
   29744:	bne	296a0 <strspn@plt+0x25f90>
   29748:	ldr	r3, [sp, #40]	; 0x28
   2974c:	str	r3, [r4, #320]	; 0x140
   29750:	ldrb	r3, [r9]
   29754:	cmp	r3, #97	; 0x61
   29758:	beq	297b8 <strspn@plt+0x260a8>
   2975c:	ldr	r3, [r9, #4]
   29760:	mov	r2, #1
   29764:	add	r3, r3, r2
   29768:	str	r3, [r9, #4]
   2976c:	b	2933c <strspn@plt+0x25c2c>
   29770:	mov	r0, r5
   29774:	str	r2, [sp, #12]
   29778:	str	r3, [sp, #8]
   2977c:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   29780:	ldr	r2, [sp, #12]
   29784:	subs	r1, r0, #0
   29788:	beq	2983c <strspn@plt+0x2612c>
   2978c:	mov	r0, r5
   29790:	ldr	sl, [sp, #20]
   29794:	bl	347a8 <sd_bus_creds_has_bounding_cap@@Base+0x6e80>
   29798:	ldr	r1, [sp, #20]
   2979c:	ldr	r3, [sp, #8]
   297a0:	str	r1, [sp, #28]
   297a4:	str	r1, [sp, #32]
   297a8:	str	r0, [sp, #36]	; 0x24
   297ac:	b	294cc <strspn@plt+0x25dbc>
   297b0:	mvn	r2, #5
   297b4:	b	29238 <strspn@plt+0x25b28>
   297b8:	mov	r2, #1
   297bc:	b	2933c <strspn@plt+0x25c2c>
   297c0:	add	r1, sp, #56	; 0x38
   297c4:	add	r2, sl, r2
   297c8:	sub	r2, r2, #1
   297cc:	rsb	r2, r0, r2
   297d0:	mov	r0, r4
   297d4:	str	r2, [r1, #-8]!
   297d8:	add	r2, sp, #44	; 0x2c
   297dc:	str	r2, [sp]
   297e0:	mov	r2, #1
   297e4:	bl	2743c <strspn@plt+0x23d2c>
   297e8:	cmp	r0, #0
   297ec:	blt	29960 <strspn@plt+0x26250>
   297f0:	ldr	r0, [sp, #44]	; 0x2c
   297f4:	ldrb	r3, [r0]
   297f8:	cmp	r3, #0
   297fc:	bne	29338 <strspn@plt+0x25c28>
   29800:	add	r0, r0, #1
   29804:	mov	r1, r5
   29808:	mov	r2, fp
   2980c:	bl	3134 <memcmp@plt>
   29810:	cmp	r0, #0
   29814:	bne	296a0 <strspn@plt+0x25f90>
   29818:	ldr	r3, [r9, #48]	; 0x30
   2981c:	sub	r3, r3, #1
   29820:	rsb	fp, fp, r3
   29824:	str	fp, [sp, #36]	; 0x24
   29828:	b	29748 <strspn@plt+0x26038>
   2982c:	mvn	r2, #21
   29830:	b	2933c <strspn@plt+0x25c2c>
   29834:	ldr	sl, [sp, #20]
   29838:	b	29340 <strspn@plt+0x25c30>
   2983c:	mov	r0, r2
   29840:	add	fp, sp, #56	; 0x38
   29844:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   29848:	ldr	r2, [r9, #48]	; 0x30
   2984c:	ldr	r1, [sp, #40]	; 0x28
   29850:	add	r1, r1, r2
   29854:	add	r2, sp, #44	; 0x2c
   29858:	str	r2, [sp]
   2985c:	mov	r2, #1
   29860:	mov	sl, r0
   29864:	mov	r3, r0
   29868:	rsb	r1, sl, r1
   2986c:	add	r0, sp, #44	; 0x2c
   29870:	str	r1, [fp, #-8]!
   29874:	mov	r1, fp
   29878:	str	r0, [sp, #20]
   2987c:	mov	r0, r4
   29880:	bl	2743c <strspn@plt+0x23d2c>
   29884:	cmp	r0, #0
   29888:	blt	29960 <strspn@plt+0x26250>
   2988c:	ldr	r0, [sp, #44]	; 0x2c
   29890:	mov	r1, sl
   29894:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   29898:	ldr	r3, [r9, #48]	; 0x30
   2989c:	rsb	r2, sl, r3
   298a0:	cmp	r0, r2
   298a4:	mov	ip, r0
   298a8:	bhi	29338 <strspn@plt+0x25c28>
   298ac:	rsb	r3, r0, r3
   298b0:	mov	r1, sl
   298b4:	str	r3, [sp, #8]
   298b8:	mov	r0, r3
   298bc:	str	ip, [sp, #12]
   298c0:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   298c4:	ldr	r3, [sp, #8]
   298c8:	cmp	r1, #0
   298cc:	bne	29338 <strspn@plt+0x25c28>
   298d0:	mov	r0, r3
   298d4:	mov	r1, sl
   298d8:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   298dc:	ldr	lr, [sp, #40]	; 0x28
   298e0:	ldr	ip, [sp, #12]
   298e4:	add	r3, sp, #44	; 0x2c
   298e8:	mov	r1, fp
   298ec:	str	r3, [sp]
   298f0:	add	lr, ip, lr
   298f4:	str	lr, [sp, #48]	; 0x30
   298f8:	mov	r2, r0
   298fc:	mov	r0, r4
   29900:	mul	r3, sl, r2
   29904:	str	r2, [sp, #32]
   29908:	mov	r2, #1
   2990c:	bl	2743c <strspn@plt+0x23d2c>
   29910:	cmp	r0, #0
   29914:	blt	29960 <strspn@plt+0x26250>
   29918:	ldr	fp, [sp, #32]
   2991c:	cmp	fp, #0
   29920:	bne	29a7c <strspn@plt+0x2636c>
   29924:	mov	r0, #0
   29928:	bl	32d8 <malloc@plt>
   2992c:	cmp	r0, #0
   29930:	str	r0, [sp, #28]
   29934:	beq	29a74 <strspn@plt+0x26364>
   29938:	ldr	r3, [sp, #28]
   2993c:	mov	sl, #0
   29940:	ldr	r2, [sp, #40]	; 0x28
   29944:	ldr	r1, [r3]
   29948:	mov	r3, r2
   2994c:	rsb	r2, r2, r1
   29950:	str	r2, [sp, #36]	; 0x24
   29954:	b	294cc <strspn@plt+0x25dbc>
   29958:	mov	r2, sl
   2995c:	b	2933c <strspn@plt+0x25c2c>
   29960:	mov	r2, r0
   29964:	b	2933c <strspn@plt+0x25c2c>
   29968:	mov	sl, fp
   2996c:	b	29340 <strspn@plt+0x25c30>
   29970:	bl	314c <__stack_chk_fail@plt>
   29974:	mvn	r2, #73	; 0x49
   29978:	b	29238 <strspn@plt+0x25b28>
   2997c:	ldr	r0, [pc, #468]	; 29b58 <strspn@plt+0x26448>
   29980:	movw	r2, #4085	; 0xff5
   29984:	ldr	r1, [pc, #464]	; 29b5c <strspn@plt+0x2644c>
   29988:	ldr	r3, [pc, #464]	; 29b60 <strspn@plt+0x26450>
   2998c:	add	r0, pc, r0
   29990:	add	r1, pc, r1
   29994:	add	r3, pc, r3
   29998:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2999c:	mvn	r0, #0
   299a0:	b	291d0 <strspn@plt+0x25ac0>
   299a4:	ldr	r0, [pc, #440]	; 29b64 <strspn@plt+0x26454>
   299a8:	movw	r2, #4084	; 0xff4
   299ac:	ldr	r1, [pc, #436]	; 29b68 <strspn@plt+0x26458>
   299b0:	ldr	r3, [pc, #436]	; 29b6c <strspn@plt+0x2645c>
   299b4:	add	r0, pc, r0
   299b8:	add	r1, pc, r1
   299bc:	add	r3, pc, r3
   299c0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   299c4:	mvn	r0, #21
   299c8:	b	291d0 <strspn@plt+0x25ac0>
   299cc:	ldr	r0, [pc, #412]	; 29b70 <strspn@plt+0x26460>
   299d0:	movw	r2, #4086	; 0xff6
   299d4:	ldr	r1, [pc, #408]	; 29b74 <strspn@plt+0x26464>
   299d8:	ldr	r3, [pc, #408]	; 29b78 <strspn@plt+0x26468>
   299dc:	add	r0, pc, r0
   299e0:	add	r1, pc, r1
   299e4:	add	r3, pc, r3
   299e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   299ec:	mvn	r0, #21
   299f0:	b	291d0 <strspn@plt+0x25ac0>
   299f4:	ldr	r0, [pc, #384]	; 29b7c <strspn@plt+0x2646c>
   299f8:	movw	r2, #4004	; 0xfa4
   299fc:	ldr	r1, [pc, #380]	; 29b80 <strspn@plt+0x26470>
   29a00:	ldr	r3, [pc, #380]	; 29b84 <strspn@plt+0x26474>
   29a04:	add	r0, pc, r0
   29a08:	add	r1, pc, r1
   29a0c:	add	r3, pc, r3
   29a10:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   29a14:	ldr	r0, [pc, #364]	; 29b88 <strspn@plt+0x26478>
   29a18:	movw	r2, #3635	; 0xe33
   29a1c:	ldr	r1, [pc, #360]	; 29b8c <strspn@plt+0x2647c>
   29a20:	ldr	r3, [pc, #360]	; 29b90 <strspn@plt+0x26480>
   29a24:	add	r0, pc, r0
   29a28:	add	r1, pc, r1
   29a2c:	add	r3, pc, r3
   29a30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   29a34:	ldr	r0, [pc, #344]	; 29b94 <strspn@plt+0x26484>
   29a38:	movw	r2, #4045	; 0xfcd
   29a3c:	ldr	r1, [pc, #340]	; 29b98 <strspn@plt+0x26488>
   29a40:	ldr	r3, [pc, #340]	; 29b9c <strspn@plt+0x2648c>
   29a44:	add	r0, pc, r0
   29a48:	add	r1, pc, r1
   29a4c:	add	r3, pc, r3
   29a50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   29a54:	ldr	r0, [pc, #324]	; 29ba0 <strspn@plt+0x26490>
   29a58:	movw	r2, #3755	; 0xeab
   29a5c:	ldr	r1, [pc, #320]	; 29ba4 <strspn@plt+0x26494>
   29a60:	ldr	r3, [pc, #320]	; 29ba8 <strspn@plt+0x26498>
   29a64:	add	r0, pc, r0
   29a68:	add	r1, pc, r1
   29a6c:	add	r3, pc, r3
   29a70:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   29a74:	mvn	r2, #11
   29a78:	b	2933c <strspn@plt+0x25c2c>
   29a7c:	mvn	r0, #0
   29a80:	mov	r1, fp
   29a84:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   29a88:	cmp	r0, #3
   29a8c:	bls	29b40 <strspn@plt+0x26430>
   29a90:	lsl	r0, fp, #2
   29a94:	bl	32d8 <malloc@plt>
   29a98:	cmp	r0, #0
   29a9c:	str	r0, [sp, #28]
   29aa0:	beq	29a74 <strspn@plt+0x26364>
   29aa4:	mov	fp, #0
   29aa8:	str	r5, [sp, #20]
   29aac:	mov	r2, r7
   29ab0:	mov	r5, fp
   29ab4:	mov	r7, r6
   29ab8:	mov	r6, r4
   29abc:	mov	r4, fp
   29ac0:	b	29af4 <strspn@plt+0x263e4>
   29ac4:	cmp	r0, r5
   29ac8:	bcc	29b1c <strspn@plt+0x2640c>
   29acc:	ldr	r1, [sp, #28]
   29ad0:	add	fp, fp, sl
   29ad4:	ldr	ip, [sp, #40]	; 0x28
   29ad8:	add	ip, r0, ip
   29adc:	str	ip, [r1, r4, lsl #2]
   29ae0:	ldr	r1, [sp, #32]
   29ae4:	add	r4, r4, #1
   29ae8:	cmp	r4, r1
   29aec:	bcs	29b2c <strspn@plt+0x2641c>
   29af0:	mov	r5, r0
   29af4:	ldr	r0, [sp, #44]	; 0x2c
   29af8:	mov	r1, sl
   29afc:	str	r2, [sp, #12]
   29b00:	add	r0, r0, fp
   29b04:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   29b08:	ldr	r1, [r9, #48]	; 0x30
   29b0c:	ldr	r2, [sp, #12]
   29b10:	rsb	r1, sl, r1
   29b14:	cmp	r0, r1
   29b18:	bls	29ac4 <strspn@plt+0x263b4>
   29b1c:	mov	r4, r6
   29b20:	mov	r6, r7
   29b24:	mov	r7, r2
   29b28:	b	29338 <strspn@plt+0x25c28>
   29b2c:	mov	r4, r6
   29b30:	ldr	r5, [sp, #20]
   29b34:	mov	r6, r7
   29b38:	mov	r7, r2
   29b3c:	b	29938 <strspn@plt+0x26228>
   29b40:	mov	r3, #0
   29b44:	mvn	r2, #11
   29b48:	str	r3, [sp, #28]
   29b4c:	b	2933c <strspn@plt+0x25c2c>
   29b50:	andeq	r2, r4, r8, ror #23
   29b54:	andeq	r0, r0, r8, lsr #5
   29b58:	strdeq	r4, [r2], -r8
   29b5c:	andeq	r5, r2, r4, lsr r0
   29b60:	strdeq	r5, [r2], -r4
   29b64:	andeq	r9, r2, r4, asr r9
   29b68:	andeq	r5, r2, ip
   29b6c:	andeq	r5, r2, ip, asr #19
   29b70:	andeq	r5, r2, ip, lsl #11
   29b74:	andeq	r4, r2, r4, ror #31
   29b78:	andeq	r5, r2, r4, lsr #19
   29b7c:	andeq	r5, r2, r8, lsl #13
   29b80:			; <UNDEFINED> instruction: 0x00024fbc
   29b84:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   29b88:	andeq	r5, r2, r8, ror #12
   29b8c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   29b90:	strdeq	r5, [r2], -ip
   29b94:	andeq	r5, r2, r8, asr #12
   29b98:	andeq	r4, r2, ip, ror pc
   29b9c:	ldrdeq	r5, [r2], -r0
   29ba0:	andeq	r5, r2, r8, lsr #12
   29ba4:	andeq	r4, r2, ip, asr pc
   29ba8:	andeq	r4, r2, r0, lsl #23
   29bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29bb0:	add	fp, sp, #32
   29bb4:	ldr	r3, [pc, #1368]	; 2a114 <strspn@plt+0x26a04>
   29bb8:	sub	sp, sp, #1600	; 0x640
   29bbc:	sub	sp, sp, #4
   29bc0:	subs	r5, r0, #0
   29bc4:	ldr	r0, [pc, #1356]	; 2a118 <strspn@plt+0x26a08>
   29bc8:	add	r3, pc, r3
   29bcc:	str	r1, [fp, #-1600]	; 0xfffff9c0
   29bd0:	mov	r4, #0
   29bd4:	mov	r9, r2
   29bd8:	ldr	r0, [r3, r0]
   29bdc:	str	r4, [fp, #-1584]	; 0xfffff9d0
   29be0:	ldr	r3, [r0]
   29be4:	str	r0, [fp, #-1604]	; 0xfffff9bc
   29be8:	str	r3, [fp, #-40]	; 0xffffffd8
   29bec:	beq	2a0f4 <strspn@plt+0x269e4>
   29bf0:	subs	r0, r1, #0
   29bf4:	beq	29de4 <strspn@plt+0x266d4>
   29bf8:	ldrb	r3, [r0]
   29bfc:	cmp	r3, #0
   29c00:	beq	29de4 <strspn@plt+0x266d4>
   29c04:	mvn	r7, #0
   29c08:	str	r7, [fp, #-1592]	; 0xfffff9c8
   29c0c:	bl	33a4 <strlen@plt>
   29c10:	sub	r6, fp, #1584	; 0x630
   29c14:	sub	r2, fp, #1568	; 0x620
   29c18:	sub	r6, r6, #4
   29c1c:	sub	r2, r2, #4
   29c20:	mov	r3, r7
   29c24:	str	r2, [fp, #-1616]	; 0xfffff9b0
   29c28:	sub	r8, r2, #4
   29c2c:	sub	sl, r2, #12
   29c30:	sub	r1, r6, #12
   29c34:	sub	r2, r6, #4
   29c38:	str	r1, [fp, #-1608]	; 0xfffff9b8
   29c3c:	str	r2, [fp, #-1612]	; 0xfffff9b4
   29c40:	str	r0, [fp, #-1588]	; 0xfffff9cc
   29c44:	cmp	r3, #0
   29c48:	add	r4, r4, #1
   29c4c:	beq	29e04 <strspn@plt+0x266f4>
   29c50:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   29c54:	cmp	r2, #0
   29c58:	cmneq	r3, #1
   29c5c:	beq	29e04 <strspn@plt+0x266f4>
   29c60:	ldr	r7, [fp, #-1600]	; 0xfffff9c0
   29c64:	cmn	r3, #1
   29c68:	subne	r3, r3, #1
   29c6c:	subeq	r2, r2, #1
   29c70:	strne	r3, [fp, #-1592]	; 0xfffff9c8
   29c74:	addeq	r3, r7, #1
   29c78:	streq	r2, [fp, #-1588]	; 0xfffff9cc
   29c7c:	streq	r3, [fp, #-1600]	; 0xfffff9c0
   29c80:	ldrb	r1, [r7]
   29c84:	sub	r3, r1, #40	; 0x28
   29c88:	cmp	r3, #83	; 0x53
   29c8c:	addls	pc, pc, r3, lsl #2
   29c90:	b	2a074 <strspn@plt+0x26964>
   29c94:	b	29f9c <strspn@plt+0x2688c>
   29c98:	b	2a074 <strspn@plt+0x26964>
   29c9c:	b	2a074 <strspn@plt+0x26964>
   29ca0:	b	2a074 <strspn@plt+0x26964>
   29ca4:	b	2a074 <strspn@plt+0x26964>
   29ca8:	b	2a074 <strspn@plt+0x26964>
   29cac:	b	2a074 <strspn@plt+0x26964>
   29cb0:	b	2a074 <strspn@plt+0x26964>
   29cb4:	b	2a074 <strspn@plt+0x26964>
   29cb8:	b	2a074 <strspn@plt+0x26964>
   29cbc:	b	2a074 <strspn@plt+0x26964>
   29cc0:	b	2a074 <strspn@plt+0x26964>
   29cc4:	b	2a074 <strspn@plt+0x26964>
   29cc8:	b	2a074 <strspn@plt+0x26964>
   29ccc:	b	2a074 <strspn@plt+0x26964>
   29cd0:	b	2a074 <strspn@plt+0x26964>
   29cd4:	b	2a074 <strspn@plt+0x26964>
   29cd8:	b	2a074 <strspn@plt+0x26964>
   29cdc:	b	2a074 <strspn@plt+0x26964>
   29ce0:	b	2a074 <strspn@plt+0x26964>
   29ce4:	b	2a074 <strspn@plt+0x26964>
   29ce8:	b	2a074 <strspn@plt+0x26964>
   29cec:	b	2a074 <strspn@plt+0x26964>
   29cf0:	b	2a074 <strspn@plt+0x26964>
   29cf4:	b	2a074 <strspn@plt+0x26964>
   29cf8:	b	2a074 <strspn@plt+0x26964>
   29cfc:	b	2a074 <strspn@plt+0x26964>
   29d00:	b	2a074 <strspn@plt+0x26964>
   29d04:	b	2a074 <strspn@plt+0x26964>
   29d08:	b	2a074 <strspn@plt+0x26964>
   29d0c:	b	2a074 <strspn@plt+0x26964>
   29d10:	b	2a074 <strspn@plt+0x26964>
   29d14:	b	2a074 <strspn@plt+0x26964>
   29d18:	b	2a074 <strspn@plt+0x26964>
   29d1c:	b	2a074 <strspn@plt+0x26964>
   29d20:	b	2a074 <strspn@plt+0x26964>
   29d24:	b	2a074 <strspn@plt+0x26964>
   29d28:	b	2a074 <strspn@plt+0x26964>
   29d2c:	b	2a074 <strspn@plt+0x26964>
   29d30:	b	2a074 <strspn@plt+0x26964>
   29d34:	b	2a074 <strspn@plt+0x26964>
   29d38:	b	2a074 <strspn@plt+0x26964>
   29d3c:	b	2a074 <strspn@plt+0x26964>
   29d40:	b	2a074 <strspn@plt+0x26964>
   29d44:	b	2a074 <strspn@plt+0x26964>
   29d48:	b	2a074 <strspn@plt+0x26964>
   29d4c:	b	2a074 <strspn@plt+0x26964>
   29d50:	b	2a074 <strspn@plt+0x26964>
   29d54:	b	2a074 <strspn@plt+0x26964>
   29d58:	b	2a074 <strspn@plt+0x26964>
   29d5c:	b	2a074 <strspn@plt+0x26964>
   29d60:	b	2a074 <strspn@plt+0x26964>
   29d64:	b	2a074 <strspn@plt+0x26964>
   29d68:	b	2a074 <strspn@plt+0x26964>
   29d6c:	b	2a074 <strspn@plt+0x26964>
   29d70:	b	2a074 <strspn@plt+0x26964>
   29d74:	b	2a074 <strspn@plt+0x26964>
   29d78:	b	29edc <strspn@plt+0x267cc>
   29d7c:	b	29eb0 <strspn@plt+0x267a0>
   29d80:	b	2a074 <strspn@plt+0x26964>
   29d84:	b	29eb0 <strspn@plt+0x267a0>
   29d88:	b	2a074 <strspn@plt+0x26964>
   29d8c:	b	2a074 <strspn@plt+0x26964>
   29d90:	b	29eb0 <strspn@plt+0x267a0>
   29d94:	b	29eb0 <strspn@plt+0x267a0>
   29d98:	b	29eb0 <strspn@plt+0x267a0>
   29d9c:	b	2a074 <strspn@plt+0x26964>
   29da0:	b	2a074 <strspn@plt+0x26964>
   29da4:	b	2a074 <strspn@plt+0x26964>
   29da8:	b	2a074 <strspn@plt+0x26964>
   29dac:	b	29eb0 <strspn@plt+0x267a0>
   29db0:	b	29eb0 <strspn@plt+0x267a0>
   29db4:	b	2a074 <strspn@plt+0x26964>
   29db8:	b	29eb0 <strspn@plt+0x267a0>
   29dbc:	b	2a074 <strspn@plt+0x26964>
   29dc0:	b	29eb0 <strspn@plt+0x267a0>
   29dc4:	b	29eb0 <strspn@plt+0x267a0>
   29dc8:	b	29eb0 <strspn@plt+0x267a0>
   29dcc:	b	29e44 <strspn@plt+0x26734>
   29dd0:	b	2a074 <strspn@plt+0x26964>
   29dd4:	b	29eb0 <strspn@plt+0x267a0>
   29dd8:	b	29eb0 <strspn@plt+0x267a0>
   29ddc:	b	2a074 <strspn@plt+0x26964>
   29de0:	b	29f9c <strspn@plt+0x2688c>
   29de4:	mov	r0, #0
   29de8:	ldr	r1, [fp, #-1604]	; 0xfffff9bc
   29dec:	ldr	r2, [fp, #-40]	; 0xffffffd8
   29df0:	ldr	r3, [r1]
   29df4:	cmp	r2, r3
   29df8:	bne	2a0f0 <strspn@plt+0x269e0>
   29dfc:	sub	sp, fp, #32
   29e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29e04:	ldr	r3, [fp, #-1612]	; 0xfffff9b4
   29e08:	mov	r0, r8
   29e0c:	mov	r1, sl
   29e10:	str	r3, [sp]
   29e14:	mov	r3, r6
   29e18:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   29e1c:	bl	23278 <strspn@plt+0x1fb68>
   29e20:	cmp	r0, #0
   29e24:	blt	29de8 <strspn@plt+0x266d8>
   29e28:	beq	2a0c8 <strspn@plt+0x269b8>
   29e2c:	mov	r0, r5
   29e30:	bl	28b30 <strspn@plt+0x25420>
   29e34:	cmp	r0, #0
   29e38:	blt	29de8 <strspn@plt+0x266d8>
   29e3c:	ldr	r3, [fp, #-1592]	; 0xfffff9c8
   29e40:	b	29c44 <strspn@plt+0x26534>
   29e44:	ldr	r7, [r9]
   29e48:	add	r9, r9, #4
   29e4c:	cmp	r7, #0
   29e50:	beq	2a074 <strspn@plt+0x26964>
   29e54:	mov	r0, r5
   29e58:	mov	r1, #118	; 0x76
   29e5c:	mov	r2, r7
   29e60:	bl	29108 <strspn@plt+0x259f8>
   29e64:	cmp	r0, #0
   29e68:	blt	29de8 <strspn@plt+0x266d8>
   29e6c:	beq	29ecc <strspn@plt+0x267bc>
   29e70:	ldr	ip, [fp, #-1592]	; 0xfffff9c8
   29e74:	mov	r0, r8
   29e78:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   29e7c:	mov	r1, sl
   29e80:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   29e84:	str	ip, [sp]
   29e88:	bl	233a8 <strspn@plt+0x1fc98>
   29e8c:	cmp	r0, #0
   29e90:	blt	29de8 <strspn@plt+0x266d8>
   29e94:	mov	r0, r7
   29e98:	str	r7, [fp, #-1600]	; 0xfffff9c0
   29e9c:	bl	33a4 <strlen@plt>
   29ea0:	mvn	r3, #0
   29ea4:	str	r3, [fp, #-1592]	; 0xfffff9c8
   29ea8:	str	r0, [fp, #-1588]	; 0xfffff9cc
   29eac:	b	29c44 <strspn@plt+0x26534>
   29eb0:	ldr	r2, [r9]
   29eb4:	mov	r0, r5
   29eb8:	bl	282f0 <strspn@plt+0x24be0>
   29ebc:	add	r9, r9, #4
   29ec0:	cmp	r0, #0
   29ec4:	blt	29de8 <strspn@plt+0x266d8>
   29ec8:	bne	29e3c <strspn@plt+0x2672c>
   29ecc:	cmp	r4, #1
   29ed0:	bls	29de4 <strspn@plt+0x266d4>
   29ed4:	mvn	r0, #5
   29ed8:	b	29de8 <strspn@plt+0x266d8>
   29edc:	add	r7, r7, #1
   29ee0:	sub	r2, fp, #1568	; 0x620
   29ee4:	sub	r2, r2, #4
   29ee8:	sub	r1, r2, #8
   29eec:	mov	r0, r7
   29ef0:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   29ef4:	cmp	r0, #0
   29ef8:	blt	29de8 <strspn@plt+0x266d8>
   29efc:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   29f00:	mov	r1, r7
   29f04:	str	sp, [fp, #-1620]	; 0xfffff9ac
   29f08:	add	r0, r3, #8
   29f0c:	bic	r0, r0, #7
   29f10:	mov	r2, r3
   29f14:	sub	sp, sp, r0
   29f18:	str	r3, [fp, #-1628]	; 0xfffff9a4
   29f1c:	add	ip, sp, #8
   29f20:	mov	r0, ip
   29f24:	bl	30c8 <memcpy@plt>
   29f28:	ldr	r3, [fp, #-1628]	; 0xfffff9a4
   29f2c:	mov	r1, #0
   29f30:	mov	r2, r0
   29f34:	strb	r1, [r0, r3]
   29f38:	mov	r0, r5
   29f3c:	mov	r1, #97	; 0x61
   29f40:	bl	29108 <strspn@plt+0x259f8>
   29f44:	cmp	r0, #0
   29f48:	blt	2a0d8 <strspn@plt+0x269c8>
   29f4c:	beq	2a0d0 <strspn@plt+0x269c0>
   29f50:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   29f54:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   29f58:	cmn	r1, #1
   29f5c:	beq	2a0a8 <strspn@plt+0x26998>
   29f60:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   29f64:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   29f68:	str	r1, [sp]
   29f6c:	mov	r0, r8
   29f70:	mov	r1, sl
   29f74:	bl	233a8 <strspn@plt+0x1fc98>
   29f78:	cmp	r0, #0
   29f7c:	blt	29de8 <strspn@plt+0x266d8>
   29f80:	ldr	r3, [r9]
   29f84:	add	r9, r9, #4
   29f88:	ldr	r2, [fp, #-1580]	; 0xfffff9d4
   29f8c:	str	r7, [fp, #-1600]	; 0xfffff9c0
   29f90:	str	r3, [fp, #-1592]	; 0xfffff9c8
   29f94:	str	r2, [fp, #-1588]	; 0xfffff9cc
   29f98:	b	29c44 <strspn@plt+0x26534>
   29f9c:	sub	r3, fp, #1568	; 0x620
   29fa0:	mov	r0, r7
   29fa4:	sub	r3, r3, #4
   29fa8:	sub	r1, r3, #8
   29fac:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   29fb0:	cmp	r0, #0
   29fb4:	blt	29de8 <strspn@plt+0x266d8>
   29fb8:	ldr	ip, [fp, #-1580]	; 0xfffff9d4
   29fbc:	add	r1, r7, #1
   29fc0:	str	sp, [fp, #-1624]	; 0xfffff9a8
   29fc4:	add	r3, ip, #6
   29fc8:	sub	ip, ip, #2
   29fcc:	bic	r3, r3, #7
   29fd0:	str	r1, [fp, #-1620]	; 0xfffff9ac
   29fd4:	sub	sp, sp, r3
   29fd8:	mov	r2, ip
   29fdc:	add	r3, sp, #8
   29fe0:	str	ip, [fp, #-1628]	; 0xfffff9a4
   29fe4:	mov	r0, r3
   29fe8:	bl	30c8 <memcpy@plt>
   29fec:	ldr	ip, [fp, #-1628]	; 0xfffff9a4
   29ff0:	mov	r2, #0
   29ff4:	strb	r2, [r0, ip]
   29ff8:	mov	r2, r0
   29ffc:	ldrb	r1, [r7]
   2a000:	mov	r0, r5
   2a004:	cmp	r1, #40	; 0x28
   2a008:	movne	r1, #101	; 0x65
   2a00c:	moveq	r1, #114	; 0x72
   2a010:	bl	29108 <strspn@plt+0x259f8>
   2a014:	cmp	r0, #0
   2a018:	blt	2a0e8 <strspn@plt+0x269d8>
   2a01c:	beq	2a0e0 <strspn@plt+0x269d0>
   2a020:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   2a024:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   2a028:	cmn	r1, #1
   2a02c:	beq	2a07c <strspn@plt+0x2696c>
   2a030:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   2a034:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   2a038:	str	r1, [sp]
   2a03c:	mov	r0, r8
   2a040:	mov	r1, sl
   2a044:	bl	233a8 <strspn@plt+0x1fc98>
   2a048:	cmp	r0, #0
   2a04c:	blt	29de8 <strspn@plt+0x266d8>
   2a050:	ldr	r3, [fp, #-1620]	; 0xfffff9ac
   2a054:	mvn	r2, #0
   2a058:	ldr	r1, [fp, #-1580]	; 0xfffff9d4
   2a05c:	str	r2, [fp, #-1592]	; 0xfffff9c8
   2a060:	str	r3, [fp, #-1600]	; 0xfffff9c0
   2a064:	sub	r1, r1, #2
   2a068:	mov	r3, r2
   2a06c:	str	r1, [fp, #-1588]	; 0xfffff9cc
   2a070:	b	29c44 <strspn@plt+0x26534>
   2a074:	mvn	r0, #21
   2a078:	b	29de8 <strspn@plt+0x266d8>
   2a07c:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   2a080:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   2a084:	add	r0, r0, #1
   2a088:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   2a08c:	rsb	r0, r3, r0
   2a090:	sub	r2, r3, #1
   2a094:	add	r2, ip, r2
   2a098:	str	r0, [fp, #-1588]	; 0xfffff9cc
   2a09c:	str	r2, [fp, #-1600]	; 0xfffff9c0
   2a0a0:	mov	r3, r0
   2a0a4:	b	2a038 <strspn@plt+0x26928>
   2a0a8:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   2a0ac:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   2a0b0:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   2a0b4:	add	r2, r2, r3
   2a0b8:	str	r2, [fp, #-1600]	; 0xfffff9c0
   2a0bc:	rsb	r3, r3, r0
   2a0c0:	str	r3, [fp, #-1588]	; 0xfffff9cc
   2a0c4:	b	29f68 <strspn@plt+0x26858>
   2a0c8:	mov	r0, #1
   2a0cc:	b	29de8 <strspn@plt+0x266d8>
   2a0d0:	cmp	r4, #1
   2a0d4:	mvnhi	r0, #5
   2a0d8:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   2a0dc:	b	29de8 <strspn@plt+0x266d8>
   2a0e0:	cmp	r4, #1
   2a0e4:	mvnhi	r0, #5
   2a0e8:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   2a0ec:	b	29de8 <strspn@plt+0x266d8>
   2a0f0:	bl	314c <__stack_chk_fail@plt>
   2a0f4:	ldr	r0, [pc, #32]	; 2a11c <strspn@plt+0x26a0c>
   2a0f8:	movw	r2, #4429	; 0x114d
   2a0fc:	ldr	r1, [pc, #28]	; 2a120 <strspn@plt+0x26a10>
   2a100:	ldr	r3, [pc, #28]	; 2a124 <strspn@plt+0x26a14>
   2a104:	add	r0, pc, r0
   2a108:	add	r1, pc, r1
   2a10c:	add	r3, pc, r3
   2a110:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2a114:	andeq	r2, r4, r0, lsr r1
   2a118:	andeq	r0, r0, r8, lsr #5
   2a11c:	andeq	r9, r2, r4, lsl #4
   2a120:			; <UNDEFINED> instruction: 0x000248bc
   2a124:	andeq	r4, r2, r8, asr #10
   2a128:	push	{r3, r4, r5, lr}
   2a12c:	subs	r4, r0, #0
   2a130:	mov	r5, r1
   2a134:	beq	2a1c4 <strspn@plt+0x26ab4>
   2a138:	ldrb	r3, [r4, #240]	; 0xf0
   2a13c:	tst	r3, #1
   2a140:	beq	2a1ec <strspn@plt+0x26adc>
   2a144:	cmp	r1, #0
   2a148:	bne	2a1a4 <strspn@plt+0x26a94>
   2a14c:	bl	21c28 <strspn@plt+0x1e518>
   2a150:	ldr	r3, [r0, #20]
   2a154:	str	r5, [r0, #44]	; 0x2c
   2a158:	str	r5, [r0, #4]
   2a15c:	str	r3, [r4, #320]	; 0x140
   2a160:	ldr	r3, [r0, #36]	; 0x24
   2a164:	mov	r2, #0
   2a168:	str	r2, [r0, #44]	; 0x2c
   2a16c:	cmp	r3, r2
   2a170:	ldr	r2, [r0, #20]
   2a174:	ldrne	r3, [r0, #32]
   2a178:	ldreq	r1, [r0, #24]
   2a17c:	ldrne	r1, [r3]
   2a180:	ldr	r3, [r0, #12]
   2a184:	rsb	r2, r2, r1
   2a188:	str	r2, [r0, #48]	; 0x30
   2a18c:	cmp	r3, #0
   2a190:	beq	2a1bc <strspn@plt+0x26aac>
   2a194:	ldrb	r0, [r3]
   2a198:	adds	r0, r0, #0
   2a19c:	movne	r0, #1
   2a1a0:	pop	{r3, r4, r5, pc}
   2a1a4:	bl	221e0 <strspn@plt+0x1ead0>
   2a1a8:	mov	r3, #0
   2a1ac:	mov	r0, r4
   2a1b0:	str	r3, [r4, #320]	; 0x140
   2a1b4:	bl	21c28 <strspn@plt+0x1e518>
   2a1b8:	b	2a160 <strspn@plt+0x26a50>
   2a1bc:	mov	r0, r3
   2a1c0:	pop	{r3, r4, r5, pc}
   2a1c4:	ldr	r0, [pc, #72]	; 2a214 <strspn@plt+0x26b04>
   2a1c8:	movw	r2, #4396	; 0x112c
   2a1cc:	ldr	r1, [pc, #68]	; 2a218 <strspn@plt+0x26b08>
   2a1d0:	ldr	r3, [pc, #68]	; 2a21c <strspn@plt+0x26b0c>
   2a1d4:	add	r0, pc, r0
   2a1d8:	add	r1, pc, r1
   2a1dc:	add	r3, pc, r3
   2a1e0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a1e4:	mvn	r0, #21
   2a1e8:	pop	{r3, r4, r5, pc}
   2a1ec:	ldr	r0, [pc, #44]	; 2a220 <strspn@plt+0x26b10>
   2a1f0:	movw	r2, #4397	; 0x112d
   2a1f4:	ldr	r1, [pc, #40]	; 2a224 <strspn@plt+0x26b14>
   2a1f8:	ldr	r3, [pc, #40]	; 2a228 <strspn@plt+0x26b18>
   2a1fc:	add	r0, pc, r0
   2a200:	add	r1, pc, r1
   2a204:	add	r3, pc, r3
   2a208:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a20c:	mvn	r0, #0
   2a210:	pop	{r3, r4, r5, pc}
   2a214:	andeq	r9, r2, r4, lsr r1
   2a218:	andeq	r4, r2, ip, ror #15
   2a21c:	andeq	r5, r2, r4, rrx
   2a220:	andeq	r3, r2, r8, lsl #17
   2a224:	andeq	r4, r2, r4, asr #15
   2a228:	andeq	r5, r2, ip, lsr r0
   2a22c:	push	{r1, r2, r3}
   2a230:	subs	ip, r0, #0
   2a234:	ldr	r3, [pc, #220]	; 2a318 <strspn@plt+0x26c08>
   2a238:	ldr	r2, [pc, #220]	; 2a31c <strspn@plt+0x26c0c>
   2a23c:	add	r3, pc, r3
   2a240:	push	{r4, lr}
   2a244:	sub	sp, sp, #12
   2a248:	ldr	r4, [r3, r2]
   2a24c:	ldr	r1, [sp, #20]
   2a250:	ldr	r3, [r4]
   2a254:	str	r3, [sp, #4]
   2a258:	beq	2a2f0 <strspn@plt+0x26be0>
   2a25c:	ldrb	r3, [ip, #240]	; 0xf0
   2a260:	tst	r3, #1
   2a264:	beq	2a2c8 <strspn@plt+0x26bb8>
   2a268:	cmp	r1, #0
   2a26c:	beq	2a2a0 <strspn@plt+0x26b90>
   2a270:	add	r2, sp, #24
   2a274:	str	r2, [sp]
   2a278:	bl	29bac <strspn@plt+0x2649c>
   2a27c:	ldr	r2, [sp, #4]
   2a280:	ldr	r3, [r4]
   2a284:	cmp	r2, r3
   2a288:	bne	2a29c <strspn@plt+0x26b8c>
   2a28c:	add	sp, sp, #12
   2a290:	pop	{r4, lr}
   2a294:	add	sp, sp, #12
   2a298:	bx	lr
   2a29c:	bl	314c <__stack_chk_fail@plt>
   2a2a0:	ldr	r0, [pc, #120]	; 2a320 <strspn@plt+0x26c10>
   2a2a4:	movw	r2, #4622	; 0x120e
   2a2a8:	ldr	r1, [pc, #116]	; 2a324 <strspn@plt+0x26c14>
   2a2ac:	ldr	r3, [pc, #116]	; 2a328 <strspn@plt+0x26c18>
   2a2b0:	add	r0, pc, r0
   2a2b4:	add	r1, pc, r1
   2a2b8:	add	r3, pc, r3
   2a2bc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a2c0:	mvn	r0, #21
   2a2c4:	b	2a27c <strspn@plt+0x26b6c>
   2a2c8:	ldr	r0, [pc, #92]	; 2a32c <strspn@plt+0x26c1c>
   2a2cc:	movw	r2, #4621	; 0x120d
   2a2d0:	ldr	r1, [pc, #88]	; 2a330 <strspn@plt+0x26c20>
   2a2d4:	ldr	r3, [pc, #88]	; 2a334 <strspn@plt+0x26c24>
   2a2d8:	add	r0, pc, r0
   2a2dc:	add	r1, pc, r1
   2a2e0:	add	r3, pc, r3
   2a2e4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a2e8:	mvn	r0, #0
   2a2ec:	b	2a27c <strspn@plt+0x26b6c>
   2a2f0:	ldr	r0, [pc, #64]	; 2a338 <strspn@plt+0x26c28>
   2a2f4:	movw	r2, #4620	; 0x120c
   2a2f8:	ldr	r1, [pc, #60]	; 2a33c <strspn@plt+0x26c2c>
   2a2fc:	ldr	r3, [pc, #60]	; 2a340 <strspn@plt+0x26c30>
   2a300:	add	r0, pc, r0
   2a304:	add	r1, pc, r1
   2a308:	add	r3, pc, r3
   2a30c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a310:	mvn	r0, #21
   2a314:	b	2a27c <strspn@plt+0x26b6c>
   2a318:			; <UNDEFINED> instruction: 0x00041abc
   2a31c:	andeq	r0, r0, r8, lsr #5
   2a320:	muleq	r2, r0, r8
   2a324:	andeq	r4, r2, r0, lsl r7
   2a328:	ldrdeq	r4, [r2], -r8
   2a32c:	andeq	r3, r2, ip, lsr #15
   2a330:	andeq	r4, r2, r8, ror #13
   2a334:			; <UNDEFINED> instruction: 0x000243b0
   2a338:	andeq	r9, r2, r8
   2a33c:	andeq	r4, r2, r0, asr #13
   2a340:	andeq	r4, r2, r8, lsl #7
   2a344:	ldr	r3, [pc, #1416]	; 2a8d4 <strspn@plt+0x271c4>
   2a348:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2a34c:	add	fp, sp, #28
   2a350:	ldr	r2, [pc, #1408]	; 2a8d8 <strspn@plt+0x271c8>
   2a354:	sub	sp, sp, #16
   2a358:	add	r3, pc, r3
   2a35c:	subs	r4, r0, #0
   2a360:	mov	r5, r1
   2a364:	ldr	r6, [r3, r2]
   2a368:	ldr	r3, [r6]
   2a36c:	str	r3, [fp, #-32]	; 0xffffffe0
   2a370:	beq	2a86c <strspn@plt+0x2715c>
   2a374:	ldrb	r3, [r4, #240]	; 0xf0
   2a378:	tst	r3, #1
   2a37c:	beq	2a844 <strspn@plt+0x27134>
   2a380:	cmp	r1, #0
   2a384:	beq	2a738 <strspn@plt+0x27028>
   2a388:	ldrb	r1, [r5]
   2a38c:	cmp	r1, #123	; 0x7b
   2a390:	addls	pc, pc, r1, lsl #2
   2a394:	b	2a730 <strspn@plt+0x27020>
   2a398:	b	2a5c8 <strspn@plt+0x26eb8>
   2a39c:	b	2a730 <strspn@plt+0x27020>
   2a3a0:	b	2a730 <strspn@plt+0x27020>
   2a3a4:	b	2a730 <strspn@plt+0x27020>
   2a3a8:	b	2a730 <strspn@plt+0x27020>
   2a3ac:	b	2a730 <strspn@plt+0x27020>
   2a3b0:	b	2a730 <strspn@plt+0x27020>
   2a3b4:	b	2a730 <strspn@plt+0x27020>
   2a3b8:	b	2a730 <strspn@plt+0x27020>
   2a3bc:	b	2a730 <strspn@plt+0x27020>
   2a3c0:	b	2a730 <strspn@plt+0x27020>
   2a3c4:	b	2a730 <strspn@plt+0x27020>
   2a3c8:	b	2a730 <strspn@plt+0x27020>
   2a3cc:	b	2a730 <strspn@plt+0x27020>
   2a3d0:	b	2a730 <strspn@plt+0x27020>
   2a3d4:	b	2a730 <strspn@plt+0x27020>
   2a3d8:	b	2a730 <strspn@plt+0x27020>
   2a3dc:	b	2a730 <strspn@plt+0x27020>
   2a3e0:	b	2a730 <strspn@plt+0x27020>
   2a3e4:	b	2a730 <strspn@plt+0x27020>
   2a3e8:	b	2a730 <strspn@plt+0x27020>
   2a3ec:	b	2a730 <strspn@plt+0x27020>
   2a3f0:	b	2a730 <strspn@plt+0x27020>
   2a3f4:	b	2a730 <strspn@plt+0x27020>
   2a3f8:	b	2a730 <strspn@plt+0x27020>
   2a3fc:	b	2a730 <strspn@plt+0x27020>
   2a400:	b	2a730 <strspn@plt+0x27020>
   2a404:	b	2a730 <strspn@plt+0x27020>
   2a408:	b	2a730 <strspn@plt+0x27020>
   2a40c:	b	2a730 <strspn@plt+0x27020>
   2a410:	b	2a730 <strspn@plt+0x27020>
   2a414:	b	2a730 <strspn@plt+0x27020>
   2a418:	b	2a730 <strspn@plt+0x27020>
   2a41c:	b	2a730 <strspn@plt+0x27020>
   2a420:	b	2a730 <strspn@plt+0x27020>
   2a424:	b	2a730 <strspn@plt+0x27020>
   2a428:	b	2a730 <strspn@plt+0x27020>
   2a42c:	b	2a730 <strspn@plt+0x27020>
   2a430:	b	2a730 <strspn@plt+0x27020>
   2a434:	b	2a730 <strspn@plt+0x27020>
   2a438:	b	2a5d0 <strspn@plt+0x26ec0>
   2a43c:	b	2a730 <strspn@plt+0x27020>
   2a440:	b	2a730 <strspn@plt+0x27020>
   2a444:	b	2a730 <strspn@plt+0x27020>
   2a448:	b	2a730 <strspn@plt+0x27020>
   2a44c:	b	2a730 <strspn@plt+0x27020>
   2a450:	b	2a730 <strspn@plt+0x27020>
   2a454:	b	2a730 <strspn@plt+0x27020>
   2a458:	b	2a730 <strspn@plt+0x27020>
   2a45c:	b	2a730 <strspn@plt+0x27020>
   2a460:	b	2a730 <strspn@plt+0x27020>
   2a464:	b	2a730 <strspn@plt+0x27020>
   2a468:	b	2a730 <strspn@plt+0x27020>
   2a46c:	b	2a730 <strspn@plt+0x27020>
   2a470:	b	2a730 <strspn@plt+0x27020>
   2a474:	b	2a730 <strspn@plt+0x27020>
   2a478:	b	2a730 <strspn@plt+0x27020>
   2a47c:	b	2a730 <strspn@plt+0x27020>
   2a480:	b	2a730 <strspn@plt+0x27020>
   2a484:	b	2a730 <strspn@plt+0x27020>
   2a488:	b	2a730 <strspn@plt+0x27020>
   2a48c:	b	2a730 <strspn@plt+0x27020>
   2a490:	b	2a730 <strspn@plt+0x27020>
   2a494:	b	2a730 <strspn@plt+0x27020>
   2a498:	b	2a730 <strspn@plt+0x27020>
   2a49c:	b	2a730 <strspn@plt+0x27020>
   2a4a0:	b	2a730 <strspn@plt+0x27020>
   2a4a4:	b	2a730 <strspn@plt+0x27020>
   2a4a8:	b	2a730 <strspn@plt+0x27020>
   2a4ac:	b	2a730 <strspn@plt+0x27020>
   2a4b0:	b	2a730 <strspn@plt+0x27020>
   2a4b4:	b	2a730 <strspn@plt+0x27020>
   2a4b8:	b	2a730 <strspn@plt+0x27020>
   2a4bc:	b	2a730 <strspn@plt+0x27020>
   2a4c0:	b	2a730 <strspn@plt+0x27020>
   2a4c4:	b	2a730 <strspn@plt+0x27020>
   2a4c8:	b	2a730 <strspn@plt+0x27020>
   2a4cc:	b	2a730 <strspn@plt+0x27020>
   2a4d0:	b	2a730 <strspn@plt+0x27020>
   2a4d4:	b	2a730 <strspn@plt+0x27020>
   2a4d8:	b	2a730 <strspn@plt+0x27020>
   2a4dc:	b	2a730 <strspn@plt+0x27020>
   2a4e0:	b	2a730 <strspn@plt+0x27020>
   2a4e4:	b	2a730 <strspn@plt+0x27020>
   2a4e8:	b	2a730 <strspn@plt+0x27020>
   2a4ec:	b	2a730 <strspn@plt+0x27020>
   2a4f0:	b	2a730 <strspn@plt+0x27020>
   2a4f4:	b	2a730 <strspn@plt+0x27020>
   2a4f8:	b	2a730 <strspn@plt+0x27020>
   2a4fc:	b	2a730 <strspn@plt+0x27020>
   2a500:	b	2a730 <strspn@plt+0x27020>
   2a504:	b	2a730 <strspn@plt+0x27020>
   2a508:	b	2a730 <strspn@plt+0x27020>
   2a50c:	b	2a730 <strspn@plt+0x27020>
   2a510:	b	2a730 <strspn@plt+0x27020>
   2a514:	b	2a730 <strspn@plt+0x27020>
   2a518:	b	2a730 <strspn@plt+0x27020>
   2a51c:	b	2a680 <strspn@plt+0x26f70>
   2a520:	b	2a704 <strspn@plt+0x26ff4>
   2a524:	b	2a730 <strspn@plt+0x27020>
   2a528:	b	2a704 <strspn@plt+0x26ff4>
   2a52c:	b	2a730 <strspn@plt+0x27020>
   2a530:	b	2a730 <strspn@plt+0x27020>
   2a534:	b	2a704 <strspn@plt+0x26ff4>
   2a538:	b	2a704 <strspn@plt+0x26ff4>
   2a53c:	b	2a704 <strspn@plt+0x26ff4>
   2a540:	b	2a730 <strspn@plt+0x27020>
   2a544:	b	2a730 <strspn@plt+0x27020>
   2a548:	b	2a730 <strspn@plt+0x27020>
   2a54c:	b	2a730 <strspn@plt+0x27020>
   2a550:	b	2a704 <strspn@plt+0x26ff4>
   2a554:	b	2a704 <strspn@plt+0x26ff4>
   2a558:	b	2a730 <strspn@plt+0x27020>
   2a55c:	b	2a704 <strspn@plt+0x26ff4>
   2a560:	b	2a730 <strspn@plt+0x27020>
   2a564:	b	2a704 <strspn@plt+0x26ff4>
   2a568:	b	2a704 <strspn@plt+0x26ff4>
   2a56c:	b	2a704 <strspn@plt+0x26ff4>
   2a570:	b	2a588 <strspn@plt+0x26e78>
   2a574:	b	2a730 <strspn@plt+0x27020>
   2a578:	b	2a704 <strspn@plt+0x26ff4>
   2a57c:	b	2a704 <strspn@plt+0x26ff4>
   2a580:	b	2a730 <strspn@plt+0x27020>
   2a584:	b	2a5d0 <strspn@plt+0x26ec0>
   2a588:	mov	r0, r4
   2a58c:	sub	r1, fp, #37	; 0x25
   2a590:	sub	r2, fp, #36	; 0x24
   2a594:	bl	28cc0 <strspn@plt+0x255b0>
   2a598:	cmp	r0, #0
   2a59c:	ble	2a5b0 <strspn@plt+0x26ea0>
   2a5a0:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   2a5a4:	cmp	r1, #118	; 0x76
   2a5a8:	beq	2a800 <strspn@plt+0x270f0>
   2a5ac:	mvn	r0, #5
   2a5b0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a5b4:	ldr	r3, [r6]
   2a5b8:	cmp	r2, r3
   2a5bc:	bne	2a840 <strspn@plt+0x27130>
   2a5c0:	sub	sp, fp, #28
   2a5c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2a5c8:	mov	r0, #0
   2a5cc:	b	2a5b0 <strspn@plt+0x26ea0>
   2a5d0:	mov	r0, r5
   2a5d4:	sub	r1, fp, #36	; 0x24
   2a5d8:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   2a5dc:	cmp	r0, #0
   2a5e0:	blt	2a5b0 <strspn@plt+0x26ea0>
   2a5e4:	ldr	r7, [fp, #-36]	; 0xffffffdc
   2a5e8:	mov	r8, sp
   2a5ec:	add	r1, r5, #1
   2a5f0:	add	r3, r7, #6
   2a5f4:	sub	r7, r7, #2
   2a5f8:	bic	r3, r3, #7
   2a5fc:	sub	sp, sp, r3
   2a600:	mov	r2, r7
   2a604:	mov	r0, sp
   2a608:	bl	30c8 <memcpy@plt>
   2a60c:	mov	r3, #0
   2a610:	strb	r3, [sp, r7]
   2a614:	mov	r2, sp
   2a618:	ldrb	r1, [r5]
   2a61c:	mov	r0, r4
   2a620:	cmp	r1, #40	; 0x28
   2a624:	movne	r1, #101	; 0x65
   2a628:	moveq	r1, #114	; 0x72
   2a62c:	bl	29108 <strspn@plt+0x259f8>
   2a630:	cmp	r0, #0
   2a634:	ble	2a6fc <strspn@plt+0x26fec>
   2a638:	mov	r0, r4
   2a63c:	mov	r1, sp
   2a640:	bl	2a344 <strspn@plt+0x26c34>
   2a644:	cmp	r0, #0
   2a648:	blt	2a6fc <strspn@plt+0x26fec>
   2a64c:	beq	2a894 <strspn@plt+0x27184>
   2a650:	mov	r0, r4
   2a654:	bl	28b30 <strspn@plt+0x25420>
   2a658:	cmp	r0, #0
   2a65c:	blt	2a6fc <strspn@plt+0x26fec>
   2a660:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2a664:	mov	sp, r8
   2a668:	mov	r0, r4
   2a66c:	add	r1, r5, r1
   2a670:	bl	2a344 <strspn@plt+0x26c34>
   2a674:	cmp	r0, #0
   2a678:	movge	r0, #1
   2a67c:	b	2a5b0 <strspn@plt+0x26ea0>
   2a680:	add	r7, r5, #1
   2a684:	sub	r1, fp, #36	; 0x24
   2a688:	mov	r0, r7
   2a68c:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   2a690:	cmp	r0, #0
   2a694:	blt	2a5b0 <strspn@plt+0x26ea0>
   2a698:	ldr	r9, [fp, #-36]	; 0xffffffdc
   2a69c:	mov	r8, sp
   2a6a0:	mov	r1, r7
   2a6a4:	add	r3, r9, #8
   2a6a8:	bic	r3, r3, #7
   2a6ac:	mov	r2, r9
   2a6b0:	sub	sp, sp, r3
   2a6b4:	mov	r0, sp
   2a6b8:	mov	r7, sp
   2a6bc:	bl	30c8 <memcpy@plt>
   2a6c0:	mov	r3, #0
   2a6c4:	mov	r2, sp
   2a6c8:	strb	r3, [sp, r9]
   2a6cc:	mov	r0, r4
   2a6d0:	mov	r1, #97	; 0x61
   2a6d4:	bl	29108 <strspn@plt+0x259f8>
   2a6d8:	cmp	r0, #0
   2a6dc:	bgt	2a6e8 <strspn@plt+0x26fd8>
   2a6e0:	b	2a6fc <strspn@plt+0x26fec>
   2a6e4:	beq	2a7cc <strspn@plt+0x270bc>
   2a6e8:	mov	r0, r4
   2a6ec:	mov	r1, r7
   2a6f0:	bl	2a344 <strspn@plt+0x26c34>
   2a6f4:	cmp	r0, #0
   2a6f8:	bge	2a6e4 <strspn@plt+0x26fd4>
   2a6fc:	mov	sp, r8
   2a700:	b	2a5b0 <strspn@plt+0x26ea0>
   2a704:	mov	r0, r4
   2a708:	mov	r2, #0
   2a70c:	bl	282f0 <strspn@plt+0x24be0>
   2a710:	cmp	r0, #0
   2a714:	ble	2a5b0 <strspn@plt+0x26ea0>
   2a718:	mov	r0, r4
   2a71c:	add	r1, r5, #1
   2a720:	bl	2a344 <strspn@plt+0x26c34>
   2a724:	cmp	r0, #0
   2a728:	movge	r0, #1
   2a72c:	b	2a5b0 <strspn@plt+0x26ea0>
   2a730:	mvn	r0, #21
   2a734:	b	2a5b0 <strspn@plt+0x26ea0>
   2a738:	bl	21d88 <strspn@plt+0x1e678>
   2a73c:	subs	r7, r0, #0
   2a740:	bne	2a5ac <strspn@plt+0x26e9c>
   2a744:	mov	r0, r4
   2a748:	ldr	r1, [r4, #320]	; 0x140
   2a74c:	bl	21fe8 <strspn@plt+0x1e8d8>
   2a750:	cmp	r0, #0
   2a754:	movne	r0, r7
   2a758:	bne	2a5b0 <strspn@plt+0x26ea0>
   2a75c:	mov	r0, r4
   2a760:	bl	21c28 <strspn@plt+0x1e518>
   2a764:	sub	r1, fp, #36	; 0x24
   2a768:	mov	r7, r0
   2a76c:	ldr	r0, [r0, #12]
   2a770:	ldr	r3, [r7, #4]
   2a774:	add	r0, r0, r3
   2a778:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   2a77c:	cmp	r0, #0
   2a780:	blt	2a5b0 <strspn@plt+0x26ea0>
   2a784:	ldr	r2, [r7, #12]
   2a788:	ldr	r3, [r7, #4]
   2a78c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2a790:	add	r7, r2, r3
   2a794:	mov	r0, r7
   2a798:	bl	34f4 <strnlen@plt>
   2a79c:	mov	r1, r7
   2a7a0:	add	r3, r0, #15
   2a7a4:	mov	r2, r0
   2a7a8:	bic	r3, r3, #7
   2a7ac:	sub	sp, sp, r3
   2a7b0:	mov	ip, sp
   2a7b4:	lsr	r3, ip, #3
   2a7b8:	strb	r5, [r0, r3, lsl #3]
   2a7bc:	lsl	r0, r3, #3
   2a7c0:	bl	30c8 <memcpy@plt>
   2a7c4:	mov	r5, r0
   2a7c8:	b	2a388 <strspn@plt+0x26c78>
   2a7cc:	mov	r0, r4
   2a7d0:	bl	28b30 <strspn@plt+0x25420>
   2a7d4:	cmp	r0, #0
   2a7d8:	blt	2a6fc <strspn@plt+0x26fec>
   2a7dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2a7e0:	mov	sp, r8
   2a7e4:	mov	r0, r4
   2a7e8:	add	r1, r1, #1
   2a7ec:	add	r1, r5, r1
   2a7f0:	bl	2a344 <strspn@plt+0x26c34>
   2a7f4:	cmp	r0, #0
   2a7f8:	movge	r0, #1
   2a7fc:	b	2a5b0 <strspn@plt+0x26ea0>
   2a800:	mov	r0, r4
   2a804:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2a808:	bl	29108 <strspn@plt+0x259f8>
   2a80c:	cmp	r0, #0
   2a810:	ble	2a5b0 <strspn@plt+0x26ea0>
   2a814:	mov	r0, r4
   2a818:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2a81c:	bl	2a344 <strspn@plt+0x26c34>
   2a820:	cmp	r0, #0
   2a824:	blt	2a5b0 <strspn@plt+0x26ea0>
   2a828:	beq	2a8b4 <strspn@plt+0x271a4>
   2a82c:	mov	r0, r4
   2a830:	bl	28b30 <strspn@plt+0x25420>
   2a834:	cmp	r0, #0
   2a838:	bge	2a718 <strspn@plt+0x27008>
   2a83c:	b	2a5b0 <strspn@plt+0x26ea0>
   2a840:	bl	314c <__stack_chk_fail@plt>
   2a844:	ldr	r0, [pc, #144]	; 2a8dc <strspn@plt+0x271cc>
   2a848:	movw	r2, #4635	; 0x121b
   2a84c:	ldr	r1, [pc, #140]	; 2a8e0 <strspn@plt+0x271d0>
   2a850:	ldr	r3, [pc, #140]	; 2a8e4 <strspn@plt+0x271d4>
   2a854:	add	r0, pc, r0
   2a858:	add	r1, pc, r1
   2a85c:	add	r3, pc, r3
   2a860:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a864:	mvn	r0, #0
   2a868:	b	2a5b0 <strspn@plt+0x26ea0>
   2a86c:	ldr	r0, [pc, #116]	; 2a8e8 <strspn@plt+0x271d8>
   2a870:	movw	r2, #4634	; 0x121a
   2a874:	ldr	r1, [pc, #112]	; 2a8ec <strspn@plt+0x271dc>
   2a878:	ldr	r3, [pc, #112]	; 2a8f0 <strspn@plt+0x271e0>
   2a87c:	add	r0, pc, r0
   2a880:	add	r1, pc, r1
   2a884:	add	r3, pc, r3
   2a888:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2a88c:	mvn	r0, #21
   2a890:	b	2a5b0 <strspn@plt+0x26ea0>
   2a894:	ldr	r0, [pc, #88]	; 2a8f4 <strspn@plt+0x271e4>
   2a898:	movw	r2, #4773	; 0x12a5
   2a89c:	ldr	r1, [pc, #84]	; 2a8f8 <strspn@plt+0x271e8>
   2a8a0:	ldr	r3, [pc, #84]	; 2a8fc <strspn@plt+0x271ec>
   2a8a4:	add	r0, pc, r0
   2a8a8:	add	r1, pc, r1
   2a8ac:	add	r3, pc, r3
   2a8b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2a8b4:	ldr	r0, [pc, #68]	; 2a900 <strspn@plt+0x271f0>
   2a8b8:	movw	r2, #4740	; 0x1284
   2a8bc:	ldr	r1, [pc, #64]	; 2a904 <strspn@plt+0x271f4>
   2a8c0:	ldr	r3, [pc, #64]	; 2a908 <strspn@plt+0x271f8>
   2a8c4:	add	r0, pc, r0
   2a8c8:	add	r1, pc, r1
   2a8cc:	add	r3, pc, r3
   2a8d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2a8d4:	andeq	r1, r4, r0, lsr #19
   2a8d8:	andeq	r0, r0, r8, lsr #5
   2a8dc:	andeq	r3, r2, r0, lsr r2
   2a8e0:	andeq	r4, r2, ip, ror #2
   2a8e4:	andeq	r3, r2, r4, ror lr
   2a8e8:	andeq	r8, r2, ip, lsl #21
   2a8ec:	andeq	r4, r2, r4, asr #2
   2a8f0:	andeq	r3, r2, ip, asr #28
   2a8f4:	ldrdeq	r4, [r2], -ip
   2a8f8:	andeq	r4, r2, ip, lsl r1
   2a8fc:	andeq	r3, r2, r4, lsr #28
   2a900:			; <UNDEFINED> instruction: 0x000246bc
   2a904:	strdeq	r4, [r2], -ip
   2a908:	andeq	r3, r2, r4, lsl #28
   2a90c:	ldr	ip, [pc, #780]	; 2ac20 <strspn@plt+0x27510>
   2a910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a914:	subs	r4, r0, #0
   2a918:	ldr	r0, [pc, #772]	; 2ac24 <strspn@plt+0x27514>
   2a91c:	add	ip, pc, ip
   2a920:	mov	r7, r3
   2a924:	sub	sp, sp, #28
   2a928:	mov	r5, r1
   2a92c:	mov	r8, r2
   2a930:	ldr	r6, [ip, r0]
   2a934:	mov	r1, ip
   2a938:	ldr	r3, [r6]
   2a93c:	str	r3, [sp, #20]
   2a940:	beq	2ab48 <strspn@plt+0x27438>
   2a944:	ldrb	r3, [r4, #240]	; 0xf0
   2a948:	tst	r3, #1
   2a94c:	beq	2ab98 <strspn@plt+0x27488>
   2a950:	mov	r0, r5
   2a954:	bl	2f2ec <sd_bus_creds_has_bounding_cap@@Base+0x19c4>
   2a958:	cmp	r0, #0
   2a95c:	beq	2ab70 <strspn@plt+0x27460>
   2a960:	cmp	r8, #0
   2a964:	beq	2aaf8 <strspn@plt+0x273e8>
   2a968:	cmp	r7, #0
   2a96c:	beq	2aad0 <strspn@plt+0x273c0>
   2a970:	ldr	r3, [r4, #244]	; 0xf4
   2a974:	ldrb	r3, [r3]
   2a978:	cmp	r3, #108	; 0x6c
   2a97c:	bne	2ab20 <strspn@plt+0x27410>
   2a980:	mov	r0, r4
   2a984:	mov	r1, #97	; 0x61
   2a988:	add	r2, sp, #12
   2a98c:	strb	r5, [sp, #12]
   2a990:	mov	r9, #0
   2a994:	strb	r9, [sp, #13]
   2a998:	bl	29108 <strspn@plt+0x259f8>
   2a99c:	cmp	r0, #0
   2a9a0:	ble	2aa10 <strspn@plt+0x27300>
   2a9a4:	mov	r0, r4
   2a9a8:	bl	21c28 <strspn@plt+0x1e518>
   2a9ac:	ldr	sl, [r4, #244]	; 0xf4
   2a9b0:	ldrb	r3, [sl, #3]
   2a9b4:	cmp	r3, #2
   2a9b8:	mov	fp, r0
   2a9bc:	beq	2aaa0 <strspn@plt+0x27390>
   2a9c0:	mov	r0, r5
   2a9c4:	bl	2f33c <sd_bus_creds_has_bounding_cap@@Base+0x1a14>
   2a9c8:	subs	r2, r0, #0
   2a9cc:	blt	2aac4 <strspn@plt+0x273b4>
   2a9d0:	ldrb	r1, [sl]
   2a9d4:	ldr	r3, [fp, #28]
   2a9d8:	cmp	r1, #108	; 0x6c
   2a9dc:	ldr	r5, [r3]
   2a9e0:	revne	r5, r5
   2a9e4:	cmp	r5, #0
   2a9e8:	streq	r2, [sp, #8]
   2a9ec:	bne	2aa28 <strspn@plt+0x27318>
   2a9f0:	mov	r0, r4
   2a9f4:	bl	28b30 <strspn@plt+0x25420>
   2a9f8:	subs	r9, r0, #0
   2a9fc:	blt	2aa48 <strspn@plt+0x27338>
   2aa00:	ldr	r3, [sp, #8]
   2aa04:	mov	r0, #1
   2aa08:	str	r3, [r8]
   2aa0c:	str	r5, [r7]
   2aa10:	ldr	r2, [sp, #20]
   2aa14:	ldr	r3, [r6]
   2aa18:	cmp	r2, r3
   2aa1c:	bne	2aacc <strspn@plt+0x273bc>
   2aa20:	add	sp, sp, #28
   2aa24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa28:	add	r3, sp, #8
   2aa2c:	mov	r0, r4
   2aa30:	str	r3, [sp]
   2aa34:	add	r1, r4, #320	; 0x140
   2aa38:	mov	r3, r5
   2aa3c:	bl	2743c <strspn@plt+0x23d2c>
   2aa40:	subs	r9, r0, #0
   2aa44:	bge	2a9f0 <strspn@plt+0x272e0>
   2aa48:	ldrb	r3, [r4, #240]	; 0xf0
   2aa4c:	tst	r3, #1
   2aa50:	beq	2abc0 <strspn@plt+0x274b0>
   2aa54:	ldr	r3, [r4, #400]	; 0x190
   2aa58:	cmp	r3, #0
   2aa5c:	beq	2abe0 <strspn@plt+0x274d0>
   2aa60:	mov	r0, r4
   2aa64:	bl	21c28 <strspn@plt+0x1e518>
   2aa68:	ldr	r2, [r4, #320]	; 0x140
   2aa6c:	ldr	r3, [r0, #16]
   2aa70:	cmp	r2, r3
   2aa74:	bcc	2ac00 <strspn@plt+0x274f0>
   2aa78:	str	r3, [r4, #320]	; 0x140
   2aa7c:	mov	r0, r4
   2aa80:	bl	21cbc <strspn@plt+0x1e5ac>
   2aa84:	mov	r0, r4
   2aa88:	bl	21c28 <strspn@plt+0x1e518>
   2aa8c:	ldr	r2, [r0, #8]
   2aa90:	mov	r3, r0
   2aa94:	mov	r0, r9
   2aa98:	str	r2, [r3, #4]
   2aa9c:	b	2aa10 <strspn@plt+0x27300>
   2aaa0:	add	r0, sp, #16
   2aaa4:	strb	r5, [sp, #16]
   2aaa8:	strb	r9, [sp, #17]
   2aaac:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   2aab0:	subs	r2, r0, #0
   2aab4:	ldrge	r5, [fp, #24]
   2aab8:	ldrge	r3, [fp, #20]
   2aabc:	rsbge	r5, r3, r5
   2aac0:	bge	2a9e4 <strspn@plt+0x272d4>
   2aac4:	mov	r0, r2
   2aac8:	b	2aa10 <strspn@plt+0x27300>
   2aacc:	bl	314c <__stack_chk_fail@plt>
   2aad0:	ldr	r0, [pc, #336]	; 2ac28 <strspn@plt+0x27518>
   2aad4:	movw	r2, #4808	; 0x12c8
   2aad8:	ldr	r1, [pc, #332]	; 2ac2c <strspn@plt+0x2751c>
   2aadc:	ldr	r3, [pc, #332]	; 2ac30 <strspn@plt+0x27520>
   2aae0:	add	r0, pc, r0
   2aae4:	add	r1, pc, r1
   2aae8:	add	r3, pc, r3
   2aaec:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2aaf0:	mvn	r0, #21
   2aaf4:	b	2aa10 <strspn@plt+0x27300>
   2aaf8:	ldr	r0, [pc, #308]	; 2ac34 <strspn@plt+0x27524>
   2aafc:	movw	r2, #4807	; 0x12c7
   2ab00:	ldr	r1, [pc, #304]	; 2ac38 <strspn@plt+0x27528>
   2ab04:	ldr	r3, [pc, #304]	; 2ac3c <strspn@plt+0x2752c>
   2ab08:	add	r0, pc, r0
   2ab0c:	add	r1, pc, r1
   2ab10:	add	r3, pc, r3
   2ab14:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ab18:	mvn	r0, #21
   2ab1c:	b	2aa10 <strspn@plt+0x27300>
   2ab20:	ldr	r0, [pc, #280]	; 2ac40 <strspn@plt+0x27530>
   2ab24:	movw	r2, #4809	; 0x12c9
   2ab28:	ldr	r1, [pc, #276]	; 2ac44 <strspn@plt+0x27534>
   2ab2c:	ldr	r3, [pc, #276]	; 2ac48 <strspn@plt+0x27538>
   2ab30:	add	r0, pc, r0
   2ab34:	add	r1, pc, r1
   2ab38:	add	r3, pc, r3
   2ab3c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ab40:	mvn	r0, #94	; 0x5e
   2ab44:	b	2aa10 <strspn@plt+0x27300>
   2ab48:	ldr	r0, [pc, #252]	; 2ac4c <strspn@plt+0x2753c>
   2ab4c:	movw	r2, #4804	; 0x12c4
   2ab50:	ldr	r1, [pc, #248]	; 2ac50 <strspn@plt+0x27540>
   2ab54:	ldr	r3, [pc, #248]	; 2ac54 <strspn@plt+0x27544>
   2ab58:	add	r0, pc, r0
   2ab5c:	add	r1, pc, r1
   2ab60:	add	r3, pc, r3
   2ab64:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ab68:	mvn	r0, #21
   2ab6c:	b	2aa10 <strspn@plt+0x27300>
   2ab70:	ldr	r0, [pc, #224]	; 2ac58 <strspn@plt+0x27548>
   2ab74:	movw	r2, #4806	; 0x12c6
   2ab78:	ldr	r1, [pc, #220]	; 2ac5c <strspn@plt+0x2754c>
   2ab7c:	ldr	r3, [pc, #220]	; 2ac60 <strspn@plt+0x27550>
   2ab80:	add	r0, pc, r0
   2ab84:	add	r1, pc, r1
   2ab88:	add	r3, pc, r3
   2ab8c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ab90:	mvn	r0, #21
   2ab94:	b	2aa10 <strspn@plt+0x27300>
   2ab98:	ldr	r0, [pc, #196]	; 2ac64 <strspn@plt+0x27554>
   2ab9c:	movw	r2, #4805	; 0x12c5
   2aba0:	ldr	r1, [pc, #192]	; 2ac68 <strspn@plt+0x27558>
   2aba4:	ldr	r3, [pc, #192]	; 2ac6c <strspn@plt+0x2755c>
   2aba8:	add	r0, pc, r0
   2abac:	add	r1, pc, r1
   2abb0:	add	r3, pc, r3
   2abb4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2abb8:	mvn	r0, #0
   2abbc:	b	2aa10 <strspn@plt+0x27300>
   2abc0:	ldr	r0, [pc, #168]	; 2ac70 <strspn@plt+0x27560>
   2abc4:	movw	r2, #4226	; 0x1082
   2abc8:	ldr	r1, [pc, #164]	; 2ac74 <strspn@plt+0x27564>
   2abcc:	ldr	r3, [pc, #164]	; 2ac78 <strspn@plt+0x27568>
   2abd0:	add	r0, pc, r0
   2abd4:	add	r1, pc, r1
   2abd8:	add	r3, pc, r3
   2abdc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2abe0:	ldr	r0, [pc, #148]	; 2ac7c <strspn@plt+0x2756c>
   2abe4:	movw	r2, #4227	; 0x1083
   2abe8:	ldr	r1, [pc, #144]	; 2ac80 <strspn@plt+0x27570>
   2abec:	ldr	r3, [pc, #144]	; 2ac84 <strspn@plt+0x27574>
   2abf0:	add	r0, pc, r0
   2abf4:	add	r1, pc, r1
   2abf8:	add	r3, pc, r3
   2abfc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2ac00:	ldr	r0, [pc, #128]	; 2ac88 <strspn@plt+0x27578>
   2ac04:	movw	r2, #4231	; 0x1087
   2ac08:	ldr	r1, [pc, #124]	; 2ac8c <strspn@plt+0x2757c>
   2ac0c:	ldr	r3, [pc, #124]	; 2ac90 <strspn@plt+0x27580>
   2ac10:	add	r0, pc, r0
   2ac14:	add	r1, pc, r1
   2ac18:	add	r3, pc, r3
   2ac1c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2ac20:	ldrdeq	r1, [r4], -ip
   2ac24:	andeq	r0, r0, r8, lsr #5
   2ac28:	andeq	pc, r1, r0, asr #24
   2ac2c:	andeq	r3, r2, r0, ror #29
   2ac30:	andeq	r4, r2, ip, lsl r6
   2ac34:	andeq	r4, r2, r0, lsl #9
   2ac38:			; <UNDEFINED> instruction: 0x00023eb8
   2ac3c:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2ac40:	andeq	r4, r2, ip, asr r4
   2ac44:	muleq	r2, r0, lr
   2ac48:	andeq	r4, r2, ip, asr #11
   2ac4c:			; <UNDEFINED> instruction: 0x000287b0
   2ac50:	andeq	r3, r2, r8, ror #28
   2ac54:	andeq	r4, r2, r4, lsr #11
   2ac58:	andeq	r4, r2, r8, lsr #6
   2ac5c:	andeq	r3, r2, r0, asr #28
   2ac60:	andeq	r4, r2, ip, ror r5
   2ac64:	ldrdeq	r2, [r2], -ip
   2ac68:	andeq	r3, r2, r8, lsl lr
   2ac6c:	andeq	r4, r2, r4, asr r5
   2ac70:			; <UNDEFINED> instruction: 0x00022eb4
   2ac74:	strdeq	r3, [r2], -r0
   2ac78:	strdeq	r3, [r2], -r0
   2ac7c:	andeq	r4, r2, r4, asr #4
   2ac80:	ldrdeq	r3, [r2], -r0
   2ac84:	ldrdeq	r3, [r2], -r0
   2ac88:	muleq	r2, r8, r3
   2ac8c:			; <UNDEFINED> instruction: 0x00023db0
   2ac90:			; <UNDEFINED> instruction: 0x000239b0
   2ac94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ac98:	sub	sp, sp, #76	; 0x4c
   2ac9c:	ldr	r1, [pc, #2564]	; 2b6a8 <strspn@plt+0x27f98>
   2aca0:	subs	r6, r0, #0
   2aca4:	ldr	r3, [pc, #2560]	; 2b6ac <strspn@plt+0x27f9c>
   2aca8:	add	r1, pc, r1
   2acac:	str	r1, [sp, #20]
   2acb0:	ldr	r2, [sp, #20]
   2acb4:	mov	r1, #0
   2acb8:	ldr	r3, [r2, r3]
   2acbc:	str	r1, [sp, #48]	; 0x30
   2acc0:	str	r1, [sp, #52]	; 0x34
   2acc4:	str	r3, [sp, #28]
   2acc8:	ldr	r3, [r3]
   2accc:	str	r3, [sp, #68]	; 0x44
   2acd0:	beq	2b654 <strspn@plt+0x27f44>
   2acd4:	ldr	r3, [r6, #244]	; 0xf4
   2acd8:	ldrb	r3, [r3, #3]
   2acdc:	cmp	r3, #2
   2ace0:	beq	2b304 <strspn@plt+0x27bf4>
   2ace4:	ldr	r2, [r6, #264]	; 0x108
   2ace8:	mov	fp, r1
   2acec:	ldr	r3, [r6, #260]	; 0x104
   2acf0:	str	r1, [sp, #32]
   2acf4:	str	r2, [r6, #268]	; 0x10c
   2acf8:	cmp	r3, #0
   2acfc:	mov	r8, #0
   2ad00:	str	r8, [sp, #44]	; 0x2c
   2ad04:	beq	2af98 <strspn@plt+0x27888>
   2ad08:	add	r9, sp, #44	; 0x2c
   2ad0c:	mov	r7, r8
   2ad10:	add	r1, sp, #64	; 0x40
   2ad14:	add	r2, sp, #56	; 0x38
   2ad18:	str	r1, [sp, #16]
   2ad1c:	str	r2, [sp, #24]
   2ad20:	str	r8, [sp, #36]	; 0x24
   2ad24:	ldr	r3, [r6, #244]	; 0xf4
   2ad28:	ldrb	r3, [r3, #3]
   2ad2c:	cmp	r3, #2
   2ad30:	bne	2ae5c <strspn@plt+0x2774c>
   2ad34:	ldr	r3, [sp, #32]
   2ad38:	cmp	r3, r7
   2ad3c:	bls	2af98 <strspn@plt+0x27888>
   2ad40:	cmp	r7, #0
   2ad44:	streq	r7, [sp, #44]	; 0x2c
   2ad48:	bne	2afd0 <strspn@plt+0x278c0>
   2ad4c:	mov	r2, #8
   2ad50:	add	lr, sp, #64	; 0x40
   2ad54:	mov	r3, r2
   2ad58:	str	lr, [sp]
   2ad5c:	mov	r0, r6
   2ad60:	mov	r1, r9
   2ad64:	bl	21dec <strspn@plt+0x1e6dc>
   2ad68:	cmp	r0, #0
   2ad6c:	blt	2b2f8 <strspn@plt+0x27be8>
   2ad70:	ldr	r3, [r6, #244]	; 0xf4
   2ad74:	ldr	r1, [sp, #64]	; 0x40
   2ad78:	ldrb	r2, [r3]
   2ad7c:	ldrd	r4, [r1]
   2ad80:	cmp	r2, #108	; 0x6c
   2ad84:	revne	r2, r4
   2ad88:	revne	r1, r5
   2ad8c:	movne	r5, r2
   2ad90:	movne	r4, r1
   2ad94:	ldrb	r3, [r3, #3]
   2ad98:	cmp	r3, #2
   2ad9c:	beq	2ae9c <strspn@plt+0x2778c>
   2ada0:	mov	r0, r6
   2ada4:	mov	r1, r9
   2ada8:	mov	r2, #0
   2adac:	add	r3, sp, #56	; 0x38
   2adb0:	bl	22a4c <strspn@plt+0x1f33c>
   2adb4:	cmp	r0, #0
   2adb8:	blt	2b2f8 <strspn@plt+0x27be8>
   2adbc:	cmp	r5, #0
   2adc0:	cmpeq	r4, #9
   2adc4:	mov	sl, #0
   2adc8:	mvn	r3, #0
   2adcc:	bhi	2af4c <strspn@plt+0x2783c>
   2add0:	cmp	r4, #9
   2add4:	addls	pc, pc, r4, lsl #2
   2add8:	b	2af4c <strspn@plt+0x2783c>
   2addc:	b	2ae30 <strspn@plt+0x27720>
   2ade0:	b	2b25c <strspn@plt+0x27b4c>
   2ade4:	b	2b228 <strspn@plt+0x27b18>
   2ade8:	b	2b1f4 <strspn@plt+0x27ae4>
   2adec:	b	2b198 <strspn@plt+0x27a88>
   2adf0:	b	2b120 <strspn@plt+0x27a10>
   2adf4:	b	2b0ec <strspn@plt+0x279dc>
   2adf8:	b	2b044 <strspn@plt+0x27934>
   2adfc:	b	2ae04 <strspn@plt+0x276f4>
   2ae00:	b	2aff4 <strspn@plt+0x278e4>
   2ae04:	ldr	r2, [r6, #244]	; 0xf4
   2ae08:	ldrb	r2, [r2, #3]
   2ae0c:	cmp	r2, #2
   2ae10:	beq	2ae30 <strspn@plt+0x27720>
   2ae14:	ldr	r2, [r6, #352]	; 0x160
   2ae18:	cmp	r2, #0
   2ae1c:	bne	2ae30 <strspn@plt+0x27720>
   2ae20:	ldr	r2, [sp, #56]	; 0x38
   2ae24:	ldrb	r1, [r2]
   2ae28:	cmp	r1, #103	; 0x67
   2ae2c:	beq	2b2a8 <strspn@plt+0x27b98>
   2ae30:	mvn	r4, #73	; 0x49
   2ae34:	mov	r0, sl
   2ae38:	bl	3080 <free@plt>
   2ae3c:	ldr	r1, [sp, #28]
   2ae40:	mov	r0, r4
   2ae44:	ldr	r2, [sp, #68]	; 0x44
   2ae48:	ldr	r3, [r1]
   2ae4c:	cmp	r2, r3
   2ae50:	bne	2b650 <strspn@plt+0x27f40>
   2ae54:	add	sp, sp, #76	; 0x4c
   2ae58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ae5c:	add	r0, sp, #64	; 0x40
   2ae60:	mov	r1, r9
   2ae64:	str	r0, [sp]
   2ae68:	mov	r2, #8
   2ae6c:	mov	r0, r6
   2ae70:	mov	r3, #1
   2ae74:	bl	21dec <strspn@plt+0x1e6dc>
   2ae78:	cmp	r0, #0
   2ae7c:	blt	2b2f8 <strspn@plt+0x27be8>
   2ae80:	ldr	r3, [r6, #244]	; 0xf4
   2ae84:	mov	r5, #0
   2ae88:	ldr	r2, [sp, #64]	; 0x40
   2ae8c:	ldrb	r3, [r3, #3]
   2ae90:	ldrb	r4, [r2]
   2ae94:	cmp	r3, #2
   2ae98:	bne	2ada0 <strspn@plt+0x27690>
   2ae9c:	ldr	r0, [sp, #52]	; 0x34
   2aea0:	mov	r1, fp
   2aea4:	add	r0, r0, r8
   2aea8:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   2aeac:	ldr	ip, [sp, #44]	; 0x2c
   2aeb0:	cmp	r0, ip
   2aeb4:	bcc	2b5fc <strspn@plt+0x27eec>
   2aeb8:	add	ip, ip, #7
   2aebc:	add	r1, sp, #72	; 0x48
   2aec0:	bic	ip, ip, #7
   2aec4:	add	r2, sp, #64	; 0x40
   2aec8:	rsb	sl, ip, r0
   2aecc:	str	r2, [sp]
   2aed0:	mov	r0, r6
   2aed4:	str	ip, [r1, #-12]!
   2aed8:	mov	r3, sl
   2aedc:	mov	r2, #1
   2aee0:	str	ip, [sp, #44]	; 0x2c
   2aee4:	bl	21dec <strspn@plt+0x1e6dc>
   2aee8:	cmp	r0, #0
   2aeec:	blt	2b2f8 <strspn@plt+0x27be8>
   2aef0:	ldr	ip, [sp, #64]	; 0x40
   2aef4:	mov	r1, #0
   2aef8:	mov	r2, sl
   2aefc:	mov	r0, ip
   2af00:	str	ip, [sp, #12]
   2af04:	bl	33d4 <memrchr@plt>
   2af08:	ldr	ip, [sp, #12]
   2af0c:	subs	r3, r0, #0
   2af10:	beq	2b5fc <strspn@plt+0x27eec>
   2af14:	add	r0, r3, #1
   2af18:	str	r3, [sp, #12]
   2af1c:	rsb	r1, r0, ip
   2af20:	add	r1, r1, sl
   2af24:	bl	31ac <__strndup@plt>
   2af28:	ldr	r3, [sp, #12]
   2af2c:	subs	sl, r0, #0
   2af30:	beq	2b604 <strspn@plt+0x27ef4>
   2af34:	ldr	r2, [sp, #64]	; 0x40
   2af38:	cmp	r5, #0
   2af3c:	cmpeq	r4, #9
   2af40:	str	sl, [sp, #56]	; 0x38
   2af44:	rsb	r3, r2, r3
   2af48:	bls	2add0 <strspn@plt+0x276c0>
   2af4c:	ldr	r3, [r6, #244]	; 0xf4
   2af50:	ldrb	r3, [r3, #3]
   2af54:	cmp	r3, #2
   2af58:	beq	2af78 <strspn@plt+0x27868>
   2af5c:	mov	r0, r6
   2af60:	mov	r1, r9
   2af64:	mvn	r2, #0
   2af68:	add	r3, sp, #56	; 0x38
   2af6c:	bl	22d78 <strspn@plt+0x1f668>
   2af70:	cmp	r0, #0
   2af74:	blt	2b2f0 <strspn@plt+0x27be0>
   2af78:	mov	r0, sl
   2af7c:	add	r7, r7, #1
   2af80:	bl	3080 <free@plt>
   2af84:	ldr	r2, [r6, #260]	; 0x104
   2af88:	ldr	r3, [sp, #44]	; 0x2c
   2af8c:	add	r8, r8, fp
   2af90:	cmp	r2, r3
   2af94:	bhi	2ad24 <strspn@plt+0x27614>
   2af98:	ldr	r2, [r6, #332]	; 0x14c
   2af9c:	ldr	r3, [sp, #48]	; 0x30
   2afa0:	cmp	r2, r3
   2afa4:	bne	2b378 <strspn@plt+0x27c68>
   2afa8:	ldr	r4, [r6, #244]	; 0xf4
   2afac:	ldrb	r3, [r4, #1]
   2afb0:	sub	r3, r3, #1
   2afb4:	cmp	r3, #3
   2afb8:	addls	pc, pc, r3, lsl #2
   2afbc:	b	2b520 <strspn@plt+0x27e10>
   2afc0:	b	2b5b8 <strspn@plt+0x27ea8>
   2afc4:	b	2b5a8 <strspn@plt+0x27e98>
   2afc8:	b	2b508 <strspn@plt+0x27df8>
   2afcc:	b	2b5e0 <strspn@plt+0x27ed0>
   2afd0:	ldr	r3, [sp, #52]	; 0x34
   2afd4:	rsb	r0, fp, r8
   2afd8:	mov	r1, fp
   2afdc:	add	r0, r3, r0
   2afe0:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   2afe4:	add	r0, r0, #7
   2afe8:	bic	r3, r0, #7
   2afec:	str	r3, [sp, #44]	; 0x2c
   2aff0:	b	2ad4c <strspn@plt+0x2763c>
   2aff4:	ldr	r1, [sp, #36]	; 0x24
   2aff8:	cmp	r1, #0
   2affc:	bne	2ae30 <strspn@plt+0x27720>
   2b000:	ldr	r2, [sp, #56]	; 0x38
   2b004:	ldrb	r1, [r2]
   2b008:	cmp	r1, #117	; 0x75
   2b00c:	bne	2ae30 <strspn@plt+0x27720>
   2b010:	ldrb	r2, [r2, #1]
   2b014:	cmp	r2, #0
   2b018:	bne	2ae30 <strspn@plt+0x27720>
   2b01c:	mov	r2, r3
   2b020:	mov	r0, r6
   2b024:	mov	r1, r9
   2b028:	add	r3, sp, #48	; 0x30
   2b02c:	bl	220c0 <strspn@plt+0x1e9b0>
   2b030:	cmp	r0, #0
   2b034:	blt	2ae30 <strspn@plt+0x27720>
   2b038:	mov	r2, #1
   2b03c:	str	r2, [sp, #36]	; 0x24
   2b040:	b	2af78 <strspn@plt+0x27868>
   2b044:	ldr	r2, [r6, #32]
   2b048:	cmp	r2, #0
   2b04c:	bne	2ae30 <strspn@plt+0x27720>
   2b050:	ldr	r2, [sp, #56]	; 0x38
   2b054:	ldrb	r1, [r2]
   2b058:	cmp	r1, #115	; 0x73
   2b05c:	bne	2ae30 <strspn@plt+0x27720>
   2b060:	ldrb	r2, [r2, #1]
   2b064:	cmp	r2, #0
   2b068:	bne	2ae30 <strspn@plt+0x27720>
   2b06c:	ldr	r1, [pc, #1596]	; 2b6b0 <strspn@plt+0x27fa0>
   2b070:	add	ip, r6, #32
   2b074:	ldr	lr, [sp, #20]
   2b078:	mov	r0, r6
   2b07c:	mov	r2, r9
   2b080:	ldr	r1, [lr, r1]
   2b084:	str	ip, [sp]
   2b088:	bl	22bdc <strspn@plt+0x1f4cc>
   2b08c:	cmp	r0, #0
   2b090:	blt	2b2f0 <strspn@plt+0x27be0>
   2b094:	ldr	r3, [r6, #32]
   2b098:	ldrb	r2, [r3]
   2b09c:	cmp	r2, #58	; 0x3a
   2b0a0:	bne	2af78 <strspn@plt+0x27868>
   2b0a4:	ldr	r1, [r6, #4]
   2b0a8:	ldrb	r2, [r1, #24]
   2b0ac:	tst	r2, #4
   2b0b0:	beq	2af78 <strspn@plt+0x27868>
   2b0b4:	tst	r2, #1
   2b0b8:	bne	2af78 <strspn@plt+0x27868>
   2b0bc:	mov	r2, #392	; 0x188
   2b0c0:	str	r3, [r6, #172]	; 0xac
   2b0c4:	ldrd	r0, [r1, r2]
   2b0c8:	mov	r3, #0
   2b0cc:	ldrd	r4, [r6, #56]	; 0x38
   2b0d0:	mov	r2, #268435456	; 0x10000000
   2b0d4:	and	r3, r3, r1
   2b0d8:	and	r2, r2, r0
   2b0dc:	orr	r4, r4, r2
   2b0e0:	orr	r5, r5, r3
   2b0e4:	strd	r4, [r6, #56]	; 0x38
   2b0e8:	b	2af78 <strspn@plt+0x27868>
   2b0ec:	ldr	r2, [r6, #28]
   2b0f0:	cmp	r2, #0
   2b0f4:	bne	2ae30 <strspn@plt+0x27720>
   2b0f8:	ldr	r2, [sp, #56]	; 0x38
   2b0fc:	ldrb	r1, [r2]
   2b100:	cmp	r1, #115	; 0x73
   2b104:	bne	2ae30 <strspn@plt+0x27720>
   2b108:	ldrb	r2, [r2, #1]
   2b10c:	cmp	r2, #0
   2b110:	bne	2ae30 <strspn@plt+0x27720>
   2b114:	ldr	r1, [pc, #1428]	; 2b6b0 <strspn@plt+0x27fa0>
   2b118:	add	ip, r6, #28
   2b11c:	b	2b28c <strspn@plt+0x27b7c>
   2b120:	ldrd	r0, [r6, #8]
   2b124:	orrs	r2, r0, r1
   2b128:	bne	2ae30 <strspn@plt+0x27720>
   2b12c:	ldr	r2, [r6, #244]	; 0xf4
   2b130:	ldrb	r2, [r2, #3]
   2b134:	cmp	r2, #2
   2b138:	ldr	r2, [sp, #56]	; 0x38
   2b13c:	ldrb	r1, [r2]
   2b140:	beq	2b380 <strspn@plt+0x27c70>
   2b144:	cmp	r1, #117	; 0x75
   2b148:	bne	2ae30 <strspn@plt+0x27720>
   2b14c:	ldrb	r2, [r2, #1]
   2b150:	cmp	r2, #0
   2b154:	bne	2ae30 <strspn@plt+0x27720>
   2b158:	mov	r2, r3
   2b15c:	mov	r0, r6
   2b160:	mov	r1, r9
   2b164:	add	r3, sp, #64	; 0x40
   2b168:	bl	220c0 <strspn@plt+0x1e9b0>
   2b16c:	cmp	r0, #0
   2b170:	blt	2b2f0 <strspn@plt+0x27be0>
   2b174:	ldr	r1, [sp, #64]	; 0x40
   2b178:	mov	lr, #0
   2b17c:	mov	r3, lr
   2b180:	str	lr, [r6, #12]
   2b184:	mov	r2, r1
   2b188:	str	r1, [r6, #8]
   2b18c:	orrs	r0, r2, r3
   2b190:	bne	2af78 <strspn@plt+0x27868>
   2b194:	b	2ae30 <strspn@plt+0x27720>
   2b198:	ldr	r2, [r6, #36]	; 0x24
   2b19c:	cmp	r2, #0
   2b1a0:	bne	2ae30 <strspn@plt+0x27720>
   2b1a4:	ldr	r2, [sp, #56]	; 0x38
   2b1a8:	ldrb	r1, [r2]
   2b1ac:	cmp	r1, #115	; 0x73
   2b1b0:	bne	2ae30 <strspn@plt+0x27720>
   2b1b4:	ldrb	r2, [r2, #1]
   2b1b8:	cmp	r2, #0
   2b1bc:	bne	2ae30 <strspn@plt+0x27720>
   2b1c0:	ldr	r1, [pc, #1260]	; 2b6b4 <strspn@plt+0x27fa4>
   2b1c4:	add	ip, r6, #36	; 0x24
   2b1c8:	ldr	lr, [sp, #20]
   2b1cc:	mov	r0, r6
   2b1d0:	mov	r2, r9
   2b1d4:	ldr	r1, [lr, r1]
   2b1d8:	str	ip, [sp]
   2b1dc:	bl	22bdc <strspn@plt+0x1f4cc>
   2b1e0:	cmp	r0, #0
   2b1e4:	blt	2b2f0 <strspn@plt+0x27be0>
   2b1e8:	mvn	r3, #0
   2b1ec:	str	r3, [r6, #44]	; 0x2c
   2b1f0:	b	2af78 <strspn@plt+0x27868>
   2b1f4:	ldr	r2, [r6, #24]
   2b1f8:	cmp	r2, #0
   2b1fc:	bne	2ae30 <strspn@plt+0x27720>
   2b200:	ldr	r2, [sp, #56]	; 0x38
   2b204:	ldrb	r1, [r2]
   2b208:	cmp	r1, #115	; 0x73
   2b20c:	bne	2ae30 <strspn@plt+0x27720>
   2b210:	ldrb	r2, [r2, #1]
   2b214:	cmp	r2, #0
   2b218:	bne	2ae30 <strspn@plt+0x27720>
   2b21c:	ldr	r1, [pc, #1172]	; 2b6b8 <strspn@plt+0x27fa8>
   2b220:	add	ip, r6, #24
   2b224:	b	2b28c <strspn@plt+0x27b7c>
   2b228:	ldr	r2, [r6, #20]
   2b22c:	cmp	r2, #0
   2b230:	bne	2ae30 <strspn@plt+0x27720>
   2b234:	ldr	r2, [sp, #56]	; 0x38
   2b238:	ldrb	r1, [r2]
   2b23c:	cmp	r1, #115	; 0x73
   2b240:	bne	2ae30 <strspn@plt+0x27720>
   2b244:	ldrb	r2, [r2, #1]
   2b248:	cmp	r2, #0
   2b24c:	bne	2ae30 <strspn@plt+0x27720>
   2b250:	ldr	r1, [pc, #1116]	; 2b6b4 <strspn@plt+0x27fa4>
   2b254:	add	ip, r6, #20
   2b258:	b	2b28c <strspn@plt+0x27b7c>
   2b25c:	ldr	r2, [r6, #16]
   2b260:	cmp	r2, #0
   2b264:	bne	2ae30 <strspn@plt+0x27720>
   2b268:	ldr	r2, [sp, #56]	; 0x38
   2b26c:	ldrb	r1, [r2]
   2b270:	cmp	r1, #111	; 0x6f
   2b274:	bne	2ae30 <strspn@plt+0x27720>
   2b278:	ldrb	r2, [r2, #1]
   2b27c:	cmp	r2, #0
   2b280:	bne	2ae30 <strspn@plt+0x27720>
   2b284:	ldr	r1, [pc, #1072]	; 2b6bc <strspn@plt+0x27fac>
   2b288:	add	ip, r6, #16
   2b28c:	ldr	lr, [sp, #20]
   2b290:	mov	r0, r6
   2b294:	mov	r2, r9
   2b298:	ldr	r1, [lr, r1]
   2b29c:	str	ip, [sp]
   2b2a0:	bl	22bdc <strspn@plt+0x1f4cc>
   2b2a4:	b	2af70 <strspn@plt+0x27860>
   2b2a8:	ldrb	r2, [r2, #1]
   2b2ac:	cmp	r2, #0
   2b2b0:	bne	2ae30 <strspn@plt+0x27720>
   2b2b4:	mov	r2, r3
   2b2b8:	mov	r0, r6
   2b2bc:	mov	r1, r9
   2b2c0:	add	r3, sp, #64	; 0x40
   2b2c4:	bl	22a4c <strspn@plt+0x1f33c>
   2b2c8:	cmp	r0, #0
   2b2cc:	blt	2b2f0 <strspn@plt+0x27be0>
   2b2d0:	ldr	r0, [sp, #64]	; 0x40
   2b2d4:	bl	341c <__strdup@plt>
   2b2d8:	subs	r4, r0, #0
   2b2dc:	beq	2b640 <strspn@plt+0x27f30>
   2b2e0:	ldr	r0, [r6, #352]	; 0x160
   2b2e4:	bl	3080 <free@plt>
   2b2e8:	str	r4, [r6, #352]	; 0x160
   2b2ec:	b	2af78 <strspn@plt+0x27868>
   2b2f0:	mov	r4, r0
   2b2f4:	b	2ae34 <strspn@plt+0x27724>
   2b2f8:	mov	r4, r0
   2b2fc:	mov	sl, #0
   2b300:	b	2ae34 <strspn@plt+0x27724>
   2b304:	ldr	r3, [r6, #260]	; 0x104
   2b308:	ldr	r0, [r6, #264]	; 0x108
   2b30c:	add	r3, r3, #7
   2b310:	bic	r3, r3, #7
   2b314:	add	r0, r0, #16
   2b318:	add	r0, r0, r3
   2b31c:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   2b320:	ldr	r5, [r6, #256]	; 0x100
   2b324:	add	r3, r0, #1
   2b328:	cmp	r5, r3
   2b32c:	bcc	2b378 <strspn@plt+0x27c68>
   2b330:	sub	r3, r5, #1
   2b334:	ldr	ip, [r6, #248]	; 0xf8
   2b338:	rsb	r3, r0, r3
   2b33c:	adds	r4, ip, r3
   2b340:	bcs	2b378 <strspn@plt+0x27c68>
   2b344:	ldrb	r3, [ip, r3]
   2b348:	cmp	r3, #0
   2b34c:	subne	r3, r4, #1
   2b350:	subne	r1, ip, #1
   2b354:	bne	2b36c <strspn@plt+0x27c5c>
   2b358:	b	2b3f8 <strspn@plt+0x27ce8>
   2b35c:	ldrb	r2, [r4]
   2b360:	sub	r3, r3, #1
   2b364:	cmp	r2, #0
   2b368:	beq	2b3f8 <strspn@plt+0x27ce8>
   2b36c:	cmp	r3, r1
   2b370:	mov	r4, r3
   2b374:	bne	2b35c <strspn@plt+0x27c4c>
   2b378:	mvn	r4, #73	; 0x49
   2b37c:	b	2ae3c <strspn@plt+0x2772c>
   2b380:	cmp	r1, #116	; 0x74
   2b384:	bne	2ae30 <strspn@plt+0x27720>
   2b388:	ldrb	r2, [r2, #1]
   2b38c:	cmp	r2, #0
   2b390:	bne	2ae30 <strspn@plt+0x27720>
   2b394:	cmp	r3, #8
   2b398:	bne	2ae30 <strspn@plt+0x27720>
   2b39c:	mov	r2, r3
   2b3a0:	mov	r0, r6
   2b3a4:	add	r3, sp, #64	; 0x40
   2b3a8:	mov	r1, r9
   2b3ac:	str	r3, [sp]
   2b3b0:	mov	r3, r2
   2b3b4:	bl	21dec <strspn@plt+0x1e6dc>
   2b3b8:	cmp	r0, #0
   2b3bc:	blt	2b2f0 <strspn@plt+0x27be0>
   2b3c0:	ldr	r2, [r6, #244]	; 0xf4
   2b3c4:	ldr	r3, [sp, #64]	; 0x40
   2b3c8:	ldrb	r1, [r2]
   2b3cc:	ldr	r2, [r3]
   2b3d0:	cmp	r1, #108	; 0x6c
   2b3d4:	ldr	r1, [r3, #4]
   2b3d8:	moveq	r0, r2
   2b3dc:	revne	r0, r1
   2b3e0:	revne	r1, r2
   2b3e4:	mov	r2, r0
   2b3e8:	str	r0, [r6, #8]
   2b3ec:	mov	r3, r1
   2b3f0:	str	r1, [r6, #12]
   2b3f4:	b	2b18c <strspn@plt+0x27a7c>
   2b3f8:	add	r3, ip, r5
   2b3fc:	mvn	r1, r0
   2b400:	rsb	r3, r4, r3
   2b404:	add	r0, r4, #1
   2b408:	add	r1, r1, r3
   2b40c:	bl	31ac <__strndup@plt>
   2b410:	subs	r5, r0, #0
   2b414:	beq	2b648 <strspn@plt+0x27f38>
   2b418:	ldr	r0, [r6, #352]	; 0x160
   2b41c:	bl	3080 <free@plt>
   2b420:	ldr	r0, [r6, #248]	; 0xf8
   2b424:	ldr	r2, [r6, #256]	; 0x100
   2b428:	mov	r1, #0
   2b42c:	ldr	r3, [r6, #264]	; 0x108
   2b430:	add	r2, r0, r2
   2b434:	str	r5, [r6, #352]	; 0x160
   2b438:	rsb	r4, r2, r4
   2b43c:	ldr	r0, [r6, #260]	; 0x104
   2b440:	add	r3, r4, r3
   2b444:	str	r3, [r6, #268]	; 0x10c
   2b448:	bl	34d48 <sd_bus_creds_has_bounding_cap@@Base+0x7420>
   2b44c:	ldr	r3, [r6, #260]	; 0x104
   2b450:	subs	fp, r0, #0
   2b454:	streq	fp, [sp, #32]
   2b458:	beq	2acf8 <strspn@plt+0x275e8>
   2b45c:	add	r5, sp, #72	; 0x48
   2b460:	rsb	r3, fp, r3
   2b464:	add	r2, sp, #64	; 0x40
   2b468:	mov	r0, r6
   2b46c:	str	r2, [sp]
   2b470:	mov	r2, #1
   2b474:	str	r3, [r5, #-28]!	; 0xffffffe4
   2b478:	mov	r3, fp
   2b47c:	mov	r1, r5
   2b480:	bl	21dec <strspn@plt+0x1e6dc>
   2b484:	cmp	r0, #0
   2b488:	blt	2b638 <strspn@plt+0x27f28>
   2b48c:	ldr	r0, [sp, #64]	; 0x40
   2b490:	mov	r1, fp
   2b494:	bl	34d70 <sd_bus_creds_has_bounding_cap@@Base+0x7448>
   2b498:	ldr	r3, [r6, #260]	; 0x104
   2b49c:	rsb	r2, fp, r3
   2b4a0:	cmp	r0, r2
   2b4a4:	mov	r7, r0
   2b4a8:	bcs	2b378 <strspn@plt+0x27c68>
   2b4ac:	rsb	r4, r0, r3
   2b4b0:	mov	r1, fp
   2b4b4:	mov	r0, r4
   2b4b8:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   2b4bc:	cmp	r1, #0
   2b4c0:	bne	2b378 <strspn@plt+0x27c68>
   2b4c4:	add	r2, sp, #52	; 0x34
   2b4c8:	mov	r1, r5
   2b4cc:	str	r2, [sp]
   2b4d0:	mov	r3, r4
   2b4d4:	mov	r0, r6
   2b4d8:	mov	r2, #1
   2b4dc:	str	r7, [sp, #44]	; 0x2c
   2b4e0:	bl	21dec <strspn@plt+0x1e6dc>
   2b4e4:	cmp	r0, #0
   2b4e8:	blt	2b638 <strspn@plt+0x27f28>
   2b4ec:	ldr	r4, [r6, #260]	; 0x104
   2b4f0:	mov	r1, fp
   2b4f4:	rsb	r0, r7, r4
   2b4f8:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   2b4fc:	mov	r3, r4
   2b500:	str	r0, [sp, #32]
   2b504:	b	2acf8 <strspn@plt+0x275e8>
   2b508:	ldrd	r2, [r6, #8]
   2b50c:	orrs	r1, r2, r3
   2b510:	beq	2b378 <strspn@plt+0x27c68>
   2b514:	ldr	r3, [r6, #36]	; 0x24
   2b518:	cmp	r3, #0
   2b51c:	beq	2b378 <strspn@plt+0x27c68>
   2b520:	ldr	r0, [r6, #16]
   2b524:	ldr	r1, [pc, #404]	; 2b6c0 <strspn@plt+0x27fb0>
   2b528:	add	r1, pc, r1
   2b52c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2b530:	cmp	r0, #0
   2b534:	bne	2b378 <strspn@plt+0x27c68>
   2b538:	ldr	r5, [pc, #388]	; 2b6c4 <strspn@plt+0x27fb4>
   2b53c:	ldr	r0, [r6, #20]
   2b540:	add	r5, pc, r5
   2b544:	mov	r1, r5
   2b548:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2b54c:	cmp	r0, #0
   2b550:	bne	2b378 <strspn@plt+0x27c68>
   2b554:	mov	r1, r5
   2b558:	ldr	r0, [r6, #32]
   2b55c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2b560:	cmp	r0, #0
   2b564:	bne	2b378 <strspn@plt+0x27c68>
   2b568:	ldr	r2, [r6, #268]	; 0x10c
   2b56c:	str	r2, [r6, #364]	; 0x16c
   2b570:	ldrb	r3, [r4, #3]
   2b574:	cmp	r3, #2
   2b578:	beq	2b60c <strspn@plt+0x27efc>
   2b57c:	ldrb	r3, [r4, #1]
   2b580:	cmp	r3, #3
   2b584:	movne	r4, #0
   2b588:	bne	2ae3c <strspn@plt+0x2772c>
   2b58c:	ldr	r1, [pc, #308]	; 2b6c8 <strspn@plt+0x27fb8>
   2b590:	mov	r0, r6
   2b594:	add	r2, r6, #40	; 0x28
   2b598:	mov	r4, #0
   2b59c:	add	r1, pc, r1
   2b5a0:	bl	2a22c <strspn@plt+0x26b1c>
   2b5a4:	b	2ae3c <strspn@plt+0x2772c>
   2b5a8:	ldrd	r2, [r6, #8]
   2b5ac:	orrs	r0, r2, r3
   2b5b0:	bne	2b520 <strspn@plt+0x27e10>
   2b5b4:	b	2b378 <strspn@plt+0x27c68>
   2b5b8:	ldr	r0, [r6, #16]
   2b5bc:	cmp	r0, #0
   2b5c0:	beq	2b378 <strspn@plt+0x27c68>
   2b5c4:	ldr	r3, [r6, #24]
   2b5c8:	cmp	r3, #0
   2b5cc:	beq	2b378 <strspn@plt+0x27c68>
   2b5d0:	ldrd	r2, [r6, #8]
   2b5d4:	orrs	r1, r2, r3
   2b5d8:	beq	2b524 <strspn@plt+0x27e14>
   2b5dc:	b	2b378 <strspn@plt+0x27c68>
   2b5e0:	ldr	r0, [r6, #16]
   2b5e4:	cmp	r0, #0
   2b5e8:	beq	2b378 <strspn@plt+0x27c68>
   2b5ec:	ldr	r3, [r6, #20]
   2b5f0:	cmp	r3, #0
   2b5f4:	bne	2b5c4 <strspn@plt+0x27eb4>
   2b5f8:	b	2b378 <strspn@plt+0x27c68>
   2b5fc:	mvn	r4, #73	; 0x49
   2b600:	b	2b2fc <strspn@plt+0x27bec>
   2b604:	mvn	r4, #11
   2b608:	b	2b2fc <strspn@plt+0x27bec>
   2b60c:	ldr	r1, [r6, #352]	; 0x160
   2b610:	add	r0, r6, #372	; 0x174
   2b614:	add	r3, r6, #376	; 0x178
   2b618:	str	r0, [sp]
   2b61c:	str	r3, [sp, #4]
   2b620:	mov	r0, r6
   2b624:	add	r3, r6, #388	; 0x184
   2b628:	bl	27604 <strspn@plt+0x23ef4>
   2b62c:	cmp	r0, #0
   2b630:	ldrge	r4, [r6, #244]	; 0xf4
   2b634:	bge	2b57c <strspn@plt+0x27e6c>
   2b638:	mov	r4, r0
   2b63c:	b	2ae3c <strspn@plt+0x2772c>
   2b640:	mvn	r4, #11
   2b644:	b	2ae34 <strspn@plt+0x27724>
   2b648:	mvn	r4, #11
   2b64c:	b	2ae3c <strspn@plt+0x2772c>
   2b650:	bl	314c <__stack_chk_fail@plt>
   2b654:	ldr	r0, [pc, #112]	; 2b6cc <strspn@plt+0x27fbc>
   2b658:	movw	r2, #5165	; 0x142d
   2b65c:	ldr	r1, [pc, #108]	; 2b6d0 <strspn@plt+0x27fc0>
   2b660:	ldr	r3, [pc, #108]	; 2b6d4 <strspn@plt+0x27fc4>
   2b664:	add	r0, pc, r0
   2b668:	add	r1, pc, r1
   2b66c:	add	r3, pc, r3
   2b670:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2b674:	mov	r4, r0
   2b678:	mov	r0, sl
   2b67c:	bl	3080 <free@plt>
   2b680:	mov	r0, r4
   2b684:	bl	36a4 <_Unwind_Resume@plt>
   2b688:	mov	r4, r0
   2b68c:	mov	sl, #0
   2b690:	b	2b678 <strspn@plt+0x27f68>
   2b694:	b	2b688 <strspn@plt+0x27f78>
   2b698:	b	2b688 <strspn@plt+0x27f78>
   2b69c:	b	2b688 <strspn@plt+0x27f78>
   2b6a0:	b	2b688 <strspn@plt+0x27f78>
   2b6a4:	b	2b688 <strspn@plt+0x27f78>
   2b6a8:	andeq	r1, r4, r0, asr r0
   2b6ac:	andeq	r0, r0, r8, lsr #5
   2b6b0:	andeq	r0, r0, r0, asr #5
   2b6b4:	andeq	r0, r0, ip, asr #5
   2b6b8:			; <UNDEFINED> instruction: 0x000002bc
   2b6bc:			; <UNDEFINED> instruction: 0x000002b0
   2b6c0:	andeq	r0, r2, r8, ror sl
   2b6c4:	andeq	sp, r1, r4, asr #24
   2b6c8:	andeq	r5, r2, r4, lsr r9
   2b6cc:	andeq	r7, r2, r4, lsr #25
   2b6d0:	andeq	r3, r2, ip, asr r3
   2b6d4:	andeq	r3, r2, r4, ror #2
   2b6d8:	ldr	ip, [pc, #296]	; 2b808 <strspn@plt+0x280f8>
   2b6dc:	push	{r4, r5, r6, r7, r8, r9, lr}
   2b6e0:	add	ip, pc, ip
   2b6e4:	ldr	r6, [pc, #288]	; 2b80c <strspn@plt+0x280fc>
   2b6e8:	sub	sp, sp, #44	; 0x2c
   2b6ec:	mov	lr, #0
   2b6f0:	mov	r5, r1
   2b6f4:	ldr	r7, [sp, #80]	; 0x50
   2b6f8:	mov	r4, r2
   2b6fc:	ldr	r6, [ip, r6]
   2b700:	ldr	r9, [sp, #72]	; 0x48
   2b704:	ldr	r8, [sp, #76]	; 0x4c
   2b708:	str	r3, [sp, #8]
   2b70c:	mov	r3, r1
   2b710:	ldr	ip, [r6]
   2b714:	str	r7, [sp, #20]
   2b718:	str	lr, [sp, #24]
   2b71c:	add	lr, sp, #32
   2b720:	str	r9, [sp, #12]
   2b724:	str	r8, [sp, #16]
   2b728:	str	r2, [sp]
   2b72c:	str	r2, [sp, #4]
   2b730:	str	lr, [sp, #28]
   2b734:	str	ip, [sp, #36]	; 0x24
   2b738:	ldr	r7, [sp, #84]	; 0x54
   2b73c:	bl	23758 <strspn@plt+0x20048>
   2b740:	cmp	r0, #0
   2b744:	blt	2b7ac <strspn@plt+0x2809c>
   2b748:	ldr	ip, [sp, #32]
   2b74c:	movw	r2, #65520	; 0xfff0
   2b750:	movt	r2, #65535	; 0xffff
   2b754:	ldr	r3, [ip, #260]	; 0x104
   2b758:	add	r3, r3, #7
   2b75c:	bic	r3, r3, #7
   2b760:	rsb	r2, r3, r2
   2b764:	adds	r2, r2, r4
   2b768:	bne	2b7c4 <strspn@plt+0x280b4>
   2b76c:	mov	r2, #1
   2b770:	str	r4, [ip, #416]	; 0x1a0
   2b774:	add	r3, ip, #412	; 0x19c
   2b778:	str	r5, [ip, #412]	; 0x19c
   2b77c:	str	r2, [ip, #428]	; 0x1ac
   2b780:	mov	r0, ip
   2b784:	str	r3, [ip, #408]	; 0x198
   2b788:	bl	2ac94 <strspn@plt+0x27584>
   2b78c:	subs	r4, r0, #0
   2b790:	blt	2b7f4 <strspn@plt+0x280e4>
   2b794:	ldr	r3, [sp, #32]
   2b798:	mov	r0, #0
   2b79c:	ldrb	r2, [r3, #240]	; 0xf0
   2b7a0:	orr	r2, r2, #40	; 0x28
   2b7a4:	strb	r2, [r3, #240]	; 0xf0
   2b7a8:	str	r3, [r7]
   2b7ac:	ldr	r2, [sp, #36]	; 0x24
   2b7b0:	ldr	r3, [r6]
   2b7b4:	cmp	r2, r3
   2b7b8:	bne	2b804 <strspn@plt+0x280f4>
   2b7bc:	add	sp, sp, #44	; 0x2c
   2b7c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2b7c4:	ldrb	r1, [ip, #308]	; 0x134
   2b7c8:	add	r3, r3, #16
   2b7cc:	add	r3, r5, r3
   2b7d0:	str	r2, [ip, #284]	; 0x11c
   2b7d4:	str	r3, [ip, #276]	; 0x114
   2b7d8:	orr	r2, r1, #4
   2b7dc:	mov	r3, #1
   2b7e0:	strb	r2, [ip, #308]	; 0x134
   2b7e4:	str	r3, [ip, #316]	; 0x13c
   2b7e8:	mvn	r3, #0
   2b7ec:	str	r3, [ip, #304]	; 0x130
   2b7f0:	b	2b76c <strspn@plt+0x2805c>
   2b7f4:	ldr	r0, [sp, #32]
   2b7f8:	bl	2224c <strspn@plt+0x1eb3c>
   2b7fc:	mov	r0, r4
   2b800:	b	2b7ac <strspn@plt+0x2809c>
   2b804:	bl	314c <__stack_chk_fail@plt>
   2b808:	andeq	r0, r4, r8, lsl r6
   2b80c:	andeq	r0, r0, r8, lsr #5
   2b810:	ldr	r3, [pc, #232]	; 2b900 <strspn@plt+0x281f0>
   2b814:	ldr	r2, [pc, #232]	; 2b904 <strspn@plt+0x281f4>
   2b818:	add	r3, pc, r3
   2b81c:	push	{r4, r5, r6, r7, lr}
   2b820:	subs	r5, r0, #0
   2b824:	ldr	r7, [r3, r2]
   2b828:	sub	sp, sp, #12
   2b82c:	mov	r4, r1
   2b830:	ldr	r3, [r7]
   2b834:	str	r3, [sp, #4]
   2b838:	beq	2b8e0 <strspn@plt+0x281d0>
   2b83c:	cmp	r1, #0
   2b840:	beq	2b8c0 <strspn@plt+0x281b0>
   2b844:	ldr	r2, [pc, #188]	; 2b908 <strspn@plt+0x281f8>
   2b848:	mov	r1, #97	; 0x61
   2b84c:	add	r2, pc, r2
   2b850:	bl	29108 <strspn@plt+0x259f8>
   2b854:	cmp	r0, #0
   2b858:	bgt	2b878 <strspn@plt+0x28168>
   2b85c:	b	2b890 <strspn@plt+0x28180>
   2b860:	beq	2b8a8 <strspn@plt+0x28198>
   2b864:	mov	r0, r4
   2b868:	ldr	r1, [sp]
   2b86c:	bl	437c8 <sd_bus_creds_has_bounding_cap@@Base+0x15ea0>
   2b870:	cmp	r0, #0
   2b874:	blt	2b890 <strspn@plt+0x28180>
   2b878:	mov	r0, r5
   2b87c:	mov	r1, #115	; 0x73
   2b880:	mov	r2, sp
   2b884:	bl	282f0 <strspn@plt+0x24be0>
   2b888:	cmp	r0, #0
   2b88c:	bge	2b860 <strspn@plt+0x28150>
   2b890:	ldr	r2, [sp, #4]
   2b894:	ldr	r3, [r7]
   2b898:	cmp	r2, r3
   2b89c:	bne	2b8bc <strspn@plt+0x281ac>
   2b8a0:	add	sp, sp, #12
   2b8a4:	pop	{r4, r5, r6, r7, pc}
   2b8a8:	mov	r0, r5
   2b8ac:	bl	28b30 <strspn@plt+0x25420>
   2b8b0:	cmp	r0, #0
   2b8b4:	movge	r0, #1
   2b8b8:	b	2b890 <strspn@plt+0x28180>
   2b8bc:	bl	314c <__stack_chk_fail@plt>
   2b8c0:	ldr	r0, [pc, #68]	; 2b90c <strspn@plt+0x281fc>
   2b8c4:	movw	r2, #5566	; 0x15be
   2b8c8:	ldr	r1, [pc, #64]	; 2b910 <strspn@plt+0x28200>
   2b8cc:	ldr	r3, [pc, #64]	; 2b914 <strspn@plt+0x28204>
   2b8d0:	add	r0, pc, r0
   2b8d4:	add	r1, pc, r1
   2b8d8:	add	r3, pc, r3
   2b8dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2b8e0:	ldr	r0, [pc, #48]	; 2b918 <strspn@plt+0x28208>
   2b8e4:	movw	r2, #5565	; 0x15bd
   2b8e8:	ldr	r1, [pc, #44]	; 2b91c <strspn@plt+0x2820c>
   2b8ec:	ldr	r3, [pc, #44]	; 2b920 <strspn@plt+0x28210>
   2b8f0:	add	r0, pc, r0
   2b8f4:	add	r1, pc, r1
   2b8f8:	add	r3, pc, r3
   2b8fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2b900:	andeq	r0, r4, r0, ror #9
   2b904:	andeq	r0, r0, r8, lsr #5
   2b908:	andeq	r5, r2, r4, lsl #13
   2b90c:	andeq	r3, r2, r0, lsr r6
   2b910:	strdeq	r3, [r2], -r0
   2b914:	andeq	r2, r2, r4, ror lr
   2b918:	andeq	r7, r2, r8, lsl sl
   2b91c:	ldrdeq	r3, [r2], -r0
   2b920:	andeq	r2, r2, r4, asr lr
   2b924:	ldr	r3, [pc, #256]	; 2ba2c <strspn@plt+0x2831c>
   2b928:	subs	ip, r0, #0
   2b92c:	ldr	r2, [pc, #252]	; 2ba30 <strspn@plt+0x28320>
   2b930:	add	r3, pc, r3
   2b934:	push	{r4, r5, r6, lr}
   2b938:	sub	sp, sp, #8
   2b93c:	ldr	r4, [r3, r2]
   2b940:	mov	r5, r1
   2b944:	mov	r1, #0
   2b948:	str	r1, [sp]
   2b94c:	ldr	r3, [r4]
   2b950:	str	r3, [sp, #4]
   2b954:	beq	2ba04 <strspn@plt+0x282f4>
   2b958:	ldrb	r3, [ip, #240]	; 0xf0
   2b95c:	tst	r3, #1
   2b960:	beq	2b9dc <strspn@plt+0x282cc>
   2b964:	cmp	r5, #0
   2b968:	beq	2b9b4 <strspn@plt+0x282a4>
   2b96c:	mov	r1, sp
   2b970:	bl	2b810 <strspn@plt+0x28100>
   2b974:	subs	r6, r0, #0
   2b978:	ble	2b9a0 <strspn@plt+0x28290>
   2b97c:	ldr	r3, [sp]
   2b980:	mov	r0, #1
   2b984:	str	r3, [r5]
   2b988:	ldr	r2, [sp, #4]
   2b98c:	ldr	r3, [r4]
   2b990:	cmp	r2, r3
   2b994:	bne	2b9b0 <strspn@plt+0x282a0>
   2b998:	add	sp, sp, #8
   2b99c:	pop	{r4, r5, r6, pc}
   2b9a0:	ldr	r0, [sp]
   2b9a4:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   2b9a8:	mov	r0, r6
   2b9ac:	b	2b988 <strspn@plt+0x28278>
   2b9b0:	bl	314c <__stack_chk_fail@plt>
   2b9b4:	ldr	r0, [pc, #120]	; 2ba34 <strspn@plt+0x28324>
   2b9b8:	movw	r2, #5599	; 0x15df
   2b9bc:	ldr	r1, [pc, #116]	; 2ba38 <strspn@plt+0x28328>
   2b9c0:	ldr	r3, [pc, #116]	; 2ba3c <strspn@plt+0x2832c>
   2b9c4:	add	r0, pc, r0
   2b9c8:	add	r1, pc, r1
   2b9cc:	add	r3, pc, r3
   2b9d0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2b9d4:	mvn	r0, #21
   2b9d8:	b	2b988 <strspn@plt+0x28278>
   2b9dc:	ldr	r0, [pc, #92]	; 2ba40 <strspn@plt+0x28330>
   2b9e0:	movw	r2, #5598	; 0x15de
   2b9e4:	ldr	r1, [pc, #88]	; 2ba44 <strspn@plt+0x28334>
   2b9e8:	ldr	r3, [pc, #88]	; 2ba48 <strspn@plt+0x28338>
   2b9ec:	add	r0, pc, r0
   2b9f0:	add	r1, pc, r1
   2b9f4:	add	r3, pc, r3
   2b9f8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2b9fc:	mvn	r0, #0
   2ba00:	b	2b988 <strspn@plt+0x28278>
   2ba04:	ldr	r0, [pc, #64]	; 2ba4c <strspn@plt+0x2833c>
   2ba08:	movw	r2, #5597	; 0x15dd
   2ba0c:	ldr	r1, [pc, #60]	; 2ba50 <strspn@plt+0x28340>
   2ba10:	ldr	r3, [pc, #60]	; 2ba54 <strspn@plt+0x28344>
   2ba14:	add	r0, pc, r0
   2ba18:	add	r1, pc, r1
   2ba1c:	add	r3, pc, r3
   2ba20:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ba24:	mvn	r0, #21
   2ba28:	b	2b988 <strspn@plt+0x28278>
   2ba2c:	andeq	r0, r4, r8, asr #7
   2ba30:	andeq	r0, r0, r8, lsr #5
   2ba34:	andeq	r3, r2, ip, lsr r5
   2ba38:	strdeq	r2, [r2], -ip
   2ba3c:	andeq	r3, r2, ip, lsl r7
   2ba40:	muleq	r2, r8, r0
   2ba44:	ldrdeq	r2, [r2], -r4
   2ba48:	strdeq	r3, [r2], -r4
   2ba4c:	strdeq	r7, [r2], -r4
   2ba50:	andeq	r2, r2, ip, lsr #31
   2ba54:	andeq	r3, r2, ip, asr #13
   2ba58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ba5c:	sub	sp, sp, #68	; 0x44
   2ba60:	ldr	lr, [pc, #476]	; 2bc44 <strspn@plt+0x28534>
   2ba64:	subs	r8, r0, #0
   2ba68:	ldr	ip, [pc, #472]	; 2bc48 <strspn@plt+0x28538>
   2ba6c:	add	lr, pc, lr
   2ba70:	str	r3, [sp, #20]
   2ba74:	str	r1, [sp, #8]
   2ba78:	str	r2, [sp, #16]
   2ba7c:	mov	r3, lr
   2ba80:	ldr	ip, [lr, ip]
   2ba84:	ldr	r3, [ip]
   2ba88:	str	ip, [sp, #12]
   2ba8c:	str	r3, [sp, #60]	; 0x3c
   2ba90:	beq	2bc24 <strspn@plt+0x28514>
   2ba94:	ldr	ip, [sp, #16]
   2ba98:	cmp	ip, #0
   2ba9c:	beq	2bc04 <strspn@plt+0x284f4>
   2baa0:	ldr	ip, [sp, #20]
   2baa4:	cmp	ip, #0
   2baa8:	beq	2bbe0 <strspn@plt+0x284d0>
   2baac:	mov	r1, #1
   2bab0:	bl	2a128 <strspn@plt+0x26a18>
   2bab4:	cmp	r0, #0
   2bab8:	blt	2bb90 <strspn@plt+0x28480>
   2babc:	ldr	r4, [pc, #392]	; 2bc4c <strspn@plt+0x2853c>
   2bac0:	add	sl, sp, #27
   2bac4:	ldr	ip, [pc, #388]	; 2bc50 <strspn@plt+0x28540>
   2bac8:	add	r9, sp, #28
   2bacc:	add	r4, pc, r4
   2bad0:	add	r5, sp, #40	; 0x28
   2bad4:	add	r7, sp, #44	; 0x2c
   2bad8:	mov	r6, #0
   2badc:	add	ip, pc, ip
   2bae0:	str	ip, [sp, #4]
   2bae4:	mov	r0, r8
   2bae8:	mov	r1, sl
   2baec:	mov	r2, r9
   2baf0:	bl	28cc0 <strspn@plt+0x255b0>
   2baf4:	cmp	r0, #0
   2baf8:	blt	2bb90 <strspn@plt+0x28480>
   2bafc:	beq	2bbac <strspn@plt+0x2849c>
   2bb00:	ldrb	fp, [sp, #27]
   2bb04:	add	r3, sp, #32
   2bb08:	mov	ip, r9
   2bb0c:	ldm	r4, {r0, r1, r2}
   2bb10:	stm	r3, {r0, r1, r2}
   2bb14:	ldr	r2, [ip, #4]!
   2bb18:	cmp	r2, fp
   2bb1c:	beq	2bb50 <strspn@plt+0x28440>
   2bb20:	cmp	ip, r5
   2bb24:	bne	2bb0c <strspn@plt+0x283fc>
   2bb28:	cmp	fp, #97	; 0x61
   2bb2c:	bne	2bbac <strspn@plt+0x2849c>
   2bb30:	ldr	ip, [sp, #4]
   2bb34:	ldm	ip, {r0, r1, r2, r3}
   2bb38:	stm	r7, {r0, r1, r2, r3}
   2bb3c:	mov	r0, r7
   2bb40:	ldr	r1, [sp, #28]
   2bb44:	bl	434bc <sd_bus_creds_has_bounding_cap@@Base+0x15b94>
   2bb48:	cmp	r0, #0
   2bb4c:	beq	2bbac <strspn@plt+0x2849c>
   2bb50:	ldr	ip, [sp, #8]
   2bb54:	cmp	r6, ip
   2bb58:	beq	2bbb4 <strspn@plt+0x284a4>
   2bb5c:	mov	r0, r8
   2bb60:	mov	r1, #0
   2bb64:	bl	2a344 <strspn@plt+0x26c34>
   2bb68:	cmp	r0, #0
   2bb6c:	blt	2bb90 <strspn@plt+0x28480>
   2bb70:	add	r6, r6, #1
   2bb74:	b	2bae4 <strspn@plt+0x283d4>
   2bb78:	ldr	r1, [sp, #20]
   2bb7c:	bl	2b924 <strspn@plt+0x28214>
   2bb80:	cmp	r0, #0
   2bb84:	ldrge	ip, [sp, #16]
   2bb88:	movge	r0, #0
   2bb8c:	strge	r0, [ip]
   2bb90:	ldr	ip, [sp, #12]
   2bb94:	ldr	r2, [sp, #60]	; 0x3c
   2bb98:	ldr	r3, [ip]
   2bb9c:	cmp	r2, r3
   2bba0:	bne	2bc00 <strspn@plt+0x284f0>
   2bba4:	add	sp, sp, #68	; 0x44
   2bba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bbac:	mvn	r0, #5
   2bbb0:	b	2bb90 <strspn@plt+0x28480>
   2bbb4:	cmp	fp, #97	; 0x61
   2bbb8:	mov	r0, r8
   2bbbc:	beq	2bb78 <strspn@plt+0x28468>
   2bbc0:	mov	r1, fp
   2bbc4:	ldr	r2, [sp, #16]
   2bbc8:	bl	282f0 <strspn@plt+0x24be0>
   2bbcc:	cmp	r0, #0
   2bbd0:	ldrge	ip, [sp, #20]
   2bbd4:	movge	r0, #0
   2bbd8:	strge	r0, [ip]
   2bbdc:	b	2bb90 <strspn@plt+0x28480>
   2bbe0:	ldr	r0, [pc, #108]	; 2bc54 <strspn@plt+0x28544>
   2bbe4:	movw	r2, #5619	; 0x15f3
   2bbe8:	ldr	r1, [pc, #104]	; 2bc58 <strspn@plt+0x28548>
   2bbec:	ldr	r3, [pc, #104]	; 2bc5c <strspn@plt+0x2854c>
   2bbf0:	add	r0, pc, r0
   2bbf4:	add	r1, pc, r1
   2bbf8:	add	r3, pc, r3
   2bbfc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2bc00:	bl	314c <__stack_chk_fail@plt>
   2bc04:	ldr	r0, [pc, #84]	; 2bc60 <strspn@plt+0x28550>
   2bc08:	movw	r2, #5618	; 0x15f2
   2bc0c:	ldr	r1, [pc, #80]	; 2bc64 <strspn@plt+0x28554>
   2bc10:	ldr	r3, [pc, #80]	; 2bc68 <strspn@plt+0x28558>
   2bc14:	add	r0, pc, r0
   2bc18:	add	r1, pc, r1
   2bc1c:	add	r3, pc, r3
   2bc20:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2bc24:	ldr	r0, [pc, #64]	; 2bc6c <strspn@plt+0x2855c>
   2bc28:	movw	r2, #5617	; 0x15f1
   2bc2c:	ldr	r1, [pc, #60]	; 2bc70 <strspn@plt+0x28560>
   2bc30:	ldr	r3, [pc, #60]	; 2bc74 <strspn@plt+0x28564>
   2bc34:	add	r0, pc, r0
   2bc38:	add	r1, pc, r1
   2bc3c:	add	r3, pc, r3
   2bc40:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2bc44:	andeq	r0, r4, ip, lsl #5
   2bc48:	andeq	r0, r0, r8, lsr #5
   2bc4c:	andeq	r2, r2, r8, lsr #19
   2bc50:	andeq	r0, r4, r4, lsr #11
   2bc54:	andeq	r3, r2, r0, lsr #8
   2bc58:	ldrdeq	r2, [r2], -r0
   2bc5c:	andeq	r2, r2, r4, lsr #22
   2bc60:	strdeq	r3, [r2], -r8
   2bc64:	andeq	r2, r2, ip, lsr #27
   2bc68:	andeq	r2, r2, r0, lsl #22
   2bc6c:	ldrdeq	r7, [r2], -r4
   2bc70:	andeq	r2, r2, ip, lsl #27
   2bc74:	andeq	r2, r2, r0, ror #21
   2bc78:	cmp	r0, #0
   2bc7c:	push	{r3, lr}
   2bc80:	beq	2bca8 <strspn@plt+0x28598>
   2bc84:	ldr	r3, [r0, #244]	; 0xf4
   2bc88:	ldrb	r3, [r3, #1]
   2bc8c:	cmp	r3, #3
   2bc90:	beq	2bc9c <strspn@plt+0x2858c>
   2bc94:	mov	r0, #0
   2bc98:	pop	{r3, pc}
   2bc9c:	add	r0, r0, #36	; 0x24
   2bca0:	pop	{r3, lr}
   2bca4:	b	19b24 <strspn@plt+0x16414>
   2bca8:	ldr	r0, [pc, #32]	; 2bcd0 <strspn@plt+0x285c0>
   2bcac:	movw	r2, #5665	; 0x1621
   2bcb0:	ldr	r1, [pc, #28]	; 2bcd4 <strspn@plt+0x285c4>
   2bcb4:	ldr	r3, [pc, #28]	; 2bcd8 <strspn@plt+0x285c8>
   2bcb8:	add	r0, pc, r0
   2bcbc:	add	r1, pc, r1
   2bcc0:	add	r3, pc, r3
   2bcc4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bcc8:	mov	r0, #22
   2bccc:	pop	{r3, pc}
   2bcd0:	andeq	r7, r2, r0, asr r6
   2bcd4:	andeq	r2, r2, r8, lsl #26
   2bcd8:	andeq	r2, r2, r8, ror #21
   2bcdc:	push	{r4, lr}
   2bce0:	subs	r4, r0, #0
   2bce4:	beq	2bd14 <strspn@plt+0x28604>
   2bce8:	cmp	r1, #0
   2bcec:	addne	r0, r4, #340	; 0x154
   2bcf0:	beq	2bd0c <strspn@plt+0x285fc>
   2bcf4:	ldr	r0, [r0, #12]
   2bcf8:	cmp	r0, #0
   2bcfc:	popne	{r4, pc}
   2bd00:	ldr	r0, [pc, #52]	; 2bd3c <strspn@plt+0x2862c>
   2bd04:	add	r0, pc, r0
   2bd08:	pop	{r4, pc}
   2bd0c:	bl	21c28 <strspn@plt+0x1e518>
   2bd10:	b	2bcf4 <strspn@plt+0x285e4>
   2bd14:	ldr	r0, [pc, #36]	; 2bd40 <strspn@plt+0x28630>
   2bd18:	movw	r2, #5676	; 0x162c
   2bd1c:	ldr	r1, [pc, #32]	; 2bd44 <strspn@plt+0x28634>
   2bd20:	ldr	r3, [pc, #32]	; 2bd48 <strspn@plt+0x28638>
   2bd24:	add	r0, pc, r0
   2bd28:	add	r1, pc, r1
   2bd2c:	add	r3, pc, r3
   2bd30:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bd34:	mov	r0, r4
   2bd38:	pop	{r4, pc}
   2bd3c:	andeq	r1, r2, ip, lsr #24
   2bd40:	andeq	r7, r2, r4, ror #11
   2bd44:	muleq	r2, ip, ip
   2bd48:	andeq	r2, r2, ip, lsr #22
   2bd4c:	cmp	r0, #0
   2bd50:	push	{r3, lr}
   2bd54:	beq	2bd7c <strspn@plt+0x2866c>
   2bd58:	ldr	r3, [r0, #352]	; 0x160
   2bd5c:	cmp	r3, #0
   2bd60:	beq	2bd74 <strspn@plt+0x28664>
   2bd64:	ldrb	r0, [r3]
   2bd68:	rsbs	r0, r0, #1
   2bd6c:	movcc	r0, #0
   2bd70:	pop	{r3, pc}
   2bd74:	mov	r0, #1
   2bd78:	pop	{r3, pc}
   2bd7c:	ldr	r0, [pc, #32]	; 2bda4 <strspn@plt+0x28694>
   2bd80:	movw	r2, #5683	; 0x1633
   2bd84:	ldr	r1, [pc, #28]	; 2bda8 <strspn@plt+0x28698>
   2bd88:	ldr	r3, [pc, #28]	; 2bdac <strspn@plt+0x2869c>
   2bd8c:	add	r0, pc, r0
   2bd90:	add	r1, pc, r1
   2bd94:	add	r3, pc, r3
   2bd98:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bd9c:	mvn	r0, #21
   2bda0:	pop	{r3, pc}
   2bda4:	andeq	r7, r2, ip, ror r5
   2bda8:	andeq	r2, r2, r4, lsr ip
   2bdac:	andeq	r3, r2, r4, lsl r6
   2bdb0:	ldr	r3, [pc, #564]	; 2bfec <strspn@plt+0x288dc>
   2bdb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bdb8:	subs	r6, r0, #0
   2bdbc:	ldr	r0, [pc, #556]	; 2bff0 <strspn@plt+0x288e0>
   2bdc0:	add	r3, pc, r3
   2bdc4:	sub	sp, sp, #28
   2bdc8:	mov	r4, r1
   2bdcc:	mov	r9, r2
   2bdd0:	ldr	sl, [r3, r0]
   2bdd4:	ldr	r3, [sl]
   2bdd8:	str	r3, [sp, #20]
   2bddc:	beq	2bf2c <strspn@plt+0x2881c>
   2bde0:	cmp	r1, #0
   2bde4:	beq	2bfc4 <strspn@plt+0x288b4>
   2bde8:	ldrb	r5, [r6, #240]	; 0xf0
   2bdec:	ands	r5, r5, #1
   2bdf0:	bne	2bf9c <strspn@plt+0x2888c>
   2bdf4:	ldrb	r3, [r1, #240]	; 0xf0
   2bdf8:	tst	r3, #1
   2bdfc:	addne	r8, sp, #3
   2be00:	addne	r7, sp, #4
   2be04:	addne	fp, sp, #8
   2be08:	beq	2bf54 <strspn@plt+0x28844>
   2be0c:	mov	r0, r4
   2be10:	mov	r1, r8
   2be14:	mov	r2, r7
   2be18:	bl	28cc0 <strspn@plt+0x255b0>
   2be1c:	cmp	r0, #0
   2be20:	blt	2bf00 <strspn@plt+0x287f0>
   2be24:	beq	2bf18 <strspn@plt+0x28808>
   2be28:	ldrb	r5, [sp, #3]
   2be2c:	mov	r0, r5
   2be30:	bl	2f314 <sd_bus_creds_has_bounding_cap@@Base+0x19ec>
   2be34:	mov	r1, r5
   2be38:	cmp	r0, #0
   2be3c:	mov	r0, r4
   2be40:	beq	2beb4 <strspn@plt+0x287a4>
   2be44:	ldr	r2, [sp, #4]
   2be48:	bl	29108 <strspn@plt+0x259f8>
   2be4c:	cmp	r0, #0
   2be50:	blt	2bf00 <strspn@plt+0x287f0>
   2be54:	mov	r0, r6
   2be58:	ldrb	r1, [sp, #3]
   2be5c:	ldr	r2, [sp, #4]
   2be60:	bl	25c8c <strspn@plt+0x2257c>
   2be64:	cmp	r0, #0
   2be68:	blt	2bf00 <strspn@plt+0x287f0>
   2be6c:	mov	r0, r6
   2be70:	mov	r1, r4
   2be74:	mov	r2, #1
   2be78:	bl	2bdb0 <strspn@plt+0x286a0>
   2be7c:	cmp	r0, #0
   2be80:	blt	2bf00 <strspn@plt+0x287f0>
   2be84:	mov	r0, r6
   2be88:	bl	265a8 <strspn@plt+0x22e98>
   2be8c:	cmp	r0, #0
   2be90:	blt	2bf00 <strspn@plt+0x287f0>
   2be94:	mov	r0, r4
   2be98:	bl	28b30 <strspn@plt+0x25420>
   2be9c:	cmp	r0, #0
   2bea0:	blt	2bf00 <strspn@plt+0x287f0>
   2bea4:	cmp	r9, #0
   2bea8:	beq	2bf20 <strspn@plt+0x28810>
   2beac:	mov	r5, #1
   2beb0:	b	2be0c <strspn@plt+0x286fc>
   2beb4:	mov	r2, fp
   2beb8:	bl	282f0 <strspn@plt+0x24be0>
   2bebc:	cmp	r0, #0
   2bec0:	blt	2bf00 <strspn@plt+0x287f0>
   2bec4:	beq	2bf7c <strspn@plt+0x2886c>
   2bec8:	ldrb	r1, [sp, #3]
   2becc:	mov	r0, r6
   2bed0:	and	r3, r1, #247	; 0xf7
   2bed4:	cmp	r3, #103	; 0x67
   2bed8:	beq	2bef0 <strspn@plt+0x287e0>
   2bedc:	cmp	r1, #115	; 0x73
   2bee0:	beq	2bef0 <strspn@plt+0x287e0>
   2bee4:	mov	r2, fp
   2bee8:	bl	25c84 <strspn@plt+0x22574>
   2beec:	b	2bef8 <strspn@plt+0x287e8>
   2bef0:	ldr	r2, [sp, #8]
   2bef4:	bl	25c84 <strspn@plt+0x22574>
   2bef8:	cmp	r0, #0
   2befc:	bge	2bea4 <strspn@plt+0x28794>
   2bf00:	ldr	r2, [sp, #20]
   2bf04:	ldr	r3, [sl]
   2bf08:	cmp	r2, r3
   2bf0c:	bne	2bf28 <strspn@plt+0x28818>
   2bf10:	add	sp, sp, #28
   2bf14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bf18:	mov	r0, r5
   2bf1c:	b	2bf00 <strspn@plt+0x287f0>
   2bf20:	mov	r0, #1
   2bf24:	b	2bf00 <strspn@plt+0x287f0>
   2bf28:	bl	314c <__stack_chk_fail@plt>
   2bf2c:	ldr	r0, [pc, #192]	; 2bff4 <strspn@plt+0x288e4>
   2bf30:	movw	r2, #5698	; 0x1642
   2bf34:	ldr	r1, [pc, #188]	; 2bff8 <strspn@plt+0x288e8>
   2bf38:	ldr	r3, [pc, #188]	; 2bffc <strspn@plt+0x288ec>
   2bf3c:	add	r0, pc, r0
   2bf40:	add	r1, pc, r1
   2bf44:	add	r3, pc, r3
   2bf48:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bf4c:	mvn	r0, #21
   2bf50:	b	2bf00 <strspn@plt+0x287f0>
   2bf54:	ldr	r0, [pc, #164]	; 2c000 <strspn@plt+0x288f0>
   2bf58:	movw	r2, #5701	; 0x1645
   2bf5c:	ldr	r1, [pc, #160]	; 2c004 <strspn@plt+0x288f4>
   2bf60:	ldr	r3, [pc, #160]	; 2c008 <strspn@plt+0x288f8>
   2bf64:	add	r0, pc, r0
   2bf68:	add	r1, pc, r1
   2bf6c:	add	r3, pc, r3
   2bf70:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bf74:	mvn	r0, #0
   2bf78:	b	2bf00 <strspn@plt+0x287f0>
   2bf7c:	ldr	r0, [pc, #136]	; 2c00c <strspn@plt+0x288fc>
   2bf80:	movw	r2, #5756	; 0x167c
   2bf84:	ldr	r1, [pc, #132]	; 2c010 <strspn@plt+0x28900>
   2bf88:	ldr	r3, [pc, #132]	; 2c014 <strspn@plt+0x28904>
   2bf8c:	add	r0, pc, r0
   2bf90:	add	r1, pc, r1
   2bf94:	add	r3, pc, r3
   2bf98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2bf9c:	ldr	r0, [pc, #116]	; 2c018 <strspn@plt+0x28908>
   2bfa0:	movw	r2, #5700	; 0x1644
   2bfa4:	ldr	r1, [pc, #112]	; 2c01c <strspn@plt+0x2890c>
   2bfa8:	ldr	r3, [pc, #112]	; 2c020 <strspn@plt+0x28910>
   2bfac:	add	r0, pc, r0
   2bfb0:	add	r1, pc, r1
   2bfb4:	add	r3, pc, r3
   2bfb8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bfbc:	mvn	r0, #0
   2bfc0:	b	2bf00 <strspn@plt+0x287f0>
   2bfc4:	ldr	r0, [pc, #88]	; 2c024 <strspn@plt+0x28914>
   2bfc8:	movw	r2, #5699	; 0x1643
   2bfcc:	ldr	r1, [pc, #84]	; 2c028 <strspn@plt+0x28918>
   2bfd0:	ldr	r3, [pc, #84]	; 2c02c <strspn@plt+0x2891c>
   2bfd4:	add	r0, pc, r0
   2bfd8:	add	r1, pc, r1
   2bfdc:	add	r3, pc, r3
   2bfe0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2bfe4:	mvn	r0, #21
   2bfe8:	b	2bf00 <strspn@plt+0x287f0>
   2bfec:	andeq	pc, r3, r8, lsr pc	; <UNPREDICTABLE>
   2bff0:	andeq	r0, r0, r8, lsr #5
   2bff4:	andeq	r7, r2, ip, asr #7
   2bff8:	andeq	r2, r2, r4, lsl #21
   2bffc:			; <UNDEFINED> instruction: 0x000232b8
   2c000:	strheq	r3, [r2], -ip
   2c004:	andeq	r2, r2, ip, asr sl
   2c008:	muleq	r2, r0, r2
   2c00c:	andeq	pc, r1, ip, lsl #12
   2c010:	andeq	r2, r2, r4, lsr sl
   2c014:	andeq	r3, r2, r8, ror #4
   2c018:	andeq	r2, r2, ip, asr sp
   2c01c:	andeq	r2, r2, r4, lsl sl
   2c020:	andeq	r3, r2, r8, asr #4
   2c024:	andeq	r3, r2, r4, asr #32
   2c028:	andeq	r2, r2, ip, ror #19
   2c02c:	andeq	r3, r2, r0, lsr #4
   2c030:	ldr	r3, [pc, #900]	; 2c3bc <strspn@plt+0x28cac>
   2c034:	cmp	r0, #0
   2c038:	ldr	r2, [pc, #896]	; 2c3c0 <strspn@plt+0x28cb0>
   2c03c:	add	r3, pc, r3
   2c040:	push	{r4, r5, r6, r7, lr}
   2c044:	sub	sp, sp, #28
   2c048:	ldr	r7, [r3, r2]
   2c04c:	mov	r6, r1
   2c050:	mov	r1, #0
   2c054:	str	r1, [sp, #16]
   2c058:	ldr	r3, [r7]
   2c05c:	str	r3, [sp, #20]
   2c060:	beq	2c374 <strspn@plt+0x28c64>
   2c064:	cmp	r6, #0
   2c068:	beq	2c334 <strspn@plt+0x28c24>
   2c06c:	ldr	ip, [r6]
   2c070:	cmp	ip, #0
   2c074:	beq	2c394 <strspn@plt+0x28c84>
   2c078:	ldr	r3, [ip, #244]	; 0xf4
   2c07c:	ldrb	r1, [r3, #1]
   2c080:	sub	r3, r1, #1
   2c084:	cmp	r3, #3
   2c088:	addls	pc, pc, r3, lsl #2
   2c08c:	b	2c3b4 <strspn@plt+0x28ca4>
   2c090:	b	2c1e0 <strspn@plt+0x28ad0>
   2c094:	b	2c194 <strspn@plt+0x28a84>
   2c098:	b	2c194 <strspn@plt+0x28a84>
   2c09c:	b	2c0a0 <strspn@plt+0x28990>
   2c0a0:	ldr	r2, [ip, #16]
   2c0a4:	add	r1, sp, #16
   2c0a8:	ldr	r3, [ip, #20]
   2c0ac:	ldr	ip, [ip, #24]
   2c0b0:	str	ip, [sp]
   2c0b4:	bl	240e8 <strspn@plt+0x209d8>
   2c0b8:	cmp	r0, #0
   2c0bc:	blt	2c208 <strspn@plt+0x28af8>
   2c0c0:	ldr	r3, [r6]
   2c0c4:	ldr	r0, [sp, #16]
   2c0c8:	ldr	r2, [r3, #28]
   2c0cc:	cmp	r2, #0
   2c0d0:	beq	2c0e0 <strspn@plt+0x289d0>
   2c0d4:	ldr	r1, [r0, #28]
   2c0d8:	cmp	r1, #0
   2c0dc:	beq	2c2e8 <strspn@plt+0x28bd8>
   2c0e0:	ldr	r2, [r3, #32]
   2c0e4:	cmp	r2, #0
   2c0e8:	beq	2c0f8 <strspn@plt+0x289e8>
   2c0ec:	ldr	r1, [r0, #32]
   2c0f0:	cmp	r1, #0
   2c0f4:	beq	2c2b4 <strspn@plt+0x28ba4>
   2c0f8:	ldr	r1, [r3, #244]	; 0xf4
   2c0fc:	mov	r2, #1
   2c100:	ldr	r3, [r0, #244]	; 0xf4
   2c104:	ldrb	r1, [r1, #2]
   2c108:	ldrb	r0, [r3, #2]
   2c10c:	and	r1, r1, #3
   2c110:	orr	r1, r1, r0
   2c114:	strb	r1, [r3, #2]
   2c118:	ldr	r0, [sp, #16]
   2c11c:	ldr	r1, [r6]
   2c120:	bl	2bdb0 <strspn@plt+0x286a0>
   2c124:	cmp	r0, #0
   2c128:	blt	2c208 <strspn@plt+0x28af8>
   2c12c:	ldr	r3, [r6]
   2c130:	mov	r2, #448	; 0x1c0
   2c134:	ldrd	r4, [r3, r2]
   2c138:	ldr	r1, [r3, #244]	; 0xf4
   2c13c:	orrs	r2, r4, r5
   2c140:	beq	2c238 <strspn@plt+0x28b28>
   2c144:	ldrb	r3, [r1, #3]
   2c148:	ldr	r0, [sp, #16]
   2c14c:	cmp	r3, #2
   2c150:	ldrb	r2, [r1]
   2c154:	ldr	r3, [r1, #8]
   2c158:	beq	2c250 <strspn@plt+0x28b40>
   2c15c:	cmp	r2, #108	; 0x6c
   2c160:	ldreq	r2, [r1, #8]
   2c164:	revne	r2, r3
   2c168:	mov	r3, #0
   2c16c:	strd	r4, [sp]
   2c170:	bl	27dd8 <strspn@plt+0x246c8>
   2c174:	cmp	r0, #0
   2c178:	blt	2c208 <strspn@plt+0x28af8>
   2c17c:	ldr	r0, [r6]
   2c180:	bl	24088 <strspn@plt+0x20978>
   2c184:	ldr	r3, [sp, #16]
   2c188:	mov	r4, #0
   2c18c:	str	r3, [r6]
   2c190:	b	2c21c <strspn@plt+0x28b0c>
   2c194:	bl	21f14 <strspn@plt+0x1e804>
   2c198:	cmp	r0, #0
   2c19c:	str	r0, [sp, #16]
   2c1a0:	beq	2c328 <strspn@plt+0x28c18>
   2c1a4:	ldr	r3, [r6]
   2c1a8:	ldrd	r4, [r3, #8]
   2c1ac:	mov	r2, r4
   2c1b0:	mov	r3, r5
   2c1b4:	strd	r4, [r0, #8]
   2c1b8:	bl	23434 <strspn@plt+0x1fd24>
   2c1bc:	cmp	r0, #0
   2c1c0:	blt	2c208 <strspn@plt+0x28af8>
   2c1c4:	ldr	r3, [r6]
   2c1c8:	ldr	r2, [r3, #244]	; 0xf4
   2c1cc:	ldrb	r2, [r2, #1]
   2c1d0:	cmp	r2, #3
   2c1d4:	beq	2c268 <strspn@plt+0x28b58>
   2c1d8:	ldr	r0, [sp, #16]
   2c1dc:	b	2c0c8 <strspn@plt+0x289b8>
   2c1e0:	ldr	lr, [ip, #20]
   2c1e4:	add	r1, sp, #16
   2c1e8:	ldr	r2, [ip, #28]
   2c1ec:	ldr	r3, [ip, #16]
   2c1f0:	str	lr, [sp]
   2c1f4:	ldr	ip, [ip, #24]
   2c1f8:	str	ip, [sp, #4]
   2c1fc:	bl	23b94 <strspn@plt+0x20484>
   2c200:	cmp	r0, #0
   2c204:	bge	2c0c0 <strspn@plt+0x289b0>
   2c208:	mov	r4, r0
   2c20c:	ldr	r0, [sp, #16]
   2c210:	cmp	r0, #0
   2c214:	beq	2c21c <strspn@plt+0x28b0c>
   2c218:	bl	24088 <strspn@plt+0x20978>
   2c21c:	ldr	r2, [sp, #20]
   2c220:	mov	r0, r4
   2c224:	ldr	r3, [r7]
   2c228:	cmp	r2, r3
   2c22c:	bne	2c330 <strspn@plt+0x28c20>
   2c230:	add	sp, sp, #28
   2c234:	pop	{r4, r5, r6, r7, pc}
   2c238:	ldrb	r3, [r1, #2]
   2c23c:	tst	r3, #1
   2c240:	movweq	r4, #30784	; 0x7840
   2c244:	moveq	r5, #0
   2c248:	movteq	r4, #381	; 0x17d
   2c24c:	b	2c144 <strspn@plt+0x28a34>
   2c250:	cmp	r2, #108	; 0x6c
   2c254:	ldr	r2, [r1, #12]
   2c258:	beq	2c31c <strspn@plt+0x28c0c>
   2c25c:	rev	r2, r2
   2c260:	rev	r3, r3
   2c264:	b	2c16c <strspn@plt+0x28a5c>
   2c268:	ldr	r2, [r3, #36]	; 0x24
   2c26c:	ldr	r0, [sp, #16]
   2c270:	cmp	r2, #0
   2c274:	beq	2c0c8 <strspn@plt+0x289b8>
   2c278:	mov	ip, #115	; 0x73
   2c27c:	str	r2, [sp, #4]
   2c280:	add	r1, r0, #40	; 0x28
   2c284:	mov	r2, #4
   2c288:	mov	r3, #0
   2c28c:	str	ip, [sp]
   2c290:	str	r1, [sp, #8]
   2c294:	bl	21700 <strspn@plt+0x1dff0>
   2c298:	cmp	r0, #0
   2c29c:	blt	2c208 <strspn@plt+0x28af8>
   2c2a0:	ldr	r0, [sp, #16]
   2c2a4:	mvn	r3, #0
   2c2a8:	str	r3, [r0, #44]	; 0x2c
   2c2ac:	ldr	r3, [r6]
   2c2b0:	b	2c0c8 <strspn@plt+0x289b8>
   2c2b4:	add	r3, r0, #32
   2c2b8:	str	r2, [sp, #4]
   2c2bc:	str	r3, [sp, #8]
   2c2c0:	mov	r2, #115	; 0x73
   2c2c4:	mov	r3, #0
   2c2c8:	str	r2, [sp]
   2c2cc:	mov	r2, #7
   2c2d0:	bl	21700 <strspn@plt+0x1dff0>
   2c2d4:	cmp	r0, #0
   2c2d8:	blt	2c208 <strspn@plt+0x28af8>
   2c2dc:	ldr	r0, [sp, #16]
   2c2e0:	ldr	r3, [r6]
   2c2e4:	b	2c0f8 <strspn@plt+0x289e8>
   2c2e8:	add	r3, r0, #28
   2c2ec:	str	r2, [sp, #4]
   2c2f0:	str	r3, [sp, #8]
   2c2f4:	mov	r2, #115	; 0x73
   2c2f8:	mov	r3, #0
   2c2fc:	str	r2, [sp]
   2c300:	mov	r2, #6
   2c304:	bl	21700 <strspn@plt+0x1dff0>
   2c308:	cmp	r0, #0
   2c30c:	blt	2c208 <strspn@plt+0x28af8>
   2c310:	ldr	r3, [r6]
   2c314:	ldr	r0, [sp, #16]
   2c318:	b	2c0e0 <strspn@plt+0x289d0>
   2c31c:	ldr	r2, [r1, #8]
   2c320:	ldr	r3, [r1, #12]
   2c324:	b	2c16c <strspn@plt+0x28a5c>
   2c328:	mvn	r4, #11
   2c32c:	b	2c21c <strspn@plt+0x28b0c>
   2c330:	bl	314c <__stack_chk_fail@plt>
   2c334:	ldr	r0, [pc, #136]	; 2c3c4 <strspn@plt+0x28cb4>
   2c338:	movw	r2, #5810	; 0x16b2
   2c33c:	ldr	r1, [pc, #132]	; 2c3c8 <strspn@plt+0x28cb8>
   2c340:	ldr	r3, [pc, #132]	; 2c3cc <strspn@plt+0x28cbc>
   2c344:	add	r0, pc, r0
   2c348:	add	r1, pc, r1
   2c34c:	add	r3, pc, r3
   2c350:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c354:	ldr	r3, [sp, #16]
   2c358:	mov	r4, r0
   2c35c:	cmp	r3, #0
   2c360:	beq	2c36c <strspn@plt+0x28c5c>
   2c364:	mov	r0, r3
   2c368:	bl	24088 <strspn@plt+0x20978>
   2c36c:	mov	r0, r4
   2c370:	bl	36a4 <_Unwind_Resume@plt>
   2c374:	ldr	r0, [pc, #84]	; 2c3d0 <strspn@plt+0x28cc0>
   2c378:	movw	r2, #5809	; 0x16b1
   2c37c:	ldr	r1, [pc, #80]	; 2c3d4 <strspn@plt+0x28cc4>
   2c380:	ldr	r3, [pc, #80]	; 2c3d8 <strspn@plt+0x28cc8>
   2c384:	add	r0, pc, r0
   2c388:	add	r1, pc, r1
   2c38c:	add	r3, pc, r3
   2c390:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c394:	ldr	r0, [pc, #64]	; 2c3dc <strspn@plt+0x28ccc>
   2c398:	movw	r2, #5811	; 0x16b3
   2c39c:	ldr	r1, [pc, #60]	; 2c3e0 <strspn@plt+0x28cd0>
   2c3a0:	ldr	r3, [pc, #60]	; 2c3e4 <strspn@plt+0x28cd4>
   2c3a4:	add	r0, pc, r0
   2c3a8:	add	r1, pc, r1
   2c3ac:	add	r3, pc, r3
   2c3b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c3b4:	mvn	r4, #21
   2c3b8:	b	2c21c <strspn@plt+0x28b0c>
   2c3bc:			; <UNDEFINED> instruction: 0x0003fcbc
   2c3c0:	andeq	r0, r0, r8, lsr #5
   2c3c4:	andeq	r6, r2, r4, asr #31
   2c3c8:	andeq	r2, r2, ip, ror r6
   2c3cc:	muleq	r2, r4, r5
   2c3d0:	andeq	r1, r2, r0, asr #28
   2c3d4:	andeq	r2, r2, ip, lsr r6
   2c3d8:	andeq	r2, r2, r4, asr r5
   2c3dc:	andeq	r2, r2, r8, lsr #26
   2c3e0:	andeq	r2, r2, ip, lsl r6
   2c3e4:	andeq	r2, r2, r4, lsr r5
   2c3e8:	push	{r3, r4, r5, r6, r7, lr}
   2c3ec:	subs	r6, r0, #0
   2c3f0:	mov	r7, r1
   2c3f4:	mov	r4, r2
   2c3f8:	beq	2c4a0 <strspn@plt+0x28d90>
   2c3fc:	cmp	r2, #0
   2c400:	blt	2c480 <strspn@plt+0x28d70>
   2c404:	ldr	r2, [r6, #108]	; 0x6c
   2c408:	cmp	r2, #0
   2c40c:	beq	2c460 <strspn@plt+0x28d50>
   2c410:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
   2c414:	mov	r5, r0
   2c418:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
   2c41c:	cmp	r4, r0
   2c420:	bhi	2c458 <strspn@plt+0x28d48>
   2c424:	ands	r3, r5, #31
   2c428:	asr	r0, r4, #5
   2c42c:	ldr	r1, [r6, #108]	; 0x6c
   2c430:	and	r4, r4, #31
   2c434:	movne	r3, #1
   2c438:	add	r5, r3, r5, lsr #5
   2c43c:	mov	r2, #1
   2c440:	mla	r7, r7, r5, r0
   2c444:	ldr	r3, [r1, r7, lsl #2]
   2c448:	ands	r3, r3, r2, lsl r4
   2c44c:	moveq	r0, #0
   2c450:	movne	r0, #1
   2c454:	pop	{r3, r4, r5, r6, r7, pc}
   2c458:	mov	r0, #0
   2c45c:	pop	{r3, r4, r5, r6, r7, pc}
   2c460:	ldr	r0, [pc, #88]	; 2c4c0 <strspn@plt+0x28db0>
   2c464:	movw	r2, #594	; 0x252
   2c468:	ldr	r1, [pc, #84]	; 2c4c4 <strspn@plt+0x28db4>
   2c46c:	ldr	r3, [pc, #84]	; 2c4c8 <strspn@plt+0x28db8>
   2c470:	add	r0, pc, r0
   2c474:	add	r1, pc, r1
   2c478:	add	r3, pc, r3
   2c47c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c480:	ldr	r0, [pc, #68]	; 2c4cc <strspn@plt+0x28dbc>
   2c484:	movw	r2, #593	; 0x251
   2c488:	ldr	r1, [pc, #64]	; 2c4d0 <strspn@plt+0x28dc0>
   2c48c:	ldr	r3, [pc, #64]	; 2c4d4 <strspn@plt+0x28dc4>
   2c490:	add	r0, pc, r0
   2c494:	add	r1, pc, r1
   2c498:	add	r3, pc, r3
   2c49c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c4a0:	ldr	r0, [pc, #48]	; 2c4d8 <strspn@plt+0x28dc8>
   2c4a4:	mov	r2, #592	; 0x250
   2c4a8:	ldr	r1, [pc, #44]	; 2c4dc <strspn@plt+0x28dcc>
   2c4ac:	ldr	r3, [pc, #44]	; 2c4e0 <strspn@plt+0x28dd0>
   2c4b0:	add	r0, pc, r0
   2c4b4:	add	r1, pc, r1
   2c4b8:	add	r3, pc, r3
   2c4bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c4c0:	strdeq	r3, [r2], -r4
   2c4c4:	strheq	r3, [r2], -ip
   2c4c8:	andeq	r3, r2, r4, lsl #6
   2c4cc:	andeq	r3, r2, r4, asr #1
   2c4d0:	muleq	r2, ip, r0
   2c4d4:	andeq	r3, r2, r4, ror #5
   2c4d8:	andeq	r9, r2, r0, lsl #28
   2c4dc:	andeq	r3, r2, ip, ror r0
   2c4e0:	andeq	r3, r2, r4, asr #5
   2c4e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c4e8:	subs	sl, r0, #0
   2c4ec:	mov	r5, r1
   2c4f0:	mov	r4, r2
   2c4f4:	beq	2c5f4 <strspn@plt+0x28ee4>
   2c4f8:	cmp	r2, #0
   2c4fc:	beq	2c5d4 <strspn@plt+0x28ec4>
   2c500:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
   2c504:	ldr	r1, [pc, #264]	; 2c614 <strspn@plt+0x28f04>
   2c508:	add	r1, pc, r1
   2c50c:	ands	r3, r0, #31
   2c510:	mov	r2, r0
   2c514:	mov	r0, r4
   2c518:	movne	r3, #1
   2c51c:	add	r6, r3, r2, lsr #5
   2c520:	bl	3710 <strspn@plt>
   2c524:	add	r4, r4, r0
   2c528:	mov	r0, r4
   2c52c:	bl	33a4 <strlen@plt>
   2c530:	tst	r0, #7
   2c534:	bne	2c5ac <strspn@plt+0x28e9c>
   2c538:	lsr	r9, r0, #3
   2c53c:	cmp	r6, r9
   2c540:	bcc	2c5ac <strspn@plt+0x28e9c>
   2c544:	ldr	r3, [sl, #108]	; 0x6c
   2c548:	cmp	r3, #0
   2c54c:	beq	2c5b4 <strspn@plt+0x28ea4>
   2c550:	cmp	r9, #0
   2c554:	beq	2c5a4 <strspn@plt+0x28e94>
   2c558:	sub	r7, r9, #-1073741823	; 0xc0000001
   2c55c:	mov	r8, #0
   2c560:	mla	r5, r5, r6, r7
   2c564:	lsl	r7, r5, #2
   2c568:	add	r6, r4, #8
   2c56c:	mov	r5, #0
   2c570:	ldrb	r0, [r4], #1
   2c574:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   2c578:	cmp	r0, #0
   2c57c:	blt	2c5ac <strspn@plt+0x28e9c>
   2c580:	cmp	r4, r6
   2c584:	orr	r5, r0, r5, lsl #4
   2c588:	bne	2c570 <strspn@plt+0x28e60>
   2c58c:	add	r8, r8, #1
   2c590:	ldr	r3, [sl, #108]	; 0x6c
   2c594:	cmp	r8, r9
   2c598:	str	r5, [r3, r7]
   2c59c:	sub	r7, r7, #4
   2c5a0:	bne	2c568 <strspn@plt+0x28e58>
   2c5a4:	mov	r0, #0
   2c5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c5ac:	mvn	r0, #21
   2c5b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c5b4:	lsl	r0, r6, #2
   2c5b8:	mov	r1, #4
   2c5bc:	bl	2f9c <calloc@plt>
   2c5c0:	cmp	r0, #0
   2c5c4:	str	r0, [sl, #108]	; 0x6c
   2c5c8:	bne	2c550 <strspn@plt+0x28e40>
   2c5cc:	mvn	r0, #11
   2c5d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c5d4:	ldr	r0, [pc, #60]	; 2c618 <strspn@plt+0x28f08>
   2c5d8:	mov	r2, #648	; 0x288
   2c5dc:	ldr	r1, [pc, #56]	; 2c61c <strspn@plt+0x28f0c>
   2c5e0:	ldr	r3, [pc, #56]	; 2c620 <strspn@plt+0x28f10>
   2c5e4:	add	r0, pc, r0
   2c5e8:	add	r1, pc, r1
   2c5ec:	add	r3, pc, r3
   2c5f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c5f4:	ldr	r0, [pc, #40]	; 2c624 <strspn@plt+0x28f14>
   2c5f8:	movw	r2, #647	; 0x287
   2c5fc:	ldr	r1, [pc, #36]	; 2c628 <strspn@plt+0x28f18>
   2c600:	ldr	r3, [pc, #36]	; 2c62c <strspn@plt+0x28f1c>
   2c604:	add	r0, pc, r0
   2c608:	add	r1, pc, r1
   2c60c:	add	r3, pc, r3
   2c610:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c614:	andeq	lr, r1, ip, ror r5
   2c618:	muleq	r2, r8, ip
   2c61c:	andeq	r2, r2, r8, asr #30
   2c620:	ldrdeq	r3, [r2], -r4
   2c624:	andeq	r9, r2, ip, lsr #25
   2c628:	andeq	r2, r2, r8, lsr #30
   2c62c:			; <UNDEFINED> instruction: 0x000232b4
   2c630:	push	{r4, lr}
   2c634:	subs	r4, r0, #0
   2c638:	beq	2c678 <strspn@plt+0x28f68>
   2c63c:	ldr	r0, [r4, #92]	; 0x5c
   2c640:	bl	3080 <free@plt>
   2c644:	ldr	r0, [r4, #96]	; 0x60
   2c648:	bl	3080 <free@plt>
   2c64c:	ldr	r0, [r4, #100]	; 0x64
   2c650:	bl	3080 <free@plt>
   2c654:	ldr	r0, [r4, #104]	; 0x68
   2c658:	bl	3080 <free@plt>
   2c65c:	ldr	r0, [r4, #144]	; 0x90
   2c660:	bl	3080 <free@plt>
   2c664:	ldr	r0, [r4, #128]	; 0x80
   2c668:	bl	3080 <free@plt>
   2c66c:	ldr	r0, [r4, #84]	; 0x54
   2c670:	pop	{r4, lr}
   2c674:	b	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   2c678:	ldr	r0, [pc, #24]	; 2c698 <strspn@plt+0x28f88>
   2c67c:	mov	r2, #45	; 0x2d
   2c680:	ldr	r1, [pc, #20]	; 2c69c <strspn@plt+0x28f8c>
   2c684:	ldr	r3, [pc, #20]	; 2c6a0 <strspn@plt+0x28f90>
   2c688:	add	r0, pc, r0
   2c68c:	add	r1, pc, r1
   2c690:	add	r3, pc, r3
   2c694:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c698:	andeq	r9, r2, r8, lsr #24
   2c69c:	andeq	r2, r2, r4, lsr #29
   2c6a0:	andeq	r3, r2, r4, asr #1
   2c6a4:	push	{r4, lr}
   2c6a8:	subs	r4, r0, #0
   2c6ac:	beq	2c6e8 <strspn@plt+0x28fd8>
   2c6b0:	ldrb	r3, [r4]
   2c6b4:	cmp	r3, #0
   2c6b8:	beq	2c6d8 <strspn@plt+0x28fc8>
   2c6bc:	ldr	r3, [r4, #4]
   2c6c0:	cmp	r3, #0
   2c6c4:	addne	r3, r3, #1
   2c6c8:	strne	r3, [r4, #4]
   2c6cc:	beq	2c70c <strspn@plt+0x28ffc>
   2c6d0:	mov	r0, r4
   2c6d4:	pop	{r4, pc}
   2c6d8:	sub	r0, r4, #48	; 0x30
   2c6dc:	bl	24004 <strspn@plt+0x208f4>
   2c6e0:	mov	r0, r4
   2c6e4:	pop	{r4, pc}
   2c6e8:	ldr	r0, [pc, #60]	; 2c72c <strspn@plt+0x2901c>
   2c6ec:	mov	r2, #67	; 0x43
   2c6f0:	ldr	r1, [pc, #56]	; 2c730 <strspn@plt+0x29020>
   2c6f4:	ldr	r3, [pc, #56]	; 2c734 <strspn@plt+0x29024>
   2c6f8:	add	r0, pc, r0
   2c6fc:	add	r1, pc, r1
   2c700:	add	r3, pc, r3
   2c704:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2c708:	b	2c6d0 <strspn@plt+0x28fc0>
   2c70c:	ldr	r0, [pc, #36]	; 2c738 <strspn@plt+0x29028>
   2c710:	mov	r2, #70	; 0x46
   2c714:	ldr	r1, [pc, #32]	; 2c73c <strspn@plt+0x2902c>
   2c718:	ldr	r3, [pc, #32]	; 2c740 <strspn@plt+0x29030>
   2c71c:	add	r0, pc, r0
   2c720:	add	r1, pc, r1
   2c724:	add	r3, pc, r3
   2c728:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c72c:			; <UNDEFINED> instruction: 0x00029bb8
   2c730:	andeq	r2, r2, r4, lsr lr
   2c734:	andeq	r3, r2, r4, lsl #1
   2c738:	andeq	r2, r2, r8, asr lr
   2c73c:	andeq	r2, r2, r0, lsl lr
   2c740:	andeq	r3, r2, r0, rrx
   2c744:	push	{r3, r4, r5, lr}
   2c748:	subs	r4, r0, #0
   2c74c:	beq	2c778 <strspn@plt+0x29068>
   2c750:	ldrb	r3, [r4]
   2c754:	cmp	r3, #0
   2c758:	beq	2c780 <strspn@plt+0x29070>
   2c75c:	ldr	r5, [r4, #4]
   2c760:	cmp	r5, #0
   2c764:	beq	2c80c <strspn@plt+0x290fc>
   2c768:	sub	r5, r5, #1
   2c76c:	str	r5, [r4, #4]
   2c770:	cmp	r5, #0
   2c774:	beq	2c790 <strspn@plt+0x29080>
   2c778:	mov	r0, #0
   2c77c:	pop	{r3, r4, r5, pc}
   2c780:	sub	r0, r4, #48	; 0x30
   2c784:	bl	24088 <strspn@plt+0x20978>
   2c788:	mov	r0, #0
   2c78c:	pop	{r3, r4, r5, pc}
   2c790:	ldr	r0, [r4, #64]	; 0x40
   2c794:	bl	3080 <free@plt>
   2c798:	ldr	r0, [r4, #68]	; 0x44
   2c79c:	bl	3080 <free@plt>
   2c7a0:	ldr	r0, [r4, #72]	; 0x48
   2c7a4:	bl	3080 <free@plt>
   2c7a8:	ldr	r0, [r4, #76]	; 0x4c
   2c7ac:	bl	3080 <free@plt>
   2c7b0:	ldr	r0, [r4, #88]	; 0x58
   2c7b4:	bl	3080 <free@plt>
   2c7b8:	ldr	r0, [r4, #108]	; 0x6c
   2c7bc:	bl	3080 <free@plt>
   2c7c0:	ldr	r0, [r4, #120]	; 0x78
   2c7c4:	bl	3080 <free@plt>
   2c7c8:	ldr	r0, [r4, #124]	; 0x7c
   2c7cc:	bl	3080 <free@plt>
   2c7d0:	ldr	r0, [r4, #136]	; 0x88
   2c7d4:	bl	3080 <free@plt>
   2c7d8:	ldr	r0, [r4, #140]	; 0x8c
   2c7dc:	bl	3080 <free@plt>
   2c7e0:	ldr	r0, [r4, #48]	; 0x30
   2c7e4:	bl	3080 <free@plt>
   2c7e8:	ldr	r0, [r4, #128]	; 0x80
   2c7ec:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   2c7f0:	mov	r0, r4
   2c7f4:	str	r5, [r4, #128]	; 0x80
   2c7f8:	bl	2c630 <strspn@plt+0x28f20>
   2c7fc:	mov	r0, r4
   2c800:	bl	3080 <free@plt>
   2c804:	mov	r0, #0
   2c808:	pop	{r3, r4, r5, pc}
   2c80c:	ldr	r0, [pc, #24]	; 2c82c <strspn@plt+0x2911c>
   2c810:	mov	r2, #90	; 0x5a
   2c814:	ldr	r1, [pc, #20]	; 2c830 <strspn@plt+0x29120>
   2c818:	ldr	r3, [pc, #20]	; 2c834 <strspn@plt+0x29124>
   2c81c:	add	r0, pc, r0
   2c820:	add	r1, pc, r1
   2c824:	add	r3, pc, r3
   2c828:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2c82c:	andeq	r2, r2, r8, asr sp
   2c830:	andeq	r2, r2, r0, lsl sp
   2c834:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   2c838:	push	{r3, lr}
   2c83c:	mov	r1, #152	; 0x98
   2c840:	mov	r0, #1
   2c844:	bl	2f9c <calloc@plt>
   2c848:	cmp	r0, #0
   2c84c:	movne	r3, #1
   2c850:	strbne	r3, [r0]
   2c854:	strne	r3, [r0, #4]
   2c858:	pop	{r3, pc}
   2c85c:	cmp	r0, #0
   2c860:	push	{r3, r4, r5, lr}
   2c864:	beq	2c89c <strspn@plt+0x2918c>
   2c868:	cmp	r1, #0
   2c86c:	beq	2c8c4 <strspn@plt+0x291b4>
   2c870:	ldrd	r2, [r0, #8]
   2c874:	mov	r4, #4
   2c878:	mov	r5, #0
   2c87c:	and	r2, r2, r4
   2c880:	and	r3, r3, r5
   2c884:	orrs	ip, r2, r3
   2c888:	ldrne	r3, [r0, #16]
   2c88c:	movne	r0, #0
   2c890:	mvneq	r0, #60	; 0x3c
   2c894:	strne	r3, [r1]
   2c898:	pop	{r3, r4, r5, pc}
   2c89c:	ldr	r0, [pc, #72]	; 2c8ec <strspn@plt+0x291dc>
   2c8a0:	mov	r2, #175	; 0xaf
   2c8a4:	ldr	r1, [pc, #68]	; 2c8f0 <strspn@plt+0x291e0>
   2c8a8:	ldr	r3, [pc, #68]	; 2c8f4 <strspn@plt+0x291e4>
   2c8ac:	add	r0, pc, r0
   2c8b0:	add	r1, pc, r1
   2c8b4:	add	r3, pc, r3
   2c8b8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2c8bc:	mvn	r0, #21
   2c8c0:	pop	{r3, r4, r5, pc}
   2c8c4:	ldr	r0, [pc, #44]	; 2c8f8 <strspn@plt+0x291e8>
   2c8c8:	mov	r2, #176	; 0xb0
   2c8cc:	ldr	r1, [pc, #40]	; 2c8fc <strspn@plt+0x291ec>
   2c8d0:	ldr	r3, [pc, #40]	; 2c900 <strspn@plt+0x291f0>
   2c8d4:	add	r0, pc, r0
   2c8d8:	add	r1, pc, r1
   2c8dc:	add	r3, pc, r3
   2c8e0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2c8e4:	mvn	r0, #21
   2c8e8:	pop	{r3, r4, r5, pc}
   2c8ec:	andeq	r9, r2, r4, lsl #20
   2c8f0:	andeq	r2, r2, r0, lsl #25
   2c8f4:	andeq	r2, r2, r4, lsr pc
   2c8f8:	muleq	r2, ip, sp
   2c8fc:	andeq	r2, r2, r8, asr ip
   2c900:	andeq	r2, r2, ip, lsl #30
   2c904:	cmp	r0, #0
   2c908:	push	{r3, r4, r5, lr}
   2c90c:	beq	2c944 <strspn@plt+0x29234>
   2c910:	cmp	r1, #0
   2c914:	beq	2c96c <strspn@plt+0x2925c>
   2c918:	ldrd	r2, [r0, #8]
   2c91c:	mov	r4, #8
   2c920:	mov	r5, #0
   2c924:	and	r2, r2, r4
   2c928:	and	r3, r3, r5
   2c92c:	orrs	ip, r2, r3
   2c930:	ldrne	r3, [r0, #20]
   2c934:	movne	r0, #0
   2c938:	mvneq	r0, #60	; 0x3c
   2c93c:	strne	r3, [r1]
   2c940:	pop	{r3, r4, r5, pc}
   2c944:	ldr	r0, [pc, #72]	; 2c994 <strspn@plt+0x29284>
   2c948:	mov	r2, #186	; 0xba
   2c94c:	ldr	r1, [pc, #68]	; 2c998 <strspn@plt+0x29288>
   2c950:	ldr	r3, [pc, #68]	; 2c99c <strspn@plt+0x2928c>
   2c954:	add	r0, pc, r0
   2c958:	add	r1, pc, r1
   2c95c:	add	r3, pc, r3
   2c960:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2c964:	mvn	r0, #21
   2c968:	pop	{r3, r4, r5, pc}
   2c96c:	ldr	r0, [pc, #44]	; 2c9a0 <strspn@plt+0x29290>
   2c970:	mov	r2, #187	; 0xbb
   2c974:	ldr	r1, [pc, #40]	; 2c9a4 <strspn@plt+0x29294>
   2c978:	ldr	r3, [pc, #40]	; 2c9a8 <strspn@plt+0x29298>
   2c97c:	add	r0, pc, r0
   2c980:	add	r1, pc, r1
   2c984:	add	r3, pc, r3
   2c988:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2c98c:	mvn	r0, #21
   2c990:	pop	{r3, r4, r5, pc}
   2c994:	andeq	r9, r2, ip, asr r9
   2c998:	ldrdeq	r2, [r2], -r8
   2c99c:	andeq	r2, r2, ip, asr #30
   2c9a0:	andeq	r2, r2, r8, lsl #24
   2c9a4:			; <UNDEFINED> instruction: 0x00022bb0
   2c9a8:	andeq	r2, r2, r4, lsr #30
   2c9ac:	cmp	r0, #0
   2c9b0:	push	{r3, r4, r5, lr}
   2c9b4:	beq	2ca24 <strspn@plt+0x29314>
   2c9b8:	cmp	r1, #0
   2c9bc:	beq	2c9fc <strspn@plt+0x292ec>
   2c9c0:	ldrd	r2, [r0, #8]
   2c9c4:	mov	r4, #1
   2c9c8:	mov	r5, #0
   2c9cc:	and	r2, r2, r4
   2c9d0:	and	r3, r3, r5
   2c9d4:	orrs	ip, r2, r3
   2c9d8:	beq	2c9f4 <strspn@plt+0x292e4>
   2c9dc:	ldr	r3, [r0, #56]	; 0x38
   2c9e0:	cmp	r3, #0
   2c9e4:	ble	2ca4c <strspn@plt+0x2933c>
   2c9e8:	str	r3, [r1]
   2c9ec:	mov	r0, #0
   2c9f0:	pop	{r3, r4, r5, pc}
   2c9f4:	mvn	r0, #60	; 0x3c
   2c9f8:	pop	{r3, r4, r5, pc}
   2c9fc:	ldr	r0, [pc, #104]	; 2ca6c <strspn@plt+0x2935c>
   2ca00:	movw	r2, #277	; 0x115
   2ca04:	ldr	r1, [pc, #100]	; 2ca70 <strspn@plt+0x29360>
   2ca08:	ldr	r3, [pc, #100]	; 2ca74 <strspn@plt+0x29364>
   2ca0c:	add	r0, pc, r0
   2ca10:	add	r1, pc, r1
   2ca14:	add	r3, pc, r3
   2ca18:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ca1c:	mvn	r0, #21
   2ca20:	pop	{r3, r4, r5, pc}
   2ca24:	ldr	r0, [pc, #76]	; 2ca78 <strspn@plt+0x29368>
   2ca28:	mov	r2, #276	; 0x114
   2ca2c:	ldr	r1, [pc, #72]	; 2ca7c <strspn@plt+0x2936c>
   2ca30:	ldr	r3, [pc, #72]	; 2ca80 <strspn@plt+0x29370>
   2ca34:	add	r0, pc, r0
   2ca38:	add	r1, pc, r1
   2ca3c:	add	r3, pc, r3
   2ca40:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ca44:	mvn	r0, #21
   2ca48:	pop	{r3, r4, r5, pc}
   2ca4c:	ldr	r0, [pc, #48]	; 2ca84 <strspn@plt+0x29374>
   2ca50:	movw	r2, #282	; 0x11a
   2ca54:	ldr	r1, [pc, #44]	; 2ca88 <strspn@plt+0x29378>
   2ca58:	ldr	r3, [pc, #44]	; 2ca8c <strspn@plt+0x2937c>
   2ca5c:	add	r0, pc, r0
   2ca60:	add	r1, pc, r1
   2ca64:	add	r3, pc, r3
   2ca68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2ca6c:	andeq	r7, r2, r8, lsr r7
   2ca70:	andeq	r2, r2, r0, lsr #22
   2ca74:			; <UNDEFINED> instruction: 0x00022eb8
   2ca78:	andeq	r9, r2, ip, ror r8
   2ca7c:	strdeq	r2, [r2], -r8
   2ca80:	muleq	r2, r0, lr
   2ca84:	andeq	r2, r2, r4, ror #22
   2ca88:	ldrdeq	r2, [r2], -r0
   2ca8c:	andeq	r2, r2, r8, ror #28
   2ca90:	cmp	r0, #0
   2ca94:	push	{r3, r4, r5, lr}
   2ca98:	beq	2cb08 <strspn@plt+0x293f8>
   2ca9c:	cmp	r1, #0
   2caa0:	beq	2cae0 <strspn@plt+0x293d0>
   2caa4:	ldrd	r2, [r0, #8]
   2caa8:	mov	r4, #2048	; 0x800
   2caac:	mov	r5, #0
   2cab0:	and	r2, r2, r4
   2cab4:	and	r3, r3, r5
   2cab8:	orrs	ip, r2, r3
   2cabc:	beq	2cad8 <strspn@plt+0x293c8>
   2cac0:	ldr	r3, [r0, #64]	; 0x40
   2cac4:	cmp	r3, #0
   2cac8:	beq	2cb30 <strspn@plt+0x29420>
   2cacc:	str	r3, [r1]
   2cad0:	mov	r0, #0
   2cad4:	pop	{r3, r4, r5, pc}
   2cad8:	mvn	r0, #60	; 0x3c
   2cadc:	pop	{r3, r4, r5, pc}
   2cae0:	ldr	r0, [pc, #104]	; 2cb50 <strspn@plt+0x29440>
   2cae4:	mov	r2, #312	; 0x138
   2cae8:	ldr	r1, [pc, #100]	; 2cb54 <strspn@plt+0x29444>
   2caec:	ldr	r3, [pc, #100]	; 2cb58 <strspn@plt+0x29448>
   2caf0:	add	r0, pc, r0
   2caf4:	add	r1, pc, r1
   2caf8:	add	r3, pc, r3
   2cafc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cb00:	mvn	r0, #21
   2cb04:	pop	{r3, r4, r5, pc}
   2cb08:	ldr	r0, [pc, #76]	; 2cb5c <strspn@plt+0x2944c>
   2cb0c:	movw	r2, #311	; 0x137
   2cb10:	ldr	r1, [pc, #72]	; 2cb60 <strspn@plt+0x29450>
   2cb14:	ldr	r3, [pc, #72]	; 2cb64 <strspn@plt+0x29454>
   2cb18:	add	r0, pc, r0
   2cb1c:	add	r1, pc, r1
   2cb20:	add	r3, pc, r3
   2cb24:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cb28:	mvn	r0, #21
   2cb2c:	pop	{r3, r4, r5, pc}
   2cb30:	ldr	r0, [pc, #48]	; 2cb68 <strspn@plt+0x29458>
   2cb34:	movw	r2, #317	; 0x13d
   2cb38:	ldr	r1, [pc, #44]	; 2cb6c <strspn@plt+0x2945c>
   2cb3c:	ldr	r3, [pc, #44]	; 2cb70 <strspn@plt+0x29460>
   2cb40:	add	r0, pc, r0
   2cb44:	add	r1, pc, r1
   2cb48:	add	r3, pc, r3
   2cb4c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2cb50:	andeq	lr, r1, r8, lsl #30
   2cb54:	andeq	r2, r2, ip, lsr sl
   2cb58:	andeq	r2, r2, ip, ror #24
   2cb5c:	muleq	r2, r8, r7
   2cb60:	andeq	r2, r2, r4, lsl sl
   2cb64:	andeq	r2, r2, r4, asr #24
   2cb68:	andeq	r2, r2, r4, lsr #21
   2cb6c:	andeq	r2, r2, ip, ror #19
   2cb70:	andeq	r2, r2, ip, lsl ip
   2cb74:	ldr	r3, [pc, #300]	; 2cca8 <strspn@plt+0x29598>
   2cb78:	ldr	r2, [pc, #300]	; 2ccac <strspn@plt+0x2959c>
   2cb7c:	add	r3, pc, r3
   2cb80:	push	{r4, r5, r6, r7, r8, lr}
   2cb84:	subs	r6, r0, #0
   2cb88:	ldr	r7, [r3, r2]
   2cb8c:	sub	sp, sp, #8
   2cb90:	mov	r8, r1
   2cb94:	ldr	r3, [r7]
   2cb98:	str	r3, [sp, #4]
   2cb9c:	beq	2cc38 <strspn@plt+0x29528>
   2cba0:	cmp	r1, #0
   2cba4:	beq	2cc80 <strspn@plt+0x29570>
   2cba8:	ldrd	r2, [r6, #8]
   2cbac:	mov	r4, #65536	; 0x10000
   2cbb0:	mov	r5, #0
   2cbb4:	and	r2, r2, r4
   2cbb8:	and	r3, r3, r5
   2cbbc:	orrs	r1, r2, r3
   2cbc0:	beq	2cc2c <strspn@plt+0x2951c>
   2cbc4:	ldr	r0, [r6, #88]	; 0x58
   2cbc8:	cmp	r0, #0
   2cbcc:	beq	2cc60 <strspn@plt+0x29550>
   2cbd0:	ldr	r3, [r6, #96]	; 0x60
   2cbd4:	cmp	r3, #0
   2cbd8:	beq	2cbfc <strspn@plt+0x294ec>
   2cbdc:	mov	r0, #0
   2cbe0:	str	r3, [r8]
   2cbe4:	ldr	r2, [sp, #4]
   2cbe8:	ldr	r3, [r7]
   2cbec:	cmp	r2, r3
   2cbf0:	bne	2cc34 <strspn@plt+0x29524>
   2cbf4:	add	sp, sp, #8
   2cbf8:	pop	{r4, r5, r6, r7, r8, pc}
   2cbfc:	ldr	r1, [r6, #136]	; 0x88
   2cc00:	mov	r2, sp
   2cc04:	bl	460a4 <sd_bus_creds_has_bounding_cap@@Base+0x1877c>
   2cc08:	cmp	r0, #0
   2cc0c:	blt	2cbe4 <strspn@plt+0x294d4>
   2cc10:	ldr	r0, [sp]
   2cc14:	add	r1, r6, #96	; 0x60
   2cc18:	bl	454c0 <sd_bus_creds_has_bounding_cap@@Base+0x17b98>
   2cc1c:	cmp	r0, #0
   2cc20:	blt	2cbe4 <strspn@plt+0x294d4>
   2cc24:	ldr	r3, [r6, #96]	; 0x60
   2cc28:	b	2cbdc <strspn@plt+0x294cc>
   2cc2c:	mvn	r0, #60	; 0x3c
   2cc30:	b	2cbe4 <strspn@plt+0x294d4>
   2cc34:	bl	314c <__stack_chk_fail@plt>
   2cc38:	ldr	r0, [pc, #112]	; 2ccb0 <strspn@plt+0x295a0>
   2cc3c:	movw	r2, #361	; 0x169
   2cc40:	ldr	r1, [pc, #108]	; 2ccb4 <strspn@plt+0x295a4>
   2cc44:	ldr	r3, [pc, #108]	; 2ccb8 <strspn@plt+0x295a8>
   2cc48:	add	r0, pc, r0
   2cc4c:	add	r1, pc, r1
   2cc50:	add	r3, pc, r3
   2cc54:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cc58:	mvn	r0, #21
   2cc5c:	b	2cbe4 <strspn@plt+0x294d4>
   2cc60:	ldr	r0, [pc, #84]	; 2ccbc <strspn@plt+0x295ac>
   2cc64:	movw	r2, #367	; 0x16f
   2cc68:	ldr	r1, [pc, #80]	; 2ccc0 <strspn@plt+0x295b0>
   2cc6c:	ldr	r3, [pc, #80]	; 2ccc4 <strspn@plt+0x295b4>
   2cc70:	add	r0, pc, r0
   2cc74:	add	r1, pc, r1
   2cc78:	add	r3, pc, r3
   2cc7c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2cc80:	ldr	r0, [pc, #64]	; 2ccc8 <strspn@plt+0x295b8>
   2cc84:	movw	r2, #362	; 0x16a
   2cc88:	ldr	r1, [pc, #60]	; 2cccc <strspn@plt+0x295bc>
   2cc8c:	ldr	r3, [pc, #60]	; 2ccd0 <strspn@plt+0x295c0>
   2cc90:	add	r0, pc, r0
   2cc94:	add	r1, pc, r1
   2cc98:	add	r3, pc, r3
   2cc9c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cca0:	mvn	r0, #21
   2cca4:	b	2cbe4 <strspn@plt+0x294d4>
   2cca8:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   2ccac:	andeq	r0, r0, r8, lsr #5
   2ccb0:	andeq	r9, r2, r8, ror #12
   2ccb4:	andeq	r2, r2, r4, ror #17
   2ccb8:	andeq	r2, r2, r8, ror r8
   2ccbc:	muleq	r2, r0, r9
   2ccc0:			; <UNDEFINED> instruction: 0x000228bc
   2ccc4:	andeq	r2, r2, r0, asr r8
   2ccc8:	andeq	lr, r1, r8, ror #26
   2cccc:	muleq	r2, ip, r8
   2ccd0:	andeq	r2, r2, r0, lsr r8
   2ccd4:	ldr	r3, [pc, #300]	; 2ce08 <strspn@plt+0x296f8>
   2ccd8:	ldr	r2, [pc, #300]	; 2ce0c <strspn@plt+0x296fc>
   2ccdc:	add	r3, pc, r3
   2cce0:	push	{r4, r5, r6, r7, r8, lr}
   2cce4:	subs	r6, r0, #0
   2cce8:	ldr	r7, [r3, r2]
   2ccec:	sub	sp, sp, #8
   2ccf0:	mov	r8, r1
   2ccf4:	ldr	r3, [r7]
   2ccf8:	str	r3, [sp, #4]
   2ccfc:	beq	2cd98 <strspn@plt+0x29688>
   2cd00:	cmp	r1, #0
   2cd04:	beq	2cde0 <strspn@plt+0x296d0>
   2cd08:	ldrd	r2, [r6, #8]
   2cd0c:	mov	r4, #131072	; 0x20000
   2cd10:	mov	r5, #0
   2cd14:	and	r2, r2, r4
   2cd18:	and	r3, r3, r5
   2cd1c:	orrs	r1, r2, r3
   2cd20:	beq	2cd8c <strspn@plt+0x2967c>
   2cd24:	ldr	r0, [r6, #88]	; 0x58
   2cd28:	cmp	r0, #0
   2cd2c:	beq	2cdc0 <strspn@plt+0x296b0>
   2cd30:	ldr	r3, [r6, #100]	; 0x64
   2cd34:	cmp	r3, #0
   2cd38:	beq	2cd5c <strspn@plt+0x2964c>
   2cd3c:	mov	r0, #0
   2cd40:	str	r3, [r8]
   2cd44:	ldr	r2, [sp, #4]
   2cd48:	ldr	r3, [r7]
   2cd4c:	cmp	r2, r3
   2cd50:	bne	2cd94 <strspn@plt+0x29684>
   2cd54:	add	sp, sp, #8
   2cd58:	pop	{r4, r5, r6, r7, r8, pc}
   2cd5c:	ldr	r1, [r6, #136]	; 0x88
   2cd60:	mov	r2, sp
   2cd64:	bl	460a4 <sd_bus_creds_has_bounding_cap@@Base+0x1877c>
   2cd68:	cmp	r0, #0
   2cd6c:	blt	2cd44 <strspn@plt+0x29634>
   2cd70:	ldr	r0, [sp]
   2cd74:	add	r1, r6, #100	; 0x64
   2cd78:	bl	45540 <sd_bus_creds_has_bounding_cap@@Base+0x17c18>
   2cd7c:	cmp	r0, #0
   2cd80:	blt	2cd44 <strspn@plt+0x29634>
   2cd84:	ldr	r3, [r6, #100]	; 0x64
   2cd88:	b	2cd3c <strspn@plt+0x2962c>
   2cd8c:	mvn	r0, #60	; 0x3c
   2cd90:	b	2cd44 <strspn@plt+0x29634>
   2cd94:	bl	314c <__stack_chk_fail@plt>
   2cd98:	ldr	r0, [pc, #112]	; 2ce10 <strspn@plt+0x29700>
   2cd9c:	mov	r2, #388	; 0x184
   2cda0:	ldr	r1, [pc, #108]	; 2ce14 <strspn@plt+0x29704>
   2cda4:	ldr	r3, [pc, #108]	; 2ce18 <strspn@plt+0x29708>
   2cda8:	add	r0, pc, r0
   2cdac:	add	r1, pc, r1
   2cdb0:	add	r3, pc, r3
   2cdb4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cdb8:	mvn	r0, #21
   2cdbc:	b	2cd44 <strspn@plt+0x29634>
   2cdc0:	ldr	r0, [pc, #84]	; 2ce1c <strspn@plt+0x2970c>
   2cdc4:	movw	r2, #394	; 0x18a
   2cdc8:	ldr	r1, [pc, #80]	; 2ce20 <strspn@plt+0x29710>
   2cdcc:	ldr	r3, [pc, #80]	; 2ce24 <strspn@plt+0x29714>
   2cdd0:	add	r0, pc, r0
   2cdd4:	add	r1, pc, r1
   2cdd8:	add	r3, pc, r3
   2cddc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2cde0:	ldr	r0, [pc, #64]	; 2ce28 <strspn@plt+0x29718>
   2cde4:	movw	r2, #389	; 0x185
   2cde8:	ldr	r1, [pc, #60]	; 2ce2c <strspn@plt+0x2971c>
   2cdec:	ldr	r3, [pc, #60]	; 2ce30 <strspn@plt+0x29720>
   2cdf0:	add	r0, pc, r0
   2cdf4:	add	r1, pc, r1
   2cdf8:	add	r3, pc, r3
   2cdfc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2ce00:	mvn	r0, #21
   2ce04:	b	2cd44 <strspn@plt+0x29634>
   2ce08:	andeq	pc, r3, ip, lsl r0	; <UNPREDICTABLE>
   2ce0c:	andeq	r0, r0, r8, lsr #5
   2ce10:	andeq	r9, r2, r8, lsl #10
   2ce14:	andeq	r2, r2, r4, lsl #15
   2ce18:	andeq	r2, r2, r0, lsr r7
   2ce1c:	andeq	r2, r2, r0, lsr r8
   2ce20:	andeq	r2, r2, ip, asr r7
   2ce24:	andeq	r2, r2, r8, lsl #14
   2ce28:	andeq	lr, r1, r8, lsl #24
   2ce2c:	andeq	r2, r2, ip, lsr r7
   2ce30:	andeq	r2, r2, r8, ror #13
   2ce34:	ldr	r3, [pc, #300]	; 2cf68 <strspn@plt+0x29858>
   2ce38:	ldr	r2, [pc, #300]	; 2cf6c <strspn@plt+0x2985c>
   2ce3c:	add	r3, pc, r3
   2ce40:	push	{r4, r5, r6, r7, r8, lr}
   2ce44:	subs	r6, r0, #0
   2ce48:	ldr	r7, [r3, r2]
   2ce4c:	sub	sp, sp, #8
   2ce50:	mov	r8, r1
   2ce54:	ldr	r3, [r7]
   2ce58:	str	r3, [sp, #4]
   2ce5c:	beq	2cef8 <strspn@plt+0x297e8>
   2ce60:	cmp	r1, #0
   2ce64:	beq	2cf40 <strspn@plt+0x29830>
   2ce68:	ldrd	r2, [r6, #8]
   2ce6c:	mov	r4, #262144	; 0x40000
   2ce70:	mov	r5, #0
   2ce74:	and	r2, r2, r4
   2ce78:	and	r3, r3, r5
   2ce7c:	orrs	r1, r2, r3
   2ce80:	beq	2ceec <strspn@plt+0x297dc>
   2ce84:	ldr	r0, [r6, #88]	; 0x58
   2ce88:	cmp	r0, #0
   2ce8c:	beq	2cf20 <strspn@plt+0x29810>
   2ce90:	ldr	r3, [r6, #104]	; 0x68
   2ce94:	cmp	r3, #0
   2ce98:	beq	2cebc <strspn@plt+0x297ac>
   2ce9c:	mov	r0, #0
   2cea0:	str	r3, [r8]
   2cea4:	ldr	r2, [sp, #4]
   2cea8:	ldr	r3, [r7]
   2ceac:	cmp	r2, r3
   2ceb0:	bne	2cef4 <strspn@plt+0x297e4>
   2ceb4:	add	sp, sp, #8
   2ceb8:	pop	{r4, r5, r6, r7, r8, pc}
   2cebc:	ldr	r1, [r6, #136]	; 0x88
   2cec0:	mov	r2, sp
   2cec4:	bl	460a4 <sd_bus_creds_has_bounding_cap@@Base+0x1877c>
   2cec8:	cmp	r0, #0
   2cecc:	blt	2cea4 <strspn@plt+0x29794>
   2ced0:	ldr	r0, [sp]
   2ced4:	add	r1, r6, #104	; 0x68
   2ced8:	bl	45900 <sd_bus_creds_has_bounding_cap@@Base+0x17fd8>
   2cedc:	cmp	r0, #0
   2cee0:	blt	2cea4 <strspn@plt+0x29794>
   2cee4:	ldr	r3, [r6, #104]	; 0x68
   2cee8:	b	2ce9c <strspn@plt+0x2978c>
   2ceec:	mvn	r0, #60	; 0x3c
   2cef0:	b	2cea4 <strspn@plt+0x29794>
   2cef4:	bl	314c <__stack_chk_fail@plt>
   2cef8:	ldr	r0, [pc, #112]	; 2cf70 <strspn@plt+0x29860>
   2cefc:	movw	r2, #415	; 0x19f
   2cf00:	ldr	r1, [pc, #108]	; 2cf74 <strspn@plt+0x29864>
   2cf04:	ldr	r3, [pc, #108]	; 2cf78 <strspn@plt+0x29868>
   2cf08:	add	r0, pc, r0
   2cf0c:	add	r1, pc, r1
   2cf10:	add	r3, pc, r3
   2cf14:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cf18:	mvn	r0, #21
   2cf1c:	b	2cea4 <strspn@plt+0x29794>
   2cf20:	ldr	r0, [pc, #84]	; 2cf7c <strspn@plt+0x2986c>
   2cf24:	movw	r2, #421	; 0x1a5
   2cf28:	ldr	r1, [pc, #80]	; 2cf80 <strspn@plt+0x29870>
   2cf2c:	ldr	r3, [pc, #80]	; 2cf84 <strspn@plt+0x29874>
   2cf30:	add	r0, pc, r0
   2cf34:	add	r1, pc, r1
   2cf38:	add	r3, pc, r3
   2cf3c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2cf40:	ldr	r0, [pc, #64]	; 2cf88 <strspn@plt+0x29878>
   2cf44:	mov	r2, #416	; 0x1a0
   2cf48:	ldr	r1, [pc, #60]	; 2cf8c <strspn@plt+0x2987c>
   2cf4c:	ldr	r3, [pc, #60]	; 2cf90 <strspn@plt+0x29880>
   2cf50:	add	r0, pc, r0
   2cf54:	add	r1, pc, r1
   2cf58:	add	r3, pc, r3
   2cf5c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2cf60:	mvn	r0, #21
   2cf64:	b	2cea4 <strspn@plt+0x29794>
   2cf68:			; <UNDEFINED> instruction: 0x0003eebc
   2cf6c:	andeq	r0, r0, r8, lsr #5
   2cf70:	andeq	r9, r2, r8, lsr #7
   2cf74:	andeq	r2, r2, r4, lsr #12
   2cf78:	andeq	r2, r2, ip, ror #11
   2cf7c:	ldrdeq	r2, [r2], -r0
   2cf80:	strdeq	r2, [r2], -ip
   2cf84:	andeq	r2, r2, r4, asr #11
   2cf88:	andeq	lr, r1, r8, lsr #21
   2cf8c:	ldrdeq	r2, [r2], -ip
   2cf90:	andeq	r2, r2, r4, lsr #11
   2cf94:	ldr	r3, [pc, #300]	; 2d0c8 <strspn@plt+0x299b8>
   2cf98:	ldr	r2, [pc, #300]	; 2d0cc <strspn@plt+0x299bc>
   2cf9c:	add	r3, pc, r3
   2cfa0:	push	{r4, r5, r6, r7, r8, lr}
   2cfa4:	subs	r6, r0, #0
   2cfa8:	ldr	r7, [r3, r2]
   2cfac:	sub	sp, sp, #8
   2cfb0:	mov	r8, r1
   2cfb4:	ldr	r3, [r7]
   2cfb8:	str	r3, [sp, #4]
   2cfbc:	beq	2d058 <strspn@plt+0x29948>
   2cfc0:	cmp	r1, #0
   2cfc4:	beq	2d0a0 <strspn@plt+0x29990>
   2cfc8:	ldrd	r2, [r6, #8]
   2cfcc:	mov	r4, #524288	; 0x80000
   2cfd0:	mov	r5, #0
   2cfd4:	and	r2, r2, r4
   2cfd8:	and	r3, r3, r5
   2cfdc:	orrs	r1, r2, r3
   2cfe0:	beq	2d04c <strspn@plt+0x2993c>
   2cfe4:	ldr	r0, [r6, #88]	; 0x58
   2cfe8:	cmp	r0, #0
   2cfec:	beq	2d080 <strspn@plt+0x29970>
   2cff0:	ldr	r3, [r6, #92]	; 0x5c
   2cff4:	cmp	r3, #0
   2cff8:	beq	2d01c <strspn@plt+0x2990c>
   2cffc:	mov	r0, #0
   2d000:	str	r3, [r8]
   2d004:	ldr	r2, [sp, #4]
   2d008:	ldr	r3, [r7]
   2d00c:	cmp	r2, r3
   2d010:	bne	2d054 <strspn@plt+0x29944>
   2d014:	add	sp, sp, #8
   2d018:	pop	{r4, r5, r6, r7, r8, pc}
   2d01c:	ldr	r1, [r6, #136]	; 0x88
   2d020:	mov	r2, sp
   2d024:	bl	460a4 <sd_bus_creds_has_bounding_cap@@Base+0x1877c>
   2d028:	cmp	r0, #0
   2d02c:	blt	2d004 <strspn@plt+0x298f4>
   2d030:	ldr	r0, [sp]
   2d034:	add	r1, r6, #92	; 0x5c
   2d038:	bl	4579c <sd_bus_creds_has_bounding_cap@@Base+0x17e74>
   2d03c:	cmp	r0, #0
   2d040:	blt	2d004 <strspn@plt+0x298f4>
   2d044:	ldr	r3, [r6, #92]	; 0x5c
   2d048:	b	2cffc <strspn@plt+0x298ec>
   2d04c:	mvn	r0, #60	; 0x3c
   2d050:	b	2d004 <strspn@plt+0x298f4>
   2d054:	bl	314c <__stack_chk_fail@plt>
   2d058:	ldr	r0, [pc, #112]	; 2d0d0 <strspn@plt+0x299c0>
   2d05c:	movw	r2, #442	; 0x1ba
   2d060:	ldr	r1, [pc, #108]	; 2d0d4 <strspn@plt+0x299c4>
   2d064:	ldr	r3, [pc, #108]	; 2d0d8 <strspn@plt+0x299c8>
   2d068:	add	r0, pc, r0
   2d06c:	add	r1, pc, r1
   2d070:	add	r3, pc, r3
   2d074:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d078:	mvn	r0, #21
   2d07c:	b	2d004 <strspn@plt+0x298f4>
   2d080:	ldr	r0, [pc, #84]	; 2d0dc <strspn@plt+0x299cc>
   2d084:	mov	r2, #448	; 0x1c0
   2d088:	ldr	r1, [pc, #80]	; 2d0e0 <strspn@plt+0x299d0>
   2d08c:	ldr	r3, [pc, #80]	; 2d0e4 <strspn@plt+0x299d4>
   2d090:	add	r0, pc, r0
   2d094:	add	r1, pc, r1
   2d098:	add	r3, pc, r3
   2d09c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2d0a0:	ldr	r0, [pc, #64]	; 2d0e8 <strspn@plt+0x299d8>
   2d0a4:	movw	r2, #443	; 0x1bb
   2d0a8:	ldr	r1, [pc, #60]	; 2d0ec <strspn@plt+0x299dc>
   2d0ac:	ldr	r3, [pc, #60]	; 2d0f0 <strspn@plt+0x299e0>
   2d0b0:	add	r0, pc, r0
   2d0b4:	add	r1, pc, r1
   2d0b8:	add	r3, pc, r3
   2d0bc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d0c0:	mvn	r0, #21
   2d0c4:	b	2d004 <strspn@plt+0x298f4>
   2d0c8:	andeq	lr, r3, ip, asr sp
   2d0cc:	andeq	r0, r0, r8, lsr #5
   2d0d0:	andeq	r9, r2, r8, asr #4
   2d0d4:	andeq	r2, r2, r4, asr #9
   2d0d8:	andeq	r2, r2, r4, lsr #9
   2d0dc:	andeq	r2, r2, r0, ror r5
   2d0e0:	muleq	r2, ip, r4
   2d0e4:	andeq	r2, r2, ip, ror r4
   2d0e8:	andeq	lr, r1, r8, asr #18
   2d0ec:	andeq	r2, r2, ip, ror r4
   2d0f0:	andeq	r2, r2, ip, asr r4
   2d0f4:	ldr	r3, [pc, #264]	; 2d204 <strspn@plt+0x29af4>
   2d0f8:	subs	ip, r0, #0
   2d0fc:	ldr	r2, [pc, #260]	; 2d208 <strspn@plt+0x29af8>
   2d100:	add	r3, pc, r3
   2d104:	push	{r4, r5, r6, r7, lr}
   2d108:	sub	sp, sp, #12
   2d10c:	ldr	r6, [r3, r2]
   2d110:	mov	r7, r1
   2d114:	ldr	r3, [r6]
   2d118:	str	r3, [sp, #4]
   2d11c:	beq	2d1dc <strspn@plt+0x29acc>
   2d120:	cmp	r1, #0
   2d124:	beq	2d1b4 <strspn@plt+0x29aa4>
   2d128:	ldrd	r2, [ip, #8]
   2d12c:	mov	r4, #1048576	; 0x100000
   2d130:	mov	r5, #0
   2d134:	and	r2, r2, r4
   2d138:	and	r3, r3, r5
   2d13c:	orrs	r1, r2, r3
   2d140:	beq	2d188 <strspn@plt+0x29a78>
   2d144:	ldr	r0, [ip, #88]	; 0x58
   2d148:	cmp	r0, #0
   2d14c:	beq	2d194 <strspn@plt+0x29a84>
   2d150:	ldr	r1, [ip, #136]	; 0x88
   2d154:	mov	r2, sp
   2d158:	bl	460a4 <sd_bus_creds_has_bounding_cap@@Base+0x1877c>
   2d15c:	cmp	r0, #0
   2d160:	blt	2d170 <strspn@plt+0x29a60>
   2d164:	mov	r1, r7
   2d168:	ldr	r0, [sp]
   2d16c:	bl	45a44 <sd_bus_creds_has_bounding_cap@@Base+0x1811c>
   2d170:	ldr	r2, [sp, #4]
   2d174:	ldr	r3, [r6]
   2d178:	cmp	r2, r3
   2d17c:	bne	2d190 <strspn@plt+0x29a80>
   2d180:	add	sp, sp, #12
   2d184:	pop	{r4, r5, r6, r7, pc}
   2d188:	mvn	r0, #60	; 0x3c
   2d18c:	b	2d170 <strspn@plt+0x29a60>
   2d190:	bl	314c <__stack_chk_fail@plt>
   2d194:	ldr	r0, [pc, #112]	; 2d20c <strspn@plt+0x29afc>
   2d198:	mov	r2, #476	; 0x1dc
   2d19c:	ldr	r1, [pc, #108]	; 2d210 <strspn@plt+0x29b00>
   2d1a0:	ldr	r3, [pc, #108]	; 2d214 <strspn@plt+0x29b04>
   2d1a4:	add	r0, pc, r0
   2d1a8:	add	r1, pc, r1
   2d1ac:	add	r3, pc, r3
   2d1b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2d1b4:	ldr	r0, [pc, #92]	; 2d218 <strspn@plt+0x29b08>
   2d1b8:	movw	r2, #471	; 0x1d7
   2d1bc:	ldr	r1, [pc, #88]	; 2d21c <strspn@plt+0x29b0c>
   2d1c0:	ldr	r3, [pc, #88]	; 2d220 <strspn@plt+0x29b10>
   2d1c4:	add	r0, pc, r0
   2d1c8:	add	r1, pc, r1
   2d1cc:	add	r3, pc, r3
   2d1d0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d1d4:	mvn	r0, #21
   2d1d8:	b	2d170 <strspn@plt+0x29a60>
   2d1dc:	ldr	r0, [pc, #64]	; 2d224 <strspn@plt+0x29b14>
   2d1e0:	movw	r2, #470	; 0x1d6
   2d1e4:	ldr	r1, [pc, #60]	; 2d228 <strspn@plt+0x29b18>
   2d1e8:	ldr	r3, [pc, #60]	; 2d22c <strspn@plt+0x29b1c>
   2d1ec:	add	r0, pc, r0
   2d1f0:	add	r1, pc, r1
   2d1f4:	add	r3, pc, r3
   2d1f8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d1fc:	mvn	r0, #21
   2d200:	b	2d170 <strspn@plt+0x29a60>
   2d204:	strdeq	lr, [r3], -r8
   2d208:	andeq	r0, r0, r8, lsr #5
   2d20c:	andeq	r2, r2, ip, asr r4
   2d210:	andeq	r2, r2, r8, lsl #7
   2d214:	andeq	r2, r2, r8, ror r6
   2d218:	andeq	r6, r2, ip, lsr #9
   2d21c:	andeq	r2, r2, r8, ror #6
   2d220:	andeq	r2, r2, r8, asr r6
   2d224:	andeq	r9, r2, r4, asr #1
   2d228:	andeq	r2, r2, r0, asr #6
   2d22c:	andeq	r2, r2, r0, lsr r6
   2d230:	push	{r3, r4, r5, r6, r7, lr}
   2d234:	subs	r6, r0, #0
   2d238:	mov	r7, r1
   2d23c:	beq	2d2d0 <strspn@plt+0x29bc0>
   2d240:	ldrd	r2, [r6, #8]
   2d244:	mov	r4, #16384	; 0x4000
   2d248:	mov	r5, #0
   2d24c:	and	r2, r2, r4
   2d250:	and	r3, r3, r5
   2d254:	orrs	r1, r2, r3
   2d258:	beq	2d2a0 <strspn@plt+0x29b90>
   2d25c:	ldr	r0, [r6, #76]	; 0x4c
   2d260:	cmp	r0, #0
   2d264:	beq	2d2a8 <strspn@plt+0x29b98>
   2d268:	ldr	r3, [r6, #84]	; 0x54
   2d26c:	cmp	r3, #0
   2d270:	beq	2d280 <strspn@plt+0x29b70>
   2d274:	str	r3, [r7]
   2d278:	mov	r0, #0
   2d27c:	pop	{r3, r4, r5, r6, r7, pc}
   2d280:	ldr	r1, [r6, #80]	; 0x50
   2d284:	bl	43800 <sd_bus_creds_has_bounding_cap@@Base+0x15ed8>
   2d288:	cmp	r0, #0
   2d28c:	mov	r3, r0
   2d290:	str	r0, [r6, #84]	; 0x54
   2d294:	bne	2d274 <strspn@plt+0x29b64>
   2d298:	mvn	r0, #11
   2d29c:	pop	{r3, r4, r5, r6, r7, pc}
   2d2a0:	mvn	r0, #60	; 0x3c
   2d2a4:	pop	{r3, r4, r5, r6, r7, pc}
   2d2a8:	ldr	r0, [pc, #72]	; 2d2f8 <strspn@plt+0x29be8>
   2d2ac:	movw	r2, #491	; 0x1eb
   2d2b0:	ldr	r1, [pc, #68]	; 2d2fc <strspn@plt+0x29bec>
   2d2b4:	ldr	r3, [pc, #68]	; 2d300 <strspn@plt+0x29bf0>
   2d2b8:	add	r0, pc, r0
   2d2bc:	add	r1, pc, r1
   2d2c0:	add	r3, pc, r3
   2d2c4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d2c8:	mvn	r0, #2
   2d2cc:	pop	{r3, r4, r5, r6, r7, pc}
   2d2d0:	ldr	r0, [pc, #44]	; 2d304 <strspn@plt+0x29bf4>
   2d2d4:	movw	r2, #486	; 0x1e6
   2d2d8:	ldr	r1, [pc, #40]	; 2d308 <strspn@plt+0x29bf8>
   2d2dc:	ldr	r3, [pc, #40]	; 2d30c <strspn@plt+0x29bfc>
   2d2e0:	add	r0, pc, r0
   2d2e4:	add	r1, pc, r1
   2d2e8:	add	r3, pc, r3
   2d2ec:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d2f0:	mvn	r0, #21
   2d2f4:	pop	{r3, r4, r5, r6, r7, pc}
   2d2f8:	andeq	r2, r2, r4, asr r3
   2d2fc:	andeq	r2, r2, r4, ror r2
   2d300:	andeq	r2, r2, r8, asr #12
   2d304:	ldrdeq	r8, [r2], -r0
   2d308:	andeq	r2, r2, ip, asr #4
   2d30c:	andeq	r2, r2, r0, lsr #12
   2d310:	cmp	r0, #0
   2d314:	push	{r3, r4, r5, lr}
   2d318:	beq	2d350 <strspn@plt+0x29c40>
   2d31c:	cmp	r1, #0
   2d320:	beq	2d378 <strspn@plt+0x29c68>
   2d324:	ldrd	r2, [r0, #8]
   2d328:	mov	r4, #67108864	; 0x4000000
   2d32c:	mov	r5, #0
   2d330:	and	r2, r2, r4
   2d334:	and	r3, r3, r5
   2d338:	orrs	ip, r2, r3
   2d33c:	ldrne	r3, [r0, #112]	; 0x70
   2d340:	movne	r0, #0
   2d344:	mvneq	r0, #60	; 0x3c
   2d348:	strne	r3, [r1]
   2d34c:	pop	{r3, r4, r5, pc}
   2d350:	ldr	r0, [pc, #72]	; 2d3a0 <strspn@plt+0x29c90>
   2d354:	movw	r2, #505	; 0x1f9
   2d358:	ldr	r1, [pc, #68]	; 2d3a4 <strspn@plt+0x29c94>
   2d35c:	ldr	r3, [pc, #68]	; 2d3a8 <strspn@plt+0x29c98>
   2d360:	add	r0, pc, r0
   2d364:	add	r1, pc, r1
   2d368:	add	r3, pc, r3
   2d36c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d370:	mvn	r0, #21
   2d374:	pop	{r3, r4, r5, pc}
   2d378:	ldr	r0, [pc, #44]	; 2d3ac <strspn@plt+0x29c9c>
   2d37c:	movw	r2, #506	; 0x1fa
   2d380:	ldr	r1, [pc, #40]	; 2d3b0 <strspn@plt+0x29ca0>
   2d384:	ldr	r3, [pc, #40]	; 2d3b4 <strspn@plt+0x29ca4>
   2d388:	add	r0, pc, r0
   2d38c:	add	r1, pc, r1
   2d390:	add	r3, pc, r3
   2d394:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d398:	mvn	r0, #21
   2d39c:	pop	{r3, r4, r5, pc}
   2d3a0:	andeq	r8, r2, r0, asr pc
   2d3a4:	andeq	r2, r2, ip, asr #3
   2d3a8:	andeq	r2, r2, ip, ror r5
   2d3ac:	muleq	r2, r0, r2
   2d3b0:	andeq	r2, r2, r4, lsr #3
   2d3b4:	andeq	r2, r2, r4, asr r5
   2d3b8:	cmp	r0, #0
   2d3bc:	push	{r3, r4, r5, lr}
   2d3c0:	beq	2d3f8 <strspn@plt+0x29ce8>
   2d3c4:	cmp	r1, #0
   2d3c8:	beq	2d420 <strspn@plt+0x29d10>
   2d3cc:	ldrd	r2, [r0, #8]
   2d3d0:	mov	r4, #134217728	; 0x8000000
   2d3d4:	mov	r5, #0
   2d3d8:	and	r2, r2, r4
   2d3dc:	and	r3, r3, r5
   2d3e0:	orrs	ip, r2, r3
   2d3e4:	ldrne	r3, [r0, #116]	; 0x74
   2d3e8:	movne	r0, #0
   2d3ec:	mvneq	r0, #60	; 0x3c
   2d3f0:	strne	r3, [r1]
   2d3f4:	pop	{r3, r4, r5, pc}
   2d3f8:	ldr	r0, [pc, #72]	; 2d448 <strspn@plt+0x29d38>
   2d3fc:	mov	r2, #516	; 0x204
   2d400:	ldr	r1, [pc, #68]	; 2d44c <strspn@plt+0x29d3c>
   2d404:	ldr	r3, [pc, #68]	; 2d450 <strspn@plt+0x29d40>
   2d408:	add	r0, pc, r0
   2d40c:	add	r1, pc, r1
   2d410:	add	r3, pc, r3
   2d414:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d418:	mvn	r0, #21
   2d41c:	pop	{r3, r4, r5, pc}
   2d420:	ldr	r0, [pc, #44]	; 2d454 <strspn@plt+0x29d44>
   2d424:	movw	r2, #517	; 0x205
   2d428:	ldr	r1, [pc, #40]	; 2d458 <strspn@plt+0x29d48>
   2d42c:	ldr	r3, [pc, #40]	; 2d45c <strspn@plt+0x29d4c>
   2d430:	add	r0, pc, r0
   2d434:	add	r1, pc, r1
   2d438:	add	r3, pc, r3
   2d43c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d440:	mvn	r0, #21
   2d444:	pop	{r3, r4, r5, pc}
   2d448:	andeq	r8, r2, r8, lsr #29
   2d44c:	andeq	r2, r2, r4, lsr #2
   2d450:	strdeq	r2, [r2], -r0
   2d454:	andeq	r6, r2, r0, asr #4
   2d458:	strdeq	r2, [r2], -ip
   2d45c:	andeq	r2, r2, r8, asr #7
   2d460:	cmp	r0, #0
   2d464:	push	{r3, r4, r5, lr}
   2d468:	beq	2d4a0 <strspn@plt+0x29d90>
   2d46c:	cmp	r1, #0
   2d470:	beq	2d4c8 <strspn@plt+0x29db8>
   2d474:	ldrd	r2, [r0, #8]
   2d478:	mov	r4, #268435456	; 0x10000000
   2d47c:	mov	r5, #0
   2d480:	and	r2, r2, r4
   2d484:	and	r3, r3, r5
   2d488:	orrs	ip, r2, r3
   2d48c:	ldrne	r3, [r0, #124]	; 0x7c
   2d490:	movne	r0, #0
   2d494:	mvneq	r0, #60	; 0x3c
   2d498:	strne	r3, [r1]
   2d49c:	pop	{r3, r4, r5, pc}
   2d4a0:	ldr	r0, [pc, #72]	; 2d4f0 <strspn@plt+0x29de0>
   2d4a4:	movw	r2, #527	; 0x20f
   2d4a8:	ldr	r1, [pc, #68]	; 2d4f4 <strspn@plt+0x29de4>
   2d4ac:	ldr	r3, [pc, #68]	; 2d4f8 <strspn@plt+0x29de8>
   2d4b0:	add	r0, pc, r0
   2d4b4:	add	r1, pc, r1
   2d4b8:	add	r3, pc, r3
   2d4bc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d4c0:	mvn	r0, #21
   2d4c4:	pop	{r3, r4, r5, pc}
   2d4c8:	ldr	r0, [pc, #44]	; 2d4fc <strspn@plt+0x29dec>
   2d4cc:	mov	r2, #528	; 0x210
   2d4d0:	ldr	r1, [pc, #40]	; 2d500 <strspn@plt+0x29df0>
   2d4d4:	ldr	r3, [pc, #40]	; 2d504 <strspn@plt+0x29df4>
   2d4d8:	add	r0, pc, r0
   2d4dc:	add	r1, pc, r1
   2d4e0:	add	r3, pc, r3
   2d4e4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d4e8:	mvn	r0, #21
   2d4ec:	pop	{r3, r4, r5, pc}
   2d4f0:	andeq	r8, r2, r0, lsl #28
   2d4f4:	andeq	r2, r2, ip, ror r0
   2d4f8:	andeq	r1, r2, r4, asr #31
   2d4fc:	andeq	r2, r2, ip, asr #2
   2d500:	andeq	r2, r2, r4, asr r0
   2d504:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2d508:	subs	ip, r0, #0
   2d50c:	push	{r3, r4, r5, lr}
   2d510:	beq	2d5b4 <strspn@plt+0x29ea4>
   2d514:	cmp	r1, #0
   2d518:	beq	2d58c <strspn@plt+0x29e7c>
   2d51c:	ldrd	r2, [ip, #8]
   2d520:	mov	r4, #536870912	; 0x20000000
   2d524:	mov	r5, #0
   2d528:	and	r2, r2, r4
   2d52c:	and	r3, r3, r5
   2d530:	orrs	r0, r2, r3
   2d534:	beq	2d584 <strspn@plt+0x29e74>
   2d538:	ldrb	r3, [ip, #132]	; 0x84
   2d53c:	ands	r2, r3, #1
   2d540:	bne	2d570 <strspn@plt+0x29e60>
   2d544:	ubfx	r0, r3, #1, #1
   2d548:	cmp	r0, #0
   2d54c:	bne	2d55c <strspn@plt+0x29e4c>
   2d550:	ldr	r3, [ip, #128]	; 0x80
   2d554:	str	r3, [r1]
   2d558:	pop	{r3, r4, r5, pc}
   2d55c:	ldr	r3, [pc, #120]	; 2d5dc <strspn@plt+0x29ecc>
   2d560:	mov	r0, r2
   2d564:	add	r3, pc, r3
   2d568:	str	r3, [r1]
   2d56c:	pop	{r3, r4, r5, pc}
   2d570:	ldr	r3, [pc, #104]	; 2d5e0 <strspn@plt+0x29ed0>
   2d574:	mov	r0, #0
   2d578:	add	r3, pc, r3
   2d57c:	str	r3, [r1]
   2d580:	pop	{r3, r4, r5, pc}
   2d584:	mvn	r0, #60	; 0x3c
   2d588:	pop	{r3, r4, r5, pc}
   2d58c:	ldr	r0, [pc, #80]	; 2d5e4 <strspn@plt+0x29ed4>
   2d590:	movw	r2, #539	; 0x21b
   2d594:	ldr	r1, [pc, #76]	; 2d5e8 <strspn@plt+0x29ed8>
   2d598:	ldr	r3, [pc, #76]	; 2d5ec <strspn@plt+0x29edc>
   2d59c:	add	r0, pc, r0
   2d5a0:	add	r1, pc, r1
   2d5a4:	add	r3, pc, r3
   2d5a8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d5ac:	mvn	r0, #21
   2d5b0:	pop	{r3, r4, r5, pc}
   2d5b4:	ldr	r0, [pc, #52]	; 2d5f0 <strspn@plt+0x29ee0>
   2d5b8:	movw	r2, #538	; 0x21a
   2d5bc:	ldr	r1, [pc, #48]	; 2d5f4 <strspn@plt+0x29ee4>
   2d5c0:	ldr	r3, [pc, #48]	; 2d5f8 <strspn@plt+0x29ee8>
   2d5c4:	add	r0, pc, r0
   2d5c8:	add	r1, pc, r1
   2d5cc:	add	r3, pc, r3
   2d5d0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d5d4:	mvn	r0, #21
   2d5d8:	pop	{r3, r4, r5, pc}
   2d5dc:	andeq	sp, r3, r8, asr #11
   2d5e0:	andeq	sp, r3, ip, lsr #11
   2d5e4:	muleq	r2, r4, r0
   2d5e8:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   2d5ec:	andeq	r2, r2, r0, ror #5
   2d5f0:	andeq	r8, r2, ip, ror #25
   2d5f4:	andeq	r1, r2, r8, ror #30
   2d5f8:			; <UNDEFINED> instruction: 0x000222b8
   2d5fc:	push	{r4, r5, r6, lr}
   2d600:	subs	r6, r0, #0
   2d604:	sub	sp, sp, #8
   2d608:	beq	2d6cc <strspn@plt+0x29fbc>
   2d60c:	cmp	r1, #0
   2d610:	beq	2d6a4 <strspn@plt+0x29f94>
   2d614:	ldrd	r2, [r6, #8]
   2d618:	mov	r4, #1073741824	; 0x40000000
   2d61c:	mov	r5, #0
   2d620:	and	r2, r2, r4
   2d624:	and	r3, r3, r5
   2d628:	orrs	r0, r2, r3
   2d62c:	beq	2d67c <strspn@plt+0x29f6c>
   2d630:	ldr	r0, [r6, #140]	; 0x8c
   2d634:	cmp	r0, #0
   2d638:	beq	2d684 <strspn@plt+0x29f74>
   2d63c:	ldr	r3, [r6, #144]	; 0x90
   2d640:	cmp	r3, #0
   2d644:	beq	2d658 <strspn@plt+0x29f48>
   2d648:	mov	r0, #0
   2d64c:	str	r3, [r1]
   2d650:	add	sp, sp, #8
   2d654:	pop	{r4, r5, r6, pc}
   2d658:	str	r1, [sp, #4]
   2d65c:	bl	47cf4 <sd_bus_creds_has_bounding_cap@@Base+0x1a3cc>
   2d660:	cmp	r0, #0
   2d664:	str	r0, [r6, #144]	; 0x90
   2d668:	mov	r3, r0
   2d66c:	ldr	r1, [sp, #4]
   2d670:	bne	2d648 <strspn@plt+0x29f38>
   2d674:	mvn	r0, #11
   2d678:	b	2d650 <strspn@plt+0x29f40>
   2d67c:	mvn	r0, #60	; 0x3c
   2d680:	b	2d650 <strspn@plt+0x29f40>
   2d684:	ldr	r0, [pc, #104]	; 2d6f4 <strspn@plt+0x29fe4>
   2d688:	movw	r2, #577	; 0x241
   2d68c:	ldr	r1, [pc, #100]	; 2d6f8 <strspn@plt+0x29fe8>
   2d690:	ldr	r3, [pc, #100]	; 2d6fc <strspn@plt+0x29fec>
   2d694:	add	r0, pc, r0
   2d698:	add	r1, pc, r1
   2d69c:	add	r3, pc, r3
   2d6a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2d6a4:	ldr	r0, [pc, #84]	; 2d700 <strspn@plt+0x29ff0>
   2d6a8:	mov	r2, #572	; 0x23c
   2d6ac:	ldr	r1, [pc, #80]	; 2d704 <strspn@plt+0x29ff4>
   2d6b0:	ldr	r3, [pc, #80]	; 2d708 <strspn@plt+0x29ff8>
   2d6b4:	add	r0, pc, r0
   2d6b8:	add	r1, pc, r1
   2d6bc:	add	r3, pc, r3
   2d6c0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d6c4:	mvn	r0, #21
   2d6c8:	b	2d650 <strspn@plt+0x29f40>
   2d6cc:	ldr	r0, [pc, #56]	; 2d70c <strspn@plt+0x29ffc>
   2d6d0:	movw	r2, #571	; 0x23b
   2d6d4:	ldr	r1, [pc, #52]	; 2d710 <strspn@plt+0x2a000>
   2d6d8:	ldr	r3, [pc, #52]	; 2d714 <strspn@plt+0x2a004>
   2d6dc:	add	r0, pc, r0
   2d6e0:	add	r1, pc, r1
   2d6e4:	add	r3, pc, r3
   2d6e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d6ec:	mvn	r0, #21
   2d6f0:	b	2d650 <strspn@plt+0x29f40>
   2d6f4:			; <UNDEFINED> instruction: 0x00021fb0
   2d6f8:	muleq	r2, r8, lr
   2d6fc:	andeq	r2, r2, r8, lsl #5
   2d700:	andeq	lr, r1, r4, asr #6
   2d704:	andeq	r1, r2, r8, ror lr
   2d708:	andeq	r2, r2, r8, ror #4
   2d70c:	ldrdeq	r8, [r2], -r4
   2d710:	andeq	r1, r2, r0, asr lr
   2d714:	andeq	r2, r2, r0, asr #4

0002d718 <sd_bus_creds_has_effective_cap@@Base>:
   2d718:	push	{r3, r4, r5, r6, r7, lr}
   2d71c:	subs	r3, r0, #0
   2d720:	beq	2d760 <sd_bus_creds_has_effective_cap@@Base+0x48>
   2d724:	cmp	r1, #0
   2d728:	blt	2d788 <sd_bus_creds_has_effective_cap@@Base+0x70>
   2d72c:	ldrd	r6, [r3, #8]
   2d730:	mov	r4, #2097152	; 0x200000
   2d734:	mov	r5, #0
   2d738:	and	r4, r4, r6
   2d73c:	and	r5, r5, r7
   2d740:	orrs	r3, r4, r5
   2d744:	beq	2d758 <sd_bus_creds_has_effective_cap@@Base+0x40>
   2d748:	mov	r2, r1
   2d74c:	mov	r1, #2
   2d750:	pop	{r3, r4, r5, r6, r7, lr}
   2d754:	b	2c3e8 <strspn@plt+0x28cd8>
   2d758:	mvn	r0, #60	; 0x3c
   2d75c:	pop	{r3, r4, r5, r6, r7, pc}
   2d760:	ldr	r0, [pc, #72]	; 2d7b0 <sd_bus_creds_has_effective_cap@@Base+0x98>
   2d764:	mov	r2, #604	; 0x25c
   2d768:	ldr	r1, [pc, #68]	; 2d7b4 <sd_bus_creds_has_effective_cap@@Base+0x9c>
   2d76c:	ldr	r3, [pc, #68]	; 2d7b8 <sd_bus_creds_has_effective_cap@@Base+0xa0>
   2d770:	add	r0, pc, r0
   2d774:	add	r1, pc, r1
   2d778:	add	r3, pc, r3
   2d77c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d780:	mvn	r0, #21
   2d784:	pop	{r3, r4, r5, r6, r7, pc}
   2d788:	ldr	r0, [pc, #44]	; 2d7bc <sd_bus_creds_has_effective_cap@@Base+0xa4>
   2d78c:	movw	r2, #605	; 0x25d
   2d790:	ldr	r1, [pc, #40]	; 2d7c0 <sd_bus_creds_has_effective_cap@@Base+0xa8>
   2d794:	ldr	r3, [pc, #40]	; 2d7c4 <sd_bus_creds_has_effective_cap@@Base+0xac>
   2d798:	add	r0, pc, r0
   2d79c:	add	r1, pc, r1
   2d7a0:	add	r3, pc, r3
   2d7a4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d7a8:	mvn	r0, #21
   2d7ac:	pop	{r3, r4, r5, r6, r7, pc}
   2d7b0:	andeq	r8, r2, r0, asr #22
   2d7b4:			; <UNDEFINED> instruction: 0x00021dbc
   2d7b8:	andeq	r1, r2, r4, ror #25
   2d7bc:			; <UNDEFINED> instruction: 0x00021dbc
   2d7c0:	muleq	r2, r4, sp
   2d7c4:			; <UNDEFINED> instruction: 0x00021cbc

0002d7c8 <sd_bus_creds_has_permitted_cap@@Base>:
   2d7c8:	push	{r3, r4, r5, r6, r7, lr}
   2d7cc:	subs	r3, r0, #0
   2d7d0:	beq	2d810 <sd_bus_creds_has_permitted_cap@@Base+0x48>
   2d7d4:	cmp	r1, #0
   2d7d8:	blt	2d838 <sd_bus_creds_has_permitted_cap@@Base+0x70>
   2d7dc:	ldrd	r6, [r3, #8]
   2d7e0:	mov	r4, #4194304	; 0x400000
   2d7e4:	mov	r5, #0
   2d7e8:	and	r4, r4, r6
   2d7ec:	and	r5, r5, r7
   2d7f0:	orrs	r3, r4, r5
   2d7f4:	beq	2d808 <sd_bus_creds_has_permitted_cap@@Base+0x40>
   2d7f8:	mov	r2, r1
   2d7fc:	mov	r1, #1
   2d800:	pop	{r3, r4, r5, r6, r7, lr}
   2d804:	b	2c3e8 <strspn@plt+0x28cd8>
   2d808:	mvn	r0, #60	; 0x3c
   2d80c:	pop	{r3, r4, r5, r6, r7, pc}
   2d810:	ldr	r0, [pc, #72]	; 2d860 <sd_bus_creds_has_permitted_cap@@Base+0x98>
   2d814:	movw	r2, #614	; 0x266
   2d818:	ldr	r1, [pc, #68]	; 2d864 <sd_bus_creds_has_permitted_cap@@Base+0x9c>
   2d81c:	ldr	r3, [pc, #68]	; 2d868 <sd_bus_creds_has_permitted_cap@@Base+0xa0>
   2d820:	add	r0, pc, r0
   2d824:	add	r1, pc, r1
   2d828:	add	r3, pc, r3
   2d82c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d830:	mvn	r0, #21
   2d834:	pop	{r3, r4, r5, r6, r7, pc}
   2d838:	ldr	r0, [pc, #44]	; 2d86c <sd_bus_creds_has_permitted_cap@@Base+0xa4>
   2d83c:	movw	r2, #615	; 0x267
   2d840:	ldr	r1, [pc, #40]	; 2d870 <sd_bus_creds_has_permitted_cap@@Base+0xa8>
   2d844:	ldr	r3, [pc, #40]	; 2d874 <sd_bus_creds_has_permitted_cap@@Base+0xac>
   2d848:	add	r0, pc, r0
   2d84c:	add	r1, pc, r1
   2d850:	add	r3, pc, r3
   2d854:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d858:	mvn	r0, #21
   2d85c:	pop	{r3, r4, r5, r6, r7, pc}
   2d860:	muleq	r2, r0, sl
   2d864:	andeq	r1, r2, ip, lsl #26
   2d868:	andeq	r1, r2, r0, lsr #31
   2d86c:	andeq	r1, r2, ip, lsl #26
   2d870:	andeq	r1, r2, r4, ror #25
   2d874:	andeq	r1, r2, r8, ror pc

0002d878 <sd_bus_creds_has_inheritable_cap@@Base>:
   2d878:	push	{r3, r4, r5, r6, r7, lr}
   2d87c:	subs	r3, r0, #0
   2d880:	beq	2d8c0 <sd_bus_creds_has_inheritable_cap@@Base+0x48>
   2d884:	cmp	r1, #0
   2d888:	blt	2d8e8 <sd_bus_creds_has_inheritable_cap@@Base+0x70>
   2d88c:	ldrd	r6, [r3, #8]
   2d890:	mov	r4, #8388608	; 0x800000
   2d894:	mov	r5, #0
   2d898:	and	r4, r4, r6
   2d89c:	and	r5, r5, r7
   2d8a0:	orrs	r3, r4, r5
   2d8a4:	beq	2d8b8 <sd_bus_creds_has_inheritable_cap@@Base+0x40>
   2d8a8:	mov	r2, r1
   2d8ac:	mov	r1, #0
   2d8b0:	pop	{r3, r4, r5, r6, r7, lr}
   2d8b4:	b	2c3e8 <strspn@plt+0x28cd8>
   2d8b8:	mvn	r0, #60	; 0x3c
   2d8bc:	pop	{r3, r4, r5, r6, r7, pc}
   2d8c0:	ldr	r0, [pc, #72]	; 2d910 <sd_bus_creds_has_inheritable_cap@@Base+0x98>
   2d8c4:	mov	r2, #624	; 0x270
   2d8c8:	ldr	r1, [pc, #68]	; 2d914 <sd_bus_creds_has_inheritable_cap@@Base+0x9c>
   2d8cc:	ldr	r3, [pc, #68]	; 2d918 <sd_bus_creds_has_inheritable_cap@@Base+0xa0>
   2d8d0:	add	r0, pc, r0
   2d8d4:	add	r1, pc, r1
   2d8d8:	add	r3, pc, r3
   2d8dc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d8e0:	mvn	r0, #21
   2d8e4:	pop	{r3, r4, r5, r6, r7, pc}
   2d8e8:	ldr	r0, [pc, #44]	; 2d91c <sd_bus_creds_has_inheritable_cap@@Base+0xa4>
   2d8ec:	movw	r2, #625	; 0x271
   2d8f0:	ldr	r1, [pc, #40]	; 2d920 <sd_bus_creds_has_inheritable_cap@@Base+0xa8>
   2d8f4:	ldr	r3, [pc, #40]	; 2d924 <sd_bus_creds_has_inheritable_cap@@Base+0xac>
   2d8f8:	add	r0, pc, r0
   2d8fc:	add	r1, pc, r1
   2d900:	add	r3, pc, r3
   2d904:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d908:	mvn	r0, #21
   2d90c:	pop	{r3, r4, r5, r6, r7, pc}
   2d910:	andeq	r8, r2, r0, ror #19
   2d914:	andeq	r1, r2, ip, asr ip
   2d918:	andeq	r1, r2, r8, ror #30
   2d91c:	andeq	r1, r2, ip, asr ip
   2d920:	andeq	r1, r2, r4, lsr ip
   2d924:	andeq	r1, r2, r0, asr #30

0002d928 <sd_bus_creds_has_bounding_cap@@Base>:
   2d928:	push	{r3, r4, r5, r6, r7, lr}
   2d92c:	subs	r3, r0, #0
   2d930:	beq	2d970 <sd_bus_creds_has_bounding_cap@@Base+0x48>
   2d934:	cmp	r1, #0
   2d938:	blt	2d998 <sd_bus_creds_has_bounding_cap@@Base+0x70>
   2d93c:	ldrd	r6, [r3, #8]
   2d940:	mov	r4, #16777216	; 0x1000000
   2d944:	mov	r5, #0
   2d948:	and	r4, r4, r6
   2d94c:	and	r5, r5, r7
   2d950:	orrs	r3, r4, r5
   2d954:	beq	2d968 <sd_bus_creds_has_bounding_cap@@Base+0x40>
   2d958:	mov	r2, r1
   2d95c:	mov	r1, #3
   2d960:	pop	{r3, r4, r5, r6, r7, lr}
   2d964:	b	2c3e8 <strspn@plt+0x28cd8>
   2d968:	mvn	r0, #60	; 0x3c
   2d96c:	pop	{r3, r4, r5, r6, r7, pc}
   2d970:	ldr	r0, [pc, #72]	; 2d9c0 <sd_bus_creds_has_bounding_cap@@Base+0x98>
   2d974:	movw	r2, #634	; 0x27a
   2d978:	ldr	r1, [pc, #68]	; 2d9c4 <sd_bus_creds_has_bounding_cap@@Base+0x9c>
   2d97c:	ldr	r3, [pc, #68]	; 2d9c8 <sd_bus_creds_has_bounding_cap@@Base+0xa0>
   2d980:	add	r0, pc, r0
   2d984:	add	r1, pc, r1
   2d988:	add	r3, pc, r3
   2d98c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d990:	mvn	r0, #21
   2d994:	pop	{r3, r4, r5, r6, r7, pc}
   2d998:	ldr	r0, [pc, #44]	; 2d9cc <sd_bus_creds_has_bounding_cap@@Base+0xa4>
   2d99c:	movw	r2, #635	; 0x27b
   2d9a0:	ldr	r1, [pc, #40]	; 2d9d0 <sd_bus_creds_has_bounding_cap@@Base+0xa8>
   2d9a4:	ldr	r3, [pc, #40]	; 2d9d4 <sd_bus_creds_has_bounding_cap@@Base+0xac>
   2d9a8:	add	r0, pc, r0
   2d9ac:	add	r1, pc, r1
   2d9b0:	add	r3, pc, r3
   2d9b4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2d9b8:	mvn	r0, #21
   2d9bc:	pop	{r3, r4, r5, r6, r7, pc}
   2d9c0:	andeq	r8, r2, r0, lsr r9
   2d9c4:	andeq	r1, r2, ip, lsr #23
   2d9c8:	ldrdeq	r1, [r2], -ip
   2d9cc:	andeq	r1, r2, ip, lsr #23
   2d9d0:	andeq	r1, r2, r4, lsl #23
   2d9d4:			; <UNDEFINED> instruction: 0x00021eb4
   2d9d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d9dc:	add	fp, sp, #32
   2d9e0:	ldr	r1, [pc, #2764]	; 2e4b4 <sd_bus_creds_has_bounding_cap@@Base+0xb8c>
   2d9e4:	sub	sp, sp, #2128	; 0x850
   2d9e8:	sub	sp, sp, #12
   2d9ec:	subs	r6, r0, #0
   2d9f0:	ldr	r0, [pc, #2752]	; 2e4b8 <sd_bus_creds_has_bounding_cap@@Base+0xb90>
   2d9f4:	add	r1, pc, r1
   2d9f8:	ldr	r7, [r1, r0]
   2d9fc:	ldr	r1, [r7]
   2da00:	str	r1, [fp, #-40]	; 0xffffffd8
   2da04:	beq	2e460 <sd_bus_creds_has_bounding_cap@@Base+0xb38>
   2da08:	ldrb	r1, [r6]
   2da0c:	cmp	r1, #0
   2da10:	beq	2e440 <sd_bus_creds_has_bounding_cap@@Base+0xb18>
   2da14:	cmp	r2, #0
   2da18:	sbcs	r0, r3, #0
   2da1c:	blt	2da40 <sd_bus_creds_has_bounding_cap@@Base+0x118>
   2da20:	mov	r8, #0
   2da24:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2da28:	mov	r0, r8
   2da2c:	ldr	r3, [r7]
   2da30:	cmp	r2, r3
   2da34:	bne	2e43c <sd_bus_creds_has_bounding_cap@@Base+0xb14>
   2da38:	sub	sp, fp, #32
   2da3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2da40:	ldrd	r0, [r6, #8]
   2da44:	bic	r8, r2, r0
   2da48:	bic	r9, r3, r1
   2da4c:	orrs	r2, r8, r9
   2da50:	beq	2da20 <sd_bus_creds_has_bounding_cap@@Base+0xf8>
   2da54:	ldr	r3, [fp, #4]
   2da58:	mov	r2, #1
   2da5c:	cmp	r3, #0
   2da60:	mov	r3, #0
   2da64:	ble	2dbdc <sd_bus_creds_has_bounding_cap@@Base+0x2b4>
   2da68:	ldr	r4, [fp, #4]
   2da6c:	orr	r0, r0, r2
   2da70:	orr	r1, r1, r3
   2da74:	strd	r0, [r6, #8]
   2da78:	str	r4, [r6, #56]	; 0x38
   2da7c:	ldr	r2, [fp, #8]
   2da80:	cmp	r2, #0
   2da84:	ble	2deac <sd_bus_creds_has_bounding_cap@@Base+0x584>
   2da88:	ldr	ip, [fp, #8]
   2da8c:	mov	r2, #2
   2da90:	mov	r3, #0
   2da94:	orr	r0, r0, r2
   2da98:	orr	r1, r1, r3
   2da9c:	strd	r0, [r6, #8]
   2daa0:	str	ip, [r6, #60]	; 0x3c
   2daa4:	movw	r2, #2044	; 0x7fc
   2daa8:	movt	r2, #480	; 0x1e0
   2daac:	mov	r3, #0
   2dab0:	and	r2, r2, r8
   2dab4:	and	r3, r3, r9
   2dab8:	orrs	r0, r2, r3
   2dabc:	beq	2dcac <sd_bus_creds_has_bounding_cap@@Base+0x384>
   2dac0:	ldr	r1, [fp, #4]
   2dac4:	ldr	r4, [pc, #2544]	; 2e4bc <sd_bus_creds_has_bounding_cap@@Base+0xb94>
   2dac8:	cmp	r1, #0
   2dacc:	add	r4, pc, r4
   2dad0:	bne	2e07c <sd_bus_creds_has_bounding_cap@@Base+0x754>
   2dad4:	ldr	r1, [pc, #2532]	; 2e4c0 <sd_bus_creds_has_bounding_cap@@Base+0xb98>
   2dad8:	mov	r0, r4
   2dadc:	add	r1, pc, r1
   2dae0:	bl	3620 <fopen64@plt>
   2dae4:	subs	sl, r0, #0
   2dae8:	beq	2e214 <sd_bus_creds_has_bounding_cap@@Base+0x8ec>
   2daec:	sub	ip, fp, #2048	; 0x800
   2daf0:	mov	r0, #60	; 0x3c
   2daf4:	mov	r1, #0
   2daf8:	and	r4, r8, r0
   2dafc:	and	r5, r9, r1
   2db00:	strd	r4, [ip, #-68]	; 0xffffffbc
   2db04:	sub	r4, fp, #2080	; 0x820
   2db08:	sub	r5, fp, #2080	; 0x820
   2db0c:	sub	r4, r4, #4
   2db10:	sub	r5, r5, #8
   2db14:	mov	r2, #960	; 0x3c0
   2db18:	mov	r3, #0
   2db1c:	and	r0, r8, r2
   2db20:	and	r1, r9, r3
   2db24:	strd	r0, [ip, #-76]	; 0xffffffb4
   2db28:	mov	r0, #1024	; 0x400
   2db2c:	mov	r1, #0
   2db30:	and	r0, r0, r8
   2db34:	and	r1, r1, r9
   2db38:	strd	r0, [ip, #-84]	; 0xffffffac
   2db3c:	mov	r0, r5
   2db40:	mov	r1, #2048	; 0x800
   2db44:	mov	r2, sl
   2db48:	bl	308c <fgets@plt>
   2db4c:	cmp	r0, #0
   2db50:	beq	2e414 <sd_bus_creds_has_bounding_cap@@Base+0xaec>
   2db54:	mov	r0, r5
   2db58:	bl	3b8c4 <sd_bus_creds_has_bounding_cap@@Base+0xdf9c>
   2db5c:	sub	r0, fp, #2048	; 0x800
   2db60:	ldrd	r0, [r0, #-68]	; 0xffffffbc
   2db64:	orrs	r1, r0, r1
   2db68:	beq	2dbf8 <sd_bus_creds_has_bounding_cap@@Base+0x2d0>
   2db6c:	ldr	r1, [pc, #2384]	; 2e4c4 <sd_bus_creds_has_bounding_cap@@Base+0xb9c>
   2db70:	mov	r0, r5
   2db74:	mov	r2, #4
   2db78:	add	r1, pc, r1
   2db7c:	bl	36bc <strncmp@plt>
   2db80:	cmp	r0, #0
   2db84:	bne	2dbf8 <sd_bus_creds_has_bounding_cap@@Base+0x2d0>
   2db88:	ldr	r1, [pc, #2360]	; 2e4c8 <sd_bus_creds_has_bounding_cap@@Base+0xba0>
   2db8c:	mov	r0, r4
   2db90:	add	r1, pc, r1
   2db94:	bl	3710 <strspn@plt>
   2db98:	sub	r1, r4, #12
   2db9c:	sub	r3, fp, #2096	; 0x830
   2dba0:	str	r1, [sp]
   2dba4:	sub	r1, r4, #8
   2dba8:	str	r1, [sp, #4]
   2dbac:	ldr	r1, [pc, #2328]	; 2e4cc <sd_bus_creds_has_bounding_cap@@Base+0xba4>
   2dbb0:	sub	r3, r3, #4
   2dbb4:	sub	r2, r3, #4
   2dbb8:	add	r1, pc, r1
   2dbbc:	add	r0, r4, r0
   2dbc0:	bl	35c0 <sscanf@plt>
   2dbc4:	cmp	r0, #4
   2dbc8:	beq	2e1d8 <sd_bus_creds_has_bounding_cap@@Base+0x8b0>
   2dbcc:	mvn	r8, #4
   2dbd0:	mov	r0, sl
   2dbd4:	bl	34dc <fclose@plt>
   2dbd8:	b	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2dbdc:	and	r2, r2, r0
   2dbe0:	and	r3, r3, r1
   2dbe4:	orrs	r5, r2, r3
   2dbe8:	beq	2da20 <sd_bus_creds_has_bounding_cap@@Base+0xf8>
   2dbec:	ldr	ip, [r6, #56]	; 0x38
   2dbf0:	str	ip, [fp, #4]
   2dbf4:	b	2da7c <sd_bus_creds_has_bounding_cap@@Base+0x154>
   2dbf8:	sub	r2, fp, #2048	; 0x800
   2dbfc:	ldrd	r2, [r2, #-76]	; 0xffffffb4
   2dc00:	orrs	r3, r2, r3
   2dc04:	beq	2de34 <sd_bus_creds_has_bounding_cap@@Base+0x50c>
   2dc08:	ldr	r1, [pc, #2240]	; 2e4d0 <sd_bus_creds_has_bounding_cap@@Base+0xba8>
   2dc0c:	mov	r0, r5
   2dc10:	mov	r2, #4
   2dc14:	add	r1, pc, r1
   2dc18:	bl	36bc <strncmp@plt>
   2dc1c:	cmp	r0, #0
   2dc20:	bne	2de34 <sd_bus_creds_has_bounding_cap@@Base+0x50c>
   2dc24:	ldr	r1, [pc, #2216]	; 2e4d4 <sd_bus_creds_has_bounding_cap@@Base+0xbac>
   2dc28:	mov	r0, r4
   2dc2c:	add	r1, pc, r1
   2dc30:	bl	3710 <strspn@plt>
   2dc34:	sub	r1, r4, #12
   2dc38:	sub	r3, fp, #2096	; 0x830
   2dc3c:	str	r1, [sp]
   2dc40:	sub	r1, r4, #8
   2dc44:	str	r1, [sp, #4]
   2dc48:	ldr	r1, [pc, #2184]	; 2e4d8 <sd_bus_creds_has_bounding_cap@@Base+0xbb0>
   2dc4c:	sub	r3, r3, #4
   2dc50:	sub	r2, r3, #4
   2dc54:	add	r1, pc, r1
   2dc58:	add	r0, r4, r0
   2dc5c:	bl	35c0 <sscanf@plt>
   2dc60:	cmp	r0, #4
   2dc64:	bne	2dbcc <sd_bus_creds_has_bounding_cap@@Base+0x2a4>
   2dc68:	sub	r1, fp, #2048	; 0x800
   2dc6c:	ldrd	r2, [r6, #8]
   2dc70:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   2dc74:	ldrd	r0, [r1, #-76]	; 0xffffffb4
   2dc78:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   2dc7c:	orr	r2, r2, r0
   2dc80:	orr	r3, r3, r1
   2dc84:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   2dc88:	strd	r2, [r6, #8]
   2dc8c:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   2dc90:	str	ip, [r6, #32]
   2dc94:	str	lr, [r6, #36]	; 0x24
   2dc98:	str	r0, [r6, #40]	; 0x28
   2dc9c:	str	r3, [r6, #44]	; 0x2c
   2dca0:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2dca4:	mov	r0, sl
   2dca8:	bl	34dc <fclose@plt>
   2dcac:	mov	r2, #33554432	; 0x2000000
   2dcb0:	mov	r3, #0
   2dcb4:	and	r2, r2, r8
   2dcb8:	and	r3, r3, r9
   2dcbc:	orrs	r4, r2, r3
   2dcc0:	beq	2dd04 <sd_bus_creds_has_bounding_cap@@Base+0x3dc>
   2dcc4:	ldr	r5, [fp, #4]
   2dcc8:	ldr	r4, [pc, #2060]	; 2e4dc <sd_bus_creds_has_bounding_cap@@Base+0xbb4>
   2dccc:	cmp	r5, #0
   2dcd0:	add	r4, pc, r4
   2dcd4:	bne	2dfe4 <sd_bus_creds_has_bounding_cap@@Base+0x6bc>
   2dcd8:	mov	r0, r4
   2dcdc:	add	r1, r6, #120	; 0x78
   2dce0:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   2dce4:	cmp	r0, #0
   2dce8:	blt	2e00c <sd_bus_creds_has_bounding_cap@@Base+0x6e4>
   2dcec:	ldrd	r2, [r6, #8]
   2dcf0:	mov	r0, #33554432	; 0x2000000
   2dcf4:	mov	r1, #0
   2dcf8:	orr	r2, r2, r0
   2dcfc:	orr	r3, r3, r1
   2dd00:	strd	r2, [r6, #8]
   2dd04:	mov	r4, #2048	; 0x800
   2dd08:	mov	r5, #0
   2dd0c:	and	r2, r8, r4
   2dd10:	and	r3, r9, r5
   2dd14:	orrs	ip, r2, r3
   2dd18:	bne	2e02c <sd_bus_creds_has_bounding_cap@@Base+0x704>
   2dd1c:	mov	r4, #8192	; 0x2000
   2dd20:	mov	r5, #0
   2dd24:	and	r2, r8, r4
   2dd28:	and	r3, r9, r5
   2dd2c:	orrs	r0, r2, r3
   2dd30:	bne	2e054 <sd_bus_creds_has_bounding_cap@@Base+0x72c>
   2dd34:	mov	r2, #16384	; 0x4000
   2dd38:	mov	r3, #0
   2dd3c:	and	r2, r2, r8
   2dd40:	and	r3, r3, r9
   2dd44:	orrs	r1, r2, r3
   2dd48:	beq	2dd9c <sd_bus_creds_has_bounding_cap@@Base+0x474>
   2dd4c:	ldr	r2, [fp, #4]
   2dd50:	ldr	r4, [pc, #1928]	; 2e4e0 <sd_bus_creds_has_bounding_cap@@Base+0xbb8>
   2dd54:	cmp	r2, #0
   2dd58:	add	r4, pc, r4
   2dd5c:	bne	2e238 <sd_bus_creds_has_bounding_cap@@Base+0x910>
   2dd60:	mov	r0, r4
   2dd64:	add	r1, r6, #76	; 0x4c
   2dd68:	add	r2, r6, #80	; 0x50
   2dd6c:	bl	467c8 <sd_bus_creds_has_bounding_cap@@Base+0x18ea0>
   2dd70:	cmp	r0, #0
   2dd74:	blt	2e264 <sd_bus_creds_has_bounding_cap@@Base+0x93c>
   2dd78:	ldr	r4, [r6, #80]	; 0x50
   2dd7c:	cmp	r4, #0
   2dd80:	beq	2e35c <sd_bus_creds_has_bounding_cap@@Base+0xa34>
   2dd84:	ldrd	r2, [r6, #8]
   2dd88:	mov	r0, #16384	; 0x4000
   2dd8c:	mov	r1, #0
   2dd90:	orr	r2, r2, r0
   2dd94:	orr	r3, r3, r1
   2dd98:	strd	r2, [r6, #8]
   2dd9c:	ldr	r4, [fp, #8]
   2dda0:	cmp	r4, #0
   2dda4:	ble	2ddc0 <sd_bus_creds_has_bounding_cap@@Base+0x498>
   2dda8:	mov	r2, #4096	; 0x1000
   2ddac:	mov	r3, #0
   2ddb0:	and	r2, r2, r8
   2ddb4:	and	r3, r3, r9
   2ddb8:	orrs	r5, r2, r3
   2ddbc:	bne	2df78 <sd_bus_creds_has_bounding_cap@@Base+0x650>
   2ddc0:	mov	r4, #2064384	; 0x1f8000
   2ddc4:	mov	r5, #0
   2ddc8:	and	r4, r4, r8
   2ddcc:	and	r5, r5, r9
   2ddd0:	orrs	ip, r4, r5
   2ddd4:	bne	2e110 <sd_bus_creds_has_bounding_cap@@Base+0x7e8>
   2ddd8:	mov	r4, #67108864	; 0x4000000
   2dddc:	mov	r5, #0
   2dde0:	and	r2, r8, r4
   2dde4:	and	r3, r9, r5
   2dde8:	orrs	r0, r2, r3
   2ddec:	bne	2e14c <sd_bus_creds_has_bounding_cap@@Base+0x824>
   2ddf0:	mov	r4, #134217728	; 0x8000000
   2ddf4:	mov	r5, #0
   2ddf8:	and	r8, r8, r4
   2ddfc:	and	r9, r9, r5
   2de00:	orrs	r1, r8, r9
   2de04:	beq	2da20 <sd_bus_creds_has_bounding_cap@@Base+0xf8>
   2de08:	ldr	r0, [fp, #4]
   2de0c:	add	r1, r6, #116	; 0x74
   2de10:	bl	47540 <sd_bus_creds_has_bounding_cap@@Base+0x19c18>
   2de14:	cmp	r0, #0
   2de18:	blt	2e384 <sd_bus_creds_has_bounding_cap@@Base+0xa5c>
   2de1c:	ldrd	r2, [r6, #8]
   2de20:	mov	r8, #0
   2de24:	orr	r2, r2, r4
   2de28:	orr	r3, r3, r5
   2de2c:	strd	r2, [r6, #8]
   2de30:	b	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2de34:	sub	r2, fp, #2048	; 0x800
   2de38:	ldrd	r2, [r2, #-84]	; 0xffffffac
   2de3c:	orrs	r3, r2, r3
   2de40:	bne	2ded8 <sd_bus_creds_has_bounding_cap@@Base+0x5b0>
   2de44:	mov	r2, #2097152	; 0x200000
   2de48:	mov	r3, #0
   2de4c:	and	r2, r2, r8
   2de50:	and	r3, r3, r9
   2de54:	orrs	r1, r2, r3
   2de58:	beq	2e0a8 <sd_bus_creds_has_bounding_cap@@Base+0x780>
   2de5c:	ldr	r1, [pc, #1664]	; 2e4e4 <sd_bus_creds_has_bounding_cap@@Base+0xbbc>
   2de60:	mov	r0, r5
   2de64:	mov	r2, #7
   2de68:	add	r1, pc, r1
   2de6c:	bl	36bc <strncmp@plt>
   2de70:	cmp	r0, #0
   2de74:	bne	2e0a8 <sd_bus_creds_has_bounding_cap@@Base+0x780>
   2de78:	mov	r0, r6
   2de7c:	mov	r1, #2
   2de80:	add	r2, r4, #3
   2de84:	bl	2c4e4 <strspn@plt+0x28dd4>
   2de88:	cmp	r0, #0
   2de8c:	blt	2e36c <sd_bus_creds_has_bounding_cap@@Base+0xa44>
   2de90:	ldrd	r2, [r6, #8]
   2de94:	mov	r0, #2097152	; 0x200000
   2de98:	mov	r1, #0
   2de9c:	orr	r2, r2, r0
   2dea0:	orr	r3, r3, r1
   2dea4:	strd	r2, [r6, #8]
   2dea8:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2deac:	mov	r2, #2
   2deb0:	mov	r3, #0
   2deb4:	and	r2, r2, r0
   2deb8:	and	r3, r3, r1
   2debc:	orrs	r4, r2, r3
   2dec0:	beq	2daa4 <sd_bus_creds_has_bounding_cap@@Base+0x17c>
   2dec4:	ldr	r5, [r6, #56]	; 0x38
   2dec8:	cmp	r5, #0
   2decc:	str	r5, [fp, #8]
   2ded0:	ble	2daa4 <sd_bus_creds_has_bounding_cap@@Base+0x17c>
   2ded4:	b	2da88 <sd_bus_creds_has_bounding_cap@@Base+0x160>
   2ded8:	ldr	r1, [pc, #1544]	; 2e4e8 <sd_bus_creds_has_bounding_cap@@Base+0xbc0>
   2dedc:	mov	r0, r5
   2dee0:	mov	r2, #7
   2dee4:	add	r1, pc, r1
   2dee8:	bl	36bc <strncmp@plt>
   2deec:	cmp	r0, #0
   2def0:	bne	2de44 <sd_bus_creds_has_bounding_cap@@Base+0x51c>
   2def4:	ldr	r2, [pc, #1520]	; 2e4ec <sd_bus_creds_has_bounding_cap@@Base+0xbc4>
   2def8:	add	r3, r4, #3
   2defc:	ldr	ip, [pc, #1516]	; 2e4f0 <sd_bus_creds_has_bounding_cap@@Base+0xbc8>
   2df00:	sub	r1, r4, #8
   2df04:	add	r2, pc, r2
   2df08:	str	r0, [fp, #-2100]	; 0xfffff7cc
   2df0c:	str	r2, [fp, #-2136]	; 0xfffff7a8
   2df10:	add	ip, pc, ip
   2df14:	sub	r0, r4, #12
   2df18:	add	r2, r6, #48	; 0x30
   2df1c:	str	ip, [fp, #-2144]	; 0xfffff7a0
   2df20:	str	r0, [fp, #-2148]	; 0xfffff79c
   2df24:	str	r1, [fp, #-2152]	; 0xfffff798
   2df28:	str	r2, [fp, #-2156]	; 0xfffff794
   2df2c:	mov	r0, r3
   2df30:	ldr	r1, [fp, #-2136]	; 0xfffff7a8
   2df34:	mov	ip, #0
   2df38:	str	r3, [fp, #-2160]	; 0xfffff790
   2df3c:	str	ip, [fp, #-2092]	; 0xfffff7d4
   2df40:	bl	3710 <strspn@plt>
   2df44:	ldr	r3, [fp, #-2160]	; 0xfffff790
   2df48:	add	r1, r3, r0
   2df4c:	ldrb	r3, [r3, r0]
   2df50:	str	r1, [fp, #-2140]	; 0xfffff7a4
   2df54:	cmp	r3, #0
   2df58:	bne	2e27c <sd_bus_creds_has_bounding_cap@@Base+0x954>
   2df5c:	ldrd	r2, [r6, #8]
   2df60:	mov	r0, #1024	; 0x400
   2df64:	mov	r1, #0
   2df68:	orr	r2, r2, r0
   2df6c:	orr	r3, r3, r1
   2df70:	strd	r2, [r6, #8]
   2df74:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2df78:	sub	r0, fp, #2080	; 0x820
   2df7c:	ldr	r2, [pc, #1392]	; 2e4f4 <sd_bus_creds_has_bounding_cap@@Base+0xbcc>
   2df80:	sub	r0, r0, #4
   2df84:	str	r4, [sp]
   2df88:	sub	r0, r0, #8
   2df8c:	mov	r1, #1
   2df90:	add	r2, pc, r2
   2df94:	ldr	r3, [fp, #4]
   2df98:	mov	ip, #0
   2df9c:	str	ip, [fp, #-2092]	; 0xfffff7d4
   2dfa0:	bl	32a8 <__asprintf_chk@plt>
   2dfa4:	cmp	r0, #0
   2dfa8:	blt	2e40c <sd_bus_creds_has_bounding_cap@@Base+0xae4>
   2dfac:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   2dfb0:	add	r1, r6, #68	; 0x44
   2dfb4:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   2dfb8:	cmp	r0, #0
   2dfbc:	blt	2e3e8 <sd_bus_creds_has_bounding_cap@@Base+0xac0>
   2dfc0:	ldrd	r2, [r6, #8]
   2dfc4:	mov	r0, #4096	; 0x1000
   2dfc8:	mov	r1, #0
   2dfcc:	orr	r2, r2, r0
   2dfd0:	orr	r3, r3, r1
   2dfd4:	strd	r2, [r6, #8]
   2dfd8:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   2dfdc:	bl	3080 <free@plt>
   2dfe0:	b	2ddc0 <sd_bus_creds_has_bounding_cap@@Base+0x498>
   2dfe4:	sub	sp, sp, #40	; 0x28
   2dfe8:	ldr	r3, [pc, #1288]	; 2e4f8 <sd_bus_creds_has_bounding_cap@@Base+0xbd0>
   2dfec:	add	r4, sp, #8
   2dff0:	mov	r1, #1
   2dff4:	mov	r2, #32
   2dff8:	str	r5, [sp]
   2dffc:	mov	r0, r4
   2e000:	add	r3, pc, r3
   2e004:	bl	3404 <__sprintf_chk@plt>
   2e008:	b	2dcd8 <sd_bus_creds_has_bounding_cap@@Base+0x3b0>
   2e00c:	add	r3, r0, #2
   2e010:	cmn	r0, #22
   2e014:	cmpne	r3, #1
   2e018:	bls	2dd04 <sd_bus_creds_has_bounding_cap@@Base+0x3dc>
   2e01c:	cmn	r0, #13
   2e020:	beq	2dd04 <sd_bus_creds_has_bounding_cap@@Base+0x3dc>
   2e024:	mov	r8, r0
   2e028:	b	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2e02c:	ldr	r0, [fp, #4]
   2e030:	add	r1, r6, #64	; 0x40
   2e034:	bl	3baa0 <sd_bus_creds_has_bounding_cap@@Base+0xe178>
   2e038:	cmp	r0, #0
   2e03c:	blt	2e374 <sd_bus_creds_has_bounding_cap@@Base+0xa4c>
   2e040:	ldrd	r2, [r6, #8]
   2e044:	orr	r2, r2, r4
   2e048:	orr	r3, r3, r5
   2e04c:	strd	r2, [r6, #8]
   2e050:	b	2dd1c <sd_bus_creds_has_bounding_cap@@Base+0x3f4>
   2e054:	ldr	r0, [fp, #4]
   2e058:	add	r1, r6, #72	; 0x48
   2e05c:	bl	3be2c <sd_bus_creds_has_bounding_cap@@Base+0xe504>
   2e060:	cmp	r0, #0
   2e064:	blt	2e3ac <sd_bus_creds_has_bounding_cap@@Base+0xa84>
   2e068:	ldrd	r2, [r6, #8]
   2e06c:	orr	r2, r2, r4
   2e070:	orr	r3, r3, r5
   2e074:	strd	r2, [r6, #8]
   2e078:	b	2dd34 <sd_bus_creds_has_bounding_cap@@Base+0x40c>
   2e07c:	ldr	r3, [fp, #4]
   2e080:	sub	sp, sp, #40	; 0x28
   2e084:	add	r4, sp, #8
   2e088:	mov	r1, #1
   2e08c:	mov	r2, #26
   2e090:	str	r3, [sp]
   2e094:	mov	r0, r4
   2e098:	ldr	r3, [pc, #1116]	; 2e4fc <sd_bus_creds_has_bounding_cap@@Base+0xbd4>
   2e09c:	add	r3, pc, r3
   2e0a0:	bl	3404 <__sprintf_chk@plt>
   2e0a4:	b	2dad4 <sd_bus_creds_has_bounding_cap@@Base+0x1ac>
   2e0a8:	mov	r2, #4194304	; 0x400000
   2e0ac:	mov	r3, #0
   2e0b0:	and	r2, r2, r8
   2e0b4:	and	r3, r3, r9
   2e0b8:	orrs	ip, r2, r3
   2e0bc:	beq	2e174 <sd_bus_creds_has_bounding_cap@@Base+0x84c>
   2e0c0:	ldr	r1, [pc, #1080]	; 2e500 <sd_bus_creds_has_bounding_cap@@Base+0xbd8>
   2e0c4:	mov	r0, r5
   2e0c8:	mov	r2, #7
   2e0cc:	add	r1, pc, r1
   2e0d0:	bl	36bc <strncmp@plt>
   2e0d4:	cmp	r0, #0
   2e0d8:	bne	2e174 <sd_bus_creds_has_bounding_cap@@Base+0x84c>
   2e0dc:	mov	r0, r6
   2e0e0:	mov	r1, #1
   2e0e4:	add	r2, r4, #3
   2e0e8:	bl	2c4e4 <strspn@plt+0x28dd4>
   2e0ec:	cmp	r0, #0
   2e0f0:	blt	2e36c <sd_bus_creds_has_bounding_cap@@Base+0xa44>
   2e0f4:	ldrd	r2, [r6, #8]
   2e0f8:	mov	r0, #4194304	; 0x400000
   2e0fc:	mov	r1, #0
   2e100:	orr	r2, r2, r0
   2e104:	orr	r3, r3, r1
   2e108:	strd	r2, [r6, #8]
   2e10c:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2e110:	mov	r0, #0
   2e114:	ldr	r1, [fp, #4]
   2e118:	add	r2, r6, #88	; 0x58
   2e11c:	bl	45c7c <sd_bus_creds_has_bounding_cap@@Base+0x18354>
   2e120:	cmp	r0, #0
   2e124:	blt	2e2e4 <sd_bus_creds_has_bounding_cap@@Base+0x9bc>
   2e128:	add	r0, r6, #136	; 0x88
   2e12c:	bl	45fdc <sd_bus_creds_has_bounding_cap@@Base+0x186b4>
   2e130:	cmp	r0, #0
   2e134:	blt	2e024 <sd_bus_creds_has_bounding_cap@@Base+0x6fc>
   2e138:	ldrd	r2, [r6, #8]
   2e13c:	orr	r2, r2, r4
   2e140:	orr	r3, r3, r5
   2e144:	strd	r2, [r6, #8]
   2e148:	b	2ddd8 <sd_bus_creds_has_bounding_cap@@Base+0x4b0>
   2e14c:	ldr	r0, [fp, #4]
   2e150:	add	r1, r6, #112	; 0x70
   2e154:	bl	4740c <sd_bus_creds_has_bounding_cap@@Base+0x19ae4>
   2e158:	cmp	r0, #0
   2e15c:	blt	2e3bc <sd_bus_creds_has_bounding_cap@@Base+0xa94>
   2e160:	ldrd	r2, [r6, #8]
   2e164:	orr	r2, r2, r4
   2e168:	orr	r3, r3, r5
   2e16c:	strd	r2, [r6, #8]
   2e170:	b	2ddf0 <sd_bus_creds_has_bounding_cap@@Base+0x4c8>
   2e174:	mov	r2, #8388608	; 0x800000
   2e178:	mov	r3, #0
   2e17c:	and	r2, r2, r8
   2e180:	and	r3, r3, r9
   2e184:	orrs	r0, r2, r3
   2e188:	beq	2e2f4 <sd_bus_creds_has_bounding_cap@@Base+0x9cc>
   2e18c:	ldr	r1, [pc, #880]	; 2e504 <sd_bus_creds_has_bounding_cap@@Base+0xbdc>
   2e190:	mov	r0, r5
   2e194:	mov	r2, #7
   2e198:	add	r1, pc, r1
   2e19c:	bl	36bc <strncmp@plt>
   2e1a0:	subs	r1, r0, #0
   2e1a4:	bne	2e2f4 <sd_bus_creds_has_bounding_cap@@Base+0x9cc>
   2e1a8:	mov	r0, r6
   2e1ac:	add	r2, r4, #3
   2e1b0:	bl	2c4e4 <strspn@plt+0x28dd4>
   2e1b4:	cmp	r0, #0
   2e1b8:	blt	2e36c <sd_bus_creds_has_bounding_cap@@Base+0xa44>
   2e1bc:	ldrd	r2, [r6, #8]
   2e1c0:	mov	r0, #8388608	; 0x800000
   2e1c4:	mov	r1, #0
   2e1c8:	orr	r2, r2, r0
   2e1cc:	orr	r3, r3, r1
   2e1d0:	strd	r2, [r6, #8]
   2e1d4:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2e1d8:	sub	r1, fp, #2048	; 0x800
   2e1dc:	ldrd	r2, [r6, #8]
   2e1e0:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   2e1e4:	ldrd	r0, [r1, #-68]	; 0xffffffbc
   2e1e8:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   2e1ec:	orr	r2, r2, r0
   2e1f0:	orr	r3, r3, r1
   2e1f4:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   2e1f8:	strd	r2, [r6, #8]
   2e1fc:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   2e200:	str	ip, [r6, #16]
   2e204:	str	lr, [r6, #20]
   2e208:	str	r0, [r6, #24]
   2e20c:	str	r3, [r6, #28]
   2e210:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2e214:	bl	33f8 <__errno_location@plt>
   2e218:	ldr	r3, [r0]
   2e21c:	cmp	r3, #2
   2e220:	beq	2e3e0 <sd_bus_creds_has_bounding_cap@@Base+0xab8>
   2e224:	cmp	r3, #13
   2e228:	cmpne	r3, #1
   2e22c:	rsbne	r8, r3, #0
   2e230:	bne	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2e234:	b	2dcac <sd_bus_creds_has_bounding_cap@@Base+0x384>
   2e238:	ldr	r3, [fp, #4]
   2e23c:	sub	sp, sp, #40	; 0x28
   2e240:	add	r4, sp, #8
   2e244:	mov	r1, #1
   2e248:	mov	r2, #27
   2e24c:	str	r3, [sp]
   2e250:	mov	r0, r4
   2e254:	ldr	r3, [pc, #684]	; 2e508 <sd_bus_creds_has_bounding_cap@@Base+0xbe0>
   2e258:	add	r3, pc, r3
   2e25c:	bl	3404 <__sprintf_chk@plt>
   2e260:	b	2dd60 <sd_bus_creds_has_bounding_cap@@Base+0x438>
   2e264:	cmn	r0, #2
   2e268:	beq	2e3e0 <sd_bus_creds_has_bounding_cap@@Base+0xab8>
   2e26c:	cmn	r0, #1
   2e270:	cmnne	r0, #13
   2e274:	beq	2dd9c <sd_bus_creds_has_bounding_cap@@Base+0x474>
   2e278:	b	2e024 <sd_bus_creds_has_bounding_cap@@Base+0x6fc>
   2e27c:	mov	r0, r1
   2e280:	ldr	r2, [fp, #-2148]	; 0xfffff79c
   2e284:	ldr	r1, [fp, #-2144]	; 0xfffff7a0
   2e288:	ldr	r3, [fp, #-2152]	; 0xfffff798
   2e28c:	bl	35c0 <sscanf@plt>
   2e290:	cmp	r0, #1
   2e294:	bne	2dbcc <sd_bus_creds_has_bounding_cap@@Base+0x2a4>
   2e298:	ldr	r2, [r6, #52]	; 0x34
   2e29c:	sub	r1, fp, #2096	; 0x830
   2e2a0:	ldr	r0, [fp, #-2156]	; 0xfffff794
   2e2a4:	sub	r1, r1, #4
   2e2a8:	mov	r3, #4
   2e2ac:	add	r2, r2, #1
   2e2b0:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   2e2b4:	cmp	r0, #0
   2e2b8:	beq	2e480 <sd_bus_creds_has_bounding_cap@@Base+0xb58>
   2e2bc:	ldr	r3, [r6, #52]	; 0x34
   2e2c0:	ldr	r2, [r6, #48]	; 0x30
   2e2c4:	ldr	r1, [fp, #-2096]	; 0xfffff7d0
   2e2c8:	add	r0, r3, #1
   2e2cc:	str	r0, [r6, #52]	; 0x34
   2e2d0:	str	r1, [r2, r3, lsl #2]
   2e2d4:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   2e2d8:	ldr	r2, [fp, #-2140]	; 0xfffff7a4
   2e2dc:	add	r3, r2, r3
   2e2e0:	b	2df2c <sd_bus_creds_has_bounding_cap@@Base+0x604>
   2e2e4:	cmn	r0, #1
   2e2e8:	cmnne	r0, #13
   2e2ec:	beq	2ddd8 <sd_bus_creds_has_bounding_cap@@Base+0x4b0>
   2e2f0:	b	2e024 <sd_bus_creds_has_bounding_cap@@Base+0x6fc>
   2e2f4:	mov	r2, #16777216	; 0x1000000
   2e2f8:	mov	r3, #0
   2e2fc:	and	r2, r2, r8
   2e300:	and	r3, r3, r9
   2e304:	orrs	r1, r2, r3
   2e308:	beq	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2e30c:	ldr	r1, [pc, #504]	; 2e50c <sd_bus_creds_has_bounding_cap@@Base+0xbe4>
   2e310:	mov	r0, r5
   2e314:	mov	r2, #7
   2e318:	add	r1, pc, r1
   2e31c:	bl	36bc <strncmp@plt>
   2e320:	cmp	r0, #0
   2e324:	bne	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2e328:	mov	r1, #3
   2e32c:	mov	r0, r6
   2e330:	add	r2, r4, r1
   2e334:	bl	2c4e4 <strspn@plt+0x28dd4>
   2e338:	cmp	r0, #0
   2e33c:	blt	2e36c <sd_bus_creds_has_bounding_cap@@Base+0xa44>
   2e340:	ldrd	r2, [r6, #8]
   2e344:	mov	r0, #16777216	; 0x1000000
   2e348:	mov	r1, #0
   2e34c:	orr	r2, r2, r0
   2e350:	orr	r3, r3, r1
   2e354:	strd	r2, [r6, #8]
   2e358:	b	2db3c <sd_bus_creds_has_bounding_cap@@Base+0x214>
   2e35c:	ldr	r0, [r6, #76]	; 0x4c
   2e360:	bl	3080 <free@plt>
   2e364:	str	r4, [r6, #76]	; 0x4c
   2e368:	b	2dd9c <sd_bus_creds_has_bounding_cap@@Base+0x474>
   2e36c:	mov	r8, r0
   2e370:	b	2dbd0 <sd_bus_creds_has_bounding_cap@@Base+0x2a8>
   2e374:	cmn	r0, #1
   2e378:	cmnne	r0, #13
   2e37c:	beq	2dd1c <sd_bus_creds_has_bounding_cap@@Base+0x3f4>
   2e380:	b	2e024 <sd_bus_creds_has_bounding_cap@@Base+0x6fc>
   2e384:	cmn	r0, #6
   2e388:	cmnne	r0, #95	; 0x5f
   2e38c:	beq	2da20 <sd_bus_creds_has_bounding_cap@@Base+0xf8>
   2e390:	add	r3, r0, #2
   2e394:	cmp	r3, #1
   2e398:	bls	2da20 <sd_bus_creds_has_bounding_cap@@Base+0xf8>
   2e39c:	cmn	r0, #13
   2e3a0:	movne	r8, r0
   2e3a4:	moveq	r8, #0
   2e3a8:	b	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2e3ac:	cmn	r0, #1
   2e3b0:	cmnne	r0, #13
   2e3b4:	beq	2dd34 <sd_bus_creds_has_bounding_cap@@Base+0x40c>
   2e3b8:	b	2e024 <sd_bus_creds_has_bounding_cap@@Base+0x6fc>
   2e3bc:	cmn	r0, #6
   2e3c0:	cmnne	r0, #95	; 0x5f
   2e3c4:	beq	2ddf0 <sd_bus_creds_has_bounding_cap@@Base+0x4c8>
   2e3c8:	add	r3, r0, #2
   2e3cc:	cmp	r3, #1
   2e3d0:	bls	2ddf0 <sd_bus_creds_has_bounding_cap@@Base+0x4c8>
   2e3d4:	cmn	r0, #13
   2e3d8:	bne	2e024 <sd_bus_creds_has_bounding_cap@@Base+0x6fc>
   2e3dc:	b	2ddf0 <sd_bus_creds_has_bounding_cap@@Base+0x4c8>
   2e3e0:	mvn	r8, #2
   2e3e4:	b	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2e3e8:	cmn	r0, #2
   2e3ec:	beq	2e434 <sd_bus_creds_has_bounding_cap@@Base+0xb0c>
   2e3f0:	cmn	r0, #1
   2e3f4:	cmnne	r0, #13
   2e3f8:	beq	2dfd8 <sd_bus_creds_has_bounding_cap@@Base+0x6b0>
   2e3fc:	mov	r8, r0
   2e400:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   2e404:	bl	3080 <free@plt>
   2e408:	b	2da24 <sd_bus_creds_has_bounding_cap@@Base+0xfc>
   2e40c:	mvn	r8, #11
   2e410:	b	2e400 <sd_bus_creds_has_bounding_cap@@Base+0xad8>
   2e414:	mov	r0, sl
   2e418:	bl	30a4 <ferror@plt>
   2e41c:	cmp	r0, #0
   2e420:	beq	2dca4 <sd_bus_creds_has_bounding_cap@@Base+0x37c>
   2e424:	bl	33f8 <__errno_location@plt>
   2e428:	ldr	r8, [r0]
   2e42c:	rsb	r8, r8, #0
   2e430:	b	2dbd0 <sd_bus_creds_has_bounding_cap@@Base+0x2a8>
   2e434:	mvn	r8, #2
   2e438:	b	2e400 <sd_bus_creds_has_bounding_cap@@Base+0xad8>
   2e43c:	bl	314c <__stack_chk_fail@plt>
   2e440:	ldr	r0, [pc, #200]	; 2e510 <sd_bus_creds_has_bounding_cap@@Base+0xbe8>
   2e444:	movw	r2, #691	; 0x2b3
   2e448:	ldr	r1, [pc, #196]	; 2e514 <sd_bus_creds_has_bounding_cap@@Base+0xbec>
   2e44c:	ldr	r3, [pc, #196]	; 2e518 <sd_bus_creds_has_bounding_cap@@Base+0xbf0>
   2e450:	add	r0, pc, r0
   2e454:	add	r1, pc, r1
   2e458:	add	r3, pc, r3
   2e45c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2e460:	ldr	r0, [pc, #180]	; 2e51c <sd_bus_creds_has_bounding_cap@@Base+0xbf4>
   2e464:	movw	r2, #690	; 0x2b2
   2e468:	ldr	r1, [pc, #176]	; 2e520 <sd_bus_creds_has_bounding_cap@@Base+0xbf8>
   2e46c:	ldr	r3, [pc, #176]	; 2e524 <sd_bus_creds_has_bounding_cap@@Base+0xbfc>
   2e470:	add	r0, pc, r0
   2e474:	add	r1, pc, r1
   2e478:	add	r3, pc, r3
   2e47c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2e480:	mvn	r8, #11
   2e484:	b	2dbd0 <sd_bus_creds_has_bounding_cap@@Base+0x2a8>
   2e488:	mov	r4, r0
   2e48c:	mov	r0, sl
   2e490:	bl	34dc <fclose@plt>
   2e494:	mov	r0, r4
   2e498:	bl	36a4 <_Unwind_Resume@plt>
   2e49c:	mov	r4, r0
   2e4a0:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   2e4a4:	bl	3080 <free@plt>
   2e4a8:	b	2e494 <sd_bus_creds_has_bounding_cap@@Base+0xb6c>
   2e4ac:	mov	r4, r0
   2e4b0:	b	2e494 <sd_bus_creds_has_bounding_cap@@Base+0xb6c>
   2e4b4:	andeq	lr, r3, r4, lsl #6
   2e4b8:	andeq	r0, r0, r8, lsr #5
   2e4bc:	andeq	r1, r2, r8, lsl #23
   2e4c0:	andeq	r4, r2, r8, ror #20
   2e4c4:	andeq	r1, r2, ip, lsr fp
   2e4c8:	strdeq	ip, [r1], -r4
   2e4cc:	andeq	r1, r2, r0, lsl #23
   2e4d0:	andeq	r1, r2, r8, lsr #21
   2e4d4:	andeq	ip, r1, r8, asr lr
   2e4d8:	andeq	r1, r2, r4, ror #21
   2e4dc:	muleq	r2, r8, r9
   2e4e0:	andeq	r1, r2, r8, lsr #18
   2e4e4:	andeq	r1, r2, ip, ror #16
   2e4e8:	andeq	r1, r2, r0, ror #15
   2e4ec:	andeq	ip, r1, r0, lsl #23
   2e4f0:			; <UNDEFINED> instruction: 0x000217bc
   2e4f4:	muleq	r2, r0, r7
   2e4f8:	strdeq	r1, [r2], -r4
   2e4fc:	andeq	r1, r2, r8, lsl #12
   2e500:	andeq	r1, r2, r0, lsl r6
   2e504:	andeq	r1, r2, ip, asr #10
   2e508:			; <UNDEFINED> instruction: 0x000214b4
   2e50c:	ldrdeq	r1, [r2], -r4
   2e510:	andeq	r1, r2, r4, asr #4
   2e514:	ldrdeq	r1, [r2], -ip
   2e518:	andeq	r1, r2, ip, asr r0
   2e51c:	andeq	r7, r2, r0, asr #28
   2e520:	strheq	r1, [r2], -ip
   2e524:	andeq	r1, r2, ip, lsr r0
   2e528:	push	{r4, r5, r6, r7, r8, lr}
   2e52c:	subs	r6, r1, #0
   2e530:	sub	sp, sp, #8
   2e534:	mov	r7, r0
   2e538:	mov	r4, r2
   2e53c:	mov	r5, r3
   2e540:	blt	2e61c <sd_bus_creds_has_bounding_cap@@Base+0xcf4>
   2e544:	mvn	r2, #0
   2e548:	mov	r3, #0
   2e54c:	cmp	r5, r3
   2e550:	cmpeq	r4, r2
   2e554:	bhi	2e5f4 <sd_bus_creds_has_bounding_cap@@Base+0xccc>
   2e558:	cmp	r0, #0
   2e55c:	beq	2e644 <sd_bus_creds_has_bounding_cap@@Base+0xd1c>
   2e560:	cmp	r6, #0
   2e564:	beq	2e5bc <sd_bus_creds_has_bounding_cap@@Base+0xc94>
   2e568:	bl	2c838 <strspn@plt+0x29128>
   2e56c:	subs	r8, r0, #0
   2e570:	beq	2e5dc <sd_bus_creds_has_bounding_cap@@Base+0xcb4>
   2e574:	mov	r2, #0
   2e578:	mov	r3, #-2147483648	; 0x80000000
   2e57c:	orr	r2, r2, r4
   2e580:	orr	r3, r3, r5
   2e584:	str	r6, [sp]
   2e588:	mov	r4, #0
   2e58c:	str	r4, [sp, #4]
   2e590:	bl	2d9d8 <sd_bus_creds_has_bounding_cap@@Base+0xb0>
   2e594:	subs	r5, r0, #0
   2e598:	blt	2e5c8 <sd_bus_creds_has_bounding_cap@@Base+0xca0>
   2e59c:	mov	r0, r6
   2e5a0:	bl	3ec78 <sd_bus_creds_has_bounding_cap@@Base+0x11350>
   2e5a4:	cmp	r0, #0
   2e5a8:	strne	r8, [r7]
   2e5ac:	movne	r0, r4
   2e5b0:	beq	2e5e4 <sd_bus_creds_has_bounding_cap@@Base+0xcbc>
   2e5b4:	add	sp, sp, #8
   2e5b8:	pop	{r4, r5, r6, r7, r8, pc}
   2e5bc:	bl	3374 <getpid@plt>
   2e5c0:	mov	r6, r0
   2e5c4:	b	2e568 <sd_bus_creds_has_bounding_cap@@Base+0xc40>
   2e5c8:	mov	r0, r8
   2e5cc:	bl	2c744 <strspn@plt+0x29034>
   2e5d0:	mov	r0, r5
   2e5d4:	add	sp, sp, #8
   2e5d8:	pop	{r4, r5, r6, r7, r8, pc}
   2e5dc:	mvn	r0, #11
   2e5e0:	b	2e5b4 <sd_bus_creds_has_bounding_cap@@Base+0xc8c>
   2e5e4:	mov	r0, r8
   2e5e8:	bl	2c744 <strspn@plt+0x29034>
   2e5ec:	mvn	r0, #2
   2e5f0:	b	2e5b4 <sd_bus_creds_has_bounding_cap@@Base+0xc8c>
   2e5f4:	ldr	r0, [pc, #112]	; 2e66c <sd_bus_creds_has_bounding_cap@@Base+0xd44>
   2e5f8:	mov	r2, #147	; 0x93
   2e5fc:	ldr	r1, [pc, #108]	; 2e670 <sd_bus_creds_has_bounding_cap@@Base+0xd48>
   2e600:	ldr	r3, [pc, #108]	; 2e674 <sd_bus_creds_has_bounding_cap@@Base+0xd4c>
   2e604:	add	r0, pc, r0
   2e608:	add	r1, pc, r1
   2e60c:	add	r3, pc, r3
   2e610:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2e614:	mvn	r0, #94	; 0x5e
   2e618:	b	2e5b4 <sd_bus_creds_has_bounding_cap@@Base+0xc8c>
   2e61c:	ldr	r0, [pc, #84]	; 2e678 <sd_bus_creds_has_bounding_cap@@Base+0xd50>
   2e620:	mov	r2, #146	; 0x92
   2e624:	ldr	r1, [pc, #80]	; 2e67c <sd_bus_creds_has_bounding_cap@@Base+0xd54>
   2e628:	ldr	r3, [pc, #80]	; 2e680 <sd_bus_creds_has_bounding_cap@@Base+0xd58>
   2e62c:	add	r0, pc, r0
   2e630:	add	r1, pc, r1
   2e634:	add	r3, pc, r3
   2e638:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2e63c:	mvn	r0, #21
   2e640:	b	2e5b4 <sd_bus_creds_has_bounding_cap@@Base+0xc8c>
   2e644:	ldr	r0, [pc, #56]	; 2e684 <sd_bus_creds_has_bounding_cap@@Base+0xd5c>
   2e648:	mov	r2, #148	; 0x94
   2e64c:	ldr	r1, [pc, #52]	; 2e688 <sd_bus_creds_has_bounding_cap@@Base+0xd60>
   2e650:	ldr	r3, [pc, #52]	; 2e68c <sd_bus_creds_has_bounding_cap@@Base+0xd64>
   2e654:	add	r0, pc, r0
   2e658:	add	r1, pc, r1
   2e65c:	add	r3, pc, r3
   2e660:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   2e664:	mvn	r0, #21
   2e668:	b	2e5b4 <sd_bus_creds_has_bounding_cap@@Base+0xc8c>
   2e66c:	strdeq	sp, [r1], -r4
   2e670:	andeq	r0, r2, r8, lsr #30
   2e674:	andeq	r1, r2, ip, lsl #3
   2e678:	andeq	r1, r2, ip, lsl r1
   2e67c:	andeq	r0, r2, r0, lsl #30
   2e680:	andeq	r1, r2, r4, ror #2
   2e684:	andeq	sp, r1, r4, lsr #7
   2e688:	ldrdeq	r0, [r2], -r8
   2e68c:	andeq	r1, r2, ip, lsr r1
   2e690:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e694:	subs	r6, r0, #0
   2e698:	sub	sp, sp, #20
   2e69c:	mov	r4, r2
   2e6a0:	mov	r5, r3
   2e6a4:	ldr	r7, [sp, #56]	; 0x38
   2e6a8:	beq	2ee88 <sd_bus_creds_has_bounding_cap@@Base+0x1560>
   2e6ac:	cmp	r7, #0
   2e6b0:	beq	2ee68 <sd_bus_creds_has_bounding_cap@@Base+0x1540>
   2e6b4:	ldrd	r2, [r6, #8]
   2e6b8:	bic	r2, r4, r2
   2e6bc:	bic	r3, r5, r3
   2e6c0:	orrs	r0, r2, r3
   2e6c4:	beq	2e6d4 <sd_bus_creds_has_bounding_cap@@Base+0xdac>
   2e6c8:	cmp	r4, #0
   2e6cc:	sbcs	r1, r5, #0
   2e6d0:	blt	2e6f0 <sd_bus_creds_has_bounding_cap@@Base+0xdc8>
   2e6d4:	mov	r0, r6
   2e6d8:	mov	r4, #0
   2e6dc:	bl	2c6a4 <strspn@plt+0x28f94>
   2e6e0:	str	r0, [r7]
   2e6e4:	mov	r0, r4
   2e6e8:	add	sp, sp, #20
   2e6ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e6f0:	bl	2c838 <strspn@plt+0x29128>
   2e6f4:	subs	r8, r0, #0
   2e6f8:	beq	2ee60 <sd_bus_creds_has_bounding_cap@@Base+0x1538>
   2e6fc:	ldrd	sl, [r6, #8]
   2e700:	mov	r0, #4
   2e704:	mov	r1, #0
   2e708:	and	r2, sl, r0
   2e70c:	and	r3, fp, r1
   2e710:	and	r2, r2, r4
   2e714:	and	r3, r3, r5
   2e718:	orrs	ip, r2, r3
   2e71c:	beq	2e73c <sd_bus_creds_has_bounding_cap@@Base+0xe14>
   2e720:	ldr	ip, [r6, #16]
   2e724:	ldrd	r2, [r8, #8]
   2e728:	str	ip, [r8, #16]
   2e72c:	orr	r2, r2, r0
   2e730:	orr	r3, r3, r1
   2e734:	strd	r2, [r8, #8]
   2e738:	ldrd	sl, [r6, #8]
   2e73c:	mov	r0, #8
   2e740:	mov	r1, #0
   2e744:	and	r2, r4, r0
   2e748:	and	r3, r5, r1
   2e74c:	and	r2, r2, sl
   2e750:	and	r3, r3, fp
   2e754:	orrs	ip, r2, r3
   2e758:	beq	2e778 <sd_bus_creds_has_bounding_cap@@Base+0xe50>
   2e75c:	ldr	ip, [r6, #20]
   2e760:	ldrd	r2, [r8, #8]
   2e764:	str	ip, [r8, #20]
   2e768:	orr	r2, r2, r0
   2e76c:	orr	r3, r3, r1
   2e770:	strd	r2, [r8, #8]
   2e774:	ldrd	sl, [r6, #8]
   2e778:	mov	r0, #16
   2e77c:	mov	r1, #0
   2e780:	and	r2, r4, r0
   2e784:	and	r3, r5, r1
   2e788:	and	r2, r2, sl
   2e78c:	and	r3, r3, fp
   2e790:	orrs	ip, r2, r3
   2e794:	beq	2e7b4 <sd_bus_creds_has_bounding_cap@@Base+0xe8c>
   2e798:	ldr	ip, [r6, #24]
   2e79c:	ldrd	r2, [r8, #8]
   2e7a0:	str	ip, [r8, #24]
   2e7a4:	orr	r2, r2, r0
   2e7a8:	orr	r3, r3, r1
   2e7ac:	strd	r2, [r8, #8]
   2e7b0:	ldrd	sl, [r6, #8]
   2e7b4:	mov	r0, #32
   2e7b8:	mov	r1, #0
   2e7bc:	and	r2, r4, r0
   2e7c0:	and	r3, r5, r1
   2e7c4:	and	r2, r2, sl
   2e7c8:	and	r3, r3, fp
   2e7cc:	orrs	ip, r2, r3
   2e7d0:	beq	2e7f0 <sd_bus_creds_has_bounding_cap@@Base+0xec8>
   2e7d4:	ldr	ip, [r6, #28]
   2e7d8:	ldrd	r2, [r8, #8]
   2e7dc:	str	ip, [r8, #28]
   2e7e0:	orr	r2, r2, r0
   2e7e4:	orr	r3, r3, r1
   2e7e8:	strd	r2, [r8, #8]
   2e7ec:	ldrd	sl, [r6, #8]
   2e7f0:	mov	r0, #64	; 0x40
   2e7f4:	mov	r1, #0
   2e7f8:	and	r2, r4, r0
   2e7fc:	and	r3, r5, r1
   2e800:	and	r2, r2, sl
   2e804:	and	r3, r3, fp
   2e808:	orrs	ip, r2, r3
   2e80c:	beq	2e82c <sd_bus_creds_has_bounding_cap@@Base+0xf04>
   2e810:	ldr	ip, [r6, #32]
   2e814:	ldrd	r2, [r8, #8]
   2e818:	str	ip, [r8, #32]
   2e81c:	orr	r2, r2, r0
   2e820:	orr	r3, r3, r1
   2e824:	strd	r2, [r8, #8]
   2e828:	ldrd	sl, [r6, #8]
   2e82c:	mov	r0, #128	; 0x80
   2e830:	mov	r1, #0
   2e834:	and	r2, r4, r0
   2e838:	and	r3, r5, r1
   2e83c:	and	r2, r2, sl
   2e840:	and	r3, r3, fp
   2e844:	orrs	ip, r2, r3
   2e848:	beq	2e868 <sd_bus_creds_has_bounding_cap@@Base+0xf40>
   2e84c:	ldr	ip, [r6, #36]	; 0x24
   2e850:	ldrd	r2, [r8, #8]
   2e854:	str	ip, [r8, #36]	; 0x24
   2e858:	orr	r2, r2, r0
   2e85c:	orr	r3, r3, r1
   2e860:	strd	r2, [r8, #8]
   2e864:	ldrd	sl, [r6, #8]
   2e868:	mov	r0, #256	; 0x100
   2e86c:	mov	r1, #0
   2e870:	and	r2, r4, r0
   2e874:	and	r3, r5, r1
   2e878:	and	r2, r2, sl
   2e87c:	and	r3, r3, fp
   2e880:	orrs	ip, r2, r3
   2e884:	beq	2e8a4 <sd_bus_creds_has_bounding_cap@@Base+0xf7c>
   2e888:	ldr	ip, [r6, #40]	; 0x28
   2e88c:	ldrd	r2, [r8, #8]
   2e890:	str	ip, [r8, #40]	; 0x28
   2e894:	orr	r2, r2, r0
   2e898:	orr	r3, r3, r1
   2e89c:	strd	r2, [r8, #8]
   2e8a0:	ldrd	sl, [r6, #8]
   2e8a4:	mov	r0, #512	; 0x200
   2e8a8:	mov	r1, #0
   2e8ac:	and	r2, r4, r0
   2e8b0:	and	r3, r5, r1
   2e8b4:	and	r2, r2, sl
   2e8b8:	and	r3, r3, fp
   2e8bc:	orrs	ip, r2, r3
   2e8c0:	bne	2eb44 <sd_bus_creds_has_bounding_cap@@Base+0x121c>
   2e8c4:	mov	r2, #1024	; 0x400
   2e8c8:	mov	r3, #0
   2e8cc:	and	r2, r2, r4
   2e8d0:	and	r3, r3, r5
   2e8d4:	and	r2, r2, sl
   2e8d8:	and	r3, r3, fp
   2e8dc:	orrs	r0, r2, r3
   2e8e0:	bne	2eba4 <sd_bus_creds_has_bounding_cap@@Base+0x127c>
   2e8e4:	mov	r0, #1
   2e8e8:	mov	r1, #0
   2e8ec:	and	r2, r4, r0
   2e8f0:	and	r3, r5, r1
   2e8f4:	and	r2, r2, sl
   2e8f8:	and	r3, r3, fp
   2e8fc:	orrs	ip, r2, r3
   2e900:	beq	2e920 <sd_bus_creds_has_bounding_cap@@Base+0xff8>
   2e904:	ldr	ip, [r6, #56]	; 0x38
   2e908:	ldrd	r2, [r8, #8]
   2e90c:	str	ip, [r8, #56]	; 0x38
   2e910:	orr	r2, r2, r0
   2e914:	orr	r3, r3, r1
   2e918:	strd	r2, [r8, #8]
   2e91c:	ldrd	sl, [r6, #8]
   2e920:	mov	r0, #2
   2e924:	mov	r1, #0
   2e928:	and	r2, r4, r0
   2e92c:	and	r3, r5, r1
   2e930:	and	r2, r2, sl
   2e934:	and	r3, r3, fp
   2e938:	orrs	ip, r2, r3
   2e93c:	bne	2eb64 <sd_bus_creds_has_bounding_cap@@Base+0x123c>
   2e940:	mov	r2, #2048	; 0x800
   2e944:	mov	r3, #0
   2e948:	and	r2, r2, r4
   2e94c:	and	r3, r3, r5
   2e950:	and	r2, r2, sl
   2e954:	and	r3, r3, fp
   2e958:	orrs	r0, r2, r3
   2e95c:	bne	2ebf4 <sd_bus_creds_has_bounding_cap@@Base+0x12cc>
   2e960:	mov	r2, #4096	; 0x1000
   2e964:	mov	r3, #0
   2e968:	and	r2, r2, r4
   2e96c:	and	r3, r3, r5
   2e970:	and	r2, r2, sl
   2e974:	and	r3, r3, fp
   2e978:	orrs	r1, r2, r3
   2e97c:	bne	2ec28 <sd_bus_creds_has_bounding_cap@@Base+0x1300>
   2e980:	mov	r2, #8192	; 0x2000
   2e984:	mov	r3, #0
   2e988:	and	r2, r2, r4
   2e98c:	and	r3, r3, r5
   2e990:	and	r2, r2, sl
   2e994:	and	r3, r3, fp
   2e998:	orrs	r1, r2, r3
   2e99c:	bne	2ec5c <sd_bus_creds_has_bounding_cap@@Base+0x1334>
   2e9a0:	mov	r2, #16384	; 0x4000
   2e9a4:	mov	r3, #0
   2e9a8:	and	r2, r2, r4
   2e9ac:	and	r3, r3, r5
   2e9b0:	and	r2, r2, sl
   2e9b4:	and	r3, r3, fp
   2e9b8:	orrs	r1, r2, r3
   2e9bc:	bne	2ec90 <sd_bus_creds_has_bounding_cap@@Base+0x1368>
   2e9c0:	mov	r2, #2064384	; 0x1f8000
   2e9c4:	mov	r3, #0
   2e9c8:	and	r0, r4, r2
   2e9cc:	and	r1, r5, r3
   2e9d0:	and	r2, r0, sl
   2e9d4:	and	r3, r1, fp
   2e9d8:	strd	r0, [sp, #8]
   2e9dc:	orrs	r1, r2, r3
   2e9e0:	bne	2ecd0 <sd_bus_creds_has_bounding_cap@@Base+0x13a8>
   2e9e4:	mov	r2, #31457280	; 0x1e00000
   2e9e8:	mov	r3, #0
   2e9ec:	and	r2, r2, r4
   2e9f0:	and	r3, r3, r5
   2e9f4:	and	r2, r2, sl
   2e9f8:	and	r3, r3, fp
   2e9fc:	orrs	r1, r2, r3
   2ea00:	bne	2ed48 <sd_bus_creds_has_bounding_cap@@Base+0x1420>
   2ea04:	mov	r2, #33554432	; 0x2000000
   2ea08:	mov	r3, #0
   2ea0c:	and	r2, r2, r4
   2ea10:	and	r3, r3, r5
   2ea14:	and	r2, r2, sl
   2ea18:	and	r3, r3, fp
   2ea1c:	orrs	ip, r2, r3
   2ea20:	bne	2ed14 <sd_bus_creds_has_bounding_cap@@Base+0x13ec>
   2ea24:	mov	r0, #67108864	; 0x4000000
   2ea28:	mov	r1, #0
   2ea2c:	and	r2, r4, r0
   2ea30:	and	r3, r5, r1
   2ea34:	and	r2, r2, sl
   2ea38:	and	r3, r3, fp
   2ea3c:	orrs	ip, r2, r3
   2ea40:	beq	2ea60 <sd_bus_creds_has_bounding_cap@@Base+0x1138>
   2ea44:	ldr	ip, [r6, #112]	; 0x70
   2ea48:	ldrd	r2, [r8, #8]
   2ea4c:	str	ip, [r8, #112]	; 0x70
   2ea50:	orr	r2, r2, r0
   2ea54:	orr	r3, r3, r1
   2ea58:	strd	r2, [r8, #8]
   2ea5c:	ldrd	sl, [r6, #8]
   2ea60:	mov	r0, #134217728	; 0x8000000
   2ea64:	mov	r1, #0
   2ea68:	and	r2, r4, r0
   2ea6c:	and	r3, r5, r1
   2ea70:	and	r2, r2, sl
   2ea74:	and	r3, r3, fp
   2ea78:	orrs	ip, r2, r3
   2ea7c:	bne	2eb84 <sd_bus_creds_has_bounding_cap@@Base+0x125c>
   2ea80:	mov	r2, #268435456	; 0x10000000
   2ea84:	mov	r3, #0
   2ea88:	and	r2, r2, r4
   2ea8c:	and	r3, r3, r5
   2ea90:	and	r2, r2, sl
   2ea94:	and	r3, r3, fp
   2ea98:	orrs	r0, r2, r3
   2ea9c:	bne	2ede0 <sd_bus_creds_has_bounding_cap@@Base+0x14b8>
   2eaa0:	mov	r2, #536870912	; 0x20000000
   2eaa4:	mov	r3, #0
   2eaa8:	and	r2, r2, r4
   2eaac:	and	r3, r3, r5
   2eab0:	and	r2, r2, sl
   2eab4:	and	r3, r3, fp
   2eab8:	orrs	r1, r2, r3
   2eabc:	bne	2edac <sd_bus_creds_has_bounding_cap@@Base+0x1484>
   2eac0:	mov	r2, #1073741824	; 0x40000000
   2eac4:	mov	r3, #0
   2eac8:	and	r2, r2, r4
   2eacc:	and	r3, r3, r5
   2ead0:	and	r2, r2, sl
   2ead4:	and	r3, r3, fp
   2ead8:	orrs	ip, r2, r3
   2eadc:	bne	2ee14 <sd_bus_creds_has_bounding_cap@@Base+0x14ec>
   2eae0:	mov	r2, #1
   2eae4:	mov	r3, #0
   2eae8:	and	r2, r2, sl
   2eaec:	and	r3, r3, fp
   2eaf0:	orrs	r1, r2, r3
   2eaf4:	mov	r3, #0
   2eaf8:	mov	r2, #2
   2eafc:	and	fp, fp, r3
   2eb00:	and	sl, sl, r2
   2eb04:	ldrne	r0, [r6, #56]	; 0x38
   2eb08:	moveq	r0, #0
   2eb0c:	orrs	r3, sl, fp
   2eb10:	mov	r2, r4
   2eb14:	mov	r3, r5
   2eb18:	ldrne	r1, [r6, #60]	; 0x3c
   2eb1c:	moveq	r1, #0
   2eb20:	str	r0, [sp]
   2eb24:	mov	r0, r8
   2eb28:	str	r1, [sp, #4]
   2eb2c:	bl	2d9d8 <sd_bus_creds_has_bounding_cap@@Base+0xb0>
   2eb30:	cmp	r0, #0
   2eb34:	blt	2ee48 <sd_bus_creds_has_bounding_cap@@Base+0x1520>
   2eb38:	str	r8, [r7]
   2eb3c:	mov	r4, #0
   2eb40:	b	2e6e4 <sd_bus_creds_has_bounding_cap@@Base+0xdbc>
   2eb44:	ldr	ip, [r6, #44]	; 0x2c
   2eb48:	ldrd	r2, [r8, #8]
   2eb4c:	str	ip, [r8, #44]	; 0x2c
   2eb50:	orr	r2, r2, r0
   2eb54:	orr	r3, r3, r1
   2eb58:	strd	r2, [r8, #8]
   2eb5c:	ldrd	sl, [r6, #8]
   2eb60:	b	2e8c4 <sd_bus_creds_has_bounding_cap@@Base+0xf9c>
   2eb64:	ldr	ip, [r6, #60]	; 0x3c
   2eb68:	ldrd	r2, [r8, #8]
   2eb6c:	str	ip, [r8, #60]	; 0x3c
   2eb70:	orr	r2, r2, r0
   2eb74:	orr	r3, r3, r1
   2eb78:	strd	r2, [r8, #8]
   2eb7c:	ldrd	sl, [r6, #8]
   2eb80:	b	2e940 <sd_bus_creds_has_bounding_cap@@Base+0x1018>
   2eb84:	ldr	ip, [r6, #116]	; 0x74
   2eb88:	ldrd	r2, [r8, #8]
   2eb8c:	str	ip, [r8, #116]	; 0x74
   2eb90:	orr	r2, r2, r0
   2eb94:	orr	r3, r3, r1
   2eb98:	strd	r2, [r8, #8]
   2eb9c:	ldrd	sl, [r6, #8]
   2eba0:	b	2ea80 <sd_bus_creds_has_bounding_cap@@Base+0x1158>
   2eba4:	ldr	r9, [r6, #52]	; 0x34
   2eba8:	ldr	sl, [r6, #48]	; 0x30
   2ebac:	cmp	r9, #0
   2ebb0:	bne	2eea8 <sd_bus_creds_has_bounding_cap@@Base+0x1580>
   2ebb4:	mov	r0, sl
   2ebb8:	lsl	r1, r9, #2
   2ebbc:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   2ebc0:	cmp	r0, #0
   2ebc4:	str	r0, [r8, #48]	; 0x30
   2ebc8:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ebcc:	ldr	ip, [r6, #52]	; 0x34
   2ebd0:	mov	r0, #1024	; 0x400
   2ebd4:	ldrd	r2, [r8, #8]
   2ebd8:	mov	r1, #0
   2ebdc:	str	ip, [r8, #52]	; 0x34
   2ebe0:	orr	r2, r2, r0
   2ebe4:	orr	r3, r3, r1
   2ebe8:	strd	r2, [r8, #8]
   2ebec:	ldrd	sl, [r6, #8]
   2ebf0:	b	2e8e4 <sd_bus_creds_has_bounding_cap@@Base+0xfbc>
   2ebf4:	ldr	r0, [r6, #64]	; 0x40
   2ebf8:	bl	341c <__strdup@plt>
   2ebfc:	cmp	r0, #0
   2ec00:	str	r0, [r8, #64]	; 0x40
   2ec04:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ec08:	ldrd	r2, [r8, #8]
   2ec0c:	mov	r0, #2048	; 0x800
   2ec10:	mov	r1, #0
   2ec14:	orr	r2, r2, r0
   2ec18:	orr	r3, r3, r1
   2ec1c:	strd	r2, [r8, #8]
   2ec20:	ldrd	sl, [r6, #8]
   2ec24:	b	2e960 <sd_bus_creds_has_bounding_cap@@Base+0x1038>
   2ec28:	ldr	r0, [r6, #68]	; 0x44
   2ec2c:	bl	341c <__strdup@plt>
   2ec30:	cmp	r0, #0
   2ec34:	str	r0, [r8, #68]	; 0x44
   2ec38:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ec3c:	ldrd	r2, [r8, #8]
   2ec40:	mov	r0, #4096	; 0x1000
   2ec44:	mov	r1, #0
   2ec48:	orr	r2, r2, r0
   2ec4c:	orr	r3, r3, r1
   2ec50:	strd	r2, [r8, #8]
   2ec54:	ldrd	sl, [r6, #8]
   2ec58:	b	2e980 <sd_bus_creds_has_bounding_cap@@Base+0x1058>
   2ec5c:	ldr	r0, [r6, #72]	; 0x48
   2ec60:	bl	341c <__strdup@plt>
   2ec64:	cmp	r0, #0
   2ec68:	str	r0, [r8, #72]	; 0x48
   2ec6c:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ec70:	ldrd	r2, [r8, #8]
   2ec74:	mov	r0, #8192	; 0x2000
   2ec78:	mov	r1, #0
   2ec7c:	orr	r2, r2, r0
   2ec80:	orr	r3, r3, r1
   2ec84:	strd	r2, [r8, #8]
   2ec88:	ldrd	sl, [r6, #8]
   2ec8c:	b	2e9a0 <sd_bus_creds_has_bounding_cap@@Base+0x1078>
   2ec90:	ldr	r0, [r6, #76]	; 0x4c
   2ec94:	ldr	r1, [r6, #80]	; 0x50
   2ec98:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   2ec9c:	cmp	r0, #0
   2eca0:	str	r0, [r8, #76]	; 0x4c
   2eca4:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2eca8:	ldr	ip, [r6, #80]	; 0x50
   2ecac:	mov	r0, #16384	; 0x4000
   2ecb0:	ldrd	r2, [r8, #8]
   2ecb4:	mov	r1, #0
   2ecb8:	str	ip, [r8, #80]	; 0x50
   2ecbc:	orr	r2, r2, r0
   2ecc0:	orr	r3, r3, r1
   2ecc4:	strd	r2, [r8, #8]
   2ecc8:	ldrd	sl, [r6, #8]
   2eccc:	b	2e9c0 <sd_bus_creds_has_bounding_cap@@Base+0x1098>
   2ecd0:	ldr	r0, [r6, #88]	; 0x58
   2ecd4:	bl	341c <__strdup@plt>
   2ecd8:	cmp	r0, #0
   2ecdc:	str	r0, [r8, #88]	; 0x58
   2ece0:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ece4:	ldr	r0, [r6, #136]	; 0x88
   2ece8:	bl	341c <__strdup@plt>
   2ecec:	cmp	r0, #0
   2ecf0:	str	r0, [r8, #136]	; 0x88
   2ecf4:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ecf8:	ldrd	r2, [r8, #8]
   2ecfc:	ldrd	r0, [sp, #8]
   2ed00:	orr	r2, r2, r0
   2ed04:	orr	r3, r3, r1
   2ed08:	strd	r2, [r8, #8]
   2ed0c:	ldrd	sl, [r6, #8]
   2ed10:	b	2e9e4 <sd_bus_creds_has_bounding_cap@@Base+0x10bc>
   2ed14:	ldr	r0, [r6, #120]	; 0x78
   2ed18:	bl	341c <__strdup@plt>
   2ed1c:	cmp	r0, #0
   2ed20:	str	r0, [r8, #120]	; 0x78
   2ed24:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ed28:	ldrd	r2, [r8, #8]
   2ed2c:	mov	r0, #33554432	; 0x2000000
   2ed30:	mov	r1, #0
   2ed34:	orr	r2, r2, r0
   2ed38:	orr	r3, r3, r1
   2ed3c:	strd	r2, [r8, #8]
   2ed40:	ldrd	sl, [r6, #8]
   2ed44:	b	2ea24 <sd_bus_creds_has_bounding_cap@@Base+0x10fc>
   2ed48:	ldr	r9, [r6, #108]	; 0x6c
   2ed4c:	bl	39f34 <sd_bus_creds_has_bounding_cap@@Base+0xc60c>
   2ed50:	ands	r3, r0, #31
   2ed54:	mov	r2, r0
   2ed58:	mov	r0, r9
   2ed5c:	movne	r3, #1
   2ed60:	add	r1, r3, r2, lsr #5
   2ed64:	lsl	r1, r1, #4
   2ed68:	bl	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   2ed6c:	cmp	r0, #0
   2ed70:	str	r0, [r8, #108]	; 0x6c
   2ed74:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ed78:	ldrd	r2, [r6, #8]
   2ed7c:	mov	r0, #31457280	; 0x1e00000
   2ed80:	ldrd	sl, [r8, #8]
   2ed84:	mov	r1, #0
   2ed88:	and	r2, r2, r0
   2ed8c:	and	r3, r3, r1
   2ed90:	and	r2, r2, r4
   2ed94:	and	r3, r3, r5
   2ed98:	orr	sl, sl, r2
   2ed9c:	orr	fp, fp, r3
   2eda0:	strd	sl, [r8, #8]
   2eda4:	ldrd	sl, [r6, #8]
   2eda8:	b	2ea04 <sd_bus_creds_has_bounding_cap@@Base+0x10dc>
   2edac:	ldr	r0, [r6, #128]	; 0x80
   2edb0:	bl	435a4 <sd_bus_creds_has_bounding_cap@@Base+0x15c7c>
   2edb4:	cmp	r0, #0
   2edb8:	str	r0, [r8, #128]	; 0x80
   2edbc:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2edc0:	ldrd	r2, [r8, #8]
   2edc4:	mov	r0, #536870912	; 0x20000000
   2edc8:	mov	r1, #0
   2edcc:	orr	r2, r2, r0
   2edd0:	orr	r3, r3, r1
   2edd4:	strd	r2, [r8, #8]
   2edd8:	ldrd	sl, [r6, #8]
   2eddc:	b	2eac0 <sd_bus_creds_has_bounding_cap@@Base+0x1198>
   2ede0:	ldr	r0, [r6, #124]	; 0x7c
   2ede4:	bl	341c <__strdup@plt>
   2ede8:	cmp	r0, #0
   2edec:	str	r0, [r8, #124]	; 0x7c
   2edf0:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2edf4:	ldrd	r2, [r8, #8]
   2edf8:	mov	r0, #268435456	; 0x10000000
   2edfc:	mov	r1, #0
   2ee00:	orr	r2, r2, r0
   2ee04:	orr	r3, r3, r1
   2ee08:	strd	r2, [r8, #8]
   2ee0c:	ldrd	sl, [r6, #8]
   2ee10:	b	2eaa0 <sd_bus_creds_has_bounding_cap@@Base+0x1178>
   2ee14:	ldr	r0, [r6, #140]	; 0x8c
   2ee18:	bl	341c <__strdup@plt>
   2ee1c:	cmp	r0, #0
   2ee20:	str	r0, [r8, #140]	; 0x8c
   2ee24:	beq	2ee58 <sd_bus_creds_has_bounding_cap@@Base+0x1530>
   2ee28:	ldrd	r2, [r8, #8]
   2ee2c:	mov	r0, #1073741824	; 0x40000000
   2ee30:	mov	r1, #0
   2ee34:	orr	r2, r2, r0
   2ee38:	orr	r3, r3, r1
   2ee3c:	strd	r2, [r8, #8]
   2ee40:	ldrd	sl, [r6, #8]
   2ee44:	b	2eae0 <sd_bus_creds_has_bounding_cap@@Base+0x11b8>
   2ee48:	mov	r4, r0
   2ee4c:	mov	r0, r8
   2ee50:	bl	2c744 <strspn@plt+0x29034>
   2ee54:	b	2e6e4 <sd_bus_creds_has_bounding_cap@@Base+0xdbc>
   2ee58:	mvn	r4, #11
   2ee5c:	b	2ee4c <sd_bus_creds_has_bounding_cap@@Base+0x1524>
   2ee60:	mvn	r4, #11
   2ee64:	b	2e6e4 <sd_bus_creds_has_bounding_cap@@Base+0xdbc>
   2ee68:	ldr	r0, [pc, #112]	; 2eee0 <sd_bus_creds_has_bounding_cap@@Base+0x15b8>
   2ee6c:	movw	r2, #962	; 0x3c2
   2ee70:	ldr	r1, [pc, #108]	; 2eee4 <sd_bus_creds_has_bounding_cap@@Base+0x15bc>
   2ee74:	ldr	r3, [pc, #108]	; 2eee8 <sd_bus_creds_has_bounding_cap@@Base+0x15c0>
   2ee78:	add	r0, pc, r0
   2ee7c:	add	r1, pc, r1
   2ee80:	add	r3, pc, r3
   2ee84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2ee88:	ldr	r0, [pc, #92]	; 2eeec <sd_bus_creds_has_bounding_cap@@Base+0x15c4>
   2ee8c:	movw	r2, #961	; 0x3c1
   2ee90:	ldr	r1, [pc, #88]	; 2eef0 <sd_bus_creds_has_bounding_cap@@Base+0x15c8>
   2ee94:	ldr	r3, [pc, #88]	; 2eef4 <sd_bus_creds_has_bounding_cap@@Base+0x15cc>
   2ee98:	add	r0, pc, r0
   2ee9c:	add	r1, pc, r1
   2eea0:	add	r3, pc, r3
   2eea4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2eea8:	mvn	r0, #0
   2eeac:	mov	r1, r9
   2eeb0:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   2eeb4:	cmp	r0, #3
   2eeb8:	bhi	2ebb4 <sd_bus_creds_has_bounding_cap@@Base+0x128c>
   2eebc:	mov	r3, #0
   2eec0:	mvn	r4, #11
   2eec4:	str	r3, [r8, #48]	; 0x30
   2eec8:	b	2ee4c <sd_bus_creds_has_bounding_cap@@Base+0x1524>
   2eecc:	mov	r4, r0
   2eed0:	mov	r0, r8
   2eed4:	bl	2c744 <strspn@plt+0x29034>
   2eed8:	mov	r0, r4
   2eedc:	bl	36a4 <_Unwind_Resume@plt>
   2eee0:	andeq	ip, r1, r0, lsl #23
   2eee4:			; <UNDEFINED> instruction: 0x000206b4
   2eee8:	andeq	r0, r2, ip, lsl r6
   2eeec:	andeq	r7, r2, r8, lsl r4
   2eef0:	muleq	r2, r4, r6
   2eef4:	strdeq	r0, [r2], -ip
   2eef8:	ldr	ip, [pc, #496]	; 2f0f0 <sd_bus_creds_has_bounding_cap@@Base+0x17c8>
   2eefc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef00:	subs	r8, r0, #0
   2ef04:	ldr	r0, [pc, #488]	; 2f0f4 <sd_bus_creds_has_bounding_cap@@Base+0x17cc>
   2ef08:	add	ip, pc, ip
   2ef0c:	mov	sl, r3
   2ef10:	sub	sp, sp, #20
   2ef14:	mov	r3, ip
   2ef18:	mov	r5, r1
   2ef1c:	ldr	r7, [ip, r0]
   2ef20:	mov	r6, r2
   2ef24:	ldr	fp, [sp, #56]	; 0x38
   2ef28:	ldr	r3, [r7]
   2ef2c:	str	r3, [sp, #12]
   2ef30:	beq	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2ef34:	cmp	fp, #0
   2ef38:	beq	2f0d0 <sd_bus_creds_has_bounding_cap@@Base+0x17a8>
   2ef3c:	ldrb	r4, [r8]
   2ef40:	mov	r0, r4
   2ef44:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   2ef48:	subs	r9, r0, #0
   2ef4c:	bne	2f000 <sd_bus_creds_has_bounding_cap@@Base+0x16d8>
   2ef50:	cmp	r4, #118	; 0x76
   2ef54:	beq	2f000 <sd_bus_creds_has_bounding_cap@@Base+0x16d8>
   2ef58:	cmp	r4, #97	; 0x61
   2ef5c:	beq	2f02c <sd_bus_creds_has_bounding_cap@@Base+0x1704>
   2ef60:	cmp	r4, #40	; 0x28
   2ef64:	beq	2f068 <sd_bus_creds_has_bounding_cap@@Base+0x1740>
   2ef68:	cmp	r4, #123	; 0x7b
   2ef6c:	bne	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2ef70:	cmp	r5, #0
   2ef74:	beq	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2ef78:	cmp	sl, #31
   2ef7c:	add	r5, r8, #1
   2ef80:	bhi	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2ef84:	ldrb	r0, [r8, #1]
   2ef88:	cmp	r0, #125	; 0x7d
   2ef8c:	beq	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2ef90:	add	sl, sl, #1
   2ef94:	add	r9, sp, #8
   2ef98:	mov	r4, #0
   2ef9c:	cmp	r4, #0
   2efa0:	bne	2efb0 <sd_bus_creds_has_bounding_cap@@Base+0x1688>
   2efa4:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   2efa8:	cmp	r0, #0
   2efac:	beq	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2efb0:	str	r9, [sp]
   2efb4:	mov	r0, r5
   2efb8:	mov	r1, #0
   2efbc:	mov	r2, r6
   2efc0:	mov	r3, sl
   2efc4:	bl	2eef8 <sd_bus_creds_has_bounding_cap@@Base+0x15d0>
   2efc8:	cmp	r0, #0
   2efcc:	blt	2f00c <sd_bus_creds_has_bounding_cap@@Base+0x16e4>
   2efd0:	ldr	r3, [sp, #8]
   2efd4:	add	r4, r4, #1
   2efd8:	ldrb	r0, [r5, r3]!
   2efdc:	cmp	r0, #125	; 0x7d
   2efe0:	bne	2ef9c <sd_bus_creds_has_bounding_cap@@Base+0x1674>
   2efe4:	cmp	r4, #2
   2efe8:	bne	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2efec:	rsb	r5, r8, r5
   2eff0:	mov	r0, #0
   2eff4:	add	r5, r5, #1
   2eff8:	str	r5, [fp]
   2effc:	b	2f00c <sd_bus_creds_has_bounding_cap@@Base+0x16e4>
   2f000:	mov	r0, #0
   2f004:	mov	r3, #1
   2f008:	str	r3, [fp]
   2f00c:	ldr	r2, [sp, #12]
   2f010:	ldr	r3, [r7]
   2f014:	cmp	r2, r3
   2f018:	bne	2f0cc <sd_bus_creds_has_bounding_cap@@Base+0x17a4>
   2f01c:	add	sp, sp, #20
   2f020:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f024:	mvn	r0, #21
   2f028:	b	2f00c <sd_bus_creds_has_bounding_cap@@Base+0x16e4>
   2f02c:	cmp	r6, #31
   2f030:	bhi	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2f034:	add	ip, sp, #8
   2f038:	add	r0, r8, #1
   2f03c:	add	r2, r6, #1
   2f040:	mov	r3, sl
   2f044:	mov	r1, #1
   2f048:	str	ip, [sp]
   2f04c:	bl	2eef8 <sd_bus_creds_has_bounding_cap@@Base+0x15d0>
   2f050:	cmp	r0, #0
   2f054:	ldrge	r3, [sp, #8]
   2f058:	movge	r0, r9
   2f05c:	addge	r3, r3, #1
   2f060:	strge	r3, [fp]
   2f064:	b	2f00c <sd_bus_creds_has_bounding_cap@@Base+0x16e4>
   2f068:	cmp	sl, #31
   2f06c:	add	r4, r8, #1
   2f070:	bhi	2f024 <sd_bus_creds_has_bounding_cap@@Base+0x16fc>
   2f074:	ldrb	r3, [r8, #1]
   2f078:	cmp	r3, #41	; 0x29
   2f07c:	beq	2f0b8 <sd_bus_creds_has_bounding_cap@@Base+0x1790>
   2f080:	add	sl, sl, #1
   2f084:	add	r5, sp, #8
   2f088:	str	r5, [sp]
   2f08c:	mov	r0, r4
   2f090:	mov	r1, #0
   2f094:	mov	r2, r6
   2f098:	mov	r3, sl
   2f09c:	bl	2eef8 <sd_bus_creds_has_bounding_cap@@Base+0x15d0>
   2f0a0:	cmp	r0, #0
   2f0a4:	blt	2f00c <sd_bus_creds_has_bounding_cap@@Base+0x16e4>
   2f0a8:	ldr	r3, [sp, #8]
   2f0ac:	ldrb	r2, [r4, r3]!
   2f0b0:	cmp	r2, #41	; 0x29
   2f0b4:	bne	2f088 <sd_bus_creds_has_bounding_cap@@Base+0x1760>
   2f0b8:	rsb	r4, r8, r4
   2f0bc:	mov	r0, #0
   2f0c0:	add	r4, r4, #1
   2f0c4:	str	r4, [fp]
   2f0c8:	b	2f00c <sd_bus_creds_has_bounding_cap@@Base+0x16e4>
   2f0cc:	bl	314c <__stack_chk_fail@plt>
   2f0d0:	ldr	r0, [pc, #32]	; 2f0f8 <sd_bus_creds_has_bounding_cap@@Base+0x17d0>
   2f0d4:	mov	r2, #39	; 0x27
   2f0d8:	ldr	r1, [pc, #28]	; 2f0fc <sd_bus_creds_has_bounding_cap@@Base+0x17d4>
   2f0dc:	ldr	r3, [pc, #28]	; 2f100 <sd_bus_creds_has_bounding_cap@@Base+0x17d8>
   2f0e0:	add	r0, pc, r0
   2f0e4:	add	r1, pc, r1
   2f0e8:	add	r3, pc, r3
   2f0ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f0f0:	strdeq	ip, [r3], -r0
   2f0f4:	andeq	r0, r0, r8, lsr #5
   2f0f8:	andeq	pc, r1, r0, lsr #28
   2f0fc:	andeq	r0, r2, r4, lsl #17
   2f100:	andeq	r0, r2, ip, asr r8
   2f104:	push	{lr}		; (str lr, [sp, #-4]!)
   2f108:	sub	sp, sp, #12
   2f10c:	mov	r2, #0
   2f110:	str	r1, [sp]
   2f114:	mov	r3, r2
   2f118:	mov	r1, #1
   2f11c:	bl	2eef8 <sd_bus_creds_has_bounding_cap@@Base+0x15d0>
   2f120:	add	sp, sp, #12
   2f124:	pop	{pc}		; (ldr pc, [sp], #4)
   2f128:	ldr	r3, [pc, #112]	; 2f1a0 <sd_bus_creds_has_bounding_cap@@Base+0x1878>
   2f12c:	ldr	r2, [pc, #112]	; 2f1a4 <sd_bus_creds_has_bounding_cap@@Base+0x187c>
   2f130:	add	r3, pc, r3
   2f134:	push	{r4, r5, lr}
   2f138:	subs	r5, r0, #0
   2f13c:	ldr	r4, [r3, r2]
   2f140:	sub	sp, sp, #20
   2f144:	ldr	r3, [r4]
   2f148:	str	r3, [sp, #12]
   2f14c:	beq	2f194 <sd_bus_creds_has_bounding_cap@@Base+0x186c>
   2f150:	mov	r2, #0
   2f154:	add	ip, sp, #8
   2f158:	mov	r3, r2
   2f15c:	str	ip, [sp]
   2f160:	bl	2eef8 <sd_bus_creds_has_bounding_cap@@Base+0x15d0>
   2f164:	cmp	r0, #0
   2f168:	blt	2f194 <sd_bus_creds_has_bounding_cap@@Base+0x186c>
   2f16c:	ldr	r3, [sp, #8]
   2f170:	ldrb	r0, [r5, r3]
   2f174:	rsbs	r0, r0, #1
   2f178:	movcc	r0, #0
   2f17c:	ldr	r2, [sp, #12]
   2f180:	ldr	r3, [r4]
   2f184:	cmp	r2, r3
   2f188:	bne	2f19c <sd_bus_creds_has_bounding_cap@@Base+0x1874>
   2f18c:	add	sp, sp, #20
   2f190:	pop	{r4, r5, pc}
   2f194:	mov	r0, #0
   2f198:	b	2f17c <sd_bus_creds_has_bounding_cap@@Base+0x1854>
   2f19c:	bl	314c <__stack_chk_fail@plt>
   2f1a0:	andeq	ip, r3, r8, asr #23
   2f1a4:	andeq	r0, r0, r8, lsr #5
   2f1a8:	push	{r4, lr}
   2f1ac:	subs	r4, r0, #0
   2f1b0:	beq	2f1c4 <sd_bus_creds_has_bounding_cap@@Base+0x189c>
   2f1b4:	ldrb	r0, [r4]
   2f1b8:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   2f1bc:	cmp	r0, #0
   2f1c0:	bne	2f1cc <sd_bus_creds_has_bounding_cap@@Base+0x18a4>
   2f1c4:	mov	r0, #0
   2f1c8:	pop	{r4, pc}
   2f1cc:	add	r0, r4, #1
   2f1d0:	mov	r1, #0
   2f1d4:	pop	{r4, lr}
   2f1d8:	b	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   2f1dc:	ldr	r3, [pc, #176]	; 2f294 <sd_bus_creds_has_bounding_cap@@Base+0x196c>
   2f1e0:	ldr	r2, [pc, #176]	; 2f298 <sd_bus_creds_has_bounding_cap@@Base+0x1970>
   2f1e4:	add	r3, pc, r3
   2f1e8:	push	{r4, r5, r6, r7, r8, lr}
   2f1ec:	subs	r7, r0, #0
   2f1f0:	ldr	r8, [r3, r2]
   2f1f4:	sub	sp, sp, #16
   2f1f8:	mov	r5, r1
   2f1fc:	ldr	r3, [r8]
   2f200:	str	r3, [sp, #12]
   2f204:	beq	2f280 <sd_bus_creds_has_bounding_cap@@Base+0x1958>
   2f208:	ldrb	r3, [r7]
   2f20c:	cmp	r3, #0
   2f210:	beq	2f288 <sd_bus_creds_has_bounding_cap@@Base+0x1960>
   2f214:	add	r6, sp, #8
   2f218:	mov	r4, r7
   2f21c:	b	2f230 <sd_bus_creds_has_bounding_cap@@Base+0x1908>
   2f220:	ldr	r3, [sp, #8]
   2f224:	ldrb	r3, [r4, r3]!
   2f228:	cmp	r3, #0
   2f22c:	beq	2f26c <sd_bus_creds_has_bounding_cap@@Base+0x1944>
   2f230:	mov	r2, #0
   2f234:	str	r6, [sp]
   2f238:	mov	r3, r2
   2f23c:	mov	r0, r4
   2f240:	mov	r1, r5
   2f244:	bl	2eef8 <sd_bus_creds_has_bounding_cap@@Base+0x15d0>
   2f248:	cmp	r0, #0
   2f24c:	bge	2f220 <sd_bus_creds_has_bounding_cap@@Base+0x18f8>
   2f250:	mov	r0, #0
   2f254:	ldr	r2, [sp, #12]
   2f258:	ldr	r3, [r8]
   2f25c:	cmp	r2, r3
   2f260:	bne	2f290 <sd_bus_creds_has_bounding_cap@@Base+0x1968>
   2f264:	add	sp, sp, #16
   2f268:	pop	{r4, r5, r6, r7, r8, pc}
   2f26c:	rsb	r7, r7, r4
   2f270:	cmp	r7, #255	; 0xff
   2f274:	movgt	r0, #0
   2f278:	movle	r0, #1
   2f27c:	b	2f254 <sd_bus_creds_has_bounding_cap@@Base+0x192c>
   2f280:	mov	r0, r7
   2f284:	b	2f254 <sd_bus_creds_has_bounding_cap@@Base+0x192c>
   2f288:	mov	r0, #1
   2f28c:	b	2f254 <sd_bus_creds_has_bounding_cap@@Base+0x192c>
   2f290:	bl	314c <__stack_chk_fail@plt>
   2f294:	andeq	ip, r3, r4, lsl fp
   2f298:	andeq	r0, r0, r8, lsr #5
   2f29c:	mov	r1, r0
   2f2a0:	ldr	r0, [pc, #24]	; 2f2c0 <sd_bus_creds_has_bounding_cap@@Base+0x1998>
   2f2a4:	push	{r3, lr}
   2f2a8:	mov	r2, #17
   2f2ac:	add	r0, pc, r0
   2f2b0:	bl	34ac <memchr@plt>
   2f2b4:	adds	r0, r0, #0
   2f2b8:	movne	r0, #1
   2f2bc:	pop	{r3, pc}
   2f2c0:			; <UNDEFINED> instruction: 0x000207b8
   2f2c4:	mov	r1, r0
   2f2c8:	ldr	r0, [pc, #24]	; 2f2e8 <sd_bus_creds_has_bounding_cap@@Base+0x19c0>
   2f2cc:	push	{r3, lr}
   2f2d0:	mov	r2, #13
   2f2d4:	add	r0, pc, r0
   2f2d8:	bl	34ac <memchr@plt>
   2f2dc:	adds	r0, r0, #0
   2f2e0:	movne	r0, #1
   2f2e4:	pop	{r3, pc}
   2f2e8:	andeq	r0, r2, r0, lsl r7
   2f2ec:	mov	r1, r0
   2f2f0:	ldr	r0, [pc, #24]	; 2f310 <sd_bus_creds_has_bounding_cap@@Base+0x19e8>
   2f2f4:	push	{r3, lr}
   2f2f8:	mov	r2, #9
   2f2fc:	add	r0, pc, r0
   2f300:	bl	34ac <memchr@plt>
   2f304:	adds	r0, r0, #0
   2f308:	movne	r0, #1
   2f30c:	pop	{r3, pc}
   2f310:	strdeq	r0, [r2], -ip
   2f314:	mov	r1, r0
   2f318:	ldr	r0, [pc, #24]	; 2f338 <sd_bus_creds_has_bounding_cap@@Base+0x1a10>
   2f31c:	push	{r3, lr}
   2f320:	mov	r2, #4
   2f324:	add	r0, pc, r0
   2f328:	bl	34ac <memchr@plt>
   2f32c:	adds	r0, r0, #0
   2f330:	movne	r0, #1
   2f334:	pop	{r3, pc}
   2f338:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   2f33c:	sub	r0, r0, #40	; 0x28
   2f340:	uxtb	r0, r0
   2f344:	cmp	r0, #83	; 0x53
   2f348:	bhi	2f35c <sd_bus_creds_has_bounding_cap@@Base+0x1a34>
   2f34c:	ldr	r3, [pc, #16]	; 2f364 <sd_bus_creds_has_bounding_cap@@Base+0x1a3c>
   2f350:	add	r3, pc, r3
   2f354:	ldrsb	r0, [r3, r0]
   2f358:	bx	lr
   2f35c:	mvn	r0, #21
   2f360:	bx	lr
   2f364:	andeq	r0, r2, r0, asr #12
   2f368:	sub	r0, r0, #98	; 0x62
   2f36c:	uxtb	r0, r0
   2f370:	cmp	r0, #23
   2f374:	bhi	2f388 <sd_bus_creds_has_bounding_cap@@Base+0x1a60>
   2f378:	ldr	r3, [pc, #16]	; 2f390 <sd_bus_creds_has_bounding_cap@@Base+0x1a68>
   2f37c:	add	r3, pc, r3
   2f380:	ldr	r0, [r3, r0, lsl #2]
   2f384:	bx	lr
   2f388:	mvn	r0, #21
   2f38c:	bx	lr
   2f390:	andeq	r0, r2, r8, lsl #13
   2f394:	ldr	r3, [r0]
   2f398:	ldr	r2, [r1]
   2f39c:	cmp	r3, r2
   2f3a0:	blt	2f3b0 <sd_bus_creds_has_bounding_cap@@Base+0x1a88>
   2f3a4:	movle	r0, #0
   2f3a8:	movgt	r0, #1
   2f3ac:	bx	lr
   2f3b0:	mvn	r0, #0
   2f3b4:	bx	lr
   2f3b8:	push	{r3, r4, r5, lr}
   2f3bc:	subs	r4, r0, #0
   2f3c0:	beq	2f57c <sd_bus_creds_has_bounding_cap@@Base+0x1c54>
   2f3c4:	ldr	r2, [r4, #4]
   2f3c8:	cmp	r2, #0
   2f3cc:	beq	2f55c <sd_bus_creds_has_bounding_cap@@Base+0x1c34>
   2f3d0:	ldr	r3, [r4, #16]
   2f3d4:	cmp	r3, #0
   2f3d8:	bne	2f53c <sd_bus_creds_has_bounding_cap@@Base+0x1c14>
   2f3dc:	ldr	r3, [r4]
   2f3e0:	cmp	r3, #0
   2f3e4:	beq	2f51c <sd_bus_creds_has_bounding_cap@@Base+0x1bf4>
   2f3e8:	cmp	r3, #201	; 0xc9
   2f3ec:	bgt	2f4fc <sd_bus_creds_has_bounding_cap@@Base+0x1bd4>
   2f3f0:	ldr	r1, [r2, #16]
   2f3f4:	cmp	r1, #0
   2f3f8:	beq	2f430 <sd_bus_creds_has_bounding_cap@@Base+0x1b08>
   2f3fc:	ldr	r3, [r4, #12]
   2f400:	cmp	r3, #0
   2f404:	beq	2f4b8 <sd_bus_creds_has_bounding_cap@@Base+0x1b90>
   2f408:	ldr	r2, [r3, #8]
   2f40c:	cmp	r4, r2
   2f410:	ldreq	r2, [r4, #8]
   2f414:	streq	r2, [r3, #8]
   2f418:	bne	2f59c <sd_bus_creds_has_bounding_cap@@Base+0x1c74>
   2f41c:	ldr	r3, [r4, #8]
   2f420:	cmp	r3, #0
   2f424:	ldrne	r2, [r4, #12]
   2f428:	strne	r2, [r3, #12]
   2f42c:	ldr	r3, [r4]
   2f430:	cmp	r3, #1
   2f434:	beq	2f46c <sd_bus_creds_has_bounding_cap@@Base+0x1b44>
   2f438:	sub	r3, r3, #3
   2f43c:	cmp	r3, #198	; 0xc6
   2f440:	bhi	2f460 <sd_bus_creds_has_bounding_cap@@Base+0x1b38>
   2f444:	ldr	r5, [r4, #20]
   2f448:	mov	r0, r5
   2f44c:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   2f450:	cmp	r0, #0
   2f454:	bne	2f5bc <sd_bus_creds_has_bounding_cap@@Base+0x1c94>
   2f458:	mov	r0, r5
   2f45c:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
   2f460:	mov	r0, r4
   2f464:	pop	{r3, r4, r5, lr}
   2f468:	b	3080 <free@plt>
   2f46c:	ldr	r2, [r4, #4]
   2f470:	ldr	r3, [r2]
   2f474:	cmp	r3, #4
   2f478:	beq	2f4e8 <sd_bus_creds_has_bounding_cap@@Base+0x1bc0>
   2f47c:	sub	r1, r3, #10
   2f480:	sub	r3, r3, #4
   2f484:	cmp	r3, #4
   2f488:	cmphi	r1, #63	; 0x3f
   2f48c:	ldr	r1, [r4, #20]
   2f490:	bhi	2f4a8 <sd_bus_creds_has_bounding_cap@@Base+0x1b80>
   2f494:	cmp	r1, #0
   2f498:	beq	2f4a8 <sd_bus_creds_has_bounding_cap@@Base+0x1b80>
   2f49c:	ldr	r0, [r2, #20]
   2f4a0:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   2f4a4:	ldr	r1, [r4, #20]
   2f4a8:	mov	r0, r1
   2f4ac:	bl	3080 <free@plt>
   2f4b0:	ldr	r3, [r4]
   2f4b4:	b	2f438 <sd_bus_creds_has_bounding_cap@@Base+0x1b10>
   2f4b8:	cmp	r4, r1
   2f4bc:	ldreq	r3, [r4, #8]
   2f4c0:	streq	r3, [r2, #16]
   2f4c4:	beq	2f41c <sd_bus_creds_has_bounding_cap@@Base+0x1af4>
   2f4c8:	ldr	r0, [pc, #268]	; 2f5dc <sd_bus_creds_has_bounding_cap@@Base+0x1cb4>
   2f4cc:	mov	r2, #88	; 0x58
   2f4d0:	ldr	r1, [pc, #264]	; 2f5e0 <sd_bus_creds_has_bounding_cap@@Base+0x1cb8>
   2f4d4:	ldr	r3, [pc, #264]	; 2f5e4 <sd_bus_creds_has_bounding_cap@@Base+0x1cbc>
   2f4d8:	add	r0, pc, r0
   2f4dc:	add	r1, pc, r1
   2f4e0:	add	r3, pc, r3
   2f4e4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f4e8:	ldrb	r1, [r4, #24]
   2f4ec:	ldr	r0, [r2, #20]
   2f4f0:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   2f4f4:	ldr	r1, [r4, #20]
   2f4f8:	b	2f4a8 <sd_bus_creds_has_bounding_cap@@Base+0x1b80>
   2f4fc:	ldr	r0, [pc, #228]	; 2f5e8 <sd_bus_creds_has_bounding_cap@@Base+0x1cc0>
   2f500:	mov	r2, #79	; 0x4f
   2f504:	ldr	r1, [pc, #224]	; 2f5ec <sd_bus_creds_has_bounding_cap@@Base+0x1cc4>
   2f508:	ldr	r3, [pc, #224]	; 2f5f0 <sd_bus_creds_has_bounding_cap@@Base+0x1cc8>
   2f50c:	add	r0, pc, r0
   2f510:	add	r1, pc, r1
   2f514:	add	r3, pc, r3
   2f518:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f51c:	ldr	r0, [pc, #208]	; 2f5f4 <sd_bus_creds_has_bounding_cap@@Base+0x1ccc>
   2f520:	mov	r2, #78	; 0x4e
   2f524:	ldr	r1, [pc, #204]	; 2f5f8 <sd_bus_creds_has_bounding_cap@@Base+0x1cd0>
   2f528:	ldr	r3, [pc, #204]	; 2f5fc <sd_bus_creds_has_bounding_cap@@Base+0x1cd4>
   2f52c:	add	r0, pc, r0
   2f530:	add	r1, pc, r1
   2f534:	add	r3, pc, r3
   2f538:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f53c:	ldr	r0, [pc, #188]	; 2f600 <sd_bus_creds_has_bounding_cap@@Base+0x1cd8>
   2f540:	mov	r2, #77	; 0x4d
   2f544:	ldr	r1, [pc, #184]	; 2f604 <sd_bus_creds_has_bounding_cap@@Base+0x1cdc>
   2f548:	ldr	r3, [pc, #184]	; 2f608 <sd_bus_creds_has_bounding_cap@@Base+0x1ce0>
   2f54c:	add	r0, pc, r0
   2f550:	add	r1, pc, r1
   2f554:	add	r3, pc, r3
   2f558:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f55c:	ldr	r0, [pc, #168]	; 2f60c <sd_bus_creds_has_bounding_cap@@Base+0x1ce4>
   2f560:	mov	r2, #76	; 0x4c
   2f564:	ldr	r1, [pc, #164]	; 2f610 <sd_bus_creds_has_bounding_cap@@Base+0x1ce8>
   2f568:	ldr	r3, [pc, #164]	; 2f614 <sd_bus_creds_has_bounding_cap@@Base+0x1cec>
   2f56c:	add	r0, pc, r0
   2f570:	add	r1, pc, r1
   2f574:	add	r3, pc, r3
   2f578:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f57c:	ldr	r0, [pc, #148]	; 2f618 <sd_bus_creds_has_bounding_cap@@Base+0x1cf0>
   2f580:	mov	r2, #75	; 0x4b
   2f584:	ldr	r1, [pc, #144]	; 2f61c <sd_bus_creds_has_bounding_cap@@Base+0x1cf4>
   2f588:	ldr	r3, [pc, #144]	; 2f620 <sd_bus_creds_has_bounding_cap@@Base+0x1cf8>
   2f58c:	add	r0, pc, r0
   2f590:	add	r1, pc, r1
   2f594:	add	r3, pc, r3
   2f598:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f59c:	ldr	r0, [pc, #128]	; 2f624 <sd_bus_creds_has_bounding_cap@@Base+0x1cfc>
   2f5a0:	mov	r2, #85	; 0x55
   2f5a4:	ldr	r1, [pc, #124]	; 2f628 <sd_bus_creds_has_bounding_cap@@Base+0x1d00>
   2f5a8:	ldr	r3, [pc, #124]	; 2f62c <sd_bus_creds_has_bounding_cap@@Base+0x1d04>
   2f5ac:	add	r0, pc, r0
   2f5b0:	add	r1, pc, r1
   2f5b4:	add	r3, pc, r3
   2f5b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f5bc:	ldr	r0, [pc, #108]	; 2f630 <sd_bus_creds_has_bounding_cap@@Base+0x1d08>
   2f5c0:	mov	r2, #109	; 0x6d
   2f5c4:	ldr	r1, [pc, #104]	; 2f634 <sd_bus_creds_has_bounding_cap@@Base+0x1d0c>
   2f5c8:	ldr	r3, [pc, #104]	; 2f638 <sd_bus_creds_has_bounding_cap@@Base+0x1d10>
   2f5cc:	add	r0, pc, r0
   2f5d0:	add	r1, pc, r1
   2f5d4:	add	r3, pc, r3
   2f5d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f5dc:	strdeq	r0, [r2], -r8
   2f5e0:	andeq	r0, r2, ip, asr #12
   2f5e4:	andeq	r0, r2, r8, asr #11
   2f5e8:	andeq	r0, r2, r0, lsl #13
   2f5ec:	andeq	r0, r2, r8, lsl r6
   2f5f0:	muleq	r2, r4, r5
   2f5f4:	andeq	r0, r2, r0, asr #12
   2f5f8:	strdeq	r0, [r2], -r8
   2f5fc:	andeq	r0, r2, r4, ror r5
   2f600:	andeq	r0, r2, r0, lsl r6
   2f604:	ldrdeq	r0, [r2], -r8
   2f608:	andeq	r0, r2, r4, asr r5
   2f60c:	andeq	r0, r2, r0, ror #11
   2f610:			; <UNDEFINED> instruction: 0x000205b8
   2f614:	andeq	r0, r2, r4, lsr r5
   2f618:	andeq	r0, r2, ip, lsr r6
   2f61c:	muleq	r2, r8, r5
   2f620:	andeq	r0, r2, r4, lsl r5
   2f624:	andeq	r0, r2, r8, lsl #12
   2f628:	andeq	r0, r2, r8, ror r5
   2f62c:	strdeq	r0, [r2], -r4
   2f630:	andeq	r0, r2, r0, lsr #12
   2f634:	andeq	r0, r2, r8, asr r5
   2f638:	ldrdeq	r0, [r2], -r4
   2f63c:	cmp	r0, #0
   2f640:	push	{r3, lr}
   2f644:	beq	2f6dc <sd_bus_creds_has_bounding_cap@@Base+0x1db4>
   2f648:	ldr	ip, [r0]
   2f64c:	cmp	ip, #1
   2f650:	bne	2f6bc <sd_bus_creds_has_bounding_cap@@Base+0x1d94>
   2f654:	cmp	r1, #4
   2f658:	beq	2f6a8 <sd_bus_creds_has_bounding_cap@@Base+0x1d80>
   2f65c:	bgt	2f680 <sd_bus_creds_has_bounding_cap@@Base+0x1d58>
   2f660:	cmp	r1, #3
   2f664:	bne	2f688 <sd_bus_creds_has_bounding_cap@@Base+0x1d60>
   2f668:	ldr	r0, [r0, #20]
   2f66c:	mov	r1, r3
   2f670:	bl	2fc0 <strcmp@plt>
   2f674:	rsbs	r0, r0, #1
   2f678:	movcc	r0, #0
   2f67c:	pop	{r3, pc}
   2f680:	cmp	r1, #201	; 0xc9
   2f684:	ble	2f668 <sd_bus_creds_has_bounding_cap@@Base+0x1d40>
   2f688:	ldr	r0, [pc, #108]	; 2f6fc <sd_bus_creds_has_bounding_cap@@Base+0x1dd4>
   2f68c:	movw	r2, #259	; 0x103
   2f690:	ldr	r1, [pc, #104]	; 2f700 <sd_bus_creds_has_bounding_cap@@Base+0x1dd8>
   2f694:	ldr	r3, [pc, #104]	; 2f704 <sd_bus_creds_has_bounding_cap@@Base+0x1ddc>
   2f698:	add	r0, pc, r0
   2f69c:	add	r1, pc, r1
   2f6a0:	add	r3, pc, r3
   2f6a4:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   2f6a8:	ldrb	r0, [r0, #24]
   2f6ac:	subs	r3, r0, r2
   2f6b0:	rsbs	r0, r3, #0
   2f6b4:	adcs	r0, r0, r3
   2f6b8:	pop	{r3, pc}
   2f6bc:	ldr	r0, [pc, #68]	; 2f708 <sd_bus_creds_has_bounding_cap@@Base+0x1de0>
   2f6c0:	mov	r2, #240	; 0xf0
   2f6c4:	ldr	r1, [pc, #64]	; 2f70c <sd_bus_creds_has_bounding_cap@@Base+0x1de4>
   2f6c8:	ldr	r3, [pc, #64]	; 2f710 <sd_bus_creds_has_bounding_cap@@Base+0x1de8>
   2f6cc:	add	r0, pc, r0
   2f6d0:	add	r1, pc, r1
   2f6d4:	add	r3, pc, r3
   2f6d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f6dc:	ldr	r0, [pc, #48]	; 2f714 <sd_bus_creds_has_bounding_cap@@Base+0x1dec>
   2f6e0:	mov	r2, #239	; 0xef
   2f6e4:	ldr	r1, [pc, #44]	; 2f718 <sd_bus_creds_has_bounding_cap@@Base+0x1df0>
   2f6e8:	ldr	r3, [pc, #44]	; 2f71c <sd_bus_creds_has_bounding_cap@@Base+0x1df4>
   2f6ec:	add	r0, pc, r0
   2f6f0:	add	r1, pc, r1
   2f6f4:	add	r3, pc, r3
   2f6f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f6fc:	muleq	r2, ip, r5
   2f700:	andeq	r0, r2, ip, lsl #9
   2f704:	andeq	r0, r2, r8, lsl r7
   2f708:	andeq	r0, r2, r8, asr #10
   2f70c:	andeq	r0, r2, r8, asr r4
   2f710:	andeq	r0, r2, r4, ror #13
   2f714:	ldrdeq	r0, [r2], -ip
   2f718:	andeq	r0, r2, r8, lsr r4
   2f71c:	andeq	r0, r2, r4, asr #13
   2f720:	push	{r4, lr}
   2f724:	subs	r4, r0, #0
   2f728:	beq	2f780 <sd_bus_creds_has_bounding_cap@@Base+0x1e58>
   2f72c:	ldr	r0, [r4]
   2f730:	cmp	r0, #0
   2f734:	popeq	{r4, pc}
   2f738:	ldr	r3, [r4, #16]
   2f73c:	cmp	r3, #0
   2f740:	beq	2f74c <sd_bus_creds_has_bounding_cap@@Base+0x1e24>
   2f744:	mov	r0, #0
   2f748:	pop	{r4, pc}
   2f74c:	sub	r0, r0, #3
   2f750:	cmp	r0, #198	; 0xc6
   2f754:	bhi	2f768 <sd_bus_creds_has_bounding_cap@@Base+0x1e40>
   2f758:	ldr	r0, [r4, #20]
   2f75c:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   2f760:	cmp	r0, #0
   2f764:	bne	2f778 <sd_bus_creds_has_bounding_cap@@Base+0x1e50>
   2f768:	mov	r0, r4
   2f76c:	bl	2f3b8 <sd_bus_creds_has_bounding_cap@@Base+0x1a90>
   2f770:	mov	r0, #1
   2f774:	pop	{r4, pc}
   2f778:	mov	r0, #1
   2f77c:	pop	{r4, pc}
   2f780:	ldr	r0, [pc, #24]	; 2f7a0 <sd_bus_creds_has_bounding_cap@@Base+0x1e78>
   2f784:	mov	r2, #117	; 0x75
   2f788:	ldr	r1, [pc, #20]	; 2f7a4 <sd_bus_creds_has_bounding_cap@@Base+0x1e7c>
   2f78c:	ldr	r3, [pc, #20]	; 2f7a8 <sd_bus_creds_has_bounding_cap@@Base+0x1e80>
   2f790:	add	r0, pc, r0
   2f794:	add	r1, pc, r1
   2f798:	add	r3, pc, r3
   2f79c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2f7a0:	andeq	r0, r2, r8, lsr r4
   2f7a4:	muleq	r2, r4, r3
   2f7a8:	andeq	r0, r2, r0, asr #6
   2f7ac:	ldr	r3, [pc, #1776]	; 2fea4 <sd_bus_creds_has_bounding_cap@@Base+0x257c>
   2f7b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f7b4:	subs	r8, r2, #0
   2f7b8:	ldr	r2, [pc, #1768]	; 2fea8 <sd_bus_creds_has_bounding_cap@@Base+0x2580>
   2f7bc:	add	r3, pc, r3
   2f7c0:	sub	sp, sp, #24
   2f7c4:	mov	r6, r0
   2f7c8:	mov	r5, r1
   2f7cc:	mov	r0, #0
   2f7d0:	ldr	r7, [r3, r2]
   2f7d4:	str	r0, [sp]
   2f7d8:	str	r0, [sp, #4]
   2f7dc:	ldr	r3, [r7]
   2f7e0:	str	r3, [sp, #20]
   2f7e4:	beq	2fe34 <sd_bus_creds_has_bounding_cap@@Base+0x250c>
   2f7e8:	cmp	r1, #0
   2f7ec:	beq	2f87c <sd_bus_creds_has_bounding_cap@@Base+0x1f54>
   2f7f0:	cmp	r6, #0
   2f7f4:	beq	2f804 <sd_bus_creds_has_bounding_cap@@Base+0x1edc>
   2f7f8:	ldrb	r3, [r6, #25]
   2f7fc:	tst	r3, #1
   2f800:	bne	2f898 <sd_bus_creds_has_bounding_cap@@Base+0x1f70>
   2f804:	ldr	r3, [r5]
   2f808:	cmp	r3, #7
   2f80c:	beq	2fce8 <sd_bus_creds_has_bounding_cap@@Base+0x23c0>
   2f810:	bgt	2f8a0 <sd_bus_creds_has_bounding_cap@@Base+0x1f78>
   2f814:	cmp	r3, #3
   2f818:	beq	2fcc0 <sd_bus_creds_has_bounding_cap@@Base+0x2398>
   2f81c:	ble	2f844 <sd_bus_creds_has_bounding_cap@@Base+0x1f1c>
   2f820:	cmp	r3, #5
   2f824:	beq	2fd2c <sd_bus_creds_has_bounding_cap@@Base+0x2404>
   2f828:	bgt	2fa78 <sd_bus_creds_has_bounding_cap@@Base+0x2150>
   2f82c:	ldr	r4, [sp]
   2f830:	ldr	r3, [r8, #244]	; 0xf4
   2f834:	cmp	r4, #0
   2f838:	ldrb	r1, [r3, #1]
   2f83c:	bne	2fc34 <sd_bus_creds_has_bounding_cap@@Base+0x230c>
   2f840:	b	2fa8c <sd_bus_creds_has_bounding_cap@@Base+0x2164>
   2f844:	cmp	r3, #1
   2f848:	beq	2fccc <sd_bus_creds_has_bounding_cap@@Base+0x23a4>
   2f84c:	bgt	2fb00 <sd_bus_creds_has_bounding_cap@@Base+0x21d8>
   2f850:	cmp	r3, #0
   2f854:	bne	2fd0c <sd_bus_creds_has_bounding_cap@@Base+0x23e4>
   2f858:	mov	r0, r6
   2f85c:	ldr	r1, [r5, #16]
   2f860:	mov	r2, r8
   2f864:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   2f868:	mov	r5, r0
   2f86c:	ldr	r0, [sp]
   2f870:	cmp	r0, #0
   2f874:	beq	2f87c <sd_bus_creds_has_bounding_cap@@Base+0x1f54>
   2f878:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   2f87c:	ldr	r2, [sp, #20]
   2f880:	mov	r0, r5
   2f884:	ldr	r3, [r7]
   2f888:	cmp	r2, r3
   2f88c:	bne	2fe30 <sd_bus_creds_has_bounding_cap@@Base+0x2508>
   2f890:	add	sp, sp, #24
   2f894:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f898:	mov	r5, r0
   2f89c:	b	2f87c <sd_bus_creds_has_bounding_cap@@Base+0x1f54>
   2f8a0:	cmp	r3, #73	; 0x49
   2f8a4:	bgt	2fad4 <sd_bus_creds_has_bounding_cap@@Base+0x21ac>
   2f8a8:	cmp	r3, #10
   2f8ac:	bge	2fcf4 <sd_bus_creds_has_bounding_cap@@Base+0x23cc>
   2f8b0:	ldr	r2, [r8, #16]
   2f8b4:	str	r2, [sp, #4]
   2f8b8:	sub	r1, r3, #10
   2f8bc:	sub	r2, r3, #4
   2f8c0:	cmp	r2, #4
   2f8c4:	cmphi	r1, #63	; 0x3f
   2f8c8:	bls	2fa80 <sd_bus_creds_has_bounding_cap@@Base+0x2158>
   2f8cc:	ldr	r4, [r5, #16]
   2f8d0:	cmp	r4, #0
   2f8d4:	beq	2fab4 <sd_bus_creds_has_bounding_cap@@Base+0x218c>
   2f8d8:	ldr	r2, [r4]
   2f8dc:	ldr	r9, [sp, #4]
   2f8e0:	cmp	r2, #1
   2f8e4:	ldr	r2, [sp]
   2f8e8:	beq	2f94c <sd_bus_creds_has_bounding_cap@@Base+0x2024>
   2f8ec:	b	2fe54 <sd_bus_creds_has_bounding_cap@@Base+0x252c>
   2f8f0:	cmp	r3, #10
   2f8f4:	bge	2fa60 <sd_bus_creds_has_bounding_cap@@Base+0x2138>
   2f8f8:	cmp	r3, #8
   2f8fc:	bgt	2fa50 <sd_bus_creds_has_bounding_cap@@Base+0x2128>
   2f900:	cmp	r3, #5
   2f904:	bge	2fa60 <sd_bus_creds_has_bounding_cap@@Base+0x2138>
   2f908:	cmp	r3, #3
   2f90c:	beq	2f9d4 <sd_bus_creds_has_bounding_cap@@Base+0x20ac>
   2f910:	cmp	r3, #4
   2f914:	bne	2f9b4 <sd_bus_creds_has_bounding_cap@@Base+0x208c>
   2f918:	ldrb	r0, [r4, #24]
   2f91c:	rsbs	r0, r0, #1
   2f920:	movcc	r0, #0
   2f924:	cmp	r0, #0
   2f928:	bne	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2f92c:	ldr	r4, [r4, #8]
   2f930:	cmp	r4, #0
   2f934:	beq	2fab4 <sd_bus_creds_has_bounding_cap@@Base+0x218c>
   2f938:	ldr	r2, [r4]
   2f93c:	ldr	r3, [r5]
   2f940:	cmp	r2, #1
   2f944:	ldm	sp, {r2, r9}
   2f948:	bne	2fe54 <sd_bus_creds_has_bounding_cap@@Base+0x252c>
   2f94c:	cmp	r3, #73	; 0x49
   2f950:	ble	2f8f0 <sd_bus_creds_has_bounding_cap@@Base+0x1fc8>
   2f954:	cmp	r3, #137	; 0x89
   2f958:	ble	2f99c <sd_bus_creds_has_bounding_cap@@Base+0x2074>
   2f95c:	cmp	r3, #201	; 0xc9
   2f960:	bgt	2f9b4 <sd_bus_creds_has_bounding_cap@@Base+0x208c>
   2f964:	cmp	r9, #0
   2f968:	beq	2fdc8 <sd_bus_creds_has_bounding_cap@@Base+0x24a0>
   2f96c:	mov	r1, r9
   2f970:	ldr	r0, [r4, #20]
   2f974:	bl	1a130 <strspn@plt+0x16a20>
   2f978:	cmp	r0, #0
   2f97c:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2f980:	mov	r0, r6
   2f984:	mov	r1, r4
   2f988:	mov	r2, r8
   2f98c:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   2f990:	cmp	r0, #0
   2f994:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2f998:	b	2f868 <sd_bus_creds_has_bounding_cap@@Base+0x1f40>
   2f99c:	cmp	r9, #0
   2f9a0:	beq	2fd80 <sd_bus_creds_has_bounding_cap@@Base+0x2458>
   2f9a4:	mov	r1, r9
   2f9a8:	ldr	r0, [r4, #20]
   2f9ac:	bl	1a0f8 <strspn@plt+0x169e8>
   2f9b0:	b	2f924 <sd_bus_creds_has_bounding_cap@@Base+0x1ffc>
   2f9b4:	ldr	r0, [pc, #1264]	; 2feac <sd_bus_creds_has_bounding_cap@@Base+0x2584>
   2f9b8:	mov	r2, #225	; 0xe1
   2f9bc:	ldr	r1, [pc, #1260]	; 2feb0 <sd_bus_creds_has_bounding_cap@@Base+0x2588>
   2f9c0:	ldr	r3, [pc, #1260]	; 2feb4 <sd_bus_creds_has_bounding_cap@@Base+0x258c>
   2f9c4:	add	r0, pc, r0
   2f9c8:	add	r1, pc, r1
   2f9cc:	add	r3, pc, r3
   2f9d0:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   2f9d4:	ldr	sl, [r4, #20]
   2f9d8:	mov	r1, r9
   2f9dc:	mov	r0, sl
   2f9e0:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2f9e4:	cmp	r0, #0
   2f9e8:	bne	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2f9ec:	ldrd	r2, [r8, #56]	; 0x38
   2f9f0:	mov	r1, #0
   2f9f4:	mov	r0, #536870912	; 0x20000000
   2f9f8:	and	r3, r3, r1
   2f9fc:	and	r2, r2, r0
   2fa00:	orrs	r1, r2, r3
   2fa04:	beq	2fc84 <sd_bus_creds_has_bounding_cap@@Base+0x235c>
   2fa08:	ldr	r9, [r8, #176]	; 0xb0
   2fa0c:	cmp	r9, #0
   2fa10:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fa14:	ldr	r1, [r9]
   2fa18:	cmp	r1, #0
   2fa1c:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fa20:	add	r9, r9, #4
   2fa24:	b	2fa3c <sd_bus_creds_has_bounding_cap@@Base+0x2114>
   2fa28:	cmp	r9, #0
   2fa2c:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fa30:	ldr	r1, [r9], #4
   2fa34:	cmp	r1, #0
   2fa38:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fa3c:	mov	r0, sl
   2fa40:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2fa44:	cmp	r0, #0
   2fa48:	beq	2fa28 <sd_bus_creds_has_bounding_cap@@Base+0x2100>
   2fa4c:	b	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2fa50:	mov	r1, r9
   2fa54:	ldr	r0, [r4, #20]
   2fa58:	bl	1a1b4 <strspn@plt+0x16aa4>
   2fa5c:	b	2f924 <sd_bus_creds_has_bounding_cap@@Base+0x1ffc>
   2fa60:	cmp	r9, #0
   2fa64:	beq	2fd38 <sd_bus_creds_has_bounding_cap@@Base+0x2410>
   2fa68:	mov	r1, r9
   2fa6c:	ldr	r0, [r4, #20]
   2fa70:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2fa74:	b	2f924 <sd_bus_creds_has_bounding_cap@@Base+0x1ffc>
   2fa78:	ldr	r2, [r8, #20]
   2fa7c:	str	r2, [sp, #4]
   2fa80:	ldr	r1, [sp, #4]
   2fa84:	cmp	r1, #0
   2fa88:	beq	2fc10 <sd_bus_creds_has_bounding_cap@@Base+0x22e8>
   2fa8c:	ldr	r0, [r5, #20]
   2fa90:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   2fa94:	cmp	r0, #0
   2fa98:	beq	2fab4 <sd_bus_creds_has_bounding_cap@@Base+0x218c>
   2fa9c:	mov	r1, r0
   2faa0:	mov	r2, r8
   2faa4:	mov	r0, r6
   2faa8:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   2faac:	cmp	r0, #0
   2fab0:	bne	2f868 <sd_bus_creds_has_bounding_cap@@Base+0x1f40>
   2fab4:	cmp	r6, #0
   2fab8:	beq	2fbfc <sd_bus_creds_has_bounding_cap@@Base+0x22d4>
   2fabc:	ldrb	r3, [r6, #25]
   2fac0:	tst	r3, #1
   2fac4:	beq	2fbfc <sd_bus_creds_has_bounding_cap@@Base+0x22d4>
   2fac8:	ldr	r0, [sp]
   2facc:	mov	r5, #0
   2fad0:	b	2f870 <sd_bus_creds_has_bounding_cap@@Base+0x1f48>
   2fad4:	cmp	r3, #137	; 0x89
   2fad8:	ble	2fca8 <sd_bus_creds_has_bounding_cap@@Base+0x2380>
   2fadc:	cmp	r3, #201	; 0xc9
   2fae0:	bgt	2fd0c <sd_bus_creds_has_bounding_cap@@Base+0x23e4>
   2fae4:	sub	r1, r3, #138	; 0x8a
   2fae8:	mov	r0, r8
   2faec:	add	r2, sp, #4
   2faf0:	mov	r3, sp
   2faf4:	bl	2ba58 <strspn@plt+0x28348>
   2faf8:	ldr	r3, [r5]
   2fafc:	b	2f8b8 <sd_bus_creds_has_bounding_cap@@Base+0x1f90>
   2fb00:	cmp	r6, #0
   2fb04:	beq	2fb20 <sd_bus_creds_has_bounding_cap@@Base+0x21f8>
   2fb08:	ldr	r3, [r5, #20]
   2fb0c:	ldr	r2, [r6, #416]	; 0x1a0
   2fb10:	ldr	r1, [r3, #16]
   2fb14:	cmp	r1, r2
   2fb18:	beq	2fe20 <sd_bus_creds_has_bounding_cap@@Base+0x24f8>
   2fb1c:	str	r2, [r3, #16]
   2fb20:	mov	r0, r8
   2fb24:	mov	r1, #1
   2fb28:	bl	2a128 <strspn@plt+0x26a18>
   2fb2c:	cmp	r0, #0
   2fb30:	blt	2f868 <sd_bus_creds_has_bounding_cap@@Base+0x1f40>
   2fb34:	ldr	r4, [r5, #20]
   2fb38:	ldr	r3, [r4]
   2fb3c:	cmp	r3, #0
   2fb40:	beq	2fbfc <sd_bus_creds_has_bounding_cap@@Base+0x22d4>
   2fb44:	cmp	r6, #0
   2fb48:	mov	r3, #0
   2fb4c:	sub	sl, r4, #32
   2fb50:	str	r3, [sp, #8]
   2fb54:	str	r3, [sp, #12]
   2fb58:	str	r3, [sp, #16]
   2fb5c:	beq	2fe28 <sd_bus_creds_has_bounding_cap@@Base+0x2500>
   2fb60:	mov	r0, sl
   2fb64:	add	r9, sp, #8
   2fb68:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   2fb6c:	str	r0, [r6, #1020]	; 0x3fc
   2fb70:	ldr	r3, [r5, #20]
   2fb74:	ldr	r3, [r3]
   2fb78:	str	r3, [r6, #1024]	; 0x400
   2fb7c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   2fb80:	str	r3, [r6, #1028]	; 0x404
   2fb84:	ldr	r3, [r5, #20]
   2fb88:	add	r9, sp, #8
   2fb8c:	ldr	ip, [r3]
   2fb90:	ldr	r2, [r4, #-24]	; 0xffffffe8
   2fb94:	mov	r0, r6
   2fb98:	mov	r3, r9
   2fb9c:	mov	r1, r8
   2fba0:	blx	ip
   2fba4:	cmp	r6, #0
   2fba8:	mov	r4, r0
   2fbac:	beq	2fbc8 <sd_bus_creds_has_bounding_cap@@Base+0x22a0>
   2fbb0:	mov	r3, #0
   2fbb4:	mov	r0, sl
   2fbb8:	str	r3, [r6, #1028]	; 0x404
   2fbbc:	str	r3, [r6, #1024]	; 0x400
   2fbc0:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   2fbc4:	str	r0, [r6, #1020]	; 0x3fc
   2fbc8:	mov	r1, r4
   2fbcc:	mov	r0, r8
   2fbd0:	mov	r2, r9
   2fbd4:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   2fbd8:	cmp	r0, #0
   2fbdc:	bne	2fe10 <sd_bus_creds_has_bounding_cap@@Base+0x24e8>
   2fbe0:	cmp	r6, #0
   2fbe4:	beq	2fbf4 <sd_bus_creds_has_bounding_cap@@Base+0x22cc>
   2fbe8:	ldrb	r3, [r6, #25]
   2fbec:	tst	r3, #1
   2fbf0:	bne	2fe10 <sd_bus_creds_has_bounding_cap@@Base+0x24e8>
   2fbf4:	mov	r0, r9
   2fbf8:	bl	19788 <strspn@plt+0x16078>
   2fbfc:	mov	r0, r6
   2fc00:	ldr	r1, [r5, #8]
   2fc04:	mov	r2, r8
   2fc08:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   2fc0c:	b	2f868 <sd_bus_creds_has_bounding_cap@@Base+0x1f40>
   2fc10:	ldr	r4, [sp]
   2fc14:	cmp	r4, #0
   2fc18:	bne	2fc34 <sd_bus_creds_has_bounding_cap@@Base+0x230c>
   2fc1c:	cmp	r3, #4
   2fc20:	bne	2fab4 <sd_bus_creds_has_bounding_cap@@Base+0x218c>
   2fc24:	mov	r1, r4
   2fc28:	b	2fa8c <sd_bus_creds_has_bounding_cap@@Base+0x2164>
   2fc2c:	cmp	r4, #0
   2fc30:	beq	2fab4 <sd_bus_creds_has_bounding_cap@@Base+0x218c>
   2fc34:	ldr	r1, [r4], #4
   2fc38:	cmp	r1, #0
   2fc3c:	beq	2fab4 <sd_bus_creds_has_bounding_cap@@Base+0x218c>
   2fc40:	ldr	r0, [r5, #20]
   2fc44:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   2fc48:	subs	r1, r0, #0
   2fc4c:	beq	2fc2c <sd_bus_creds_has_bounding_cap@@Base+0x2304>
   2fc50:	mov	r0, r6
   2fc54:	mov	r2, r8
   2fc58:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   2fc5c:	cmp	r0, #0
   2fc60:	beq	2fc2c <sd_bus_creds_has_bounding_cap@@Base+0x2304>
   2fc64:	b	2f868 <sd_bus_creds_has_bounding_cap@@Base+0x1f40>
   2fc68:	mov	r4, r0
   2fc6c:	ldr	r0, [sp]
   2fc70:	cmp	r0, #0
   2fc74:	beq	2fc7c <sd_bus_creds_has_bounding_cap@@Base+0x2354>
   2fc78:	bl	4358c <sd_bus_creds_has_bounding_cap@@Base+0x15c64>
   2fc7c:	mov	r0, r4
   2fc80:	bl	36a4 <_Unwind_Resume@plt>
   2fc84:	ldrb	r3, [sl]
   2fc88:	cmp	r3, #58	; 0x3a
   2fc8c:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fc90:	cmp	r9, #0
   2fc94:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fc98:	ldrb	r3, [r9]
   2fc9c:	cmp	r3, #58	; 0x3a
   2fca0:	bne	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fca4:	b	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2fca8:	sub	r1, r3, #74	; 0x4a
   2fcac:	mov	r0, r8
   2fcb0:	add	r2, sp, #4
   2fcb4:	mov	r3, sp
   2fcb8:	bl	2ba58 <strspn@plt+0x28348>
   2fcbc:	b	2faf8 <sd_bus_creds_has_bounding_cap@@Base+0x21d0>
   2fcc0:	ldr	r2, [r8, #32]
   2fcc4:	str	r2, [sp, #4]
   2fcc8:	b	2f8cc <sd_bus_creds_has_bounding_cap@@Base+0x1fa4>
   2fccc:	ldr	r1, [r5, #16]
   2fcd0:	cmp	r1, #0
   2fcd4:	beq	2fe84 <sd_bus_creds_has_bounding_cap@@Base+0x255c>
   2fcd8:	mov	r0, r6
   2fcdc:	mov	r2, r8
   2fce0:	bl	2f7ac <sd_bus_creds_has_bounding_cap@@Base+0x1e84>
   2fce4:	b	2f868 <sd_bus_creds_has_bounding_cap@@Base+0x1f40>
   2fce8:	ldr	r2, [r8, #24]
   2fcec:	str	r2, [sp, #4]
   2fcf0:	b	2fa80 <sd_bus_creds_has_bounding_cap@@Base+0x2158>
   2fcf4:	sub	r1, r3, #10
   2fcf8:	mov	r0, r8
   2fcfc:	add	r2, sp, #4
   2fd00:	mov	r3, sp
   2fd04:	bl	2ba58 <strspn@plt+0x28348>
   2fd08:	b	2faf8 <sd_bus_creds_has_bounding_cap@@Base+0x21d0>
   2fd0c:	ldr	r0, [pc, #420]	; 2feb8 <sd_bus_creds_has_bounding_cap@@Base+0x2590>
   2fd10:	mov	r2, #388	; 0x184
   2fd14:	ldr	r1, [pc, #416]	; 2febc <sd_bus_creds_has_bounding_cap@@Base+0x2594>
   2fd18:	ldr	r3, [pc, #416]	; 2fec0 <sd_bus_creds_has_bounding_cap@@Base+0x2598>
   2fd1c:	add	r0, pc, r0
   2fd20:	add	r1, pc, r1
   2fd24:	add	r3, pc, r3
   2fd28:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   2fd2c:	ldr	r2, [r8, #28]
   2fd30:	str	r2, [sp, #4]
   2fd34:	b	2fa80 <sd_bus_creds_has_bounding_cap@@Base+0x2158>
   2fd38:	cmp	r2, #0
   2fd3c:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fd40:	ldr	r1, [r2]
   2fd44:	cmp	r1, #0
   2fd48:	addne	r9, r2, #4
   2fd4c:	ldrne	sl, [r4, #20]
   2fd50:	bne	2fd6c <sd_bus_creds_has_bounding_cap@@Base+0x2444>
   2fd54:	b	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fd58:	cmp	r9, #0
   2fd5c:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fd60:	ldr	r1, [r9], #4
   2fd64:	cmp	r1, #0
   2fd68:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fd6c:	mov	r0, sl
   2fd70:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   2fd74:	cmp	r0, #0
   2fd78:	beq	2fd58 <sd_bus_creds_has_bounding_cap@@Base+0x2430>
   2fd7c:	b	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2fd80:	cmp	r2, #0
   2fd84:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fd88:	ldr	r1, [r2]
   2fd8c:	cmp	r1, #0
   2fd90:	addne	r9, r2, #4
   2fd94:	ldrne	sl, [r4, #20]
   2fd98:	bne	2fdb4 <sd_bus_creds_has_bounding_cap@@Base+0x248c>
   2fd9c:	b	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fda0:	cmp	r9, #0
   2fda4:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fda8:	ldr	r1, [r9], #4
   2fdac:	cmp	r1, #0
   2fdb0:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fdb4:	mov	r0, sl
   2fdb8:	bl	1a0f8 <strspn@plt+0x169e8>
   2fdbc:	cmp	r0, #0
   2fdc0:	beq	2fda0 <sd_bus_creds_has_bounding_cap@@Base+0x2478>
   2fdc4:	b	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2fdc8:	cmp	r2, #0
   2fdcc:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fdd0:	ldr	r1, [r2]
   2fdd4:	cmp	r1, #0
   2fdd8:	addne	r9, r2, #4
   2fddc:	ldrne	sl, [r4, #20]
   2fde0:	bne	2fdfc <sd_bus_creds_has_bounding_cap@@Base+0x24d4>
   2fde4:	b	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fde8:	cmp	r9, #0
   2fdec:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fdf0:	ldr	r1, [r9], #4
   2fdf4:	cmp	r1, #0
   2fdf8:	beq	2f92c <sd_bus_creds_has_bounding_cap@@Base+0x2004>
   2fdfc:	mov	r0, sl
   2fe00:	bl	1a130 <strspn@plt+0x16a20>
   2fe04:	cmp	r0, #0
   2fe08:	beq	2fde8 <sd_bus_creds_has_bounding_cap@@Base+0x24c0>
   2fe0c:	b	2f980 <sd_bus_creds_has_bounding_cap@@Base+0x2058>
   2fe10:	mov	r5, r0
   2fe14:	mov	r0, r9
   2fe18:	bl	19788 <strspn@plt+0x16078>
   2fe1c:	b	2f86c <sd_bus_creds_has_bounding_cap@@Base+0x1f44>
   2fe20:	mov	r5, #0
   2fe24:	b	2f87c <sd_bus_creds_has_bounding_cap@@Base+0x1f54>
   2fe28:	mov	r3, r4
   2fe2c:	b	2fb88 <sd_bus_creds_has_bounding_cap@@Base+0x2260>
   2fe30:	bl	314c <__stack_chk_fail@plt>
   2fe34:	ldr	r0, [pc, #136]	; 2fec4 <sd_bus_creds_has_bounding_cap@@Base+0x259c>
   2fe38:	movw	r2, #273	; 0x111
   2fe3c:	ldr	r1, [pc, #132]	; 2fec8 <sd_bus_creds_has_bounding_cap@@Base+0x25a0>
   2fe40:	ldr	r3, [pc, #132]	; 2fecc <sd_bus_creds_has_bounding_cap@@Base+0x25a4>
   2fe44:	add	r0, pc, r0
   2fe48:	add	r1, pc, r1
   2fe4c:	add	r3, pc, r3
   2fe50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2fe54:	ldr	r0, [pc, #116]	; 2fed0 <sd_bus_creds_has_bounding_cap@@Base+0x25a8>
   2fe58:	mov	r2, #141	; 0x8d
   2fe5c:	ldr	r1, [pc, #112]	; 2fed4 <sd_bus_creds_has_bounding_cap@@Base+0x25ac>
   2fe60:	ldr	r3, [pc, #112]	; 2fed8 <sd_bus_creds_has_bounding_cap@@Base+0x25b0>
   2fe64:	add	r0, pc, r0
   2fe68:	add	r1, pc, r1
   2fe6c:	add	r3, pc, r3
   2fe70:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2fe74:	mov	r4, r0
   2fe78:	mov	r0, r9
   2fe7c:	bl	19788 <strspn@plt+0x16078>
   2fe80:	b	2fc6c <sd_bus_creds_has_bounding_cap@@Base+0x2344>
   2fe84:	ldr	r0, [pc, #80]	; 2fedc <sd_bus_creds_has_bounding_cap@@Base+0x25b4>
   2fe88:	movw	r2, #305	; 0x131
   2fe8c:	ldr	r1, [pc, #76]	; 2fee0 <sd_bus_creds_has_bounding_cap@@Base+0x25b8>
   2fe90:	ldr	r3, [pc, #76]	; 2fee4 <sd_bus_creds_has_bounding_cap@@Base+0x25bc>
   2fe94:	add	r0, pc, r0
   2fe98:	add	r1, pc, r1
   2fe9c:	add	r3, pc, r3
   2fea0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   2fea4:	andeq	ip, r3, ip, lsr r5
   2fea8:	andeq	r0, r0, r8, lsr #5
   2feac:	andeq	r0, r2, r0, ror r2
   2feb0:	andeq	r0, r2, r0, ror #2
   2feb4:	andeq	r0, r2, ip, asr #2
   2feb8:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   2febc:	andeq	pc, r1, r8, lsl #28
   2fec0:	andeq	pc, r1, r4, ror #27
   2fec4:	andeq	r3, r2, r4, asr #9
   2fec8:	andeq	pc, r1, r0, ror #25
   2fecc:			; <UNDEFINED> instruction: 0x0001fcbc
   2fed0:			; <UNDEFINED> instruction: 0x0001fdb0
   2fed4:	andeq	pc, r1, r0, asr #25
   2fed8:	andeq	pc, r1, ip, lsr #25
   2fedc:			; <UNDEFINED> instruction: 0x0001fdb4
   2fee0:	muleq	r1, r0, ip
   2fee4:	andeq	pc, r1, ip, ror #24
   2fee8:	push	{r3, r4, r5, lr}
   2feec:	subs	r5, r0, #0
   2fef0:	mov	r4, r1
   2fef4:	beq	302c0 <sd_bus_creds_has_bounding_cap@@Base+0x2998>
   2fef8:	cmp	r1, #4
   2fefc:	beq	2ffd0 <sd_bus_creds_has_bounding_cap@@Base+0x26a8>
   2ff00:	cmp	r1, #6
   2ff04:	beq	2fff8 <sd_bus_creds_has_bounding_cap@@Base+0x26d0>
   2ff08:	cmp	r1, #11
   2ff0c:	beq	30020 <sd_bus_creds_has_bounding_cap@@Base+0x26f8>
   2ff10:	cmp	r1, #9
   2ff14:	beq	30074 <sd_bus_creds_has_bounding_cap@@Base+0x274c>
   2ff18:	cmp	r1, #14
   2ff1c:	beq	300c8 <sd_bus_creds_has_bounding_cap@@Base+0x27a0>
   2ff20:	cmp	r1, #4
   2ff24:	beq	30144 <sd_bus_creds_has_bounding_cap@@Base+0x281c>
   2ff28:	cmp	r1, #5
   2ff2c:	beq	30180 <sd_bus_creds_has_bounding_cap@@Base+0x2858>
   2ff30:	cmp	r1, #8
   2ff34:	beq	300f0 <sd_bus_creds_has_bounding_cap@@Base+0x27c8>
   2ff38:	cmp	r1, #9
   2ff3c:	beq	301e8 <sd_bus_creds_has_bounding_cap@@Base+0x28c0>
   2ff40:	cmp	r1, #13
   2ff44:	beq	30268 <sd_bus_creds_has_bounding_cap@@Base+0x2940>
   2ff48:	cmp	r1, #14
   2ff4c:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   2ff50:	ldr	r1, [pc, #904]	; 302e0 <sd_bus_creds_has_bounding_cap@@Base+0x29b8>
   2ff54:	mov	r0, r5
   2ff58:	mov	r2, #3
   2ff5c:	add	r1, pc, r1
   2ff60:	bl	36bc <strncmp@plt>
   2ff64:	cmp	r0, #0
   2ff68:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   2ff6c:	cmn	r5, #3
   2ff70:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   2ff74:	ldr	r1, [pc, #872]	; 302e4 <sd_bus_creds_has_bounding_cap@@Base+0x29bc>
   2ff78:	add	r0, r5, #5
   2ff7c:	mov	r2, #9
   2ff80:	add	r1, pc, r1
   2ff84:	bl	36bc <strncmp@plt>
   2ff88:	cmp	r0, #0
   2ff8c:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   2ff90:	ldrb	r0, [r5, #3]
   2ff94:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   2ff98:	mov	r4, r0
   2ff9c:	ldrb	r0, [r5, #4]
   2ffa0:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   2ffa4:	cmp	r4, #0
   2ffa8:	movgt	r3, #0
   2ffac:	movle	r3, #1
   2ffb0:	orrs	r3, r3, r0, lsr #31
   2ffb4:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   2ffb8:	add	r4, r4, r4, lsl #2
   2ffbc:	add	r0, r0, r4, lsl #1
   2ffc0:	add	r0, r0, #138	; 0x8a
   2ffc4:	cmp	r0, #201	; 0xc9
   2ffc8:	mvngt	r0, #21
   2ffcc:	pop	{r3, r4, r5, pc}
   2ffd0:	ldr	r1, [pc, #784]	; 302e8 <sd_bus_creds_has_bounding_cap@@Base+0x29c0>
   2ffd4:	mov	r2, r4
   2ffd8:	add	r1, pc, r1
   2ffdc:	bl	36bc <strncmp@plt>
   2ffe0:	cmp	r0, #0
   2ffe4:	bne	3009c <sd_bus_creds_has_bounding_cap@@Base+0x2774>
   2ffe8:	cmn	r5, #4
   2ffec:	beq	3009c <sd_bus_creds_has_bounding_cap@@Base+0x2774>
   2fff0:	mov	r0, r4
   2fff4:	pop	{r3, r4, r5, pc}
   2fff8:	mov	r2, r1
   2fffc:	ldr	r1, [pc, #744]	; 302ec <sd_bus_creds_has_bounding_cap@@Base+0x29c4>
   30000:	add	r1, pc, r1
   30004:	bl	36bc <strncmp@plt>
   30008:	cmp	r0, #0
   3000c:	bne	30048 <sd_bus_creds_has_bounding_cap@@Base+0x2720>
   30010:	cmn	r5, #6
   30014:	beq	30048 <sd_bus_creds_has_bounding_cap@@Base+0x2720>
   30018:	mov	r0, #3
   3001c:	pop	{r3, r4, r5, pc}
   30020:	mov	r2, r1
   30024:	ldr	r1, [pc, #708]	; 302f0 <sd_bus_creds_has_bounding_cap@@Base+0x29c8>
   30028:	add	r1, pc, r1
   3002c:	bl	36bc <strncmp@plt>
   30030:	cmp	r0, #0
   30034:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30038:	cmn	r5, #11
   3003c:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30040:	mov	r0, #5
   30044:	pop	{r3, r4, r5, pc}
   30048:	ldr	r1, [pc, #676]	; 302f4 <sd_bus_creds_has_bounding_cap@@Base+0x29cc>
   3004c:	mov	r0, r5
   30050:	mov	r2, #6
   30054:	add	r1, pc, r1
   30058:	bl	36bc <strncmp@plt>
   3005c:	cmp	r0, #0
   30060:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30064:	cmn	r5, #6
   30068:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   3006c:	mov	r0, #7
   30070:	pop	{r3, r4, r5, pc}
   30074:	mov	r2, r1
   30078:	ldr	r1, [pc, #632]	; 302f8 <sd_bus_creds_has_bounding_cap@@Base+0x29d0>
   3007c:	add	r1, pc, r1
   30080:	bl	36bc <strncmp@plt>
   30084:	cmp	r0, #0
   30088:	bne	301e8 <sd_bus_creds_has_bounding_cap@@Base+0x28c0>
   3008c:	cmn	r5, #9
   30090:	beq	301e8 <sd_bus_creds_has_bounding_cap@@Base+0x28c0>
   30094:	mov	r0, #6
   30098:	pop	{r3, r4, r5, pc}
   3009c:	ldr	r1, [pc, #600]	; 302fc <sd_bus_creds_has_bounding_cap@@Base+0x29d4>
   300a0:	mov	r0, r5
   300a4:	mov	r2, #4
   300a8:	add	r1, pc, r1
   300ac:	bl	36bc <strncmp@plt>
   300b0:	cmp	r0, #0
   300b4:	bne	30144 <sd_bus_creds_has_bounding_cap@@Base+0x281c>
   300b8:	cmn	r5, #4
   300bc:	beq	30144 <sd_bus_creds_has_bounding_cap@@Base+0x281c>
   300c0:	mov	r0, #8
   300c4:	pop	{r3, r4, r5, pc}
   300c8:	mov	r2, r1
   300cc:	ldr	r1, [pc, #556]	; 30300 <sd_bus_creds_has_bounding_cap@@Base+0x29d8>
   300d0:	add	r1, pc, r1
   300d4:	bl	36bc <strncmp@plt>
   300d8:	cmp	r0, #0
   300dc:	bne	2ff50 <sd_bus_creds_has_bounding_cap@@Base+0x2628>
   300e0:	cmn	r5, #14
   300e4:	beq	2ff50 <sd_bus_creds_has_bounding_cap@@Base+0x2628>
   300e8:	mov	r0, #9
   300ec:	pop	{r3, r4, r5, pc}
   300f0:	ldr	r1, [pc, #524]	; 30304 <sd_bus_creds_has_bounding_cap@@Base+0x29dc>
   300f4:	mov	r2, #3
   300f8:	add	r1, pc, r1
   300fc:	bl	36bc <strncmp@plt>
   30100:	cmp	r0, #0
   30104:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30108:	cmn	r5, #3
   3010c:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30110:	ldr	r1, [pc, #496]	; 30308 <sd_bus_creds_has_bounding_cap@@Base+0x29e0>
   30114:	add	r0, r5, #4
   30118:	mov	r2, #4
   3011c:	add	r1, pc, r1
   30120:	bl	36bc <strncmp@plt>
   30124:	cmp	r0, #0
   30128:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   3012c:	ldrb	r0, [r5, #3]
   30130:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   30134:	cmp	r0, #0
   30138:	blt	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   3013c:	add	r0, r0, #74	; 0x4a
   30140:	pop	{r3, r4, r5, pc}
   30144:	ldr	r1, [pc, #448]	; 3030c <sd_bus_creds_has_bounding_cap@@Base+0x29e4>
   30148:	mov	r0, r5
   3014c:	mov	r2, #3
   30150:	add	r1, pc, r1
   30154:	bl	36bc <strncmp@plt>
   30158:	cmp	r0, #0
   3015c:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30160:	cmn	r5, #3
   30164:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30168:	ldrb	r0, [r5, #3]
   3016c:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   30170:	cmp	r0, #0
   30174:	blt	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30178:	add	r0, r0, #10
   3017c:	pop	{r3, r4, r5, pc}
   30180:	ldr	r1, [pc, #392]	; 30310 <sd_bus_creds_has_bounding_cap@@Base+0x29e8>
   30184:	mov	r2, #3
   30188:	add	r1, pc, r1
   3018c:	bl	36bc <strncmp@plt>
   30190:	cmp	r0, #0
   30194:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30198:	cmn	r5, #3
   3019c:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   301a0:	ldrb	r0, [r5, #3]
   301a4:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   301a8:	mov	r4, r0
   301ac:	ldrb	r0, [r5, #4]
   301b0:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   301b4:	cmp	r4, #0
   301b8:	movgt	r3, #0
   301bc:	movle	r3, #1
   301c0:	orrs	r3, r3, r0, lsr #31
   301c4:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   301c8:	add	r4, r4, #1
   301cc:	add	r4, r4, r4, lsl #2
   301d0:	add	r0, r0, r4, lsl #1
   301d4:	cmp	r0, #73	; 0x49
   301d8:	mvngt	r0, #21
   301dc:	pop	{r3, r4, r5, pc}
   301e0:	mvn	r0, #21
   301e4:	pop	{r3, r4, r5, pc}
   301e8:	ldr	r1, [pc, #292]	; 30314 <sd_bus_creds_has_bounding_cap@@Base+0x29ec>
   301ec:	mov	r0, r5
   301f0:	mov	r2, #3
   301f4:	add	r1, pc, r1
   301f8:	bl	36bc <strncmp@plt>
   301fc:	cmp	r0, #0
   30200:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30204:	cmn	r5, #3
   30208:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   3020c:	ldr	r1, [pc, #260]	; 30318 <sd_bus_creds_has_bounding_cap@@Base+0x29f0>
   30210:	add	r0, r5, #5
   30214:	mov	r2, #4
   30218:	add	r1, pc, r1
   3021c:	bl	36bc <strncmp@plt>
   30220:	cmp	r0, #0
   30224:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30228:	ldrb	r0, [r5, #3]
   3022c:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   30230:	mov	r4, r0
   30234:	ldrb	r0, [r5, #4]
   30238:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   3023c:	cmp	r4, #0
   30240:	movgt	r3, #0
   30244:	movle	r3, #1
   30248:	orrs	r3, r3, r0, lsr #31
   3024c:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30250:	add	r4, r4, r4, lsl #2
   30254:	add	r0, r0, r4, lsl #1
   30258:	add	r0, r0, #74	; 0x4a
   3025c:	cmp	r0, #137	; 0x89
   30260:	mvngt	r0, #21
   30264:	pop	{r3, r4, r5, pc}
   30268:	ldr	r1, [pc, #172]	; 3031c <sd_bus_creds_has_bounding_cap@@Base+0x29f4>
   3026c:	mov	r0, r5
   30270:	mov	r2, #3
   30274:	add	r1, pc, r1
   30278:	bl	36bc <strncmp@plt>
   3027c:	cmp	r0, #0
   30280:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   30284:	cmn	r5, #3
   30288:	beq	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   3028c:	ldr	r1, [pc, #140]	; 30320 <sd_bus_creds_has_bounding_cap@@Base+0x29f8>
   30290:	add	r0, r5, #4
   30294:	mov	r2, #9
   30298:	add	r1, pc, r1
   3029c:	bl	36bc <strncmp@plt>
   302a0:	cmp	r0, #0
   302a4:	bne	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   302a8:	ldrb	r0, [r5, #3]
   302ac:	bl	3c198 <sd_bus_creds_has_bounding_cap@@Base+0xe870>
   302b0:	cmp	r0, #0
   302b4:	blt	301e0 <sd_bus_creds_has_bounding_cap@@Base+0x28b8>
   302b8:	add	r0, r0, #138	; 0x8a
   302bc:	pop	{r3, r4, r5, pc}
   302c0:	ldr	r0, [pc, #92]	; 30324 <sd_bus_creds_has_bounding_cap@@Base+0x29fc>
   302c4:	mov	r2, #652	; 0x28c
   302c8:	ldr	r1, [pc, #88]	; 30328 <sd_bus_creds_has_bounding_cap@@Base+0x2a00>
   302cc:	ldr	r3, [pc, #88]	; 3032c <sd_bus_creds_has_bounding_cap@@Base+0x2a04>
   302d0:	add	r0, pc, r0
   302d4:	add	r1, pc, r1
   302d8:	add	r3, pc, r3
   302dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   302e0:	strdeq	sl, [r1], -r8
   302e4:	strdeq	pc, [r1], -r8
   302e8:	muleq	r2, r8, r6
   302ec:	ldrdeq	pc, [r1], -r4
   302f0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   302f4:	strdeq	ip, [r1], -r0
   302f8:	andeq	r9, r1, r8, lsr #6
   302fc:	andeq	sp, r1, r4, ror r9
   30300:	muleq	r1, r8, fp
   30304:	andeq	sl, r1, ip, asr fp
   30308:	andeq	sp, r1, r0, lsl #18
   3030c:	andeq	sl, r1, r4, lsl #22
   30310:	andeq	sl, r1, ip, asr #21
   30314:	andeq	sl, r1, r0, ror #20
   30318:	andeq	sp, r1, r4, lsl #16
   3031c:	andeq	sl, r1, r0, ror #19
   30320:	andeq	pc, r1, r0, ror #19
   30324:	andeq	r3, r2, r4, lsr #6
   30328:	andeq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   3032c:			; <UNDEFINED> instruction: 0x0001f7b0
   30330:	push	{r3, r4, r5, r6, r7, lr}
   30334:	subs	r6, r1, #0
   30338:	mov	r7, r0
   3033c:	movne	r5, r0
   30340:	movne	r4, #0
   30344:	beq	30360 <sd_bus_creds_has_bounding_cap@@Base+0x2a38>
   30348:	ldr	r0, [r5, #8]
   3034c:	add	r4, r4, #1
   30350:	bl	3080 <free@plt>
   30354:	cmp	r4, r6
   30358:	add	r5, r5, #12
   3035c:	bne	30348 <sd_bus_creds_has_bounding_cap@@Base+0x2a20>
   30360:	mov	r0, r7
   30364:	pop	{r3, r4, r5, r6, r7, lr}
   30368:	b	3080 <free@plt>
   3036c:	ldr	r3, [pc, #1132]	; 307e0 <sd_bus_creds_has_bounding_cap@@Base+0x2eb8>
   30370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30374:	add	r3, pc, r3
   30378:	sub	sp, sp, #60	; 0x3c
   3037c:	subs	r7, r0, #0
   30380:	ldr	r0, [pc, #1116]	; 307e4 <sd_bus_creds_has_bounding_cap@@Base+0x2ebc>
   30384:	str	r2, [sp, #24]
   30388:	mov	r2, r3
   3038c:	str	r1, [sp, #20]
   30390:	mov	r3, #0
   30394:	ldr	r0, [r2, r0]
   30398:	str	r3, [sp, #36]	; 0x24
   3039c:	str	r3, [sp, #40]	; 0x28
   303a0:	ldr	r2, [r0]
   303a4:	str	r0, [sp, #16]
   303a8:	str	r3, [sp, #44]	; 0x2c
   303ac:	str	r2, [sp, #52]	; 0x34
   303b0:	beq	3071c <sd_bus_creds_has_bounding_cap@@Base+0x2df4>
   303b4:	ldr	r2, [sp, #20]
   303b8:	cmp	r2, #0
   303bc:	beq	30760 <sd_bus_creds_has_bounding_cap@@Base+0x2e38>
   303c0:	ldr	ip, [sp, #24]
   303c4:	cmp	ip, #0
   303c8:	beq	307b8 <sd_bus_creds_has_bounding_cap@@Base+0x2e90>
   303cc:	ldrb	r0, [r7]
   303d0:	cmp	r0, #0
   303d4:	streq	r0, [sp, #12]
   303d8:	beq	30600 <sd_bus_creds_has_bounding_cap@@Base+0x2cd8>
   303dc:	add	r8, sp, #44	; 0x2c
   303e0:	add	fp, sp, #48	; 0x30
   303e4:	add	r1, sp, #35	; 0x23
   303e8:	str	r3, [sp, #4]
   303ec:	str	r1, [sp, #28]
   303f0:	str	r3, [sp, #12]
   303f4:	mov	r2, #0
   303f8:	str	r2, [sp, #48]	; 0x30
   303fc:	ldrb	r3, [r7]
   30400:	cmp	r3, #32
   30404:	bne	30420 <sd_bus_creds_has_bounding_cap@@Base+0x2af8>
   30408:	add	r3, r7, #1
   3040c:	mov	r7, r3
   30410:	add	r3, r3, #1
   30414:	ldrb	r2, [r7]
   30418:	cmp	r2, #32
   3041c:	beq	3040c <sd_bus_creds_has_bounding_cap@@Base+0x2ae4>
   30420:	mov	r0, r7
   30424:	mov	r1, #61	; 0x3d
   30428:	bl	33b0 <strchr@plt>
   3042c:	subs	r4, r0, #0
   30430:	beq	306e0 <sd_bus_creds_has_bounding_cap@@Base+0x2db8>
   30434:	mov	r0, r7
   30438:	rsb	r1, r7, r4
   3043c:	bl	2fee8 <sd_bus_creds_has_bounding_cap@@Base+0x25c0>
   30440:	cmp	r0, #0
   30444:	str	r0, [sp, #8]
   30448:	blt	306e0 <sd_bus_creds_has_bounding_cap@@Base+0x2db8>
   3044c:	ldrb	r9, [r4, #1]
   30450:	subs	r3, r9, #39	; 0x27
   30454:	rsbs	r9, r3, #0
   30458:	adcs	r9, r9, r3
   3045c:	add	sl, r9, #1
   30460:	add	r7, r4, sl
   30464:	ldrb	r3, [r4, sl]
   30468:	cmp	r3, #0
   3046c:	addne	r4, r7, #1
   30470:	movne	r2, #0
   30474:	movne	r6, r7
   30478:	movne	r5, r2
   3047c:	bne	304d0 <sd_bus_creds_has_bounding_cap@@Base+0x2ba8>
   30480:	b	30510 <sd_bus_creds_has_bounding_cap@@Base+0x2be8>
   30484:	cmp	r3, #39	; 0x27
   30488:	beq	306c8 <sd_bus_creds_has_bounding_cap@@Base+0x2da0>
   3048c:	mov	r0, r8
   30490:	mov	r1, fp
   30494:	add	r2, r5, #2
   30498:	mov	r3, #1
   3049c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   304a0:	cmp	r0, #0
   304a4:	beq	30664 <sd_bus_creds_has_bounding_cap@@Base+0x2d3c>
   304a8:	ldrb	r1, [r4, #-1]
   304ac:	mov	r2, #0
   304b0:	ldr	r3, [sp, #44]	; 0x2c
   304b4:	strb	r1, [r3, r5]
   304b8:	add	r5, r5, #1
   304bc:	ldrb	r3, [r6, #1]!
   304c0:	mov	r7, r4
   304c4:	add	r4, r4, #1
   304c8:	cmp	r3, #0
   304cc:	beq	30514 <sd_bus_creds_has_bounding_cap@@Base+0x2bec>
   304d0:	cmp	r2, #0
   304d4:	bne	3048c <sd_bus_creds_has_bounding_cap@@Base+0x2b64>
   304d8:	cmp	r3, #92	; 0x5c
   304dc:	beq	30508 <sd_bus_creds_has_bounding_cap@@Base+0x2be0>
   304e0:	cmp	r9, #0
   304e4:	bne	30484 <sd_bus_creds_has_bounding_cap@@Base+0x2b5c>
   304e8:	cmp	r3, #44	; 0x2c
   304ec:	bne	3048c <sd_bus_creds_has_bounding_cap@@Base+0x2b64>
   304f0:	ldr	r3, [sp, #44]	; 0x2c
   304f4:	cmp	r3, #0
   304f8:	beq	30648 <sd_bus_creds_has_bounding_cap@@Base+0x2d20>
   304fc:	strb	r9, [r3, r5]
   30500:	mov	r7, r6
   30504:	b	3052c <sd_bus_creds_has_bounding_cap@@Base+0x2c04>
   30508:	mov	r2, #1
   3050c:	b	304bc <sd_bus_creds_has_bounding_cap@@Base+0x2b94>
   30510:	mov	r5, r3
   30514:	cmp	r9, #0
   30518:	bne	30704 <sd_bus_creds_has_bounding_cap@@Base+0x2ddc>
   3051c:	ldr	r3, [sp, #44]	; 0x2c
   30520:	cmp	r3, #0
   30524:	strbne	r9, [r3, r5]
   30528:	beq	3064c <sd_bus_creds_has_bounding_cap@@Base+0x2d24>
   3052c:	ldr	r3, [sp, #44]	; 0x2c
   30530:	cmp	r3, #0
   30534:	beq	3064c <sd_bus_creds_has_bounding_cap@@Base+0x2d24>
   30538:	ldr	r3, [sp, #8]
   3053c:	cmp	r3, #4
   30540:	movne	r1, #0
   30544:	strbne	r1, [sp, #35]	; 0x23
   30548:	beq	3069c <sd_bus_creds_has_bounding_cap@@Base+0x2d74>
   3054c:	ldr	r2, [sp, #12]
   30550:	add	r0, sp, #36	; 0x24
   30554:	add	r1, sp, #40	; 0x28
   30558:	mov	r3, #12
   3055c:	add	r4, r2, #1
   30560:	mov	r2, r4
   30564:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   30568:	cmp	r0, #0
   3056c:	beq	30664 <sd_bus_creds_has_bounding_cap@@Base+0x2d3c>
   30570:	ldr	ip, [sp, #4]
   30574:	ldr	r3, [sp, #36]	; 0x24
   30578:	ldr	r1, [sp, #8]
   3057c:	str	r1, [r3, ip]
   30580:	ldr	r0, [sp, #36]	; 0x24
   30584:	ldr	r1, [sp, #44]	; 0x2c
   30588:	ldrb	r2, [sp, #35]	; 0x23
   3058c:	add	r3, r0, ip
   30590:	mov	ip, #0
   30594:	str	ip, [sp, #44]	; 0x2c
   30598:	str	r1, [r3, #8]
   3059c:	strb	r2, [r3, #4]
   305a0:	ldrb	r3, [r7, r9]
   305a4:	cmp	r3, ip
   305a8:	beq	306fc <sd_bus_creds_has_bounding_cap@@Base+0x2dd4>
   305ac:	cmp	r3, #44	; 0x2c
   305b0:	bne	306f0 <sd_bus_creds_has_bounding_cap@@Base+0x2dc8>
   305b4:	ldrb	r3, [r7, sl]
   305b8:	add	r7, r7, sl
   305bc:	ldr	r1, [sp, #4]
   305c0:	cmp	r3, ip
   305c4:	str	r4, [sp, #12]
   305c8:	add	r1, r1, #12
   305cc:	str	r1, [sp, #4]
   305d0:	bne	303f4 <sd_bus_creds_has_bounding_cap@@Base+0x2acc>
   305d4:	cmp	r4, #0
   305d8:	beq	30600 <sd_bus_creds_has_bounding_cap@@Base+0x2cd8>
   305dc:	cmp	r0, #0
   305e0:	beq	3078c <sd_bus_creds_has_bounding_cap@@Base+0x2e64>
   305e4:	ldr	r3, [pc, #508]	; 307e8 <sd_bus_creds_has_bounding_cap@@Base+0x2ec0>
   305e8:	mov	r1, r4
   305ec:	mov	r2, #12
   305f0:	add	r3, pc, r3
   305f4:	bl	362c <qsort@plt>
   305f8:	ldr	r0, [sp, #36]	; 0x24
   305fc:	str	r4, [sp, #12]
   30600:	mov	r2, r0
   30604:	mov	r3, #0
   30608:	ldr	lr, [sp, #12]
   3060c:	b	30620 <sd_bus_creds_has_bounding_cap@@Base+0x2cf8>
   30610:	ldr	ip, [r2]
   30614:	ldr	r1, [r2, #12]!
   30618:	cmp	ip, r1
   3061c:	beq	306e8 <sd_bus_creds_has_bounding_cap@@Base+0x2dc0>
   30620:	add	r3, r3, #1
   30624:	cmp	lr, r3
   30628:	bhi	30610 <sd_bus_creds_has_bounding_cap@@Base+0x2ce8>
   3062c:	ldr	r2, [sp, #20]
   30630:	mov	r5, #0
   30634:	ldr	r3, [sp, #12]
   30638:	ldr	ip, [sp, #24]
   3063c:	str	r0, [r2]
   30640:	str	r3, [ip]
   30644:	b	30674 <sd_bus_creds_has_bounding_cap@@Base+0x2d4c>
   30648:	mov	r7, r6
   3064c:	mov	r0, #1
   30650:	mov	r1, r0
   30654:	bl	2f9c <calloc@plt>
   30658:	cmp	r0, #0
   3065c:	str	r0, [sp, #44]	; 0x2c
   30660:	bne	30538 <sd_bus_creds_has_bounding_cap@@Base+0x2c10>
   30664:	ldr	r0, [sp, #36]	; 0x24
   30668:	mvn	r5, #11
   3066c:	ldr	r1, [sp, #12]
   30670:	bl	30330 <sd_bus_creds_has_bounding_cap@@Base+0x2a08>
   30674:	ldr	r0, [sp, #44]	; 0x2c
   30678:	bl	3080 <free@plt>
   3067c:	ldr	r1, [sp, #16]
   30680:	ldr	r2, [sp, #52]	; 0x34
   30684:	mov	r0, r5
   30688:	ldr	r3, [r1]
   3068c:	cmp	r2, r3
   30690:	bne	307ac <sd_bus_creds_has_bounding_cap@@Base+0x2e84>
   30694:	add	sp, sp, #60	; 0x3c
   30698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3069c:	ldr	r4, [sp, #44]	; 0x2c
   306a0:	add	r1, sp, #35	; 0x23
   306a4:	mov	r0, r4
   306a8:	bl	1a238 <strspn@plt+0x16b28>
   306ac:	cmp	r0, #0
   306b0:	blt	30710 <sd_bus_creds_has_bounding_cap@@Base+0x2de8>
   306b4:	mov	r0, r4
   306b8:	bl	3080 <free@plt>
   306bc:	mov	ip, #0
   306c0:	str	ip, [sp, #44]	; 0x2c
   306c4:	b	3054c <sd_bus_creds_has_bounding_cap@@Base+0x2c24>
   306c8:	ldr	r3, [sp, #44]	; 0x2c
   306cc:	cmp	r3, #0
   306d0:	beq	30648 <sd_bus_creds_has_bounding_cap@@Base+0x2d20>
   306d4:	strb	r2, [r3, r5]
   306d8:	mov	r7, r6
   306dc:	b	3052c <sd_bus_creds_has_bounding_cap@@Base+0x2c04>
   306e0:	mvn	r5, #21
   306e4:	b	30674 <sd_bus_creds_has_bounding_cap@@Base+0x2d4c>
   306e8:	mvn	r5, #21
   306ec:	b	3066c <sd_bus_creds_has_bounding_cap@@Base+0x2d44>
   306f0:	str	r4, [sp, #12]
   306f4:	mvn	r5, #21
   306f8:	b	3066c <sd_bus_creds_has_bounding_cap@@Base+0x2d44>
   306fc:	str	r4, [sp, #12]
   30700:	b	305d4 <sd_bus_creds_has_bounding_cap@@Base+0x2cac>
   30704:	ldr	r0, [sp, #36]	; 0x24
   30708:	mvn	r5, #21
   3070c:	b	3066c <sd_bus_creds_has_bounding_cap@@Base+0x2d44>
   30710:	mov	r5, r0
   30714:	ldr	r0, [sp, #36]	; 0x24
   30718:	b	3066c <sd_bus_creds_has_bounding_cap@@Base+0x2d44>
   3071c:	ldr	r0, [pc, #200]	; 307ec <sd_bus_creds_has_bounding_cap@@Base+0x2ec4>
   30720:	movw	r2, #782	; 0x30e
   30724:	ldr	r1, [pc, #196]	; 307f0 <sd_bus_creds_has_bounding_cap@@Base+0x2ec8>
   30728:	ldr	r3, [pc, #196]	; 307f4 <sd_bus_creds_has_bounding_cap@@Base+0x2ecc>
   3072c:	add	r0, pc, r0
   30730:	add	r1, pc, r1
   30734:	add	r3, pc, r3
   30738:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3073c:	ldr	r4, [sp, #44]	; 0x2c
   30740:	mov	r5, r0
   30744:	mov	r0, r4
   30748:	bl	3080 <free@plt>
   3074c:	mov	r0, r5
   30750:	bl	36a4 <_Unwind_Resume@plt>
   30754:	ldr	r4, [sp, #44]	; 0x2c
   30758:	mov	r5, r0
   3075c:	b	30744 <sd_bus_creds_has_bounding_cap@@Base+0x2e1c>
   30760:	ldr	r0, [pc, #144]	; 307f8 <sd_bus_creds_has_bounding_cap@@Base+0x2ed0>
   30764:	movw	r2, #783	; 0x30f
   30768:	ldr	r1, [pc, #140]	; 307fc <sd_bus_creds_has_bounding_cap@@Base+0x2ed4>
   3076c:	ldr	r3, [pc, #140]	; 30800 <sd_bus_creds_has_bounding_cap@@Base+0x2ed8>
   30770:	add	r0, pc, r0
   30774:	add	r1, pc, r1
   30778:	add	r3, pc, r3
   3077c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30780:	b	3073c <sd_bus_creds_has_bounding_cap@@Base+0x2e14>
   30784:	b	3073c <sd_bus_creds_has_bounding_cap@@Base+0x2e14>
   30788:	b	3073c <sd_bus_creds_has_bounding_cap@@Base+0x2e14>
   3078c:	ldr	r0, [pc, #112]	; 30804 <sd_bus_creds_has_bounding_cap@@Base+0x2edc>
   30790:	movw	r2, #978	; 0x3d2
   30794:	ldr	r1, [pc, #108]	; 30808 <sd_bus_creds_has_bounding_cap@@Base+0x2ee0>
   30798:	ldr	r3, [pc, #108]	; 3080c <sd_bus_creds_has_bounding_cap@@Base+0x2ee4>
   3079c:	add	r0, pc, r0
   307a0:	add	r1, pc, r1
   307a4:	add	r3, pc, r3
   307a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   307ac:	bl	314c <__stack_chk_fail@plt>
   307b0:	b	3073c <sd_bus_creds_has_bounding_cap@@Base+0x2e14>
   307b4:	b	30758 <sd_bus_creds_has_bounding_cap@@Base+0x2e30>
   307b8:	ldr	r0, [pc, #80]	; 30810 <sd_bus_creds_has_bounding_cap@@Base+0x2ee8>
   307bc:	mov	r2, #784	; 0x310
   307c0:	ldr	r1, [pc, #76]	; 30814 <sd_bus_creds_has_bounding_cap@@Base+0x2eec>
   307c4:	ldr	r3, [pc, #76]	; 30818 <sd_bus_creds_has_bounding_cap@@Base+0x2ef0>
   307c8:	add	r0, pc, r0
   307cc:	add	r1, pc, r1
   307d0:	add	r3, pc, r3
   307d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   307d8:	b	3073c <sd_bus_creds_has_bounding_cap@@Base+0x2e14>
   307dc:	b	3073c <sd_bus_creds_has_bounding_cap@@Base+0x2e14>
   307e0:	andeq	fp, r3, r4, lsl #19
   307e4:	andeq	r0, r0, r8, lsr #5
   307e8:			; <UNDEFINED> instruction: 0xffffed9c
   307ec:	ldrdeq	r9, [r1], -ip
   307f0:	strdeq	pc, [r1], -r8
   307f4:	andeq	pc, r1, r4, asr #6
   307f8:	andeq	pc, r1, r4, lsl r5	; <UNPREDICTABLE>
   307fc:			; <UNDEFINED> instruction: 0x0001f3b4
   30800:	andeq	pc, r1, r0, lsl #6
   30804:	andeq	pc, r1, r4, lsl #10
   30808:	andeq	sl, r1, r4, lsr #3
   3080c:	andeq	pc, r1, r8, lsl #12
   30810:	andeq	pc, r1, r8, asr #9
   30814:	andeq	pc, r1, ip, asr r3	; <UNPREDICTABLE>
   30818:	andeq	pc, r1, r8, lsr #5
   3081c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30820:	subs	r5, r0, #0
   30824:	sub	sp, sp, #12
   30828:	mov	sl, r2
   3082c:	ldr	r2, [pc, #892]	; 30bb0 <sd_bus_creds_has_bounding_cap@@Base+0x3288>
   30830:	str	r3, [sp]
   30834:	add	r2, pc, r2
   30838:	str	r2, [sp, #4]
   3083c:	beq	30b28 <sd_bus_creds_has_bounding_cap@@Base+0x3200>
   30840:	ldr	r3, [sp]
   30844:	cmp	r3, #0
   30848:	beq	30b90 <sd_bus_creds_has_bounding_cap@@Base+0x3268>
   3084c:	cmp	sl, #0
   30850:	beq	30a50 <sd_bus_creds_has_bounding_cap@@Base+0x3128>
   30854:	ldr	r3, [r5]
   30858:	ldr	fp, [r1]
   3085c:	cmp	r3, #1
   30860:	ldrb	r7, [r1, #4]
   30864:	ldr	r6, [r1, #8]
   30868:	bhi	30b48 <sd_bus_creds_has_bounding_cap@@Base+0x3220>
   3086c:	sub	r3, fp, #3
   30870:	cmp	r3, #198	; 0xc6
   30874:	bhi	30930 <sd_bus_creds_has_bounding_cap@@Base+0x3008>
   30878:	mov	r8, r1
   3087c:	mov	r9, #0
   30880:	ldr	r4, [r5, #16]
   30884:	cmp	r4, #0
   30888:	bne	3089c <sd_bus_creds_has_bounding_cap@@Base+0x2f74>
   3088c:	b	30950 <sd_bus_creds_has_bounding_cap@@Base+0x3028>
   30890:	ldr	r4, [r4, #8]
   30894:	cmp	r4, #0
   30898:	beq	30950 <sd_bus_creds_has_bounding_cap@@Base+0x3028>
   3089c:	ldr	r3, [r4]
   308a0:	cmp	fp, r3
   308a4:	bne	30890 <sd_bus_creds_has_bounding_cap@@Base+0x2f68>
   308a8:	cmp	fp, #4
   308ac:	beq	30aa8 <sd_bus_creds_has_bounding_cap@@Base+0x3180>
   308b0:	sub	r2, fp, #10
   308b4:	sub	r3, fp, #4
   308b8:	cmp	r3, #4
   308bc:	cmphi	r2, #63	; 0x3f
   308c0:	bls	30a2c <sd_bus_creds_has_bounding_cap@@Base+0x3104>
   308c4:	ldr	r5, [r4, #16]
   308c8:	cmp	r5, #0
   308cc:	bne	308e0 <sd_bus_creds_has_bounding_cap@@Base+0x2fb8>
   308d0:	b	3099c <sd_bus_creds_has_bounding_cap@@Base+0x3074>
   308d4:	ldr	r5, [r5, #8]
   308d8:	cmp	r5, #0
   308dc:	beq	3099c <sd_bus_creds_has_bounding_cap@@Base+0x3074>
   308e0:	mov	r0, r5
   308e4:	mov	r1, fp
   308e8:	mov	r2, r7
   308ec:	mov	r3, r6
   308f0:	bl	2f63c <sd_bus_creds_has_bounding_cap@@Base+0x1d14>
   308f4:	cmp	r0, #0
   308f8:	beq	308d4 <sd_bus_creds_has_bounding_cap@@Base+0x2fac>
   308fc:	add	r9, r9, #1
   30900:	cmp	r9, sl
   30904:	beq	30a50 <sd_bus_creds_has_bounding_cap@@Base+0x3128>
   30908:	ldr	r3, [r5]
   3090c:	ldr	fp, [r8, #12]
   30910:	cmp	r3, #1
   30914:	ldrb	r7, [r8, #16]
   30918:	ldr	r6, [r8, #20]
   3091c:	bhi	30b48 <sd_bus_creds_has_bounding_cap@@Base+0x3220>
   30920:	sub	r3, fp, #3
   30924:	add	r8, r8, #12
   30928:	cmp	r3, #198	; 0xc6
   3092c:	bls	30880 <sd_bus_creds_has_bounding_cap@@Base+0x2f58>
   30930:	ldr	r0, [pc, #636]	; 30bb4 <sd_bus_creds_has_bounding_cap@@Base+0x328c>
   30934:	movw	r2, #455	; 0x1c7
   30938:	ldr	r1, [pc, #632]	; 30bb8 <sd_bus_creds_has_bounding_cap@@Base+0x3290>
   3093c:	ldr	r3, [pc, #632]	; 30bbc <sd_bus_creds_has_bounding_cap@@Base+0x3294>
   30940:	add	r0, pc, r0
   30944:	add	r1, pc, r1
   30948:	add	r3, pc, r3
   3094c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30950:	mov	r0, #1
   30954:	mov	r1, #28
   30958:	bl	2f9c <calloc@plt>
   3095c:	subs	r4, r0, #0
   30960:	beq	30abc <sd_bus_creds_has_bounding_cap@@Base+0x3194>
   30964:	str	fp, [r4]
   30968:	str	r5, [r4, #4]
   3096c:	ldr	r3, [r5, #16]
   30970:	cmp	r3, #0
   30974:	str	r3, [r4, #8]
   30978:	strne	r4, [r3, #12]
   3097c:	cmp	fp, #4
   30980:	str	r4, [r5, #16]
   30984:	beq	30b10 <sd_bus_creds_has_bounding_cap@@Base+0x31e8>
   30988:	sub	r2, fp, #10
   3098c:	sub	r3, fp, #4
   30990:	cmp	r3, #4
   30994:	cmphi	r2, #63	; 0x3f
   30998:	bls	30ac4 <sd_bus_creds_has_bounding_cap@@Base+0x319c>
   3099c:	mov	r0, #1
   309a0:	mov	r1, #28
   309a4:	bl	2f9c <calloc@plt>
   309a8:	subs	r5, r0, #0
   309ac:	beq	30ae0 <sd_bus_creds_has_bounding_cap@@Base+0x31b8>
   309b0:	cmp	r6, #0
   309b4:	mov	r3, #1
   309b8:	strb	r7, [r5, #24]
   309bc:	str	r3, [r5]
   309c0:	beq	309d8 <sd_bus_creds_has_bounding_cap@@Base+0x30b0>
   309c4:	mov	r0, r6
   309c8:	bl	341c <__strdup@plt>
   309cc:	cmp	r0, #0
   309d0:	str	r0, [r5, #20]
   309d4:	beq	30b08 <sd_bus_creds_has_bounding_cap@@Base+0x31e0>
   309d8:	str	r4, [r5, #4]
   309dc:	ldr	r0, [r4, #20]
   309e0:	cmp	r0, #0
   309e4:	beq	30af0 <sd_bus_creds_has_bounding_cap@@Base+0x31c8>
   309e8:	cmp	fp, #4
   309ec:	mov	r2, r5
   309f0:	moveq	r1, r7
   309f4:	ldrne	r1, [r5, #20]
   309f8:	bl	41c80 <sd_bus_creds_has_bounding_cap@@Base+0x14358>
   309fc:	cmp	r0, #0
   30a00:	bge	308fc <sd_bus_creds_has_bounding_cap@@Base+0x2fd4>
   30a04:	mov	r6, r0
   30a08:	mov	r0, r4
   30a0c:	bl	2f720 <sd_bus_creds_has_bounding_cap@@Base+0x1df8>
   30a10:	ldr	r0, [r5, #20]
   30a14:	bl	3080 <free@plt>
   30a18:	mov	r0, r5
   30a1c:	bl	3080 <free@plt>
   30a20:	mov	r0, r6
   30a24:	add	sp, sp, #12
   30a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30a2c:	ldr	r0, [r4, #20]
   30a30:	mov	r1, r6
   30a34:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   30a38:	mov	r5, r0
   30a3c:	cmp	r5, #0
   30a40:	beq	3099c <sd_bus_creds_has_bounding_cap@@Base+0x3074>
   30a44:	add	r9, r9, #1
   30a48:	cmp	r9, sl
   30a4c:	bne	30908 <sd_bus_creds_has_bounding_cap@@Base+0x2fe0>
   30a50:	ldr	r3, [r5]
   30a54:	cmp	r3, #1
   30a58:	bhi	30b68 <sd_bus_creds_has_bounding_cap@@Base+0x3240>
   30a5c:	mov	r0, #1
   30a60:	mov	r1, #28
   30a64:	bl	2f9c <calloc@plt>
   30a68:	subs	r3, r0, #0
   30a6c:	beq	30b88 <sd_bus_creds_has_bounding_cap@@Base+0x3260>
   30a70:	str	r5, [r3, #4]
   30a74:	mov	r2, #2
   30a78:	str	r2, [r3]
   30a7c:	mov	r0, #1
   30a80:	ldr	r2, [r5, #16]
   30a84:	cmp	r2, #0
   30a88:	str	r2, [r3, #8]
   30a8c:	strne	r3, [r2, #12]
   30a90:	ldr	r2, [sp]
   30a94:	str	r2, [r3, #20]
   30a98:	str	r3, [r2, #24]
   30a9c:	str	r3, [r5, #16]
   30aa0:	add	sp, sp, #12
   30aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30aa8:	ldr	r0, [r4, #20]
   30aac:	mov	r1, r7
   30ab0:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   30ab4:	mov	r5, r0
   30ab8:	b	30a3c <sd_bus_creds_has_bounding_cap@@Base+0x3114>
   30abc:	mvn	r6, #11
   30ac0:	b	30a20 <sd_bus_creds_has_bounding_cap@@Base+0x30f8>
   30ac4:	ldr	r3, [pc, #244]	; 30bc0 <sd_bus_creds_has_bounding_cap@@Base+0x3298>
   30ac8:	ldr	r2, [sp, #4]
   30acc:	ldr	r0, [r2, r3]
   30ad0:	bl	41b3c <sd_bus_creds_has_bounding_cap@@Base+0x14214>
   30ad4:	cmp	r0, #0
   30ad8:	str	r0, [r4, #20]
   30adc:	bne	3099c <sd_bus_creds_has_bounding_cap@@Base+0x3074>
   30ae0:	mov	r0, r4
   30ae4:	mvn	r6, #11
   30ae8:	bl	2f720 <sd_bus_creds_has_bounding_cap@@Base+0x1df8>
   30aec:	b	30a20 <sd_bus_creds_has_bounding_cap@@Base+0x30f8>
   30af0:	ldr	r3, [r4, #16]
   30af4:	cmp	r3, #0
   30af8:	str	r3, [r5, #8]
   30afc:	strne	r5, [r3, #12]
   30b00:	str	r5, [r4, #16]
   30b04:	b	308fc <sd_bus_creds_has_bounding_cap@@Base+0x2fd4>
   30b08:	mvn	r6, #11
   30b0c:	b	30a08 <sd_bus_creds_has_bounding_cap@@Base+0x30e0>
   30b10:	mov	r0, #0
   30b14:	bl	41b3c <sd_bus_creds_has_bounding_cap@@Base+0x14214>
   30b18:	cmp	r0, #0
   30b1c:	str	r0, [r4, #20]
   30b20:	bne	3099c <sd_bus_creds_has_bounding_cap@@Base+0x3074>
   30b24:	b	30ae0 <sd_bus_creds_has_bounding_cap@@Base+0x31b8>
   30b28:	ldr	r0, [pc, #148]	; 30bc4 <sd_bus_creds_has_bounding_cap@@Base+0x329c>
   30b2c:	movw	r2, #963	; 0x3c3
   30b30:	ldr	r1, [pc, #144]	; 30bc8 <sd_bus_creds_has_bounding_cap@@Base+0x32a0>
   30b34:	ldr	r3, [pc, #144]	; 30bcc <sd_bus_creds_has_bounding_cap@@Base+0x32a4>
   30b38:	add	r0, pc, r0
   30b3c:	add	r1, pc, r1
   30b40:	add	r3, pc, r3
   30b44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30b48:	ldr	r0, [pc, #128]	; 30bd0 <sd_bus_creds_has_bounding_cap@@Base+0x32a8>
   30b4c:	movw	r2, #454	; 0x1c6
   30b50:	ldr	r1, [pc, #124]	; 30bd4 <sd_bus_creds_has_bounding_cap@@Base+0x32ac>
   30b54:	ldr	r3, [pc, #124]	; 30bd8 <sd_bus_creds_has_bounding_cap@@Base+0x32b0>
   30b58:	add	r0, pc, r0
   30b5c:	add	r1, pc, r1
   30b60:	add	r3, pc, r3
   30b64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30b68:	ldr	r0, [pc, #108]	; 30bdc <sd_bus_creds_has_bounding_cap@@Base+0x32b4>
   30b6c:	movw	r2, #602	; 0x25a
   30b70:	ldr	r1, [pc, #104]	; 30be0 <sd_bus_creds_has_bounding_cap@@Base+0x32b8>
   30b74:	ldr	r3, [pc, #104]	; 30be4 <sd_bus_creds_has_bounding_cap@@Base+0x32bc>
   30b78:	add	r0, pc, r0
   30b7c:	add	r1, pc, r1
   30b80:	add	r3, pc, r3
   30b84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30b88:	mvn	r0, #11
   30b8c:	b	30a24 <sd_bus_creds_has_bounding_cap@@Base+0x30fc>
   30b90:	ldr	r0, [pc, #80]	; 30be8 <sd_bus_creds_has_bounding_cap@@Base+0x32c0>
   30b94:	mov	r2, #964	; 0x3c4
   30b98:	ldr	r1, [pc, #76]	; 30bec <sd_bus_creds_has_bounding_cap@@Base+0x32c4>
   30b9c:	ldr	r3, [pc, #76]	; 30bf0 <sd_bus_creds_has_bounding_cap@@Base+0x32c8>
   30ba0:	add	r0, pc, r0
   30ba4:	add	r1, pc, r1
   30ba8:	add	r3, pc, r3
   30bac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30bb0:	andeq	fp, r3, r4, asr #9
   30bb4:	andeq	pc, r1, r8, lsr #7
   30bb8:	andeq	pc, r1, r4, ror #3
   30bbc:	andeq	pc, r1, r4, ror r1	; <UNPREDICTABLE>
   30bc0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30bc4:	ldrdeq	r2, [r2], -r8
   30bc8:	andeq	lr, r1, ip, ror #31
   30bcc:	andeq	pc, r1, r8, asr #4
   30bd0:	andeq	pc, r1, r0, asr r1	; <UNPREDICTABLE>
   30bd4:	andeq	lr, r1, ip, asr #31
   30bd8:	andeq	lr, r1, ip, asr pc
   30bdc:	andeq	pc, r1, r0, lsr r1	; <UNPREDICTABLE>
   30be0:	andeq	lr, r1, ip, lsr #31
   30be4:	andeq	pc, r1, r8, lsl r2	; <UNPREDICTABLE>
   30be8:	andeq	fp, r1, r8, lsl #2
   30bec:	andeq	lr, r1, r4, lsl #31
   30bf0:	andeq	pc, r1, r0, ror #3
   30bf4:	cmp	r0, #0
   30bf8:	push	{r4, lr}
   30bfc:	beq	30c58 <sd_bus_creds_has_bounding_cap@@Base+0x3330>
   30c00:	cmp	r1, #0
   30c04:	beq	30c98 <sd_bus_creds_has_bounding_cap@@Base+0x3370>
   30c08:	ldr	r0, [r1, #24]
   30c0c:	cmp	r0, #0
   30c10:	popeq	{r4, pc}
   30c14:	ldr	r3, [r0]
   30c18:	cmp	r3, #2
   30c1c:	bne	30c78 <sd_bus_creds_has_bounding_cap@@Base+0x3350>
   30c20:	mov	r3, #0
   30c24:	str	r3, [r1, #24]
   30c28:	ldr	r4, [r0, #4]
   30c2c:	bl	2f3b8 <sd_bus_creds_has_bounding_cap@@Base+0x1a90>
   30c30:	b	30c48 <sd_bus_creds_has_bounding_cap@@Base+0x3320>
   30c34:	mov	r0, r4
   30c38:	ldr	r4, [r4, #4]
   30c3c:	bl	2f720 <sd_bus_creds_has_bounding_cap@@Base+0x1df8>
   30c40:	cmp	r0, #0
   30c44:	beq	30c50 <sd_bus_creds_has_bounding_cap@@Base+0x3328>
   30c48:	cmp	r4, #0
   30c4c:	bne	30c34 <sd_bus_creds_has_bounding_cap@@Base+0x330c>
   30c50:	mov	r0, #1
   30c54:	pop	{r4, pc}
   30c58:	ldr	r0, [pc, #88]	; 30cb8 <sd_bus_creds_has_bounding_cap@@Base+0x3390>
   30c5c:	mov	r2, #984	; 0x3d8
   30c60:	ldr	r1, [pc, #84]	; 30cbc <sd_bus_creds_has_bounding_cap@@Base+0x3394>
   30c64:	ldr	r3, [pc, #84]	; 30cc0 <sd_bus_creds_has_bounding_cap@@Base+0x3398>
   30c68:	add	r0, pc, r0
   30c6c:	add	r1, pc, r1
   30c70:	add	r3, pc, r3
   30c74:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30c78:	ldr	r0, [pc, #68]	; 30cc4 <sd_bus_creds_has_bounding_cap@@Base+0x339c>
   30c7c:	movw	r2, #991	; 0x3df
   30c80:	ldr	r1, [pc, #64]	; 30cc8 <sd_bus_creds_has_bounding_cap@@Base+0x33a0>
   30c84:	ldr	r3, [pc, #64]	; 30ccc <sd_bus_creds_has_bounding_cap@@Base+0x33a4>
   30c88:	add	r0, pc, r0
   30c8c:	add	r1, pc, r1
   30c90:	add	r3, pc, r3
   30c94:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30c98:	ldr	r0, [pc, #48]	; 30cd0 <sd_bus_creds_has_bounding_cap@@Base+0x33a8>
   30c9c:	movw	r2, #985	; 0x3d9
   30ca0:	ldr	r1, [pc, #44]	; 30cd4 <sd_bus_creds_has_bounding_cap@@Base+0x33ac>
   30ca4:	ldr	r3, [pc, #44]	; 30cd8 <sd_bus_creds_has_bounding_cap@@Base+0x33b0>
   30ca8:	add	r0, pc, r0
   30cac:	add	r1, pc, r1
   30cb0:	add	r3, pc, r3
   30cb4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30cb8:	andeq	r2, r2, r8, lsr #27
   30cbc:			; <UNDEFINED> instruction: 0x0001eebc
   30cc0:	andeq	lr, r1, r4, lsl #29
   30cc4:	andeq	pc, r1, r8, ror r0	; <UNPREDICTABLE>
   30cc8:	muleq	r1, ip, lr
   30ccc:	andeq	lr, r1, r4, ror #28
   30cd0:	andeq	fp, r1, r0
   30cd4:	andeq	lr, r1, ip, ror lr
   30cd8:	andeq	lr, r1, r4, asr #28
   30cdc:	ldr	r3, [pc, #244]	; 30dd8 <sd_bus_creds_has_bounding_cap@@Base+0x34b0>
   30ce0:	ldr	r2, [pc, #244]	; 30ddc <sd_bus_creds_has_bounding_cap@@Base+0x34b4>
   30ce4:	add	r3, pc, r3
   30ce8:	push	{r4, r5, r6, lr}
   30cec:	subs	r4, r0, #0
   30cf0:	ldr	r6, [r3, r2]
   30cf4:	sub	sp, sp, #16
   30cf8:	ldr	r3, [r6]
   30cfc:	str	r3, [sp, #12]
   30d00:	beq	30d44 <sd_bus_creds_has_bounding_cap@@Base+0x341c>
   30d04:	ldr	r3, [r4]
   30d08:	sub	r2, r3, #10
   30d0c:	sub	r3, r3, #4
   30d10:	cmp	r3, #4
   30d14:	cmphi	r2, #63	; 0x3f
   30d18:	bhi	30d24 <sd_bus_creds_has_bounding_cap@@Base+0x33fc>
   30d1c:	b	30d5c <sd_bus_creds_has_bounding_cap@@Base+0x3434>
   30d20:	bl	30cdc <sd_bus_creds_has_bounding_cap@@Base+0x33b4>
   30d24:	ldr	r0, [r4, #16]
   30d28:	cmp	r0, #0
   30d2c:	bne	30d20 <sd_bus_creds_has_bounding_cap@@Base+0x33f8>
   30d30:	ldr	r3, [r4]
   30d34:	cmp	r3, #0
   30d38:	beq	30d44 <sd_bus_creds_has_bounding_cap@@Base+0x341c>
   30d3c:	mov	r0, r4
   30d40:	bl	2f3b8 <sd_bus_creds_has_bounding_cap@@Base+0x1a90>
   30d44:	ldr	r2, [sp, #12]
   30d48:	ldr	r3, [r6]
   30d4c:	cmp	r2, r3
   30d50:	bne	30dd4 <sd_bus_creds_has_bounding_cap@@Base+0x34ac>
   30d54:	add	sp, sp, #16
   30d58:	pop	{r4, r5, r6, pc}
   30d5c:	add	r5, sp, #4
   30d60:	mov	r3, #0
   30d64:	mov	r2, r3
   30d68:	ldr	r0, [r4, #20]
   30d6c:	mov	r1, r5
   30d70:	str	r3, [sp, #8]
   30d74:	mvn	r3, #1
   30d78:	str	r3, [sp, #4]
   30d7c:	bl	41aa4 <sd_bus_creds_has_bounding_cap@@Base+0x1417c>
   30d80:	cmp	r0, #0
   30d84:	beq	30da4 <sd_bus_creds_has_bounding_cap@@Base+0x347c>
   30d88:	bl	30cdc <sd_bus_creds_has_bounding_cap@@Base+0x33b4>
   30d8c:	ldr	r0, [r4, #20]
   30d90:	mov	r1, r5
   30d94:	mov	r2, #0
   30d98:	bl	41aa4 <sd_bus_creds_has_bounding_cap@@Base+0x1417c>
   30d9c:	cmp	r0, #0
   30da0:	bne	30d88 <sd_bus_creds_has_bounding_cap@@Base+0x3460>
   30da4:	ldr	r0, [r4, #20]
   30da8:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   30dac:	cmp	r0, #0
   30db0:	beq	30d24 <sd_bus_creds_has_bounding_cap@@Base+0x33fc>
   30db4:	ldr	r0, [pc, #36]	; 30de0 <sd_bus_creds_has_bounding_cap@@Base+0x34b8>
   30db8:	movw	r2, #1060	; 0x424
   30dbc:	ldr	r1, [pc, #32]	; 30de4 <sd_bus_creds_has_bounding_cap@@Base+0x34bc>
   30dc0:	ldr	r3, [pc, #32]	; 30de8 <sd_bus_creds_has_bounding_cap@@Base+0x34c0>
   30dc4:	add	r0, pc, r0
   30dc8:	add	r1, pc, r1
   30dcc:	add	r3, pc, r3
   30dd0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30dd4:	bl	314c <__stack_chk_fail@plt>
   30dd8:	andeq	fp, r3, r4, lsl r0
   30ddc:	andeq	r0, r0, r8, lsr #5
   30de0:	andeq	lr, r1, r8, lsr #28
   30de4:	andeq	lr, r1, r0, ror #26
   30de8:	andeq	lr, r1, ip, lsr #31
   30dec:	ldr	ip, [pc, #596]	; 31048 <sd_bus_creds_has_bounding_cap@@Base+0x3720>
   30df0:	cmp	r1, #0
   30df4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30df8:	add	ip, pc, ip
   30dfc:	ldr	r6, [pc, #584]	; 3104c <sd_bus_creds_has_bounding_cap@@Base+0x3724>
   30e00:	sub	sp, sp, #60	; 0x3c
   30e04:	str	r3, [sp, #8]
   30e08:	str	r0, [sp, #20]
   30e0c:	str	r2, [sp, #32]
   30e10:	ldr	r6, [ip, r6]
   30e14:	ldr	r3, [r6]
   30e18:	str	r6, [sp, #36]	; 0x24
   30e1c:	str	r3, [sp, #52]	; 0x34
   30e20:	beq	30fe4 <sd_bus_creds_has_bounding_cap@@Base+0x36bc>
   30e24:	ldr	r7, [sp, #32]
   30e28:	cmp	r7, #0
   30e2c:	beq	30fc4 <sd_bus_creds_has_bounding_cap@@Base+0x369c>
   30e30:	lsl	r1, r1, #3
   30e34:	mov	r3, #0
   30e38:	mov	r2, r1
   30e3c:	cmp	r3, #0
   30e40:	cmpeq	r2, #1
   30e44:	bls	30fbc <sd_bus_creds_has_bounding_cap@@Base+0x3694>
   30e48:	clz	r1, r1
   30e4c:	add	r8, r1, #32
   30e50:	eor	r8, r8, #63	; 0x3f
   30e54:	add	r8, r8, #7
   30e58:	lsr	r8, r8, #3
   30e5c:	cmp	r8, #8
   30e60:	bhi	31028 <sd_bus_creds_has_bounding_cap@@Base+0x3700>
   30e64:	ldr	sl, [sp, #32]
   30e68:	mul	r1, sl, r8
   30e6c:	cmp	r1, #64	; 0x40
   30e70:	bhi	31008 <sd_bus_creds_has_bounding_cap@@Base+0x36e0>
   30e74:	mov	r9, #0
   30e78:	ldr	ip, [pc, #464]	; 31050 <sd_bus_creds_has_bounding_cap@@Base+0x3728>
   30e7c:	subs	sl, r2, #1
   30e80:	mov	r0, r9
   30e84:	mov	r1, r9
   30e88:	sbc	fp, r3, #0
   30e8c:	add	ip, pc, ip
   30e90:	strd	sl, [sp, #24]
   30e94:	str	ip, [sp, #16]
   30e98:	add	fp, sp, #44	; 0x2c
   30e9c:	str	fp, [sp, #12]
   30ea0:	cmp	r8, #0
   30ea4:	beq	30fa8 <sd_bus_creds_has_bounding_cap@@Base+0x3680>
   30ea8:	mov	sl, #0
   30eac:	mov	r6, #0
   30eb0:	mov	r7, #0
   30eb4:	b	30ef0 <sd_bus_creds_has_bounding_cap@@Base+0x35c8>
   30eb8:	rsb	r3, r1, #8
   30ebc:	sub	r1, r1, #1
   30ec0:	add	r2, sp, #56	; 0x38
   30ec4:	lsl	r5, r7, #8
   30ec8:	add	r3, r2, r3
   30ecc:	add	sl, sl, #1
   30ed0:	orr	r5, r5, r6, lsr #24
   30ed4:	lsl	r4, r6, #8
   30ed8:	cmp	sl, r8
   30edc:	ldrb	r6, [r3, #-12]
   30ee0:	mov	r7, #0
   30ee4:	orr	r7, r7, r5
   30ee8:	orr	r6, r6, r4
   30eec:	beq	30f24 <sd_bus_creds_has_bounding_cap@@Base+0x35fc>
   30ef0:	cmp	r1, #0
   30ef4:	bne	30eb8 <sd_bus_creds_has_bounding_cap@@Base+0x3590>
   30ef8:	ldr	ip, [sp, #16]
   30efc:	add	fp, r0, #1
   30f00:	ldr	r1, [sp, #8]
   30f04:	add	r3, ip, r0, lsl #4
   30f08:	ldr	r2, [sp, #96]	; 0x60
   30f0c:	add	r0, sp, #44	; 0x2c
   30f10:	bl	42368 <sd_bus_creds_has_bounding_cap@@Base+0x14a40>
   30f14:	mov	r0, fp
   30f18:	mov	r1, #7
   30f1c:	mov	r3, #0
   30f20:	b	30ec0 <sd_bus_creds_has_bounding_cap@@Base+0x3598>
   30f24:	ldrd	sl, [sp, #24]
   30f28:	mov	ip, #1
   30f2c:	and	r6, r6, sl
   30f30:	and	r3, r6, #63	; 0x3f
   30f34:	sub	r2, r3, #32
   30f38:	lsr	r6, r6, #6
   30f3c:	lsl	r2, ip, r2
   30f40:	str	r2, [sp, #4]
   30f44:	ldr	r7, [sp, #4]
   30f48:	lsl	r6, r6, #3
   30f4c:	rsb	r2, r3, #32
   30f50:	lsl	r3, ip, r3
   30f54:	orr	r2, r7, ip, lsr r2
   30f58:	str	r3, [sp]
   30f5c:	str	r2, [sp, #4]
   30f60:	ldr	fp, [sp, #20]
   30f64:	add	r9, r9, #1
   30f68:	ldr	ip, [sp, #32]
   30f6c:	ldrd	r2, [fp, r6]
   30f70:	cmp	r9, ip
   30f74:	ldrd	sl, [sp]
   30f78:	orr	r3, r3, fp
   30f7c:	ldr	fp, [sp, #20]
   30f80:	orr	r2, r2, sl
   30f84:	strd	r2, [fp, r6]
   30f88:	bne	30ea0 <sd_bus_creds_has_bounding_cap@@Base+0x3578>
   30f8c:	ldr	ip, [sp, #36]	; 0x24
   30f90:	ldr	r2, [sp, #52]	; 0x34
   30f94:	ldr	r3, [ip]
   30f98:	cmp	r2, r3
   30f9c:	bne	31004 <sd_bus_creds_has_bounding_cap@@Base+0x36dc>
   30fa0:	add	sp, sp, #60	; 0x3c
   30fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30fa8:	mov	sl, #1
   30fac:	mov	fp, #0
   30fb0:	mov	r6, r8
   30fb4:	strd	sl, [sp]
   30fb8:	b	30f60 <sd_bus_creds_has_bounding_cap@@Base+0x3638>
   30fbc:	mov	r8, #0
   30fc0:	b	30e74 <sd_bus_creds_has_bounding_cap@@Base+0x354c>
   30fc4:	ldr	r0, [pc, #136]	; 31054 <sd_bus_creds_has_bounding_cap@@Base+0x372c>
   30fc8:	mov	r2, #54	; 0x36
   30fcc:	ldr	r1, [pc, #132]	; 31058 <sd_bus_creds_has_bounding_cap@@Base+0x3730>
   30fd0:	ldr	r3, [pc, #132]	; 3105c <sd_bus_creds_has_bounding_cap@@Base+0x3734>
   30fd4:	add	r0, pc, r0
   30fd8:	add	r1, pc, r1
   30fdc:	add	r3, pc, r3
   30fe0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   30fe4:	ldr	r0, [pc, #116]	; 31060 <sd_bus_creds_has_bounding_cap@@Base+0x3738>
   30fe8:	mov	r2, #53	; 0x35
   30fec:	ldr	r1, [pc, #112]	; 31064 <sd_bus_creds_has_bounding_cap@@Base+0x373c>
   30ff0:	ldr	r3, [pc, #112]	; 31068 <sd_bus_creds_has_bounding_cap@@Base+0x3740>
   30ff4:	add	r0, pc, r0
   30ff8:	add	r1, pc, r1
   30ffc:	add	r3, pc, r3
   31000:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31004:	bl	314c <__stack_chk_fail@plt>
   31008:	ldr	r0, [pc, #92]	; 3106c <sd_bus_creds_has_bounding_cap@@Base+0x3744>
   3100c:	mov	r2, #67	; 0x43
   31010:	ldr	r1, [pc, #88]	; 31070 <sd_bus_creds_has_bounding_cap@@Base+0x3748>
   31014:	ldr	r3, [pc, #88]	; 31074 <sd_bus_creds_has_bounding_cap@@Base+0x374c>
   31018:	add	r0, pc, r0
   3101c:	add	r1, pc, r1
   31020:	add	r3, pc, r3
   31024:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31028:	ldr	r0, [pc, #72]	; 31078 <sd_bus_creds_has_bounding_cap@@Base+0x3750>
   3102c:	mov	r2, #62	; 0x3e
   31030:	ldr	r1, [pc, #68]	; 3107c <sd_bus_creds_has_bounding_cap@@Base+0x3754>
   31034:	ldr	r3, [pc, #68]	; 31080 <sd_bus_creds_has_bounding_cap@@Base+0x3758>
   31038:	add	r0, pc, r0
   3103c:	add	r1, pc, r1
   31040:	add	r3, pc, r3
   31044:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31048:	andeq	sl, r3, r0, lsl #30
   3104c:	andeq	r0, r0, r8, lsr #5
   31050:	andeq	lr, r1, ip, lsr pc
   31054:			; <UNDEFINED> instruction: 0x0001eebc
   31058:	muleq	r1, r4, lr
   3105c:	andeq	lr, r1, r8, lsl pc
   31060:	andeq	ip, r1, ip, ror #26
   31064:	andeq	lr, r1, r4, ror lr
   31068:	strdeq	lr, [r1], -r8
   3106c:	muleq	r1, r8, lr
   31070:	andeq	lr, r1, r0, asr lr
   31074:	ldrdeq	lr, [r1], -r4
   31078:	andeq	lr, r1, r0, ror #28
   3107c:	andeq	lr, r1, r0, lsr lr
   31080:			; <UNDEFINED> instruction: 0x0001eeb4
   31084:	ldr	ip, [pc, #292]	; 311b0 <sd_bus_creds_has_bounding_cap@@Base+0x3888>
   31088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3108c:	subs	r8, r0, #0
   31090:	add	fp, sp, #32
   31094:	ldr	r0, [pc, #280]	; 311b4 <sd_bus_creds_has_bounding_cap@@Base+0x388c>
   31098:	sub	sp, sp, #20
   3109c:	add	ip, pc, ip
   310a0:	mov	r5, r3
   310a4:	mov	r3, ip
   310a8:	mov	r7, r1
   310ac:	ldr	r6, [ip, r0]
   310b0:	mov	r9, r2
   310b4:	ldr	r4, [fp, #4]
   310b8:	ldr	r3, [r6]
   310bc:	str	r3, [fp, #-40]	; 0xffffffd8
   310c0:	beq	3114c <sd_bus_creds_has_bounding_cap@@Base+0x3824>
   310c4:	cmp	r5, #0
   310c8:	beq	31190 <sd_bus_creds_has_bounding_cap@@Base+0x3868>
   310cc:	cmp	r4, #0
   310d0:	beq	31170 <sd_bus_creds_has_bounding_cap@@Base+0x3848>
   310d4:	mov	r0, r5
   310d8:	bl	33a4 <strlen@plt>
   310dc:	mov	sl, r0
   310e0:	mov	r0, r4
   310e4:	bl	33a4 <strlen@plt>
   310e8:	mov	r1, r5
   310ec:	add	r5, r0, sl
   310f0:	add	r3, r5, #16
   310f4:	add	r5, r5, #1
   310f8:	bic	r3, r3, #7
   310fc:	sub	sp, sp, r3
   31100:	add	sl, sp, #8
   31104:	mov	r0, sl
   31108:	bl	3140 <stpcpy@plt>
   3110c:	mov	r3, #58	; 0x3a
   31110:	mov	r1, r4
   31114:	strb	r3, [r0], #1
   31118:	bl	3260 <strcpy@plt>
   3111c:	mov	r3, sl
   31120:	mov	r2, r9
   31124:	mov	r0, r8
   31128:	str	r5, [sp]
   3112c:	mov	r1, r7
   31130:	bl	30dec <sd_bus_creds_has_bounding_cap@@Base+0x34c4>
   31134:	ldr	r2, [fp, #-40]	; 0xffffffd8
   31138:	ldr	r3, [r6]
   3113c:	cmp	r2, r3
   31140:	bne	3116c <sd_bus_creds_has_bounding_cap@@Base+0x3844>
   31144:	sub	sp, fp, #32
   31148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3114c:	ldr	r0, [pc, #100]	; 311b8 <sd_bus_creds_has_bounding_cap@@Base+0x3890>
   31150:	mov	r2, #94	; 0x5e
   31154:	ldr	r1, [pc, #96]	; 311bc <sd_bus_creds_has_bounding_cap@@Base+0x3894>
   31158:	ldr	r3, [pc, #96]	; 311c0 <sd_bus_creds_has_bounding_cap@@Base+0x3898>
   3115c:	add	r0, pc, r0
   31160:	add	r1, pc, r1
   31164:	add	r3, pc, r3
   31168:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3116c:	bl	314c <__stack_chk_fail@plt>
   31170:	ldr	r0, [pc, #76]	; 311c4 <sd_bus_creds_has_bounding_cap@@Base+0x389c>
   31174:	mov	r2, #96	; 0x60
   31178:	ldr	r1, [pc, #72]	; 311c8 <sd_bus_creds_has_bounding_cap@@Base+0x38a0>
   3117c:	ldr	r3, [pc, #72]	; 311cc <sd_bus_creds_has_bounding_cap@@Base+0x38a4>
   31180:	add	r0, pc, r0
   31184:	add	r1, pc, r1
   31188:	add	r3, pc, r3
   3118c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31190:	ldr	r0, [pc, #56]	; 311d0 <sd_bus_creds_has_bounding_cap@@Base+0x38a8>
   31194:	mov	r2, #95	; 0x5f
   31198:	ldr	r1, [pc, #52]	; 311d4 <sd_bus_creds_has_bounding_cap@@Base+0x38ac>
   3119c:	ldr	r3, [pc, #52]	; 311d8 <sd_bus_creds_has_bounding_cap@@Base+0x38b0>
   311a0:	add	r0, pc, r0
   311a4:	add	r1, pc, r1
   311a8:	add	r3, pc, r3
   311ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   311b0:	andeq	sl, r3, ip, asr ip
   311b4:	andeq	r0, r0, r8, lsr #5
   311b8:	andeq	lr, r1, ip, lsl #27
   311bc:	andeq	lr, r1, ip, lsl #26
   311c0:	andeq	lr, r1, r4, ror #25
   311c4:	ldrdeq	sl, [r1], -r4
   311c8:	andeq	lr, r1, r8, ror #25
   311cc:	andeq	lr, r1, r0, asr #25
   311d0:	andeq	lr, r1, r0, asr sp
   311d4:	andeq	lr, r1, r8, asr #25
   311d8:	andeq	lr, r1, r0, lsr #25
   311dc:	ldr	ip, [pc, #352]	; 31344 <sd_bus_creds_has_bounding_cap@@Base+0x3a1c>
   311e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   311e4:	subs	r7, r0, #0
   311e8:	add	fp, sp, #32
   311ec:	ldr	r0, [pc, #340]	; 31348 <sd_bus_creds_has_bounding_cap@@Base+0x3a20>
   311f0:	sub	sp, sp, #28
   311f4:	add	ip, pc, ip
   311f8:	mov	r5, r3
   311fc:	mov	r3, ip
   31200:	mov	r8, r1
   31204:	ldr	r0, [ip, r0]
   31208:	mov	r9, r2
   3120c:	ldr	r4, [fp, #4]
   31210:	ldrb	r6, [fp, #8]
   31214:	ldr	r3, [r0]
   31218:	str	r0, [fp, #-48]	; 0xffffffd0
   3121c:	str	r3, [fp, #-40]	; 0xffffffd8
   31220:	beq	312e0 <sd_bus_creds_has_bounding_cap@@Base+0x39b8>
   31224:	cmp	r5, #0
   31228:	beq	31324 <sd_bus_creds_has_bounding_cap@@Base+0x39fc>
   3122c:	cmp	r4, #0
   31230:	beq	31304 <sd_bus_creds_has_bounding_cap@@Base+0x39dc>
   31234:	mov	r0, r5
   31238:	bl	33a4 <strlen@plt>
   3123c:	mov	sl, r0
   31240:	mov	r0, r4
   31244:	bl	33a4 <strlen@plt>
   31248:	mov	r1, r5
   3124c:	add	r0, sl, r0
   31250:	add	r3, r0, #16
   31254:	bic	r3, r3, #7
   31258:	sub	sp, sp, r3
   3125c:	add	r5, sp, #8
   31260:	mov	r0, r5
   31264:	bl	3140 <stpcpy@plt>
   31268:	mov	r1, r4
   3126c:	mov	r3, #58	; 0x3a
   31270:	mov	r4, r0
   31274:	strb	r3, [r4], #1
   31278:	mov	r0, r4
   3127c:	bl	3260 <strcpy@plt>
   31280:	b	312a4 <sd_bus_creds_has_bounding_cap@@Base+0x397c>
   31284:	strb	r3, [r0]
   31288:	mov	r1, r8
   3128c:	rsb	r3, r5, r0
   31290:	mov	r2, r9
   31294:	str	r3, [sp]
   31298:	mov	r0, r7
   3129c:	mov	r3, r5
   312a0:	bl	30dec <sd_bus_creds_has_bounding_cap@@Base+0x34c4>
   312a4:	mov	r0, r4
   312a8:	mov	r1, r6
   312ac:	bl	356c <strrchr@plt>
   312b0:	cmp	r0, #0
   312b4:	cmpne	r4, r0
   312b8:	movne	r3, #0
   312bc:	moveq	r3, #1
   312c0:	bne	31284 <sd_bus_creds_has_bounding_cap@@Base+0x395c>
   312c4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   312c8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   312cc:	ldr	r3, [r1]
   312d0:	cmp	r2, r3
   312d4:	bne	31300 <sd_bus_creds_has_bounding_cap@@Base+0x39d8>
   312d8:	sub	sp, fp, #32
   312dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   312e0:	ldr	r0, [pc, #100]	; 3134c <sd_bus_creds_has_bounding_cap@@Base+0x3a24>
   312e4:	mov	r2, #109	; 0x6d
   312e8:	ldr	r1, [pc, #96]	; 31350 <sd_bus_creds_has_bounding_cap@@Base+0x3a28>
   312ec:	ldr	r3, [pc, #96]	; 31354 <sd_bus_creds_has_bounding_cap@@Base+0x3a2c>
   312f0:	add	r0, pc, r0
   312f4:	add	r1, pc, r1
   312f8:	add	r3, pc, r3
   312fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31300:	bl	314c <__stack_chk_fail@plt>
   31304:	ldr	r0, [pc, #76]	; 31358 <sd_bus_creds_has_bounding_cap@@Base+0x3a30>
   31308:	mov	r2, #111	; 0x6f
   3130c:	ldr	r1, [pc, #72]	; 3135c <sd_bus_creds_has_bounding_cap@@Base+0x3a34>
   31310:	ldr	r3, [pc, #72]	; 31360 <sd_bus_creds_has_bounding_cap@@Base+0x3a38>
   31314:	add	r0, pc, r0
   31318:	add	r1, pc, r1
   3131c:	add	r3, pc, r3
   31320:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31324:	ldr	r0, [pc, #56]	; 31364 <sd_bus_creds_has_bounding_cap@@Base+0x3a3c>
   31328:	mov	r2, #110	; 0x6e
   3132c:	ldr	r1, [pc, #52]	; 31368 <sd_bus_creds_has_bounding_cap@@Base+0x3a40>
   31330:	ldr	r3, [pc, #52]	; 3136c <sd_bus_creds_has_bounding_cap@@Base+0x3a44>
   31334:	add	r0, pc, r0
   31338:	add	r1, pc, r1
   3133c:	add	r3, pc, r3
   31340:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31344:	andeq	sl, r3, r4, lsl #22
   31348:	andeq	r0, r0, r8, lsr #5
   3134c:	strdeq	lr, [r1], -r8
   31350:	andeq	lr, r1, r8, ror fp
   31354:	andeq	lr, r1, r0, ror #22
   31358:	andeq	sl, r1, r0, asr #10
   3135c:	andeq	lr, r1, r4, asr fp
   31360:	andeq	lr, r1, ip, lsr fp
   31364:			; <UNDEFINED> instruction: 0x0001ebbc
   31368:	andeq	lr, r1, r4, lsr fp
   3136c:	andeq	lr, r1, ip, lsl fp
   31370:	cmp	r0, #0
   31374:	bxeq	lr
   31378:	cmp	r1, #0
   3137c:	beq	313bc <sd_bus_creds_has_bounding_cap@@Base+0x3a94>
   31380:	lsl	r0, r0, #3
   31384:	mov	r3, #0
   31388:	mov	r2, r0
   3138c:	cmp	r3, #0
   31390:	cmpeq	r2, #1
   31394:	bls	313d8 <sd_bus_creds_has_bounding_cap@@Base+0x3ab0>
   31398:	clz	r0, r0
   3139c:	add	r0, r0, #32
   313a0:	eor	r0, r0, #63	; 0x3f
   313a4:	add	r0, r0, #7
   313a8:	lsr	r0, r0, #3
   313ac:	cmp	r0, #8
   313b0:	bls	313c4 <sd_bus_creds_has_bounding_cap@@Base+0x3a9c>
   313b4:	mov	r0, #0
   313b8:	bx	lr
   313bc:	mov	r0, r1
   313c0:	bx	lr
   313c4:	mul	r0, r1, r0
   313c8:	cmp	r0, #64	; 0x40
   313cc:	movhi	r0, #0
   313d0:	movls	r0, #1
   313d4:	bx	lr
   313d8:	mov	r0, #1
   313dc:	bx	lr
   313e0:	ldr	ip, [pc, #364]	; 31554 <sd_bus_creds_has_bounding_cap@@Base+0x3c2c>
   313e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   313e8:	subs	r5, r0, #0
   313ec:	ldr	r0, [pc, #356]	; 31558 <sd_bus_creds_has_bounding_cap@@Base+0x3c30>
   313f0:	add	ip, pc, ip
   313f4:	mov	r9, r3
   313f8:	sub	sp, sp, #16
   313fc:	mov	r4, r2
   31400:	mov	r7, r1
   31404:	ldr	r6, [ip, r0]
   31408:	mov	r2, ip
   3140c:	ldr	r8, [sp, #48]	; 0x30
   31410:	ldr	r3, [r6]
   31414:	str	r3, [sp, #12]
   31418:	beq	31514 <sd_bus_creds_has_bounding_cap@@Base+0x3bec>
   3141c:	cmp	r1, #0
   31420:	beq	314f4 <sd_bus_creds_has_bounding_cap@@Base+0x3bcc>
   31424:	cmp	r4, #0
   31428:	beq	31534 <sd_bus_creds_has_bounding_cap@@Base+0x3c0c>
   3142c:	ldr	r2, [r4, #16]
   31430:	ldr	r3, [r4, #-24]	; 0xffffffe8
   31434:	cmp	r2, #0
   31438:	str	r3, [sp, #8]
   3143c:	beq	314b4 <sd_bus_creds_has_bounding_cap@@Base+0x3b8c>
   31440:	sub	sl, r4, #32
   31444:	mov	r0, sl
   31448:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   3144c:	add	ip, sp, #16
   31450:	mov	r1, r7
   31454:	ldr	r3, [ip, #-8]!
   31458:	str	r3, [r5, #1028]	; 0x404
   3145c:	str	r0, [r5, #1020]	; 0x3fc
   31460:	mov	r0, r5
   31464:	ldr	r2, [r4, #4]
   31468:	str	ip, [sp]
   3146c:	str	r8, [sp, #4]
   31470:	ldr	ip, [r4, #16]
   31474:	blx	ip
   31478:	mov	r3, #0
   3147c:	str	r3, [r5, #1028]	; 0x404
   31480:	mov	r4, r0
   31484:	mov	r0, sl
   31488:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   3148c:	cmp	r4, #0
   31490:	str	r0, [r5, #1020]	; 0x3fc
   31494:	movlt	r0, r4
   31498:	blt	314c8 <sd_bus_creds_has_bounding_cap@@Base+0x3ba0>
   3149c:	mov	r0, r8
   314a0:	bl	199f0 <strspn@plt+0x162e0>
   314a4:	cmp	r0, #0
   314a8:	bne	314e0 <sd_bus_creds_has_bounding_cap@@Base+0x3bb8>
   314ac:	cmp	r4, #0
   314b0:	beq	314c8 <sd_bus_creds_has_bounding_cap@@Base+0x3ba0>
   314b4:	cmp	r9, #0
   314b8:	moveq	r0, #1
   314bc:	ldrne	r3, [sp, #8]
   314c0:	movne	r0, #1
   314c4:	strne	r3, [r9]
   314c8:	ldr	r2, [sp, #12]
   314cc:	ldr	r3, [r6]
   314d0:	cmp	r2, r3
   314d4:	bne	314f0 <sd_bus_creds_has_bounding_cap@@Base+0x3bc8>
   314d8:	add	sp, sp, #16
   314dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   314e0:	mov	r0, r8
   314e4:	bl	19b24 <strspn@plt+0x16414>
   314e8:	rsb	r0, r0, #0
   314ec:	b	314c8 <sd_bus_creds_has_bounding_cap@@Base+0x3ba0>
   314f0:	bl	314c <__stack_chk_fail@plt>
   314f4:	ldr	r0, [pc, #96]	; 3155c <sd_bus_creds_has_bounding_cap@@Base+0x3c34>
   314f8:	mov	r2, #45	; 0x2d
   314fc:	ldr	r1, [pc, #92]	; 31560 <sd_bus_creds_has_bounding_cap@@Base+0x3c38>
   31500:	ldr	r3, [pc, #92]	; 31564 <sd_bus_creds_has_bounding_cap@@Base+0x3c3c>
   31504:	add	r0, pc, r0
   31508:	add	r1, pc, r1
   3150c:	add	r3, pc, r3
   31510:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31514:	ldr	r0, [pc, #76]	; 31568 <sd_bus_creds_has_bounding_cap@@Base+0x3c40>
   31518:	mov	r2, #44	; 0x2c
   3151c:	ldr	r1, [pc, #72]	; 3156c <sd_bus_creds_has_bounding_cap@@Base+0x3c44>
   31520:	ldr	r3, [pc, #72]	; 31570 <sd_bus_creds_has_bounding_cap@@Base+0x3c48>
   31524:	add	r0, pc, r0
   31528:	add	r1, pc, r1
   3152c:	add	r3, pc, r3
   31530:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31534:	ldr	r0, [pc, #56]	; 31574 <sd_bus_creds_has_bounding_cap@@Base+0x3c4c>
   31538:	mov	r2, #46	; 0x2e
   3153c:	ldr	r1, [pc, #52]	; 31578 <sd_bus_creds_has_bounding_cap@@Base+0x3c50>
   31540:	ldr	r3, [pc, #52]	; 3157c <sd_bus_creds_has_bounding_cap@@Base+0x3c54>
   31544:	add	r0, pc, r0
   31548:	add	r1, pc, r1
   3154c:	add	r3, pc, r3
   31550:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31554:	andeq	sl, r3, r8, lsl #18
   31558:	andeq	r0, r0, r8, lsr #5
   3155c:	andeq	ip, r1, r8, lsl r5
   31560:	andeq	lr, r1, r4, lsl #23
   31564:	andeq	lr, r1, ip, ror sl
   31568:	andeq	ip, r1, r0, lsr #25
   3156c:	andeq	lr, r1, r4, ror #22
   31570:	andeq	lr, r1, ip, asr sl
   31574:	andeq	r4, r2, ip, ror #26
   31578:	andeq	lr, r1, r4, asr #22
   3157c:	andeq	lr, r1, ip, lsr sl
   31580:	ldr	ip, [pc, #432]	; 31738 <sd_bus_creds_has_bounding_cap@@Base+0x3e10>
   31584:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31588:	subs	r8, r0, #0
   3158c:	ldr	r0, [pc, #424]	; 3173c <sd_bus_creds_has_bounding_cap@@Base+0x3e14>
   31590:	add	ip, pc, ip
   31594:	mov	r6, r3
   31598:	sub	sp, sp, #24
   3159c:	mov	r7, r2
   315a0:	ldr	r4, [ip, r0]
   315a4:	ldr	r3, [r4]
   315a8:	str	r3, [sp, #20]
   315ac:	beq	316c4 <sd_bus_creds_has_bounding_cap@@Base+0x3d9c>
   315b0:	cmp	r1, #0
   315b4:	beq	31704 <sd_bus_creds_has_bounding_cap@@Base+0x3ddc>
   315b8:	cmp	r2, #0
   315bc:	beq	316e4 <sd_bus_creds_has_bounding_cap@@Base+0x3dbc>
   315c0:	cmp	r6, #0
   315c4:	bne	31688 <sd_bus_creds_has_bounding_cap@@Base+0x3d60>
   315c8:	ldr	r3, [r1, #28]
   315cc:	cmp	r3, #0
   315d0:	beq	315f4 <sd_bus_creds_has_bounding_cap@@Base+0x3ccc>
   315d4:	mov	r5, #1
   315d8:	ldr	r2, [sp, #20]
   315dc:	mov	r0, r5
   315e0:	ldr	r3, [r4]
   315e4:	cmp	r2, r3
   315e8:	bne	316c0 <sd_bus_creds_has_bounding_cap@@Base+0x3d98>
   315ec:	add	sp, sp, #24
   315f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   315f4:	ldr	r3, [r1, #32]
   315f8:	cmp	r3, #0
   315fc:	bne	315d4 <sd_bus_creds_has_bounding_cap@@Base+0x3cac>
   31600:	ldr	r3, [r1, #20]
   31604:	cmp	r3, #0
   31608:	bne	315d4 <sd_bus_creds_has_bounding_cap@@Base+0x3cac>
   3160c:	ldr	r5, [r1, #24]
   31610:	cmp	r5, #0
   31614:	addne	sl, sp, #8
   31618:	movne	r9, #0
   3161c:	beq	31680 <sd_bus_creds_has_bounding_cap@@Base+0x3d58>
   31620:	cmp	r6, #0
   31624:	str	r9, [sp, #8]
   31628:	str	r9, [sp, #12]
   3162c:	str	r9, [sp, #16]
   31630:	beq	31640 <sd_bus_creds_has_bounding_cap@@Base+0x3d18>
   31634:	ldrb	r3, [r5, #8]
   31638:	cmp	r3, #0
   3163c:	beq	3166c <sd_bus_creds_has_bounding_cap@@Base+0x3d44>
   31640:	str	sl, [sp]
   31644:	mov	r0, r8
   31648:	mov	r1, r7
   3164c:	mov	r2, r5
   31650:	mov	r3, #0
   31654:	bl	313e0 <sd_bus_creds_has_bounding_cap@@Base+0x3ab8>
   31658:	cmp	r0, #0
   3165c:	bne	316b0 <sd_bus_creds_has_bounding_cap@@Base+0x3d88>
   31660:	ldrb	r3, [r8, #25]
   31664:	tst	r3, #4
   31668:	bne	316b0 <sd_bus_creds_has_bounding_cap@@Base+0x3d88>
   3166c:	mov	r0, sl
   31670:	bl	19788 <strspn@plt+0x16078>
   31674:	ldr	r5, [r5, #24]
   31678:	cmp	r5, #0
   3167c:	bne	31620 <sd_bus_creds_has_bounding_cap@@Base+0x3cf8>
   31680:	mov	r5, #0
   31684:	b	315d8 <sd_bus_creds_has_bounding_cap@@Base+0x3cb0>
   31688:	ldr	ip, [r1, #20]
   3168c:	cmp	ip, #0
   31690:	beq	3160c <sd_bus_creds_has_bounding_cap@@Base+0x3ce4>
   31694:	ldrb	r3, [ip, #4]
   31698:	cmp	r3, #0
   3169c:	bne	315d4 <sd_bus_creds_has_bounding_cap@@Base+0x3cac>
   316a0:	ldr	ip, [ip, #16]
   316a4:	cmp	ip, #0
   316a8:	bne	31694 <sd_bus_creds_has_bounding_cap@@Base+0x3d6c>
   316ac:	b	3160c <sd_bus_creds_has_bounding_cap@@Base+0x3ce4>
   316b0:	mov	r5, r0
   316b4:	mov	r0, sl
   316b8:	bl	19788 <strspn@plt+0x16078>
   316bc:	b	315d8 <sd_bus_creds_has_bounding_cap@@Base+0x3cb0>
   316c0:	bl	314c <__stack_chk_fail@plt>
   316c4:	ldr	r0, [pc, #116]	; 31740 <sd_bus_creds_has_bounding_cap@@Base+0x3e18>
   316c8:	movw	r2, #841	; 0x349
   316cc:	ldr	r1, [pc, #112]	; 31744 <sd_bus_creds_has_bounding_cap@@Base+0x3e1c>
   316d0:	ldr	r3, [pc, #112]	; 31748 <sd_bus_creds_has_bounding_cap@@Base+0x3e20>
   316d4:	add	r0, pc, r0
   316d8:	add	r1, pc, r1
   316dc:	add	r3, pc, r3
   316e0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   316e4:	ldr	r0, [pc, #96]	; 3174c <sd_bus_creds_has_bounding_cap@@Base+0x3e24>
   316e8:	movw	r2, #843	; 0x34b
   316ec:	ldr	r1, [pc, #92]	; 31750 <sd_bus_creds_has_bounding_cap@@Base+0x3e28>
   316f0:	ldr	r3, [pc, #92]	; 31754 <sd_bus_creds_has_bounding_cap@@Base+0x3e2c>
   316f4:	add	r0, pc, r0
   316f8:	add	r1, pc, r1
   316fc:	add	r3, pc, r3
   31700:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31704:	ldr	r0, [pc, #76]	; 31758 <sd_bus_creds_has_bounding_cap@@Base+0x3e30>
   31708:	movw	r2, #842	; 0x34a
   3170c:	ldr	r1, [pc, #72]	; 3175c <sd_bus_creds_has_bounding_cap@@Base+0x3e34>
   31710:	ldr	r3, [pc, #72]	; 31760 <sd_bus_creds_has_bounding_cap@@Base+0x3e38>
   31714:	add	r0, pc, r0
   31718:	add	r1, pc, r1
   3171c:	add	r3, pc, r3
   31720:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31724:	mov	r4, r0
   31728:	mov	r0, sl
   3172c:	bl	19788 <strspn@plt+0x16078>
   31730:	mov	r0, r4
   31734:	bl	36a4 <_Unwind_Resume@plt>
   31738:	andeq	sl, r3, r8, ror #14
   3173c:	andeq	r0, r0, r8, lsr #5
   31740:	strdeq	ip, [r1], -r0
   31744:			; <UNDEFINED> instruction: 0x0001e9b4
   31748:	andeq	lr, r1, r8, lsr #16
   3174c:	andeq	ip, r1, r8, lsr #6
   31750:	muleq	r1, r4, r9
   31754:	andeq	lr, r1, r8, lsl #16
   31758:			; <UNDEFINED> instruction: 0x0001dfbc
   3175c:	andeq	lr, r1, r4, ror r9
   31760:	andeq	lr, r1, r8, ror #15
   31764:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31768:	subs	r4, r0, #0
   3176c:	sub	sp, sp, #28
   31770:	mov	r6, r1
   31774:	mov	r5, r2
   31778:	ldr	sl, [sp, #64]	; 0x40
   3177c:	ldr	r9, [sp, #68]	; 0x44
   31780:	ldr	r8, [sp, #72]	; 0x48
   31784:	ldr	r7, [sp, #76]	; 0x4c
   31788:	ldr	fp, [sp, #80]	; 0x50
   3178c:	beq	319e8 <sd_bus_creds_has_bounding_cap@@Base+0x40c0>
   31790:	cmp	r1, #0
   31794:	beq	319c8 <sd_bus_creds_has_bounding_cap@@Base+0x40a0>
   31798:	cmp	r2, #0
   3179c:	beq	319a8 <sd_bus_creds_has_bounding_cap@@Base+0x4080>
   317a0:	cmp	r3, #0
   317a4:	beq	31988 <sd_bus_creds_has_bounding_cap@@Base+0x4060>
   317a8:	cmp	sl, #0
   317ac:	beq	31968 <sd_bus_creds_has_bounding_cap@@Base+0x4040>
   317b0:	cmp	r9, #0
   317b4:	beq	31948 <sd_bus_creds_has_bounding_cap@@Base+0x4020>
   317b8:	cmp	r8, #0
   317bc:	beq	31928 <sd_bus_creds_has_bounding_cap@@Base+0x4000>
   317c0:	ldr	r2, [r2, #16]
   317c4:	cmp	r2, #0
   317c8:	beq	31840 <sd_bus_creds_has_bounding_cap@@Base+0x3f18>
   317cc:	mov	r0, r1
   317d0:	str	r3, [sp, #20]
   317d4:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   317d8:	str	r7, [r4, #1028]	; 0x404
   317dc:	ldr	r3, [sp, #20]
   317e0:	mov	r2, sl
   317e4:	mov	r1, r3
   317e8:	mov	r3, r9
   317ec:	str	r0, [r4, #1020]	; 0x3fc
   317f0:	mov	r0, r4
   317f4:	str	r8, [sp]
   317f8:	stmib	sp, {r7, fp}
   317fc:	ldr	ip, [r5, #16]
   31800:	blx	ip
   31804:	mov	r3, #0
   31808:	str	r3, [r4, #1028]	; 0x404
   3180c:	mov	r5, r0
   31810:	mov	r0, r6
   31814:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   31818:	cmp	r5, #0
   3181c:	str	r0, [r4, #1020]	; 0x3fc
   31820:	blt	31834 <sd_bus_creds_has_bounding_cap@@Base+0x3f0c>
   31824:	mov	r0, fp
   31828:	bl	199f0 <strspn@plt+0x162e0>
   3182c:	cmp	r0, #0
   31830:	bne	318d4 <sd_bus_creds_has_bounding_cap@@Base+0x3fac>
   31834:	mov	r0, r5
   31838:	add	sp, sp, #28
   3183c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31840:	ldr	r0, [r5, #12]
   31844:	ldrb	r3, [r0]
   31848:	cmp	r3, #97	; 0x61
   3184c:	beq	318a8 <sd_bus_creds_has_bounding_cap@@Base+0x3f80>
   31850:	mov	r1, #0
   31854:	bl	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   31858:	cmp	r0, #0
   3185c:	beq	31a28 <sd_bus_creds_has_bounding_cap@@Base+0x4100>
   31860:	ldr	r3, [r5, #12]
   31864:	ldrb	r4, [r3]
   31868:	mov	r0, r4
   3186c:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   31870:	cmp	r0, #0
   31874:	beq	31a08 <sd_bus_creds_has_bounding_cap@@Base+0x40e0>
   31878:	cmp	r4, #111	; 0x6f
   3187c:	beq	318fc <sd_bus_creds_has_bounding_cap@@Base+0x3fd4>
   31880:	cmp	r4, #115	; 0x73
   31884:	beq	318e8 <sd_bus_creds_has_bounding_cap@@Base+0x3fc0>
   31888:	cmp	r4, #103	; 0x67
   3188c:	beq	318e8 <sd_bus_creds_has_bounding_cap@@Base+0x3fc0>
   31890:	mov	r0, r8
   31894:	mov	r1, r4
   31898:	mov	r2, r7
   3189c:	add	sp, sp, #28
   318a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   318a4:	b	25c84 <strspn@plt+0x22574>
   318a8:	ldrb	r3, [r0, #1]
   318ac:	cmp	r3, #115	; 0x73
   318b0:	bne	31850 <sd_bus_creds_has_bounding_cap@@Base+0x3f28>
   318b4:	ldrb	r3, [r0, #2]
   318b8:	cmp	r3, #0
   318bc:	bne	31850 <sd_bus_creds_has_bounding_cap@@Base+0x3f28>
   318c0:	mov	r0, r8
   318c4:	ldr	r1, [r7]
   318c8:	add	sp, sp, #28
   318cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   318d0:	b	27080 <strspn@plt+0x23970>
   318d4:	mov	r0, fp
   318d8:	bl	19b24 <strspn@plt+0x16414>
   318dc:	rsb	r0, r0, #0
   318e0:	add	sp, sp, #28
   318e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   318e8:	ldr	r7, [r7]
   318ec:	cmp	r7, #0
   318f0:	ldreq	r7, [pc, #336]	; 31a48 <sd_bus_creds_has_bounding_cap@@Base+0x4120>
   318f4:	addeq	r7, pc, r7
   318f8:	b	31890 <sd_bus_creds_has_bounding_cap@@Base+0x3f68>
   318fc:	ldr	r7, [r7]
   31900:	cmp	r7, #0
   31904:	bne	31890 <sd_bus_creds_has_bounding_cap@@Base+0x3f68>
   31908:	ldr	r0, [pc, #316]	; 31a4c <sd_bus_creds_has_bounding_cap@@Base+0x4124>
   3190c:	mov	r2, #468	; 0x1d4
   31910:	ldr	r1, [pc, #312]	; 31a50 <sd_bus_creds_has_bounding_cap@@Base+0x4128>
   31914:	ldr	r3, [pc, #312]	; 31a54 <sd_bus_creds_has_bounding_cap@@Base+0x412c>
   31918:	add	r0, pc, r0
   3191c:	add	r1, pc, r1
   31920:	add	r3, pc, r3
   31924:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31928:	ldr	r0, [pc, #296]	; 31a58 <sd_bus_creds_has_bounding_cap@@Base+0x4130>
   3192c:	movw	r2, #434	; 0x1b2
   31930:	ldr	r1, [pc, #292]	; 31a5c <sd_bus_creds_has_bounding_cap@@Base+0x4134>
   31934:	ldr	r3, [pc, #292]	; 31a60 <sd_bus_creds_has_bounding_cap@@Base+0x4138>
   31938:	add	r0, pc, r0
   3193c:	add	r1, pc, r1
   31940:	add	r3, pc, r3
   31944:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31948:	ldr	r0, [pc, #276]	; 31a64 <sd_bus_creds_has_bounding_cap@@Base+0x413c>
   3194c:	movw	r2, #433	; 0x1b1
   31950:	ldr	r1, [pc, #272]	; 31a68 <sd_bus_creds_has_bounding_cap@@Base+0x4140>
   31954:	ldr	r3, [pc, #272]	; 31a6c <sd_bus_creds_has_bounding_cap@@Base+0x4144>
   31958:	add	r0, pc, r0
   3195c:	add	r1, pc, r1
   31960:	add	r3, pc, r3
   31964:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31968:	ldr	r0, [pc, #256]	; 31a70 <sd_bus_creds_has_bounding_cap@@Base+0x4148>
   3196c:	mov	r2, #432	; 0x1b0
   31970:	ldr	r1, [pc, #252]	; 31a74 <sd_bus_creds_has_bounding_cap@@Base+0x414c>
   31974:	ldr	r3, [pc, #252]	; 31a78 <sd_bus_creds_has_bounding_cap@@Base+0x4150>
   31978:	add	r0, pc, r0
   3197c:	add	r1, pc, r1
   31980:	add	r3, pc, r3
   31984:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31988:	ldr	r0, [pc, #236]	; 31a7c <sd_bus_creds_has_bounding_cap@@Base+0x4154>
   3198c:	movw	r2, #431	; 0x1af
   31990:	ldr	r1, [pc, #232]	; 31a80 <sd_bus_creds_has_bounding_cap@@Base+0x4158>
   31994:	ldr	r3, [pc, #232]	; 31a84 <sd_bus_creds_has_bounding_cap@@Base+0x415c>
   31998:	add	r0, pc, r0
   3199c:	add	r1, pc, r1
   319a0:	add	r3, pc, r3
   319a4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   319a8:	ldr	r0, [pc, #216]	; 31a88 <sd_bus_creds_has_bounding_cap@@Base+0x4160>
   319ac:	movw	r2, #430	; 0x1ae
   319b0:	ldr	r1, [pc, #212]	; 31a8c <sd_bus_creds_has_bounding_cap@@Base+0x4164>
   319b4:	ldr	r3, [pc, #212]	; 31a90 <sd_bus_creds_has_bounding_cap@@Base+0x4168>
   319b8:	add	r0, pc, r0
   319bc:	add	r1, pc, r1
   319c0:	add	r3, pc, r3
   319c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   319c8:	ldr	r0, [pc, #196]	; 31a94 <sd_bus_creds_has_bounding_cap@@Base+0x416c>
   319cc:	movw	r2, #429	; 0x1ad
   319d0:	ldr	r1, [pc, #192]	; 31a98 <sd_bus_creds_has_bounding_cap@@Base+0x4170>
   319d4:	ldr	r3, [pc, #192]	; 31a9c <sd_bus_creds_has_bounding_cap@@Base+0x4174>
   319d8:	add	r0, pc, r0
   319dc:	add	r1, pc, r1
   319e0:	add	r3, pc, r3
   319e4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   319e8:	ldr	r0, [pc, #176]	; 31aa0 <sd_bus_creds_has_bounding_cap@@Base+0x4178>
   319ec:	mov	r2, #428	; 0x1ac
   319f0:	ldr	r1, [pc, #172]	; 31aa4 <sd_bus_creds_has_bounding_cap@@Base+0x417c>
   319f4:	ldr	r3, [pc, #172]	; 31aa8 <sd_bus_creds_has_bounding_cap@@Base+0x4180>
   319f8:	add	r0, pc, r0
   319fc:	add	r1, pc, r1
   31a00:	add	r3, pc, r3
   31a04:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31a08:	ldr	r0, [pc, #156]	; 31aac <sd_bus_creds_has_bounding_cap@@Base+0x4184>
   31a0c:	movw	r2, #457	; 0x1c9
   31a10:	ldr	r1, [pc, #152]	; 31ab0 <sd_bus_creds_has_bounding_cap@@Base+0x4188>
   31a14:	ldr	r3, [pc, #152]	; 31ab4 <sd_bus_creds_has_bounding_cap@@Base+0x418c>
   31a18:	add	r0, pc, r0
   31a1c:	add	r1, pc, r1
   31a20:	add	r3, pc, r3
   31a24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31a28:	ldr	r0, [pc, #136]	; 31ab8 <sd_bus_creds_has_bounding_cap@@Base+0x4190>
   31a2c:	mov	r2, #456	; 0x1c8
   31a30:	ldr	r1, [pc, #132]	; 31abc <sd_bus_creds_has_bounding_cap@@Base+0x4194>
   31a34:	ldr	r3, [pc, #132]	; 31ac0 <sd_bus_creds_has_bounding_cap@@Base+0x4198>
   31a38:	add	r0, pc, r0
   31a3c:	add	r1, pc, r1
   31a40:	add	r3, pc, r3
   31a44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31a48:	andeq	ip, r1, ip, lsr r0
   31a4c:	andeq	r1, r2, r4, ror #18
   31a50:	andeq	lr, r1, r0, ror r7
   31a54:	andeq	lr, r1, r8, asr #14
   31a58:	andeq	r7, r1, r4, lsl #18
   31a5c:	andeq	lr, r1, r0, asr r7
   31a60:	andeq	lr, r1, r8, lsr #14
   31a64:	andeq	r8, r1, ip, ror #25
   31a68:	andeq	lr, r1, r0, lsr r7
   31a6c:	andeq	lr, r1, r8, lsl #14
   31a70:	andeq	r7, r1, ip, lsr #20
   31a74:	andeq	lr, r1, r0, lsl r7
   31a78:	andeq	lr, r1, r8, ror #13
   31a7c:	andeq	ip, r1, r4, lsl #1
   31a80:	strdeq	lr, [r1], -r0
   31a84:	andeq	lr, r1, r8, asr #13
   31a88:	andeq	lr, r1, r0, lsl #14
   31a8c:	ldrdeq	lr, [r1], -r0
   31a90:	andeq	lr, r1, r8, lsr #13
   31a94:	ldrdeq	lr, [r1], -r8
   31a98:			; <UNDEFINED> instruction: 0x0001e6b0
   31a9c:	andeq	lr, r1, r8, lsl #13
   31aa0:	andeq	ip, r1, ip, asr #15
   31aa4:	muleq	r1, r0, r6
   31aa8:	andeq	lr, r1, r8, ror #12
   31aac:	ldrdeq	lr, [r1], -r4
   31ab0:	andeq	lr, r1, r0, ror r6
   31ab4:	andeq	lr, r1, r8, asr #12
   31ab8:	andeq	lr, r1, r4, lsl #13
   31abc:	andeq	lr, r1, r0, asr r6
   31ac0:	andeq	lr, r1, r8, lsr #12
   31ac4:	ldr	ip, [pc, #808]	; 31df4 <sd_bus_creds_has_bounding_cap@@Base+0x44cc>
   31ac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31acc:	subs	r8, r0, #0
   31ad0:	ldr	r0, [pc, #800]	; 31df8 <sd_bus_creds_has_bounding_cap@@Base+0x44d0>
   31ad4:	sub	sp, sp, #36	; 0x24
   31ad8:	add	ip, pc, ip
   31adc:	mov	r9, r3
   31ae0:	str	r2, [sp, #16]
   31ae4:	mov	r6, r1
   31ae8:	ldr	r0, [ip, r0]
   31aec:	mov	r3, ip
   31af0:	ldr	sl, [sp, #72]	; 0x48
   31af4:	ldr	r3, [r0]
   31af8:	str	r0, [sp, #20]
   31afc:	str	r3, [sp, #28]
   31b00:	beq	31dd4 <sd_bus_creds_has_bounding_cap@@Base+0x44ac>
   31b04:	cmp	r1, #0
   31b08:	beq	31db4 <sd_bus_creds_has_bounding_cap@@Base+0x448c>
   31b0c:	ldr	r1, [sp, #16]
   31b10:	cmp	r1, #0
   31b14:	beq	31d94 <sd_bus_creds_has_bounding_cap@@Base+0x446c>
   31b18:	cmp	r9, #0
   31b1c:	beq	31d74 <sd_bus_creds_has_bounding_cap@@Base+0x444c>
   31b20:	ldr	r2, [sp, #16]
   31b24:	ldr	r7, [r2, #28]
   31b28:	cmp	r7, #0
   31b2c:	beq	31d60 <sd_bus_creds_has_bounding_cap@@Base+0x4438>
   31b30:	ldrb	fp, [r8, #25]
   31b34:	mov	r3, #0
   31b38:	str	r3, [sp, #24]
   31b3c:	ubfx	fp, fp, #2, #1
   31b40:	cmp	fp, r3
   31b44:	bne	31c6c <sd_bus_creds_has_bounding_cap@@Base+0x4344>
   31b48:	add	r3, sp, #24
   31b4c:	str	r3, [sp, #12]
   31b50:	sub	r4, r7, #32
   31b54:	mov	r0, r4
   31b58:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   31b5c:	mov	r1, r6
   31b60:	add	r3, sp, #24
   31b64:	str	r0, [r8, #1020]	; 0x3fc
   31b68:	mov	r0, r8
   31b6c:	ldr	r2, [r7, #-24]	; 0xffffffe8
   31b70:	str	r2, [r8, #1028]	; 0x404
   31b74:	ldr	r2, [r7, #-24]	; 0xffffffe8
   31b78:	str	sl, [sp]
   31b7c:	ldr	ip, [r7, #4]
   31b80:	blx	ip
   31b84:	mov	r2, #0
   31b88:	str	r2, [r8, #1028]	; 0x404
   31b8c:	mov	r5, r0
   31b90:	mov	r0, r4
   31b94:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   31b98:	cmp	r5, #0
   31b9c:	str	r0, [r8, #1020]	; 0x3fc
   31ba0:	blt	31d44 <sd_bus_creds_has_bounding_cap@@Base+0x441c>
   31ba4:	mov	r0, sl
   31ba8:	bl	199f0 <strspn@plt+0x162e0>
   31bac:	cmp	r0, #0
   31bb0:	bne	31d4c <sd_bus_creds_has_bounding_cap@@Base+0x4424>
   31bb4:	ldr	r0, [sp, #24]
   31bb8:	cmp	r0, #0
   31bbc:	beq	31c98 <sd_bus_creds_has_bounding_cap@@Base+0x4370>
   31bc0:	ldr	fp, [r0]
   31bc4:	cmp	fp, #0
   31bc8:	beq	31c98 <sd_bus_creds_has_bounding_cap@@Base+0x4370>
   31bcc:	add	r4, r0, #4
   31bd0:	b	31c10 <sd_bus_creds_has_bounding_cap@@Base+0x42e8>
   31bd4:	mov	r1, r6
   31bd8:	bl	19e20 <strspn@plt+0x16710>
   31bdc:	cmp	r0, #0
   31be0:	beq	31c8c <sd_bus_creds_has_bounding_cap@@Base+0x4364>
   31be4:	mov	r1, fp
   31be8:	mov	r0, r9
   31bec:	bl	422a4 <sd_bus_creds_has_bounding_cap@@Base+0x1497c>
   31bf0:	cmn	r0, #17
   31bf4:	movne	r5, r0
   31bf8:	moveq	r5, #0
   31bfc:	cmp	r4, #0
   31c00:	beq	31c3c <sd_bus_creds_has_bounding_cap@@Base+0x4314>
   31c04:	ldr	fp, [r4], #4
   31c08:	cmp	fp, #0
   31c0c:	beq	31c3c <sd_bus_creds_has_bounding_cap@@Base+0x4314>
   31c10:	cmp	r5, #0
   31c14:	mov	r0, fp
   31c18:	blt	31c30 <sd_bus_creds_has_bounding_cap@@Base+0x4308>
   31c1c:	bl	19d70 <strspn@plt+0x16660>
   31c20:	cmp	r0, #0
   31c24:	mov	r0, fp
   31c28:	bne	31bd4 <sd_bus_creds_has_bounding_cap@@Base+0x42ac>
   31c2c:	mvn	r5, #21
   31c30:	bl	3080 <free@plt>
   31c34:	cmp	r4, #0
   31c38:	bne	31c04 <sd_bus_creds_has_bounding_cap@@Base+0x42dc>
   31c3c:	ldr	r0, [sp, #24]
   31c40:	bl	3080 <free@plt>
   31c44:	cmp	r5, #0
   31c48:	blt	31d44 <sd_bus_creds_has_bounding_cap@@Base+0x441c>
   31c4c:	ldr	r7, [r7, #12]
   31c50:	ldrb	r3, [r8, #25]
   31c54:	cmp	r7, #0
   31c58:	beq	31cac <sd_bus_creds_has_bounding_cap@@Base+0x4384>
   31c5c:	tst	r3, #4
   31c60:	mov	r1, #0
   31c64:	str	r1, [sp, #24]
   31c68:	beq	31b50 <sd_bus_creds_has_bounding_cap@@Base+0x4228>
   31c6c:	mov	r0, #0
   31c70:	ldr	r1, [sp, #20]
   31c74:	ldr	r2, [sp, #28]
   31c78:	ldr	r3, [r1]
   31c7c:	cmp	r2, r3
   31c80:	bne	31d70 <sd_bus_creds_has_bounding_cap@@Base+0x4448>
   31c84:	add	sp, sp, #36	; 0x24
   31c88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31c8c:	mov	r0, fp
   31c90:	bl	3080 <free@plt>
   31c94:	b	31bfc <sd_bus_creds_has_bounding_cap@@Base+0x42d4>
   31c98:	bl	3080 <free@plt>
   31c9c:	ldr	r7, [r7, #12]
   31ca0:	ldrb	r3, [r8, #25]
   31ca4:	cmp	r7, #0
   31ca8:	bne	31c5c <sd_bus_creds_has_bounding_cap@@Base+0x4334>
   31cac:	ubfx	r3, r3, #2, #1
   31cb0:	cmp	r3, #0
   31cb4:	bne	31c6c <sd_bus_creds_has_bounding_cap@@Base+0x4344>
   31cb8:	ldr	r1, [sp, #16]
   31cbc:	ldr	r4, [r1, #8]
   31cc0:	cmp	r4, #0
   31cc4:	beq	31c6c <sd_bus_creds_has_bounding_cap@@Base+0x4344>
   31cc8:	ldr	r5, [r4]
   31ccc:	mov	r1, r6
   31cd0:	mov	r0, r5
   31cd4:	bl	19e20 <strspn@plt+0x16710>
   31cd8:	cmp	r0, #0
   31cdc:	beq	31d34 <sd_bus_creds_has_bounding_cap@@Base+0x440c>
   31ce0:	mov	r0, r5
   31ce4:	bl	341c <__strdup@plt>
   31ce8:	subs	r1, r0, #0
   31cec:	beq	31d68 <sd_bus_creds_has_bounding_cap@@Base+0x4440>
   31cf0:	mov	r0, r9
   31cf4:	bl	422a4 <sd_bus_creds_has_bounding_cap@@Base+0x1497c>
   31cf8:	adds	r3, r0, #17
   31cfc:	movne	r3, #1
   31d00:	ands	r3, r3, r0, lsr #31
   31d04:	bne	31c70 <sd_bus_creds_has_bounding_cap@@Base+0x4348>
   31d08:	str	sl, [sp]
   31d0c:	mov	r0, r8
   31d10:	mov	r1, r6
   31d14:	mov	r2, r4
   31d18:	mov	r3, r9
   31d1c:	bl	31ac4 <sd_bus_creds_has_bounding_cap@@Base+0x419c>
   31d20:	cmp	r0, #0
   31d24:	blt	31c70 <sd_bus_creds_has_bounding_cap@@Base+0x4348>
   31d28:	ldrb	r3, [r8, #25]
   31d2c:	tst	r3, #4
   31d30:	bne	31c6c <sd_bus_creds_has_bounding_cap@@Base+0x4344>
   31d34:	ldr	r4, [r4, #12]
   31d38:	cmp	r4, #0
   31d3c:	bne	31cc8 <sd_bus_creds_has_bounding_cap@@Base+0x43a0>
   31d40:	b	31c6c <sd_bus_creds_has_bounding_cap@@Base+0x4344>
   31d44:	mov	r0, r5
   31d48:	b	31c70 <sd_bus_creds_has_bounding_cap@@Base+0x4348>
   31d4c:	mov	r0, sl
   31d50:	bl	19b24 <strspn@plt+0x16414>
   31d54:	rsb	r0, r0, #0
   31d58:	cmp	r0, #0
   31d5c:	blt	31c70 <sd_bus_creds_has_bounding_cap@@Base+0x4348>
   31d60:	ldrb	r3, [r8, #25]
   31d64:	b	31cac <sd_bus_creds_has_bounding_cap@@Base+0x4384>
   31d68:	mvn	r0, #11
   31d6c:	b	31c70 <sd_bus_creds_has_bounding_cap@@Base+0x4348>
   31d70:	bl	314c <__stack_chk_fail@plt>
   31d74:	ldr	r0, [pc, #128]	; 31dfc <sd_bus_creds_has_bounding_cap@@Base+0x44d4>
   31d78:	mov	r2, #179	; 0xb3
   31d7c:	ldr	r1, [pc, #124]	; 31e00 <sd_bus_creds_has_bounding_cap@@Base+0x44d8>
   31d80:	ldr	r3, [pc, #124]	; 31e04 <sd_bus_creds_has_bounding_cap@@Base+0x44dc>
   31d84:	add	r0, pc, r0
   31d88:	add	r1, pc, r1
   31d8c:	add	r3, pc, r3
   31d90:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31d94:	ldr	r0, [pc, #108]	; 31e08 <sd_bus_creds_has_bounding_cap@@Base+0x44e0>
   31d98:	mov	r2, #178	; 0xb2
   31d9c:	ldr	r1, [pc, #104]	; 31e0c <sd_bus_creds_has_bounding_cap@@Base+0x44e4>
   31da0:	ldr	r3, [pc, #104]	; 31e10 <sd_bus_creds_has_bounding_cap@@Base+0x44e8>
   31da4:	add	r0, pc, r0
   31da8:	add	r1, pc, r1
   31dac:	add	r3, pc, r3
   31db0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31db4:	ldr	r0, [pc, #88]	; 31e14 <sd_bus_creds_has_bounding_cap@@Base+0x44ec>
   31db8:	mov	r2, #177	; 0xb1
   31dbc:	ldr	r1, [pc, #84]	; 31e18 <sd_bus_creds_has_bounding_cap@@Base+0x44f0>
   31dc0:	ldr	r3, [pc, #84]	; 31e1c <sd_bus_creds_has_bounding_cap@@Base+0x44f4>
   31dc4:	add	r0, pc, r0
   31dc8:	add	r1, pc, r1
   31dcc:	add	r3, pc, r3
   31dd0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31dd4:	ldr	r0, [pc, #68]	; 31e20 <sd_bus_creds_has_bounding_cap@@Base+0x44f8>
   31dd8:	mov	r2, #176	; 0xb0
   31ddc:	ldr	r1, [pc, #64]	; 31e24 <sd_bus_creds_has_bounding_cap@@Base+0x44fc>
   31de0:	ldr	r3, [pc, #64]	; 31e28 <sd_bus_creds_has_bounding_cap@@Base+0x4500>
   31de4:	add	r0, pc, r0
   31de8:	add	r1, pc, r1
   31dec:	add	r3, pc, r3
   31df0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31df4:	andeq	sl, r3, r0, lsr #4
   31df8:	andeq	r0, r0, r8, lsr #5
   31dfc:	andeq	pc, r1, ip, asr #2
   31e00:	andeq	lr, r1, r4, lsl #6
   31e04:	andeq	lr, r1, ip, lsr r2
   31e08:	andeq	sp, r1, ip, lsr #18
   31e0c:	andeq	lr, r1, r4, ror #5
   31e10:	andeq	lr, r1, ip, lsl r2
   31e14:	andeq	sl, r1, ip, lsl #26
   31e18:	andeq	lr, r1, r4, asr #5
   31e1c:	strdeq	lr, [r1], -ip
   31e20:	andeq	ip, r1, r0, ror #7
   31e24:	andeq	lr, r1, r4, lsr #5
   31e28:	ldrdeq	lr, [r1], -ip
   31e2c:	push	{r4, r5, r6, r7, r8, lr}
   31e30:	subs	r8, r0, #0
   31e34:	ldr	ip, [pc, #268]	; 31f48 <sd_bus_creds_has_bounding_cap@@Base+0x4620>
   31e38:	sub	sp, sp, #8
   31e3c:	mov	r5, r1
   31e40:	mov	r4, r2
   31e44:	mov	r7, r3
   31e48:	add	ip, pc, ip
   31e4c:	beq	31f28 <sd_bus_creds_has_bounding_cap@@Base+0x4600>
   31e50:	cmp	r1, #0
   31e54:	beq	31ee8 <sd_bus_creds_has_bounding_cap@@Base+0x45c0>
   31e58:	cmp	r2, #0
   31e5c:	beq	31ec8 <sd_bus_creds_has_bounding_cap@@Base+0x45a0>
   31e60:	cmp	r3, #0
   31e64:	beq	31f08 <sd_bus_creds_has_bounding_cap@@Base+0x45e0>
   31e68:	ldr	r3, [pc, #220]	; 31f4c <sd_bus_creds_has_bounding_cap@@Base+0x4624>
   31e6c:	ldr	r0, [ip, r3]
   31e70:	bl	41b44 <sd_bus_creds_has_bounding_cap@@Base+0x1421c>
   31e74:	subs	r6, r0, #0
   31e78:	beq	31ec0 <sd_bus_creds_has_bounding_cap@@Base+0x4598>
   31e7c:	ldr	r3, [sp, #32]
   31e80:	mov	r2, r4
   31e84:	mov	r0, r8
   31e88:	mov	r1, r5
   31e8c:	str	r3, [sp]
   31e90:	mov	r3, r6
   31e94:	bl	31ac4 <sd_bus_creds_has_bounding_cap@@Base+0x419c>
   31e98:	subs	r4, r0, #0
   31e9c:	strge	r6, [r7]
   31ea0:	movge	r0, #0
   31ea4:	blt	31eb0 <sd_bus_creds_has_bounding_cap@@Base+0x4588>
   31ea8:	add	sp, sp, #8
   31eac:	pop	{r4, r5, r6, r7, r8, pc}
   31eb0:	mov	r0, r6
   31eb4:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   31eb8:	mov	r0, r4
   31ebc:	b	31ea8 <sd_bus_creds_has_bounding_cap@@Base+0x4580>
   31ec0:	mvn	r0, #11
   31ec4:	b	31ea8 <sd_bus_creds_has_bounding_cap@@Base+0x4580>
   31ec8:	ldr	r0, [pc, #128]	; 31f50 <sd_bus_creds_has_bounding_cap@@Base+0x4628>
   31ecc:	mov	r2, #223	; 0xdf
   31ed0:	ldr	r1, [pc, #124]	; 31f54 <sd_bus_creds_has_bounding_cap@@Base+0x462c>
   31ed4:	ldr	r3, [pc, #124]	; 31f58 <sd_bus_creds_has_bounding_cap@@Base+0x4630>
   31ed8:	add	r0, pc, r0
   31edc:	add	r1, pc, r1
   31ee0:	add	r3, pc, r3
   31ee4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31ee8:	ldr	r0, [pc, #108]	; 31f5c <sd_bus_creds_has_bounding_cap@@Base+0x4634>
   31eec:	mov	r2, #222	; 0xde
   31ef0:	ldr	r1, [pc, #104]	; 31f60 <sd_bus_creds_has_bounding_cap@@Base+0x4638>
   31ef4:	ldr	r3, [pc, #104]	; 31f64 <sd_bus_creds_has_bounding_cap@@Base+0x463c>
   31ef8:	add	r0, pc, r0
   31efc:	add	r1, pc, r1
   31f00:	add	r3, pc, r3
   31f04:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31f08:	ldr	r0, [pc, #88]	; 31f68 <sd_bus_creds_has_bounding_cap@@Base+0x4640>
   31f0c:	mov	r2, #224	; 0xe0
   31f10:	ldr	r1, [pc, #84]	; 31f6c <sd_bus_creds_has_bounding_cap@@Base+0x4644>
   31f14:	ldr	r3, [pc, #84]	; 31f70 <sd_bus_creds_has_bounding_cap@@Base+0x4648>
   31f18:	add	r0, pc, r0
   31f1c:	add	r1, pc, r1
   31f20:	add	r3, pc, r3
   31f24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31f28:	ldr	r0, [pc, #68]	; 31f74 <sd_bus_creds_has_bounding_cap@@Base+0x464c>
   31f2c:	mov	r2, #221	; 0xdd
   31f30:	ldr	r1, [pc, #64]	; 31f78 <sd_bus_creds_has_bounding_cap@@Base+0x4650>
   31f34:	ldr	r3, [pc, #64]	; 31f7c <sd_bus_creds_has_bounding_cap@@Base+0x4654>
   31f38:	add	r0, pc, r0
   31f3c:	add	r1, pc, r1
   31f40:	add	r3, pc, r3
   31f44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   31f48:			; <UNDEFINED> instruction: 0x00039eb0
   31f4c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   31f50:	strdeq	sp, [r1], -r8
   31f54:			; <UNDEFINED> instruction: 0x0001e1b0
   31f58:	andeq	lr, r1, r4, asr #2
   31f5c:	ldrdeq	sl, [r1], -r8
   31f60:	muleq	r1, r0, r1
   31f64:	andeq	lr, r1, r4, lsr #2
   31f68:	andeq	lr, r1, r4, lsl #4
   31f6c:	andeq	lr, r1, r0, ror r1
   31f70:	andeq	lr, r1, r4, lsl #2
   31f74:	andeq	ip, r1, ip, lsl #5
   31f78:	andeq	lr, r1, r0, asr r1
   31f7c:	andeq	lr, r1, r4, ror #1
   31f80:	push	{r4, r5, r6, r7, r8, lr}
   31f84:	subs	r8, r0, #0
   31f88:	sub	sp, sp, #24
   31f8c:	mov	r4, r1
   31f90:	mov	r7, r2
   31f94:	mov	r6, r3
   31f98:	ldr	r5, [sp, #48]	; 0x30
   31f9c:	beq	32090 <sd_bus_creds_has_bounding_cap@@Base+0x4768>
   31fa0:	cmp	r1, #0
   31fa4:	beq	32110 <sd_bus_creds_has_bounding_cap@@Base+0x47e8>
   31fa8:	cmp	r2, #0
   31fac:	beq	320f0 <sd_bus_creds_has_bounding_cap@@Base+0x47c8>
   31fb0:	cmp	r3, #0
   31fb4:	beq	320d0 <sd_bus_creds_has_bounding_cap@@Base+0x47a8>
   31fb8:	cmp	r5, #0
   31fbc:	beq	320b0 <sd_bus_creds_has_bounding_cap@@Base+0x4788>
   31fc0:	ldr	r2, [pc, #360]	; 32130 <sd_bus_creds_has_bounding_cap@@Base+0x4808>
   31fc4:	mov	r0, r1
   31fc8:	mov	r1, #101	; 0x65
   31fcc:	add	r2, pc, r2
   31fd0:	bl	25c8c <strspn@plt+0x2257c>
   31fd4:	cmp	r0, #0
   31fd8:	blt	32068 <sd_bus_creds_has_bounding_cap@@Base+0x4740>
   31fdc:	ldr	r1, [pc, #336]	; 32134 <sd_bus_creds_has_bounding_cap@@Base+0x480c>
   31fe0:	mov	r0, r4
   31fe4:	ldr	r2, [r5, #8]
   31fe8:	add	r1, pc, r1
   31fec:	bl	26f2c <strspn@plt+0x2381c>
   31ff0:	cmp	r0, #0
   31ff4:	blt	32068 <sd_bus_creds_has_bounding_cap@@Base+0x4740>
   31ff8:	mov	r0, r4
   31ffc:	mov	r1, #118	; 0x76
   32000:	ldr	r2, [r5, #12]
   32004:	bl	25c8c <strspn@plt+0x2257c>
   32008:	cmp	r0, #0
   3200c:	blt	32068 <sd_bus_creds_has_bounding_cap@@Base+0x4740>
   32010:	ldr	ip, [r6, #4]
   32014:	mov	r3, r7
   32018:	ldr	lr, [sp, #56]	; 0x38
   3201c:	sub	r1, r6, #32
   32020:	mov	r2, r5
   32024:	mov	r0, r8
   32028:	str	ip, [sp]
   3202c:	ldr	ip, [r5, #8]
   32030:	str	r4, [sp, #8]
   32034:	str	ip, [sp, #4]
   32038:	ldr	ip, [r5, #24]
   3203c:	str	lr, [sp, #16]
   32040:	ldr	lr, [sp, #52]	; 0x34
   32044:	add	ip, lr, ip
   32048:	str	ip, [sp, #12]
   3204c:	bl	31764 <sd_bus_creds_has_bounding_cap@@Base+0x3e3c>
   32050:	cmp	r0, #0
   32054:	blt	32068 <sd_bus_creds_has_bounding_cap@@Base+0x4740>
   32058:	ldrb	r3, [r8, #25]
   3205c:	tst	r3, #4
   32060:	movne	r0, #0
   32064:	beq	32070 <sd_bus_creds_has_bounding_cap@@Base+0x4748>
   32068:	add	sp, sp, #24
   3206c:	pop	{r4, r5, r6, r7, r8, pc}
   32070:	mov	r0, r4
   32074:	bl	265a8 <strspn@plt+0x22e98>
   32078:	cmp	r0, #0
   3207c:	blt	32068 <sd_bus_creds_has_bounding_cap@@Base+0x4740>
   32080:	mov	r0, r4
   32084:	bl	265a8 <strspn@plt+0x22e98>
   32088:	and	r0, r0, r0, asr #31
   3208c:	b	32068 <sd_bus_creds_has_bounding_cap@@Base+0x4740>
   32090:	ldr	r0, [pc, #160]	; 32138 <sd_bus_creds_has_bounding_cap@@Base+0x4810>
   32094:	movw	r2, #678	; 0x2a6
   32098:	ldr	r1, [pc, #156]	; 3213c <sd_bus_creds_has_bounding_cap@@Base+0x4814>
   3209c:	ldr	r3, [pc, #156]	; 32140 <sd_bus_creds_has_bounding_cap@@Base+0x4818>
   320a0:	add	r0, pc, r0
   320a4:	add	r1, pc, r1
   320a8:	add	r3, pc, r3
   320ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   320b0:	ldr	r0, [pc, #140]	; 32144 <sd_bus_creds_has_bounding_cap@@Base+0x481c>
   320b4:	movw	r2, #682	; 0x2aa
   320b8:	ldr	r1, [pc, #136]	; 32148 <sd_bus_creds_has_bounding_cap@@Base+0x4820>
   320bc:	ldr	r3, [pc, #136]	; 3214c <sd_bus_creds_has_bounding_cap@@Base+0x4824>
   320c0:	add	r0, pc, r0
   320c4:	add	r1, pc, r1
   320c8:	add	r3, pc, r3
   320cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   320d0:	ldr	r0, [pc, #120]	; 32150 <sd_bus_creds_has_bounding_cap@@Base+0x4828>
   320d4:	movw	r2, #681	; 0x2a9
   320d8:	ldr	r1, [pc, #116]	; 32154 <sd_bus_creds_has_bounding_cap@@Base+0x482c>
   320dc:	ldr	r3, [pc, #116]	; 32158 <sd_bus_creds_has_bounding_cap@@Base+0x4830>
   320e0:	add	r0, pc, r0
   320e4:	add	r1, pc, r1
   320e8:	add	r3, pc, r3
   320ec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   320f0:	ldr	r0, [pc, #100]	; 3215c <sd_bus_creds_has_bounding_cap@@Base+0x4834>
   320f4:	mov	r2, #680	; 0x2a8
   320f8:	ldr	r1, [pc, #96]	; 32160 <sd_bus_creds_has_bounding_cap@@Base+0x4838>
   320fc:	ldr	r3, [pc, #96]	; 32164 <sd_bus_creds_has_bounding_cap@@Base+0x483c>
   32100:	add	r0, pc, r0
   32104:	add	r1, pc, r1
   32108:	add	r3, pc, r3
   3210c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32110:	ldr	r0, [pc, #80]	; 32168 <sd_bus_creds_has_bounding_cap@@Base+0x4840>
   32114:	movw	r2, #679	; 0x2a7
   32118:	ldr	r1, [pc, #76]	; 3216c <sd_bus_creds_has_bounding_cap@@Base+0x4844>
   3211c:	ldr	r3, [pc, #76]	; 32170 <sd_bus_creds_has_bounding_cap@@Base+0x4848>
   32120:	add	r0, pc, r0
   32124:	add	r1, pc, r1
   32128:	add	r3, pc, r3
   3212c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32130:	muleq	r1, r0, r3
   32134:	andeq	lr, r1, r8, ror #29
   32138:	andeq	ip, r1, r4, lsr #2
   3213c:	andeq	sp, r1, r8, ror #31
   32140:	andeq	sp, r1, r0, ror #30
   32144:	strdeq	sp, [r1], -r8
   32148:	andeq	sp, r1, r8, asr #31
   3214c:	andeq	sp, r1, r0, asr #30
   32150:	ldrdeq	r4, [r2], -r0
   32154:	andeq	sp, r1, r8, lsr #31
   32158:	andeq	sp, r1, r0, lsr #30
   3215c:	andeq	fp, r1, ip, lsl r9
   32160:	andeq	sp, r1, r8, lsl #31
   32164:	andeq	sp, r1, r0, lsl #30
   32168:	andeq	r7, r1, ip, lsl r1
   3216c:	andeq	sp, r1, r8, ror #30
   32170:	andeq	sp, r1, r0, ror #29
   32174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32178:	subs	r8, r0, #0
   3217c:	sub	sp, sp, #20
   32180:	mov	sl, r1
   32184:	mov	fp, r2
   32188:	mov	r9, r3
   3218c:	beq	32274 <sd_bus_creds_has_bounding_cap@@Base+0x494c>
   32190:	cmp	r1, #0
   32194:	beq	322d4 <sd_bus_creds_has_bounding_cap@@Base+0x49ac>
   32198:	cmp	r2, #0
   3219c:	beq	322b4 <sd_bus_creds_has_bounding_cap@@Base+0x498c>
   321a0:	cmp	r3, #0
   321a4:	beq	32294 <sd_bus_creds_has_bounding_cap@@Base+0x496c>
   321a8:	ldr	r3, [r3, #12]
   321ac:	mov	r4, #2
   321b0:	mov	r5, #0
   321b4:	ldr	r2, [r3, #4]
   321b8:	ldr	r6, [r3, #1]
   321bc:	ubfx	r7, r2, #8, #24
   321c0:	and	r6, r6, r4
   321c4:	and	r7, r7, r5
   321c8:	orrs	r1, r6, r7
   321cc:	bne	32268 <sd_bus_creds_has_bounding_cap@@Base+0x4940>
   321d0:	ldrb	r7, [r3, #32]
   321d4:	add	r6, r3, #32
   321d8:	cmp	r7, #62	; 0x3e
   321dc:	bne	321f0 <sd_bus_creds_has_bounding_cap@@Base+0x48c8>
   321e0:	b	32268 <sd_bus_creds_has_bounding_cap@@Base+0x4940>
   321e4:	ldrb	r7, [r6, #32]!
   321e8:	cmp	r7, #62	; 0x3e
   321ec:	beq	32268 <sd_bus_creds_has_bounding_cap@@Base+0x4940>
   321f0:	cmp	r7, #87	; 0x57
   321f4:	cmpne	r7, #80	; 0x50
   321f8:	moveq	r7, #0
   321fc:	movne	r7, #1
   32200:	bne	321e4 <sd_bus_creds_has_bounding_cap@@Base+0x48bc>
   32204:	ldr	r1, [r6, #4]
   32208:	ldr	r2, [r6, #1]
   3220c:	ubfx	r3, r1, #8, #24
   32210:	and	r2, r2, r4
   32214:	and	r3, r3, r5
   32218:	orrs	r1, r2, r3
   3221c:	bne	321e4 <sd_bus_creds_has_bounding_cap@@Base+0x48bc>
   32220:	ldr	r2, [sp, #56]	; 0x38
   32224:	mov	r0, r8
   32228:	ldr	r3, [sp, #60]	; 0x3c
   3222c:	mov	r1, sl
   32230:	str	r6, [sp]
   32234:	str	r2, [sp, #4]
   32238:	mov	r2, fp
   3223c:	str	r3, [sp, #8]
   32240:	mov	r3, r9
   32244:	bl	31f80 <sd_bus_creds_has_bounding_cap@@Base+0x4658>
   32248:	cmp	r0, #0
   3224c:	blt	32260 <sd_bus_creds_has_bounding_cap@@Base+0x4938>
   32250:	ldrb	r3, [r8, #25]
   32254:	tst	r3, #4
   32258:	beq	321e4 <sd_bus_creds_has_bounding_cap@@Base+0x48bc>
   3225c:	mov	r0, r7
   32260:	add	sp, sp, #20
   32264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32268:	mov	r0, #1
   3226c:	add	sp, sp, #20
   32270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32274:	ldr	r0, [pc, #120]	; 322f4 <sd_bus_creds_has_bounding_cap@@Base+0x49cc>
   32278:	movw	r2, #726	; 0x2d6
   3227c:	ldr	r1, [pc, #116]	; 322f8 <sd_bus_creds_has_bounding_cap@@Base+0x49d0>
   32280:	ldr	r3, [pc, #116]	; 322fc <sd_bus_creds_has_bounding_cap@@Base+0x49d4>
   32284:	add	r0, pc, r0
   32288:	add	r1, pc, r1
   3228c:	add	r3, pc, r3
   32290:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32294:	ldr	r0, [pc, #100]	; 32300 <sd_bus_creds_has_bounding_cap@@Base+0x49d8>
   32298:	movw	r2, #729	; 0x2d9
   3229c:	ldr	r1, [pc, #96]	; 32304 <sd_bus_creds_has_bounding_cap@@Base+0x49dc>
   322a0:	ldr	r3, [pc, #96]	; 32308 <sd_bus_creds_has_bounding_cap@@Base+0x49e0>
   322a4:	add	r0, pc, r0
   322a8:	add	r1, pc, r1
   322ac:	add	r3, pc, r3
   322b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   322b4:	ldr	r0, [pc, #80]	; 3230c <sd_bus_creds_has_bounding_cap@@Base+0x49e4>
   322b8:	mov	r2, #728	; 0x2d8
   322bc:	ldr	r1, [pc, #76]	; 32310 <sd_bus_creds_has_bounding_cap@@Base+0x49e8>
   322c0:	ldr	r3, [pc, #76]	; 32314 <sd_bus_creds_has_bounding_cap@@Base+0x49ec>
   322c4:	add	r0, pc, r0
   322c8:	add	r1, pc, r1
   322cc:	add	r3, pc, r3
   322d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   322d4:	ldr	r0, [pc, #60]	; 32318 <sd_bus_creds_has_bounding_cap@@Base+0x49f0>
   322d8:	movw	r2, #727	; 0x2d7
   322dc:	ldr	r1, [pc, #56]	; 3231c <sd_bus_creds_has_bounding_cap@@Base+0x49f4>
   322e0:	ldr	r3, [pc, #56]	; 32320 <sd_bus_creds_has_bounding_cap@@Base+0x49f8>
   322e4:	add	r0, pc, r0
   322e8:	add	r1, pc, r1
   322ec:	add	r3, pc, r3
   322f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   322f4:	andeq	fp, r1, r0, asr #30
   322f8:	andeq	sp, r1, r4, lsl #28
   322fc:	andeq	sp, r1, r8, lsr #27
   32300:	andeq	r4, r2, ip
   32304:	andeq	sp, r1, r4, ror #27
   32308:	andeq	sp, r1, r8, lsl #27
   3230c:	andeq	fp, r1, r8, asr r7
   32310:	andeq	sp, r1, r4, asr #27
   32314:	andeq	sp, r1, r8, ror #26
   32318:	andeq	r6, r1, r8, asr pc
   3231c:	andeq	sp, r1, r4, lsr #27
   32320:	andeq	sp, r1, r8, asr #26
   32324:	ldr	ip, [pc, #852]	; 32680 <sd_bus_creds_has_bounding_cap@@Base+0x4d58>
   32328:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3232c:	subs	r4, r0, #0
   32330:	ldr	r0, [pc, #844]	; 32684 <sd_bus_creds_has_bounding_cap@@Base+0x4d5c>
   32334:	add	ip, pc, ip
   32338:	mov	r6, r3
   3233c:	sub	sp, sp, #52	; 0x34
   32340:	mov	r3, ip
   32344:	mov	r5, r1
   32348:	ldr	r0, [ip, r0]
   3234c:	ldrb	r8, [sp, #88]	; 0x58
   32350:	ldr	r7, [sp, #92]	; 0x5c
   32354:	ldr	r3, [r0]
   32358:	str	r0, [sp, #24]
   3235c:	str	r3, [sp, #44]	; 0x2c
   32360:	beq	325e0 <sd_bus_creds_has_bounding_cap@@Base+0x4cb8>
   32364:	cmp	r1, #0
   32368:	beq	32660 <sd_bus_creds_has_bounding_cap@@Base+0x4d38>
   3236c:	cmp	r2, #0
   32370:	beq	32640 <sd_bus_creds_has_bounding_cap@@Base+0x4d18>
   32374:	cmp	r6, #0
   32378:	beq	32620 <sd_bus_creds_has_bounding_cap@@Base+0x4cf8>
   3237c:	cmp	r7, #0
   32380:	beq	32600 <sd_bus_creds_has_bounding_cap@@Base+0x4cd8>
   32384:	mov	r1, r2
   32388:	ldr	r0, [r4, #136]	; 0x88
   3238c:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   32390:	cmp	r0, #0
   32394:	beq	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   32398:	ldr	fp, [r0, #24]
   3239c:	cmp	fp, #0
   323a0:	beq	325a8 <sd_bus_creds_has_bounding_cap@@Base+0x4c80>
   323a4:	ldr	r1, [pc, #732]	; 32688 <sd_bus_creds_has_bounding_cap@@Base+0x4d60>
   323a8:	mov	sl, #0
   323ac:	ldr	r3, [pc, #728]	; 3268c <sd_bus_creds_has_bounding_cap@@Base+0x4d64>
   323b0:	mov	r9, sl
   323b4:	add	r1, pc, r1
   323b8:	str	r1, [sp, #28]
   323bc:	add	r3, pc, r3
   323c0:	ldr	r1, [pc, #712]	; 32690 <sd_bus_creds_has_bounding_cap@@Base+0x4d68>
   323c4:	str	r3, [sp, #32]
   323c8:	ldr	r3, [pc, #708]	; 32694 <sd_bus_creds_has_bounding_cap@@Base+0x4d6c>
   323cc:	add	r1, pc, r1
   323d0:	str	r1, [sp, #36]	; 0x24
   323d4:	add	r3, pc, r3
   323d8:	ldr	r1, [pc, #696]	; 32698 <sd_bus_creds_has_bounding_cap@@Base+0x4d70>
   323dc:	str	r3, [sp, #12]
   323e0:	ldr	r3, [pc, #692]	; 3269c <sd_bus_creds_has_bounding_cap@@Base+0x4d74>
   323e4:	add	r1, pc, r1
   323e8:	str	r1, [sp, #16]
   323ec:	add	r3, pc, r3
   323f0:	str	r3, [sp, #20]
   323f4:	b	324c4 <sd_bus_creds_has_bounding_cap@@Base+0x4b9c>
   323f8:	mov	r0, r9
   323fc:	ldr	r1, [fp, #4]
   32400:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   32404:	cmp	r0, #0
   32408:	bne	3247c <sd_bus_creds_has_bounding_cap@@Base+0x4b54>
   3240c:	cmp	r9, #0
   32410:	beq	32434 <sd_bus_creds_has_bounding_cap@@Base+0x4b0c>
   32414:	mov	r0, r5
   32418:	bl	265a8 <strspn@plt+0x22e98>
   3241c:	cmp	r0, #0
   32420:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   32424:	mov	r0, r5
   32428:	bl	265a8 <strspn@plt+0x22e98>
   3242c:	cmp	r0, #0
   32430:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   32434:	mov	r0, r5
   32438:	mov	r1, #101	; 0x65
   3243c:	ldr	r2, [sp, #12]
   32440:	bl	25c8c <strspn@plt+0x2257c>
   32444:	cmp	r0, #0
   32448:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   3244c:	mov	r0, r5
   32450:	ldr	r1, [sp, #16]
   32454:	ldr	r2, [fp, #4]
   32458:	bl	26f2c <strspn@plt+0x2381c>
   3245c:	cmp	r0, #0
   32460:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   32464:	mov	r0, r5
   32468:	mov	r1, #97	; 0x61
   3246c:	ldr	r2, [sp, #20]
   32470:	bl	25c8c <strspn@plt+0x2257c>
   32474:	cmp	r0, #0
   32478:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   3247c:	ldr	lr, [sp, #40]	; 0x28
   32480:	mov	r0, r4
   32484:	str	r7, [sp, #4]
   32488:	mov	r1, r5
   3248c:	mov	r2, r6
   32490:	mov	r3, fp
   32494:	str	lr, [sp]
   32498:	bl	32174 <sd_bus_creds_has_bounding_cap@@Base+0x484c>
   3249c:	cmp	r0, #0
   324a0:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   324a4:	ldrb	r3, [r4, #25]
   324a8:	tst	r3, #4
   324ac:	bne	325b0 <sd_bus_creds_has_bounding_cap@@Base+0x4c88>
   324b0:	ldr	r9, [fp, #4]
   324b4:	mov	sl, #1
   324b8:	ldr	fp, [fp, #24]
   324bc:	cmp	fp, #0
   324c0:	beq	32578 <sd_bus_creds_has_bounding_cap@@Base+0x4c50>
   324c4:	cmp	r8, #0
   324c8:	beq	324d8 <sd_bus_creds_has_bounding_cap@@Base+0x4bb0>
   324cc:	ldrb	r3, [fp, #8]
   324d0:	cmp	r3, #0
   324d4:	beq	324b8 <sd_bus_creds_has_bounding_cap@@Base+0x4b90>
   324d8:	str	r7, [sp]
   324dc:	mov	r0, r4
   324e0:	mov	r1, r6
   324e4:	mov	r2, fp
   324e8:	add	r3, sp, #40	; 0x28
   324ec:	bl	313e0 <sd_bus_creds_has_bounding_cap@@Base+0x3ab8>
   324f0:	cmp	r0, #0
   324f4:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   324f8:	ldrb	r3, [r4, #25]
   324fc:	tst	r3, #4
   32500:	bne	325b0 <sd_bus_creds_has_bounding_cap@@Base+0x4c88>
   32504:	cmp	r0, #0
   32508:	beq	324b8 <sd_bus_creds_has_bounding_cap@@Base+0x4b90>
   3250c:	cmp	sl, #0
   32510:	bne	323f8 <sd_bus_creds_has_bounding_cap@@Base+0x4ad0>
   32514:	mov	r0, r5
   32518:	mov	r1, #101	; 0x65
   3251c:	ldr	r2, [sp, #28]
   32520:	bl	25c8c <strspn@plt+0x2257c>
   32524:	cmp	r0, #0
   32528:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   3252c:	mov	r0, r5
   32530:	ldr	r1, [sp, #32]
   32534:	mov	r2, r6
   32538:	bl	26f2c <strspn@plt+0x2381c>
   3253c:	cmp	r0, #0
   32540:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   32544:	mov	r0, r5
   32548:	mov	r1, #97	; 0x61
   3254c:	ldr	r2, [sp, #36]	; 0x24
   32550:	bl	25c8c <strspn@plt+0x2257c>
   32554:	cmp	r0, #0
   32558:	bge	323f8 <sd_bus_creds_has_bounding_cap@@Base+0x4ad0>
   3255c:	ldr	r1, [sp, #24]
   32560:	ldr	r2, [sp, #44]	; 0x2c
   32564:	ldr	r3, [r1]
   32568:	cmp	r2, r3
   3256c:	bne	325dc <sd_bus_creds_has_bounding_cap@@Base+0x4cb4>
   32570:	add	sp, sp, #52	; 0x34
   32574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32578:	cmp	r9, #0
   3257c:	beq	325a0 <sd_bus_creds_has_bounding_cap@@Base+0x4c78>
   32580:	mov	r0, r5
   32584:	bl	265a8 <strspn@plt+0x22e98>
   32588:	cmp	r0, #0
   3258c:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   32590:	mov	r0, r5
   32594:	bl	265a8 <strspn@plt+0x22e98>
   32598:	cmp	r0, #0
   3259c:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   325a0:	cmp	sl, #0
   325a4:	bne	325b8 <sd_bus_creds_has_bounding_cap@@Base+0x4c90>
   325a8:	mov	r0, #1
   325ac:	b	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   325b0:	mov	r0, #0
   325b4:	b	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   325b8:	mov	r0, r5
   325bc:	bl	265a8 <strspn@plt+0x22e98>
   325c0:	cmp	r0, #0
   325c4:	blt	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   325c8:	mov	r0, r5
   325cc:	bl	265a8 <strspn@plt+0x22e98>
   325d0:	cmp	r0, #0
   325d4:	movge	r0, #1
   325d8:	b	3255c <sd_bus_creds_has_bounding_cap@@Base+0x4c34>
   325dc:	bl	314c <__stack_chk_fail@plt>
   325e0:	ldr	r0, [pc, #184]	; 326a0 <sd_bus_creds_has_bounding_cap@@Base+0x4d78>
   325e4:	movw	r2, #997	; 0x3e5
   325e8:	ldr	r1, [pc, #180]	; 326a4 <sd_bus_creds_has_bounding_cap@@Base+0x4d7c>
   325ec:	ldr	r3, [pc, #180]	; 326a8 <sd_bus_creds_has_bounding_cap@@Base+0x4d80>
   325f0:	add	r0, pc, r0
   325f4:	add	r1, pc, r1
   325f8:	add	r3, pc, r3
   325fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32600:	ldr	r0, [pc, #164]	; 326ac <sd_bus_creds_has_bounding_cap@@Base+0x4d84>
   32604:	movw	r2, #1001	; 0x3e9
   32608:	ldr	r1, [pc, #160]	; 326b0 <sd_bus_creds_has_bounding_cap@@Base+0x4d88>
   3260c:	ldr	r3, [pc, #160]	; 326b4 <sd_bus_creds_has_bounding_cap@@Base+0x4d8c>
   32610:	add	r0, pc, r0
   32614:	add	r1, pc, r1
   32618:	add	r3, pc, r3
   3261c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32620:	ldr	r0, [pc, #144]	; 326b8 <sd_bus_creds_has_bounding_cap@@Base+0x4d90>
   32624:	mov	r2, #1000	; 0x3e8
   32628:	ldr	r1, [pc, #140]	; 326bc <sd_bus_creds_has_bounding_cap@@Base+0x4d94>
   3262c:	ldr	r3, [pc, #140]	; 326c0 <sd_bus_creds_has_bounding_cap@@Base+0x4d98>
   32630:	add	r0, pc, r0
   32634:	add	r1, pc, r1
   32638:	add	r3, pc, r3
   3263c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32640:	ldr	r0, [pc, #124]	; 326c4 <sd_bus_creds_has_bounding_cap@@Base+0x4d9c>
   32644:	movw	r2, #999	; 0x3e7
   32648:	ldr	r1, [pc, #120]	; 326c8 <sd_bus_creds_has_bounding_cap@@Base+0x4da0>
   3264c:	ldr	r3, [pc, #120]	; 326cc <sd_bus_creds_has_bounding_cap@@Base+0x4da4>
   32650:	add	r0, pc, r0
   32654:	add	r1, pc, r1
   32658:	add	r3, pc, r3
   3265c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32660:	ldr	r0, [pc, #104]	; 326d0 <sd_bus_creds_has_bounding_cap@@Base+0x4da8>
   32664:	movw	r2, #998	; 0x3e6
   32668:	ldr	r1, [pc, #100]	; 326d4 <sd_bus_creds_has_bounding_cap@@Base+0x4dac>
   3266c:	ldr	r3, [pc, #100]	; 326d8 <sd_bus_creds_has_bounding_cap@@Base+0x4db0>
   32670:	add	r0, pc, r0
   32674:	add	r1, pc, r1
   32678:	add	r3, pc, r3
   3267c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32680:	andeq	r9, r3, r4, asr #19
   32684:	andeq	r0, r0, r8, lsr #5
   32688:	andeq	sp, r1, ip, ror sp
   3268c:	andeq	r2, r2, r8, lsl #21
   32690:	andeq	sp, r1, r0, ror sp
   32694:	andeq	sp, r1, r4, ror sp
   32698:	andeq	lr, r1, ip, ror #21
   3269c:	andeq	r6, r1, r8, ror #30
   326a0:	ldrdeq	fp, [r1], -r4
   326a4:	muleq	r1, r8, sl
   326a8:	andeq	sp, r1, r0, lsr r9
   326ac:	andeq	sl, r1, r8, lsl #26
   326b0:	andeq	sp, r1, r8, ror sl
   326b4:	andeq	sp, r1, r0, lsl r9
   326b8:	andeq	fp, r1, ip, ror #7
   326bc:	andeq	sp, r1, r8, asr sl
   326c0:	strdeq	sp, [r1], -r0
   326c4:	andeq	sl, r1, r0, lsl #9
   326c8:	andeq	sp, r1, r8, lsr sl
   326cc:	ldrdeq	sp, [r1], -r0
   326d0:	andeq	r6, r1, ip, asr #23
   326d4:	andeq	sp, r1, r8, lsl sl
   326d8:			; <UNDEFINED> instruction: 0x0001d8b0
   326dc:	cmp	r0, #0
   326e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   326e4:	mov	r8, r2
   326e8:	sub	sp, sp, #12
   326ec:	mov	r9, r3
   326f0:	beq	327c0 <sd_bus_creds_has_bounding_cap@@Base+0x4e98>
   326f4:	cmp	r1, #0
   326f8:	beq	32800 <sd_bus_creds_has_bounding_cap@@Base+0x4ed8>
   326fc:	cmp	r2, #0
   32700:	beq	327e0 <sd_bus_creds_has_bounding_cap@@Base+0x4eb8>
   32704:	ldrb	r3, [r0, #25]
   32708:	ubfx	r3, r3, #3, #1
   3270c:	cmp	r3, #0
   32710:	bne	32790 <sd_bus_creds_has_bounding_cap@@Base+0x4e68>
   32714:	ldr	r2, [r2, #20]
   32718:	mov	r6, #4
   3271c:	mov	r7, #0
   32720:	ldr	r4, [r2, #1]
   32724:	ldr	r2, [r2, #4]
   32728:	and	r6, r6, r4
   3272c:	ubfx	r5, r2, #8, #24
   32730:	and	r7, r7, r5
   32734:	orrs	r2, r6, r7
   32738:	bne	32790 <sd_bus_creds_has_bounding_cap@@Base+0x4e68>
   3273c:	lsr	r6, r5, #8
   32740:	mov	r7, r3
   32744:	orrs	r3, r6, r7
   32748:	beq	3279c <sd_bus_creds_has_bounding_cap@@Base+0x4e74>
   3274c:	sub	r6, r6, #1
   32750:	mov	r0, r1
   32754:	mov	r1, r6
   32758:	bl	35c1c <sd_bus_creds_has_bounding_cap@@Base+0x82f4>
   3275c:	cmp	r0, #0
   32760:	blt	32794 <sd_bus_creds_has_bounding_cap@@Base+0x4e6c>
   32764:	bne	32790 <sd_bus_creds_has_bounding_cap@@Base+0x4e68>
   32768:	ldr	ip, [r8, #8]
   3276c:	mov	r0, r9
   32770:	ldr	r1, [pc, #168]	; 32820 <sd_bus_creds_has_bounding_cap@@Base+0x4ef8>
   32774:	ldr	r2, [pc, #168]	; 32824 <sd_bus_creds_has_bounding_cap@@Base+0x4efc>
   32778:	ldr	r3, [r8, #4]
   3277c:	add	r1, pc, r1
   32780:	add	r2, pc, r2
   32784:	str	ip, [sp]
   32788:	bl	19980 <strspn@plt+0x16270>
   3278c:	b	32794 <sd_bus_creds_has_bounding_cap@@Base+0x4e6c>
   32790:	mov	r0, #0
   32794:	add	sp, sp, #12
   32798:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3279c:	ldr	r3, [r8, #12]
   327a0:	mov	r7, #0
   327a4:	ldr	r3, [r3, #12]
   327a8:	ldrh	r6, [r3, #6]
   327ac:	uxth	r6, r6
   327b0:	orrs	r2, r6, r7
   327b4:	moveq	r6, #21
   327b8:	beq	32750 <sd_bus_creds_has_bounding_cap@@Base+0x4e28>
   327bc:	b	3274c <sd_bus_creds_has_bounding_cap@@Base+0x4e24>
   327c0:	ldr	r0, [pc, #96]	; 32828 <sd_bus_creds_has_bounding_cap@@Base+0x4f00>
   327c4:	movw	r2, #299	; 0x12b
   327c8:	ldr	r1, [pc, #92]	; 3282c <sd_bus_creds_has_bounding_cap@@Base+0x4f04>
   327cc:	ldr	r3, [pc, #92]	; 32830 <sd_bus_creds_has_bounding_cap@@Base+0x4f08>
   327d0:	add	r0, pc, r0
   327d4:	add	r1, pc, r1
   327d8:	add	r3, pc, r3
   327dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   327e0:	ldr	r0, [pc, #76]	; 32834 <sd_bus_creds_has_bounding_cap@@Base+0x4f0c>
   327e4:	movw	r2, #301	; 0x12d
   327e8:	ldr	r1, [pc, #72]	; 32838 <sd_bus_creds_has_bounding_cap@@Base+0x4f10>
   327ec:	ldr	r3, [pc, #72]	; 3283c <sd_bus_creds_has_bounding_cap@@Base+0x4f14>
   327f0:	add	r0, pc, r0
   327f4:	add	r1, pc, r1
   327f8:	add	r3, pc, r3
   327fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32800:	ldr	r0, [pc, #56]	; 32840 <sd_bus_creds_has_bounding_cap@@Base+0x4f18>
   32804:	mov	r2, #300	; 0x12c
   32808:	ldr	r1, [pc, #52]	; 32844 <sd_bus_creds_has_bounding_cap@@Base+0x4f1c>
   3280c:	ldr	r3, [pc, #52]	; 32848 <sd_bus_creds_has_bounding_cap@@Base+0x4f20>
   32810:	add	r0, pc, r0
   32814:	add	r1, pc, r1
   32818:	add	r3, pc, r3
   3281c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   32820:	andeq	sl, r1, ip, lsr #11
   32824:	strdeq	sp, [r1], -r8
   32828:	strdeq	fp, [r1], -r4
   3282c:			; <UNDEFINED> instruction: 0x0001d8b8
   32830:	andeq	sp, r1, r4, lsr #17
   32834:	andeq	r3, r2, r0, asr #21
   32838:	muleq	r1, r8, r8
   3283c:	andeq	sp, r1, r4, lsl #17
   32840:	strdeq	r0, [r2], -r8
   32844:	andeq	sp, r1, r8, ror r8
   32848:	andeq	sp, r1, r4, ror #16
   3284c:	ldr	ip, [pc, #3848]	; 3375c <sd_bus_creds_has_bounding_cap@@Base+0x5e34>
   32850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32854:	subs	r5, r0, #0
   32858:	ldr	r0, [pc, #3840]	; 33760 <sd_bus_creds_has_bounding_cap@@Base+0x5e38>
   3285c:	sub	sp, sp, #140	; 0x8c
   32860:	add	ip, pc, ip
   32864:	mov	sl, r3
   32868:	str	r2, [sp, #36]	; 0x24
   3286c:	mov	fp, r1
   32870:	ldr	r0, [ip, r0]
   32874:	mov	r3, ip
   32878:	ldr	r9, [sp, #176]	; 0xb0
   3287c:	ldr	r3, [r0]
   32880:	str	r0, [sp, #40]	; 0x28
   32884:	str	r3, [sp, #132]	; 0x84
   32888:	beq	33f80 <sd_bus_creds_has_bounding_cap@@Base+0x6658>
   3288c:	cmp	r1, #0
   32890:	beq	33b28 <sd_bus_creds_has_bounding_cap@@Base+0x6200>
   32894:	ldr	r4, [sp, #36]	; 0x24
   32898:	cmp	r4, #0
   3289c:	beq	33b08 <sd_bus_creds_has_bounding_cap@@Base+0x61e0>
   328a0:	cmp	r9, #0
   328a4:	beq	33b5c <sd_bus_creds_has_bounding_cap@@Base+0x6234>
   328a8:	ldr	r0, [r5, #136]	; 0x88
   328ac:	ldr	r1, [sp, #36]	; 0x24
   328b0:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   328b4:	cmp	r0, #0
   328b8:	str	r0, [sp, #44]	; 0x2c
   328bc:	beq	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   328c0:	ldr	ip, [sp, #44]	; 0x2c
   328c4:	ldr	r4, [ip, #20]
   328c8:	cmp	r4, #0
   328cc:	beq	329d0 <sd_bus_creds_has_bounding_cap@@Base+0x50a8>
   328d0:	ldrb	r6, [r5, #25]
   328d4:	mov	r3, #0
   328d8:	add	r7, sp, #108	; 0x6c
   328dc:	str	r3, [sp, #108]	; 0x6c
   328e0:	ubfx	r6, r6, #2, #1
   328e4:	str	r3, [sp, #112]	; 0x70
   328e8:	cmp	r6, r3
   328ec:	str	r3, [sp, #116]	; 0x74
   328f0:	beq	32910 <sd_bus_creds_has_bounding_cap@@Base+0x4fe8>
   328f4:	b	32b90 <sd_bus_creds_has_bounding_cap@@Base+0x5268>
   328f8:	ldrb	r3, [r5, #25]
   328fc:	str	r6, [sp, #108]	; 0x6c
   32900:	tst	r3, #4
   32904:	str	r6, [sp, #112]	; 0x70
   32908:	str	r6, [sp, #116]	; 0x74
   3290c:	bne	32b90 <sd_bus_creds_has_bounding_cap@@Base+0x5268>
   32910:	cmp	sl, #0
   32914:	beq	32924 <sd_bus_creds_has_bounding_cap@@Base+0x4ffc>
   32918:	ldrb	r3, [r4, #4]
   3291c:	cmp	r3, #0
   32920:	beq	329bc <sd_bus_creds_has_bounding_cap@@Base+0x5094>
   32924:	mov	lr, #1
   32928:	strb	lr, [r9]
   3292c:	ldr	r3, [r5, #416]	; 0x1a0
   32930:	ldr	r2, [r4, #12]
   32934:	cmp	r2, r3
   32938:	beq	329bc <sd_bus_creds_has_bounding_cap@@Base+0x5094>
   3293c:	str	r3, [r4, #12]
   32940:	mov	r0, fp
   32944:	mov	r1, #1
   32948:	bl	2a128 <strspn@plt+0x26a18>
   3294c:	cmp	r0, #0
   32950:	blt	32b9c <sd_bus_creds_has_bounding_cap@@Base+0x5274>
   32954:	sub	r8, r4, #32
   32958:	mov	r0, r8
   3295c:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   32960:	str	r0, [r5, #1020]	; 0x3fc
   32964:	mov	r1, fp
   32968:	ldr	r2, [r4, #8]
   3296c:	mov	r0, r5
   32970:	mov	r3, r7
   32974:	str	r2, [r5, #1024]	; 0x400
   32978:	ldr	r2, [r4, #-24]	; 0xffffffe8
   3297c:	str	r2, [r5, #1028]	; 0x404
   32980:	ldr	ip, [r4, #8]
   32984:	ldr	r2, [r4, #-24]	; 0xffffffe8
   32988:	blx	ip
   3298c:	str	r0, [sp, #32]
   32990:	mov	r0, r8
   32994:	str	r6, [r5, #1028]	; 0x404
   32998:	str	r6, [r5, #1024]	; 0x400
   3299c:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   329a0:	str	r0, [r5, #1020]	; 0x3fc
   329a4:	mov	r2, r7
   329a8:	ldr	r1, [sp, #32]
   329ac:	mov	r0, fp
   329b0:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   329b4:	cmp	r0, #0
   329b8:	bne	32b9c <sd_bus_creds_has_bounding_cap@@Base+0x5274>
   329bc:	mov	r0, r7
   329c0:	bl	19788 <strspn@plt+0x16078>
   329c4:	ldr	r4, [r4, #16]
   329c8:	cmp	r4, #0
   329cc:	bne	328f8 <sd_bus_creds_has_bounding_cap@@Base+0x4fd0>
   329d0:	ldrb	r4, [r5, #25]
   329d4:	ubfx	r4, r4, #2, #1
   329d8:	cmp	r4, #0
   329dc:	bne	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   329e0:	ldr	r3, [fp, #20]
   329e4:	cmp	r3, #0
   329e8:	beq	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   329ec:	ldr	r2, [fp, #24]
   329f0:	cmp	r2, #0
   329f4:	beq	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   329f8:	ldr	r1, [sp, #36]	; 0x24
   329fc:	add	r7, sp, #108	; 0x6c
   32a00:	ldr	r0, [r5, #140]	; 0x8c
   32a04:	str	r3, [sp, #112]	; 0x70
   32a08:	str	r1, [sp, #108]	; 0x6c
   32a0c:	mov	r1, r7
   32a10:	str	r2, [sp, #116]	; 0x74
   32a14:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   32a18:	subs	r6, r0, #0
   32a1c:	beq	32bac <sd_bus_creds_has_bounding_cap@@Base+0x5284>
   32a20:	cmp	sl, #0
   32a24:	add	r8, sp, #92	; 0x5c
   32a28:	str	r4, [sp, #92]	; 0x5c
   32a2c:	str	r4, [sp, #96]	; 0x60
   32a30:	str	r4, [sp, #100]	; 0x64
   32a34:	beq	32a48 <sd_bus_creds_has_bounding_cap@@Base+0x5120>
   32a38:	ldr	r3, [r6, #12]
   32a3c:	ldrb	r3, [r3, #8]
   32a40:	cmp	r3, #0
   32a44:	beq	32b58 <sd_bus_creds_has_bounding_cap@@Base+0x5230>
   32a48:	mov	r0, r5
   32a4c:	mov	r1, fp
   32a50:	mov	r2, r6
   32a54:	mov	r3, r8
   32a58:	bl	326dc <sd_bus_creds_has_bounding_cap@@Base+0x4db4>
   32a5c:	subs	r1, r0, #0
   32a60:	blt	32f6c <sd_bus_creds_has_bounding_cap@@Base+0x5644>
   32a64:	ldr	r1, [fp, #16]
   32a68:	mov	r0, r5
   32a6c:	ldr	r2, [r6, #12]
   32a70:	add	r3, sp, #80	; 0x50
   32a74:	str	r8, [sp]
   32a78:	bl	313e0 <sd_bus_creds_has_bounding_cap@@Base+0x3ab8>
   32a7c:	subs	r1, r0, #0
   32a80:	ble	32f6c <sd_bus_creds_has_bounding_cap@@Base+0x5644>
   32a84:	ldrb	r3, [r5, #25]
   32a88:	tst	r3, #4
   32a8c:	bne	32b58 <sd_bus_creds_has_bounding_cap@@Base+0x5230>
   32a90:	mov	r1, #1
   32a94:	strb	r1, [r9]
   32a98:	ldr	r3, [r5, #416]	; 0x1a0
   32a9c:	ldr	r2, [r6, #16]
   32aa0:	cmp	r2, r3
   32aa4:	beq	32b58 <sd_bus_creds_has_bounding_cap@@Base+0x5230>
   32aa8:	str	r3, [r6, #16]
   32aac:	mov	r0, fp
   32ab0:	bl	2a128 <strspn@plt+0x26a18>
   32ab4:	cmp	r0, #0
   32ab8:	blt	331bc <sd_bus_creds_has_bounding_cap@@Base+0x5894>
   32abc:	mov	r0, fp
   32ac0:	mov	r1, #1
   32ac4:	bl	2bcdc <strspn@plt+0x285cc>
   32ac8:	subs	ip, r0, #0
   32acc:	beq	33af4 <sd_bus_creds_has_bounding_cap@@Base+0x61cc>
   32ad0:	ldr	r3, [r6, #20]
   32ad4:	mov	r1, ip
   32ad8:	ldr	r0, [pc, #3204]	; 33764 <sd_bus_creds_has_bounding_cap@@Base+0x5e3c>
   32adc:	ldr	r4, [r3, #12]
   32ae0:	add	r0, pc, r0
   32ae4:	str	r3, [sp, #24]
   32ae8:	cmp	r4, #0
   32aec:	str	ip, [sp, #28]
   32af0:	movne	r0, r4
   32af4:	bl	2fc0 <strcmp@plt>
   32af8:	ldr	r3, [sp, #24]
   32afc:	ldr	ip, [sp, #28]
   32b00:	cmp	r0, #0
   32b04:	beq	32eec <sd_bus_creds_has_bounding_cap@@Base+0x55c4>
   32b08:	cmp	r4, #0
   32b0c:	ldr	r3, [r6, #4]
   32b10:	ldr	r2, [r6, #8]
   32b14:	beq	334e0 <sd_bus_creds_has_bounding_cap@@Base+0x5bb8>
   32b18:	str	r2, [sp, #4]
   32b1c:	mov	r0, fp
   32b20:	ldr	r1, [pc, #3136]	; 33768 <sd_bus_creds_has_bounding_cap@@Base+0x5e40>
   32b24:	ldr	r2, [pc, #3136]	; 3376c <sd_bus_creds_has_bounding_cap@@Base+0x5e44>
   32b28:	str	r3, [sp]
   32b2c:	add	r1, pc, r1
   32b30:	mov	r3, ip
   32b34:	str	r4, [sp, #8]
   32b38:	add	r2, pc, r2
   32b3c:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   32b40:	mov	r4, r0
   32b44:	mov	r0, r8
   32b48:	bl	19788 <strspn@plt+0x16078>
   32b4c:	cmp	r4, #0
   32b50:	bne	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   32b54:	b	32b60 <sd_bus_creds_has_bounding_cap@@Base+0x5238>
   32b58:	mov	r0, r8
   32b5c:	bl	19788 <strspn@plt+0x16078>
   32b60:	ldrb	r3, [r5, #25]
   32b64:	tst	r3, #4
   32b68:	beq	32bac <sd_bus_creds_has_bounding_cap@@Base+0x5284>
   32b6c:	mov	r4, #0
   32b70:	mov	r0, r4
   32b74:	ldr	r4, [sp, #40]	; 0x28
   32b78:	ldr	r2, [sp, #132]	; 0x84
   32b7c:	ldr	r3, [r4]
   32b80:	cmp	r2, r3
   32b84:	bne	334ec <sd_bus_creds_has_bounding_cap@@Base+0x5bc4>
   32b88:	add	sp, sp, #140	; 0x8c
   32b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32b90:	mov	r0, r7
   32b94:	bl	19788 <strspn@plt+0x16078>
   32b98:	b	329d0 <sd_bus_creds_has_bounding_cap@@Base+0x50a8>
   32b9c:	mov	r4, r0
   32ba0:	mov	r0, r7
   32ba4:	bl	19788 <strspn@plt+0x16078>
   32ba8:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   32bac:	ldr	r1, [pc, #3004]	; 33770 <sd_bus_creds_has_bounding_cap@@Base+0x5e48>
   32bb0:	ldr	r0, [fp, #20]
   32bb4:	add	r1, pc, r1
   32bb8:	bl	2fc0 <strcmp@plt>
   32bbc:	cmp	r0, #0
   32bc0:	bne	32f7c <sd_bus_creds_has_bounding_cap@@Base+0x5654>
   32bc4:	ldr	r0, [fp, #24]
   32bc8:	ldrb	r3, [r0]
   32bcc:	subs	r6, r3, #71	; 0x47
   32bd0:	bne	32cd8 <sd_bus_creds_has_bounding_cap@@Base+0x53b0>
   32bd4:	ldrb	r6, [r0, #1]
   32bd8:	subs	r6, r6, #101	; 0x65
   32bdc:	bne	32cd8 <sd_bus_creds_has_bounding_cap@@Base+0x53b0>
   32be0:	ldrb	r6, [r0, #2]
   32be4:	subs	r6, r6, #116	; 0x74
   32be8:	bne	32cd8 <sd_bus_creds_has_bounding_cap@@Base+0x53b0>
   32bec:	ldrb	r2, [r0, #3]
   32bf0:	cmp	r2, #0
   32bf4:	moveq	r6, #1
   32bf8:	bne	32ce0 <sd_bus_creds_has_bounding_cap@@Base+0x53b8>
   32bfc:	mov	r0, fp
   32c00:	mov	r1, #1
   32c04:	bl	2a128 <strspn@plt+0x26a18>
   32c08:	cmp	r0, #0
   32c0c:	blt	32fdc <sd_bus_creds_has_bounding_cap@@Base+0x56b4>
   32c10:	ldr	r4, [sp, #36]	; 0x24
   32c14:	mov	r0, fp
   32c18:	ldr	r1, [pc, #2900]	; 33774 <sd_bus_creds_has_bounding_cap@@Base+0x5e4c>
   32c1c:	add	r2, sp, #112	; 0x70
   32c20:	add	r3, sp, #116	; 0x74
   32c24:	add	r1, pc, r1
   32c28:	str	r4, [sp, #108]	; 0x6c
   32c2c:	bl	2a22c <strspn@plt+0x26b1c>
   32c30:	cmp	r0, #0
   32c34:	blt	331cc <sd_bus_creds_has_bounding_cap@@Base+0x58a4>
   32c38:	mov	r1, r7
   32c3c:	ldr	r0, [r5, #144]	; 0x90
   32c40:	bl	41e34 <sd_bus_creds_has_bounding_cap@@Base+0x1450c>
   32c44:	subs	r7, r0, #0
   32c48:	beq	32c80 <sd_bus_creds_has_bounding_cap@@Base+0x5358>
   32c4c:	cmp	sl, #0
   32c50:	mov	r3, #0
   32c54:	str	r3, [sp, #92]	; 0x5c
   32c58:	str	r3, [sp, #96]	; 0x60
   32c5c:	str	r3, [sp, #100]	; 0x64
   32c60:	str	r3, [sp, #72]	; 0x48
   32c64:	beq	33040 <sd_bus_creds_has_bounding_cap@@Base+0x5718>
   32c68:	ldr	r3, [r7, #12]
   32c6c:	ldrb	r3, [r3, #8]
   32c70:	cmp	r3, #0
   32c74:	bne	33040 <sd_bus_creds_has_bounding_cap@@Base+0x5718>
   32c78:	add	r0, sp, #92	; 0x5c
   32c7c:	bl	19788 <strspn@plt+0x16078>
   32c80:	ldrb	r3, [r5, #25]
   32c84:	tst	r3, #4
   32c88:	bne	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   32c8c:	ldrb	r3, [r9]
   32c90:	cmp	r3, #0
   32c94:	bne	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   32c98:	ldr	r1, [sp, #44]	; 0x2c
   32c9c:	mov	r3, sl
   32ca0:	ldr	r2, [fp, #16]
   32ca4:	mov	r0, r5
   32ca8:	bl	31580 <sd_bus_creds_has_bounding_cap@@Base+0x3c58>
   32cac:	cmp	r0, #0
   32cb0:	blt	32fdc <sd_bus_creds_has_bounding_cap@@Base+0x56b4>
   32cb4:	ldrb	r4, [r5, #25]
   32cb8:	ubfx	r4, r4, #2, #1
   32cbc:	cmp	r4, #0
   32cc0:	bne	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   32cc4:	cmp	r0, #0
   32cc8:	beq	32b6c <sd_bus_creds_has_bounding_cap@@Base+0x5244>
   32ccc:	mov	r3, #1
   32cd0:	strb	r3, [r9]
   32cd4:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   32cd8:	rsbs	r6, r6, #1
   32cdc:	movcc	r6, #0
   32ce0:	cmp	r3, #83	; 0x53
   32ce4:	beq	32ec4 <sd_bus_creds_has_bounding_cap@@Base+0x559c>
   32ce8:	ldr	r1, [pc, #2696]	; 33778 <sd_bus_creds_has_bounding_cap@@Base+0x5e50>
   32cec:	add	r1, pc, r1
   32cf0:	bl	2fc0 <strcmp@plt>
   32cf4:	cmp	r0, #0
   32cf8:	bne	32c80 <sd_bus_creds_has_bounding_cap@@Base+0x5358>
   32cfc:	mov	r0, fp
   32d00:	mov	r1, #1
   32d04:	bl	2a128 <strspn@plt+0x26a18>
   32d08:	cmp	r0, #0
   32d0c:	blt	32fdc <sd_bus_creds_has_bounding_cap@@Base+0x56b4>
   32d10:	ldr	r1, [pc, #2660]	; 3377c <sd_bus_creds_has_bounding_cap@@Base+0x5e54>
   32d14:	mov	r0, fp
   32d18:	add	r2, sp, #72	; 0x48
   32d1c:	add	r1, pc, r1
   32d20:	bl	2a22c <strspn@plt+0x26b1c>
   32d24:	cmp	r0, #0
   32d28:	blt	33e2c <sd_bus_creds_has_bounding_cap@@Base+0x6504>
   32d2c:	ldr	r7, [sp, #72]	; 0x48
   32d30:	add	r1, sp, #136	; 0x88
   32d34:	ldr	r4, [sp, #44]	; 0x2c
   32d38:	mov	r0, fp
   32d3c:	ldrb	r3, [r7]
   32d40:	cmp	r3, #0
   32d44:	streq	r3, [sp, #72]	; 0x48
   32d48:	moveq	r7, r3
   32d4c:	ldr	r6, [r4, #24]
   32d50:	mov	r3, #0
   32d54:	str	r3, [r1, #-60]!	; 0xffffffc4
   32d58:	bl	23e80 <strspn@plt+0x20770>
   32d5c:	cmp	r0, #0
   32d60:	blt	334c8 <sd_bus_creds_has_bounding_cap@@Base+0x5ba0>
   32d64:	ldr	r2, [pc, #2580]	; 33780 <sd_bus_creds_has_bounding_cap@@Base+0x5e58>
   32d68:	mov	r1, #97	; 0x61
   32d6c:	ldr	r0, [sp, #76]	; 0x4c
   32d70:	add	r2, pc, r2
   32d74:	bl	25c8c <strspn@plt+0x2257c>
   32d78:	cmp	r0, #0
   32d7c:	blt	334c8 <sd_bus_creds_has_bounding_cap@@Base+0x5ba0>
   32d80:	cmp	r7, #0
   32d84:	beq	33488 <sd_bus_creds_has_bounding_cap@@Base+0x5b60>
   32d88:	ldr	r1, [pc, #2548]	; 33784 <sd_bus_creds_has_bounding_cap@@Base+0x5e5c>
   32d8c:	mov	r0, r7
   32d90:	add	r1, pc, r1
   32d94:	bl	2fc0 <strcmp@plt>
   32d98:	cmp	r0, #0
   32d9c:	beq	33488 <sd_bus_creds_has_bounding_cap@@Base+0x5b60>
   32da0:	ldr	r1, [pc, #2528]	; 33788 <sd_bus_creds_has_bounding_cap@@Base+0x5e60>
   32da4:	mov	r0, r7
   32da8:	add	r1, pc, r1
   32dac:	bl	2fc0 <strcmp@plt>
   32db0:	cmp	r0, #0
   32db4:	beq	33488 <sd_bus_creds_has_bounding_cap@@Base+0x5b60>
   32db8:	ldr	r1, [pc, #2508]	; 3378c <sd_bus_creds_has_bounding_cap@@Base+0x5e64>
   32dbc:	mov	r0, r7
   32dc0:	add	r1, pc, r1
   32dc4:	bl	2fc0 <strcmp@plt>
   32dc8:	rsbs	r0, r0, #1
   32dcc:	movcc	r0, #0
   32dd0:	str	r0, [sp, #32]
   32dd4:	cmp	r6, #0
   32dd8:	beq	33494 <sd_bus_creds_has_bounding_cap@@Base+0x5b6c>
   32ddc:	add	r4, sp, #80	; 0x50
   32de0:	add	r8, sp, #92	; 0x5c
   32de4:	str	r4, [sp, #36]	; 0x24
   32de8:	mov	r4, #0
   32dec:	b	32e98 <sd_bus_creds_has_bounding_cap@@Base+0x5570>
   32df0:	ldr	r1, [fp, #16]
   32df4:	mov	r0, r5
   32df8:	str	r8, [sp]
   32dfc:	mov	r2, r6
   32e00:	add	r3, sp, #80	; 0x50
   32e04:	bl	313e0 <sd_bus_creds_has_bounding_cap@@Base+0x3ab8>
   32e08:	subs	r1, r0, #0
   32e0c:	blt	33e00 <sd_bus_creds_has_bounding_cap@@Base+0x64d8>
   32e10:	ldrb	r3, [r5, #25]
   32e14:	tst	r3, #4
   32e18:	bne	33df0 <sd_bus_creds_has_bounding_cap@@Base+0x64c8>
   32e1c:	cmp	r1, #0
   32e20:	beq	32eb8 <sd_bus_creds_has_bounding_cap@@Base+0x5590>
   32e24:	cmp	r7, #0
   32e28:	mov	ip, #1
   32e2c:	strb	ip, [r9]
   32e30:	beq	32e48 <sd_bus_creds_has_bounding_cap@@Base+0x5520>
   32e34:	ldr	r0, [r6, #4]
   32e38:	mov	r1, r7
   32e3c:	bl	2fc0 <strcmp@plt>
   32e40:	cmp	r0, #0
   32e44:	bne	32eb8 <sd_bus_creds_has_bounding_cap@@Base+0x5590>
   32e48:	ldr	ip, [sp, #80]	; 0x50
   32e4c:	mov	r0, r5
   32e50:	ldr	r2, [fp, #16]
   32e54:	mov	r3, r6
   32e58:	ldr	r1, [sp, #76]	; 0x4c
   32e5c:	str	r8, [sp, #4]
   32e60:	str	ip, [sp]
   32e64:	bl	32174 <sd_bus_creds_has_bounding_cap@@Base+0x484c>
   32e68:	subs	r1, r0, #0
   32e6c:	blt	33e00 <sd_bus_creds_has_bounding_cap@@Base+0x64d8>
   32e70:	ldrb	r3, [r5, #25]
   32e74:	tst	r3, #4
   32e78:	bne	33df0 <sd_bus_creds_has_bounding_cap@@Base+0x64c8>
   32e7c:	mov	r0, r8
   32e80:	bl	19788 <strspn@plt+0x16078>
   32e84:	mov	lr, #1
   32e88:	str	lr, [sp, #32]
   32e8c:	ldr	r6, [r6, #24]
   32e90:	cmp	r6, #0
   32e94:	beq	33494 <sd_bus_creds_has_bounding_cap@@Base+0x5b6c>
   32e98:	cmp	sl, #0
   32e9c:	str	r4, [sp, #92]	; 0x5c
   32ea0:	str	r4, [sp, #96]	; 0x60
   32ea4:	str	r4, [sp, #100]	; 0x64
   32ea8:	beq	32df0 <sd_bus_creds_has_bounding_cap@@Base+0x54c8>
   32eac:	ldrb	r3, [r6, #8]
   32eb0:	cmp	r3, #0
   32eb4:	bne	32df0 <sd_bus_creds_has_bounding_cap@@Base+0x54c8>
   32eb8:	mov	r0, r8
   32ebc:	bl	19788 <strspn@plt+0x16078>
   32ec0:	b	32e8c <sd_bus_creds_has_bounding_cap@@Base+0x5564>
   32ec4:	ldrb	r3, [r0, #1]
   32ec8:	cmp	r3, #101	; 0x65
   32ecc:	bne	32ce8 <sd_bus_creds_has_bounding_cap@@Base+0x53c0>
   32ed0:	ldrb	r3, [r0, #2]
   32ed4:	cmp	r3, #116	; 0x74
   32ed8:	bne	32ce8 <sd_bus_creds_has_bounding_cap@@Base+0x53c0>
   32edc:	ldrb	r3, [r0, #3]
   32ee0:	cmp	r3, #0
   32ee4:	beq	32bfc <sd_bus_creds_has_bounding_cap@@Base+0x52d4>
   32ee8:	b	32ce8 <sd_bus_creds_has_bounding_cap@@Base+0x53c0>
   32eec:	ldr	r3, [r3, #16]
   32ef0:	cmp	r3, #0
   32ef4:	beq	33588 <sd_bus_creds_has_bounding_cap@@Base+0x5c60>
   32ef8:	str	r3, [fp, #440]	; 0x1b8
   32efc:	ldr	r3, [r6, #20]
   32f00:	ldr	r1, [r3, #20]
   32f04:	cmp	r1, #0
   32f08:	beq	33570 <sd_bus_creds_has_bounding_cap@@Base+0x5c48>
   32f0c:	ldr	r3, [r6, #12]
   32f10:	sub	r4, r3, #32
   32f14:	mov	r0, r4
   32f18:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   32f1c:	str	r0, [r5, #1020]	; 0x3fc
   32f20:	mov	r1, fp
   32f24:	ldr	ip, [r6, #20]
   32f28:	mov	r0, r5
   32f2c:	ldr	r2, [sp, #80]	; 0x50
   32f30:	mov	r3, r8
   32f34:	ldr	ip, [ip, #20]
   32f38:	str	r2, [r5, #1028]	; 0x404
   32f3c:	str	ip, [r5, #1024]	; 0x400
   32f40:	ldr	ip, [r6, #20]
   32f44:	ldr	ip, [ip, #20]
   32f48:	blx	ip
   32f4c:	mov	r3, #0
   32f50:	mov	r6, r0
   32f54:	str	r3, [r5, #1028]	; 0x404
   32f58:	mov	r0, r4
   32f5c:	str	r3, [r5, #1024]	; 0x400
   32f60:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   32f64:	mov	r1, r6
   32f68:	str	r0, [r5, #1020]	; 0x3fc
   32f6c:	mov	r0, fp
   32f70:	mov	r2, r8
   32f74:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   32f78:	b	32b40 <sd_bus_creds_has_bounding_cap@@Base+0x5218>
   32f7c:	ldr	r1, [pc, #2060]	; 33790 <sd_bus_creds_has_bounding_cap@@Base+0x5e68>
   32f80:	mov	r0, fp
   32f84:	ldr	r2, [pc, #2056]	; 33794 <sd_bus_creds_has_bounding_cap@@Base+0x5e6c>
   32f88:	add	r1, pc, r1
   32f8c:	add	r2, pc, r2
   32f90:	bl	245b8 <strspn@plt+0x20ea8>
   32f94:	subs	r4, r0, #0
   32f98:	mov	r0, fp
   32f9c:	beq	32fe4 <sd_bus_creds_has_bounding_cap@@Base+0x56bc>
   32fa0:	mov	r1, #1
   32fa4:	bl	2bcdc <strspn@plt+0x285cc>
   32fa8:	cmp	r0, #0
   32fac:	beq	33134 <sd_bus_creds_has_bounding_cap@@Base+0x580c>
   32fb0:	ldrb	r3, [r0]
   32fb4:	cmp	r3, #0
   32fb8:	beq	33134 <sd_bus_creds_has_bounding_cap@@Base+0x580c>
   32fbc:	ldr	r1, [pc, #2004]	; 33798 <sd_bus_creds_has_bounding_cap@@Base+0x5e70>
   32fc0:	mov	r0, fp
   32fc4:	ldr	r2, [pc, #2000]	; 3379c <sd_bus_creds_has_bounding_cap@@Base+0x5e74>
   32fc8:	add	r1, pc, r1
   32fcc:	add	r2, pc, r2
   32fd0:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   32fd4:	mov	r4, r0
   32fd8:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   32fdc:	mov	r4, r0
   32fe0:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   32fe4:	ldr	r1, [pc, #1972]	; 337a0 <sd_bus_creds_has_bounding_cap@@Base+0x5e78>
   32fe8:	ldr	r2, [pc, #1972]	; 337a4 <sd_bus_creds_has_bounding_cap@@Base+0x5e7c>
   32fec:	add	r1, pc, r1
   32ff0:	add	r2, pc, r2
   32ff4:	bl	245b8 <strspn@plt+0x20ea8>
   32ff8:	cmp	r0, #0
   32ffc:	beq	32c80 <sd_bus_creds_has_bounding_cap@@Base+0x5358>
   33000:	mov	r0, fp
   33004:	mov	r1, #1
   33008:	bl	2bcdc <strspn@plt+0x285cc>
   3300c:	cmp	r0, #0
   33010:	beq	33270 <sd_bus_creds_has_bounding_cap@@Base+0x5948>
   33014:	ldrb	r3, [r0]
   33018:	cmp	r3, #0
   3301c:	beq	33270 <sd_bus_creds_has_bounding_cap@@Base+0x5948>
   33020:	ldr	r1, [pc, #1920]	; 337a8 <sd_bus_creds_has_bounding_cap@@Base+0x5e80>
   33024:	mov	r0, fp
   33028:	ldr	r2, [pc, #1916]	; 337ac <sd_bus_creds_has_bounding_cap@@Base+0x5e84>
   3302c:	add	r1, pc, r1
   33030:	add	r2, pc, r2
   33034:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   33038:	mov	r4, r0
   3303c:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   33040:	ldr	r1, [fp, #16]
   33044:	cmp	r1, #0
   33048:	beq	33eb8 <sd_bus_creds_has_bounding_cap@@Base+0x6590>
   3304c:	add	r4, sp, #76	; 0x4c
   33050:	ldr	r2, [r7, #12]
   33054:	add	r8, sp, #92	; 0x5c
   33058:	mov	r0, r5
   3305c:	mov	r3, r4
   33060:	str	r8, [sp]
   33064:	bl	313e0 <sd_bus_creds_has_bounding_cap@@Base+0x3ab8>
   33068:	cmp	r0, #0
   3306c:	ble	33268 <sd_bus_creds_has_bounding_cap@@Base+0x5940>
   33070:	ldrb	r3, [r5, #25]
   33074:	tst	r3, #4
   33078:	bne	331ec <sd_bus_creds_has_bounding_cap@@Base+0x58c4>
   3307c:	ldr	r3, [r7, #20]
   33080:	ldr	ip, [sp, #76]	; 0x4c
   33084:	cmp	r3, #0
   33088:	str	ip, [sp, #48]	; 0x30
   3308c:	beq	33f14 <sd_bus_creds_has_bounding_cap@@Base+0x65ec>
   33090:	ldr	r3, [r3, #24]
   33094:	mov	r2, #1
   33098:	ldr	ip, [r7, #12]
   3309c:	mov	r0, fp
   330a0:	strb	r2, [r9]
   330a4:	add	r1, sp, #72	; 0x48
   330a8:	sub	ip, ip, #32
   330ac:	str	r3, [sp, #52]	; 0x34
   330b0:	str	ip, [sp, #32]
   330b4:	bl	23e80 <strspn@plt+0x20770>
   330b8:	cmp	r0, #0
   330bc:	blt	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   330c0:	ldr	lr, [sp, #48]	; 0x30
   330c4:	cmp	r6, #0
   330c8:	ldr	r0, [sp, #52]	; 0x34
   330cc:	add	lr, lr, r0
   330d0:	str	lr, [sp, #36]	; 0x24
   330d4:	bne	335cc <sd_bus_creds_has_bounding_cap@@Base+0x5ca4>
   330d8:	str	r6, [sp, #76]	; 0x4c
   330dc:	ldr	r3, [r7, #20]
   330e0:	strb	r6, [sp, #71]	; 0x47
   330e4:	ldrb	r3, [r3]
   330e8:	cmp	r3, #87	; 0x57
   330ec:	beq	334f0 <sd_bus_creds_has_bounding_cap@@Base+0x5bc8>
   330f0:	ldr	r1, [pc, #1720]	; 337b0 <sd_bus_creds_has_bounding_cap@@Base+0x5e88>
   330f4:	mov	r0, fp
   330f8:	ldr	r2, [pc, #1716]	; 337b4 <sd_bus_creds_has_bounding_cap@@Base+0x5e8c>
   330fc:	ldr	r3, [r7, #8]
   33100:	add	r1, pc, r1
   33104:	add	r2, pc, r2
   33108:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   3310c:	mov	r4, r0
   33110:	ldr	r0, [sp, #72]	; 0x48
   33114:	cmp	r0, #0
   33118:	beq	33120 <sd_bus_creds_has_bounding_cap@@Base+0x57f8>
   3311c:	bl	24088 <strspn@plt+0x20978>
   33120:	mov	r0, r8
   33124:	bl	19788 <strspn@plt+0x16078>
   33128:	cmp	r4, #0
   3312c:	bne	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   33130:	b	32c80 <sd_bus_creds_has_bounding_cap@@Base+0x5358>
   33134:	add	r3, sp, #136	; 0x88
   33138:	mov	ip, #0
   3313c:	add	r4, sp, #80	; 0x50
   33140:	ldr	r1, [fp, #16]
   33144:	str	ip, [r3, #-60]!	; 0xffffffc4
   33148:	mov	r0, r5
   3314c:	str	r4, [sp]
   33150:	ldr	r2, [sp, #44]	; 0x2c
   33154:	str	r4, [sp, #32]
   33158:	str	ip, [sp, #80]	; 0x50
   3315c:	str	ip, [sp, #84]	; 0x54
   33160:	str	ip, [sp, #88]	; 0x58
   33164:	str	ip, [sp, #72]	; 0x48
   33168:	bl	31e2c <sd_bus_creds_has_bounding_cap@@Base+0x4504>
   3316c:	subs	r1, r0, #0
   33170:	blt	33474 <sd_bus_creds_has_bounding_cap@@Base+0x5b4c>
   33174:	ldrb	r1, [r5, #25]
   33178:	ubfx	r6, r1, #2, #1
   3317c:	cmp	r6, #0
   33180:	movne	r4, #0
   33184:	beq	332f0 <sd_bus_creds_has_bounding_cap@@Base+0x59c8>
   33188:	ldr	r0, [sp, #76]	; 0x4c
   3318c:	cmp	r0, #0
   33190:	beq	33198 <sd_bus_creds_has_bounding_cap@@Base+0x5870>
   33194:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   33198:	ldr	r0, [sp, #72]	; 0x48
   3319c:	cmp	r0, #0
   331a0:	beq	331a8 <sd_bus_creds_has_bounding_cap@@Base+0x5880>
   331a4:	bl	24088 <strspn@plt+0x20978>
   331a8:	ldr	r0, [sp, #32]
   331ac:	bl	19788 <strspn@plt+0x16078>
   331b0:	cmp	r4, #0
   331b4:	beq	32c80 <sd_bus_creds_has_bounding_cap@@Base+0x5358>
   331b8:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   331bc:	mov	r4, r0
   331c0:	mov	r0, r8
   331c4:	bl	19788 <strspn@plt+0x16078>
   331c8:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   331cc:	ldr	r1, [pc, #1508]	; 337b8 <sd_bus_creds_has_bounding_cap@@Base+0x5e90>
   331d0:	mov	r0, fp
   331d4:	ldr	r2, [pc, #1504]	; 337bc <sd_bus_creds_has_bounding_cap@@Base+0x5e94>
   331d8:	add	r1, pc, r1
   331dc:	add	r2, pc, r2
   331e0:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   331e4:	mov	r4, r0
   331e8:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   331ec:	mov	r1, #0
   331f0:	mov	r0, fp
   331f4:	mov	r2, r8
   331f8:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   331fc:	b	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   33200:	ldr	r0, [r6, #12]
   33204:	bl	2f128 <sd_bus_creds_has_bounding_cap@@Base+0x1800>
   33208:	cmp	r0, #0
   3320c:	beq	33a48 <sd_bus_creds_has_bounding_cap@@Base+0x6120>
   33210:	ldr	r3, [r6, #12]
   33214:	ldrb	r4, [r3]
   33218:	mov	r0, r4
   3321c:	bl	2f2c4 <sd_bus_creds_has_bounding_cap@@Base+0x199c>
   33220:	cmp	r0, #0
   33224:	beq	33a28 <sd_bus_creds_has_bounding_cap@@Base+0x6100>
   33228:	sub	r2, r4, #103	; 0x67
   3322c:	uxtb	r2, r2
   33230:	cmp	r2, #12
   33234:	bhi	33250 <sd_bus_creds_has_bounding_cap@@Base+0x5928>
   33238:	mov	r1, #1
   3323c:	movw	r3, #4353	; 0x1101
   33240:	lsl	r2, r1, r2
   33244:	and	r3, r2, r3
   33248:	cmp	r3, #0
   3324c:	bne	33a88 <sd_bus_creds_has_bounding_cap@@Base+0x6160>
   33250:	mov	r1, r4
   33254:	ldr	r2, [sp, #36]	; 0x24
   33258:	mov	r0, fp
   3325c:	bl	282f0 <strspn@plt+0x24be0>
   33260:	cmp	r0, #0
   33264:	bge	339d4 <sd_bus_creds_has_bounding_cap@@Base+0x60ac>
   33268:	mov	r1, r0
   3326c:	b	331f0 <sd_bus_creds_has_bounding_cap@@Base+0x58c8>
   33270:	cmp	sl, #0
   33274:	mov	r3, #0
   33278:	str	r3, [sp, #92]	; 0x5c
   3327c:	str	r3, [sp, #96]	; 0x60
   33280:	str	r3, [sp, #100]	; 0x64
   33284:	str	r3, [sp, #72]	; 0x48
   33288:	str	r3, [sp, #76]	; 0x4c
   3328c:	bne	32c78 <sd_bus_creds_has_bounding_cap@@Base+0x5350>
   33290:	ldr	r2, [sp, #44]	; 0x2c
   33294:	ldr	r3, [r2, #32]
   33298:	cmp	r3, #0
   3329c:	beq	32c78 <sd_bus_creds_has_bounding_cap@@Base+0x5350>
   332a0:	ldr	r1, [fp, #16]
   332a4:	add	r8, sp, #92	; 0x5c
   332a8:	mov	r0, r5
   332ac:	str	r8, [sp]
   332b0:	add	r3, sp, #76	; 0x4c
   332b4:	bl	31e2c <sd_bus_creds_has_bounding_cap@@Base+0x4504>
   332b8:	cmp	r0, #0
   332bc:	blt	33e5c <sd_bus_creds_has_bounding_cap@@Base+0x6534>
   332c0:	ldrb	r3, [r5, #25]
   332c4:	tst	r3, #4
   332c8:	beq	33b7c <sd_bus_creds_has_bounding_cap@@Base+0x6254>
   332cc:	ldr	r0, [sp, #76]	; 0x4c
   332d0:	cmp	r0, #0
   332d4:	beq	332dc <sd_bus_creds_has_bounding_cap@@Base+0x59b4>
   332d8:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   332dc:	ldr	r0, [sp, #72]	; 0x48
   332e0:	cmp	r0, #0
   332e4:	beq	33120 <sd_bus_creds_has_bounding_cap@@Base+0x57f8>
   332e8:	bl	24088 <strspn@plt+0x20978>
   332ec:	b	33120 <sd_bus_creds_has_bounding_cap@@Base+0x57f8>
   332f0:	add	r8, sp, #92	; 0x5c
   332f4:	ubfx	r1, r1, #3, #1
   332f8:	mov	r0, r8
   332fc:	bl	39830 <sd_bus_creds_has_bounding_cap@@Base+0xbf08>
   33300:	cmp	r0, #0
   33304:	blt	33480 <sd_bus_creds_has_bounding_cap@@Base+0x5b58>
   33308:	cmp	sl, #0
   3330c:	bne	33320 <sd_bus_creds_has_bounding_cap@@Base+0x59f8>
   33310:	ldr	r4, [sp, #44]	; 0x2c
   33314:	ldr	r6, [r4, #32]
   33318:	adds	r6, r6, #0
   3331c:	movne	r6, #1
   33320:	mov	r1, r6
   33324:	mov	r0, r8
   33328:	bl	398c0 <sd_bus_creds_has_bounding_cap@@Base+0xbf98>
   3332c:	cmp	r0, #0
   33330:	blt	33480 <sd_bus_creds_has_bounding_cap@@Base+0x5b58>
   33334:	ldr	r4, [sp, #76]	; 0x4c
   33338:	mov	r0, r4
   3333c:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   33340:	ldr	r4, [sp, #44]	; 0x2c
   33344:	ldr	r7, [r4, #24]
   33348:	rsbs	r4, r0, #1
   3334c:	movcc	r4, #0
   33350:	cmp	r7, #0
   33354:	beq	336dc <sd_bus_creds_has_bounding_cap@@Base+0x5db4>
   33358:	ldr	ip, [pc, #1120]	; 337c0 <sd_bus_creds_has_bounding_cap@@Base+0x5e98>
   3335c:	mov	r6, #0
   33360:	ldr	lr, [pc, #1116]	; 337c4 <sd_bus_creds_has_bounding_cap@@Base+0x5e9c>
   33364:	add	ip, pc, ip
   33368:	str	r9, [sp, #36]	; 0x24
   3336c:	add	lr, pc, lr
   33370:	str	ip, [sp, #48]	; 0x30
   33374:	str	lr, [sp, #52]	; 0x34
   33378:	b	333f4 <sd_bus_creds_has_bounding_cap@@Base+0x5acc>
   3337c:	ldr	r9, [r7, #4]
   33380:	mov	r0, r6
   33384:	mov	r1, r9
   33388:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   3338c:	cmp	r0, #0
   33390:	bne	333cc <sd_bus_creds_has_bounding_cap@@Base+0x5aa4>
   33394:	cmp	r6, #0
   33398:	beq	333b4 <sd_bus_creds_has_bounding_cap@@Base+0x5a8c>
   3339c:	ldr	r0, [sp, #52]	; 0x34
   333a0:	mov	r1, #1
   333a4:	mov	r2, #14
   333a8:	ldr	r3, [sp, #92]	; 0x5c
   333ac:	bl	3224 <fwrite@plt>
   333b0:	ldr	r9, [r7, #4]
   333b4:	mov	r3, r9
   333b8:	ldr	r0, [sp, #92]	; 0x5c
   333bc:	mov	r1, #1
   333c0:	ldr	r2, [sp, #48]	; 0x30
   333c4:	bl	34a0 <__fprintf_chk@plt>
   333c8:	ldr	r4, [r7, #12]
   333cc:	mov	r1, r4
   333d0:	mov	r0, r8
   333d4:	bl	39a14 <sd_bus_creds_has_bounding_cap@@Base+0xc0ec>
   333d8:	cmp	r0, #0
   333dc:	blt	3374c <sd_bus_creds_has_bounding_cap@@Base+0x5e24>
   333e0:	ldr	r6, [r7, #4]
   333e4:	mov	r4, #0
   333e8:	ldr	r7, [r7, #24]
   333ec:	cmp	r7, #0
   333f0:	beq	336b8 <sd_bus_creds_has_bounding_cap@@Base+0x5d90>
   333f4:	cmp	sl, #0
   333f8:	beq	33408 <sd_bus_creds_has_bounding_cap@@Base+0x5ae0>
   333fc:	ldrb	r3, [r7, #8]
   33400:	cmp	r3, #0
   33404:	beq	333e8 <sd_bus_creds_has_bounding_cap@@Base+0x5ac0>
   33408:	ldr	r2, [sp, #32]
   3340c:	mov	r0, r5
   33410:	ldr	r1, [fp, #16]
   33414:	mov	r3, #0
   33418:	str	r2, [sp]
   3341c:	mov	r2, r7
   33420:	bl	313e0 <sd_bus_creds_has_bounding_cap@@Base+0x3ab8>
   33424:	cmp	r0, #0
   33428:	blt	33680 <sd_bus_creds_has_bounding_cap@@Base+0x5d58>
   3342c:	ldrb	ip, [r5, #25]
   33430:	ubfx	ip, ip, #2, #1
   33434:	cmp	ip, #0
   33438:	bne	3366c <sd_bus_creds_has_bounding_cap@@Base+0x5d44>
   3343c:	cmp	r0, #0
   33440:	beq	333e8 <sd_bus_creds_has_bounding_cap@@Base+0x5ac0>
   33444:	ldr	r4, [r7, #12]
   33448:	mov	r0, #2
   3344c:	ldr	r1, [r4, #4]
   33450:	ldr	r2, [r4, #1]
   33454:	ubfx	r3, r1, #8, #24
   33458:	mov	r1, #0
   3345c:	and	r2, r2, r0
   33460:	and	r3, r3, r1
   33464:	orrs	r1, r2, r3
   33468:	beq	3337c <sd_bus_creds_has_bounding_cap@@Base+0x5a54>
   3346c:	mov	r4, ip
   33470:	b	333e8 <sd_bus_creds_has_bounding_cap@@Base+0x5ac0>
   33474:	mov	r0, fp
   33478:	ldr	r2, [sp, #32]
   3347c:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   33480:	mov	r4, r0
   33484:	b	33188 <sd_bus_creds_has_bounding_cap@@Base+0x5860>
   33488:	mov	r4, #1
   3348c:	str	r4, [sp, #32]
   33490:	b	32dd4 <sd_bus_creds_has_bounding_cap@@Base+0x54ac>
   33494:	ldr	r4, [sp, #32]
   33498:	cmp	r4, #0
   3349c:	bne	33e68 <sd_bus_creds_has_bounding_cap@@Base+0x6540>
   334a0:	ldr	r1, [pc, #800]	; 337c8 <sd_bus_creds_has_bounding_cap@@Base+0x5ea0>
   334a4:	mov	r3, r7
   334a8:	ldr	r2, [pc, #796]	; 337cc <sd_bus_creds_has_bounding_cap@@Base+0x5ea4>
   334ac:	mov	r0, fp
   334b0:	add	r1, pc, r1
   334b4:	add	r2, pc, r2
   334b8:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   334bc:	cmp	r0, #0
   334c0:	movge	r4, #1
   334c4:	bge	334cc <sd_bus_creds_has_bounding_cap@@Base+0x5ba4>
   334c8:	mov	r4, r0
   334cc:	ldr	r0, [sp, #76]	; 0x4c
   334d0:	cmp	r0, #0
   334d4:	beq	33128 <sd_bus_creds_has_bounding_cap@@Base+0x5800>
   334d8:	bl	24088 <strspn@plt+0x20978>
   334dc:	b	33128 <sd_bus_creds_has_bounding_cap@@Base+0x5800>
   334e0:	ldr	r4, [pc, #744]	; 337d0 <sd_bus_creds_has_bounding_cap@@Base+0x5ea8>
   334e4:	add	r4, pc, r4
   334e8:	b	32b18 <sd_bus_creds_has_bounding_cap@@Base+0x51f0>
   334ec:	bl	314c <__stack_chk_fail@plt>
   334f0:	ldr	r3, [r5, #416]	; 0x1a0
   334f4:	ldr	r2, [r7, #16]
   334f8:	cmp	r2, r3
   334fc:	beq	33634 <sd_bus_creds_has_bounding_cap@@Base+0x5d0c>
   33500:	str	r3, [r7, #16]
   33504:	mov	r2, r4
   33508:	mov	r0, fp
   3350c:	add	r1, sp, #71	; 0x47
   33510:	bl	28cc0 <strspn@plt+0x255b0>
   33514:	cmp	r0, #0
   33518:	blt	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   3351c:	ldrb	r3, [sp, #71]	; 0x47
   33520:	cmp	r3, #118	; 0x76
   33524:	beq	338a8 <sd_bus_creds_has_bounding_cap@@Base+0x5f80>
   33528:	ldr	r3, [r7, #20]
   3352c:	ldr	r6, [sp, #76]	; 0x4c
   33530:	ldr	r4, [r3, #12]
   33534:	cmp	r4, #0
   33538:	ldr	r3, [r7, #8]
   3353c:	ldreq	r4, [pc, #656]	; 337d4 <sd_bus_creds_has_bounding_cap@@Base+0x5eac>
   33540:	addeq	r4, pc, r4
   33544:	cmp	r6, #0
   33548:	ldreq	r6, [pc, #648]	; 337d8 <sd_bus_creds_has_bounding_cap@@Base+0x5eb0>
   3354c:	addeq	r6, pc, r6
   33550:	ldr	r1, [pc, #644]	; 337dc <sd_bus_creds_has_bounding_cap@@Base+0x5eb4>
   33554:	mov	r0, fp
   33558:	ldr	r2, [pc, #640]	; 337e0 <sd_bus_creds_has_bounding_cap@@Base+0x5eb8>
   3355c:	stm	sp, {r4, r6}
   33560:	add	r1, pc, r1
   33564:	add	r2, pc, r2
   33568:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   3356c:	b	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   33570:	mov	r0, fp
   33574:	bl	3513c <sd_bus_creds_has_bounding_cap@@Base+0x7814>
   33578:	cmp	r0, #0
   3357c:	movlt	r4, r0
   33580:	movge	r4, #1
   33584:	b	331c0 <sd_bus_creds_has_bounding_cap@@Base+0x5898>
   33588:	ldr	r3, [pc, #596]	; 337e4 <sd_bus_creds_has_bounding_cap@@Base+0x5ebc>
   3358c:	add	r3, pc, r3
   33590:	b	32ef8 <sd_bus_creds_has_bounding_cap@@Base+0x55d0>
   33594:	ldr	r4, [sp, #76]	; 0x4c
   33598:	mov	r5, r0
   3359c:	cmp	r4, #0
   335a0:	beq	335ac <sd_bus_creds_has_bounding_cap@@Base+0x5c84>
   335a4:	mov	r0, r4
   335a8:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   335ac:	ldr	r0, [sp, #72]	; 0x48
   335b0:	cmp	r0, #0
   335b4:	beq	335bc <sd_bus_creds_has_bounding_cap@@Base+0x5c94>
   335b8:	bl	24088 <strspn@plt+0x20978>
   335bc:	ldr	r0, [sp, #32]
   335c0:	bl	19788 <strspn@plt+0x16078>
   335c4:	mov	r0, r5
   335c8:	bl	36a4 <_Unwind_Resume@plt>
   335cc:	ldr	r3, [r7, #20]
   335d0:	mov	r1, #118	; 0x76
   335d4:	ldr	r0, [sp, #72]	; 0x48
   335d8:	ldr	r2, [r3, #12]
   335dc:	bl	25c8c <strspn@plt+0x2257c>
   335e0:	cmp	r0, #0
   335e4:	blt	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   335e8:	ldr	ip, [r7, #4]
   335ec:	mov	r0, r5
   335f0:	ldr	r2, [r7, #20]
   335f4:	ldr	r3, [fp, #16]
   335f8:	ldr	r4, [sp, #36]	; 0x24
   335fc:	str	ip, [sp]
   33600:	ldr	ip, [sp, #72]	; 0x48
   33604:	ldr	lr, [r7, #8]
   33608:	ldr	r1, [sp, #32]
   3360c:	str	r4, [sp, #12]
   33610:	str	lr, [sp, #4]
   33614:	str	r8, [sp, #16]
   33618:	str	ip, [sp, #8]
   3361c:	bl	31764 <sd_bus_creds_has_bounding_cap@@Base+0x3e3c>
   33620:	subs	r1, r0, #0
   33624:	blt	331f0 <sd_bus_creds_has_bounding_cap@@Base+0x58c8>
   33628:	ldrb	r3, [r5, #25]
   3362c:	tst	r3, #4
   33630:	beq	3363c <sd_bus_creds_has_bounding_cap@@Base+0x5d14>
   33634:	mov	r4, #0
   33638:	b	33110 <sd_bus_creds_has_bounding_cap@@Base+0x57e8>
   3363c:	ldr	r0, [sp, #72]	; 0x48
   33640:	bl	265a8 <strspn@plt+0x22e98>
   33644:	cmp	r0, #0
   33648:	blt	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   3364c:	mov	r0, r5
   33650:	ldr	r1, [sp, #72]	; 0x48
   33654:	mov	r2, #0
   33658:	bl	14ef0 <strspn@plt+0x117e0>
   3365c:	cmp	r0, #0
   33660:	movlt	r4, r0
   33664:	movge	r4, #1
   33668:	b	33110 <sd_bus_creds_has_bounding_cap@@Base+0x57e8>
   3366c:	ldr	r9, [sp, #36]	; 0x24
   33670:	mov	r4, #0
   33674:	mov	r0, r8
   33678:	bl	39ec8 <sd_bus_creds_has_bounding_cap@@Base+0xc5a0>
   3367c:	b	33188 <sd_bus_creds_has_bounding_cap@@Base+0x5860>
   33680:	mov	r1, r0
   33684:	ldr	r2, [sp, #32]
   33688:	mov	r0, fp
   3368c:	ldr	r9, [sp, #36]	; 0x24
   33690:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   33694:	mov	r4, r0
   33698:	b	33674 <sd_bus_creds_has_bounding_cap@@Base+0x5d4c>
   3369c:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336a0:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336a4:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336a8:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336ac:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336b0:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336b4:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   336b8:	cmp	r6, #0
   336bc:	ldr	r9, [sp, #36]	; 0x24
   336c0:	beq	336dc <sd_bus_creds_has_bounding_cap@@Base+0x5db4>
   336c4:	ldr	r0, [pc, #284]	; 337e8 <sd_bus_creds_has_bounding_cap@@Base+0x5ec0>
   336c8:	mov	r1, #1
   336cc:	mov	r2, #14
   336d0:	ldr	r3, [sp, #92]	; 0x5c
   336d4:	add	r0, pc, r0
   336d8:	bl	3224 <fwrite@plt>
   336dc:	cmp	r4, #0
   336e0:	bne	33ee8 <sd_bus_creds_has_bounding_cap@@Base+0x65c0>
   336e4:	mov	r3, #1
   336e8:	strb	r3, [r9]
   336ec:	mov	r0, r8
   336f0:	ldr	r1, [sp, #76]	; 0x4c
   336f4:	ldr	r2, [fp, #16]
   336f8:	bl	39944 <sd_bus_creds_has_bounding_cap@@Base+0xc01c>
   336fc:	subs	r4, r0, #0
   33700:	blt	33674 <sd_bus_creds_has_bounding_cap@@Base+0x5d4c>
   33704:	mov	r0, r8
   33708:	mov	r1, r5
   3370c:	mov	r2, fp
   33710:	add	r3, sp, #72	; 0x48
   33714:	bl	39d50 <sd_bus_creds_has_bounding_cap@@Base+0xc428>
   33718:	subs	r4, r0, #0
   3371c:	blt	33674 <sd_bus_creds_has_bounding_cap@@Base+0x5d4c>
   33720:	mov	r0, r5
   33724:	ldr	r1, [sp, #72]	; 0x48
   33728:	mov	r2, #0
   3372c:	bl	14ef0 <strspn@plt+0x117e0>
   33730:	cmp	r0, #0
   33734:	movlt	r4, r0
   33738:	movge	r4, #1
   3373c:	b	33674 <sd_bus_creds_has_bounding_cap@@Base+0x5d4c>
   33740:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   33744:	mov	r5, r0
   33748:	b	3359c <sd_bus_creds_has_bounding_cap@@Base+0x5c74>
   3374c:	mov	r4, r0
   33750:	ldr	r9, [sp, #36]	; 0x24
   33754:	b	33674 <sd_bus_creds_has_bounding_cap@@Base+0x5d4c>
   33758:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   3375c:	muleq	r3, r8, r4
   33760:	andeq	r0, r0, r8, lsr #5
   33764:	andeq	sl, r1, r0, asr lr
   33768:	ldrdeq	sl, [r1], -r4
   3376c:	andeq	sp, r1, r4, ror r7
   33770:	andeq	r6, r1, r8, ror r7
   33774:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   33778:	andeq	r6, r1, r0, ror #12
   3377c:			; <UNDEFINED> instruction: 0x0001e1b4
   33780:	andeq	r6, r1, r4, ror #11
   33784:	muleq	r1, ip, r5
   33788:	andeq	r9, r1, r8, ror #1
   3378c:	andeq	r6, r1, r8, lsl #10
   33790:	andeq	r6, r1, r0, asr #6
   33794:	andeq	r6, r1, r0, ror #6
   33798:	andeq	sl, r1, r8, lsr r0
   3379c:	andeq	sp, r1, r0, asr r4
   337a0:	ldrdeq	sp, [r1], -r8
   337a4:	strdeq	sp, [r1], -r8
   337a8:	ldrdeq	r9, [r1], -r4
   337ac:	andeq	sp, r1, ip, ror #7
   337b0:	muleq	r1, ip, r0
   337b4:	andeq	sp, r1, ip, lsl #4
   337b8:	andeq	r9, r1, r8, lsr #28
   337bc:	andeq	sp, r1, r8, lsl #2
   337c0:	andeq	sp, r1, r8, asr #32
   337c4:	andeq	pc, r1, r0, lsr #27
   337c8:	muleq	r1, r4, ip
   337cc:	andeq	ip, r1, r0, ror #29
   337d0:	andeq	sl, r1, ip, asr #8
   337d4:	strdeq	sl, [r1], -r0
   337d8:	andeq	sl, r1, r4, ror #7
   337dc:	andeq	r9, r1, r0, lsr #21
   337e0:	andeq	ip, r1, ip, asr #27
   337e4:	andeq	sl, r1, r4, lsr #7
   337e8:	andeq	pc, r1, r8, lsr sl	; <UNPREDICTABLE>
   337ec:	andeq	sl, r1, r4, ror r0
   337f0:	andeq	sl, r1, r4, rrx
   337f4:			; <UNDEFINED> instruction: 0x0001c6b4
   337f8:	andeq	ip, r1, r0, asr r6
   337fc:	ldrdeq	ip, [r1], -r4
   33800:	andeq	ip, r1, r4, ror #12
   33804:	andeq	ip, r1, r0, lsr r6
   33808:			; <UNDEFINED> instruction: 0x0001c4b4
   3380c:	andeq	r6, r1, ip, asr #23
   33810:	andeq	ip, r1, r0, lsl r6
   33814:	muleq	r1, r4, r4
   33818:	andeq	r5, r1, r4, asr #17
   3381c:	andeq	ip, r1, r8, lsr #11
   33820:	andeq	ip, r1, ip, lsr #8
   33824:	andeq	pc, r1, r4, ror #14
   33828:	andeq	ip, r1, r0, ror r5
   3382c:	andeq	ip, r1, r4, lsr r5
   33830:	ldrdeq	pc, [r1], -r0
   33834:	andeq	ip, r1, r0, asr r5
   33838:	andeq	ip, r1, r4, lsl r5
   3383c:	andeq	ip, r1, r0, lsr r7
   33840:	andeq	ip, r1, ip, lsl r5
   33844:	andeq	ip, r1, r0, ror #9
   33848:	andeq	ip, r1, r0, ror #16
   3384c:	andeq	ip, r1, r8, asr #13
   33850:	andeq	ip, r1, r4, asr #6
   33854:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   33858:	andeq	r5, r1, ip, lsl #9
   3385c:	ldrdeq	ip, [r1], -r8
   33860:	muleq	r1, r0, r1
   33864:	andeq	r9, r1, r8, asr #3
   33868:	andeq	ip, r1, r8, lsr r5
   3386c:	andeq	r9, r1, r0, asr fp
   33870:			; <UNDEFINED> instruction: 0x0001c1bc
   33874:	andeq	ip, r1, r4, lsl r1
   33878:	muleq	r1, r0, r1
   3387c:	andeq	ip, r1, r0, ror #2
   33880:	andeq	fp, r1, r4, ror #31
   33884:	andeq	ip, r1, r8, ror #2
   33888:	andeq	ip, r1, r0, asr #2
   3388c:	andeq	fp, r1, r4, asr #31
   33890:			; <UNDEFINED> instruction: 0x00019ab4
   33894:	andeq	ip, r1, r0, lsr #2
   33898:	andeq	fp, r1, r4, lsr #31
   3389c:	andeq	sl, r1, r4, lsr r2
   338a0:	strdeq	ip, [r1], -r8
   338a4:	strheq	ip, [r1], -ip	; <UNPREDICTABLE>
   338a8:	ldr	r3, [r7, #20]
   338ac:	ldr	r6, [sp, #76]	; 0x4c
   338b0:	ldr	r0, [pc, #-204]	; 337ec <sd_bus_creds_has_bounding_cap@@Base+0x5ec4>
   338b4:	ldr	r4, [r3, #12]
   338b8:	cmp	r6, #0
   338bc:	add	r0, pc, r0
   338c0:	ldr	r1, [pc, #-216]	; 337f0 <sd_bus_creds_has_bounding_cap@@Base+0x5ec8>
   338c4:	movne	r0, r6
   338c8:	cmp	r4, #0
   338cc:	add	r1, pc, r1
   338d0:	movne	r1, r4
   338d4:	bl	2fc0 <strcmp@plt>
   338d8:	cmp	r0, #0
   338dc:	bne	33534 <sd_bus_creds_has_bounding_cap@@Base+0x5c0c>
   338e0:	mov	r2, r4
   338e4:	mov	r0, fp
   338e8:	mov	r1, #118	; 0x76
   338ec:	bl	29108 <strspn@plt+0x259f8>
   338f0:	cmp	r0, #0
   338f4:	blt	3310c <sd_bus_creds_has_bounding_cap@@Base+0x57e4>
   338f8:	mov	r0, r5
   338fc:	mov	r1, fp
   33900:	mov	r2, r7
   33904:	mov	r3, r8
   33908:	bl	326dc <sd_bus_creds_has_bounding_cap@@Base+0x4db4>
   3390c:	subs	r1, r0, #0
   33910:	blt	331f0 <sd_bus_creds_has_bounding_cap@@Base+0x58c8>
   33914:	ldr	r4, [sp, #32]
   33918:	ldr	r6, [r7, #20]
   3391c:	cmp	r4, #0
   33920:	ldr	r4, [fp, #16]
   33924:	str	r4, [sp, #56]	; 0x38
   33928:	ldr	r4, [r7, #4]
   3392c:	str	r4, [sp, #60]	; 0x3c
   33930:	ldr	r4, [r7, #8]
   33934:	beq	33f38 <sd_bus_creds_has_bounding_cap@@Base+0x6610>
   33938:	cmp	r6, #0
   3393c:	beq	33f18 <sd_bus_creds_has_bounding_cap@@Base+0x65f0>
   33940:	ldr	ip, [sp, #56]	; 0x38
   33944:	cmp	ip, #0
   33948:	beq	33f58 <sd_bus_creds_has_bounding_cap@@Base+0x6630>
   3394c:	ldr	lr, [sp, #60]	; 0x3c
   33950:	cmp	lr, #0
   33954:	beq	33ad0 <sd_bus_creds_has_bounding_cap@@Base+0x61a8>
   33958:	cmp	r4, #0
   3395c:	beq	33a68 <sd_bus_creds_has_bounding_cap@@Base+0x6140>
   33960:	ldr	r1, [r6, #20]
   33964:	cmp	r1, #0
   33968:	beq	33200 <sd_bus_creds_has_bounding_cap@@Base+0x58d8>
   3396c:	ldr	r0, [sp, #32]
   33970:	bl	3668c <sd_bus_creds_has_bounding_cap@@Base+0x8d64>
   33974:	str	r0, [r5, #1020]	; 0x3fc
   33978:	mov	r3, r4
   3397c:	ldr	r0, [sp, #36]	; 0x24
   33980:	ldr	r1, [sp, #56]	; 0x38
   33984:	ldr	r2, [sp, #60]	; 0x3c
   33988:	str	r0, [r5, #1028]	; 0x404
   3398c:	str	r0, [sp, #4]
   33990:	mov	r0, r5
   33994:	str	fp, [sp]
   33998:	str	r8, [sp, #8]
   3399c:	ldr	ip, [r6, #20]
   339a0:	blx	ip
   339a4:	mov	r4, r0
   339a8:	mov	r3, #0
   339ac:	ldr	r0, [sp, #32]
   339b0:	str	r3, [r5, #1028]	; 0x404
   339b4:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   339b8:	cmp	r4, #0
   339bc:	str	r0, [r5, #1020]	; 0x3fc
   339c0:	blt	33a20 <sd_bus_creds_has_bounding_cap@@Base+0x60f8>
   339c4:	mov	r0, r8
   339c8:	bl	199f0 <strspn@plt+0x162e0>
   339cc:	cmp	r0, #0
   339d0:	bne	33a08 <sd_bus_creds_has_bounding_cap@@Base+0x60e0>
   339d4:	ldrb	r3, [r5, #25]
   339d8:	tst	r3, #4
   339dc:	bne	33634 <sd_bus_creds_has_bounding_cap@@Base+0x5d0c>
   339e0:	mov	r0, fp
   339e4:	bl	28b30 <strspn@plt+0x25420>
   339e8:	b	33644 <sd_bus_creds_has_bounding_cap@@Base+0x5d1c>
   339ec:	mov	r4, r0
   339f0:	mov	r0, r8
   339f4:	bl	19788 <strspn@plt+0x16078>
   339f8:	mov	r0, r4
   339fc:	bl	36a4 <_Unwind_Resume@plt>
   33a00:	mov	r5, r0
   33a04:	b	335ac <sd_bus_creds_has_bounding_cap@@Base+0x5c84>
   33a08:	mov	r0, r8
   33a0c:	bl	19b24 <strspn@plt+0x16414>
   33a10:	rsb	r1, r0, #0
   33a14:	cmp	r1, #0
   33a18:	bge	339d4 <sd_bus_creds_has_bounding_cap@@Base+0x60ac>
   33a1c:	b	331f0 <sd_bus_creds_has_bounding_cap@@Base+0x58c8>
   33a20:	mov	r1, r4
   33a24:	b	331f0 <sd_bus_creds_has_bounding_cap@@Base+0x58c8>
   33a28:	ldr	r0, [pc, #-572]	; 337f4 <sd_bus_creds_has_bounding_cap@@Base+0x5ecc>
   33a2c:	movw	r2, #518	; 0x206
   33a30:	ldr	r1, [pc, #-576]	; 337f8 <sd_bus_creds_has_bounding_cap@@Base+0x5ed0>
   33a34:	ldr	r3, [pc, #-576]	; 337fc <sd_bus_creds_has_bounding_cap@@Base+0x5ed4>
   33a38:	add	r0, pc, r0
   33a3c:	add	r1, pc, r1
   33a40:	add	r3, pc, r3
   33a44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33a48:	ldr	r0, [pc, #-592]	; 33800 <sd_bus_creds_has_bounding_cap@@Base+0x5ed8>
   33a4c:	movw	r2, #517	; 0x205
   33a50:	ldr	r1, [pc, #-596]	; 33804 <sd_bus_creds_has_bounding_cap@@Base+0x5edc>
   33a54:	ldr	r3, [pc, #-596]	; 33808 <sd_bus_creds_has_bounding_cap@@Base+0x5ee0>
   33a58:	add	r0, pc, r0
   33a5c:	add	r1, pc, r1
   33a60:	add	r3, pc, r3
   33a64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33a68:	ldr	r0, [pc, #-612]	; 3380c <sd_bus_creds_has_bounding_cap@@Base+0x5ee4>
   33a6c:	movw	r2, #497	; 0x1f1
   33a70:	ldr	r1, [pc, #-616]	; 33810 <sd_bus_creds_has_bounding_cap@@Base+0x5ee8>
   33a74:	ldr	r3, [pc, #-616]	; 33814 <sd_bus_creds_has_bounding_cap@@Base+0x5eec>
   33a78:	add	r0, pc, r0
   33a7c:	add	r1, pc, r1
   33a80:	add	r3, pc, r3
   33a84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33a88:	mov	r1, r4
   33a8c:	mov	r0, fp
   33a90:	add	r2, sp, #80	; 0x50
   33a94:	bl	282f0 <strspn@plt+0x24be0>
   33a98:	cmp	r0, #0
   33a9c:	blt	33268 <sd_bus_creds_has_bounding_cap@@Base+0x5940>
   33aa0:	ldr	r0, [sp, #80]	; 0x50
   33aa4:	bl	341c <__strdup@plt>
   33aa8:	subs	r4, r0, #0
   33aac:	beq	33f78 <sd_bus_creds_has_bounding_cap@@Base+0x6650>
   33ab0:	ldr	r2, [sp, #48]	; 0x30
   33ab4:	ldr	r1, [sp, #52]	; 0x34
   33ab8:	ldr	r0, [r2, r1]
   33abc:	bl	3080 <free@plt>
   33ac0:	ldr	ip, [sp, #48]	; 0x30
   33ac4:	ldr	r3, [sp, #52]	; 0x34
   33ac8:	str	r4, [ip, r3]
   33acc:	b	339d4 <sd_bus_creds_has_bounding_cap@@Base+0x60ac>
   33ad0:	ldr	r0, [pc, #-704]	; 33818 <sd_bus_creds_has_bounding_cap@@Base+0x5ef0>
   33ad4:	mov	r2, #496	; 0x1f0
   33ad8:	ldr	r1, [pc, #-708]	; 3381c <sd_bus_creds_has_bounding_cap@@Base+0x5ef4>
   33adc:	ldr	r3, [pc, #-708]	; 33820 <sd_bus_creds_has_bounding_cap@@Base+0x5ef8>
   33ae0:	add	r0, pc, r0
   33ae4:	add	r1, pc, r1
   33ae8:	add	r3, pc, r3
   33aec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33af0:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   33af4:	mvn	r4, #21
   33af8:	b	331c0 <sd_bus_creds_has_bounding_cap@@Base+0x5898>
   33afc:	mov	r5, r0
   33b00:	b	335bc <sd_bus_creds_has_bounding_cap@@Base+0x5c94>
   33b04:	b	339ec <sd_bus_creds_has_bounding_cap@@Base+0x60c4>
   33b08:	ldr	r0, [pc, #-748]	; 33824 <sd_bus_creds_has_bounding_cap@@Base+0x5efc>
   33b0c:	movw	r2, #1214	; 0x4be
   33b10:	ldr	r1, [pc, #-752]	; 33828 <sd_bus_creds_has_bounding_cap@@Base+0x5f00>
   33b14:	ldr	r3, [pc, #-752]	; 3382c <sd_bus_creds_has_bounding_cap@@Base+0x5f04>
   33b18:	add	r0, pc, r0
   33b1c:	add	r1, pc, r1
   33b20:	add	r3, pc, r3
   33b24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33b28:	ldr	r0, [pc, #-768]	; 33830 <sd_bus_creds_has_bounding_cap@@Base+0x5f08>
   33b2c:	movw	r2, #1213	; 0x4bd
   33b30:	ldr	r1, [pc, #-772]	; 33834 <sd_bus_creds_has_bounding_cap@@Base+0x5f0c>
   33b34:	ldr	r3, [pc, #-772]	; 33838 <sd_bus_creds_has_bounding_cap@@Base+0x5f10>
   33b38:	add	r0, pc, r0
   33b3c:	add	r1, pc, r1
   33b40:	add	r3, pc, r3
   33b44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33b48:	mov	r4, r0
   33b4c:	mov	r0, r7
   33b50:	bl	19788 <strspn@plt+0x16078>
   33b54:	mov	r0, r4
   33b58:	bl	36a4 <_Unwind_Resume@plt>
   33b5c:	ldr	r0, [pc, #-808]	; 3383c <sd_bus_creds_has_bounding_cap@@Base+0x5f14>
   33b60:	movw	r2, #1215	; 0x4bf
   33b64:	ldr	r1, [pc, #-812]	; 33840 <sd_bus_creds_has_bounding_cap@@Base+0x5f18>
   33b68:	ldr	r3, [pc, #-812]	; 33844 <sd_bus_creds_has_bounding_cap@@Base+0x5f1c>
   33b6c:	add	r0, pc, r0
   33b70:	add	r1, pc, r1
   33b74:	add	r3, pc, r3
   33b78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33b7c:	mov	r0, fp
   33b80:	add	r1, sp, #72	; 0x48
   33b84:	bl	23e80 <strspn@plt+0x20770>
   33b88:	cmp	r0, #0
   33b8c:	blt	33e5c <sd_bus_creds_has_bounding_cap@@Base+0x6534>
   33b90:	ldr	r2, [pc, #-848]	; 33848 <sd_bus_creds_has_bounding_cap@@Base+0x5f20>
   33b94:	mov	r1, #97	; 0x61
   33b98:	ldr	r0, [sp, #72]	; 0x48
   33b9c:	add	r2, pc, r2
   33ba0:	bl	25c8c <strspn@plt+0x2257c>
   33ba4:	cmp	r0, #0
   33ba8:	blt	33e5c <sd_bus_creds_has_bounding_cap@@Base+0x6534>
   33bac:	add	r3, sp, #80	; 0x50
   33bb0:	str	r3, [sp, #32]
   33bb4:	ldr	r0, [sp, #76]	; 0x4c
   33bb8:	mvn	r2, #1
   33bbc:	ldr	r1, [sp, #32]
   33bc0:	mov	r3, #0
   33bc4:	str	r2, [sp, #80]	; 0x50
   33bc8:	str	r3, [sp, #84]	; 0x54
   33bcc:	bl	41b34 <sd_bus_creds_has_bounding_cap@@Base+0x1420c>
   33bd0:	subs	r7, r0, #0
   33bd4:	beq	33dc0 <sd_bus_creds_has_bounding_cap@@Base+0x6498>
   33bd8:	ldr	ip, [sp, #72]	; 0x48
   33bdc:	cmp	ip, #0
   33be0:	str	ip, [sp, #36]	; 0x24
   33be4:	bne	33c80 <sd_bus_creds_has_bounding_cap@@Base+0x6358>
   33be8:	b	33da0 <sd_bus_creds_has_bounding_cap@@Base+0x6478>
   33bec:	ldrb	r6, [r5, #25]
   33bf0:	ubfx	r6, r6, #2, #1
   33bf4:	cmp	r6, #0
   33bf8:	bne	33d8c <sd_bus_creds_has_bounding_cap@@Base+0x6464>
   33bfc:	mov	r0, r7
   33c00:	bl	33a4 <strlen@plt>
   33c04:	cmp	r0, #65536	; 0x10000
   33c08:	bhi	33d34 <sd_bus_creds_has_bounding_cap@@Base+0x640c>
   33c0c:	add	r2, r0, #1
   33c10:	str	r2, [sp, #28]
   33c14:	mov	r0, r2
   33c18:	bl	32d8 <malloc@plt>
   33c1c:	ldr	r2, [sp, #28]
   33c20:	subs	r6, r0, #0
   33c24:	beq	33d24 <sd_bus_creds_has_bounding_cap@@Base+0x63fc>
   33c28:	mov	r1, r7
   33c2c:	bl	30c8 <memcpy@plt>
   33c30:	ldrb	r3, [r6]
   33c34:	cmp	r3, #47	; 0x2f
   33c38:	bne	33ccc <sd_bus_creds_has_bounding_cap@@Base+0x63a4>
   33c3c:	ldrb	r3, [r6, #1]
   33c40:	cmp	r3, #0
   33c44:	bne	33ccc <sd_bus_creds_has_bounding_cap@@Base+0x63a4>
   33c48:	mov	r0, r6
   33c4c:	bl	3080 <free@plt>
   33c50:	ldrb	r3, [r5, #25]
   33c54:	tst	r3, #4
   33c58:	bne	332cc <sd_bus_creds_has_bounding_cap@@Base+0x59a4>
   33c5c:	ldr	r0, [sp, #76]	; 0x4c
   33c60:	ldr	r1, [sp, #32]
   33c64:	bl	41b34 <sd_bus_creds_has_bounding_cap@@Base+0x1420c>
   33c68:	subs	r7, r0, #0
   33c6c:	beq	33dc0 <sd_bus_creds_has_bounding_cap@@Base+0x6498>
   33c70:	ldr	lr, [sp, #72]	; 0x48
   33c74:	cmp	lr, #0
   33c78:	str	lr, [sp, #36]	; 0x24
   33c7c:	beq	33da0 <sd_bus_creds_has_bounding_cap@@Base+0x6478>
   33c80:	mov	r0, #0
   33c84:	str	r8, [sp, #4]
   33c88:	str	r0, [sp]
   33c8c:	mov	r2, r7
   33c90:	mov	r0, r5
   33c94:	ldr	r1, [sp, #36]	; 0x24
   33c98:	mov	r3, r7
   33c9c:	bl	32324 <sd_bus_creds_has_bounding_cap@@Base+0x49fc>
   33ca0:	cmp	r0, #0
   33ca4:	bge	33bec <sd_bus_creds_has_bounding_cap@@Base+0x62c4>
   33ca8:	mov	r4, r0
   33cac:	mov	r6, #0
   33cb0:	b	33d28 <sd_bus_creds_has_bounding_cap@@Base+0x6400>
   33cb4:	ldrb	r3, [r5, #25]
   33cb8:	tst	r3, #4
   33cbc:	bne	33c48 <sd_bus_creds_has_bounding_cap@@Base+0x6320>
   33cc0:	ldrb	r3, [r6]
   33cc4:	cmp	r3, #47	; 0x2f
   33cc8:	beq	33c3c <sd_bus_creds_has_bounding_cap@@Base+0x6314>
   33ccc:	mov	r0, r6
   33cd0:	mov	r1, #47	; 0x2f
   33cd4:	bl	356c <strrchr@plt>
   33cd8:	subs	r3, r0, #0
   33cdc:	beq	33c48 <sd_bus_creds_has_bounding_cap@@Base+0x6320>
   33ce0:	subs	r2, r3, r6
   33ce4:	mov	lr, #0
   33ce8:	rsbs	ip, r2, #0
   33cec:	mov	r0, r5
   33cf0:	adcs	ip, ip, r2
   33cf4:	ldr	r1, [sp, #36]	; 0x24
   33cf8:	mov	r2, r6
   33cfc:	strb	lr, [r3, ip]
   33d00:	mov	ip, #1
   33d04:	mov	r3, r7
   33d08:	str	ip, [sp]
   33d0c:	str	r8, [sp, #4]
   33d10:	bl	32324 <sd_bus_creds_has_bounding_cap@@Base+0x49fc>
   33d14:	cmp	r0, #0
   33d18:	bge	33cb4 <sd_bus_creds_has_bounding_cap@@Base+0x638c>
   33d1c:	mov	r4, r0
   33d20:	b	33d28 <sd_bus_creds_has_bounding_cap@@Base+0x6400>
   33d24:	mvn	r4, #11
   33d28:	mov	r0, r6
   33d2c:	bl	3080 <free@plt>
   33d30:	b	332cc <sd_bus_creds_has_bounding_cap@@Base+0x59a4>
   33d34:	ldr	r0, [pc, #-1264]	; 3384c <sd_bus_creds_has_bounding_cap@@Base+0x5f24>
   33d38:	movw	r2, #1125	; 0x465
   33d3c:	ldr	r1, [pc, #-1268]	; 33850 <sd_bus_creds_has_bounding_cap@@Base+0x5f28>
   33d40:	ldr	r3, [pc, #-1268]	; 33854 <sd_bus_creds_has_bounding_cap@@Base+0x5f2c>
   33d44:	add	r0, pc, r0
   33d48:	add	r1, pc, r1
   33d4c:	add	r3, pc, r3
   33d50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33d54:	mov	r3, r0
   33d58:	mov	r0, r6
   33d5c:	mov	r4, r3
   33d60:	bl	3080 <free@plt>
   33d64:	ldr	r0, [sp, #76]	; 0x4c
   33d68:	cmp	r0, #0
   33d6c:	beq	33d74 <sd_bus_creds_has_bounding_cap@@Base+0x644c>
   33d70:	bl	41c64 <sd_bus_creds_has_bounding_cap@@Base+0x1433c>
   33d74:	ldr	r0, [sp, #72]	; 0x48
   33d78:	cmp	r0, #0
   33d7c:	beq	339f0 <sd_bus_creds_has_bounding_cap@@Base+0x60c8>
   33d80:	bl	24088 <strspn@plt+0x20978>
   33d84:	b	339f0 <sd_bus_creds_has_bounding_cap@@Base+0x60c8>
   33d88:	b	33d54 <sd_bus_creds_has_bounding_cap@@Base+0x642c>
   33d8c:	mov	r6, #0
   33d90:	b	33c48 <sd_bus_creds_has_bounding_cap@@Base+0x6320>
   33d94:	mov	r3, r0
   33d98:	mov	r6, #0
   33d9c:	b	33d58 <sd_bus_creds_has_bounding_cap@@Base+0x6430>
   33da0:	ldr	r0, [pc, #-1360]	; 33858 <sd_bus_creds_has_bounding_cap@@Base+0x5f30>
   33da4:	movw	r2, #1112	; 0x458
   33da8:	ldr	r1, [pc, #-1364]	; 3385c <sd_bus_creds_has_bounding_cap@@Base+0x5f34>
   33dac:	ldr	r3, [pc, #-1364]	; 33860 <sd_bus_creds_has_bounding_cap@@Base+0x5f38>
   33db0:	add	r0, pc, r0
   33db4:	add	r1, pc, r1
   33db8:	add	r3, pc, r3
   33dbc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33dc0:	ldr	r0, [sp, #72]	; 0x48
   33dc4:	bl	265a8 <strspn@plt+0x22e98>
   33dc8:	cmp	r0, #0
   33dcc:	blt	33e5c <sd_bus_creds_has_bounding_cap@@Base+0x6534>
   33dd0:	mov	r0, r5
   33dd4:	ldr	r1, [sp, #72]	; 0x48
   33dd8:	mov	r2, #0
   33ddc:	bl	14ef0 <strspn@plt+0x117e0>
   33de0:	cmp	r0, #0
   33de4:	movlt	r4, r0
   33de8:	movge	r4, #1
   33dec:	b	332cc <sd_bus_creds_has_bounding_cap@@Base+0x59a4>
   33df0:	mov	r4, #0
   33df4:	mov	r0, r8
   33df8:	bl	19788 <strspn@plt+0x16078>
   33dfc:	b	334cc <sd_bus_creds_has_bounding_cap@@Base+0x5ba4>
   33e00:	mov	r0, fp
   33e04:	mov	r2, r8
   33e08:	bl	36434 <sd_bus_creds_has_bounding_cap@@Base+0x8b0c>
   33e0c:	mov	r4, r0
   33e10:	b	33df4 <sd_bus_creds_has_bounding_cap@@Base+0x64cc>
   33e14:	mov	r4, r0
   33e18:	ldr	r0, [sp, #76]	; 0x4c
   33e1c:	cmp	r0, #0
   33e20:	beq	339f8 <sd_bus_creds_has_bounding_cap@@Base+0x60d0>
   33e24:	bl	24088 <strspn@plt+0x20978>
   33e28:	b	339f8 <sd_bus_creds_has_bounding_cap@@Base+0x60d0>
   33e2c:	ldr	r1, [pc, #-1488]	; 33864 <sd_bus_creds_has_bounding_cap@@Base+0x5f3c>
   33e30:	mov	r0, fp
   33e34:	ldr	r2, [pc, #-1492]	; 33868 <sd_bus_creds_has_bounding_cap@@Base+0x5f40>
   33e38:	add	r1, pc, r1
   33e3c:	add	r2, pc, r2
   33e40:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   33e44:	mov	r4, r0
   33e48:	b	32b70 <sd_bus_creds_has_bounding_cap@@Base+0x5248>
   33e4c:	mov	r4, r0
   33e50:	mov	r0, r8
   33e54:	bl	19788 <strspn@plt+0x16078>
   33e58:	b	33e18 <sd_bus_creds_has_bounding_cap@@Base+0x64f0>
   33e5c:	mov	r4, r0
   33e60:	b	332cc <sd_bus_creds_has_bounding_cap@@Base+0x59a4>
   33e64:	b	33d94 <sd_bus_creds_has_bounding_cap@@Base+0x646c>
   33e68:	ldr	r0, [sp, #76]	; 0x4c
   33e6c:	bl	265a8 <strspn@plt+0x22e98>
   33e70:	cmp	r0, #0
   33e74:	blt	334c8 <sd_bus_creds_has_bounding_cap@@Base+0x5ba0>
   33e78:	mov	r0, r5
   33e7c:	ldr	r1, [sp, #76]	; 0x4c
   33e80:	mov	r2, #0
   33e84:	bl	14ef0 <strspn@plt+0x117e0>
   33e88:	b	334bc <sd_bus_creds_has_bounding_cap@@Base+0x5b94>
   33e8c:	mov	r4, r0
   33e90:	b	33d64 <sd_bus_creds_has_bounding_cap@@Base+0x643c>
   33e94:	mov	r4, r0
   33e98:	b	33d74 <sd_bus_creds_has_bounding_cap@@Base+0x644c>
   33e9c:	ldr	r3, [sp, #72]	; 0x48
   33ea0:	mov	r4, r0
   33ea4:	cmp	r3, #0
   33ea8:	beq	339f0 <sd_bus_creds_has_bounding_cap@@Base+0x60c8>
   33eac:	mov	r0, r3
   33eb0:	bl	24088 <strspn@plt+0x20978>
   33eb4:	b	339f0 <sd_bus_creds_has_bounding_cap@@Base+0x60c8>
   33eb8:	ldr	r0, [pc, #-1620]	; 3386c <sd_bus_creds_has_bounding_cap@@Base+0x5f44>
   33ebc:	mov	r2, #88	; 0x58
   33ec0:	ldr	r1, [pc, #-1624]	; 33870 <sd_bus_creds_has_bounding_cap@@Base+0x5f48>
   33ec4:	add	r8, sp, #92	; 0x5c
   33ec8:	ldr	r3, [pc, #-1628]	; 33874 <sd_bus_creds_has_bounding_cap@@Base+0x5f4c>
   33ecc:	add	r0, pc, r0
   33ed0:	add	r1, pc, r1
   33ed4:	add	r3, pc, r3
   33ed8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33edc:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   33ee0:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   33ee4:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   33ee8:	mov	r0, r5
   33eec:	ldr	r1, [sp, #44]	; 0x2c
   33ef0:	ldr	r2, [fp, #16]
   33ef4:	mov	r3, sl
   33ef8:	bl	31580 <sd_bus_creds_has_bounding_cap@@Base+0x3c58>
   33efc:	subs	r4, r0, #0
   33f00:	ble	33674 <sd_bus_creds_has_bounding_cap@@Base+0x5d4c>
   33f04:	ldrb	r3, [r5, #25]
   33f08:	tst	r3, #4
   33f0c:	bne	33670 <sd_bus_creds_has_bounding_cap@@Base+0x5d48>
   33f10:	b	336e4 <sd_bus_creds_has_bounding_cap@@Base+0x5dbc>
   33f14:	bl	3750 <strspn@plt+0x40>
   33f18:	ldr	r0, [pc, #-1704]	; 33878 <sd_bus_creds_has_bounding_cap@@Base+0x5f50>
   33f1c:	movw	r2, #494	; 0x1ee
   33f20:	ldr	r1, [pc, #-1708]	; 3387c <sd_bus_creds_has_bounding_cap@@Base+0x5f54>
   33f24:	ldr	r3, [pc, #-1708]	; 33880 <sd_bus_creds_has_bounding_cap@@Base+0x5f58>
   33f28:	add	r0, pc, r0
   33f2c:	add	r1, pc, r1
   33f30:	add	r3, pc, r3
   33f34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33f38:	ldr	r0, [pc, #-1724]	; 33884 <sd_bus_creds_has_bounding_cap@@Base+0x5f5c>
   33f3c:	movw	r2, #493	; 0x1ed
   33f40:	ldr	r1, [pc, #-1728]	; 33888 <sd_bus_creds_has_bounding_cap@@Base+0x5f60>
   33f44:	ldr	r3, [pc, #-1728]	; 3388c <sd_bus_creds_has_bounding_cap@@Base+0x5f64>
   33f48:	add	r0, pc, r0
   33f4c:	add	r1, pc, r1
   33f50:	add	r3, pc, r3
   33f54:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33f58:	ldr	r0, [pc, #-1744]	; 33890 <sd_bus_creds_has_bounding_cap@@Base+0x5f68>
   33f5c:	movw	r2, #495	; 0x1ef
   33f60:	ldr	r1, [pc, #-1748]	; 33894 <sd_bus_creds_has_bounding_cap@@Base+0x5f6c>
   33f64:	ldr	r3, [pc, #-1748]	; 33898 <sd_bus_creds_has_bounding_cap@@Base+0x5f70>
   33f68:	add	r0, pc, r0
   33f6c:	add	r1, pc, r1
   33f70:	add	r3, pc, r3
   33f74:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33f78:	mvn	r1, #11
   33f7c:	b	331f0 <sd_bus_creds_has_bounding_cap@@Base+0x58c8>
   33f80:	ldr	r0, [pc, #-1772]	; 3389c <sd_bus_creds_has_bounding_cap@@Base+0x5f74>
   33f84:	movw	r2, #1212	; 0x4bc
   33f88:	ldr	r1, [pc, #-1776]	; 338a0 <sd_bus_creds_has_bounding_cap@@Base+0x5f78>
   33f8c:	ldr	r3, [pc, #-1776]	; 338a4 <sd_bus_creds_has_bounding_cap@@Base+0x5f7c>
   33f90:	add	r0, pc, r0
   33f94:	add	r1, pc, r1
   33f98:	add	r3, pc, r3
   33f9c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   33fa0:	ldr	r4, [sp, #76]	; 0x4c
   33fa4:	b	33744 <sd_bus_creds_has_bounding_cap@@Base+0x5e1c>
   33fa8:	b	339ec <sd_bus_creds_has_bounding_cap@@Base+0x60c4>
   33fac:	b	33594 <sd_bus_creds_has_bounding_cap@@Base+0x5c6c>
   33fb0:	ldr	r3, [pc, #848]	; 34308 <sd_bus_creds_has_bounding_cap@@Base+0x69e0>
   33fb4:	mov	r2, #0
   33fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33fbc:	subs	r6, r0, #0
   33fc0:	ldr	r0, [pc, #836]	; 3430c <sd_bus_creds_has_bounding_cap@@Base+0x69e4>
   33fc4:	add	r3, pc, r3
   33fc8:	sub	sp, sp, #20
   33fcc:	mov	r7, r1
   33fd0:	ldr	r8, [r3, r0]
   33fd4:	strb	r2, [sp, #11]
   33fd8:	ldr	r3, [r8]
   33fdc:	str	r3, [sp, #12]
   33fe0:	beq	34268 <sd_bus_creds_has_bounding_cap@@Base+0x6940>
   33fe4:	cmp	r1, #0
   33fe8:	beq	34230 <sd_bus_creds_has_bounding_cap@@Base+0x6908>
   33fec:	mov	r3, #968	; 0x3c8
   33ff0:	mov	r4, #8
   33ff4:	ldrd	sl, [r6, r3]
   33ff8:	mov	r5, #0
   33ffc:	and	r4, r4, sl
   34000:	and	r5, r5, fp
   34004:	orrs	r3, r4, r5
   34008:	bne	3401c <sd_bus_creds_has_bounding_cap@@Base+0x66f4>
   3400c:	ldr	r3, [r1, #244]	; 0xf4
   34010:	ldrb	r3, [r3, #1]
   34014:	cmp	r3, #1
   34018:	beq	34048 <sd_bus_creds_has_bounding_cap@@Base+0x6720>
   3401c:	mov	r4, r2
   34020:	mov	r5, r2
   34024:	mov	r0, r4
   34028:	bl	3080 <free@plt>
   3402c:	ldr	r2, [sp, #12]
   34030:	ldr	r3, [r8]
   34034:	mov	r0, r5
   34038:	cmp	r2, r3
   3403c:	bne	3428c <sd_bus_creds_has_bounding_cap@@Base+0x6964>
   34040:	add	sp, sp, #20
   34044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34048:	ldr	r0, [r6, #136]	; 0x88
   3404c:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   34050:	cmp	r0, #0
   34054:	beq	34178 <sd_bus_creds_has_bounding_cap@@Base+0x6850>
   34058:	ldrb	r3, [r6, #24]
   3405c:	tst	r3, #4
   34060:	beq	34070 <sd_bus_creds_has_bounding_cap@@Base+0x6748>
   34064:	ldr	r4, [r7, #28]
   34068:	cmp	r4, #0
   3406c:	beq	34184 <sd_bus_creds_has_bounding_cap@@Base+0x685c>
   34070:	ldr	r4, [r7, #16]
   34074:	cmp	r4, #0
   34078:	beq	342e0 <sd_bus_creds_has_bounding_cap@@Base+0x69b8>
   3407c:	ldr	r5, [r7, #24]
   34080:	cmp	r5, #0
   34084:	beq	342c0 <sd_bus_creds_has_bounding_cap@@Base+0x6998>
   34088:	mov	r0, r4
   3408c:	bl	33a4 <strlen@plt>
   34090:	cmp	r0, #65536	; 0x10000
   34094:	bhi	34294 <sd_bus_creds_has_bounding_cap@@Base+0x696c>
   34098:	add	r0, r0, #1
   3409c:	bl	32d8 <malloc@plt>
   340a0:	subs	r4, r0, #0
   340a4:	beq	34200 <sd_bus_creds_has_bounding_cap@@Base+0x68d8>
   340a8:	add	r5, sp, #11
   340ac:	mov	r9, #0
   340b0:	b	340cc <sd_bus_creds_has_bounding_cap@@Base+0x67a4>
   340b4:	ldrb	r3, [r4, #1]
   340b8:	cmp	r3, #0
   340bc:	bne	34120 <sd_bus_creds_has_bounding_cap@@Base+0x67f8>
   340c0:	ldrb	r3, [r6, #25]
   340c4:	tst	r3, #4
   340c8:	beq	3418c <sd_bus_creds_has_bounding_cap@@Base+0x6864>
   340cc:	ldrb	r2, [r6, #25]
   340d0:	mov	r0, r6
   340d4:	mov	r1, r7
   340d8:	mov	r3, #0
   340dc:	bfc	r2, #2, #1
   340e0:	strb	r2, [r6, #25]
   340e4:	ldr	r2, [r7, #16]
   340e8:	str	r5, [sp]
   340ec:	bl	3284c <sd_bus_creds_has_bounding_cap@@Base+0x4f24>
   340f0:	cmp	r0, #0
   340f4:	bne	34170 <sd_bus_creds_has_bounding_cap@@Base+0x6848>
   340f8:	mov	r0, r4
   340fc:	ldr	r1, [r7, #16]
   34100:	bl	3260 <strcpy@plt>
   34104:	ldrb	r3, [r4]
   34108:	cmp	r3, #47	; 0x2f
   3410c:	bne	34120 <sd_bus_creds_has_bounding_cap@@Base+0x67f8>
   34110:	b	340b4 <sd_bus_creds_has_bounding_cap@@Base+0x678c>
   34114:	ldrb	r3, [r4]
   34118:	cmp	r3, #47	; 0x2f
   3411c:	beq	340b4 <sd_bus_creds_has_bounding_cap@@Base+0x678c>
   34120:	mov	r0, r4
   34124:	mov	r1, #47	; 0x2f
   34128:	bl	356c <strrchr@plt>
   3412c:	cmp	r0, #0
   34130:	beq	340c0 <sd_bus_creds_has_bounding_cap@@Base+0x6798>
   34134:	subs	r2, r0, r4
   34138:	rsbs	r3, r2, #0
   3413c:	adcs	r3, r3, r2
   34140:	strb	r9, [r0, r3]
   34144:	ldrb	r3, [r6, #25]
   34148:	tst	r3, #4
   3414c:	bne	340cc <sd_bus_creds_has_bounding_cap@@Base+0x67a4>
   34150:	str	r5, [sp]
   34154:	mov	r0, r6
   34158:	mov	r1, r7
   3415c:	mov	r2, r4
   34160:	mov	r3, #1
   34164:	bl	3284c <sd_bus_creds_has_bounding_cap@@Base+0x4f24>
   34168:	cmp	r0, #0
   3416c:	beq	34114 <sd_bus_creds_has_bounding_cap@@Base+0x67ec>
   34170:	mov	r5, r0
   34174:	b	34024 <sd_bus_creds_has_bounding_cap@@Base+0x66fc>
   34178:	mov	r4, r0
   3417c:	mov	r5, r0
   34180:	b	34024 <sd_bus_creds_has_bounding_cap@@Base+0x66fc>
   34184:	mov	r5, r4
   34188:	b	34024 <sd_bus_creds_has_bounding_cap@@Base+0x66fc>
   3418c:	ldrb	r5, [sp, #11]
   34190:	cmp	r5, #0
   34194:	beq	34024 <sd_bus_creds_has_bounding_cap@@Base+0x66fc>
   34198:	ldr	r1, [pc, #368]	; 34310 <sd_bus_creds_has_bounding_cap@@Base+0x69e8>
   3419c:	mov	r0, r7
   341a0:	ldr	r2, [pc, #364]	; 34314 <sd_bus_creds_has_bounding_cap@@Base+0x69ec>
   341a4:	add	r1, pc, r1
   341a8:	add	r2, pc, r2
   341ac:	bl	245b8 <strspn@plt+0x20ea8>
   341b0:	cmp	r0, #0
   341b4:	bne	341d8 <sd_bus_creds_has_bounding_cap@@Base+0x68b0>
   341b8:	ldr	r1, [pc, #344]	; 34318 <sd_bus_creds_has_bounding_cap@@Base+0x69f0>
   341bc:	mov	r0, r7
   341c0:	ldr	r2, [pc, #340]	; 3431c <sd_bus_creds_has_bounding_cap@@Base+0x69f4>
   341c4:	add	r1, pc, r1
   341c8:	add	r2, pc, r2
   341cc:	bl	245b8 <strspn@plt+0x20ea8>
   341d0:	cmp	r0, #0
   341d4:	beq	34208 <sd_bus_creds_has_bounding_cap@@Base+0x68e0>
   341d8:	ldr	r1, [pc, #320]	; 34320 <sd_bus_creds_has_bounding_cap@@Base+0x69f8>
   341dc:	mov	r0, r7
   341e0:	ldr	r2, [pc, #316]	; 34324 <sd_bus_creds_has_bounding_cap@@Base+0x69fc>
   341e4:	add	r1, pc, r1
   341e8:	add	r2, pc, r2
   341ec:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   341f0:	cmp	r0, #0
   341f4:	movlt	r5, r0
   341f8:	movge	r5, #1
   341fc:	b	34024 <sd_bus_creds_has_bounding_cap@@Base+0x66fc>
   34200:	mvn	r5, #11
   34204:	b	34024 <sd_bus_creds_has_bounding_cap@@Base+0x66fc>
   34208:	ldr	ip, [r7, #20]
   3420c:	mov	r0, r7
   34210:	ldr	r1, [pc, #272]	; 34328 <sd_bus_creds_has_bounding_cap@@Base+0x6a00>
   34214:	ldr	r2, [pc, #272]	; 3432c <sd_bus_creds_has_bounding_cap@@Base+0x6a04>
   34218:	ldr	r3, [r7, #24]
   3421c:	add	r1, pc, r1
   34220:	add	r2, pc, r2
   34224:	str	ip, [sp]
   34228:	bl	355e8 <sd_bus_creds_has_bounding_cap@@Base+0x7cc0>
   3422c:	b	341f0 <sd_bus_creds_has_bounding_cap@@Base+0x68c8>
   34230:	ldr	r0, [pc, #248]	; 34330 <sd_bus_creds_has_bounding_cap@@Base+0x6a08>
   34234:	movw	r2, #1331	; 0x533
   34238:	ldr	r1, [pc, #244]	; 34334 <sd_bus_creds_has_bounding_cap@@Base+0x6a0c>
   3423c:	ldr	r3, [pc, #244]	; 34338 <sd_bus_creds_has_bounding_cap@@Base+0x6a10>
   34240:	add	r0, pc, r0
   34244:	add	r1, pc, r1
   34248:	add	r3, pc, r3
   3424c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34250:	mov	r8, r0
   34254:	mov	r4, #0
   34258:	mov	r0, r4
   3425c:	bl	3080 <free@plt>
   34260:	mov	r0, r8
   34264:	bl	36a4 <_Unwind_Resume@plt>
   34268:	ldr	r0, [pc, #204]	; 3433c <sd_bus_creds_has_bounding_cap@@Base+0x6a14>
   3426c:	movw	r2, #1330	; 0x532
   34270:	ldr	r1, [pc, #200]	; 34340 <sd_bus_creds_has_bounding_cap@@Base+0x6a18>
   34274:	ldr	r3, [pc, #200]	; 34344 <sd_bus_creds_has_bounding_cap@@Base+0x6a1c>
   34278:	add	r0, pc, r0
   3427c:	add	r1, pc, r1
   34280:	add	r3, pc, r3
   34284:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34288:	b	34250 <sd_bus_creds_has_bounding_cap@@Base+0x6928>
   3428c:	bl	314c <__stack_chk_fail@plt>
   34290:	b	34250 <sd_bus_creds_has_bounding_cap@@Base+0x6928>
   34294:	ldr	r0, [pc, #172]	; 34348 <sd_bus_creds_has_bounding_cap@@Base+0x6a20>
   34298:	movw	r2, #1350	; 0x546
   3429c:	ldr	r1, [pc, #168]	; 3434c <sd_bus_creds_has_bounding_cap@@Base+0x6a24>
   342a0:	ldr	r3, [pc, #168]	; 34350 <sd_bus_creds_has_bounding_cap@@Base+0x6a28>
   342a4:	add	r0, pc, r0
   342a8:	add	r1, pc, r1
   342ac:	add	r3, pc, r3
   342b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   342b4:	mov	r8, r0
   342b8:	b	34258 <sd_bus_creds_has_bounding_cap@@Base+0x6930>
   342bc:	b	34250 <sd_bus_creds_has_bounding_cap@@Base+0x6928>
   342c0:	ldr	r0, [pc, #140]	; 34354 <sd_bus_creds_has_bounding_cap@@Base+0x6a2c>
   342c4:	movw	r2, #1347	; 0x543
   342c8:	ldr	r1, [pc, #136]	; 34358 <sd_bus_creds_has_bounding_cap@@Base+0x6a30>
   342cc:	ldr	r3, [pc, #136]	; 3435c <sd_bus_creds_has_bounding_cap@@Base+0x6a34>
   342d0:	add	r0, pc, r0
   342d4:	add	r1, pc, r1
   342d8:	add	r3, pc, r3
   342dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   342e0:	ldr	r0, [pc, #120]	; 34360 <sd_bus_creds_has_bounding_cap@@Base+0x6a38>
   342e4:	movw	r2, #1346	; 0x542
   342e8:	ldr	r1, [pc, #116]	; 34364 <sd_bus_creds_has_bounding_cap@@Base+0x6a3c>
   342ec:	ldr	r3, [pc, #116]	; 34368 <sd_bus_creds_has_bounding_cap@@Base+0x6a40>
   342f0:	add	r0, pc, r0
   342f4:	add	r1, pc, r1
   342f8:	add	r3, pc, r3
   342fc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34300:	b	34250 <sd_bus_creds_has_bounding_cap@@Base+0x6928>
   34304:	b	342b4 <sd_bus_creds_has_bounding_cap@@Base+0x698c>
   34308:	andeq	r7, r3, r4, lsr sp
   3430c:	andeq	r0, r0, r8, lsr #5
   34310:	andeq	r5, r1, r8, lsl #3
   34314:	andeq	r6, r1, r8, lsr #9
   34318:	andeq	r5, r1, r8, ror #2
   3431c:	andeq	r6, r1, r0, asr #9
   34320:	andeq	r8, r1, ip, lsl #31
   34324:	andeq	ip, r1, r0, ror #4
   34328:	andeq	r7, r1, r8, lsr #25
   3432c:	andeq	ip, r1, r8, asr #4
   34330:	andeq	pc, r1, r8, asr #1
   34334:	andeq	fp, r1, r8, asr #28
   34338:	andeq	fp, r1, ip, lsr #26
   3433c:	andeq	r9, r1, ip, asr #30
   34340:	andeq	fp, r1, r0, lsl lr
   34344:	strdeq	fp, [r1], -r4
   34348:	andeq	ip, r1, r8, ror #2
   3434c:	andeq	fp, r1, r4, ror #27
   34350:	andeq	fp, r1, r8, asr #25
   34354:	andeq	ip, r1, ip, ror #2
   34358:			; <UNDEFINED> instruction: 0x0001bdb8
   3435c:	muleq	r1, ip, ip
   34360:	andeq	ip, r1, r4, asr #2
   34364:	muleq	r1, r8, sp
   34368:	andeq	fp, r1, ip, ror ip
   3436c:	push	{r3, r4, r5, lr}
   34370:	subs	r5, r0, #0
   34374:	mov	r4, r1
   34378:	beq	34430 <sd_bus_creds_has_bounding_cap@@Base+0x6b08>
   3437c:	cmp	r1, #0
   34380:	popeq	{r3, r4, r5, pc}
   34384:	ldr	r3, [r1, #8]
   34388:	cmp	r3, #0
   3438c:	popne	{r3, r4, r5, pc}
   34390:	ldr	r3, [r1, #20]
   34394:	cmp	r3, #0
   34398:	popne	{r3, r4, r5, pc}
   3439c:	ldr	r3, [r1, #24]
   343a0:	cmp	r3, #0
   343a4:	popne	{r3, r4, r5, pc}
   343a8:	ldr	r3, [r1, #28]
   343ac:	cmp	r3, #0
   343b0:	popne	{r3, r4, r5, pc}
   343b4:	ldr	r3, [r1, #32]
   343b8:	cmp	r3, #0
   343bc:	popne	{r3, r4, r5, pc}
   343c0:	ldr	r0, [r5, #136]	; 0x88
   343c4:	ldr	r1, [r1]
   343c8:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   343cc:	cmp	r4, r0
   343d0:	bne	34450 <sd_bus_creds_has_bounding_cap@@Base+0x6b28>
   343d4:	ldr	r3, [r4, #4]
   343d8:	cmp	r3, #0
   343dc:	beq	34410 <sd_bus_creds_has_bounding_cap@@Base+0x6ae8>
   343e0:	ldr	r2, [r4, #12]
   343e4:	cmp	r2, #0
   343e8:	ldrne	r1, [r4, #16]
   343ec:	strne	r1, [r2, #16]
   343f0:	ldr	r2, [r4, #16]
   343f4:	cmp	r2, #0
   343f8:	beq	34470 <sd_bus_creds_has_bounding_cap@@Base+0x6b48>
   343fc:	ldr	r3, [r4, #12]
   34400:	str	r3, [r2, #12]
   34404:	mov	r3, #0
   34408:	str	r3, [r4, #16]
   3440c:	str	r3, [r4, #12]
   34410:	ldr	r0, [r4]
   34414:	bl	3080 <free@plt>
   34418:	mov	r0, r5
   3441c:	ldr	r1, [r4, #4]
   34420:	bl	3436c <sd_bus_creds_has_bounding_cap@@Base+0x6a44>
   34424:	mov	r0, r4
   34428:	pop	{r3, r4, r5, lr}
   3442c:	b	3080 <free@plt>
   34430:	ldr	r0, [pc, #108]	; 344a4 <sd_bus_creds_has_bounding_cap@@Base+0x6b7c>
   34434:	movw	r2, #1454	; 0x5ae
   34438:	ldr	r1, [pc, #104]	; 344a8 <sd_bus_creds_has_bounding_cap@@Base+0x6b80>
   3443c:	ldr	r3, [pc, #104]	; 344ac <sd_bus_creds_has_bounding_cap@@Base+0x6b84>
   34440:	add	r0, pc, r0
   34444:	add	r1, pc, r1
   34448:	add	r3, pc, r3
   3444c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34450:	ldr	r0, [pc, #88]	; 344b0 <sd_bus_creds_has_bounding_cap@@Base+0x6b88>
   34454:	movw	r2, #1466	; 0x5ba
   34458:	ldr	r1, [pc, #84]	; 344b4 <sd_bus_creds_has_bounding_cap@@Base+0x6b8c>
   3445c:	ldr	r3, [pc, #84]	; 344b8 <sd_bus_creds_has_bounding_cap@@Base+0x6b90>
   34460:	add	r0, pc, r0
   34464:	add	r1, pc, r1
   34468:	add	r3, pc, r3
   3446c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34470:	ldr	r2, [r3, #8]
   34474:	cmp	r4, r2
   34478:	ldreq	r2, [r4, #12]
   3447c:	streq	r2, [r3, #8]
   34480:	beq	34404 <sd_bus_creds_has_bounding_cap@@Base+0x6adc>
   34484:	ldr	r0, [pc, #48]	; 344bc <sd_bus_creds_has_bounding_cap@@Base+0x6b94>
   34488:	movw	r2, #1469	; 0x5bd
   3448c:	ldr	r1, [pc, #44]	; 344c0 <sd_bus_creds_has_bounding_cap@@Base+0x6b98>
   34490:	ldr	r3, [pc, #44]	; 344c4 <sd_bus_creds_has_bounding_cap@@Base+0x6b9c>
   34494:	add	r0, pc, r0
   34498:	add	r1, pc, r1
   3449c:	add	r3, pc, r3
   344a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   344a4:	andeq	r7, r1, r4, lsl r4
   344a8:	andeq	fp, r1, r8, asr #24
   344ac:	muleq	r1, r4, fp
   344b0:	andeq	ip, r1, r0, lsr r0
   344b4:	andeq	fp, r1, r8, lsr #24
   344b8:	andeq	fp, r1, r4, ror fp
   344bc:	andeq	ip, r1, r4, lsr #32
   344c0:	strdeq	fp, [r1], -r4
   344c4:	andeq	fp, r1, r0, asr #22
   344c8:	ldr	r3, [pc, #696]	; 34788 <sd_bus_creds_has_bounding_cap@@Base+0x6e60>
   344cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   344d0:	add	fp, sp, #32
   344d4:	ldr	r1, [pc, #688]	; 3478c <sd_bus_creds_has_bounding_cap@@Base+0x6e64>
   344d8:	sub	sp, sp, #12
   344dc:	add	r3, pc, r3
   344e0:	mov	r4, r0
   344e4:	ldr	r7, [r3, r1]
   344e8:	ldrb	r2, [r0]
   344ec:	ldr	r3, [r7]
   344f0:	cmp	r2, #0
   344f4:	str	r3, [fp, #-40]	; 0xffffffd8
   344f8:	beq	3477c <sd_bus_creds_has_bounding_cap@@Base+0x6e54>
   344fc:	sub	r6, fp, #44	; 0x2c
   34500:	mov	r5, #1
   34504:	mov	r8, #0
   34508:	mov	r0, r4
   3450c:	mov	r1, r6
   34510:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   34514:	cmp	r0, #0
   34518:	blt	346a8 <sd_bus_creds_has_bounding_cap@@Base+0x6d80>
   3451c:	ldrb	r3, [r4]
   34520:	sub	r3, r3, #40	; 0x28
   34524:	cmp	r3, #83	; 0x53
   34528:	addls	pc, pc, r3, lsl #2
   3452c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34530:	b	34744 <sd_bus_creds_has_bounding_cap@@Base+0x6e1c>
   34534:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34538:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3453c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34540:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34544:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34548:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3454c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34550:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34554:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34558:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3455c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34560:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34564:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34568:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3456c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34570:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34574:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34578:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3457c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34580:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34584:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34588:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3458c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34590:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34594:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34598:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3459c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345a0:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345a4:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345a8:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345ac:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345b0:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345b4:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345b8:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345bc:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345c0:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345c4:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345c8:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345cc:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345d0:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345d4:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345d8:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345dc:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345e0:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345e4:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345e8:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345ec:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345f0:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345f4:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345f8:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   345fc:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34600:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34604:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34608:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3460c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34610:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34614:	b	346d8 <sd_bus_creds_has_bounding_cap@@Base+0x6db0>
   34618:	b	346d0 <sd_bus_creds_has_bounding_cap@@Base+0x6da8>
   3461c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34620:	b	346c8 <sd_bus_creds_has_bounding_cap@@Base+0x6da0>
   34624:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34628:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3462c:	b	346d0 <sd_bus_creds_has_bounding_cap@@Base+0x6da8>
   34630:	b	346c0 <sd_bus_creds_has_bounding_cap@@Base+0x6d98>
   34634:	b	346c0 <sd_bus_creds_has_bounding_cap@@Base+0x6d98>
   34638:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3463c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34640:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34644:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34648:	b	34680 <sd_bus_creds_has_bounding_cap@@Base+0x6d58>
   3464c:	b	346d0 <sd_bus_creds_has_bounding_cap@@Base+0x6da8>
   34650:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34654:	b	34680 <sd_bus_creds_has_bounding_cap@@Base+0x6d58>
   34658:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3465c:	b	346d0 <sd_bus_creds_has_bounding_cap@@Base+0x6da8>
   34660:	b	346c8 <sd_bus_creds_has_bounding_cap@@Base+0x6da0>
   34664:	b	346c0 <sd_bus_creds_has_bounding_cap@@Base+0x6d98>
   34668:	b	346c8 <sd_bus_creds_has_bounding_cap@@Base+0x6da0>
   3466c:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   34670:	b	346c8 <sd_bus_creds_has_bounding_cap@@Base+0x6da0>
   34674:	b	346d0 <sd_bus_creds_has_bounding_cap@@Base+0x6da8>
   34678:	b	3475c <sd_bus_creds_has_bounding_cap@@Base+0x6e34>
   3467c:	b	34744 <sd_bus_creds_has_bounding_cap@@Base+0x6e1c>
   34680:	mov	r0, #2
   34684:	ldr	r3, [fp, #-44]	; 0xffffffd4
   34688:	cmp	r5, r0
   3468c:	movcc	r5, r0
   34690:	ldrb	r3, [r4, r3]!
   34694:	cmp	r3, #0
   34698:	beq	346a4 <sd_bus_creds_has_bounding_cap@@Base+0x6d7c>
   3469c:	cmp	r5, #8
   346a0:	bne	34508 <sd_bus_creds_has_bounding_cap@@Base+0x6be0>
   346a4:	mov	r0, r5
   346a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   346ac:	ldr	r3, [r7]
   346b0:	cmp	r2, r3
   346b4:	bne	34784 <sd_bus_creds_has_bounding_cap@@Base+0x6e5c>
   346b8:	sub	sp, fp, #32
   346bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346c0:	mov	r0, #4
   346c4:	b	34684 <sd_bus_creds_has_bounding_cap@@Base+0x6d5c>
   346c8:	mov	r0, #8
   346cc:	b	34684 <sd_bus_creds_has_bounding_cap@@Base+0x6d5c>
   346d0:	mov	r0, #1
   346d4:	b	34684 <sd_bus_creds_has_bounding_cap@@Base+0x6d5c>
   346d8:	ldr	r9, [fp, #-44]	; 0xffffffd4
   346dc:	add	r1, r4, #1
   346e0:	mov	sl, sp
   346e4:	add	r3, r9, #7
   346e8:	sub	r9, r9, #1
   346ec:	bic	r3, r3, #7
   346f0:	mov	r2, r9
   346f4:	sub	sp, sp, r3
   346f8:	mov	r0, sp
   346fc:	bl	30c8 <memcpy@plt>
   34700:	strb	r8, [sp, r9]
   34704:	mov	r0, sp
   34708:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   3470c:	mov	sp, sl
   34710:	cmp	r0, #0
   34714:	blt	346a8 <sd_bus_creds_has_bounding_cap@@Base+0x6d80>
   34718:	sub	r3, r0, #1
   3471c:	cmp	r3, #7
   34720:	bls	34684 <sd_bus_creds_has_bounding_cap@@Base+0x6d5c>
   34724:	ldr	r0, [pc, #100]	; 34790 <sd_bus_creds_has_bounding_cap@@Base+0x6e68>
   34728:	mov	r2, #183	; 0xb7
   3472c:	ldr	r1, [pc, #96]	; 34794 <sd_bus_creds_has_bounding_cap@@Base+0x6e6c>
   34730:	ldr	r3, [pc, #96]	; 34798 <sd_bus_creds_has_bounding_cap@@Base+0x6e70>
   34734:	add	r0, pc, r0
   34738:	add	r1, pc, r1
   3473c:	add	r3, pc, r3
   34740:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34744:	ldr	r9, [fp, #-44]	; 0xffffffd4
   34748:	mov	sl, sp
   3474c:	add	r1, r4, #1
   34750:	add	r3, r9, #6
   34754:	sub	r9, r9, #2
   34758:	b	346ec <sd_bus_creds_has_bounding_cap@@Base+0x6dc4>
   3475c:	ldr	r0, [pc, #56]	; 3479c <sd_bus_creds_has_bounding_cap@@Base+0x6e74>
   34760:	mov	r2, #177	; 0xb1
   34764:	ldr	r1, [pc, #52]	; 347a0 <sd_bus_creds_has_bounding_cap@@Base+0x6e78>
   34768:	ldr	r3, [pc, #52]	; 347a4 <sd_bus_creds_has_bounding_cap@@Base+0x6e7c>
   3476c:	add	r0, pc, r0
   34770:	add	r1, pc, r1
   34774:	add	r3, pc, r3
   34778:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   3477c:	mov	r0, #1
   34780:	b	346a8 <sd_bus_creds_has_bounding_cap@@Base+0x6d80>
   34784:	bl	314c <__stack_chk_fail@plt>
   34788:	andeq	r7, r3, ip, lsl r8
   3478c:	andeq	r0, r0, r8, lsr #5
   34790:	ldrdeq	fp, [r1], -r4
   34794:	andeq	fp, r1, r8, lsr #31
   34798:	andeq	fp, r1, ip, lsl pc
   3479c:	andeq	fp, r1, ip, asr pc
   347a0:	andeq	fp, r1, r0, ror pc
   347a4:	andeq	fp, r1, r4, ror #29
   347a8:	ldr	r3, [pc, #748]	; 34a9c <sd_bus_creds_has_bounding_cap@@Base+0x7174>
   347ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   347b0:	add	fp, sp, #32
   347b4:	ldr	r2, [pc, #740]	; 34aa0 <sd_bus_creds_has_bounding_cap@@Base+0x7178>
   347b8:	sub	sp, sp, #20
   347bc:	add	r3, pc, r3
   347c0:	mov	r9, r0
   347c4:	ldr	r2, [r3, r2]
   347c8:	ldrb	r6, [r0]
   347cc:	ldr	r3, [r2]
   347d0:	cmp	r6, #0
   347d4:	str	r2, [fp, #-48]	; 0xffffffd0
   347d8:	str	r3, [fp, #-40]	; 0xffffffd8
   347dc:	beq	34a08 <sd_bus_creds_has_bounding_cap@@Base+0x70e0>
   347e0:	mov	r6, #0
   347e4:	sub	r8, fp, #44	; 0x2c
   347e8:	mov	r7, r6
   347ec:	mov	r4, r0
   347f0:	mov	r0, r4
   347f4:	mov	r1, r8
   347f8:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   347fc:	cmp	r0, #0
   34800:	blt	34a24 <sd_bus_creds_has_bounding_cap@@Base+0x70fc>
   34804:	ldr	r5, [fp, #-44]	; 0xffffffd4
   34808:	mov	sl, sp
   3480c:	mov	r1, r4
   34810:	add	r0, r5, #8
   34814:	bic	r0, r0, #7
   34818:	mov	r2, r5
   3481c:	sub	sp, sp, r0
   34820:	mov	r0, sp
   34824:	bl	30c8 <memcpy@plt>
   34828:	strb	r7, [sp, r5]
   3482c:	mov	r0, sp
   34830:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   34834:	cmp	r0, #0
   34838:	blt	34a88 <sd_bus_creds_has_bounding_cap@@Base+0x7160>
   3483c:	ldrb	r2, [r4]
   34840:	sub	r6, r6, #1
   34844:	add	r6, r6, r0
   34848:	rsb	r0, r0, #0
   3484c:	sub	r2, r2, #40	; 0x28
   34850:	and	r6, r0, r6
   34854:	mov	sp, sl
   34858:	cmp	r2, #83	; 0x53
   3485c:	addls	pc, pc, r2, lsl #2
   34860:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34864:	b	349b4 <sd_bus_creds_has_bounding_cap@@Base+0x708c>
   34868:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3486c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34870:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34874:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34878:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3487c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34880:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34884:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34888:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3488c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34890:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34894:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34898:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3489c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348a0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348a4:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348a8:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348ac:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348b0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348b4:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348b8:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348bc:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348c0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348c4:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348c8:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348cc:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348d0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348d4:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348d8:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348dc:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348e0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348e4:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348e8:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348ec:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348f0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348f4:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348f8:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   348fc:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34900:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34904:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34908:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3490c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34910:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34914:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34918:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3491c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34920:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34924:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34928:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3492c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34930:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34934:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34938:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3493c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34940:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34944:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34948:	b	34a40 <sd_bus_creds_has_bounding_cap@@Base+0x7118>
   3494c:	b	34a60 <sd_bus_creds_has_bounding_cap@@Base+0x7138>
   34950:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34954:	b	34a58 <sd_bus_creds_has_bounding_cap@@Base+0x7130>
   34958:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3495c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34960:	b	34a40 <sd_bus_creds_has_bounding_cap@@Base+0x7118>
   34964:	b	34a50 <sd_bus_creds_has_bounding_cap@@Base+0x7128>
   34968:	b	34a50 <sd_bus_creds_has_bounding_cap@@Base+0x7128>
   3496c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34970:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34974:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34978:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   3497c:	b	34a48 <sd_bus_creds_has_bounding_cap@@Base+0x7120>
   34980:	b	34a40 <sd_bus_creds_has_bounding_cap@@Base+0x7118>
   34984:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34988:	b	34a48 <sd_bus_creds_has_bounding_cap@@Base+0x7120>
   3498c:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   34990:	b	34a40 <sd_bus_creds_has_bounding_cap@@Base+0x7118>
   34994:	b	34a58 <sd_bus_creds_has_bounding_cap@@Base+0x7130>
   34998:	b	34a50 <sd_bus_creds_has_bounding_cap@@Base+0x7128>
   3499c:	b	34a40 <sd_bus_creds_has_bounding_cap@@Base+0x7118>
   349a0:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   349a4:	b	34a58 <sd_bus_creds_has_bounding_cap@@Base+0x7130>
   349a8:	b	34a60 <sd_bus_creds_has_bounding_cap@@Base+0x7138>
   349ac:	b	34a68 <sd_bus_creds_has_bounding_cap@@Base+0x7140>
   349b0:	b	349b4 <sd_bus_creds_has_bounding_cap@@Base+0x708c>
   349b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   349b8:	mov	r5, sp
   349bc:	add	r1, r4, #1
   349c0:	add	r2, r3, #6
   349c4:	sub	sl, r3, #2
   349c8:	bic	r2, r2, #7
   349cc:	sub	sp, sp, r2
   349d0:	mov	r2, sl
   349d4:	mov	r0, sp
   349d8:	bl	30c8 <memcpy@plt>
   349dc:	strb	r7, [sp, sl]
   349e0:	mov	r0, sp
   349e4:	bl	347a8 <sd_bus_creds_has_bounding_cap@@Base+0x6e80>
   349e8:	cmp	r0, #0
   349ec:	blt	34a90 <sd_bus_creds_has_bounding_cap@@Base+0x7168>
   349f0:	add	r6, r6, r0
   349f4:	mov	sp, r5
   349f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   349fc:	ldrb	r3, [r4, r3]!
   34a00:	cmp	r3, #0
   34a04:	bne	347f0 <sd_bus_creds_has_bounding_cap@@Base+0x6ec8>
   34a08:	mov	r0, r9
   34a0c:	bl	344c8 <sd_bus_creds_has_bounding_cap@@Base+0x6ba0>
   34a10:	cmp	r0, #0
   34a14:	addge	r6, r6, r0
   34a18:	rsbge	r0, r0, #0
   34a1c:	subge	r6, r6, #1
   34a20:	andge	r0, r6, r0
   34a24:	ldr	r1, [fp, #-48]	; 0xffffffd0
   34a28:	ldr	r2, [fp, #-40]	; 0xffffffd8
   34a2c:	ldr	r3, [r1]
   34a30:	cmp	r2, r3
   34a34:	bne	34a98 <sd_bus_creds_has_bounding_cap@@Base+0x7170>
   34a38:	sub	sp, fp, #32
   34a3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34a40:	mvn	r0, #21
   34a44:	b	34a24 <sd_bus_creds_has_bounding_cap@@Base+0x70fc>
   34a48:	add	r6, r6, #2
   34a4c:	b	349f8 <sd_bus_creds_has_bounding_cap@@Base+0x70d0>
   34a50:	add	r6, r6, #4
   34a54:	b	349f8 <sd_bus_creds_has_bounding_cap@@Base+0x70d0>
   34a58:	add	r6, r6, #8
   34a5c:	b	349f8 <sd_bus_creds_has_bounding_cap@@Base+0x70d0>
   34a60:	add	r6, r6, #1
   34a64:	b	349f8 <sd_bus_creds_has_bounding_cap@@Base+0x70d0>
   34a68:	ldr	r0, [pc, #52]	; 34aa4 <sd_bus_creds_has_bounding_cap@@Base+0x717c>
   34a6c:	mov	r2, #100	; 0x64
   34a70:	ldr	r1, [pc, #48]	; 34aa8 <sd_bus_creds_has_bounding_cap@@Base+0x7180>
   34a74:	ldr	r3, [pc, #48]	; 34aac <sd_bus_creds_has_bounding_cap@@Base+0x7184>
   34a78:	add	r0, pc, r0
   34a7c:	add	r1, pc, r1
   34a80:	add	r3, pc, r3
   34a84:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   34a88:	mov	sp, sl
   34a8c:	b	34a24 <sd_bus_creds_has_bounding_cap@@Base+0x70fc>
   34a90:	mov	sp, r5
   34a94:	b	34a24 <sd_bus_creds_has_bounding_cap@@Base+0x70fc>
   34a98:	bl	314c <__stack_chk_fail@plt>
   34a9c:	andeq	r7, r3, ip, lsr r5
   34aa0:	andeq	r0, r0, r8, lsr #5
   34aa4:	andeq	fp, r1, r0, asr ip
   34aa8:	andeq	fp, r1, r4, ror #24
   34aac:	ldrdeq	fp, [r1], -r4
   34ab0:	ldr	r3, [pc, #624]	; 34d28 <sd_bus_creds_has_bounding_cap@@Base+0x7400>
   34ab4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   34ab8:	add	fp, sp, #28
   34abc:	ldr	r2, [pc, #616]	; 34d2c <sd_bus_creds_has_bounding_cap@@Base+0x7404>
   34ac0:	sub	sp, sp, #8
   34ac4:	add	r3, pc, r3
   34ac8:	subs	r4, r0, #0
   34acc:	ldr	r6, [r3, r2]
   34ad0:	ldr	r3, [r6]
   34ad4:	str	r3, [fp, #-32]	; 0xffffffe0
   34ad8:	beq	34d04 <sd_bus_creds_has_bounding_cap@@Base+0x73dc>
   34adc:	ldrb	r3, [r4]
   34ae0:	cmp	r3, #0
   34ae4:	subne	r5, fp, #36	; 0x24
   34ae8:	movne	r7, #0
   34aec:	beq	34cb8 <sd_bus_creds_has_bounding_cap@@Base+0x7390>
   34af0:	mov	r0, r4
   34af4:	mov	r1, r5
   34af8:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   34afc:	cmp	r0, #0
   34b00:	blt	34cc4 <sd_bus_creds_has_bounding_cap@@Base+0x739c>
   34b04:	ldrb	r3, [r4]
   34b08:	sub	r3, r3, #40	; 0x28
   34b0c:	cmp	r3, #83	; 0x53
   34b10:	addls	pc, pc, r3, lsl #2
   34b14:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b18:	b	34c68 <sd_bus_creds_has_bounding_cap@@Base+0x7340>
   34b1c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b20:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b24:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b28:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b2c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b30:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b34:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b38:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b3c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b40:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b44:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b48:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b4c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b50:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b54:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b58:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b5c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b60:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b64:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b68:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b6c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b70:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b74:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b78:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b7c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b80:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b84:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b88:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b8c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b90:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b94:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b98:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34b9c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34ba0:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34ba4:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34ba8:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bac:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bb0:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bb4:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bb8:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bbc:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bc0:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bc4:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bc8:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bcc:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bd0:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bd4:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bd8:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bdc:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34be0:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34be4:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34be8:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bec:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bf0:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bf4:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bf8:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34bfc:	b	34cc0 <sd_bus_creds_has_bounding_cap@@Base+0x7398>
   34c00:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c04:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c08:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c0c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c10:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c14:	b	34cc0 <sd_bus_creds_has_bounding_cap@@Base+0x7398>
   34c18:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c1c:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c20:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c24:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c28:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c2c:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c30:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c34:	b	34cc0 <sd_bus_creds_has_bounding_cap@@Base+0x7398>
   34c38:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c3c:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c40:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c44:	b	34cc0 <sd_bus_creds_has_bounding_cap@@Base+0x7398>
   34c48:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c4c:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c50:	b	34cc0 <sd_bus_creds_has_bounding_cap@@Base+0x7398>
   34c54:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c58:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c5c:	b	34ca8 <sd_bus_creds_has_bounding_cap@@Base+0x7380>
   34c60:	b	34cdc <sd_bus_creds_has_bounding_cap@@Base+0x73b4>
   34c64:	b	34c68 <sd_bus_creds_has_bounding_cap@@Base+0x7340>
   34c68:	ldr	r8, [fp, #-36]	; 0xffffffdc
   34c6c:	mov	r9, sp
   34c70:	add	r1, r4, #1
   34c74:	add	r3, r8, #6
   34c78:	sub	r8, r8, #2
   34c7c:	bic	r3, r3, #7
   34c80:	sub	sp, sp, r3
   34c84:	mov	r2, r8
   34c88:	mov	r0, sp
   34c8c:	bl	30c8 <memcpy@plt>
   34c90:	strb	r7, [sp, r8]
   34c94:	mov	r0, sp
   34c98:	bl	34ab0 <sd_bus_creds_has_bounding_cap@@Base+0x7188>
   34c9c:	cmp	r0, #0
   34ca0:	ble	34cfc <sd_bus_creds_has_bounding_cap@@Base+0x73d4>
   34ca4:	mov	sp, r9
   34ca8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   34cac:	ldrb	r3, [r4, r3]!
   34cb0:	cmp	r3, #0
   34cb4:	bne	34af0 <sd_bus_creds_has_bounding_cap@@Base+0x71c8>
   34cb8:	mov	r0, #1
   34cbc:	b	34cc4 <sd_bus_creds_has_bounding_cap@@Base+0x739c>
   34cc0:	mov	r0, #0
   34cc4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   34cc8:	ldr	r3, [r6]
   34ccc:	cmp	r2, r3
   34cd0:	bne	34d24 <sd_bus_creds_has_bounding_cap@@Base+0x73fc>
   34cd4:	sub	sp, fp, #28
   34cd8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   34cdc:	ldr	r0, [pc, #76]	; 34d30 <sd_bus_creds_has_bounding_cap@@Base+0x7408>
   34ce0:	mov	r2, #242	; 0xf2
   34ce4:	ldr	r1, [pc, #72]	; 34d34 <sd_bus_creds_has_bounding_cap@@Base+0x740c>
   34ce8:	ldr	r3, [pc, #72]	; 34d38 <sd_bus_creds_has_bounding_cap@@Base+0x7410>
   34cec:	add	r0, pc, r0
   34cf0:	add	r1, pc, r1
   34cf4:	add	r3, pc, r3
   34cf8:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   34cfc:	mov	sp, r9
   34d00:	b	34cc4 <sd_bus_creds_has_bounding_cap@@Base+0x739c>
   34d04:	ldr	r0, [pc, #48]	; 34d3c <sd_bus_creds_has_bounding_cap@@Base+0x7414>
   34d08:	mov	r2, #197	; 0xc5
   34d0c:	ldr	r1, [pc, #44]	; 34d40 <sd_bus_creds_has_bounding_cap@@Base+0x7418>
   34d10:	ldr	r3, [pc, #44]	; 34d44 <sd_bus_creds_has_bounding_cap@@Base+0x741c>
   34d14:	add	r0, pc, r0
   34d18:	add	r1, pc, r1
   34d1c:	add	r3, pc, r3
   34d20:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34d24:	bl	314c <__stack_chk_fail@plt>
   34d28:	andeq	r7, r3, r4, lsr r2
   34d2c:	andeq	r0, r0, r8, lsr #5
   34d30:	ldrdeq	fp, [r1], -ip
   34d34:	strdeq	fp, [r1], -r0
   34d38:	muleq	r1, ip, r9
   34d3c:	andeq	r4, r1, ip, lsr #14
   34d40:	andeq	fp, r1, r8, asr #19
   34d44:	andeq	fp, r1, r4, ror r9
   34d48:	add	r0, r0, r1
   34d4c:	cmp	r0, #255	; 0xff
   34d50:	bls	34d68 <sd_bus_creds_has_bounding_cap@@Base+0x7440>
   34d54:	add	r0, r0, r1
   34d58:	cmp	r0, #65536	; 0x10000
   34d5c:	movcs	r0, #4
   34d60:	movcc	r0, #2
   34d64:	bx	lr
   34d68:	mov	r0, #1
   34d6c:	bx	lr
   34d70:	ldr	r3, [pc, #196]	; 34e3c <sd_bus_creds_has_bounding_cap@@Base+0x7514>
   34d74:	cmp	r0, #0
   34d78:	ldr	r2, [pc, #192]	; 34e40 <sd_bus_creds_has_bounding_cap@@Base+0x7518>
   34d7c:	add	r3, pc, r3
   34d80:	push	{r4, r5, lr}
   34d84:	sub	sp, sp, #20
   34d88:	ldr	r5, [r3, r2]
   34d8c:	mov	r4, r1
   34d90:	ldr	r3, [r5]
   34d94:	str	r3, [sp, #12]
   34d98:	beq	34dfc <sd_bus_creds_has_bounding_cap@@Base+0x74d4>
   34d9c:	cmp	r1, #1
   34da0:	beq	34df0 <sd_bus_creds_has_bounding_cap@@Base+0x74c8>
   34da4:	mov	r1, r0
   34da8:	mov	r2, r4
   34dac:	mov	r0, sp
   34db0:	mov	r3, #8
   34db4:	bl	320c <__memcpy_chk@plt>
   34db8:	cmp	r4, #2
   34dbc:	ldrheq	r0, [sp]
   34dc0:	beq	34dd8 <sd_bus_creds_has_bounding_cap@@Base+0x74b0>
   34dc4:	cmp	r4, #4
   34dc8:	beq	34dd4 <sd_bus_creds_has_bounding_cap@@Base+0x74ac>
   34dcc:	cmp	r4, #8
   34dd0:	bne	34e1c <sd_bus_creds_has_bounding_cap@@Base+0x74f4>
   34dd4:	ldr	r0, [sp]
   34dd8:	ldr	r2, [sp, #12]
   34ddc:	ldr	r3, [r5]
   34de0:	cmp	r2, r3
   34de4:	bne	34df8 <sd_bus_creds_has_bounding_cap@@Base+0x74d0>
   34de8:	add	sp, sp, #20
   34dec:	pop	{r4, r5, pc}
   34df0:	ldrb	r0, [r0]
   34df4:	b	34dd8 <sd_bus_creds_has_bounding_cap@@Base+0x74b0>
   34df8:	bl	314c <__stack_chk_fail@plt>
   34dfc:	ldr	r0, [pc, #64]	; 34e44 <sd_bus_creds_has_bounding_cap@@Base+0x751c>
   34e00:	movw	r2, #269	; 0x10d
   34e04:	ldr	r1, [pc, #60]	; 34e48 <sd_bus_creds_has_bounding_cap@@Base+0x7520>
   34e08:	ldr	r3, [pc, #60]	; 34e4c <sd_bus_creds_has_bounding_cap@@Base+0x7524>
   34e0c:	add	r0, pc, r0
   34e10:	add	r1, pc, r1
   34e14:	add	r3, pc, r3
   34e18:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34e1c:	ldr	r0, [pc, #44]	; 34e50 <sd_bus_creds_has_bounding_cap@@Base+0x7528>
   34e20:	movw	r2, #283	; 0x11b
   34e24:	ldr	r1, [pc, #40]	; 34e54 <sd_bus_creds_has_bounding_cap@@Base+0x752c>
   34e28:	ldr	r3, [pc, #40]	; 34e58 <sd_bus_creds_has_bounding_cap@@Base+0x7530>
   34e2c:	add	r0, pc, r0
   34e30:	add	r1, pc, r1
   34e34:	add	r3, pc, r3
   34e38:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   34e3c:	andeq	r6, r3, ip, ror pc
   34e40:	andeq	r0, r0, r8, lsr #5
   34e44:	andeq	lr, r1, r0, ror r4
   34e48:	ldrdeq	fp, [r1], -r0
   34e4c:	andeq	fp, r1, r0, ror #16
   34e50:	andeq	fp, r1, ip, ror #17
   34e54:			; <UNDEFINED> instruction: 0x0001b8b0
   34e58:	andeq	fp, r1, r0, asr #16
   34e5c:	ldr	r3, [pc, #244]	; 34f58 <sd_bus_creds_has_bounding_cap@@Base+0x7630>
   34e60:	cmp	r0, #0
   34e64:	ldr	ip, [pc, #240]	; 34f5c <sd_bus_creds_has_bounding_cap@@Base+0x7634>
   34e68:	add	r3, pc, r3
   34e6c:	push	{r4, r5, r6, lr}
   34e70:	sub	sp, sp, #16
   34e74:	ldr	r6, [r3, ip]
   34e78:	ldr	r3, [r6]
   34e7c:	str	r3, [sp, #12]
   34e80:	beq	34ebc <sd_bus_creds_has_bounding_cap@@Base+0x7594>
   34e84:	cmp	r1, #8
   34e88:	bne	34ee0 <sd_bus_creds_has_bounding_cap@@Base+0x75b8>
   34e8c:	mov	r3, #0
   34e90:	str	r2, [sp]
   34e94:	str	r3, [sp, #4]
   34e98:	mov	r2, r1
   34e9c:	mov	r1, sp
   34ea0:	bl	30c8 <memcpy@plt>
   34ea4:	ldr	r2, [sp, #12]
   34ea8:	ldr	r3, [r6]
   34eac:	cmp	r2, r3
   34eb0:	bne	34edc <sd_bus_creds_has_bounding_cap@@Base+0x75b4>
   34eb4:	add	sp, sp, #16
   34eb8:	pop	{r4, r5, r6, pc}
   34ebc:	ldr	r0, [pc, #156]	; 34f60 <sd_bus_creds_has_bounding_cap@@Base+0x7638>
   34ec0:	movw	r2, #293	; 0x125
   34ec4:	ldr	r1, [pc, #152]	; 34f64 <sd_bus_creds_has_bounding_cap@@Base+0x763c>
   34ec8:	ldr	r3, [pc, #152]	; 34f68 <sd_bus_creds_has_bounding_cap@@Base+0x7640>
   34ecc:	add	r0, pc, r0
   34ed0:	add	r1, pc, r1
   34ed4:	add	r3, pc, r3
   34ed8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34edc:	bl	314c <__stack_chk_fail@plt>
   34ee0:	lsl	r3, r1, #3
   34ee4:	mov	r5, #0
   34ee8:	lsr	r4, r2, r3
   34eec:	orrs	r3, r4, r5
   34ef0:	bne	34f38 <sd_bus_creds_has_bounding_cap@@Base+0x7610>
   34ef4:	cmp	r1, #1
   34ef8:	strbeq	r2, [r0]
   34efc:	beq	34ea4 <sd_bus_creds_has_bounding_cap@@Base+0x757c>
   34f00:	cmp	r1, #2
   34f04:	strheq	r2, [sp]
   34f08:	beq	34e98 <sd_bus_creds_has_bounding_cap@@Base+0x7570>
   34f0c:	cmp	r1, #4
   34f10:	streq	r2, [sp]
   34f14:	beq	34e98 <sd_bus_creds_has_bounding_cap@@Base+0x7570>
   34f18:	ldr	r0, [pc, #76]	; 34f6c <sd_bus_creds_has_bounding_cap@@Base+0x7644>
   34f1c:	movw	r2, #306	; 0x132
   34f20:	ldr	r1, [pc, #72]	; 34f70 <sd_bus_creds_has_bounding_cap@@Base+0x7648>
   34f24:	ldr	r3, [pc, #72]	; 34f74 <sd_bus_creds_has_bounding_cap@@Base+0x764c>
   34f28:	add	r0, pc, r0
   34f2c:	add	r1, pc, r1
   34f30:	add	r3, pc, r3
   34f34:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   34f38:	ldr	r0, [pc, #56]	; 34f78 <sd_bus_creds_has_bounding_cap@@Base+0x7650>
   34f3c:	movw	r2, #294	; 0x126
   34f40:	ldr	r1, [pc, #52]	; 34f7c <sd_bus_creds_has_bounding_cap@@Base+0x7654>
   34f44:	ldr	r3, [pc, #52]	; 34f80 <sd_bus_creds_has_bounding_cap@@Base+0x7658>
   34f48:	add	r0, pc, r0
   34f4c:	add	r1, pc, r1
   34f50:	add	r3, pc, r3
   34f54:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   34f58:	muleq	r3, r0, lr
   34f5c:	andeq	r0, r0, r8, lsr #5
   34f60:			; <UNDEFINED> instruction: 0x0001e3b0
   34f64:	andeq	fp, r1, r0, lsl r8
   34f68:	ldrdeq	fp, [r1], -r8
   34f6c:	strdeq	fp, [r1], -r0
   34f70:			; <UNDEFINED> instruction: 0x0001b7b4
   34f74:	andeq	fp, r1, ip, ror r7
   34f78:	andeq	fp, r1, r4, ror #15
   34f7c:	muleq	r1, r4, r7
   34f80:	andeq	fp, r1, ip, asr r7
   34f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34f88:	mov	r9, r3
   34f8c:	ldr	lr, [pc, #392]	; 3511c <sd_bus_creds_has_bounding_cap@@Base+0x77f4>
   34f90:	sub	sp, sp, #36	; 0x24
   34f94:	ldr	ip, [pc, #388]	; 35120 <sd_bus_creds_has_bounding_cap@@Base+0x77f8>
   34f98:	subs	r4, r0, #0
   34f9c:	add	lr, pc, lr
   34fa0:	mov	r6, r2
   34fa4:	mov	r8, r1
   34fa8:	mov	r2, #0
   34fac:	ldr	ip, [lr, ip]
   34fb0:	mov	r3, lr
   34fb4:	ldr	r7, [sp, #72]	; 0x48
   34fb8:	ldr	sl, [sp, #76]	; 0x4c
   34fbc:	ldr	r3, [ip]
   34fc0:	str	ip, [sp, #12]
   34fc4:	str	r2, [sp, #20]
   34fc8:	ldr	fp, [sp, #80]	; 0x50
   34fcc:	ldr	r5, [sp, #84]	; 0x54
   34fd0:	str	r3, [sp, #28]
   34fd4:	beq	350d4 <sd_bus_creds_has_bounding_cap@@Base+0x77ac>
   34fd8:	bl	12164 <strspn@plt+0xea54>
   34fdc:	cmp	r0, #0
   34fe0:	bne	350ac <sd_bus_creds_has_bounding_cap@@Base+0x7784>
   34fe4:	ldr	r3, [r4, #4]
   34fe8:	sub	r3, r3, #1
   34fec:	cmp	r3, #3
   34ff0:	bhi	350a0 <sd_bus_creds_has_bounding_cap@@Base+0x7778>
   34ff4:	str	r9, [sp]
   34ff8:	mov	r2, r8
   34ffc:	str	r7, [sp, #4]
   35000:	mov	r3, r6
   35004:	mov	r0, r4
   35008:	add	r1, sp, #20
   3500c:	bl	23b94 <strspn@plt+0x20484>
   35010:	cmp	r0, #0
   35014:	blt	35048 <sd_bus_creds_has_bounding_cap@@Base+0x7720>
   35018:	cmp	r5, #0
   3501c:	beq	3502c <sd_bus_creds_has_bounding_cap@@Base+0x7704>
   35020:	ldrb	r3, [r5]
   35024:	cmp	r3, #0
   35028:	bne	3507c <sd_bus_creds_has_bounding_cap@@Base+0x7754>
   3502c:	ldr	r1, [sp, #20]
   35030:	mov	r0, r4
   35034:	str	sl, [sp]
   35038:	mov	r2, #0
   3503c:	mov	r3, #0
   35040:	str	fp, [sp, #4]
   35044:	bl	1542c <strspn@plt+0x11d1c>
   35048:	mov	r4, r0
   3504c:	ldr	r0, [sp, #20]
   35050:	cmp	r0, #0
   35054:	beq	3505c <sd_bus_creds_has_bounding_cap@@Base+0x7734>
   35058:	bl	24088 <strspn@plt+0x20978>
   3505c:	ldr	r1, [sp, #12]
   35060:	mov	r0, r4
   35064:	ldr	r2, [sp, #28]
   35068:	ldr	r3, [r1]
   3506c:	cmp	r2, r3
   35070:	bne	350a8 <sd_bus_creds_has_bounding_cap@@Base+0x7780>
   35074:	add	sp, sp, #36	; 0x24
   35078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3507c:	add	r3, sp, #88	; 0x58
   35080:	mov	r1, r5
   35084:	ldr	r0, [sp, #20]
   35088:	mov	r2, r3
   3508c:	str	r3, [sp, #24]
   35090:	bl	268e4 <strspn@plt+0x231d4>
   35094:	cmp	r0, #0
   35098:	bge	3502c <sd_bus_creds_has_bounding_cap@@Base+0x7704>
   3509c:	b	35048 <sd_bus_creds_has_bounding_cap@@Base+0x7720>
   350a0:	mvn	r4, #106	; 0x6a
   350a4:	b	3504c <sd_bus_creds_has_bounding_cap@@Base+0x7724>
   350a8:	bl	314c <__stack_chk_fail@plt>
   350ac:	ldr	r0, [pc, #112]	; 35124 <sd_bus_creds_has_bounding_cap@@Base+0x77fc>
   350b0:	mov	r2, #75	; 0x4b
   350b4:	ldr	r1, [pc, #108]	; 35128 <sd_bus_creds_has_bounding_cap@@Base+0x7800>
   350b8:	ldr	r3, [pc, #108]	; 3512c <sd_bus_creds_has_bounding_cap@@Base+0x7804>
   350bc:	add	r0, pc, r0
   350c0:	add	r1, pc, r1
   350c4:	add	r3, pc, r3
   350c8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   350cc:	mvn	r4, #9
   350d0:	b	3504c <sd_bus_creds_has_bounding_cap@@Base+0x7724>
   350d4:	ldr	r0, [pc, #84]	; 35130 <sd_bus_creds_has_bounding_cap@@Base+0x7808>
   350d8:	mov	r2, #74	; 0x4a
   350dc:	ldr	r1, [pc, #80]	; 35134 <sd_bus_creds_has_bounding_cap@@Base+0x780c>
   350e0:	ldr	r3, [pc, #80]	; 35138 <sd_bus_creds_has_bounding_cap@@Base+0x7810>
   350e4:	add	r0, pc, r0
   350e8:	add	r1, pc, r1
   350ec:	add	r3, pc, r3
   350f0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   350f4:	mvn	r4, #21
   350f8:	b	3504c <sd_bus_creds_has_bounding_cap@@Base+0x7724>
   350fc:	ldr	r3, [sp, #20]
   35100:	mov	r4, r0
   35104:	cmp	r3, #0
   35108:	beq	35114 <sd_bus_creds_has_bounding_cap@@Base+0x77ec>
   3510c:	mov	r0, r3
   35110:	bl	24088 <strspn@plt+0x20978>
   35114:	mov	r0, r4
   35118:	bl	36a4 <_Unwind_Resume@plt>
   3511c:	andeq	r6, r3, ip, asr sp
   35120:	andeq	r0, r0, r8, lsr #5
   35124:	andeq	r6, r1, ip, lsr sl
   35128:	andeq	fp, r1, r0, lsl #14
   3512c:	andeq	fp, r1, ip, asr #15
   35130:	andeq	r9, r1, r0, ror #1
   35134:	ldrdeq	fp, [r1], -r8
   35138:	andeq	fp, r1, r4, lsr #15
   3513c:	push	{r1, r2, r3}
   35140:	mov	r2, #0
   35144:	ldr	r3, [pc, #512]	; 3534c <sd_bus_creds_has_bounding_cap@@Base+0x7a24>
   35148:	push	{r4, r5, r6, lr}
   3514c:	subs	r4, r0, #0
   35150:	ldr	r0, [pc, #504]	; 35350 <sd_bus_creds_has_bounding_cap@@Base+0x7a28>
   35154:	add	r3, pc, r3
   35158:	sub	sp, sp, #20
   3515c:	ldr	r5, [r3, r0]
   35160:	ldr	r6, [sp, #36]	; 0x24
   35164:	str	r2, [sp, #4]
   35168:	ldr	r3, [r5]
   3516c:	str	r3, [sp, #12]
   35170:	beq	3526c <sd_bus_creds_has_bounding_cap@@Base+0x7944>
   35174:	ldrb	r3, [r4, #240]	; 0xf0
   35178:	tst	r3, #1
   3517c:	beq	352e0 <sd_bus_creds_has_bounding_cap@@Base+0x79b8>
   35180:	ldr	r3, [r4, #244]	; 0xf4
   35184:	ldrb	r3, [r3, #1]
   35188:	cmp	r3, #1
   3518c:	bne	35294 <sd_bus_creds_has_bounding_cap@@Base+0x796c>
   35190:	ldr	r0, [r4, #4]
   35194:	cmp	r0, #0
   35198:	beq	35308 <sd_bus_creds_has_bounding_cap@@Base+0x79e0>
   3519c:	bl	12164 <strspn@plt+0xea54>
   351a0:	cmp	r0, #0
   351a4:	bne	352b8 <sd_bus_creds_has_bounding_cap@@Base+0x7990>
   351a8:	ldr	r3, [r4, #4]
   351ac:	ldr	r3, [r3, #4]
   351b0:	sub	r3, r3, #1
   351b4:	cmp	r3, #3
   351b8:	bhi	35260 <sd_bus_creds_has_bounding_cap@@Base+0x7938>
   351bc:	ldr	r3, [r4, #244]	; 0xf4
   351c0:	ldrb	r3, [r3, #2]
   351c4:	tst	r3, #1
   351c8:	beq	35204 <sd_bus_creds_has_bounding_cap@@Base+0x78dc>
   351cc:	mov	r4, r0
   351d0:	ldr	r0, [sp, #4]
   351d4:	cmp	r0, #0
   351d8:	beq	351e0 <sd_bus_creds_has_bounding_cap@@Base+0x78b8>
   351dc:	bl	24088 <strspn@plt+0x20978>
   351e0:	ldr	r2, [sp, #12]
   351e4:	mov	r0, r4
   351e8:	ldr	r3, [r5]
   351ec:	cmp	r2, r3
   351f0:	bne	35268 <sd_bus_creds_has_bounding_cap@@Base+0x7940>
   351f4:	add	sp, sp, #20
   351f8:	pop	{r4, r5, r6, lr}
   351fc:	add	sp, sp, #12
   35200:	bx	lr
   35204:	mov	r0, r4
   35208:	add	r1, sp, #4
   3520c:	bl	23e80 <strspn@plt+0x20770>
   35210:	cmp	r0, #0
   35214:	blt	351cc <sd_bus_creds_has_bounding_cap@@Base+0x78a4>
   35218:	cmp	r6, #0
   3521c:	beq	3524c <sd_bus_creds_has_bounding_cap@@Base+0x7924>
   35220:	ldrb	r3, [r6]
   35224:	cmp	r3, #0
   35228:	beq	3524c <sd_bus_creds_has_bounding_cap@@Base+0x7924>
   3522c:	add	r3, sp, #40	; 0x28
   35230:	mov	r1, r6
   35234:	ldr	r0, [sp, #4]
   35238:	mov	r2, r3
   3523c:	str	r3, [sp, #8]
   35240:	bl	268e4 <strspn@plt+0x231d4>
   35244:	cmp	r0, #0
   35248:	blt	351cc <sd_bus_creds_has_bounding_cap@@Base+0x78a4>
   3524c:	ldr	r0, [r4, #4]
   35250:	mov	r2, #0
   35254:	ldr	r1, [sp, #4]
   35258:	bl	14ef0 <strspn@plt+0x117e0>
   3525c:	b	351cc <sd_bus_creds_has_bounding_cap@@Base+0x78a4>
   35260:	mvn	r4, #106	; 0x6a
   35264:	b	351d0 <sd_bus_creds_has_bounding_cap@@Base+0x78a8>
   35268:	bl	314c <__stack_chk_fail@plt>
   3526c:	ldr	r0, [pc, #224]	; 35354 <sd_bus_creds_has_bounding_cap@@Base+0x7a2c>
   35270:	mov	r2, #104	; 0x68
   35274:	ldr	r1, [pc, #220]	; 35358 <sd_bus_creds_has_bounding_cap@@Base+0x7a30>
   35278:	ldr	r3, [pc, #220]	; 3535c <sd_bus_creds_has_bounding_cap@@Base+0x7a34>
   3527c:	add	r0, pc, r0
   35280:	add	r1, pc, r1
   35284:	add	r3, pc, r3
   35288:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3528c:	mvn	r4, #21
   35290:	b	351d0 <sd_bus_creds_has_bounding_cap@@Base+0x78a8>
   35294:	ldr	r0, [pc, #196]	; 35360 <sd_bus_creds_has_bounding_cap@@Base+0x7a38>
   35298:	mov	r2, #106	; 0x6a
   3529c:	ldr	r1, [pc, #192]	; 35364 <sd_bus_creds_has_bounding_cap@@Base+0x7a3c>
   352a0:	ldr	r3, [pc, #192]	; 35368 <sd_bus_creds_has_bounding_cap@@Base+0x7a40>
   352a4:	add	r0, pc, r0
   352a8:	add	r1, pc, r1
   352ac:	add	r3, pc, r3
   352b0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   352b4:	b	3528c <sd_bus_creds_has_bounding_cap@@Base+0x7964>
   352b8:	ldr	r0, [pc, #172]	; 3536c <sd_bus_creds_has_bounding_cap@@Base+0x7a44>
   352bc:	mov	r2, #108	; 0x6c
   352c0:	ldr	r1, [pc, #168]	; 35370 <sd_bus_creds_has_bounding_cap@@Base+0x7a48>
   352c4:	ldr	r3, [pc, #168]	; 35374 <sd_bus_creds_has_bounding_cap@@Base+0x7a4c>
   352c8:	add	r0, pc, r0
   352cc:	add	r1, pc, r1
   352d0:	add	r3, pc, r3
   352d4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   352d8:	mvn	r4, #9
   352dc:	b	351d0 <sd_bus_creds_has_bounding_cap@@Base+0x78a8>
   352e0:	ldr	r0, [pc, #144]	; 35378 <sd_bus_creds_has_bounding_cap@@Base+0x7a50>
   352e4:	mov	r2, #105	; 0x69
   352e8:	ldr	r1, [pc, #140]	; 3537c <sd_bus_creds_has_bounding_cap@@Base+0x7a54>
   352ec:	ldr	r3, [pc, #140]	; 35380 <sd_bus_creds_has_bounding_cap@@Base+0x7a58>
   352f0:	add	r0, pc, r0
   352f4:	add	r1, pc, r1
   352f8:	add	r3, pc, r3
   352fc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35300:	mvn	r4, #0
   35304:	b	351d0 <sd_bus_creds_has_bounding_cap@@Base+0x78a8>
   35308:	ldr	r0, [pc, #116]	; 35384 <sd_bus_creds_has_bounding_cap@@Base+0x7a5c>
   3530c:	mov	r2, #107	; 0x6b
   35310:	ldr	r1, [pc, #112]	; 35388 <sd_bus_creds_has_bounding_cap@@Base+0x7a60>
   35314:	ldr	r3, [pc, #112]	; 3538c <sd_bus_creds_has_bounding_cap@@Base+0x7a64>
   35318:	add	r0, pc, r0
   3531c:	add	r1, pc, r1
   35320:	add	r3, pc, r3
   35324:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35328:	b	3528c <sd_bus_creds_has_bounding_cap@@Base+0x7964>
   3532c:	ldr	r3, [sp, #4]
   35330:	mov	r4, r0
   35334:	cmp	r3, #0
   35338:	beq	35344 <sd_bus_creds_has_bounding_cap@@Base+0x7a1c>
   3533c:	mov	r0, r3
   35340:	bl	24088 <strspn@plt+0x20978>
   35344:	mov	r0, r4
   35348:	bl	36a4 <_Unwind_Resume@plt>
   3534c:	andeq	r6, r3, r4, lsr #23
   35350:	andeq	r0, r0, r8, lsr #5
   35354:	andeq	r5, r1, ip, asr r3
   35358:	andeq	fp, r1, r0, asr #10
   3535c:	andeq	fp, r1, ip, lsr r6
   35360:	andeq	r9, r1, r8, asr #17
   35364:	andeq	fp, r1, r8, lsl r5
   35368:	andeq	fp, r1, r4, lsl r6
   3536c:	andeq	fp, r1, ip, lsr #10
   35370:	strdeq	fp, [r1], -r4
   35374:	strdeq	fp, [r1], -r0
   35378:	andeq	r9, r1, ip, ror #16
   3537c:	andeq	fp, r1, ip, asr #9
   35380:	andeq	fp, r1, r8, asr #11
   35384:	ldrdeq	fp, [r1], -r0
   35388:	andeq	fp, r1, r4, lsr #9
   3538c:	andeq	fp, r1, r0, lsr #11
   35390:	ldr	r3, [pc, #512]	; 35598 <sd_bus_creds_has_bounding_cap@@Base+0x7c70>
   35394:	ldr	r2, [pc, #512]	; 3559c <sd_bus_creds_has_bounding_cap@@Base+0x7c74>
   35398:	add	r3, pc, r3
   3539c:	push	{r4, r5, r6, lr}
   353a0:	subs	r4, r0, #0
   353a4:	ldr	r5, [r3, r2]
   353a8:	sub	sp, sp, #8
   353ac:	mov	r6, r1
   353b0:	mov	r1, #0
   353b4:	str	r1, [sp]
   353b8:	ldr	r3, [r5]
   353bc:	str	r3, [sp, #4]
   353c0:	beq	354e0 <sd_bus_creds_has_bounding_cap@@Base+0x7bb8>
   353c4:	ldrb	r3, [r4, #240]	; 0xf0
   353c8:	tst	r3, #1
   353cc:	beq	35504 <sd_bus_creds_has_bounding_cap@@Base+0x7bdc>
   353d0:	ldr	r3, [r4, #244]	; 0xf4
   353d4:	ldrb	r3, [r3, #1]
   353d8:	cmp	r3, #1
   353dc:	bne	35494 <sd_bus_creds_has_bounding_cap@@Base+0x7b6c>
   353e0:	mov	r0, r6
   353e4:	bl	199f0 <strspn@plt+0x162e0>
   353e8:	cmp	r0, #0
   353ec:	beq	354bc <sd_bus_creds_has_bounding_cap@@Base+0x7b94>
   353f0:	ldr	r0, [r4, #4]
   353f4:	cmp	r0, #0
   353f8:	beq	35554 <sd_bus_creds_has_bounding_cap@@Base+0x7c2c>
   353fc:	bl	12164 <strspn@plt+0xea54>
   35400:	cmp	r0, #0
   35404:	bne	3552c <sd_bus_creds_has_bounding_cap@@Base+0x7c04>
   35408:	ldr	r3, [r4, #4]
   3540c:	ldr	r3, [r3, #4]
   35410:	sub	r3, r3, #1
   35414:	cmp	r3, #3
   35418:	bhi	35488 <sd_bus_creds_has_bounding_cap@@Base+0x7b60>
   3541c:	ldr	r3, [r4, #244]	; 0xf4
   35420:	ldrb	r3, [r3, #2]
   35424:	tst	r3, #1
   35428:	beq	3545c <sd_bus_creds_has_bounding_cap@@Base+0x7b34>
   3542c:	mov	r4, r0
   35430:	ldr	r0, [sp]
   35434:	cmp	r0, #0
   35438:	beq	35440 <sd_bus_creds_has_bounding_cap@@Base+0x7b18>
   3543c:	bl	24088 <strspn@plt+0x20978>
   35440:	ldr	r2, [sp, #4]
   35444:	mov	r0, r4
   35448:	ldr	r3, [r5]
   3544c:	cmp	r2, r3
   35450:	bne	35490 <sd_bus_creds_has_bounding_cap@@Base+0x7b68>
   35454:	add	sp, sp, #8
   35458:	pop	{r4, r5, r6, pc}
   3545c:	mov	r2, r6
   35460:	mov	r0, r4
   35464:	mov	r1, sp
   35468:	bl	253f0 <strspn@plt+0x21ce0>
   3546c:	cmp	r0, #0
   35470:	blt	3542c <sd_bus_creds_has_bounding_cap@@Base+0x7b04>
   35474:	ldr	r0, [r4, #4]
   35478:	mov	r2, #0
   3547c:	ldr	r1, [sp]
   35480:	bl	14ef0 <strspn@plt+0x117e0>
   35484:	b	3542c <sd_bus_creds_has_bounding_cap@@Base+0x7b04>
   35488:	mvn	r4, #106	; 0x6a
   3548c:	b	35430 <sd_bus_creds_has_bounding_cap@@Base+0x7b08>
   35490:	bl	314c <__stack_chk_fail@plt>
   35494:	ldr	r0, [pc, #260]	; 355a0 <sd_bus_creds_has_bounding_cap@@Base+0x7c78>
   35498:	mov	r2, #142	; 0x8e
   3549c:	ldr	r1, [pc, #256]	; 355a4 <sd_bus_creds_has_bounding_cap@@Base+0x7c7c>
   354a0:	ldr	r3, [pc, #256]	; 355a8 <sd_bus_creds_has_bounding_cap@@Base+0x7c80>
   354a4:	add	r0, pc, r0
   354a8:	add	r1, pc, r1
   354ac:	add	r3, pc, r3
   354b0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   354b4:	mvn	r4, #21
   354b8:	b	35430 <sd_bus_creds_has_bounding_cap@@Base+0x7b08>
   354bc:	ldr	r0, [pc, #232]	; 355ac <sd_bus_creds_has_bounding_cap@@Base+0x7c84>
   354c0:	mov	r2, #143	; 0x8f
   354c4:	ldr	r1, [pc, #228]	; 355b0 <sd_bus_creds_has_bounding_cap@@Base+0x7c88>
   354c8:	ldr	r3, [pc, #228]	; 355b4 <sd_bus_creds_has_bounding_cap@@Base+0x7c8c>
   354cc:	add	r0, pc, r0
   354d0:	add	r1, pc, r1
   354d4:	add	r3, pc, r3
   354d8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   354dc:	b	354b4 <sd_bus_creds_has_bounding_cap@@Base+0x7b8c>
   354e0:	ldr	r0, [pc, #208]	; 355b8 <sd_bus_creds_has_bounding_cap@@Base+0x7c90>
   354e4:	mov	r2, #140	; 0x8c
   354e8:	ldr	r1, [pc, #204]	; 355bc <sd_bus_creds_has_bounding_cap@@Base+0x7c94>
   354ec:	ldr	r3, [pc, #204]	; 355c0 <sd_bus_creds_has_bounding_cap@@Base+0x7c98>
   354f0:	add	r0, pc, r0
   354f4:	add	r1, pc, r1
   354f8:	add	r3, pc, r3
   354fc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35500:	b	354b4 <sd_bus_creds_has_bounding_cap@@Base+0x7b8c>
   35504:	ldr	r0, [pc, #184]	; 355c4 <sd_bus_creds_has_bounding_cap@@Base+0x7c9c>
   35508:	mov	r2, #141	; 0x8d
   3550c:	ldr	r1, [pc, #180]	; 355c8 <sd_bus_creds_has_bounding_cap@@Base+0x7ca0>
   35510:	ldr	r3, [pc, #180]	; 355cc <sd_bus_creds_has_bounding_cap@@Base+0x7ca4>
   35514:	add	r0, pc, r0
   35518:	add	r1, pc, r1
   3551c:	add	r3, pc, r3
   35520:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35524:	mvn	r4, #0
   35528:	b	35430 <sd_bus_creds_has_bounding_cap@@Base+0x7b08>
   3552c:	ldr	r0, [pc, #156]	; 355d0 <sd_bus_creds_has_bounding_cap@@Base+0x7ca8>
   35530:	mov	r2, #145	; 0x91
   35534:	ldr	r1, [pc, #152]	; 355d4 <sd_bus_creds_has_bounding_cap@@Base+0x7cac>
   35538:	ldr	r3, [pc, #152]	; 355d8 <sd_bus_creds_has_bounding_cap@@Base+0x7cb0>
   3553c:	add	r0, pc, r0
   35540:	add	r1, pc, r1
   35544:	add	r3, pc, r3
   35548:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3554c:	mvn	r4, #9
   35550:	b	35430 <sd_bus_creds_has_bounding_cap@@Base+0x7b08>
   35554:	ldr	r0, [pc, #128]	; 355dc <sd_bus_creds_has_bounding_cap@@Base+0x7cb4>
   35558:	mov	r2, #144	; 0x90
   3555c:	ldr	r1, [pc, #124]	; 355e0 <sd_bus_creds_has_bounding_cap@@Base+0x7cb8>
   35560:	ldr	r3, [pc, #124]	; 355e4 <sd_bus_creds_has_bounding_cap@@Base+0x7cbc>
   35564:	add	r0, pc, r0
   35568:	add	r1, pc, r1
   3556c:	add	r3, pc, r3
   35570:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35574:	b	354b4 <sd_bus_creds_has_bounding_cap@@Base+0x7b8c>
   35578:	ldr	r3, [sp]
   3557c:	mov	r4, r0
   35580:	cmp	r3, #0
   35584:	beq	35590 <sd_bus_creds_has_bounding_cap@@Base+0x7c68>
   35588:	mov	r0, r3
   3558c:	bl	24088 <strspn@plt+0x20978>
   35590:	mov	r0, r4
   35594:	bl	36a4 <_Unwind_Resume@plt>
   35598:	andeq	r6, r3, r0, ror #18
   3559c:	andeq	r0, r0, r8, lsr #5
   355a0:	andeq	r9, r1, r8, asr #13
   355a4:	andeq	fp, r1, r8, lsl r3
   355a8:	andeq	fp, r1, r0, asr #5
   355ac:	andeq	r9, r1, r0, lsr #17
   355b0:	strdeq	fp, [r1], -r0
   355b4:	muleq	r1, r8, r2
   355b8:	andeq	r5, r1, r8, ror #1
   355bc:	andeq	fp, r1, ip, asr #5
   355c0:	andeq	fp, r1, r4, ror r2
   355c4:	andeq	r9, r1, r8, asr #12
   355c8:	andeq	fp, r1, r8, lsr #5
   355cc:	andeq	fp, r1, r0, asr r2
   355d0:			; <UNDEFINED> instruction: 0x0001b2b8
   355d4:	andeq	fp, r1, r0, lsl #5
   355d8:	andeq	fp, r1, r8, lsr #4
   355dc:	andeq	fp, r1, r4, lsl #5
   355e0:	andeq	fp, r1, r8, asr r2
   355e4:	andeq	fp, r1, r0, lsl #4
   355e8:	push	{r2, r3}
   355ec:	ldr	r3, [pc, #512]	; 357f4 <sd_bus_creds_has_bounding_cap@@Base+0x7ecc>
   355f0:	ldr	r2, [pc, #512]	; 357f8 <sd_bus_creds_has_bounding_cap@@Base+0x7ed0>
   355f4:	add	r3, pc, r3
   355f8:	push	{r4, r5, r6, r7, r8, lr}
   355fc:	subs	r4, r0, #0
   35600:	mov	r0, r3
   35604:	sub	sp, sp, #24
   35608:	ldr	r6, [r0, r2]
   3560c:	mov	r3, #0
   35610:	mov	r7, r1
   35614:	ldr	r8, [sp, #48]	; 0x30
   35618:	str	r3, [sp, #8]
   3561c:	ldr	r2, [r6]
   35620:	str	r3, [sp, #12]
   35624:	str	r3, [sp, #16]
   35628:	str	r2, [sp, #20]
   3562c:	beq	35730 <sd_bus_creds_has_bounding_cap@@Base+0x7e08>
   35630:	ldrb	r3, [r4, #240]	; 0xf0
   35634:	tst	r3, #1
   35638:	beq	35760 <sd_bus_creds_has_bounding_cap@@Base+0x7e38>
   3563c:	ldr	r3, [r4, #244]	; 0xf4
   35640:	ldrb	r3, [r3, #1]
   35644:	cmp	r3, #1
   35648:	bne	357b8 <sd_bus_creds_has_bounding_cap@@Base+0x7e90>
   3564c:	ldr	r0, [r4, #4]
   35650:	cmp	r0, #0
   35654:	beq	35790 <sd_bus_creds_has_bounding_cap@@Base+0x7e68>
   35658:	add	r5, sp, #8
   3565c:	bl	12164 <strspn@plt+0xea54>
   35660:	cmp	r0, #0
   35664:	bne	35700 <sd_bus_creds_has_bounding_cap@@Base+0x7dd8>
   35668:	ldr	r3, [r4, #4]
   3566c:	ldr	r3, [r3, #4]
   35670:	sub	r3, r3, #1
   35674:	cmp	r3, #3
   35678:	bhi	356f0 <sd_bus_creds_has_bounding_cap@@Base+0x7dc8>
   3567c:	ldr	r3, [r4, #244]	; 0xf4
   35680:	ldrb	r3, [r3, #2]
   35684:	tst	r3, #1
   35688:	addne	r5, sp, #8
   3568c:	beq	356c0 <sd_bus_creds_has_bounding_cap@@Base+0x7d98>
   35690:	mov	r4, r0
   35694:	mov	r0, r5
   35698:	bl	19788 <strspn@plt+0x16078>
   3569c:	ldr	r2, [sp, #20]
   356a0:	ldr	r3, [r6]
   356a4:	mov	r0, r4
   356a8:	cmp	r2, r3
   356ac:	bne	356fc <sd_bus_creds_has_bounding_cap@@Base+0x7dd4>
   356b0:	add	sp, sp, #24
   356b4:	pop	{r4, r5, r6, r7, r8, lr}
   356b8:	add	sp, sp, #8
   356bc:	bx	lr
   356c0:	add	ip, sp, #52	; 0x34
   356c4:	add	r5, sp, #8
   356c8:	mov	r1, r7
   356cc:	mov	r2, r8
   356d0:	mov	r3, ip
   356d4:	mov	r0, r5
   356d8:	str	ip, [sp, #4]
   356dc:	bl	1989c <strspn@plt+0x1618c>
   356e0:	mov	r0, r4
   356e4:	mov	r1, r5
   356e8:	bl	35390 <sd_bus_creds_has_bounding_cap@@Base+0x7a68>
   356ec:	b	35690 <sd_bus_creds_has_bounding_cap@@Base+0x7d68>
   356f0:	mvn	r4, #106	; 0x6a
   356f4:	add	r5, sp, #8
   356f8:	b	35694 <sd_bus_creds_has_bounding_cap@@Base+0x7d6c>
   356fc:	bl	314c <__stack_chk_fail@plt>
   35700:	ldr	r0, [pc, #244]	; 357fc <sd_bus_creds_has_bounding_cap@@Base+0x7ed4>
   35704:	mov	r2, #173	; 0xad
   35708:	ldr	r1, [pc, #240]	; 35800 <sd_bus_creds_has_bounding_cap@@Base+0x7ed8>
   3570c:	add	r5, sp, #8
   35710:	ldr	r3, [pc, #236]	; 35804 <sd_bus_creds_has_bounding_cap@@Base+0x7edc>
   35714:	add	r0, pc, r0
   35718:	add	r1, pc, r1
   3571c:	add	r3, pc, r3
   35720:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35724:	mvn	r4, #9
   35728:	add	r5, sp, #8
   3572c:	b	35694 <sd_bus_creds_has_bounding_cap@@Base+0x7d6c>
   35730:	ldr	r0, [pc, #208]	; 35808 <sd_bus_creds_has_bounding_cap@@Base+0x7ee0>
   35734:	mov	r2, #169	; 0xa9
   35738:	ldr	r1, [pc, #204]	; 3580c <sd_bus_creds_has_bounding_cap@@Base+0x7ee4>
   3573c:	add	r5, sp, #8
   35740:	ldr	r3, [pc, #200]	; 35810 <sd_bus_creds_has_bounding_cap@@Base+0x7ee8>
   35744:	add	r0, pc, r0
   35748:	add	r1, pc, r1
   3574c:	add	r3, pc, r3
   35750:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35754:	mvn	r4, #21
   35758:	add	r5, sp, #8
   3575c:	b	35694 <sd_bus_creds_has_bounding_cap@@Base+0x7d6c>
   35760:	ldr	r0, [pc, #172]	; 35814 <sd_bus_creds_has_bounding_cap@@Base+0x7eec>
   35764:	mov	r2, #170	; 0xaa
   35768:	ldr	r1, [pc, #168]	; 35818 <sd_bus_creds_has_bounding_cap@@Base+0x7ef0>
   3576c:	add	r5, sp, #8
   35770:	ldr	r3, [pc, #164]	; 3581c <sd_bus_creds_has_bounding_cap@@Base+0x7ef4>
   35774:	add	r0, pc, r0
   35778:	add	r1, pc, r1
   3577c:	add	r3, pc, r3
   35780:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35784:	mvn	r4, #0
   35788:	add	r5, sp, #8
   3578c:	b	35694 <sd_bus_creds_has_bounding_cap@@Base+0x7d6c>
   35790:	ldr	r0, [pc, #136]	; 35820 <sd_bus_creds_has_bounding_cap@@Base+0x7ef8>
   35794:	mov	r2, #172	; 0xac
   35798:	ldr	r1, [pc, #132]	; 35824 <sd_bus_creds_has_bounding_cap@@Base+0x7efc>
   3579c:	add	r5, sp, #8
   357a0:	ldr	r3, [pc, #128]	; 35828 <sd_bus_creds_has_bounding_cap@@Base+0x7f00>
   357a4:	add	r0, pc, r0
   357a8:	add	r1, pc, r1
   357ac:	add	r3, pc, r3
   357b0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   357b4:	b	35754 <sd_bus_creds_has_bounding_cap@@Base+0x7e2c>
   357b8:	ldr	r0, [pc, #108]	; 3582c <sd_bus_creds_has_bounding_cap@@Base+0x7f04>
   357bc:	mov	r2, #171	; 0xab
   357c0:	ldr	r1, [pc, #104]	; 35830 <sd_bus_creds_has_bounding_cap@@Base+0x7f08>
   357c4:	add	r5, sp, #8
   357c8:	ldr	r3, [pc, #100]	; 35834 <sd_bus_creds_has_bounding_cap@@Base+0x7f0c>
   357cc:	add	r0, pc, r0
   357d0:	add	r1, pc, r1
   357d4:	add	r3, pc, r3
   357d8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   357dc:	b	35754 <sd_bus_creds_has_bounding_cap@@Base+0x7e2c>
   357e0:	mov	r4, r0
   357e4:	mov	r0, r5
   357e8:	bl	19788 <strspn@plt+0x16078>
   357ec:	mov	r0, r4
   357f0:	bl	36a4 <_Unwind_Resume@plt>
   357f4:	andeq	r6, r3, r4, lsl #14
   357f8:	andeq	r0, r0, r8, lsr #5
   357fc:	andeq	fp, r1, r0, ror #1
   35800:	andeq	fp, r1, r8, lsr #1
   35804:	andeq	fp, r1, ip, rrx
   35808:	muleq	r1, r4, lr
   3580c:	andeq	fp, r1, r8, ror r0
   35810:	andeq	fp, r1, ip, lsr r0
   35814:	andeq	r9, r1, r8, ror #7
   35818:	andeq	fp, r1, r8, asr #32
   3581c:	andeq	fp, r1, ip
   35820:	andeq	fp, r1, r4, asr #32
   35824:	andeq	fp, r1, r8, lsl r0
   35828:	ldrdeq	sl, [r1], -ip
   3582c:	andeq	r9, r1, r0, lsr #7
   35830:	strdeq	sl, [r1], -r0
   35834:			; <UNDEFINED> instruction: 0x0001afb4
   35838:	ldr	ip, [pc, #472]	; 35a18 <sd_bus_creds_has_bounding_cap@@Base+0x80f0>
   3583c:	mov	r3, #0
   35840:	push	{r4, r5, r6, r7, r8, lr}
   35844:	subs	r4, r0, #0
   35848:	ldr	r0, [pc, #460]	; 35a1c <sd_bus_creds_has_bounding_cap@@Base+0x80f4>
   3584c:	add	ip, pc, ip
   35850:	mov	r7, r2
   35854:	sub	sp, sp, #16
   35858:	mov	r8, r1
   3585c:	ldr	r6, [ip, r0]
   35860:	str	r3, [sp]
   35864:	str	r3, [sp, #4]
   35868:	ldr	r2, [r6]
   3586c:	str	r3, [sp, #8]
   35870:	str	r2, [sp, #12]
   35874:	beq	35944 <sd_bus_creds_has_bounding_cap@@Base+0x801c>
   35878:	ldrb	r3, [r4, #240]	; 0xf0
   3587c:	tst	r3, #1
   35880:	beq	359b8 <sd_bus_creds_has_bounding_cap@@Base+0x8090>
   35884:	ldr	r3, [r4, #244]	; 0xf4
   35888:	ldrb	r3, [r3, #1]
   3588c:	cmp	r3, #1
   35890:	bne	3596c <sd_bus_creds_has_bounding_cap@@Base+0x8044>
   35894:	ldr	r0, [r4, #4]
   35898:	cmp	r0, #0
   3589c:	beq	359e0 <sd_bus_creds_has_bounding_cap@@Base+0x80b8>
   358a0:	bl	12164 <strspn@plt+0xea54>
   358a4:	cmp	r0, #0
   358a8:	bne	35990 <sd_bus_creds_has_bounding_cap@@Base+0x8068>
   358ac:	ldr	r3, [r4, #4]
   358b0:	ldr	r3, [r3, #4]
   358b4:	sub	r3, r3, #1
   358b8:	cmp	r3, #3
   358bc:	bhi	35938 <sd_bus_creds_has_bounding_cap@@Base+0x8010>
   358c0:	ldr	r3, [r4, #244]	; 0xf4
   358c4:	ldrb	r3, [r3, #2]
   358c8:	tst	r3, #1
   358cc:	beq	358f8 <sd_bus_creds_has_bounding_cap@@Base+0x7fd0>
   358d0:	mov	r4, r0
   358d4:	mov	r0, sp
   358d8:	bl	19788 <strspn@plt+0x16078>
   358dc:	ldr	r2, [sp, #12]
   358e0:	ldr	r3, [r6]
   358e4:	mov	r0, r4
   358e8:	cmp	r2, r3
   358ec:	bne	35940 <sd_bus_creds_has_bounding_cap@@Base+0x8018>
   358f0:	add	sp, sp, #16
   358f4:	pop	{r4, r5, r6, r7, r8, pc}
   358f8:	mov	r0, r7
   358fc:	bl	199f0 <strspn@plt+0x162e0>
   35900:	cmp	r0, #0
   35904:	beq	3591c <sd_bus_creds_has_bounding_cap@@Base+0x7ff4>
   35908:	mov	r0, r4
   3590c:	mov	r1, r7
   35910:	bl	35390 <sd_bus_creds_has_bounding_cap@@Base+0x7a68>
   35914:	mov	r4, r0
   35918:	b	358d4 <sd_bus_creds_has_bounding_cap@@Base+0x7fac>
   3591c:	mov	r1, r8
   35920:	mov	r0, sp
   35924:	bl	19b44 <strspn@plt+0x16434>
   35928:	mov	r0, r4
   3592c:	mov	r1, sp
   35930:	bl	35390 <sd_bus_creds_has_bounding_cap@@Base+0x7a68>
   35934:	b	358d0 <sd_bus_creds_has_bounding_cap@@Base+0x7fa8>
   35938:	mvn	r4, #106	; 0x6a
   3593c:	b	358d4 <sd_bus_creds_has_bounding_cap@@Base+0x7fac>
   35940:	bl	314c <__stack_chk_fail@plt>
   35944:	ldr	r0, [pc, #212]	; 35a20 <sd_bus_creds_has_bounding_cap@@Base+0x80f8>
   35948:	mov	r2, #195	; 0xc3
   3594c:	ldr	r1, [pc, #208]	; 35a24 <sd_bus_creds_has_bounding_cap@@Base+0x80fc>
   35950:	ldr	r3, [pc, #208]	; 35a28 <sd_bus_creds_has_bounding_cap@@Base+0x8100>
   35954:	add	r0, pc, r0
   35958:	add	r1, pc, r1
   3595c:	add	r3, pc, r3
   35960:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35964:	mvn	r4, #21
   35968:	b	358d4 <sd_bus_creds_has_bounding_cap@@Base+0x7fac>
   3596c:	ldr	r0, [pc, #184]	; 35a2c <sd_bus_creds_has_bounding_cap@@Base+0x8104>
   35970:	mov	r2, #197	; 0xc5
   35974:	ldr	r1, [pc, #180]	; 35a30 <sd_bus_creds_has_bounding_cap@@Base+0x8108>
   35978:	ldr	r3, [pc, #180]	; 35a34 <sd_bus_creds_has_bounding_cap@@Base+0x810c>
   3597c:	add	r0, pc, r0
   35980:	add	r1, pc, r1
   35984:	add	r3, pc, r3
   35988:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3598c:	b	35964 <sd_bus_creds_has_bounding_cap@@Base+0x803c>
   35990:	ldr	r0, [pc, #160]	; 35a38 <sd_bus_creds_has_bounding_cap@@Base+0x8110>
   35994:	mov	r2, #199	; 0xc7
   35998:	ldr	r1, [pc, #156]	; 35a3c <sd_bus_creds_has_bounding_cap@@Base+0x8114>
   3599c:	ldr	r3, [pc, #156]	; 35a40 <sd_bus_creds_has_bounding_cap@@Base+0x8118>
   359a0:	add	r0, pc, r0
   359a4:	add	r1, pc, r1
   359a8:	add	r3, pc, r3
   359ac:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   359b0:	mvn	r4, #9
   359b4:	b	358d4 <sd_bus_creds_has_bounding_cap@@Base+0x7fac>
   359b8:	ldr	r0, [pc, #132]	; 35a44 <sd_bus_creds_has_bounding_cap@@Base+0x811c>
   359bc:	mov	r2, #196	; 0xc4
   359c0:	ldr	r1, [pc, #128]	; 35a48 <sd_bus_creds_has_bounding_cap@@Base+0x8120>
   359c4:	ldr	r3, [pc, #128]	; 35a4c <sd_bus_creds_has_bounding_cap@@Base+0x8124>
   359c8:	add	r0, pc, r0
   359cc:	add	r1, pc, r1
   359d0:	add	r3, pc, r3
   359d4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   359d8:	mvn	r4, #0
   359dc:	b	358d4 <sd_bus_creds_has_bounding_cap@@Base+0x7fac>
   359e0:	ldr	r0, [pc, #104]	; 35a50 <sd_bus_creds_has_bounding_cap@@Base+0x8128>
   359e4:	mov	r2, #198	; 0xc6
   359e8:	ldr	r1, [pc, #100]	; 35a54 <sd_bus_creds_has_bounding_cap@@Base+0x812c>
   359ec:	ldr	r3, [pc, #100]	; 35a58 <sd_bus_creds_has_bounding_cap@@Base+0x8130>
   359f0:	add	r0, pc, r0
   359f4:	add	r1, pc, r1
   359f8:	add	r3, pc, r3
   359fc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35a00:	b	35964 <sd_bus_creds_has_bounding_cap@@Base+0x803c>
   35a04:	mov	r4, r0
   35a08:	mov	r0, sp
   35a0c:	bl	19788 <strspn@plt+0x16078>
   35a10:	mov	r0, r4
   35a14:	bl	36a4 <_Unwind_Resume@plt>
   35a18:	andeq	r6, r3, ip, lsr #9
   35a1c:	andeq	r0, r0, r8, lsr #5
   35a20:	andeq	r4, r1, r4, lsl #25
   35a24:	andeq	sl, r1, r8, ror #28
   35a28:	andeq	sl, r1, r8, asr #28
   35a2c:	strdeq	r9, [r1], -r0
   35a30:	andeq	sl, r1, r0, asr #28
   35a34:	andeq	sl, r1, r0, lsr #28
   35a38:	andeq	sl, r1, r4, asr lr
   35a3c:	andeq	sl, r1, ip, lsl lr
   35a40:	strdeq	sl, [r1], -ip
   35a44:	muleq	r1, r4, r1
   35a48:	strdeq	sl, [r1], -r4
   35a4c:	ldrdeq	sl, [r1], -r4
   35a50:	strdeq	sl, [r1], -r8
   35a54:	andeq	sl, r1, ip, asr #27
   35a58:	andeq	sl, r1, ip, lsr #27
   35a5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35a60:	subs	sl, r0, #0
   35a64:	mov	r4, r2
   35a68:	mov	r5, r3
   35a6c:	ldr	r8, [sp, #32]
   35a70:	beq	35bc4 <sd_bus_creds_has_bounding_cap@@Base+0x829c>
   35a74:	ldrb	r3, [sl, #240]	; 0xf0
   35a78:	tst	r3, #1
   35a7c:	beq	35b4c <sd_bus_creds_has_bounding_cap@@Base+0x8224>
   35a80:	ldr	r0, [sl, #4]
   35a84:	cmp	r0, #0
   35a88:	beq	35b9c <sd_bus_creds_has_bounding_cap@@Base+0x8274>
   35a8c:	bl	12164 <strspn@plt+0xea54>
   35a90:	subs	r9, r0, #0
   35a94:	bne	35b74 <sd_bus_creds_has_bounding_cap@@Base+0x824c>
   35a98:	ldr	r3, [sl, #4]
   35a9c:	ldr	r3, [r3, #4]
   35aa0:	sub	r3, r3, #1
   35aa4:	cmp	r3, #3
   35aa8:	bhi	35b44 <sd_bus_creds_has_bounding_cap@@Base+0x821c>
   35aac:	mov	r0, sl
   35ab0:	bl	244b8 <strspn@plt+0x20da8>
   35ab4:	subs	r3, r0, #0
   35ab8:	beq	35ae8 <sd_bus_creds_has_bounding_cap@@Base+0x81c0>
   35abc:	ldrd	r2, [r3, #8]
   35ac0:	bic	r6, r4, r2
   35ac4:	bic	r7, r5, r3
   35ac8:	orrs	r1, r6, r7
   35acc:	beq	35b34 <sd_bus_creds_has_bounding_cap@@Base+0x820c>
   35ad0:	mov	r6, #1
   35ad4:	mov	r7, #0
   35ad8:	and	r2, r2, r6
   35adc:	and	r3, r3, r7
   35ae0:	orrs	r1, r2, r3
   35ae4:	bne	35b0c <sd_bus_creds_has_bounding_cap@@Base+0x81e4>
   35ae8:	ldr	r1, [sl, #32]
   35aec:	ldr	r0, [sl, #4]
   35af0:	cmp	r1, #0
   35af4:	beq	35b20 <sd_bus_creds_has_bounding_cap@@Base+0x81f8>
   35af8:	str	r8, [sp, #32]
   35afc:	mov	r2, r4
   35b00:	mov	r3, r5
   35b04:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   35b08:	b	17a30 <strspn@plt+0x14320>
   35b0c:	str	r8, [sp, #32]
   35b10:	mov	r2, r4
   35b14:	mov	r3, r5
   35b18:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   35b1c:	b	2e690 <sd_bus_creds_has_bounding_cap@@Base+0xd68>
   35b20:	mov	r2, r4
   35b24:	mov	r3, r5
   35b28:	str	r8, [sp, #32]
   35b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   35b30:	b	181e4 <strspn@plt+0x14ad4>
   35b34:	bl	2c6a4 <strspn@plt+0x28f94>
   35b38:	str	r0, [r8]
   35b3c:	mov	r0, r9
   35b40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35b44:	mvn	r9, #106	; 0x6a
   35b48:	b	35b3c <sd_bus_creds_has_bounding_cap@@Base+0x8214>
   35b4c:	ldr	r0, [pc, #152]	; 35bec <sd_bus_creds_has_bounding_cap@@Base+0x82c4>
   35b50:	movw	r2, #447	; 0x1bf
   35b54:	ldr	r1, [pc, #148]	; 35bf0 <sd_bus_creds_has_bounding_cap@@Base+0x82c8>
   35b58:	mvn	r9, #0
   35b5c:	ldr	r3, [pc, #144]	; 35bf4 <sd_bus_creds_has_bounding_cap@@Base+0x82cc>
   35b60:	add	r0, pc, r0
   35b64:	add	r1, pc, r1
   35b68:	add	r3, pc, r3
   35b6c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35b70:	b	35b3c <sd_bus_creds_has_bounding_cap@@Base+0x8214>
   35b74:	ldr	r0, [pc, #124]	; 35bf8 <sd_bus_creds_has_bounding_cap@@Base+0x82d0>
   35b78:	movw	r2, #449	; 0x1c1
   35b7c:	ldr	r1, [pc, #120]	; 35bfc <sd_bus_creds_has_bounding_cap@@Base+0x82d4>
   35b80:	mvn	r9, #9
   35b84:	ldr	r3, [pc, #116]	; 35c00 <sd_bus_creds_has_bounding_cap@@Base+0x82d8>
   35b88:	add	r0, pc, r0
   35b8c:	add	r1, pc, r1
   35b90:	add	r3, pc, r3
   35b94:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35b98:	b	35b3c <sd_bus_creds_has_bounding_cap@@Base+0x8214>
   35b9c:	ldr	r0, [pc, #96]	; 35c04 <sd_bus_creds_has_bounding_cap@@Base+0x82dc>
   35ba0:	mov	r2, #448	; 0x1c0
   35ba4:	ldr	r1, [pc, #92]	; 35c08 <sd_bus_creds_has_bounding_cap@@Base+0x82e0>
   35ba8:	mvn	r9, #21
   35bac:	ldr	r3, [pc, #88]	; 35c0c <sd_bus_creds_has_bounding_cap@@Base+0x82e4>
   35bb0:	add	r0, pc, r0
   35bb4:	add	r1, pc, r1
   35bb8:	add	r3, pc, r3
   35bbc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35bc0:	b	35b3c <sd_bus_creds_has_bounding_cap@@Base+0x8214>
   35bc4:	ldr	r0, [pc, #68]	; 35c10 <sd_bus_creds_has_bounding_cap@@Base+0x82e8>
   35bc8:	movw	r2, #446	; 0x1be
   35bcc:	ldr	r1, [pc, #64]	; 35c14 <sd_bus_creds_has_bounding_cap@@Base+0x82ec>
   35bd0:	mvn	r9, #21
   35bd4:	ldr	r3, [pc, #60]	; 35c18 <sd_bus_creds_has_bounding_cap@@Base+0x82f0>
   35bd8:	add	r0, pc, r0
   35bdc:	add	r1, pc, r1
   35be0:	add	r3, pc, r3
   35be4:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35be8:	b	35b3c <sd_bus_creds_has_bounding_cap@@Base+0x8214>
   35bec:	strdeq	r8, [r1], -ip
   35bf0:	andeq	sl, r1, ip, asr ip
   35bf4:	andeq	sl, r1, ip, lsr sp
   35bf8:	andeq	sl, r1, ip, ror #24
   35bfc:	andeq	sl, r1, r4, lsr ip
   35c00:	andeq	sl, r1, r4, lsl sp
   35c04:	andeq	sl, r1, r8, lsr ip
   35c08:	andeq	sl, r1, ip, lsl #24
   35c0c:	andeq	sl, r1, ip, ror #25
   35c10:	andeq	r4, r1, r0, lsl #20
   35c14:	andeq	sl, r1, r4, ror #23
   35c18:	andeq	sl, r1, r4, asr #25
   35c1c:	ldr	r3, [pc, #556]	; 35e50 <sd_bus_creds_has_bounding_cap@@Base+0x8528>
   35c20:	ldr	r2, [pc, #556]	; 35e54 <sd_bus_creds_has_bounding_cap@@Base+0x852c>
   35c24:	add	r3, pc, r3
   35c28:	push	{r4, r5, r6, lr}
   35c2c:	subs	r4, r0, #0
   35c30:	ldr	r5, [r3, r2]
   35c34:	sub	sp, sp, #24
   35c38:	mov	r6, r1
   35c3c:	mov	r1, #0
   35c40:	str	r1, [sp, #12]
   35c44:	ldr	r3, [r5]
   35c48:	str	r3, [sp, #20]
   35c4c:	beq	35de4 <sd_bus_creds_has_bounding_cap@@Base+0x84bc>
   35c50:	ldrb	r3, [r4, #240]	; 0xf0
   35c54:	tst	r3, #1
   35c58:	beq	35dbc <sd_bus_creds_has_bounding_cap@@Base+0x8494>
   35c5c:	ldr	r0, [r4, #4]
   35c60:	cmp	r0, #0
   35c64:	beq	35d94 <sd_bus_creds_has_bounding_cap@@Base+0x846c>
   35c68:	bl	12164 <strspn@plt+0xea54>
   35c6c:	cmp	r0, #0
   35c70:	bne	35e08 <sd_bus_creds_has_bounding_cap@@Base+0x84e0>
   35c74:	ldr	r3, [r4, #4]
   35c78:	ldr	r3, [r3, #4]
   35c7c:	sub	r3, r3, #1
   35c80:	cmp	r3, #3
   35c84:	bhi	35d88 <sd_bus_creds_has_bounding_cap@@Base+0x8460>
   35c88:	cmp	r6, #0
   35c8c:	mov	r0, r4
   35c90:	mov	r2, #12
   35c94:	blt	35cf8 <sd_bus_creds_has_bounding_cap@@Base+0x83d0>
   35c98:	add	r1, sp, #12
   35c9c:	movt	r2, #32
   35ca0:	mov	r3, #0
   35ca4:	str	r1, [sp]
   35ca8:	bl	35a5c <sd_bus_creds_has_bounding_cap@@Base+0x8134>
   35cac:	cmp	r0, #0
   35cb0:	blt	35d10 <sd_bus_creds_has_bounding_cap@@Base+0x83e8>
   35cb4:	mov	r1, r6
   35cb8:	ldr	r0, [sp, #12]
   35cbc:	bl	2d718 <sd_bus_creds_has_effective_cap@@Base>
   35cc0:	cmp	r0, #0
   35cc4:	ble	35d18 <sd_bus_creds_has_bounding_cap@@Base+0x83f0>
   35cc8:	mov	r4, #1
   35ccc:	ldr	r0, [sp, #12]
   35cd0:	cmp	r0, #0
   35cd4:	beq	35cdc <sd_bus_creds_has_bounding_cap@@Base+0x83b4>
   35cd8:	bl	2c744 <strspn@plt+0x29034>
   35cdc:	ldr	r2, [sp, #20]
   35ce0:	mov	r0, r4
   35ce4:	ldr	r3, [r5]
   35ce8:	cmp	r2, r3
   35cec:	bne	35d90 <sd_bus_creds_has_bounding_cap@@Base+0x8468>
   35cf0:	add	sp, sp, #24
   35cf4:	pop	{r4, r5, r6, pc}
   35cf8:	add	r1, sp, #12
   35cfc:	mov	r3, #0
   35d00:	str	r1, [sp]
   35d04:	bl	35a5c <sd_bus_creds_has_bounding_cap@@Base+0x8134>
   35d08:	cmp	r0, #0
   35d0c:	bge	35d1c <sd_bus_creds_has_bounding_cap@@Base+0x83f4>
   35d10:	mov	r4, r0
   35d14:	b	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35d18:	beq	35d60 <sd_bus_creds_has_bounding_cap@@Base+0x8438>
   35d1c:	bl	305c <getuid@plt>
   35d20:	mov	r4, r0
   35d24:	add	r6, sp, #16
   35d28:	ldr	r0, [sp, #12]
   35d2c:	mov	r1, r6
   35d30:	bl	2c904 <strspn@plt+0x291f4>
   35d34:	cmp	r0, #0
   35d38:	blt	35d70 <sd_bus_creds_has_bounding_cap@@Base+0x8448>
   35d3c:	ldr	r3, [sp, #16]
   35d40:	cmp	r3, r4
   35d44:	beq	35cc8 <sd_bus_creds_has_bounding_cap@@Base+0x83a0>
   35d48:	cmp	r4, #0
   35d4c:	beq	35d58 <sd_bus_creds_has_bounding_cap@@Base+0x8430>
   35d50:	cmp	r3, #0
   35d54:	beq	35cc8 <sd_bus_creds_has_bounding_cap@@Base+0x83a0>
   35d58:	mov	r4, #0
   35d5c:	b	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35d60:	bl	305c <getuid@plt>
   35d64:	subs	r4, r0, #0
   35d68:	beq	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35d6c:	b	35d24 <sd_bus_creds_has_bounding_cap@@Base+0x83fc>
   35d70:	mov	r1, r6
   35d74:	ldr	r0, [sp, #12]
   35d78:	bl	2c85c <strspn@plt+0x2914c>
   35d7c:	cmp	r0, #0
   35d80:	blt	35d58 <sd_bus_creds_has_bounding_cap@@Base+0x8430>
   35d84:	b	35d3c <sd_bus_creds_has_bounding_cap@@Base+0x8414>
   35d88:	mvn	r4, #106	; 0x6a
   35d8c:	b	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35d90:	bl	314c <__stack_chk_fail@plt>
   35d94:	ldr	r0, [pc, #188]	; 35e58 <sd_bus_creds_has_bounding_cap@@Base+0x8530>
   35d98:	mov	r2, #484	; 0x1e4
   35d9c:	ldr	r1, [pc, #184]	; 35e5c <sd_bus_creds_has_bounding_cap@@Base+0x8534>
   35da0:	ldr	r3, [pc, #184]	; 35e60 <sd_bus_creds_has_bounding_cap@@Base+0x8538>
   35da4:	add	r0, pc, r0
   35da8:	add	r1, pc, r1
   35dac:	add	r3, pc, r3
   35db0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35db4:	mvn	r4, #21
   35db8:	b	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35dbc:	ldr	r0, [pc, #160]	; 35e64 <sd_bus_creds_has_bounding_cap@@Base+0x853c>
   35dc0:	movw	r2, #483	; 0x1e3
   35dc4:	ldr	r1, [pc, #156]	; 35e68 <sd_bus_creds_has_bounding_cap@@Base+0x8540>
   35dc8:	ldr	r3, [pc, #156]	; 35e6c <sd_bus_creds_has_bounding_cap@@Base+0x8544>
   35dcc:	add	r0, pc, r0
   35dd0:	add	r1, pc, r1
   35dd4:	add	r3, pc, r3
   35dd8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35ddc:	mvn	r4, #0
   35de0:	b	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35de4:	ldr	r0, [pc, #132]	; 35e70 <sd_bus_creds_has_bounding_cap@@Base+0x8548>
   35de8:	movw	r2, #482	; 0x1e2
   35dec:	ldr	r1, [pc, #128]	; 35e74 <sd_bus_creds_has_bounding_cap@@Base+0x854c>
   35df0:	ldr	r3, [pc, #128]	; 35e78 <sd_bus_creds_has_bounding_cap@@Base+0x8550>
   35df4:	add	r0, pc, r0
   35df8:	add	r1, pc, r1
   35dfc:	add	r3, pc, r3
   35e00:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35e04:	b	35db4 <sd_bus_creds_has_bounding_cap@@Base+0x848c>
   35e08:	ldr	r0, [pc, #108]	; 35e7c <sd_bus_creds_has_bounding_cap@@Base+0x8554>
   35e0c:	movw	r2, #485	; 0x1e5
   35e10:	ldr	r1, [pc, #104]	; 35e80 <sd_bus_creds_has_bounding_cap@@Base+0x8558>
   35e14:	ldr	r3, [pc, #104]	; 35e84 <sd_bus_creds_has_bounding_cap@@Base+0x855c>
   35e18:	add	r0, pc, r0
   35e1c:	add	r1, pc, r1
   35e20:	add	r3, pc, r3
   35e24:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   35e28:	mvn	r4, #9
   35e2c:	b	35ccc <sd_bus_creds_has_bounding_cap@@Base+0x83a4>
   35e30:	ldr	r3, [sp, #12]
   35e34:	mov	r4, r0
   35e38:	cmp	r3, #0
   35e3c:	beq	35e48 <sd_bus_creds_has_bounding_cap@@Base+0x8520>
   35e40:	mov	r0, r3
   35e44:	bl	2c744 <strspn@plt+0x29034>
   35e48:	mov	r0, r4
   35e4c:	bl	36a4 <_Unwind_Resume@plt>
   35e50:	ldrdeq	r6, [r3], -r4
   35e54:	andeq	r0, r0, r8, lsr #5
   35e58:	andeq	sl, r1, r4, asr #20
   35e5c:	andeq	sl, r1, r8, lsl sl
   35e60:	andeq	sl, r1, r4, asr #21
   35e64:	muleq	r1, r0, sp
   35e68:	strdeq	sl, [r1], -r0
   35e6c:	muleq	r1, ip, sl
   35e70:	andeq	r4, r1, r4, ror #15
   35e74:	andeq	sl, r1, r8, asr #19
   35e78:	andeq	sl, r1, r4, ror sl
   35e7c:	ldrdeq	sl, [r1], -ip
   35e80:	andeq	sl, r1, r4, lsr #19
   35e84:	andeq	sl, r1, r0, asr sl
   35e88:	cmp	r0, #0
   35e8c:	push	{r3, lr}
   35e90:	beq	35f10 <sd_bus_creds_has_bounding_cap@@Base+0x85e8>
   35e94:	ldrb	r3, [r0, #36]	; 0x24
   35e98:	cmp	r3, #0
   35e9c:	popeq	{r3, pc}
   35ea0:	ldr	r3, [r0, #20]
   35ea4:	ldr	r1, [r0, #4]
   35ea8:	cmp	r3, #0
   35eac:	ldrne	r2, [r0, #24]
   35eb0:	strne	r2, [r3, #24]
   35eb4:	ldr	r3, [r0, #24]
   35eb8:	cmp	r3, #0
   35ebc:	beq	35edc <sd_bus_creds_has_bounding_cap@@Base+0x85b4>
   35ec0:	ldr	r2, [r0, #20]
   35ec4:	str	r2, [r3, #20]
   35ec8:	mov	r3, #0
   35ecc:	str	r3, [r0, #24]
   35ed0:	str	r3, [r0, #20]
   35ed4:	strb	r3, [r0, #36]	; 0x24
   35ed8:	pop	{r3, pc}
   35edc:	ldr	r3, [r1, #1116]	; 0x45c
   35ee0:	cmp	r0, r3
   35ee4:	ldreq	r3, [r0, #20]
   35ee8:	streq	r3, [r1, #1116]	; 0x45c
   35eec:	beq	35ec8 <sd_bus_creds_has_bounding_cap@@Base+0x85a0>
   35ef0:	ldr	r0, [pc, #56]	; 35f30 <sd_bus_creds_has_bounding_cap@@Base+0x8608>
   35ef4:	mov	r2, #79	; 0x4f
   35ef8:	ldr	r1, [pc, #52]	; 35f34 <sd_bus_creds_has_bounding_cap@@Base+0x860c>
   35efc:	ldr	r3, [pc, #52]	; 35f38 <sd_bus_creds_has_bounding_cap@@Base+0x8610>
   35f00:	add	r0, pc, r0
   35f04:	add	r1, pc, r1
   35f08:	add	r3, pc, r3
   35f0c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   35f10:	ldr	r0, [pc, #36]	; 35f3c <sd_bus_creds_has_bounding_cap@@Base+0x8614>
   35f14:	mov	r2, #74	; 0x4a
   35f18:	ldr	r1, [pc, #32]	; 35f40 <sd_bus_creds_has_bounding_cap@@Base+0x8618>
   35f1c:	ldr	r3, [pc, #32]	; 35f44 <sd_bus_creds_has_bounding_cap@@Base+0x861c>
   35f20:	add	r0, pc, r0
   35f24:	add	r1, pc, r1
   35f28:	add	r3, pc, r3
   35f2c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   35f30:			; <UNDEFINED> instruction: 0x0001a5b8
   35f34:	andeq	sl, r1, ip, lsl sl
   35f38:	andeq	sl, r1, r0, ror fp
   35f3c:	strdeq	sl, [r1], -r8
   35f40:	strdeq	sl, [r1], -ip
   35f44:	andeq	sl, r1, r0, asr fp
   35f48:	cmp	r0, #0
   35f4c:	push	{r3, lr}
   35f50:	beq	35f98 <sd_bus_creds_has_bounding_cap@@Base+0x8670>
   35f54:	ldrb	r3, [r0, #36]	; 0x24
   35f58:	cmp	r3, #0
   35f5c:	popne	{r3, pc}
   35f60:	ldr	r3, [r0, #8]
   35f64:	cmp	r3, #0
   35f68:	popeq	{r3, pc}
   35f6c:	ldr	r2, [r0, #4]
   35f70:	mov	r1, #0
   35f74:	ldr	r3, [r2, #1116]	; 0x45c
   35f78:	cmp	r3, #0
   35f7c:	str	r3, [r0, #20]
   35f80:	strne	r0, [r3, #24]
   35f84:	mov	r3, #1
   35f88:	str	r1, [r0, #24]
   35f8c:	str	r0, [r2, #1116]	; 0x45c
   35f90:	strb	r3, [r0, #36]	; 0x24
   35f94:	pop	{r3, pc}
   35f98:	ldr	r0, [pc, #24]	; 35fb8 <sd_bus_creds_has_bounding_cap@@Base+0x8690>
   35f9c:	mov	r2, #61	; 0x3d
   35fa0:	ldr	r1, [pc, #20]	; 35fbc <sd_bus_creds_has_bounding_cap@@Base+0x8694>
   35fa4:	ldr	r3, [pc, #20]	; 35fc0 <sd_bus_creds_has_bounding_cap@@Base+0x8698>
   35fa8:	add	r0, pc, r0
   35fac:	add	r1, pc, r1
   35fb0:	add	r3, pc, r3
   35fb4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   35fb8:	andeq	sl, r1, r0, ror r9
   35fbc:	andeq	sl, r1, r4, ror r9
   35fc0:			; <UNDEFINED> instruction: 0x0001aab0
   35fc4:	push	{r4, lr}
   35fc8:	subs	r4, r0, #0
   35fcc:	beq	35fec <sd_bus_creds_has_bounding_cap@@Base+0x86c4>
   35fd0:	ldr	r3, [r4]
   35fd4:	cmp	r3, #0
   35fd8:	addne	r3, r3, #1
   35fdc:	strne	r3, [r4]
   35fe0:	beq	36010 <sd_bus_creds_has_bounding_cap@@Base+0x86e8>
   35fe4:	mov	r0, r4
   35fe8:	pop	{r4, pc}
   35fec:	ldr	r0, [pc, #60]	; 36030 <sd_bus_creds_has_bounding_cap@@Base+0x8708>
   35ff0:	mov	r2, #110	; 0x6e
   35ff4:	ldr	r1, [pc, #56]	; 36034 <sd_bus_creds_has_bounding_cap@@Base+0x870c>
   35ff8:	ldr	r3, [pc, #56]	; 36038 <sd_bus_creds_has_bounding_cap@@Base+0x8710>
   35ffc:	add	r0, pc, r0
   36000:	add	r1, pc, r1
   36004:	add	r3, pc, r3
   36008:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3600c:	b	35fe4 <sd_bus_creds_has_bounding_cap@@Base+0x86bc>
   36010:	ldr	r0, [pc, #36]	; 3603c <sd_bus_creds_has_bounding_cap@@Base+0x8714>
   36014:	mov	r2, #112	; 0x70
   36018:	ldr	r1, [pc, #32]	; 36040 <sd_bus_creds_has_bounding_cap@@Base+0x8718>
   3601c:	ldr	r3, [pc, #32]	; 36044 <sd_bus_creds_has_bounding_cap@@Base+0x871c>
   36020:	add	r0, pc, r0
   36024:	add	r1, pc, r1
   36028:	add	r3, pc, r3
   3602c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36030:	andeq	sl, r1, ip, lsl r9
   36034:	andeq	sl, r1, r0, lsr #18
   36038:	andeq	sl, r1, ip, ror #17
   3603c:	andeq	sl, r1, r4, lsr #18
   36040:	strdeq	sl, [r1], -ip
   36044:	andeq	sl, r1, r8, asr #17
   36048:	ldr	r3, [pc, #280]	; 36168 <sd_bus_creds_has_bounding_cap@@Base+0x8840>
   3604c:	cmp	r1, #0
   36050:	ldr	r2, [pc, #276]	; 3616c <sd_bus_creds_has_bounding_cap@@Base+0x8844>
   36054:	add	r3, pc, r3
   36058:	push	{r4, r5, r6, r7, lr}
   3605c:	sub	sp, sp, #12
   36060:	ldr	r5, [r3, r2]
   36064:	mov	r4, r0
   36068:	mov	r0, #0
   3606c:	str	r0, [sp]
   36070:	ldr	r3, [r5]
   36074:	str	r3, [sp, #4]
   36078:	beq	36108 <sd_bus_creds_has_bounding_cap@@Base+0x87e0>
   3607c:	cmp	r4, #0
   36080:	beq	360dc <sd_bus_creds_has_bounding_cap@@Base+0x87b4>
   36084:	ldr	r0, [r4, #16]
   36088:	mov	r2, sp
   3608c:	bl	41f84 <sd_bus_creds_has_bounding_cap@@Base+0x1465c>
   36090:	subs	r7, r0, #0
   36094:	beq	360f8 <sd_bus_creds_has_bounding_cap@@Base+0x87d0>
   36098:	ldr	r0, [r4, #16]
   3609c:	bl	4215c <sd_bus_creds_has_bounding_cap@@Base+0x14834>
   360a0:	cmp	r0, #0
   360a4:	beq	360ec <sd_bus_creds_has_bounding_cap@@Base+0x87c4>
   360a8:	ldr	r0, [sp]
   360ac:	mov	r6, #1
   360b0:	strb	r6, [r4, #37]	; 0x25
   360b4:	bl	3080 <free@plt>
   360b8:	mov	r0, r7
   360bc:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   360c0:	ldr	r2, [sp, #4]
   360c4:	mov	r0, r6
   360c8:	ldr	r3, [r5]
   360cc:	cmp	r2, r3
   360d0:	bne	36104 <sd_bus_creds_has_bounding_cap@@Base+0x87dc>
   360d4:	add	sp, sp, #12
   360d8:	pop	{r4, r5, r6, r7, pc}
   360dc:	mov	r0, r4
   360e0:	mov	r6, r4
   360e4:	bl	3080 <free@plt>
   360e8:	b	360c0 <sd_bus_creds_has_bounding_cap@@Base+0x8798>
   360ec:	mov	r0, r4
   360f0:	bl	35f48 <sd_bus_creds_has_bounding_cap@@Base+0x8620>
   360f4:	b	360a8 <sd_bus_creds_has_bounding_cap@@Base+0x8780>
   360f8:	mov	r6, r7
   360fc:	ldr	r0, [sp]
   36100:	b	360e4 <sd_bus_creds_has_bounding_cap@@Base+0x87bc>
   36104:	bl	314c <__stack_chk_fail@plt>
   36108:	ldr	r0, [pc, #96]	; 36170 <sd_bus_creds_has_bounding_cap@@Base+0x8848>
   3610c:	mov	r2, #210	; 0xd2
   36110:	ldr	r1, [pc, #92]	; 36174 <sd_bus_creds_has_bounding_cap@@Base+0x884c>
   36114:	ldr	r3, [pc, #92]	; 36178 <sd_bus_creds_has_bounding_cap@@Base+0x8850>
   36118:	add	r0, pc, r0
   3611c:	add	r1, pc, r1
   36120:	add	r3, pc, r3
   36124:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   36128:	ldr	r0, [sp]
   3612c:	mvn	r6, #21
   36130:	b	360e4 <sd_bus_creds_has_bounding_cap@@Base+0x87bc>
   36134:	mov	r4, r0
   36138:	mov	r7, #0
   3613c:	ldr	r0, [sp]
   36140:	bl	3080 <free@plt>
   36144:	cmp	r7, #0
   36148:	beq	36154 <sd_bus_creds_has_bounding_cap@@Base+0x882c>
   3614c:	mov	r0, r7
   36150:	bl	36ca0 <sd_bus_creds_has_bounding_cap@@Base+0x9378>
   36154:	mov	r0, r4
   36158:	bl	36a4 <_Unwind_Resume@plt>
   3615c:	mov	r4, r0
   36160:	b	3613c <sd_bus_creds_has_bounding_cap@@Base+0x8814>
   36164:	b	36134 <sd_bus_creds_has_bounding_cap@@Base+0x880c>
   36168:	andeq	r5, r3, r4, lsr #25
   3616c:	andeq	r0, r0, r8, lsr #5
   36170:	andeq	sp, r1, r4, asr r4
   36174:	andeq	sl, r1, r4, lsl #16
   36178:	andeq	sl, r1, r4, lsr #18
   3617c:	push	{r4, lr}
   36180:	subs	r4, r0, #0
   36184:	beq	361a4 <sd_bus_creds_has_bounding_cap@@Base+0x887c>
   36188:	ldr	r3, [r4]
   3618c:	cmp	r3, #0
   36190:	beq	361e8 <sd_bus_creds_has_bounding_cap@@Base+0x88c0>
   36194:	cmp	r3, #1
   36198:	bls	361b0 <sd_bus_creds_has_bounding_cap@@Base+0x8888>
   3619c:	sub	r3, r3, #1
   361a0:	str	r3, [r4]
   361a4:	mov	r0, #0
   361a8:	pop	{r4, pc}
   361ac:	bl	36048 <sd_bus_creds_has_bounding_cap@@Base+0x8720>
   361b0:	ldr	r0, [r4, #16]
   361b4:	bl	42090 <sd_bus_creds_has_bounding_cap@@Base+0x14768>
   361b8:	subs	r1, r0, #0
   361bc:	mov	r0, r4
   361c0:	bne	361ac <sd_bus_creds_has_bounding_cap@@Base+0x8884>
   361c4:	bl	35e88 <sd_bus_creds_has_bounding_cap@@Base+0x8560>
   361c8:	ldr	r0, [r4, #16]
   361cc:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
   361d0:	ldr	r0, [r4, #4]
   361d4:	bl	13638 <strspn@plt+0xff28>
   361d8:	mov	r0, r4
   361dc:	bl	3080 <free@plt>
   361e0:	mov	r0, #0
   361e4:	pop	{r4, pc}
   361e8:	ldr	r0, [pc, #24]	; 36208 <sd_bus_creds_has_bounding_cap@@Base+0x88e0>
   361ec:	mov	r2, #125	; 0x7d
   361f0:	ldr	r1, [pc, #20]	; 3620c <sd_bus_creds_has_bounding_cap@@Base+0x88e4>
   361f4:	ldr	r3, [pc, #20]	; 36210 <sd_bus_creds_has_bounding_cap@@Base+0x88e8>
   361f8:	add	r0, pc, r0
   361fc:	add	r1, pc, r1
   36200:	add	r3, pc, r3
   36204:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36208:	andeq	sl, r1, ip, asr #14
   3620c:	andeq	sl, r1, r4, lsr #14
   36210:	andeq	sl, r1, r4, lsl #14
   36214:	push	{r4, r5, lr}
   36218:	subs	r4, r0, #0
   3621c:	sub	sp, sp, #12
   36220:	beq	362cc <sd_bus_creds_has_bounding_cap@@Base+0x89a4>
   36224:	ldrb	r3, [r4, #36]	; 0x24
   36228:	cmp	r3, #0
   3622c:	beq	3630c <sd_bus_creds_has_bounding_cap@@Base+0x89e4>
   36230:	ldr	r3, [r4, #8]
   36234:	cmp	r3, #0
   36238:	beq	362ec <sd_bus_creds_has_bounding_cap@@Base+0x89c4>
   3623c:	bl	35e88 <sd_bus_creds_has_bounding_cap@@Base+0x8560>
   36240:	mov	r0, r4
   36244:	bl	35fc4 <sd_bus_creds_has_bounding_cap@@Base+0x869c>
   36248:	ldr	r3, [r4, #8]
   3624c:	mov	r0, r4
   36250:	ldr	r1, [r4, #12]
   36254:	blx	r3
   36258:	subs	r5, r0, #0
   3625c:	blt	3628c <sd_bus_creds_has_bounding_cap@@Base+0x8964>
   36260:	beq	36274 <sd_bus_creds_has_bounding_cap@@Base+0x894c>
   36264:	mov	r0, r4
   36268:	add	sp, sp, #12
   3626c:	pop	{r4, r5, lr}
   36270:	b	3617c <sd_bus_creds_has_bounding_cap@@Base+0x8854>
   36274:	mov	r0, r4
   36278:	bl	35f48 <sd_bus_creds_has_bounding_cap@@Base+0x8620>
   3627c:	mov	r0, r4
   36280:	add	sp, sp, #12
   36284:	pop	{r4, r5, lr}
   36288:	b	3617c <sd_bus_creds_has_bounding_cap@@Base+0x8854>
   3628c:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   36290:	cmp	r0, #6
   36294:	ble	36264 <sd_bus_creds_has_bounding_cap@@Base+0x893c>
   36298:	ldr	lr, [pc, #140]	; 3632c <sd_bus_creds_has_bounding_cap@@Base+0x8a04>
   3629c:	mov	r1, r5
   362a0:	ldr	ip, [pc, #136]	; 36330 <sd_bus_creds_has_bounding_cap@@Base+0x8a08>
   362a4:	mov	r3, #312	; 0x138
   362a8:	ldr	r2, [pc, #132]	; 36334 <sd_bus_creds_has_bounding_cap@@Base+0x8a0c>
   362ac:	add	lr, pc, lr
   362b0:	add	ip, pc, ip
   362b4:	str	lr, [sp]
   362b8:	add	r2, pc, r2
   362bc:	str	ip, [sp, #4]
   362c0:	mov	r0, #7
   362c4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   362c8:	b	36264 <sd_bus_creds_has_bounding_cap@@Base+0x893c>
   362cc:	ldr	r0, [pc, #100]	; 36338 <sd_bus_creds_has_bounding_cap@@Base+0x8a10>
   362d0:	movw	r2, #302	; 0x12e
   362d4:	ldr	r1, [pc, #96]	; 3633c <sd_bus_creds_has_bounding_cap@@Base+0x8a14>
   362d8:	ldr	r3, [pc, #96]	; 36340 <sd_bus_creds_has_bounding_cap@@Base+0x8a18>
   362dc:	add	r0, pc, r0
   362e0:	add	r1, pc, r1
   362e4:	add	r3, pc, r3
   362e8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   362ec:	ldr	r0, [pc, #80]	; 36344 <sd_bus_creds_has_bounding_cap@@Base+0x8a1c>
   362f0:	mov	r2, #304	; 0x130
   362f4:	ldr	r1, [pc, #76]	; 36348 <sd_bus_creds_has_bounding_cap@@Base+0x8a20>
   362f8:	ldr	r3, [pc, #76]	; 3634c <sd_bus_creds_has_bounding_cap@@Base+0x8a24>
   362fc:	add	r0, pc, r0
   36300:	add	r1, pc, r1
   36304:	add	r3, pc, r3
   36308:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3630c:	ldr	r0, [pc, #60]	; 36350 <sd_bus_creds_has_bounding_cap@@Base+0x8a28>
   36310:	movw	r2, #303	; 0x12f
   36314:	ldr	r1, [pc, #56]	; 36354 <sd_bus_creds_has_bounding_cap@@Base+0x8a2c>
   36318:	ldr	r3, [pc, #56]	; 36358 <sd_bus_creds_has_bounding_cap@@Base+0x8a30>
   3631c:	add	r0, pc, r0
   36320:	add	r1, pc, r1
   36324:	add	r3, pc, r3
   36328:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3632c:	andeq	sl, r1, r0, lsr r6
   36330:	andeq	sl, r1, ip, asr r7
   36334:	andeq	sl, r1, r8, ror #12
   36338:	andeq	sl, r1, ip, lsr r6
   3633c:	andeq	sl, r1, r0, asr #12
   36340:	andeq	sl, r1, ip, asr #14
   36344:	andeq	sl, r1, r0, lsl #14
   36348:	andeq	sl, r1, r0, lsr #12
   3634c:	andeq	sl, r1, ip, lsr #14
   36350:	ldrdeq	sl, [r1], -r0
   36354:	andeq	sl, r1, r0, lsl #12
   36358:	andeq	sl, r1, ip, lsl #14
   3635c:	push	{r4, lr}
   36360:	sub	sp, sp, #8
   36364:	mov	r4, r0
   36368:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   3636c:	cmp	r0, #2
   36370:	bgt	36384 <sd_bus_creds_has_bounding_cap@@Base+0x8a5c>
   36374:	eor	r0, r4, r4, asr #31
   36378:	rsb	r0, r0, r4, asr #31
   3637c:	add	sp, sp, #8
   36380:	pop	{r4, pc}
   36384:	ldr	lr, [pc, #48]	; 363bc <sd_bus_creds_has_bounding_cap@@Base+0x8a94>
   36388:	mov	r1, r4
   3638c:	ldr	ip, [pc, #44]	; 363c0 <sd_bus_creds_has_bounding_cap@@Base+0x8a98>
   36390:	movw	r3, #1256	; 0x4e8
   36394:	ldr	r2, [pc, #40]	; 363c4 <sd_bus_creds_has_bounding_cap@@Base+0x8a9c>
   36398:	add	lr, pc, lr
   3639c:	add	ip, pc, ip
   363a0:	str	lr, [sp]
   363a4:	add	r2, pc, r2
   363a8:	str	ip, [sp, #4]
   363ac:	mov	r0, #3
   363b0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   363b4:	add	sp, sp, #8
   363b8:	pop	{r4, pc}
   363bc:	andeq	fp, r1, r4, ror #12
   363c0:	andeq	sl, r1, ip, ror sl
   363c4:	andeq	sl, r1, r8, lsl #14
   363c8:	push	{r4, lr}
   363cc:	sub	sp, sp, #8
   363d0:	mov	r4, r0
   363d4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   363d8:	cmp	r0, #2
   363dc:	bgt	363f0 <sd_bus_creds_has_bounding_cap@@Base+0x8ac8>
   363e0:	eor	r0, r4, r4, asr #31
   363e4:	rsb	r0, r0, r4, asr #31
   363e8:	add	sp, sp, #8
   363ec:	pop	{r4, pc}
   363f0:	ldr	lr, [pc, #48]	; 36428 <sd_bus_creds_has_bounding_cap@@Base+0x8b00>
   363f4:	mov	r1, r4
   363f8:	ldr	ip, [pc, #44]	; 3642c <sd_bus_creds_has_bounding_cap@@Base+0x8b04>
   363fc:	movw	r3, #1260	; 0x4ec
   36400:	ldr	r2, [pc, #40]	; 36430 <sd_bus_creds_has_bounding_cap@@Base+0x8b08>
   36404:	add	lr, pc, lr
   36408:	add	ip, pc, ip
   3640c:	str	lr, [sp]
   36410:	add	r2, pc, r2
   36414:	str	ip, [sp, #4]
   36418:	mov	r0, #3
   3641c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   36420:	add	sp, sp, #8
   36424:	pop	{r4, pc}
   36428:	andeq	fp, r1, r8, asr #11
   3642c:	andeq	sl, r1, r8, lsr sl
   36430:	muleq	r1, ip, r6
   36434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36438:	subs	r4, r0, #0
   3643c:	sub	sp, sp, #44	; 0x2c
   36440:	mov	r5, r1
   36444:	mov	r6, r2
   36448:	beq	36590 <sd_bus_creds_has_bounding_cap@@Base+0x8c68>
   3644c:	cmp	r1, #0
   36450:	blt	36550 <sd_bus_creds_has_bounding_cap@@Base+0x8c28>
   36454:	mov	r0, r2
   36458:	bl	199f0 <strspn@plt+0x162e0>
   3645c:	cmp	r0, #0
   36460:	moveq	r0, r5
   36464:	beq	36548 <sd_bus_creds_has_bounding_cap@@Base+0x8c20>
   36468:	ldr	r3, [r4, #244]	; 0xf4
   3646c:	ldrb	r3, [r3, #1]
   36470:	cmp	r3, #1
   36474:	beq	36580 <sd_bus_creds_has_bounding_cap@@Base+0x8c58>
   36478:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   3647c:	cmp	r0, #6
   36480:	movle	r0, #1
   36484:	ble	36548 <sd_bus_creds_has_bounding_cap@@Base+0x8c20>
   36488:	ldr	r3, [r4, #244]	; 0xf4
   3648c:	ldrb	r0, [r3, #1]
   36490:	bl	1a2e0 <strspn@plt+0x16bd0>
   36494:	ldr	r8, [r4, #32]
   36498:	cmp	r8, #0
   3649c:	mov	fp, r0
   364a0:	beq	36574 <sd_bus_creds_has_bounding_cap@@Base+0x8c4c>
   364a4:	ldr	r7, [r4, #16]
   364a8:	cmp	r7, #0
   364ac:	beq	36568 <sd_bus_creds_has_bounding_cap@@Base+0x8c40>
   364b0:	ldr	r3, [r4, #20]
   364b4:	mov	r1, r5
   364b8:	ldr	r9, [pc, #240]	; 365b0 <sd_bus_creds_has_bounding_cap@@Base+0x8c88>
   364bc:	mov	r0, r6
   364c0:	cmp	r3, #0
   364c4:	ldr	sl, [pc, #232]	; 365b4 <sd_bus_creds_has_bounding_cap@@Base+0x8c8c>
   364c8:	add	r9, pc, r9
   364cc:	movne	r9, r3
   364d0:	ldr	r3, [r4, #24]
   364d4:	add	sl, pc, sl
   364d8:	cmp	r3, #0
   364dc:	movne	sl, r3
   364e0:	ldr	r3, [r4, #352]	; 0x160
   364e4:	ldr	r4, [pc, #204]	; 365b8 <sd_bus_creds_has_bounding_cap@@Base+0x8c90>
   364e8:	cmp	r3, #0
   364ec:	add	r4, pc, r4
   364f0:	movne	r4, r3
   364f4:	bl	19c5c <strspn@plt+0x1654c>
   364f8:	ldr	r2, [pc, #188]	; 365bc <sd_bus_creds_has_bounding_cap@@Base+0x8c94>
   364fc:	mov	r1, #0
   36500:	ldr	ip, [pc, #184]	; 365c0 <sd_bus_creds_has_bounding_cap@@Base+0x8c98>
   36504:	movw	r3, #1304	; 0x518
   36508:	add	r2, pc, r2
   3650c:	str	r2, [sp, #4]
   36510:	ldr	r2, [pc, #172]	; 365c4 <sd_bus_creds_has_bounding_cap@@Base+0x8c9c>
   36514:	add	ip, pc, ip
   36518:	str	fp, [sp, #8]
   3651c:	str	r8, [sp, #12]
   36520:	add	r2, pc, r2
   36524:	str	r7, [sp, #16]
   36528:	str	r9, [sp, #20]
   3652c:	str	sl, [sp, #24]
   36530:	str	r4, [sp, #28]
   36534:	str	ip, [sp]
   36538:	str	r0, [sp, #32]
   3653c:	mov	r0, #7
   36540:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   36544:	mov	r0, #1
   36548:	add	sp, sp, #44	; 0x2c
   3654c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36550:	ldr	r3, [r4, #244]	; 0xf4
   36554:	ldrb	r3, [r3, #1]
   36558:	cmp	r3, #1
   3655c:	bne	36478 <sd_bus_creds_has_bounding_cap@@Base+0x8b50>
   36560:	bl	35838 <sd_bus_creds_has_bounding_cap@@Base+0x7f10>
   36564:	b	36478 <sd_bus_creds_has_bounding_cap@@Base+0x8b50>
   36568:	ldr	r7, [pc, #88]	; 365c8 <sd_bus_creds_has_bounding_cap@@Base+0x8ca0>
   3656c:	add	r7, pc, r7
   36570:	b	364b0 <sd_bus_creds_has_bounding_cap@@Base+0x8b88>
   36574:	ldr	r8, [pc, #80]	; 365cc <sd_bus_creds_has_bounding_cap@@Base+0x8ca4>
   36578:	add	r8, pc, r8
   3657c:	b	364a4 <sd_bus_creds_has_bounding_cap@@Base+0x8b7c>
   36580:	mov	r0, r4
   36584:	mov	r1, r6
   36588:	bl	35390 <sd_bus_creds_has_bounding_cap@@Base+0x7a68>
   3658c:	b	36478 <sd_bus_creds_has_bounding_cap@@Base+0x8b50>
   36590:	ldr	r0, [pc, #56]	; 365d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ca8>
   36594:	movw	r2, #1285	; 0x505
   36598:	ldr	r1, [pc, #52]	; 365d4 <sd_bus_creds_has_bounding_cap@@Base+0x8cac>
   3659c:	ldr	r3, [pc, #52]	; 365d8 <sd_bus_creds_has_bounding_cap@@Base+0x8cb0>
   365a0:	add	r0, pc, r0
   365a4:	add	r1, pc, r1
   365a8:	add	r3, pc, r3
   365ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   365b0:	andeq	r3, r1, ip, lsl #5
   365b4:	andeq	r3, r1, r0, lsl #5
   365b8:	andeq	r3, r1, r8, ror #4
   365bc:	andeq	sl, r1, ip, ror #18
   365c0:	ldrdeq	fp, [r1], -r0
   365c4:	andeq	sl, r1, ip, lsl #11
   365c8:	andeq	r3, r1, r8, ror #3
   365cc:	ldrdeq	r3, [r1], -ip
   365d0:	andeq	ip, r1, r8, ror #26
   365d4:	andeq	sl, r1, r8, lsl #10
   365d8:	andeq	sl, r1, ip, ror #9
   365dc:	push	{r3, r4, r5, r6, r7, lr}
   365e0:	subs	r5, r0, #0
   365e4:	mov	r6, r1
   365e8:	mov	r7, r2
   365ec:	beq	36660 <sd_bus_creds_has_bounding_cap@@Base+0x8d38>
   365f0:	add	r0, r3, #32
   365f4:	mov	r1, #1
   365f8:	bl	2f9c <calloc@plt>
   365fc:	subs	r4, r0, #0
   36600:	beq	3664c <sd_bus_creds_has_bounding_cap@@Base+0x8d24>
   36604:	ldrb	r3, [r4, #12]
   36608:	cmp	r6, #0
   3660c:	ldr	r1, [sp, #24]
   36610:	mov	r2, #1
   36614:	bfi	r3, r7, #0, #5
   36618:	str	r5, [r4, #4]
   3661c:	bfi	r3, r6, #5, #1
   36620:	str	r2, [r4]
   36624:	str	r1, [r4, #8]
   36628:	strb	r3, [r4, #12]
   3662c:	beq	36654 <sd_bus_creds_has_bounding_cap@@Base+0x8d2c>
   36630:	ldr	r3, [r5, #1120]	; 0x460
   36634:	cmp	r3, #0
   36638:	str	r3, [r4, #20]
   3663c:	strne	r4, [r3, #24]
   36640:	mov	r3, #0
   36644:	str	r3, [r4, #24]
   36648:	str	r4, [r5, #1120]	; 0x460
   3664c:	mov	r0, r4
   36650:	pop	{r3, r4, r5, r6, r7, pc}
   36654:	mov	r0, r5
   36658:	bl	11f64 <strspn@plt+0xe854>
   3665c:	b	36630 <sd_bus_creds_has_bounding_cap@@Base+0x8d08>
   36660:	ldr	r0, [pc, #24]	; 36680 <sd_bus_creds_has_bounding_cap@@Base+0x8d58>
   36664:	mov	r2, #36	; 0x24
   36668:	ldr	r1, [pc, #20]	; 36684 <sd_bus_creds_has_bounding_cap@@Base+0x8d5c>
   3666c:	ldr	r3, [pc, #20]	; 36688 <sd_bus_creds_has_bounding_cap@@Base+0x8d60>
   36670:	add	r0, pc, r0
   36674:	add	r1, pc, r1
   36678:	add	r3, pc, r3
   3667c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36680:	andeq	r7, r1, r4, asr fp
   36684:			; <UNDEFINED> instruction: 0x0001b3b0
   36688:	andeq	fp, r1, r0, lsr r4
   3668c:	push	{r4, lr}
   36690:	subs	r4, r0, #0
   36694:	beq	366b4 <sd_bus_creds_has_bounding_cap@@Base+0x8d8c>
   36698:	ldr	r3, [r4]
   3669c:	cmp	r3, #0
   366a0:	addne	r3, r3, #1
   366a4:	strne	r3, [r4]
   366a8:	beq	366d8 <sd_bus_creds_has_bounding_cap@@Base+0x8db0>
   366ac:	mov	r0, r4
   366b0:	pop	{r4, pc}
   366b4:	ldr	r0, [pc, #60]	; 366f8 <sd_bus_creds_has_bounding_cap@@Base+0x8dd0>
   366b8:	mov	r2, #57	; 0x39
   366bc:	ldr	r1, [pc, #56]	; 366fc <sd_bus_creds_has_bounding_cap@@Base+0x8dd4>
   366c0:	ldr	r3, [pc, #56]	; 36700 <sd_bus_creds_has_bounding_cap@@Base+0x8dd8>
   366c4:	add	r0, pc, r0
   366c8:	add	r1, pc, r1
   366cc:	add	r3, pc, r3
   366d0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   366d4:	b	366ac <sd_bus_creds_has_bounding_cap@@Base+0x8d84>
   366d8:	ldr	r0, [pc, #36]	; 36704 <sd_bus_creds_has_bounding_cap@@Base+0x8ddc>
   366dc:	mov	r2, #59	; 0x3b
   366e0:	ldr	r1, [pc, #32]	; 36708 <sd_bus_creds_has_bounding_cap@@Base+0x8de0>
   366e4:	ldr	r3, [pc, #32]	; 3670c <sd_bus_creds_has_bounding_cap@@Base+0x8de4>
   366e8:	add	r0, pc, r0
   366ec:	add	r1, pc, r1
   366f0:	add	r3, pc, r3
   366f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   366f8:	andeq	r9, r1, ip, ror #19
   366fc:	andeq	fp, r1, ip, asr r3
   36700:	strdeq	fp, [r1], -r0
   36704:	andeq	fp, r1, r0, ror #6
   36708:	andeq	fp, r1, r8, lsr r3
   3670c:	andeq	fp, r1, ip, asr #7
   36710:	ldr	r3, [pc, #1312]	; 36c38 <sd_bus_creds_has_bounding_cap@@Base+0x9310>
   36714:	ldr	r2, [pc, #1312]	; 36c3c <sd_bus_creds_has_bounding_cap@@Base+0x9314>
   36718:	add	r3, pc, r3
   3671c:	push	{r4, r5, r6, r7, lr}
   36720:	subs	r4, r0, #0
   36724:	ldr	r5, [r3, r2]
   36728:	sub	sp, sp, #36	; 0x24
   3672c:	ldr	r3, [r5]
   36730:	str	r3, [sp, #28]
   36734:	beq	36c14 <sd_bus_creds_has_bounding_cap@@Base+0x92ec>
   36738:	ldr	r0, [r4, #4]
   3673c:	cmp	r0, #0
   36740:	beq	36824 <sd_bus_creds_has_bounding_cap@@Base+0x8efc>
   36744:	ldrb	r3, [r4, #12]
   36748:	sbfx	r3, r3, #0, #5
   3674c:	cmp	r3, #6
   36750:	addls	pc, pc, r3, lsl #2
   36754:	b	36a68 <sd_bus_creds_has_bounding_cap@@Base+0x9140>
   36758:	b	3683c <sd_bus_creds_has_bounding_cap@@Base+0x8f14>
   3675c:	b	369ec <sd_bus_creds_has_bounding_cap@@Base+0x90c4>
   36760:	b	3686c <sd_bus_creds_has_bounding_cap@@Base+0x8f44>
   36764:	b	368a4 <sd_bus_creds_has_bounding_cap@@Base+0x8f7c>
   36768:	b	368e8 <sd_bus_creds_has_bounding_cap@@Base+0x8fc0>
   3676c:	b	3692c <sd_bus_creds_has_bounding_cap@@Base+0x9004>
   36770:	b	36774 <sd_bus_creds_has_bounding_cap@@Base+0x8e4c>
   36774:	ldr	r2, [r4, #32]
   36778:	cmp	r2, #0
   3677c:	beq	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   36780:	ldr	r3, [r4, #36]	; 0x24
   36784:	cmp	r3, #0
   36788:	ldrne	r1, [r4, #40]	; 0x28
   3678c:	strne	r1, [r3, #8]
   36790:	ldr	r3, [r4, #40]	; 0x28
   36794:	cmp	r3, #0
   36798:	beq	36b6c <sd_bus_creds_has_bounding_cap@@Base+0x9244>
   3679c:	ldr	r2, [r4, #36]	; 0x24
   367a0:	str	r2, [r3, #4]
   367a4:	ldr	r3, [r4, #4]
   367a8:	mov	r2, #0
   367ac:	str	r2, [r4, #40]	; 0x28
   367b0:	str	r2, [r4, #36]	; 0x24
   367b4:	ldrb	r2, [r3, #25]
   367b8:	orr	r2, r2, #4
   367bc:	strb	r2, [r3, #25]
   367c0:	ldr	r0, [r4, #4]
   367c4:	ldr	r1, [r4, #32]
   367c8:	bl	3436c <sd_bus_creds_has_bounding_cap@@Base+0x6a44>
   367cc:	ldr	r0, [r4, #4]
   367d0:	ldr	r3, [r4, #20]
   367d4:	mov	r1, #0
   367d8:	ldrb	r2, [r4, #12]
   367dc:	cmp	r3, r1
   367e0:	str	r1, [r4, #4]
   367e4:	orr	r2, r2, #31
   367e8:	strb	r2, [r4, #12]
   367ec:	ldrne	r2, [r4, #24]
   367f0:	strne	r2, [r3, #24]
   367f4:	ldr	r3, [r4, #24]
   367f8:	cmp	r3, #0
   367fc:	beq	36a34 <sd_bus_creds_has_bounding_cap@@Base+0x910c>
   36800:	ldr	r2, [r4, #20]
   36804:	str	r2, [r3, #20]
   36808:	ldrb	r2, [r4, #12]
   3680c:	mov	r3, #0
   36810:	str	r3, [r4, #24]
   36814:	tst	r2, #32
   36818:	str	r3, [r4, #20]
   3681c:	bne	36824 <sd_bus_creds_has_bounding_cap@@Base+0x8efc>
   36820:	bl	13638 <strspn@plt+0xff28>
   36824:	ldr	r2, [sp, #28]
   36828:	ldr	r3, [r5]
   3682c:	cmp	r2, r3
   36830:	bne	36c34 <sd_bus_creds_has_bounding_cap@@Base+0x930c>
   36834:	add	sp, sp, #36	; 0x24
   36838:	pop	{r4, r5, r6, r7, pc}
   3683c:	ldrd	r2, [r4, #48]	; 0x30
   36840:	orrs	r1, r2, r3
   36844:	bne	36ad4 <sd_bus_creds_has_bounding_cap@@Base+0x91ac>
   36848:	ldrd	r2, [r4, #40]	; 0x28
   3684c:	orrs	r1, r2, r3
   36850:	beq	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   36854:	ldr	r0, [r0, #124]	; 0x7c
   36858:	add	r1, r4, #32
   3685c:	add	r2, r4, #56	; 0x38
   36860:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   36864:	ldr	r0, [r4, #4]
   36868:	b	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   3686c:	ldrb	r3, [r0, #24]
   36870:	tst	r3, #4
   36874:	bne	36ae8 <sd_bus_creds_has_bounding_cap@@Base+0x91c0>
   36878:	ldrb	r3, [r0, #25]
   3687c:	add	r1, r4, #32
   36880:	orr	r3, r3, #1
   36884:	strb	r3, [r0, #25]
   36888:	ldr	r0, [r4, #4]
   3688c:	add	r0, r0, #96	; 0x60
   36890:	bl	30bf4 <sd_bus_creds_has_bounding_cap@@Base+0x32cc>
   36894:	ldr	r0, [r4, #52]	; 0x34
   36898:	bl	3080 <free@plt>
   3689c:	ldr	r0, [r4, #4]
   368a0:	b	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   368a4:	ldr	r2, [r4, #32]
   368a8:	cmp	r2, #0
   368ac:	beq	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   368b0:	ldr	r3, [r4, #48]	; 0x30
   368b4:	cmp	r3, #0
   368b8:	ldrne	r1, [r4, #52]	; 0x34
   368bc:	strne	r1, [r3, #20]
   368c0:	ldr	r3, [r4, #52]	; 0x34
   368c4:	cmp	r3, #0
   368c8:	beq	36ba4 <sd_bus_creds_has_bounding_cap@@Base+0x927c>
   368cc:	ldr	r2, [r4, #48]	; 0x30
   368d0:	str	r2, [r3, #16]
   368d4:	mov	r2, #0
   368d8:	ldr	r3, [r4, #4]
   368dc:	str	r2, [r4, #52]	; 0x34
   368e0:	str	r2, [r4, #48]	; 0x30
   368e4:	b	367b4 <sd_bus_creds_has_bounding_cap@@Base+0x8e8c>
   368e8:	ldr	r2, [r4, #32]
   368ec:	cmp	r2, #0
   368f0:	beq	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   368f4:	ldr	r3, [r4, #44]	; 0x2c
   368f8:	cmp	r3, #0
   368fc:	ldrne	r1, [r4, #48]	; 0x30
   36900:	strne	r1, [r3, #16]
   36904:	ldr	r3, [r4, #48]	; 0x30
   36908:	cmp	r3, #0
   3690c:	beq	36b34 <sd_bus_creds_has_bounding_cap@@Base+0x920c>
   36910:	ldr	r2, [r4, #44]	; 0x2c
   36914:	str	r2, [r3, #12]
   36918:	mov	r2, #0
   3691c:	ldr	r3, [r4, #4]
   36920:	str	r2, [r4, #48]	; 0x30
   36924:	str	r2, [r4, #44]	; 0x2c
   36928:	b	367b4 <sd_bus_creds_has_bounding_cap@@Base+0x8e8c>
   3692c:	ldr	r3, [r4, #32]
   36930:	ldr	r0, [r4, #36]	; 0x24
   36934:	cmp	r3, #0
   36938:	beq	36a8c <sd_bus_creds_has_bounding_cap@@Base+0x9164>
   3693c:	cmp	r0, #0
   36940:	beq	36a8c <sd_bus_creds_has_bounding_cap@@Base+0x9164>
   36944:	ldr	r6, [r4, #44]	; 0x2c
   36948:	cmp	r6, #0
   3694c:	beq	36a8c <sd_bus_creds_has_bounding_cap@@Base+0x9164>
   36950:	ldrb	r3, [r6]
   36954:	cmp	r3, #62	; 0x3e
   36958:	beq	36a8c <sd_bus_creds_has_bounding_cap@@Base+0x9164>
   3695c:	add	r7, sp, #4
   36960:	b	369ac <sd_bus_creds_has_bounding_cap@@Base+0x9084>
   36964:	cmp	r3, #77	; 0x4d
   36968:	movne	r0, #0
   3696c:	bne	3699c <sd_bus_creds_has_bounding_cap@@Base+0x9074>
   36970:	ldr	r2, [r4, #32]
   36974:	mov	r1, r7
   36978:	ldr	r0, [r4, #36]	; 0x24
   3697c:	ldr	r3, [r4, #4]
   36980:	ldr	r2, [r2]
   36984:	str	r0, [sp, #8]
   36988:	str	r2, [sp, #4]
   3698c:	ldr	r2, [r6, #8]
   36990:	str	r2, [sp, #12]
   36994:	ldr	r0, [r3, #140]	; 0x8c
   36998:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   3699c:	bl	3080 <free@plt>
   369a0:	ldrb	r3, [r6, #32]!
   369a4:	cmp	r3, #62	; 0x3e
   369a8:	beq	36a88 <sd_bus_creds_has_bounding_cap@@Base+0x9160>
   369ac:	cmp	r3, #80	; 0x50
   369b0:	beq	369bc <sd_bus_creds_has_bounding_cap@@Base+0x9094>
   369b4:	cmp	r3, #87	; 0x57
   369b8:	bne	36964 <sd_bus_creds_has_bounding_cap@@Base+0x903c>
   369bc:	ldr	r2, [r4, #32]
   369c0:	mov	r1, r7
   369c4:	ldr	r0, [r4, #36]	; 0x24
   369c8:	ldr	r3, [r4, #4]
   369cc:	ldr	r2, [r2]
   369d0:	str	r0, [sp, #8]
   369d4:	str	r2, [sp, #4]
   369d8:	ldr	r2, [r6, #8]
   369dc:	str	r2, [sp, #12]
   369e0:	ldr	r0, [r3, #144]	; 0x90
   369e4:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   369e8:	b	3699c <sd_bus_creds_has_bounding_cap@@Base+0x9074>
   369ec:	ldrb	r3, [r0, #25]
   369f0:	orr	r3, r3, #2
   369f4:	strb	r3, [r0, #25]
   369f8:	ldr	r3, [r4, #40]	; 0x28
   369fc:	ldr	r1, [r4, #4]
   36a00:	cmp	r3, #0
   36a04:	ldrne	r2, [r4, #44]	; 0x2c
   36a08:	strne	r2, [r3, #12]
   36a0c:	ldr	r3, [r4, #44]	; 0x2c
   36a10:	cmp	r3, #0
   36a14:	beq	36afc <sd_bus_creds_has_bounding_cap@@Base+0x91d4>
   36a18:	ldr	r2, [r4, #40]	; 0x28
   36a1c:	str	r2, [r3, #8]
   36a20:	mov	r3, #0
   36a24:	ldr	r0, [r4, #4]
   36a28:	str	r3, [r4, #44]	; 0x2c
   36a2c:	str	r3, [r4, #40]	; 0x28
   36a30:	b	367d0 <sd_bus_creds_has_bounding_cap@@Base+0x8ea8>
   36a34:	ldr	r3, [r0, #1120]	; 0x460
   36a38:	cmp	r4, r3
   36a3c:	ldreq	r3, [r4, #20]
   36a40:	streq	r3, [r0, #1120]	; 0x460
   36a44:	beq	36808 <sd_bus_creds_has_bounding_cap@@Base+0x8ee0>
   36a48:	ldr	r0, [pc, #496]	; 36c40 <sd_bus_creds_has_bounding_cap@@Base+0x9318>
   36a4c:	mov	r2, #192	; 0xc0
   36a50:	ldr	r1, [pc, #492]	; 36c44 <sd_bus_creds_has_bounding_cap@@Base+0x931c>
   36a54:	ldr	r3, [pc, #492]	; 36c48 <sd_bus_creds_has_bounding_cap@@Base+0x9320>
   36a58:	add	r0, pc, r0
   36a5c:	add	r1, pc, r1
   36a60:	add	r3, pc, r3
   36a64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36a68:	ldr	r0, [pc, #476]	; 36c4c <sd_bus_creds_has_bounding_cap@@Base+0x9324>
   36a6c:	mov	r2, #185	; 0xb9
   36a70:	ldr	r1, [pc, #472]	; 36c50 <sd_bus_creds_has_bounding_cap@@Base+0x9328>
   36a74:	ldr	r3, [pc, #472]	; 36c54 <sd_bus_creds_has_bounding_cap@@Base+0x932c>
   36a78:	add	r0, pc, r0
   36a7c:	add	r1, pc, r1
   36a80:	add	r3, pc, r3
   36a84:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   36a88:	ldr	r0, [r4, #36]	; 0x24
   36a8c:	bl	3080 <free@plt>
   36a90:	ldr	r2, [r4, #32]
   36a94:	cmp	r2, #0
   36a98:	beq	367cc <sd_bus_creds_has_bounding_cap@@Base+0x8ea4>
   36a9c:	ldr	r3, [r4, #56]	; 0x38
   36aa0:	cmp	r3, #0
   36aa4:	ldrne	r1, [r4, #60]	; 0x3c
   36aa8:	strne	r1, [r3, #28]
   36aac:	ldr	r3, [r4, #60]	; 0x3c
   36ab0:	cmp	r3, #0
   36ab4:	beq	36bdc <sd_bus_creds_has_bounding_cap@@Base+0x92b4>
   36ab8:	ldr	r2, [r4, #56]	; 0x38
   36abc:	str	r2, [r3, #24]
   36ac0:	mov	r2, #0
   36ac4:	ldr	r3, [r4, #4]
   36ac8:	str	r2, [r4, #60]	; 0x3c
   36acc:	str	r2, [r4, #56]	; 0x38
   36ad0:	b	367b4 <sd_bus_creds_has_bounding_cap@@Base+0x8e8c>
   36ad4:	ldr	r0, [r0, #128]	; 0x80
   36ad8:	add	r1, r4, #48	; 0x30
   36adc:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   36ae0:	ldr	r0, [r4, #4]
   36ae4:	b	36848 <sd_bus_creds_has_bounding_cap@@Base+0x8f20>
   36ae8:	ldr	r1, [r4, #52]	; 0x34
   36aec:	ldrd	r2, [r4, #40]	; 0x28
   36af0:	bl	18e4c <strspn@plt+0x1573c>
   36af4:	ldr	r0, [r4, #4]
   36af8:	b	36878 <sd_bus_creds_has_bounding_cap@@Base+0x8f50>
   36afc:	ldr	r2, [r1, #132]	; 0x84
   36b00:	add	r3, r4, #32
   36b04:	cmp	r2, r3
   36b08:	ldreq	r3, [r4, #40]	; 0x28
   36b0c:	streq	r3, [r1, #132]	; 0x84
   36b10:	beq	36a20 <sd_bus_creds_has_bounding_cap@@Base+0x90f8>
   36b14:	ldr	r0, [pc, #316]	; 36c58 <sd_bus_creds_has_bounding_cap@@Base+0x9330>
   36b18:	mov	r2, #87	; 0x57
   36b1c:	ldr	r1, [pc, #312]	; 36c5c <sd_bus_creds_has_bounding_cap@@Base+0x9334>
   36b20:	ldr	r3, [pc, #312]	; 36c60 <sd_bus_creds_has_bounding_cap@@Base+0x9338>
   36b24:	add	r0, pc, r0
   36b28:	add	r1, pc, r1
   36b2c:	add	r3, pc, r3
   36b30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36b34:	ldr	r1, [r2, #28]
   36b38:	add	r3, r4, #32
   36b3c:	cmp	r1, r3
   36b40:	ldreq	r3, [r4, #44]	; 0x2c
   36b44:	streq	r3, [r2, #28]
   36b48:	beq	36918 <sd_bus_creds_has_bounding_cap@@Base+0x8ff0>
   36b4c:	ldr	r0, [pc, #272]	; 36c64 <sd_bus_creds_has_bounding_cap@@Base+0x933c>
   36b50:	mov	r2, #116	; 0x74
   36b54:	ldr	r1, [pc, #268]	; 36c68 <sd_bus_creds_has_bounding_cap@@Base+0x9340>
   36b58:	ldr	r3, [pc, #268]	; 36c6c <sd_bus_creds_has_bounding_cap@@Base+0x9344>
   36b5c:	add	r0, pc, r0
   36b60:	add	r1, pc, r1
   36b64:	add	r3, pc, r3
   36b68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36b6c:	ldr	r1, [r2, #32]
   36b70:	add	r3, r4, #32
   36b74:	cmp	r1, r3
   36b78:	ldreq	r3, [r4, #36]	; 0x24
   36b7c:	streq	r3, [r2, #32]
   36b80:	beq	367a4 <sd_bus_creds_has_bounding_cap@@Base+0x8e7c>
   36b84:	ldr	r0, [pc, #228]	; 36c70 <sd_bus_creds_has_bounding_cap@@Base+0x9348>
   36b88:	mov	r2, #127	; 0x7f
   36b8c:	ldr	r1, [pc, #224]	; 36c74 <sd_bus_creds_has_bounding_cap@@Base+0x934c>
   36b90:	ldr	r3, [pc, #224]	; 36c78 <sd_bus_creds_has_bounding_cap@@Base+0x9350>
   36b94:	add	r0, pc, r0
   36b98:	add	r1, pc, r1
   36b9c:	add	r3, pc, r3
   36ba0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36ba4:	ldr	r1, [r2, #20]
   36ba8:	add	r3, r4, #32
   36bac:	cmp	r1, r3
   36bb0:	ldreq	r3, [r4, #48]	; 0x30
   36bb4:	streq	r3, [r2, #20]
   36bb8:	beq	368d4 <sd_bus_creds_has_bounding_cap@@Base+0x8fac>
   36bbc:	ldr	r0, [pc, #184]	; 36c7c <sd_bus_creds_has_bounding_cap@@Base+0x9354>
   36bc0:	mov	r2, #105	; 0x69
   36bc4:	ldr	r1, [pc, #180]	; 36c80 <sd_bus_creds_has_bounding_cap@@Base+0x9358>
   36bc8:	ldr	r3, [pc, #180]	; 36c84 <sd_bus_creds_has_bounding_cap@@Base+0x935c>
   36bcc:	add	r0, pc, r0
   36bd0:	add	r1, pc, r1
   36bd4:	add	r3, pc, r3
   36bd8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36bdc:	ldr	r1, [r2, #24]
   36be0:	add	r3, r4, #32
   36be4:	cmp	r1, r3
   36be8:	ldreq	r3, [r4, #56]	; 0x38
   36bec:	streq	r3, [r2, #24]
   36bf0:	beq	36ac0 <sd_bus_creds_has_bounding_cap@@Base+0x9198>
   36bf4:	ldr	r0, [pc, #140]	; 36c88 <sd_bus_creds_has_bounding_cap@@Base+0x9360>
   36bf8:	mov	r2, #176	; 0xb0
   36bfc:	ldr	r1, [pc, #136]	; 36c8c <sd_bus_creds_has_bounding_cap@@Base+0x9364>
   36c00:	ldr	r3, [pc, #136]	; 36c90 <sd_bus_creds_has_bounding_cap@@Base+0x9368>
   36c04:	add	r0, pc, r0
   36c08:	add	r1, pc, r1
   36c0c:	add	r3, pc, r3
   36c10:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36c14:	ldr	r0, [pc, #120]	; 36c94 <sd_bus_creds_has_bounding_cap@@Base+0x936c>
   36c18:	mov	r2, #68	; 0x44
   36c1c:	ldr	r1, [pc, #116]	; 36c98 <sd_bus_creds_has_bounding_cap@@Base+0x9370>
   36c20:	ldr	r3, [pc, #116]	; 36c9c <sd_bus_creds_has_bounding_cap@@Base+0x9374>
   36c24:	add	r0, pc, r0
   36c28:	add	r1, pc, r1
   36c2c:	add	r3, pc, r3
   36c30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36c34:	bl	314c <__stack_chk_fail@plt>
   36c38:	andeq	r5, r3, r0, ror #11
   36c3c:	andeq	r0, r0, r8, lsr #5
   36c40:	andeq	r9, r1, r0, ror #20
   36c44:	andeq	sl, r1, r8, asr #31
   36c48:			; <UNDEFINED> instruction: 0x0001afb0
   36c4c:	andeq	sl, r1, r0, ror #31
   36c50:	andeq	sl, r1, r8, lsr #31
   36c54:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   36c58:	muleq	r1, r4, r9
   36c5c:	strdeq	sl, [r1], -ip
   36c60:	andeq	sl, r1, r4, ror #29
   36c64:	andeq	r9, r1, ip, asr r9
   36c68:	andeq	sl, r1, r4, asr #29
   36c6c:	andeq	sl, r1, ip, lsr #29
   36c70:	andeq	r9, r1, r4, lsr #18
   36c74:	andeq	sl, r1, ip, lsl #29
   36c78:	andeq	sl, r1, r4, ror lr
   36c7c:	andeq	r9, r1, ip, ror #17
   36c80:	andeq	sl, r1, r4, asr lr
   36c84:	andeq	sl, r1, ip, lsr lr
   36c88:			; <UNDEFINED> instruction: 0x000198b4
   36c8c:	andeq	sl, r1, ip, lsl lr
   36c90:	andeq	sl, r1, r4, lsl #28
   36c94:	andeq	r9, r1, ip, lsl #9
   36c98:	strdeq	sl, [r1], -ip
   36c9c:	andeq	sl, r1, r4, ror #27
   36ca0:	push	{r4, lr}
   36ca4:	subs	r4, r0, #0
   36ca8:	beq	36cc8 <sd_bus_creds_has_bounding_cap@@Base+0x93a0>
   36cac:	ldr	r3, [r4]
   36cb0:	cmp	r3, #0
   36cb4:	beq	36cec <sd_bus_creds_has_bounding_cap@@Base+0x93c4>
   36cb8:	cmp	r3, #1
   36cbc:	bls	36cd0 <sd_bus_creds_has_bounding_cap@@Base+0x93a8>
   36cc0:	sub	r3, r3, #1
   36cc4:	str	r3, [r4]
   36cc8:	mov	r0, #0
   36ccc:	pop	{r4, pc}
   36cd0:	bl	36710 <sd_bus_creds_has_bounding_cap@@Base+0x8de8>
   36cd4:	ldr	r0, [r4, #16]
   36cd8:	bl	3080 <free@plt>
   36cdc:	mov	r0, r4
   36ce0:	bl	3080 <free@plt>
   36ce4:	mov	r0, #0
   36ce8:	pop	{r4, pc}
   36cec:	ldr	r0, [pc, #24]	; 36d0c <sd_bus_creds_has_bounding_cap@@Base+0x93e4>
   36cf0:	mov	r2, #203	; 0xcb
   36cf4:	ldr	r1, [pc, #20]	; 36d10 <sd_bus_creds_has_bounding_cap@@Base+0x93e8>
   36cf8:	ldr	r3, [pc, #20]	; 36d14 <sd_bus_creds_has_bounding_cap@@Base+0x93ec>
   36cfc:	add	r0, pc, r0
   36d00:	add	r1, pc, r1
   36d04:	add	r3, pc, r3
   36d08:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36d0c:	andeq	sl, r1, ip, asr #26
   36d10:	andeq	sl, r1, r4, lsr #26
   36d14:	muleq	r1, r0, sp
   36d18:	push	{r3, r4, r5, lr}
   36d1c:	ldr	r3, [r0, #12]
   36d20:	cmp	r3, #0
   36d24:	beq	36db0 <sd_bus_creds_has_bounding_cap@@Base+0x9488>
   36d28:	ldr	r3, [r1, #12]
   36d2c:	cmp	r3, #0
   36d30:	beq	36dd0 <sd_bus_creds_has_bounding_cap@@Base+0x94a8>
   36d34:	ldrb	r3, [r0, #20]
   36d38:	lsrs	r3, r3, #5
   36d3c:	ldrb	r3, [r1, #20]
   36d40:	beq	36d98 <sd_bus_creds_has_bounding_cap@@Base+0x9470>
   36d44:	lsrs	r3, r3, #5
   36d48:	beq	36da8 <sd_bus_creds_has_bounding_cap@@Base+0x9480>
   36d4c:	ldrd	r4, [r0, #48]	; 0x30
   36d50:	ldrd	r2, [r1, #48]	; 0x30
   36d54:	cmp	r5, r3
   36d58:	cmpeq	r4, r2
   36d5c:	bcc	36da8 <sd_bus_creds_has_bounding_cap@@Base+0x9480>
   36d60:	bhi	36da0 <sd_bus_creds_has_bounding_cap@@Base+0x9478>
   36d64:	ldrd	r2, [r0, #24]
   36d68:	ldrd	r4, [r1, #24]
   36d6c:	cmp	r2, r4
   36d70:	sbcs	ip, r3, r5
   36d74:	blt	36da8 <sd_bus_creds_has_bounding_cap@@Base+0x9480>
   36d78:	cmp	r4, r2
   36d7c:	sbcs	ip, r5, r3
   36d80:	blt	36da0 <sd_bus_creds_has_bounding_cap@@Base+0x9478>
   36d84:	cmp	r0, r1
   36d88:	bcc	36da8 <sd_bus_creds_has_bounding_cap@@Base+0x9480>
   36d8c:	movls	r0, #0
   36d90:	movhi	r0, #1
   36d94:	pop	{r3, r4, r5, pc}
   36d98:	lsrs	r3, r3, #5
   36d9c:	beq	36d4c <sd_bus_creds_has_bounding_cap@@Base+0x9424>
   36da0:	mov	r0, #1
   36da4:	pop	{r3, r4, r5, pc}
   36da8:	mvn	r0, #0
   36dac:	pop	{r3, r4, r5, pc}
   36db0:	ldr	r0, [pc, #56]	; 36df0 <sd_bus_creds_has_bounding_cap@@Base+0x94c8>
   36db4:	mov	r2, #231	; 0xe7
   36db8:	ldr	r1, [pc, #52]	; 36df4 <sd_bus_creds_has_bounding_cap@@Base+0x94cc>
   36dbc:	ldr	r3, [pc, #52]	; 36df8 <sd_bus_creds_has_bounding_cap@@Base+0x94d0>
   36dc0:	add	r0, pc, r0
   36dc4:	add	r1, pc, r1
   36dc8:	add	r3, pc, r3
   36dcc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36dd0:	ldr	r0, [pc, #36]	; 36dfc <sd_bus_creds_has_bounding_cap@@Base+0x94d4>
   36dd4:	mov	r2, #232	; 0xe8
   36dd8:	ldr	r1, [pc, #32]	; 36e00 <sd_bus_creds_has_bounding_cap@@Base+0x94d8>
   36ddc:	ldr	r3, [pc, #32]	; 36e04 <sd_bus_creds_has_bounding_cap@@Base+0x94dc>
   36de0:	add	r0, pc, r0
   36de4:	add	r1, pc, r1
   36de8:	add	r3, pc, r3
   36dec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36df0:	andeq	fp, r1, r0, ror #2
   36df4:	andeq	sl, r1, r4, lsr #30
   36df8:	andeq	sl, r1, r8, asr #28
   36dfc:	andeq	fp, r1, ip, asr #2
   36e00:	andeq	sl, r1, r4, lsl #30
   36e04:	andeq	sl, r1, r8, lsr #28
   36e08:	ldr	r3, [pc, #296]	; 36f38 <sd_bus_creds_has_bounding_cap@@Base+0x9610>
   36e0c:	ldr	ip, [pc, #296]	; 36f3c <sd_bus_creds_has_bounding_cap@@Base+0x9614>
   36e10:	add	r3, pc, r3
   36e14:	push	{r4, r5, lr}
   36e18:	subs	r4, r0, #0
   36e1c:	mov	r0, r3
   36e20:	sub	sp, sp, #28
   36e24:	ldr	r5, [r0, ip]
   36e28:	mov	r3, #0
   36e2c:	str	r3, [sp]
   36e30:	str	r3, [sp, #4]
   36e34:	ldr	r0, [r5]
   36e38:	str	r3, [sp, #8]
   36e3c:	str	r3, [sp, #12]
   36e40:	str	r0, [sp, #20]
   36e44:	beq	36f18 <sd_bus_creds_has_bounding_cap@@Base+0x95f0>
   36e48:	ldrb	r3, [r4, #20]
   36e4c:	tst	r3, #31
   36e50:	bne	36ef8 <sd_bus_creds_has_bounding_cap@@Base+0x95d0>
   36e54:	cmp	r1, #0
   36e58:	beq	36ed8 <sd_bus_creds_has_bounding_cap@@Base+0x95b0>
   36e5c:	ldrb	r3, [r4, #80]	; 0x50
   36e60:	cmn	r1, #1
   36e64:	ldr	r0, [r4, #4]
   36e68:	str	r2, [sp]
   36e6c:	orreq	r2, r2, #1073741824	; 0x40000000
   36e70:	streq	r2, [sp]
   36e74:	tst	r3, #1
   36e78:	str	r4, [sp, #8]
   36e7c:	mov	r3, sp
   36e80:	movne	r1, #3
   36e84:	moveq	r1, #1
   36e88:	ldr	r2, [r4, #68]	; 0x44
   36e8c:	ldr	r0, [r0, #4]
   36e90:	bl	3320 <epoll_ctl@plt>
   36e94:	cmp	r0, #0
   36e98:	blt	36ec4 <sd_bus_creds_has_bounding_cap@@Base+0x959c>
   36e9c:	ldrb	r3, [r4, #80]	; 0x50
   36ea0:	mov	r0, #0
   36ea4:	orr	r3, r3, #1
   36ea8:	strb	r3, [r4, #80]	; 0x50
   36eac:	ldr	r2, [sp, #20]
   36eb0:	ldr	r3, [r5]
   36eb4:	cmp	r2, r3
   36eb8:	bne	36ed4 <sd_bus_creds_has_bounding_cap@@Base+0x95ac>
   36ebc:	add	sp, sp, #28
   36ec0:	pop	{r4, r5, pc}
   36ec4:	bl	33f8 <__errno_location@plt>
   36ec8:	ldr	r0, [r0]
   36ecc:	rsb	r0, r0, #0
   36ed0:	b	36eac <sd_bus_creds_has_bounding_cap@@Base+0x9584>
   36ed4:	bl	314c <__stack_chk_fail@plt>
   36ed8:	ldr	r0, [pc, #96]	; 36f40 <sd_bus_creds_has_bounding_cap@@Base+0x9618>
   36edc:	movw	r2, #498	; 0x1f2
   36ee0:	ldr	r1, [pc, #92]	; 36f44 <sd_bus_creds_has_bounding_cap@@Base+0x961c>
   36ee4:	ldr	r3, [pc, #92]	; 36f48 <sd_bus_creds_has_bounding_cap@@Base+0x9620>
   36ee8:	add	r0, pc, r0
   36eec:	add	r1, pc, r1
   36ef0:	add	r3, pc, r3
   36ef4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36ef8:	ldr	r0, [pc, #76]	; 36f4c <sd_bus_creds_has_bounding_cap@@Base+0x9624>
   36efc:	movw	r2, #497	; 0x1f1
   36f00:	ldr	r1, [pc, #72]	; 36f50 <sd_bus_creds_has_bounding_cap@@Base+0x9628>
   36f04:	ldr	r3, [pc, #72]	; 36f54 <sd_bus_creds_has_bounding_cap@@Base+0x962c>
   36f08:	add	r0, pc, r0
   36f0c:	add	r1, pc, r1
   36f10:	add	r3, pc, r3
   36f14:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36f18:	ldr	r0, [pc, #56]	; 36f58 <sd_bus_creds_has_bounding_cap@@Base+0x9630>
   36f1c:	mov	r2, #496	; 0x1f0
   36f20:	ldr	r1, [pc, #52]	; 36f5c <sd_bus_creds_has_bounding_cap@@Base+0x9634>
   36f24:	ldr	r3, [pc, #52]	; 36f60 <sd_bus_creds_has_bounding_cap@@Base+0x9638>
   36f28:	add	r0, pc, r0
   36f2c:	add	r1, pc, r1
   36f30:	add	r3, pc, r3
   36f34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   36f38:	andeq	r4, r3, r8, ror #29
   36f3c:	andeq	r0, r0, r8, lsr #5
   36f40:	andeq	fp, r1, r0, asr #2
   36f44:	strdeq	sl, [r1], -ip
   36f48:	andeq	sl, r1, ip, lsl ip
   36f4c:	andeq	fp, r1, r0, lsr r0
   36f50:	ldrdeq	sl, [r1], -ip
   36f54:	strdeq	sl, [r1], -ip
   36f58:	andeq	r9, r1, r8, lsr #31
   36f5c:			; <UNDEFINED> instruction: 0x0001adbc
   36f60:	ldrdeq	sl, [r1], -ip
   36f64:	ldr	r2, [pc, #228]	; 37050 <sd_bus_creds_has_bounding_cap@@Base+0x9728>
   36f68:	mov	r3, #0
   36f6c:	ldr	r1, [pc, #224]	; 37054 <sd_bus_creds_has_bounding_cap@@Base+0x972c>
   36f70:	add	r2, pc, r2
   36f74:	push	{r4, r5, r6, lr}
   36f78:	subs	r4, r0, #0
   36f7c:	ldr	r5, [r2, r1]
   36f80:	sub	sp, sp, #24
   36f84:	str	r3, [sp]
   36f88:	ldr	r2, [r5]
   36f8c:	str	r3, [sp, #4]
   36f90:	str	r3, [sp, #8]
   36f94:	str	r3, [sp, #12]
   36f98:	str	r2, [sp, #20]
   36f9c:	beq	37030 <sd_bus_creds_has_bounding_cap@@Base+0x9708>
   36fa0:	ldr	r6, [r4, #8]
   36fa4:	mov	r2, #2048	; 0x800
   36fa8:	add	r1, r4, #192	; 0xc0
   36fac:	movt	r2, #8
   36fb0:	mov	r0, r6
   36fb4:	bl	31f4 <signalfd@plt>
   36fb8:	subs	r2, r0, #0
   36fbc:	blt	3701c <sd_bus_creds_has_bounding_cap@@Base+0x96f4>
   36fc0:	cmp	r6, #0
   36fc4:	str	r2, [r4, #8]
   36fc8:	blt	36fe8 <sd_bus_creds_has_bounding_cap@@Base+0x96c0>
   36fcc:	mov	r0, #0
   36fd0:	ldr	r2, [sp, #20]
   36fd4:	ldr	r3, [r5]
   36fd8:	cmp	r2, r3
   36fdc:	bne	3702c <sd_bus_creds_has_bounding_cap@@Base+0x9704>
   36fe0:	add	sp, sp, #24
   36fe4:	pop	{r4, r5, r6, pc}
   36fe8:	mov	ip, #1
   36fec:	ldr	r0, [r4, #4]
   36ff0:	mov	r1, ip
   36ff4:	mov	r3, sp
   36ff8:	str	ip, [sp]
   36ffc:	mov	ip, #6
   37000:	str	ip, [sp, #8]
   37004:	bl	3320 <epoll_ctl@plt>
   37008:	cmp	r0, #0
   3700c:	bge	36fcc <sd_bus_creds_has_bounding_cap@@Base+0x96a4>
   37010:	ldr	r0, [r4, #8]
   37014:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   37018:	str	r0, [r4, #8]
   3701c:	bl	33f8 <__errno_location@plt>
   37020:	ldr	r0, [r0]
   37024:	rsb	r0, r0, #0
   37028:	b	36fd0 <sd_bus_creds_has_bounding_cap@@Base+0x96a8>
   3702c:	bl	314c <__stack_chk_fail@plt>
   37030:	ldr	r0, [pc, #32]	; 37058 <sd_bus_creds_has_bounding_cap@@Base+0x9730>
   37034:	movw	r2, #605	; 0x25d
   37038:	ldr	r1, [pc, #28]	; 3705c <sd_bus_creds_has_bounding_cap@@Base+0x9734>
   3703c:	ldr	r3, [pc, #28]	; 37060 <sd_bus_creds_has_bounding_cap@@Base+0x9738>
   37040:	add	r0, pc, r0
   37044:	add	r1, pc, r1
   37048:	add	r3, pc, r3
   3704c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37050:	andeq	r4, r3, r8, lsl #27
   37054:	andeq	r0, r0, r8, lsr #5
   37058:	andeq	r2, r1, ip, ror #6
   3705c:	andeq	sl, r1, r4, lsr #25
   37060:	andeq	sl, r1, r4, lsl fp
   37064:	cmp	r0, #0
   37068:	push	{r3, lr}
   3706c:	beq	370bc <sd_bus_creds_has_bounding_cap@@Base+0x9794>
   37070:	sub	r1, r1, #1
   37074:	cmp	r1, #4
   37078:	addls	pc, pc, r1, lsl #2
   3707c:	b	370dc <sd_bus_creds_has_bounding_cap@@Base+0x97b4>
   37080:	b	3709c <sd_bus_creds_has_bounding_cap@@Base+0x9774>
   37084:	b	370a4 <sd_bus_creds_has_bounding_cap@@Base+0x977c>
   37088:	b	370ac <sd_bus_creds_has_bounding_cap@@Base+0x9784>
   3708c:	b	370b4 <sd_bus_creds_has_bounding_cap@@Base+0x978c>
   37090:	b	37094 <sd_bus_creds_has_bounding_cap@@Base+0x976c>
   37094:	add	r0, r0, #152	; 0x98
   37098:	pop	{r3, pc}
   3709c:	add	r0, r0, #24
   370a0:	pop	{r3, pc}
   370a4:	add	r0, r0, #56	; 0x38
   370a8:	pop	{r3, pc}
   370ac:	add	r0, r0, #88	; 0x58
   370b0:	pop	{r3, pc}
   370b4:	add	r0, r0, #120	; 0x78
   370b8:	pop	{r3, pc}
   370bc:	ldr	r0, [pc, #32]	; 370e4 <sd_bus_creds_has_bounding_cap@@Base+0x97bc>
   370c0:	mov	r2, #568	; 0x238
   370c4:	ldr	r1, [pc, #28]	; 370e8 <sd_bus_creds_has_bounding_cap@@Base+0x97c0>
   370c8:	ldr	r3, [pc, #28]	; 370ec <sd_bus_creds_has_bounding_cap@@Base+0x97c4>
   370cc:	add	r0, pc, r0
   370d0:	add	r1, pc, r1
   370d4:	add	r3, pc, r3
   370d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   370dc:	mov	r0, #0
   370e0:	pop	{r3, pc}
   370e4:	andeq	r2, r1, r0, ror #5
   370e8:	andeq	sl, r1, r8, lsl ip
   370ec:	andeq	sl, r1, ip, ror fp
   370f0:	ldr	r3, [pc, #460]	; 372c4 <sd_bus_creds_has_bounding_cap@@Base+0x999c>
   370f4:	ldr	r2, [pc, #460]	; 372c8 <sd_bus_creds_has_bounding_cap@@Base+0x99a0>
   370f8:	add	r3, pc, r3
   370fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37100:	subs	r6, r0, #0
   37104:	ldr	r8, [r3, r2]
   37108:	sub	sp, sp, #28
   3710c:	ldr	r3, [r8]
   37110:	str	r3, [sp, #20]
   37114:	beq	37244 <sd_bus_creds_has_bounding_cap@@Base+0x991c>
   37118:	ldrb	r3, [r6, #20]
   3711c:	sbfx	r3, r3, #0, #5
   37120:	cmp	r3, #10
   37124:	beq	37264 <sd_bus_creds_has_bounding_cap@@Base+0x993c>
   37128:	ldrb	r3, [r6, #21]
   3712c:	and	r2, r3, #1
   37130:	cmp	r2, r1
   37134:	beq	371a8 <sd_bus_creds_has_bounding_cap@@Base+0x9880>
   37138:	cmp	r1, #0
   3713c:	bfi	r3, r1, #0, #1
   37140:	strb	r3, [r6, #21]
   37144:	ldr	r3, [r6, #4]
   37148:	bne	371c4 <sd_bus_creds_has_bounding_cap@@Base+0x989c>
   3714c:	mov	r1, r6
   37150:	add	r2, r6, #32
   37154:	ldr	r0, [r3, #16]
   37158:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   3715c:	cmp	r0, #0
   37160:	beq	372a4 <sd_bus_creds_has_bounding_cap@@Base+0x997c>
   37164:	ldrb	r7, [r6, #20]
   37168:	sub	r5, sp, #4
   3716c:	ldr	sl, [pc, #344]	; 372cc <sd_bus_creds_has_bounding_cap@@Base+0x99a4>
   37170:	add	fp, sp, #16
   37174:	sbfx	r7, r7, #0, #5
   37178:	add	sl, pc, sl
   3717c:	mov	r4, sl
   37180:	mov	ip, sp
   37184:	ldm	r4!, {r0, r1, r2, r3}
   37188:	ldr	r4, [r4]
   3718c:	stmia	ip!, {r0, r1, r2, r3}
   37190:	str	r4, [ip]
   37194:	ldr	r3, [r5, #4]!
   37198:	cmp	r3, r7
   3719c:	beq	371f8 <sd_bus_creds_has_bounding_cap@@Base+0x98d0>
   371a0:	cmp	r5, fp
   371a4:	bne	3717c <sd_bus_creds_has_bounding_cap@@Base+0x9854>
   371a8:	mov	r0, #0
   371ac:	ldr	r2, [sp, #20]
   371b0:	ldr	r3, [r8]
   371b4:	cmp	r2, r3
   371b8:	bne	37240 <sd_bus_creds_has_bounding_cap@@Base+0x9918>
   371bc:	add	sp, sp, #28
   371c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   371c4:	mov	r0, #344	; 0x158
   371c8:	mov	r1, r6
   371cc:	ldrd	r4, [r3, r0]
   371d0:	add	r2, r6, #32
   371d4:	strd	r4, [r6, #40]	; 0x28
   371d8:	ldr	r0, [r3, #16]
   371dc:	bl	432e4 <sd_bus_creds_has_bounding_cap@@Base+0x159bc>
   371e0:	cmp	r0, #0
   371e4:	bge	37164 <sd_bus_creds_has_bounding_cap@@Base+0x983c>
   371e8:	ldrb	r3, [r6, #21]
   371ec:	bfc	r3, #0, #1
   371f0:	strb	r3, [r6, #21]
   371f4:	b	371ac <sd_bus_creds_has_bounding_cap@@Base+0x9884>
   371f8:	mov	r1, r7
   371fc:	ldr	r0, [r6, #4]
   37200:	bl	37064 <sd_bus_creds_has_bounding_cap@@Base+0x973c>
   37204:	subs	r4, r0, #0
   37208:	beq	37284 <sd_bus_creds_has_bounding_cap@@Base+0x995c>
   3720c:	mov	r1, r6
   37210:	add	r2, r6, #88	; 0x58
   37214:	ldr	r0, [r4, #4]
   37218:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   3721c:	mov	r1, r6
   37220:	ldr	r0, [r4, #8]
   37224:	add	r2, r6, #92	; 0x5c
   37228:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   3722c:	ldrb	r3, [r4, #24]
   37230:	mov	r0, #0
   37234:	orr	r3, r3, #1
   37238:	strb	r3, [r4, #24]
   3723c:	b	371ac <sd_bus_creds_has_bounding_cap@@Base+0x9884>
   37240:	bl	314c <__stack_chk_fail@plt>
   37244:	ldr	r0, [pc, #132]	; 372d0 <sd_bus_creds_has_bounding_cap@@Base+0x99a8>
   37248:	movw	r2, #746	; 0x2ea
   3724c:	ldr	r1, [pc, #128]	; 372d4 <sd_bus_creds_has_bounding_cap@@Base+0x99ac>
   37250:	ldr	r3, [pc, #128]	; 372d8 <sd_bus_creds_has_bounding_cap@@Base+0x99b0>
   37254:	add	r0, pc, r0
   37258:	add	r1, pc, r1
   3725c:	add	r3, pc, r3
   37260:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37264:	ldr	r0, [pc, #112]	; 372dc <sd_bus_creds_has_bounding_cap@@Base+0x99b4>
   37268:	movw	r2, #747	; 0x2eb
   3726c:	ldr	r1, [pc, #108]	; 372e0 <sd_bus_creds_has_bounding_cap@@Base+0x99b8>
   37270:	ldr	r3, [pc, #108]	; 372e4 <sd_bus_creds_has_bounding_cap@@Base+0x99bc>
   37274:	add	r0, pc, r0
   37278:	add	r1, pc, r1
   3727c:	add	r3, pc, r3
   37280:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37284:	ldr	r0, [pc, #92]	; 372e8 <sd_bus_creds_has_bounding_cap@@Base+0x99c0>
   37288:	movw	r2, #769	; 0x301
   3728c:	ldr	r1, [pc, #88]	; 372ec <sd_bus_creds_has_bounding_cap@@Base+0x99c4>
   37290:	ldr	r3, [pc, #88]	; 372f0 <sd_bus_creds_has_bounding_cap@@Base+0x99c8>
   37294:	add	r0, pc, r0
   37298:	add	r1, pc, r1
   3729c:	add	r3, pc, r3
   372a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   372a4:	ldr	r0, [pc, #72]	; 372f4 <sd_bus_creds_has_bounding_cap@@Base+0x99cc>
   372a8:	movw	r2, #763	; 0x2fb
   372ac:	ldr	r1, [pc, #68]	; 372f8 <sd_bus_creds_has_bounding_cap@@Base+0x99d0>
   372b0:	ldr	r3, [pc, #68]	; 372fc <sd_bus_creds_has_bounding_cap@@Base+0x99d4>
   372b4:	add	r0, pc, r0
   372b8:	add	r1, pc, r1
   372bc:	add	r3, pc, r3
   372c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   372c4:	andeq	r4, r3, r0, lsl #24
   372c8:	andeq	r0, r0, r8, lsr #5
   372cc:	andeq	sl, r1, r4, asr r9
   372d0:	andeq	r9, r1, ip, ror ip
   372d4:	muleq	r1, r0, sl
   372d8:	andeq	sl, r1, r8, lsl r9
   372dc:	strdeq	sl, [r1], -r0
   372e0:	andeq	sl, r1, r0, ror sl
   372e4:	strdeq	sl, [r1], -r8
   372e8:	ldrdeq	sp, [r1], -r4
   372ec:	andeq	sl, r1, r0, asr sl
   372f0:	ldrdeq	sl, [r1], -r8
   372f4:	andeq	sl, r1, r8, asr #25
   372f8:	andeq	sl, r1, r0, lsr sl
   372fc:			; <UNDEFINED> instruction: 0x0001a8b8
   37300:	cmp	r0, #0
   37304:	push	{r4, lr}
   37308:	beq	37320 <sd_bus_creds_has_bounding_cap@@Base+0x99f8>
   3730c:	ldr	r4, [r0, #340]	; 0x154
   37310:	bl	3374 <getpid@plt>
   37314:	subs	r0, r4, r0
   37318:	movne	r0, #1
   3731c:	pop	{r4, pc}
   37320:	ldr	r0, [pc, #24]	; 37340 <sd_bus_creds_has_bounding_cap@@Base+0x9a18>
   37324:	movw	r2, #463	; 0x1cf
   37328:	ldr	r1, [pc, #20]	; 37344 <sd_bus_creds_has_bounding_cap@@Base+0x9a1c>
   3732c:	ldr	r3, [pc, #20]	; 37348 <sd_bus_creds_has_bounding_cap@@Base+0x9a20>
   37330:	add	r0, pc, r0
   37334:	add	r1, pc, r1
   37338:	add	r3, pc, r3
   3733c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37340:	andeq	r2, r1, ip, ror r0
   37344:			; <UNDEFINED> instruction: 0x0001a9b4
   37348:	andeq	sl, r1, r4, asr #17
   3734c:	push	{r4, lr}
   37350:	subs	r4, r0, #0
   37354:	beq	37374 <sd_bus_creds_has_bounding_cap@@Base+0x9a4c>
   37358:	ldr	r0, [r4]
   3735c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   37360:	ldr	r0, [r4, #4]
   37364:	bl	43240 <sd_bus_creds_has_bounding_cap@@Base+0x15918>
   37368:	ldr	r0, [r4, #8]
   3736c:	pop	{r4, lr}
   37370:	b	43240 <sd_bus_creds_has_bounding_cap@@Base+0x15918>
   37374:	ldr	r0, [pc, #24]	; 37394 <sd_bus_creds_has_bounding_cap@@Base+0x9a6c>
   37378:	movw	r2, #357	; 0x165
   3737c:	ldr	r1, [pc, #20]	; 37398 <sd_bus_creds_has_bounding_cap@@Base+0x9a70>
   37380:	ldr	r3, [pc, #20]	; 3739c <sd_bus_creds_has_bounding_cap@@Base+0x9a74>
   37384:	add	r0, pc, r0
   37388:	add	r1, pc, r1
   3738c:	add	r3, pc, r3
   37390:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37394:	andeq	sp, r1, r4, ror #19
   37398:	andeq	sl, r1, r0, ror #18
   3739c:	andeq	sl, r1, r4, asr r7
   373a0:	push	{r3, r4, r5, lr}
   373a4:	subs	r4, r0, #0
   373a8:	beq	3740c <sd_bus_creds_has_bounding_cap@@Base+0x9ae4>
   373ac:	ldrb	r5, [r4, #20]
   373b0:	sbfx	r5, r5, #0, #5
   373b4:	cmp	r5, #0
   373b8:	bne	3742c <sd_bus_creds_has_bounding_cap@@Base+0x9b04>
   373bc:	ldrb	r0, [r4, #80]	; 0x50
   373c0:	ands	r0, r0, #1
   373c4:	popeq	{r3, r4, r5, pc}
   373c8:	ldr	r0, [r4, #4]
   373cc:	mov	r1, #2
   373d0:	ldr	r2, [r4, #68]	; 0x44
   373d4:	mov	r3, r5
   373d8:	ldr	r0, [r0, #4]
   373dc:	bl	3320 <epoll_ctl@plt>
   373e0:	cmp	r0, #0
   373e4:	blt	373fc <sd_bus_creds_has_bounding_cap@@Base+0x9ad4>
   373e8:	ldrb	r3, [r4, #80]	; 0x50
   373ec:	mov	r0, r5
   373f0:	bfi	r3, r5, #0, #1
   373f4:	strb	r3, [r4, #80]	; 0x50
   373f8:	pop	{r3, r4, r5, pc}
   373fc:	bl	33f8 <__errno_location@plt>
   37400:	ldr	r0, [r0]
   37404:	rsb	r0, r0, #0
   37408:	pop	{r3, r4, r5, pc}
   3740c:	ldr	r0, [pc, #56]	; 3744c <sd_bus_creds_has_bounding_cap@@Base+0x9b24>
   37410:	movw	r2, #474	; 0x1da
   37414:	ldr	r1, [pc, #52]	; 37450 <sd_bus_creds_has_bounding_cap@@Base+0x9b28>
   37418:	ldr	r3, [pc, #52]	; 37454 <sd_bus_creds_has_bounding_cap@@Base+0x9b2c>
   3741c:	add	r0, pc, r0
   37420:	add	r1, pc, r1
   37424:	add	r3, pc, r3
   37428:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3742c:	ldr	r0, [pc, #36]	; 37458 <sd_bus_creds_has_bounding_cap@@Base+0x9b30>
   37430:	movw	r2, #475	; 0x1db
   37434:	ldr	r1, [pc, #32]	; 3745c <sd_bus_creds_has_bounding_cap@@Base+0x9b34>
   37438:	ldr	r3, [pc, #32]	; 37460 <sd_bus_creds_has_bounding_cap@@Base+0x9b38>
   3743c:	add	r0, pc, r0
   37440:	add	r1, pc, r1
   37444:	add	r3, pc, r3
   37448:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3744c:			; <UNDEFINED> instruction: 0x00019ab4
   37450:	andeq	sl, r1, r8, asr #17
   37454:	andeq	sl, r1, r4, lsl #16
   37458:	strdeq	sl, [r1], -ip
   3745c:	andeq	sl, r1, r8, lsr #17
   37460:	andeq	sl, r1, r4, ror #15
   37464:	push	{r4, lr}
   37468:	subs	r4, r0, #0
   3746c:	beq	3748c <sd_bus_creds_has_bounding_cap@@Base+0x9b64>
   37470:	ldr	r3, [r4]
   37474:	cmp	r3, #0
   37478:	addne	r3, r3, #1
   3747c:	strne	r3, [r4]
   37480:	beq	374b0 <sd_bus_creds_has_bounding_cap@@Base+0x9b88>
   37484:	mov	r0, r4
   37488:	pop	{r4, pc}
   3748c:	ldr	r0, [pc, #60]	; 374d0 <sd_bus_creds_has_bounding_cap@@Base+0x9ba8>
   37490:	mov	r2, #440	; 0x1b8
   37494:	ldr	r1, [pc, #56]	; 374d4 <sd_bus_creds_has_bounding_cap@@Base+0x9bac>
   37498:	ldr	r3, [pc, #56]	; 374d8 <sd_bus_creds_has_bounding_cap@@Base+0x9bb0>
   3749c:	add	r0, pc, r0
   374a0:	add	r1, pc, r1
   374a4:	add	r3, pc, r3
   374a8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   374ac:	b	37484 <sd_bus_creds_has_bounding_cap@@Base+0x9b5c>
   374b0:	ldr	r0, [pc, #36]	; 374dc <sd_bus_creds_has_bounding_cap@@Base+0x9bb4>
   374b4:	movw	r2, #442	; 0x1ba
   374b8:	ldr	r1, [pc, #32]	; 374e0 <sd_bus_creds_has_bounding_cap@@Base+0x9bb8>
   374bc:	ldr	r3, [pc, #32]	; 374e4 <sd_bus_creds_has_bounding_cap@@Base+0x9bbc>
   374c0:	add	r0, pc, r0
   374c4:	add	r1, pc, r1
   374c8:	add	r3, pc, r3
   374cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   374d0:	andeq	r1, r1, r0, lsl pc
   374d4:	andeq	sl, r1, r8, asr #16
   374d8:	andeq	sl, r1, r8, asr r6
   374dc:	andeq	sl, r1, r0, lsr #23
   374e0:	andeq	sl, r1, r4, lsr #16
   374e4:	andeq	sl, r1, r4, lsr r6
   374e8:	push	{r3, r4, r5, r6, r7, lr}
   374ec:	subs	r5, r0, #0
   374f0:	mov	r6, r1
   374f4:	mov	r7, r2
   374f8:	beq	37584 <sd_bus_creds_has_bounding_cap@@Base+0x9c5c>
   374fc:	mov	r0, #1
   37500:	mov	r1, #208	; 0xd0
   37504:	bl	2f9c <calloc@plt>
   37508:	subs	r4, r0, #0
   3750c:	beq	37570 <sd_bus_creds_has_bounding_cap@@Base+0x9c48>
   37510:	ldrb	r1, [r4, #21]
   37514:	cmp	r6, #0
   37518:	ldrb	r3, [r4, #20]
   3751c:	mov	r2, #1
   37520:	bfi	r1, r6, #2, #1
   37524:	str	r5, [r4, #4]
   37528:	bfi	r3, r7, #0, #5
   3752c:	strb	r1, [r4, #21]
   37530:	strb	r3, [r4, #20]
   37534:	mvn	r3, #0
   37538:	str	r2, [r4]
   3753c:	str	r3, [r4, #36]	; 0x24
   37540:	str	r3, [r4, #32]
   37544:	beq	37578 <sd_bus_creds_has_bounding_cap@@Base+0x9c50>
   37548:	ldr	r3, [r5, #420]	; 0x1a4
   3754c:	cmp	r3, #0
   37550:	str	r3, [r4, #56]	; 0x38
   37554:	strne	r4, [r3, #60]	; 0x3c
   37558:	mov	r3, #0
   3755c:	str	r3, [r4, #60]	; 0x3c
   37560:	ldr	r3, [r5, #416]	; 0x1a0
   37564:	str	r4, [r5, #420]	; 0x1a4
   37568:	add	r3, r3, #1
   3756c:	str	r3, [r5, #416]	; 0x1a0
   37570:	mov	r0, r4
   37574:	pop	{r3, r4, r5, r6, r7, pc}
   37578:	mov	r0, r5
   3757c:	bl	37464 <sd_bus_creds_has_bounding_cap@@Base+0x9b3c>
   37580:	b	37548 <sd_bus_creds_has_bounding_cap@@Base+0x9c20>
   37584:	ldr	r0, [pc, #24]	; 375a4 <sd_bus_creds_has_bounding_cap@@Base+0x9c7c>
   37588:	movw	r2, #782	; 0x30e
   3758c:	ldr	r1, [pc, #20]	; 375a8 <sd_bus_creds_has_bounding_cap@@Base+0x9c80>
   37590:	ldr	r3, [pc, #20]	; 375ac <sd_bus_creds_has_bounding_cap@@Base+0x9c84>
   37594:	add	r0, pc, r0
   37598:	add	r1, pc, r1
   3759c:	add	r3, pc, r3
   375a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   375a4:	andeq	r1, r1, r8, lsl lr
   375a8:	andeq	sl, r1, r0, asr r7
   375ac:	andeq	sl, r1, r4, asr r5
   375b0:	push	{r4, lr}
   375b4:	subs	r4, r0, #0
   375b8:	beq	375fc <sd_bus_creds_has_bounding_cap@@Base+0x9cd4>
   375bc:	ldr	r3, [r4]
   375c0:	cmp	r3, #0
   375c4:	beq	37610 <sd_bus_creds_has_bounding_cap@@Base+0x9ce8>
   375c8:	sub	r3, r3, #1
   375cc:	str	r3, [r4]
   375d0:	cmp	r3, #0
   375d4:	bne	375fc <sd_bus_creds_has_bounding_cap@@Base+0x9cd4>
   375d8:	ldrb	r3, [r4, #21]
   375dc:	tst	r3, #2
   375e0:	beq	37604 <sd_bus_creds_has_bounding_cap@@Base+0x9cdc>
   375e4:	ldrb	r3, [r4, #20]
   375e8:	tst	r3, #31
   375ec:	bne	375f4 <sd_bus_creds_has_bounding_cap@@Base+0x9ccc>
   375f0:	bl	373a0 <sd_bus_creds_has_bounding_cap@@Base+0x9a78>
   375f4:	mov	r0, r4
   375f8:	bl	377ec <sd_bus_creds_has_bounding_cap@@Base+0x9ec4>
   375fc:	mov	r0, #0
   37600:	pop	{r4, pc}
   37604:	bl	37c0c <sd_bus_creds_has_bounding_cap@@Base+0xa2e4>
   37608:	mov	r0, #0
   3760c:	pop	{r4, pc}
   37610:	ldr	r0, [pc, #24]	; 37630 <sd_bus_creds_has_bounding_cap@@Base+0x9d08>
   37614:	movw	r2, #1242	; 0x4da
   37618:	ldr	r1, [pc, #20]	; 37634 <sd_bus_creds_has_bounding_cap@@Base+0x9d0c>
   3761c:	ldr	r3, [pc, #20]	; 37638 <sd_bus_creds_has_bounding_cap@@Base+0x9d10>
   37620:	add	r0, pc, r0
   37624:	add	r1, pc, r1
   37628:	add	r3, pc, r3
   3762c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37630:	andeq	sl, r1, r0, asr sl
   37634:	andeq	sl, r1, r4, asr #13
   37638:	muleq	r1, ip, r6
   3763c:	push	{r3, r4, r5, lr}
   37640:	subs	r5, r0, #0
   37644:	bne	37668 <sd_bus_creds_has_bounding_cap@@Base+0x9d40>
   37648:	b	37728 <sd_bus_creds_has_bounding_cap@@Base+0x9e00>
   3764c:	ldrb	r3, [r4, #21]
   37650:	tst	r3, #4
   37654:	beq	37708 <sd_bus_creds_has_bounding_cap@@Base+0x9de0>
   37658:	mov	r0, r4
   3765c:	bl	377ec <sd_bus_creds_has_bounding_cap@@Base+0x9ec4>
   37660:	mov	r0, r4
   37664:	bl	375b0 <sd_bus_creds_has_bounding_cap@@Base+0x9c88>
   37668:	ldr	r4, [r5, #420]	; 0x1a4
   3766c:	cmp	r4, #0
   37670:	bne	3764c <sd_bus_creds_has_bounding_cap@@Base+0x9d24>
   37674:	ldr	r2, [r5, #416]	; 0x1a0
   37678:	cmp	r2, #0
   3767c:	bne	37748 <sd_bus_creds_has_bounding_cap@@Base+0x9e20>
   37680:	ldr	r3, [r5, #392]	; 0x188
   37684:	cmp	r3, #0
   37688:	strne	r2, [r3]
   3768c:	ldr	r0, [r5, #4]
   37690:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   37694:	ldr	r0, [r5, #8]
   37698:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3769c:	ldr	r0, [r5, #12]
   376a0:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   376a4:	add	r0, r5, #24
   376a8:	bl	3734c <sd_bus_creds_has_bounding_cap@@Base+0x9a24>
   376ac:	add	r0, r5, #56	; 0x38
   376b0:	bl	3734c <sd_bus_creds_has_bounding_cap@@Base+0x9a24>
   376b4:	add	r0, r5, #88	; 0x58
   376b8:	bl	3734c <sd_bus_creds_has_bounding_cap@@Base+0x9a24>
   376bc:	add	r0, r5, #120	; 0x78
   376c0:	bl	3734c <sd_bus_creds_has_bounding_cap@@Base+0x9a24>
   376c4:	add	r0, r5, #152	; 0x98
   376c8:	bl	3734c <sd_bus_creds_has_bounding_cap@@Base+0x9a24>
   376cc:	ldr	r0, [r5, #16]
   376d0:	bl	43240 <sd_bus_creds_has_bounding_cap@@Base+0x15918>
   376d4:	ldr	r0, [r5, #20]
   376d8:	bl	43240 <sd_bus_creds_has_bounding_cap@@Base+0x15918>
   376dc:	ldr	r0, [r5, #336]	; 0x150
   376e0:	bl	43240 <sd_bus_creds_has_bounding_cap@@Base+0x15918>
   376e4:	ldr	r0, [r5, #320]	; 0x140
   376e8:	bl	3080 <free@plt>
   376ec:	ldr	r0, [r5, #324]	; 0x144
   376f0:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
   376f4:	ldr	r0, [r5, #332]	; 0x14c
   376f8:	bl	41bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1428c>
   376fc:	mov	r0, r5
   37700:	pop	{r3, r4, r5, lr}
   37704:	b	3080 <free@plt>
   37708:	ldr	r0, [pc, #88]	; 37768 <sd_bus_creds_has_bounding_cap@@Base+0x9e40>
   3770c:	movw	r2, #370	; 0x172
   37710:	ldr	r1, [pc, #84]	; 3776c <sd_bus_creds_has_bounding_cap@@Base+0x9e44>
   37714:	ldr	r3, [pc, #84]	; 37770 <sd_bus_creds_has_bounding_cap@@Base+0x9e48>
   37718:	add	r0, pc, r0
   3771c:	add	r1, pc, r1
   37720:	add	r3, pc, r3
   37724:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37728:	ldr	r0, [pc, #68]	; 37774 <sd_bus_creds_has_bounding_cap@@Base+0x9e4c>
   3772c:	movw	r2, #367	; 0x16f
   37730:	ldr	r1, [pc, #64]	; 37778 <sd_bus_creds_has_bounding_cap@@Base+0x9e50>
   37734:	ldr	r3, [pc, #64]	; 3777c <sd_bus_creds_has_bounding_cap@@Base+0x9e54>
   37738:	add	r0, pc, r0
   3773c:	add	r1, pc, r1
   37740:	add	r3, pc, r3
   37744:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37748:	ldr	r0, [pc, #48]	; 37780 <sd_bus_creds_has_bounding_cap@@Base+0x9e58>
   3774c:	movw	r2, #375	; 0x177
   37750:	ldr	r1, [pc, #44]	; 37784 <sd_bus_creds_has_bounding_cap@@Base+0x9e5c>
   37754:	ldr	r3, [pc, #44]	; 37788 <sd_bus_creds_has_bounding_cap@@Base+0x9e60>
   37758:	add	r0, pc, r0
   3775c:	add	r1, pc, r1
   37760:	add	r3, pc, r3
   37764:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37768:	andeq	r4, r1, ip, lsr #11
   3776c:	andeq	sl, r1, ip, asr #11
   37770:	andeq	sl, r1, r0, asr #9
   37774:	andeq	r1, r1, r4, ror ip
   37778:	andeq	sl, r1, ip, lsr #11
   3777c:	andeq	sl, r1, r0, lsr #9
   37780:	andeq	sl, r1, r8, lsr #18
   37784:	andeq	sl, r1, ip, lsl #11
   37788:	andeq	sl, r1, r0, lsl #9
   3778c:	push	{r3, lr}
   37790:	subs	r3, r0, #0
   37794:	beq	377b8 <sd_bus_creds_has_bounding_cap@@Base+0x9e90>
   37798:	ldr	r2, [r3]
   3779c:	cmp	r2, #0
   377a0:	beq	377c0 <sd_bus_creds_has_bounding_cap@@Base+0x9e98>
   377a4:	sub	r2, r2, #1
   377a8:	str	r2, [r3]
   377ac:	cmp	r2, #0
   377b0:	bne	377b8 <sd_bus_creds_has_bounding_cap@@Base+0x9e90>
   377b4:	bl	3763c <sd_bus_creds_has_bounding_cap@@Base+0x9d14>
   377b8:	mov	r0, #0
   377bc:	pop	{r3, pc}
   377c0:	ldr	r0, [pc, #24]	; 377e0 <sd_bus_creds_has_bounding_cap@@Base+0x9eb8>
   377c4:	movw	r2, #453	; 0x1c5
   377c8:	ldr	r1, [pc, #20]	; 377e4 <sd_bus_creds_has_bounding_cap@@Base+0x9ebc>
   377cc:	ldr	r3, [pc, #20]	; 377e8 <sd_bus_creds_has_bounding_cap@@Base+0x9ec0>
   377d0:	add	r0, pc, r0
   377d4:	add	r1, pc, r1
   377d8:	add	r3, pc, r3
   377dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   377e0:	muleq	r1, r0, r8
   377e4:	andeq	sl, r1, r4, lsl r5
   377e8:	andeq	sl, r1, r8, ror #8
   377ec:	push	{r3, r4, r5, lr}
   377f0:	subs	r4, r0, #0
   377f4:	beq	37aec <sd_bus_creds_has_bounding_cap@@Base+0xa1c4>
   377f8:	ldr	r0, [r4, #4]
   377fc:	cmp	r0, #0
   37800:	popeq	{r3, r4, r5, pc}
   37804:	ldr	r3, [r0, #416]	; 0x1a0
   37808:	cmp	r3, #0
   3780c:	beq	37b0c <sd_bus_creds_has_bounding_cap@@Base+0xa1e4>
   37810:	ldrb	r3, [r4, #20]
   37814:	sbfx	r1, r3, #0, #5
   37818:	cmp	r1, #10
   3781c:	addls	pc, pc, r1, lsl #2
   37820:	b	37abc <sd_bus_creds_has_bounding_cap@@Base+0xa194>
   37824:	b	37988 <sd_bus_creds_has_bounding_cap@@Base+0xa060>
   37828:	b	379a4 <sd_bus_creds_has_bounding_cap@@Base+0xa07c>
   3782c:	b	379a4 <sd_bus_creds_has_bounding_cap@@Base+0xa07c>
   37830:	b	379a4 <sd_bus_creds_has_bounding_cap@@Base+0xa07c>
   37834:	b	379a4 <sd_bus_creds_has_bounding_cap@@Base+0xa07c>
   37838:	b	379a4 <sd_bus_creds_has_bounding_cap@@Base+0xa07c>
   3783c:	b	37850 <sd_bus_creds_has_bounding_cap@@Base+0x9f28>
   37840:	b	379e4 <sd_bus_creds_has_bounding_cap@@Base+0xa0bc>
   37844:	b	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   37848:	b	37a74 <sd_bus_creds_has_bounding_cap@@Base+0xa14c>
   3784c:	b	37970 <sd_bus_creds_has_bounding_cap@@Base+0xa048>
   37850:	ldr	r2, [r4, #200]	; 0xc8
   37854:	cmp	r2, #0
   37858:	ble	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   3785c:	ldr	r1, [r0, #320]	; 0x140
   37860:	cmp	r1, #0
   37864:	movne	r3, #0
   37868:	strne	r3, [r1, r2, lsl #2]
   3786c:	ldrbne	r3, [r4, #20]
   37870:	ldrne	r0, [r4, #4]
   37874:	lsrs	r3, r3, #5
   37878:	beq	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   3787c:	ldr	r3, [r0, #320]	; 0x140
   37880:	ldr	r1, [r4, #200]	; 0xc8
   37884:	cmp	r3, #0
   37888:	beq	378a4 <sd_bus_creds_has_bounding_cap@@Base+0x9f7c>
   3788c:	ldr	r3, [r3, r1, lsl #2]
   37890:	cmp	r3, #0
   37894:	beq	378a4 <sd_bus_creds_has_bounding_cap@@Base+0x9f7c>
   37898:	ldrb	r3, [r3, #20]
   3789c:	lsrs	r3, r3, #5
   378a0:	bne	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   378a4:	cmp	r1, #17
   378a8:	beq	37adc <sd_bus_creds_has_bounding_cap@@Base+0xa1b4>
   378ac:	add	r0, r0, #192	; 0xc0
   378b0:	bl	3488 <sigdelset@plt>
   378b4:	cmp	r0, #0
   378b8:	bne	37b2c <sd_bus_creds_has_bounding_cap@@Base+0xa204>
   378bc:	ldr	r0, [r4, #4]
   378c0:	bl	36f64 <sd_bus_creds_has_bounding_cap@@Base+0x963c>
   378c4:	ldr	r0, [r4, #4]
   378c8:	ldrb	r3, [r4, #21]
   378cc:	tst	r3, #1
   378d0:	bne	37958 <sd_bus_creds_has_bounding_cap@@Base+0xa030>
   378d4:	ldr	r3, [r4, #12]
   378d8:	cmp	r3, #0
   378dc:	beq	378f4 <sd_bus_creds_has_bounding_cap@@Base+0x9fcc>
   378e0:	ldr	r0, [r0, #20]
   378e4:	mov	r1, r4
   378e8:	add	r2, r4, #36	; 0x24
   378ec:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   378f0:	ldr	r0, [r4, #4]
   378f4:	ldr	r3, [r4, #56]	; 0x38
   378f8:	mov	r1, #0
   378fc:	ldrb	r2, [r4, #20]
   37900:	cmp	r3, r1
   37904:	str	r1, [r4, #4]
   37908:	orr	r2, r2, #31
   3790c:	strb	r2, [r4, #20]
   37910:	ldrne	r2, [r4, #60]	; 0x3c
   37914:	strne	r2, [r3, #60]	; 0x3c
   37918:	ldr	r3, [r4, #60]	; 0x3c
   3791c:	cmp	r3, #0
   37920:	beq	37a88 <sd_bus_creds_has_bounding_cap@@Base+0xa160>
   37924:	ldr	r2, [r4, #56]	; 0x38
   37928:	str	r2, [r3, #56]	; 0x38
   3792c:	mov	r3, #0
   37930:	str	r3, [r4, #60]	; 0x3c
   37934:	str	r3, [r4, #56]	; 0x38
   37938:	ldr	r3, [r0, #416]	; 0x1a0
   3793c:	sub	r3, r3, #1
   37940:	str	r3, [r0, #416]	; 0x1a0
   37944:	ldrb	r3, [r4, #21]
   37948:	tst	r3, #4
   3794c:	popne	{r3, r4, r5, pc}
   37950:	pop	{r3, r4, r5, lr}
   37954:	b	3778c <sd_bus_creds_has_bounding_cap@@Base+0x9e64>
   37958:	ldr	r0, [r0, #16]
   3795c:	mov	r1, r4
   37960:	add	r2, r4, #32
   37964:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   37968:	ldr	r0, [r4, #4]
   3796c:	b	378d4 <sd_bus_creds_has_bounding_cap@@Base+0x9fac>
   37970:	ldr	r0, [r0, #336]	; 0x150
   37974:	mov	r1, r4
   37978:	add	r2, r4, #68	; 0x44
   3797c:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   37980:	ldr	r0, [r4, #4]
   37984:	b	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   37988:	ldr	r3, [r4, #68]	; 0x44
   3798c:	cmp	r3, #0
   37990:	blt	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   37994:	mov	r0, r4
   37998:	bl	373a0 <sd_bus_creds_has_bounding_cap@@Base+0x9a78>
   3799c:	ldr	r0, [r4, #4]
   379a0:	b	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   379a4:	bl	37064 <sd_bus_creds_has_bounding_cap@@Base+0x973c>
   379a8:	subs	r5, r0, #0
   379ac:	beq	37b6c <sd_bus_creds_has_bounding_cap@@Base+0xa244>
   379b0:	mov	r1, r4
   379b4:	add	r2, r4, #88	; 0x58
   379b8:	ldr	r0, [r5, #4]
   379bc:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   379c0:	ldr	r0, [r5, #8]
   379c4:	mov	r1, r4
   379c8:	add	r2, r4, #92	; 0x5c
   379cc:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   379d0:	ldrb	r3, [r5, #24]
   379d4:	orr	r3, r3, #1
   379d8:	strb	r3, [r5, #24]
   379dc:	ldr	r0, [r4, #4]
   379e0:	b	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   379e4:	ldr	r1, [r4, #196]	; 0xc4
   379e8:	cmp	r1, #0
   379ec:	ble	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   379f0:	lsrs	r3, r3, #5
   379f4:	beq	37a64 <sd_bus_creds_has_bounding_cap@@Base+0xa13c>
   379f8:	ldr	r3, [r0, #328]	; 0x148
   379fc:	cmp	r3, #0
   37a00:	beq	37b4c <sd_bus_creds_has_bounding_cap@@Base+0xa224>
   37a04:	sub	r3, r3, #1
   37a08:	str	r3, [r0, #328]	; 0x148
   37a0c:	ldr	r0, [r4, #4]
   37a10:	ldr	r3, [r0, #320]	; 0x140
   37a14:	cmp	r3, #0
   37a18:	beq	37a34 <sd_bus_creds_has_bounding_cap@@Base+0xa10c>
   37a1c:	ldr	r3, [r3, #68]	; 0x44
   37a20:	cmp	r3, #0
   37a24:	beq	37a34 <sd_bus_creds_has_bounding_cap@@Base+0xa10c>
   37a28:	ldrb	r3, [r3, #20]
   37a2c:	lsrs	r3, r3, #5
   37a30:	bne	37a60 <sd_bus_creds_has_bounding_cap@@Base+0xa138>
   37a34:	ldr	r3, [r0, #328]	; 0x148
   37a38:	cmp	r3, #0
   37a3c:	bne	37a60 <sd_bus_creds_has_bounding_cap@@Base+0xa138>
   37a40:	add	r0, r0, #192	; 0xc0
   37a44:	mov	r1, #17
   37a48:	bl	3488 <sigdelset@plt>
   37a4c:	cmp	r0, #0
   37a50:	bne	37b8c <sd_bus_creds_has_bounding_cap@@Base+0xa264>
   37a54:	ldr	r0, [r4, #4]
   37a58:	bl	36f64 <sd_bus_creds_has_bounding_cap@@Base+0x963c>
   37a5c:	ldr	r0, [r4, #4]
   37a60:	ldr	r1, [r4, #196]	; 0xc4
   37a64:	ldr	r0, [r0, #324]	; 0x144
   37a68:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   37a6c:	ldr	r0, [r4, #4]
   37a70:	b	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   37a74:	ldr	r0, [r0, #332]	; 0x14c
   37a78:	mov	r1, r4
   37a7c:	bl	41ef0 <sd_bus_creds_has_bounding_cap@@Base+0x145c8>
   37a80:	ldr	r0, [r4, #4]
   37a84:	b	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   37a88:	ldr	r3, [r0, #420]	; 0x1a4
   37a8c:	cmp	r4, r3
   37a90:	ldreq	r3, [r4, #56]	; 0x38
   37a94:	streq	r3, [r0, #420]	; 0x1a4
   37a98:	beq	3792c <sd_bus_creds_has_bounding_cap@@Base+0xa004>
   37a9c:	ldr	r0, [pc, #264]	; 37bac <sd_bus_creds_has_bounding_cap@@Base+0xa284>
   37aa0:	mov	r2, #728	; 0x2d8
   37aa4:	ldr	r1, [pc, #260]	; 37bb0 <sd_bus_creds_has_bounding_cap@@Base+0xa288>
   37aa8:	ldr	r3, [pc, #260]	; 37bb4 <sd_bus_creds_has_bounding_cap@@Base+0xa28c>
   37aac:	add	r0, pc, r0
   37ab0:	add	r1, pc, r1
   37ab4:	add	r3, pc, r3
   37ab8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37abc:	ldr	r0, [pc, #244]	; 37bb8 <sd_bus_creds_has_bounding_cap@@Base+0xa290>
   37ac0:	movw	r2, #715	; 0x2cb
   37ac4:	ldr	r1, [pc, #240]	; 37bbc <sd_bus_creds_has_bounding_cap@@Base+0xa294>
   37ac8:	ldr	r3, [pc, #240]	; 37bc0 <sd_bus_creds_has_bounding_cap@@Base+0xa298>
   37acc:	add	r0, pc, r0
   37ad0:	add	r1, pc, r1
   37ad4:	add	r3, pc, r3
   37ad8:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   37adc:	ldr	r3, [r0, #328]	; 0x148
   37ae0:	cmp	r3, #0
   37ae4:	bne	378c8 <sd_bus_creds_has_bounding_cap@@Base+0x9fa0>
   37ae8:	b	378ac <sd_bus_creds_has_bounding_cap@@Base+0x9f84>
   37aec:	ldr	r0, [pc, #208]	; 37bc4 <sd_bus_creds_has_bounding_cap@@Base+0xa29c>
   37af0:	movw	r2, #633	; 0x279
   37af4:	ldr	r1, [pc, #204]	; 37bc8 <sd_bus_creds_has_bounding_cap@@Base+0xa2a0>
   37af8:	ldr	r3, [pc, #204]	; 37bcc <sd_bus_creds_has_bounding_cap@@Base+0xa2a4>
   37afc:	add	r0, pc, r0
   37b00:	add	r1, pc, r1
   37b04:	add	r3, pc, r3
   37b08:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37b0c:	ldr	r0, [pc, #188]	; 37bd0 <sd_bus_creds_has_bounding_cap@@Base+0xa2a8>
   37b10:	movw	r2, #638	; 0x27e
   37b14:	ldr	r1, [pc, #184]	; 37bd4 <sd_bus_creds_has_bounding_cap@@Base+0xa2ac>
   37b18:	ldr	r3, [pc, #184]	; 37bd8 <sd_bus_creds_has_bounding_cap@@Base+0xa2b0>
   37b1c:	add	r0, pc, r0
   37b20:	add	r1, pc, r1
   37b24:	add	r3, pc, r3
   37b28:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37b2c:	ldr	r0, [pc, #168]	; 37bdc <sd_bus_creds_has_bounding_cap@@Base+0xa2b4>
   37b30:	movw	r2, #671	; 0x29f
   37b34:	ldr	r1, [pc, #164]	; 37be0 <sd_bus_creds_has_bounding_cap@@Base+0xa2b8>
   37b38:	ldr	r3, [pc, #164]	; 37be4 <sd_bus_creds_has_bounding_cap@@Base+0xa2bc>
   37b3c:	add	r0, pc, r0
   37b40:	add	r1, pc, r1
   37b44:	add	r3, pc, r3
   37b48:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37b4c:	ldr	r0, [pc, #148]	; 37be8 <sd_bus_creds_has_bounding_cap@@Base+0xa2c0>
   37b50:	mov	r2, #684	; 0x2ac
   37b54:	ldr	r1, [pc, #144]	; 37bec <sd_bus_creds_has_bounding_cap@@Base+0xa2c4>
   37b58:	ldr	r3, [pc, #144]	; 37bf0 <sd_bus_creds_has_bounding_cap@@Base+0xa2c8>
   37b5c:	add	r0, pc, r0
   37b60:	add	r1, pc, r1
   37b64:	add	r3, pc, r3
   37b68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37b6c:	ldr	r0, [pc, #128]	; 37bf4 <sd_bus_creds_has_bounding_cap@@Base+0xa2cc>
   37b70:	mov	r2, #656	; 0x290
   37b74:	ldr	r1, [pc, #124]	; 37bf8 <sd_bus_creds_has_bounding_cap@@Base+0xa2d0>
   37b78:	ldr	r3, [pc, #124]	; 37bfc <sd_bus_creds_has_bounding_cap@@Base+0xa2d4>
   37b7c:	add	r0, pc, r0
   37b80:	add	r1, pc, r1
   37b84:	add	r3, pc, r3
   37b88:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37b8c:	ldr	r0, [pc, #108]	; 37c00 <sd_bus_creds_has_bounding_cap@@Base+0xa2d8>
   37b90:	movw	r2, #689	; 0x2b1
   37b94:	ldr	r1, [pc, #104]	; 37c04 <sd_bus_creds_has_bounding_cap@@Base+0xa2dc>
   37b98:	ldr	r3, [pc, #104]	; 37c08 <sd_bus_creds_has_bounding_cap@@Base+0xa2e0>
   37b9c:	add	r0, pc, r0
   37ba0:	add	r1, pc, r1
   37ba4:	add	r3, pc, r3
   37ba8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37bac:	andeq	r8, r1, ip, lsl #20
   37bb0:	andeq	sl, r1, r8, lsr r2
   37bb4:	strdeq	sl, [r1], -r0
   37bb8:	andeq	sl, r1, r8, lsl #13
   37bbc:	andeq	sl, r1, r8, lsl r2
   37bc0:	ldrdeq	sl, [r1], -r0
   37bc4:	ldrdeq	r9, [r1], -r4
   37bc8:	andeq	sl, r1, r8, ror #3
   37bcc:	andeq	sl, r1, r0, lsr #3
   37bd0:	muleq	r1, r8, r5
   37bd4:	andeq	sl, r1, r8, asr #3
   37bd8:	andeq	sl, r1, r0, lsl #3
   37bdc:	muleq	r1, r0, r5
   37be0:	andeq	sl, r1, r8, lsr #3
   37be4:	andeq	sl, r1, r0, ror #2
   37be8:	andeq	sl, r1, r4, lsr #11
   37bec:	andeq	sl, r1, r8, lsl #3
   37bf0:	andeq	sl, r1, r0, asr #2
   37bf4:	andeq	sp, r1, ip, ror #3
   37bf8:	andeq	sl, r1, r8, ror #2
   37bfc:	andeq	sl, r1, r0, lsr #2
   37c00:	andeq	sl, r1, ip, lsl #11
   37c04:	andeq	sl, r1, r8, asr #2
   37c08:	andeq	sl, r1, r0, lsl #2
   37c0c:	push	{r4, lr}
   37c10:	subs	r4, r0, #0
   37c14:	beq	37c30 <sd_bus_creds_has_bounding_cap@@Base+0xa308>
   37c18:	bl	377ec <sd_bus_creds_has_bounding_cap@@Base+0x9ec4>
   37c1c:	ldr	r0, [r4, #16]
   37c20:	bl	3080 <free@plt>
   37c24:	mov	r0, r4
   37c28:	pop	{r4, lr}
   37c2c:	b	3080 <free@plt>
   37c30:	ldr	r0, [pc, #24]	; 37c50 <sd_bus_creds_has_bounding_cap@@Base+0xa328>
   37c34:	mov	r2, #736	; 0x2e0
   37c38:	ldr	r1, [pc, #20]	; 37c54 <sd_bus_creds_has_bounding_cap@@Base+0xa32c>
   37c3c:	ldr	r3, [pc, #20]	; 37c58 <sd_bus_creds_has_bounding_cap@@Base+0xa330>
   37c40:	add	r0, pc, r0
   37c44:	add	r1, pc, r1
   37c48:	add	r3, pc, r3
   37c4c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   37c50:	muleq	r1, r0, r2
   37c54:	andeq	sl, r1, r4, lsr #1
   37c58:	andeq	sl, r1, r0, ror r0
   37c5c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   37c60:	subs	r4, r0, #0
   37c64:	mov	r6, r1
   37c68:	mov	r7, r2
   37c6c:	mov	r5, r3
   37c70:	ldr	r8, [sp, #32]
   37c74:	beq	37dac <sd_bus_creds_has_bounding_cap@@Base+0xa484>
   37c78:	cmp	r2, #0
   37c7c:	blt	37d84 <sd_bus_creds_has_bounding_cap@@Base+0xa45c>
   37c80:	bic	r3, r3, #8192	; 0x2000
   37c84:	bic	r3, r3, #-2147483617	; 0x8000001f
   37c88:	cmp	r3, #0
   37c8c:	bne	37d5c <sd_bus_creds_has_bounding_cap@@Base+0xa434>
   37c90:	cmp	r8, #0
   37c94:	beq	37d34 <sd_bus_creds_has_bounding_cap@@Base+0xa40c>
   37c98:	ldr	r3, [r4, #376]	; 0x178
   37c9c:	cmp	r3, #5
   37ca0:	beq	37dfc <sd_bus_creds_has_bounding_cap@@Base+0xa4d4>
   37ca4:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   37ca8:	subs	r9, r0, #0
   37cac:	bne	37dd4 <sd_bus_creds_has_bounding_cap@@Base+0xa4ac>
   37cb0:	rsbs	r1, r6, #1
   37cb4:	mov	r0, r4
   37cb8:	mov	r2, r9
   37cbc:	movcc	r1, #0
   37cc0:	bl	374e8 <sd_bus_creds_has_bounding_cap@@Base+0x9bc0>
   37cc4:	subs	r4, r0, #0
   37cc8:	beq	37d2c <sd_bus_creds_has_bounding_cap@@Base+0xa404>
   37ccc:	ldr	ip, [sp, #36]	; 0x24
   37cd0:	mov	r1, #1
   37cd4:	ldrb	r3, [r4, #20]
   37cd8:	mov	r2, r5
   37cdc:	str	r5, [r4, #72]	; 0x48
   37ce0:	bfi	r3, r1, #5, #3
   37ce4:	str	r7, [r4, #68]	; 0x44
   37ce8:	str	r8, [r4, #64]	; 0x40
   37cec:	str	ip, [r4, #8]
   37cf0:	strb	r3, [r4, #20]
   37cf4:	bl	36e08 <sd_bus_creds_has_bounding_cap@@Base+0x94e0>
   37cf8:	subs	r5, r0, #0
   37cfc:	blt	37d1c <sd_bus_creds_has_bounding_cap@@Base+0xa3f4>
   37d00:	cmp	r6, #0
   37d04:	beq	37d14 <sd_bus_creds_has_bounding_cap@@Base+0xa3ec>
   37d08:	str	r4, [r6]
   37d0c:	mov	r0, r9
   37d10:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37d14:	mov	r0, r6
   37d18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37d1c:	mov	r0, r4
   37d20:	bl	37c0c <sd_bus_creds_has_bounding_cap@@Base+0xa2e4>
   37d24:	mov	r0, r5
   37d28:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37d2c:	mvn	r0, #11
   37d30:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37d34:	ldr	r0, [pc, #232]	; 37e24 <sd_bus_creds_has_bounding_cap@@Base+0xa4fc>
   37d38:	movw	r2, #817	; 0x331
   37d3c:	ldr	r1, [pc, #228]	; 37e28 <sd_bus_creds_has_bounding_cap@@Base+0xa500>
   37d40:	ldr	r3, [pc, #228]	; 37e2c <sd_bus_creds_has_bounding_cap@@Base+0xa504>
   37d44:	add	r0, pc, r0
   37d48:	add	r1, pc, r1
   37d4c:	add	r3, pc, r3
   37d50:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37d54:	mvn	r0, #21
   37d58:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37d5c:	ldr	r0, [pc, #204]	; 37e30 <sd_bus_creds_has_bounding_cap@@Base+0xa508>
   37d60:	mov	r2, #816	; 0x330
   37d64:	ldr	r1, [pc, #200]	; 37e34 <sd_bus_creds_has_bounding_cap@@Base+0xa50c>
   37d68:	ldr	r3, [pc, #200]	; 37e38 <sd_bus_creds_has_bounding_cap@@Base+0xa510>
   37d6c:	add	r0, pc, r0
   37d70:	add	r1, pc, r1
   37d74:	add	r3, pc, r3
   37d78:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37d7c:	mvn	r0, #21
   37d80:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37d84:	ldr	r0, [pc, #176]	; 37e3c <sd_bus_creds_has_bounding_cap@@Base+0xa514>
   37d88:	movw	r2, #815	; 0x32f
   37d8c:	ldr	r1, [pc, #172]	; 37e40 <sd_bus_creds_has_bounding_cap@@Base+0xa518>
   37d90:	ldr	r3, [pc, #172]	; 37e44 <sd_bus_creds_has_bounding_cap@@Base+0xa51c>
   37d94:	add	r0, pc, r0
   37d98:	add	r1, pc, r1
   37d9c:	add	r3, pc, r3
   37da0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37da4:	mvn	r0, #21
   37da8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37dac:	ldr	r0, [pc, #148]	; 37e48 <sd_bus_creds_has_bounding_cap@@Base+0xa520>
   37db0:	movw	r2, #814	; 0x32e
   37db4:	ldr	r1, [pc, #144]	; 37e4c <sd_bus_creds_has_bounding_cap@@Base+0xa524>
   37db8:	ldr	r3, [pc, #144]	; 37e50 <sd_bus_creds_has_bounding_cap@@Base+0xa528>
   37dbc:	add	r0, pc, r0
   37dc0:	add	r1, pc, r1
   37dc4:	add	r3, pc, r3
   37dc8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37dcc:	mvn	r0, #21
   37dd0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37dd4:	ldr	r0, [pc, #120]	; 37e54 <sd_bus_creds_has_bounding_cap@@Base+0xa52c>
   37dd8:	movw	r2, #819	; 0x333
   37ddc:	ldr	r1, [pc, #116]	; 37e58 <sd_bus_creds_has_bounding_cap@@Base+0xa530>
   37de0:	ldr	r3, [pc, #116]	; 37e5c <sd_bus_creds_has_bounding_cap@@Base+0xa534>
   37de4:	add	r0, pc, r0
   37de8:	add	r1, pc, r1
   37dec:	add	r3, pc, r3
   37df0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37df4:	mvn	r0, #9
   37df8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37dfc:	ldr	r0, [pc, #92]	; 37e60 <sd_bus_creds_has_bounding_cap@@Base+0xa538>
   37e00:	movw	r2, #818	; 0x332
   37e04:	ldr	r1, [pc, #88]	; 37e64 <sd_bus_creds_has_bounding_cap@@Base+0xa53c>
   37e08:	ldr	r3, [pc, #88]	; 37e68 <sd_bus_creds_has_bounding_cap@@Base+0xa540>
   37e0c:	add	r0, pc, r0
   37e10:	add	r1, pc, r1
   37e14:	add	r3, pc, r3
   37e18:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37e1c:	mvn	r0, #115	; 0x73
   37e20:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37e24:	andeq	r3, r1, r4, ror #30
   37e28:	andeq	r9, r1, r0, lsr #31
   37e2c:	andeq	r9, r1, r0, lsr #29
   37e30:	andeq	sl, r1, r0, lsl #8
   37e34:	andeq	r9, r1, r8, ror pc
   37e38:	andeq	r9, r1, r8, ror lr
   37e3c:	andeq	sl, r1, r4, asr #5
   37e40:	andeq	r9, r1, r0, asr pc
   37e44:	andeq	r9, r1, r0, asr lr
   37e48:	strdeq	r1, [r1], -r0
   37e4c:	andeq	r9, r1, r8, lsr #30
   37e50:	andeq	r9, r1, r8, lsr #28
   37e54:	strdeq	sl, [r1], -r8
   37e58:	andeq	r9, r1, r0, lsl #30
   37e5c:	andeq	r9, r1, r0, lsl #28
   37e60:			; <UNDEFINED> instruction: 0x0001a3b0
   37e64:	ldrdeq	r9, [r1], -r8
   37e68:	ldrdeq	r9, [r1], -r8
   37e6c:	push	{r3, r4, r5, lr}
   37e70:	subs	r4, r0, #0
   37e74:	mov	r5, r1
   37e78:	beq	37e9c <sd_bus_creds_has_bounding_cap@@Base+0xa574>
   37e7c:	ldr	r0, [r4, #4]
   37e80:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   37e84:	cmp	r0, #0
   37e88:	bne	37ec4 <sd_bus_creds_has_bounding_cap@@Base+0xa59c>
   37e8c:	add	r0, r4, #16
   37e90:	mov	r1, r5
   37e94:	pop	{r3, r4, r5, lr}
   37e98:	b	3f4e0 <sd_bus_creds_has_bounding_cap@@Base+0x11bb8>
   37e9c:	ldr	r0, [pc, #72]	; 37eec <sd_bus_creds_has_bounding_cap@@Base+0xa5c4>
   37ea0:	movw	r2, #1267	; 0x4f3
   37ea4:	ldr	r1, [pc, #68]	; 37ef0 <sd_bus_creds_has_bounding_cap@@Base+0xa5c8>
   37ea8:	ldr	r3, [pc, #68]	; 37ef4 <sd_bus_creds_has_bounding_cap@@Base+0xa5cc>
   37eac:	add	r0, pc, r0
   37eb0:	add	r1, pc, r1
   37eb4:	add	r3, pc, r3
   37eb8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37ebc:	mvn	r0, #21
   37ec0:	pop	{r3, r4, r5, pc}
   37ec4:	ldr	r0, [pc, #44]	; 37ef8 <sd_bus_creds_has_bounding_cap@@Base+0xa5d0>
   37ec8:	movw	r2, #1268	; 0x4f4
   37ecc:	ldr	r1, [pc, #40]	; 37efc <sd_bus_creds_has_bounding_cap@@Base+0xa5d4>
   37ed0:	ldr	r3, [pc, #40]	; 37f00 <sd_bus_creds_has_bounding_cap@@Base+0xa5d8>
   37ed4:	add	r0, pc, r0
   37ed8:	add	r1, pc, r1
   37edc:	add	r3, pc, r3
   37ee0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37ee4:	mvn	r0, #9
   37ee8:	pop	{r3, r4, r5, pc}
   37eec:	andeq	r9, r1, r4, lsr #32
   37ef0:	andeq	r9, r1, r8, lsr lr
   37ef4:	strdeq	r9, [r1], -r0
   37ef8:	andeq	sl, r1, r8, asr #7
   37efc:	andeq	r9, r1, r0, lsl lr
   37f00:	andeq	r9, r1, r8, asr #25
   37f04:	push	{r3, r4, r5, r6, r7, lr}
   37f08:	subs	r4, r0, #0
   37f0c:	mov	r5, r1
   37f10:	beq	37fdc <sd_bus_creds_has_bounding_cap@@Base+0xa6b4>
   37f14:	cmp	r1, #0
   37f18:	blt	38054 <sd_bus_creds_has_bounding_cap@@Base+0xa72c>
   37f1c:	ldrb	r3, [r4, #20]
   37f20:	tst	r3, #31
   37f24:	bne	3802c <sd_bus_creds_has_bounding_cap@@Base+0xa704>
   37f28:	ldr	r0, [r4, #4]
   37f2c:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   37f30:	subs	r7, r0, #0
   37f34:	bne	38004 <sd_bus_creds_has_bounding_cap@@Base+0xa6dc>
   37f38:	ldr	r6, [r4, #68]	; 0x44
   37f3c:	cmp	r6, r5
   37f40:	beq	37fc0 <sd_bus_creds_has_bounding_cap@@Base+0xa698>
   37f44:	ldrb	r1, [r4, #20]
   37f48:	sbfx	r1, r1, #5, #3
   37f4c:	uxtb	r3, r1
   37f50:	cmp	r3, #0
   37f54:	beq	37fa8 <sd_bus_creds_has_bounding_cap@@Base+0xa680>
   37f58:	ldrb	r3, [r4, #80]	; 0x50
   37f5c:	tst	r3, #1
   37f60:	beq	3807c <sd_bus_creds_has_bounding_cap@@Base+0xa754>
   37f64:	bfi	r3, r7, #0, #1
   37f68:	str	r5, [r4, #68]	; 0x44
   37f6c:	sxtb	r1, r1
   37f70:	strb	r3, [r4, #80]	; 0x50
   37f74:	mov	r0, r4
   37f78:	ldr	r2, [r4, #72]	; 0x48
   37f7c:	bl	36e08 <sd_bus_creds_has_bounding_cap@@Base+0x94e0>
   37f80:	cmp	r0, #0
   37f84:	blt	37fc8 <sd_bus_creds_has_bounding_cap@@Base+0xa6a0>
   37f88:	ldr	r0, [r4, #4]
   37f8c:	mov	r2, r6
   37f90:	mov	r1, #2
   37f94:	mov	r3, r7
   37f98:	ldr	r0, [r0, #4]
   37f9c:	bl	3320 <epoll_ctl@plt>
   37fa0:	mov	r0, r7
   37fa4:	pop	{r3, r4, r5, r6, r7, pc}
   37fa8:	ldrb	r2, [r4, #80]	; 0x50
   37fac:	mov	r0, r3
   37fb0:	str	r5, [r4, #68]	; 0x44
   37fb4:	bfi	r2, r3, #0, #1
   37fb8:	strb	r2, [r4, #80]	; 0x50
   37fbc:	pop	{r3, r4, r5, r6, r7, pc}
   37fc0:	mov	r0, r7
   37fc4:	pop	{r3, r4, r5, r6, r7, pc}
   37fc8:	ldrb	r3, [r4, #80]	; 0x50
   37fcc:	str	r6, [r4, #68]	; 0x44
   37fd0:	orr	r3, r3, #1
   37fd4:	strb	r3, [r4, #80]	; 0x50
   37fd8:	pop	{r3, r4, r5, r6, r7, pc}
   37fdc:	ldr	r0, [pc, #184]	; 3809c <sd_bus_creds_has_bounding_cap@@Base+0xa774>
   37fe0:	movw	r2, #1309	; 0x51d
   37fe4:	ldr	r1, [pc, #180]	; 380a0 <sd_bus_creds_has_bounding_cap@@Base+0xa778>
   37fe8:	ldr	r3, [pc, #180]	; 380a4 <sd_bus_creds_has_bounding_cap@@Base+0xa77c>
   37fec:	add	r0, pc, r0
   37ff0:	add	r1, pc, r1
   37ff4:	add	r3, pc, r3
   37ff8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   37ffc:	mvn	r0, #21
   38000:	pop	{r3, r4, r5, r6, r7, pc}
   38004:	ldr	r0, [pc, #156]	; 380a8 <sd_bus_creds_has_bounding_cap@@Base+0xa780>
   38008:	mov	r2, #1312	; 0x520
   3800c:	ldr	r1, [pc, #152]	; 380ac <sd_bus_creds_has_bounding_cap@@Base+0xa784>
   38010:	ldr	r3, [pc, #152]	; 380b0 <sd_bus_creds_has_bounding_cap@@Base+0xa788>
   38014:	add	r0, pc, r0
   38018:	add	r1, pc, r1
   3801c:	add	r3, pc, r3
   38020:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38024:	mvn	r0, #9
   38028:	pop	{r3, r4, r5, r6, r7, pc}
   3802c:	ldr	r0, [pc, #128]	; 380b4 <sd_bus_creds_has_bounding_cap@@Base+0xa78c>
   38030:	movw	r2, #1311	; 0x51f
   38034:	ldr	r1, [pc, #124]	; 380b8 <sd_bus_creds_has_bounding_cap@@Base+0xa790>
   38038:	ldr	r3, [pc, #124]	; 380bc <sd_bus_creds_has_bounding_cap@@Base+0xa794>
   3803c:	add	r0, pc, r0
   38040:	add	r1, pc, r1
   38044:	add	r3, pc, r3
   38048:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3804c:	mvn	r0, #32
   38050:	pop	{r3, r4, r5, r6, r7, pc}
   38054:	ldr	r0, [pc, #100]	; 380c0 <sd_bus_creds_has_bounding_cap@@Base+0xa798>
   38058:	movw	r2, #1310	; 0x51e
   3805c:	ldr	r1, [pc, #96]	; 380c4 <sd_bus_creds_has_bounding_cap@@Base+0xa79c>
   38060:	ldr	r3, [pc, #96]	; 380c8 <sd_bus_creds_has_bounding_cap@@Base+0xa7a0>
   38064:	add	r0, pc, r0
   38068:	add	r1, pc, r1
   3806c:	add	r3, pc, r3
   38070:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38074:	mvn	r0, #21
   38078:	pop	{r3, r4, r5, r6, r7, pc}
   3807c:	ldr	r0, [pc, #72]	; 380cc <sd_bus_creds_has_bounding_cap@@Base+0xa7a4>
   38080:	movw	r2, #1324	; 0x52c
   38084:	ldr	r1, [pc, #68]	; 380d0 <sd_bus_creds_has_bounding_cap@@Base+0xa7a8>
   38088:	ldr	r3, [pc, #68]	; 380d4 <sd_bus_creds_has_bounding_cap@@Base+0xa7ac>
   3808c:	add	r0, pc, r0
   38090:	add	r1, pc, r1
   38094:	add	r3, pc, r3
   38098:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3809c:	andeq	r8, r1, r4, ror #29
   380a0:	strdeq	r9, [r1], -r8
   380a4:	ldrdeq	r9, [r1], -r0
   380a8:	andeq	sl, r1, r8, lsl #5
   380ac:	ldrdeq	r9, [r1], -r0
   380b0:	andeq	r9, r1, r8, lsr #23
   380b4:	strdeq	r9, [r1], -ip
   380b8:	andeq	r9, r1, r8, lsr #25
   380bc:	andeq	r9, r1, r0, lsl #23
   380c0:	strdeq	r9, [r1], -r4
   380c4:	andeq	r9, r1, r0, lsl #25
   380c8:	andeq	r9, r1, r8, asr fp
   380cc:	muleq	r1, ip, r2
   380d0:	andeq	r9, r1, r8, asr ip
   380d4:	andeq	r9, r1, r0, lsr fp
   380d8:	push	{r3, r4, r5, lr}
   380dc:	subs	r4, r0, #0
   380e0:	mov	r5, r1
   380e4:	beq	3821c <sd_bus_creds_has_bounding_cap@@Base+0xa8f4>
   380e8:	ldrb	r3, [r4, #20]
   380ec:	tst	r3, #31
   380f0:	bne	381f4 <sd_bus_creds_has_bounding_cap@@Base+0xa8cc>
   380f4:	bic	r3, r1, #8192	; 0x2000
   380f8:	bic	r3, r3, #-2147483617	; 0x8000001f
   380fc:	cmp	r3, #0
   38100:	bne	381cc <sd_bus_creds_has_bounding_cap@@Base+0xa8a4>
   38104:	ldr	r0, [r4, #4]
   38108:	ldr	r3, [r0, #376]	; 0x178
   3810c:	cmp	r3, #5
   38110:	beq	381a4 <sd_bus_creds_has_bounding_cap@@Base+0xa87c>
   38114:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   38118:	cmp	r0, #0
   3811c:	bne	3817c <sd_bus_creds_has_bounding_cap@@Base+0xa854>
   38120:	ldr	r3, [r4, #72]	; 0x48
   38124:	cmp	r3, r5
   38128:	beq	38170 <sd_bus_creds_has_bounding_cap@@Base+0xa848>
   3812c:	ldrb	r1, [r4, #20]
   38130:	sbfx	r1, r1, #5, #3
   38134:	tst	r1, #255	; 0xff
   38138:	beq	38154 <sd_bus_creds_has_bounding_cap@@Base+0xa82c>
   3813c:	sxtb	r1, r1
   38140:	mov	r0, r4
   38144:	mov	r2, r5
   38148:	bl	36e08 <sd_bus_creds_has_bounding_cap@@Base+0x94e0>
   3814c:	cmp	r0, #0
   38150:	blt	3816c <sd_bus_creds_has_bounding_cap@@Base+0xa844>
   38154:	str	r5, [r4, #72]	; 0x48
   38158:	mov	r0, r4
   3815c:	mov	r1, #0
   38160:	bl	370f0 <sd_bus_creds_has_bounding_cap@@Base+0x97c8>
   38164:	mov	r0, #0
   38168:	pop	{r3, r4, r5, pc}
   3816c:	pop	{r3, r4, r5, pc}
   38170:	cmp	r3, #0
   38174:	popge	{r3, r4, r5, pc}
   38178:	b	3812c <sd_bus_creds_has_bounding_cap@@Base+0xa804>
   3817c:	ldr	r0, [pc, #192]	; 38244 <sd_bus_creds_has_bounding_cap@@Base+0xa91c>
   38180:	movw	r2, #1359	; 0x54f
   38184:	ldr	r1, [pc, #188]	; 38248 <sd_bus_creds_has_bounding_cap@@Base+0xa920>
   38188:	ldr	r3, [pc, #188]	; 3824c <sd_bus_creds_has_bounding_cap@@Base+0xa924>
   3818c:	add	r0, pc, r0
   38190:	add	r1, pc, r1
   38194:	add	r3, pc, r3
   38198:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3819c:	mvn	r0, #9
   381a0:	pop	{r3, r4, r5, pc}
   381a4:	ldr	r0, [pc, #164]	; 38250 <sd_bus_creds_has_bounding_cap@@Base+0xa928>
   381a8:	movw	r2, #1358	; 0x54e
   381ac:	ldr	r1, [pc, #160]	; 38254 <sd_bus_creds_has_bounding_cap@@Base+0xa92c>
   381b0:	ldr	r3, [pc, #160]	; 38258 <sd_bus_creds_has_bounding_cap@@Base+0xa930>
   381b4:	add	r0, pc, r0
   381b8:	add	r1, pc, r1
   381bc:	add	r3, pc, r3
   381c0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   381c4:	mvn	r0, #115	; 0x73
   381c8:	pop	{r3, r4, r5, pc}
   381cc:	ldr	r0, [pc, #136]	; 3825c <sd_bus_creds_has_bounding_cap@@Base+0xa934>
   381d0:	movw	r2, #1357	; 0x54d
   381d4:	ldr	r1, [pc, #132]	; 38260 <sd_bus_creds_has_bounding_cap@@Base+0xa938>
   381d8:	ldr	r3, [pc, #132]	; 38264 <sd_bus_creds_has_bounding_cap@@Base+0xa93c>
   381dc:	add	r0, pc, r0
   381e0:	add	r1, pc, r1
   381e4:	add	r3, pc, r3
   381e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   381ec:	mvn	r0, #21
   381f0:	pop	{r3, r4, r5, pc}
   381f4:	ldr	r0, [pc, #108]	; 38268 <sd_bus_creds_has_bounding_cap@@Base+0xa940>
   381f8:	movw	r2, #1356	; 0x54c
   381fc:	ldr	r1, [pc, #104]	; 3826c <sd_bus_creds_has_bounding_cap@@Base+0xa944>
   38200:	ldr	r3, [pc, #104]	; 38270 <sd_bus_creds_has_bounding_cap@@Base+0xa948>
   38204:	add	r0, pc, r0
   38208:	add	r1, pc, r1
   3820c:	add	r3, pc, r3
   38210:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38214:	mvn	r0, #32
   38218:	pop	{r3, r4, r5, pc}
   3821c:	ldr	r0, [pc, #80]	; 38274 <sd_bus_creds_has_bounding_cap@@Base+0xa94c>
   38220:	movw	r2, #1355	; 0x54b
   38224:	ldr	r1, [pc, #76]	; 38278 <sd_bus_creds_has_bounding_cap@@Base+0xa950>
   38228:	ldr	r3, [pc, #76]	; 3827c <sd_bus_creds_has_bounding_cap@@Base+0xa954>
   3822c:	add	r0, pc, r0
   38230:	add	r1, pc, r1
   38234:	add	r3, pc, r3
   38238:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3823c:	mvn	r0, #21
   38240:	pop	{r3, r4, r5, pc}
   38244:	andeq	sl, r1, r0, lsl r1
   38248:	andeq	r9, r1, r8, asr fp
   3824c:	andeq	r9, r1, r8, lsr #19
   38250:	andeq	sl, r1, ip, asr #2
   38254:	andeq	r9, r1, r0, lsr fp
   38258:	andeq	r9, r1, r0, lsl #19
   3825c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   38260:	andeq	r9, r1, r8, lsl #22
   38264:	andeq	r9, r1, r8, asr r9
   38268:	andeq	r9, r1, r4, lsr sp
   3826c:	andeq	r9, r1, r0, ror #21
   38270:	andeq	r9, r1, r0, lsr r9
   38274:	andeq	r8, r1, r4, lsr #25
   38278:			; <UNDEFINED> instruction: 0x00019ab8
   3827c:	andeq	r9, r1, r8, lsl #18
   38280:	push	{r4, r5, r6, lr}
   38284:	subs	r6, r0, #0
   38288:	mov	r4, r2
   3828c:	mov	r5, r3
   38290:	beq	38364 <sd_bus_creds_has_bounding_cap@@Base+0xaa3c>
   38294:	ldr	r0, [r6, #4]
   38298:	ldr	r3, [r0, #376]	; 0x178
   3829c:	cmp	r3, #5
   382a0:	beq	3833c <sd_bus_creds_has_bounding_cap@@Base+0xaa14>
   382a4:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   382a8:	cmp	r0, #0
   382ac:	bne	3838c <sd_bus_creds_has_bounding_cap@@Base+0xaa64>
   382b0:	ldrd	r2, [r6, #24]
   382b4:	cmp	r3, r5
   382b8:	cmpeq	r2, r4
   382bc:	beq	38300 <sd_bus_creds_has_bounding_cap@@Base+0xa9d8>
   382c0:	ldrb	r3, [r6, #21]
   382c4:	strd	r4, [r6, #24]
   382c8:	tst	r3, #1
   382cc:	bne	38308 <sd_bus_creds_has_bounding_cap@@Base+0xa9e0>
   382d0:	ldr	r3, [r6, #12]
   382d4:	cmp	r3, #0
   382d8:	beq	382f0 <sd_bus_creds_has_bounding_cap@@Base+0xa9c8>
   382dc:	ldr	r3, [r6, #4]
   382e0:	mov	r1, r6
   382e4:	add	r2, r6, #36	; 0x24
   382e8:	ldr	r0, [r3, #20]
   382ec:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   382f0:	ldrb	r3, [r6, #20]
   382f4:	sbfx	r3, r3, #0, #5
   382f8:	cmp	r3, #10
   382fc:	beq	38320 <sd_bus_creds_has_bounding_cap@@Base+0xa9f8>
   38300:	mov	r0, #0
   38304:	pop	{r4, r5, r6, pc}
   38308:	ldr	r3, [r6, #4]
   3830c:	mov	r1, r6
   38310:	add	r2, r6, #32
   38314:	ldr	r0, [r3, #16]
   38318:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   3831c:	b	382d0 <sd_bus_creds_has_bounding_cap@@Base+0xa9a8>
   38320:	ldr	r3, [r6, #4]
   38324:	mov	r1, r6
   38328:	add	r2, r6, #68	; 0x44
   3832c:	ldr	r0, [r3, #336]	; 0x150
   38330:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   38334:	mov	r0, #0
   38338:	pop	{r4, r5, r6, pc}
   3833c:	ldr	r0, [pc, #112]	; 383b4 <sd_bus_creds_has_bounding_cap@@Base+0xaa8c>
   38340:	movw	r2, #1405	; 0x57d
   38344:	ldr	r1, [pc, #108]	; 383b8 <sd_bus_creds_has_bounding_cap@@Base+0xaa90>
   38348:	ldr	r3, [pc, #108]	; 383bc <sd_bus_creds_has_bounding_cap@@Base+0xaa94>
   3834c:	add	r0, pc, r0
   38350:	add	r1, pc, r1
   38354:	add	r3, pc, r3
   38358:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3835c:	mvn	r0, #115	; 0x73
   38360:	pop	{r4, r5, r6, pc}
   38364:	ldr	r0, [pc, #84]	; 383c0 <sd_bus_creds_has_bounding_cap@@Base+0xaa98>
   38368:	movw	r2, #1404	; 0x57c
   3836c:	ldr	r1, [pc, #80]	; 383c4 <sd_bus_creds_has_bounding_cap@@Base+0xaa9c>
   38370:	ldr	r3, [pc, #80]	; 383c8 <sd_bus_creds_has_bounding_cap@@Base+0xaaa0>
   38374:	add	r0, pc, r0
   38378:	add	r1, pc, r1
   3837c:	add	r3, pc, r3
   38380:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38384:	mvn	r0, #21
   38388:	pop	{r4, r5, r6, pc}
   3838c:	ldr	r0, [pc, #56]	; 383cc <sd_bus_creds_has_bounding_cap@@Base+0xaaa4>
   38390:	movw	r2, #1406	; 0x57e
   38394:	ldr	r1, [pc, #52]	; 383d0 <sd_bus_creds_has_bounding_cap@@Base+0xaaa8>
   38398:	ldr	r3, [pc, #52]	; 383d4 <sd_bus_creds_has_bounding_cap@@Base+0xaaac>
   3839c:	add	r0, pc, r0
   383a0:	add	r1, pc, r1
   383a4:	add	r3, pc, r3
   383a8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   383ac:	mvn	r0, #9
   383b0:	pop	{r4, r5, r6, pc}
   383b4:			; <UNDEFINED> instruction: 0x00019fb4
   383b8:	muleq	r1, r8, r9
   383bc:	andeq	r9, r1, r4, lsl r9
   383c0:	andeq	r8, r1, ip, asr fp
   383c4:	andeq	r9, r1, r0, ror r9
   383c8:	andeq	r9, r1, ip, ror #17
   383cc:	andeq	r9, r1, r0, lsl #30
   383d0:	andeq	r9, r1, r8, asr #18
   383d4:	andeq	r9, r1, r4, asr #17
   383d8:	push	{r4, r5, r6, lr}
   383dc:	subs	r4, r0, #0
   383e0:	mov	r5, r1
   383e4:	beq	3891c <sd_bus_creds_has_bounding_cap@@Base+0xaff4>
   383e8:	add	r3, r1, #1
   383ec:	cmp	r3, #2
   383f0:	bhi	388f4 <sd_bus_creds_has_bounding_cap@@Base+0xafcc>
   383f4:	ldr	r0, [r4, #4]
   383f8:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   383fc:	cmp	r0, #0
   38400:	bne	388cc <sd_bus_creds_has_bounding_cap@@Base+0xafa4>
   38404:	ldr	r0, [r4, #4]
   38408:	ldr	r3, [r0, #376]	; 0x178
   3840c:	cmp	r3, #5
   38410:	beq	38520 <sd_bus_creds_has_bounding_cap@@Base+0xabf8>
   38414:	ldrb	r1, [r4, #20]
   38418:	sbfx	r3, r1, #5, #3
   3841c:	sxtb	r2, r3
   38420:	uxtb	r3, r3
   38424:	cmp	r2, r5
   38428:	beq	384e0 <sd_bus_creds_has_bounding_cap@@Base+0xabb8>
   3842c:	cmp	r5, #0
   38430:	sbfx	r1, r1, #0, #5
   38434:	bne	384e8 <sd_bus_creds_has_bounding_cap@@Base+0xabc0>
   38438:	cmp	r1, #10
   3843c:	addls	pc, pc, r1, lsl #2
   38440:	b	38790 <sd_bus_creds_has_bounding_cap@@Base+0xae68>
   38444:	b	38530 <sd_bus_creds_has_bounding_cap@@Base+0xac08>
   38448:	b	385b8 <sd_bus_creds_has_bounding_cap@@Base+0xac90>
   3844c:	b	385b8 <sd_bus_creds_has_bounding_cap@@Base+0xac90>
   38450:	b	385b8 <sd_bus_creds_has_bounding_cap@@Base+0xac90>
   38454:	b	385b8 <sd_bus_creds_has_bounding_cap@@Base+0xac90>
   38458:	b	385b8 <sd_bus_creds_has_bounding_cap@@Base+0xac90>
   3845c:	b	38600 <sd_bus_creds_has_bounding_cap@@Base+0xacd8>
   38460:	b	38568 <sd_bus_creds_has_bounding_cap@@Base+0xac40>
   38464:	b	38540 <sd_bus_creds_has_bounding_cap@@Base+0xac18>
   38468:	b	38540 <sd_bus_creds_has_bounding_cap@@Base+0xac18>
   3846c:	b	3867c <sd_bus_creds_has_bounding_cap@@Base+0xad54>
   38470:	cmp	r3, #0
   38474:	bne	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   38478:	ldr	r3, [r0, #320]	; 0x140
   3847c:	cmp	r3, #0
   38480:	beq	38860 <sd_bus_creds_has_bounding_cap@@Base+0xaf38>
   38484:	ldr	r3, [r3, #68]	; 0x44
   38488:	cmp	r3, #0
   3848c:	beq	38860 <sd_bus_creds_has_bounding_cap@@Base+0xaf38>
   38490:	ldrb	r3, [r3, #20]
   38494:	lsrs	r3, r3, #5
   38498:	beq	38860 <sd_bus_creds_has_bounding_cap@@Base+0xaf38>
   3849c:	ldr	r3, [r0, #328]	; 0x148
   384a0:	add	r3, r3, #1
   384a4:	str	r3, [r0, #328]	; 0x148
   384a8:	ldrb	r3, [r4, #20]
   384ac:	bfi	r3, r5, #5, #3
   384b0:	strb	r3, [r4, #20]
   384b4:	ldrb	r3, [r4, #21]
   384b8:	tst	r3, #1
   384bc:	bne	38550 <sd_bus_creds_has_bounding_cap@@Base+0xac28>
   384c0:	ldr	r3, [r4, #12]
   384c4:	cmp	r3, #0
   384c8:	beq	384e0 <sd_bus_creds_has_bounding_cap@@Base+0xabb8>
   384cc:	ldr	r3, [r4, #4]
   384d0:	mov	r1, r4
   384d4:	add	r2, r4, #36	; 0x24
   384d8:	ldr	r0, [r3, #20]
   384dc:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   384e0:	mov	r0, #0
   384e4:	pop	{r4, r5, r6, pc}
   384e8:	cmp	r1, #10
   384ec:	addls	pc, pc, r1, lsl #2
   384f0:	b	38770 <sd_bus_creds_has_bounding_cap@@Base+0xae48>
   384f4:	b	3869c <sd_bus_creds_has_bounding_cap@@Base+0xad74>
   384f8:	b	386d8 <sd_bus_creds_has_bounding_cap@@Base+0xadb0>
   384fc:	b	386d8 <sd_bus_creds_has_bounding_cap@@Base+0xadb0>
   38500:	b	386d8 <sd_bus_creds_has_bounding_cap@@Base+0xadb0>
   38504:	b	386d8 <sd_bus_creds_has_bounding_cap@@Base+0xadb0>
   38508:	b	386d8 <sd_bus_creds_has_bounding_cap@@Base+0xadb0>
   3850c:	b	38710 <sd_bus_creds_has_bounding_cap@@Base+0xade8>
   38510:	b	38470 <sd_bus_creds_has_bounding_cap@@Base+0xab48>
   38514:	b	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   38518:	b	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   3851c:	b	386b8 <sd_bus_creds_has_bounding_cap@@Base+0xad90>
   38520:	cmp	r5, #0
   38524:	beq	384e0 <sd_bus_creds_has_bounding_cap@@Base+0xabb8>
   38528:	mvn	r0, #115	; 0x73
   3852c:	pop	{r4, r5, r6, pc}
   38530:	mov	r0, r4
   38534:	bl	373a0 <sd_bus_creds_has_bounding_cap@@Base+0x9a78>
   38538:	cmp	r0, #0
   3853c:	poplt	{r4, r5, r6, pc}
   38540:	ldrb	r3, [r4, #20]
   38544:	bfc	r3, #5, #3
   38548:	strb	r3, [r4, #20]
   3854c:	b	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   38550:	ldr	r3, [r4, #4]
   38554:	mov	r1, r4
   38558:	add	r2, r4, #32
   3855c:	ldr	r0, [r3, #16]
   38560:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   38564:	b	384c0 <sd_bus_creds_has_bounding_cap@@Base+0xab98>
   38568:	ldr	r3, [r0, #320]	; 0x140
   3856c:	cmp	r3, #0
   38570:	beq	3858c <sd_bus_creds_has_bounding_cap@@Base+0xac64>
   38574:	ldr	r3, [r3, #68]	; 0x44
   38578:	cmp	r3, #0
   3857c:	beq	3858c <sd_bus_creds_has_bounding_cap@@Base+0xac64>
   38580:	ldrb	r3, [r3, #20]
   38584:	lsrs	r3, r3, #5
   38588:	bne	387b0 <sd_bus_creds_has_bounding_cap@@Base+0xae88>
   3858c:	ldr	r3, [r0, #328]	; 0x148
   38590:	cmp	r3, #0
   38594:	bne	387b0 <sd_bus_creds_has_bounding_cap@@Base+0xae88>
   38598:	ldr	r0, [pc, #1092]	; 389e4 <sd_bus_creds_has_bounding_cap@@Base+0xb0bc>
   3859c:	movw	r2, #1494	; 0x5d6
   385a0:	ldr	r1, [pc, #1088]	; 389e8 <sd_bus_creds_has_bounding_cap@@Base+0xb0c0>
   385a4:	ldr	r3, [pc, #1088]	; 389ec <sd_bus_creds_has_bounding_cap@@Base+0xb0c4>
   385a8:	add	r0, pc, r0
   385ac:	add	r1, pc, r1
   385b0:	add	r3, pc, r3
   385b4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   385b8:	ldrb	r3, [r4, #20]
   385bc:	bfc	r3, #5, #3
   385c0:	strb	r3, [r4, #20]
   385c4:	bl	37064 <sd_bus_creds_has_bounding_cap@@Base+0x973c>
   385c8:	subs	r5, r0, #0
   385cc:	beq	38984 <sd_bus_creds_has_bounding_cap@@Base+0xb05c>
   385d0:	mov	r1, r4
   385d4:	add	r2, r4, #88	; 0x58
   385d8:	ldr	r0, [r5, #4]
   385dc:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   385e0:	ldr	r0, [r5, #8]
   385e4:	mov	r1, r4
   385e8:	add	r2, r4, #92	; 0x5c
   385ec:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   385f0:	ldrb	r3, [r5, #24]
   385f4:	orr	r3, r3, #1
   385f8:	strb	r3, [r5, #24]
   385fc:	b	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   38600:	ldr	r3, [r0, #320]	; 0x140
   38604:	ldr	r1, [r4, #200]	; 0xc8
   38608:	cmp	r3, #0
   3860c:	beq	38838 <sd_bus_creds_has_bounding_cap@@Base+0xaf10>
   38610:	ldr	r3, [r3, r1, lsl #2]
   38614:	cmp	r3, #0
   38618:	beq	38838 <sd_bus_creds_has_bounding_cap@@Base+0xaf10>
   3861c:	ldrb	r3, [r3, #20]
   38620:	lsrs	r3, r3, #5
   38624:	beq	38838 <sd_bus_creds_has_bounding_cap@@Base+0xaf10>
   38628:	ldrb	r3, [r4, #20]
   3862c:	bfc	r3, #5, #3
   38630:	strb	r3, [r4, #20]
   38634:	ldr	r3, [r0, #320]	; 0x140
   38638:	cmp	r3, #0
   3863c:	beq	38658 <sd_bus_creds_has_bounding_cap@@Base+0xad30>
   38640:	ldr	r3, [r3, r1, lsl #2]
   38644:	cmp	r3, #0
   38648:	beq	38658 <sd_bus_creds_has_bounding_cap@@Base+0xad30>
   3864c:	ldrb	r3, [r3, #20]
   38650:	lsrs	r3, r3, #5
   38654:	bne	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   38658:	cmp	r1, #17
   3865c:	beq	388ac <sd_bus_creds_has_bounding_cap@@Base+0xaf84>
   38660:	add	r0, r0, #192	; 0xc0
   38664:	bl	3488 <sigdelset@plt>
   38668:	cmp	r0, #0
   3866c:	bne	38964 <sd_bus_creds_has_bounding_cap@@Base+0xb03c>
   38670:	ldr	r0, [r4, #4]
   38674:	bl	36f64 <sd_bus_creds_has_bounding_cap@@Base+0x963c>
   38678:	b	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   3867c:	ldrb	r3, [r4, #20]
   38680:	mov	r1, r4
   38684:	add	r2, r4, #68	; 0x44
   38688:	bfc	r3, #5, #3
   3868c:	strb	r3, [r4, #20]
   38690:	ldr	r0, [r0, #336]	; 0x150
   38694:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   38698:	b	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   3869c:	mov	r0, r4
   386a0:	mov	r1, r5
   386a4:	ldr	r2, [r4, #72]	; 0x48
   386a8:	bl	36e08 <sd_bus_creds_has_bounding_cap@@Base+0x94e0>
   386ac:	cmp	r0, #0
   386b0:	bge	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   386b4:	pop	{r4, r5, r6, pc}
   386b8:	ldrb	r3, [r4, #20]
   386bc:	mov	r1, r4
   386c0:	add	r2, r4, #68	; 0x44
   386c4:	bfi	r3, r5, #5, #3
   386c8:	strb	r3, [r4, #20]
   386cc:	ldr	r0, [r0, #336]	; 0x150
   386d0:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   386d4:	b	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   386d8:	ldrb	r3, [r4, #20]
   386dc:	bfi	r3, r5, #5, #3
   386e0:	strb	r3, [r4, #20]
   386e4:	bl	37064 <sd_bus_creds_has_bounding_cap@@Base+0x973c>
   386e8:	subs	r5, r0, #0
   386ec:	bne	385d0 <sd_bus_creds_has_bounding_cap@@Base+0xaca8>
   386f0:	ldr	r0, [pc, #760]	; 389f0 <sd_bus_creds_has_bounding_cap@@Base+0xb0c8>
   386f4:	movw	r2, #1543	; 0x607
   386f8:	ldr	r1, [pc, #756]	; 389f4 <sd_bus_creds_has_bounding_cap@@Base+0xb0cc>
   386fc:	ldr	r3, [pc, #756]	; 389f8 <sd_bus_creds_has_bounding_cap@@Base+0xb0d0>
   38700:	add	r0, pc, r0
   38704:	add	r1, pc, r1
   38708:	add	r3, pc, r3
   3870c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   38710:	ldr	r3, [r0, #320]	; 0x140
   38714:	ldr	r1, [r4, #200]	; 0xc8
   38718:	cmp	r3, #0
   3871c:	beq	38738 <sd_bus_creds_has_bounding_cap@@Base+0xae10>
   38720:	ldr	r3, [r3, r1, lsl #2]
   38724:	cmp	r3, #0
   38728:	beq	38738 <sd_bus_creds_has_bounding_cap@@Base+0xae10>
   3872c:	ldrb	r3, [r3, #20]
   38730:	lsrs	r3, r3, #5
   38734:	bne	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   38738:	cmp	r1, #17
   3873c:	beq	3889c <sd_bus_creds_has_bounding_cap@@Base+0xaf74>
   38740:	add	r0, r0, #192	; 0xc0
   38744:	bl	32e4 <sigaddset@plt>
   38748:	subs	r6, r0, #0
   3874c:	bne	389a4 <sd_bus_creds_has_bounding_cap@@Base+0xb07c>
   38750:	ldr	r0, [r4, #4]
   38754:	bl	36f64 <sd_bus_creds_has_bounding_cap@@Base+0x963c>
   38758:	cmp	r0, #0
   3875c:	bge	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   38760:	ldrb	r3, [r4, #20]
   38764:	bfi	r3, r6, #5, #3
   38768:	strb	r3, [r4, #20]
   3876c:	pop	{r4, r5, r6, pc}
   38770:	ldr	r0, [pc, #644]	; 389fc <sd_bus_creds_has_bounding_cap@@Base+0xb0d4>
   38774:	movw	r2, #1596	; 0x63c
   38778:	ldr	r1, [pc, #640]	; 38a00 <sd_bus_creds_has_bounding_cap@@Base+0xb0d8>
   3877c:	ldr	r3, [pc, #640]	; 38a04 <sd_bus_creds_has_bounding_cap@@Base+0xb0dc>
   38780:	add	r0, pc, r0
   38784:	add	r1, pc, r1
   38788:	add	r3, pc, r3
   3878c:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   38790:	ldr	r0, [pc, #624]	; 38a08 <sd_bus_creds_has_bounding_cap@@Base+0xb0e0>
   38794:	mov	r2, #1520	; 0x5f0
   38798:	ldr	r1, [pc, #620]	; 38a0c <sd_bus_creds_has_bounding_cap@@Base+0xb0e4>
   3879c:	ldr	r3, [pc, #620]	; 38a10 <sd_bus_creds_has_bounding_cap@@Base+0xb0e8>
   387a0:	add	r0, pc, r0
   387a4:	add	r1, pc, r1
   387a8:	add	r3, pc, r3
   387ac:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   387b0:	ldrb	r3, [r4, #20]
   387b4:	bfc	r3, #5, #3
   387b8:	strb	r3, [r4, #20]
   387bc:	ldr	r3, [r0, #328]	; 0x148
   387c0:	cmp	r3, #0
   387c4:	beq	38944 <sd_bus_creds_has_bounding_cap@@Base+0xb01c>
   387c8:	sub	r3, r3, #1
   387cc:	str	r3, [r0, #328]	; 0x148
   387d0:	ldr	r0, [r4, #4]
   387d4:	ldr	r3, [r0, #320]	; 0x140
   387d8:	cmp	r3, #0
   387dc:	beq	387f8 <sd_bus_creds_has_bounding_cap@@Base+0xaed0>
   387e0:	ldr	r3, [r3, #68]	; 0x44
   387e4:	cmp	r3, #0
   387e8:	beq	387f8 <sd_bus_creds_has_bounding_cap@@Base+0xaed0>
   387ec:	ldrb	r3, [r3, #20]
   387f0:	lsrs	r3, r3, #5
   387f4:	bne	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   387f8:	ldr	r3, [r0, #328]	; 0x148
   387fc:	cmp	r3, #0
   38800:	bne	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   38804:	add	r0, r0, #192	; 0xc0
   38808:	mov	r1, #17
   3880c:	bl	3488 <sigdelset@plt>
   38810:	cmp	r0, #0
   38814:	beq	38670 <sd_bus_creds_has_bounding_cap@@Base+0xad48>
   38818:	ldr	r0, [pc, #500]	; 38a14 <sd_bus_creds_has_bounding_cap@@Base+0xb0ec>
   3881c:	movw	r2, #1502	; 0x5de
   38820:	ldr	r1, [pc, #496]	; 38a18 <sd_bus_creds_has_bounding_cap@@Base+0xb0f0>
   38824:	ldr	r3, [pc, #496]	; 38a1c <sd_bus_creds_has_bounding_cap@@Base+0xb0f4>
   38828:	add	r0, pc, r0
   3882c:	add	r1, pc, r1
   38830:	add	r3, pc, r3
   38834:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   38838:	cmp	r1, #17
   3883c:	beq	388bc <sd_bus_creds_has_bounding_cap@@Base+0xaf94>
   38840:	ldr	r0, [pc, #472]	; 38a20 <sd_bus_creds_has_bounding_cap@@Base+0xb0f8>
   38844:	movw	r2, #1479	; 0x5c7
   38848:	ldr	r1, [pc, #468]	; 38a24 <sd_bus_creds_has_bounding_cap@@Base+0xb0fc>
   3884c:	ldr	r3, [pc, #468]	; 38a28 <sd_bus_creds_has_bounding_cap@@Base+0xb100>
   38850:	add	r0, pc, r0
   38854:	add	r1, pc, r1
   38858:	add	r3, pc, r3
   3885c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   38860:	ldr	r3, [r0, #328]	; 0x148
   38864:	cmp	r3, #0
   38868:	bne	384a0 <sd_bus_creds_has_bounding_cap@@Base+0xab78>
   3886c:	add	r0, r0, #192	; 0xc0
   38870:	ldr	r1, [r4, #200]	; 0xc8
   38874:	bl	32e4 <sigaddset@plt>
   38878:	subs	r6, r0, #0
   3887c:	bne	389c4 <sd_bus_creds_has_bounding_cap@@Base+0xb09c>
   38880:	ldr	r0, [r4, #4]
   38884:	bl	36f64 <sd_bus_creds_has_bounding_cap@@Base+0x963c>
   38888:	cmp	r0, #0
   3888c:	blt	38760 <sd_bus_creds_has_bounding_cap@@Base+0xae38>
   38890:	ldr	r0, [r4, #4]
   38894:	ldr	r3, [r0, #328]	; 0x148
   38898:	b	384a0 <sd_bus_creds_has_bounding_cap@@Base+0xab78>
   3889c:	ldr	r3, [r0, #328]	; 0x148
   388a0:	cmp	r3, #0
   388a4:	bne	384a8 <sd_bus_creds_has_bounding_cap@@Base+0xab80>
   388a8:	b	38740 <sd_bus_creds_has_bounding_cap@@Base+0xae18>
   388ac:	ldr	r3, [r0, #328]	; 0x148
   388b0:	cmp	r3, #0
   388b4:	bne	384b4 <sd_bus_creds_has_bounding_cap@@Base+0xab8c>
   388b8:	b	38660 <sd_bus_creds_has_bounding_cap@@Base+0xad38>
   388bc:	ldr	r3, [r0, #328]	; 0x148
   388c0:	cmp	r3, #0
   388c4:	bne	38628 <sd_bus_creds_has_bounding_cap@@Base+0xad00>
   388c8:	b	38840 <sd_bus_creds_has_bounding_cap@@Base+0xaf18>
   388cc:	ldr	r0, [pc, #344]	; 38a2c <sd_bus_creds_has_bounding_cap@@Base+0xb104>
   388d0:	movw	r2, #1439	; 0x59f
   388d4:	ldr	r1, [pc, #340]	; 38a30 <sd_bus_creds_has_bounding_cap@@Base+0xb108>
   388d8:	ldr	r3, [pc, #340]	; 38a34 <sd_bus_creds_has_bounding_cap@@Base+0xb10c>
   388dc:	add	r0, pc, r0
   388e0:	add	r1, pc, r1
   388e4:	add	r3, pc, r3
   388e8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   388ec:	mvn	r0, #9
   388f0:	pop	{r4, r5, r6, pc}
   388f4:	ldr	r0, [pc, #316]	; 38a38 <sd_bus_creds_has_bounding_cap@@Base+0xb110>
   388f8:	movw	r2, #1438	; 0x59e
   388fc:	ldr	r1, [pc, #312]	; 38a3c <sd_bus_creds_has_bounding_cap@@Base+0xb114>
   38900:	ldr	r3, [pc, #312]	; 38a40 <sd_bus_creds_has_bounding_cap@@Base+0xb118>
   38904:	add	r0, pc, r0
   38908:	add	r1, pc, r1
   3890c:	add	r3, pc, r3
   38910:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38914:	mvn	r0, #21
   38918:	pop	{r4, r5, r6, pc}
   3891c:	ldr	r0, [pc, #288]	; 38a44 <sd_bus_creds_has_bounding_cap@@Base+0xb11c>
   38920:	movw	r2, #1437	; 0x59d
   38924:	ldr	r1, [pc, #284]	; 38a48 <sd_bus_creds_has_bounding_cap@@Base+0xb120>
   38928:	ldr	r3, [pc, #284]	; 38a4c <sd_bus_creds_has_bounding_cap@@Base+0xb124>
   3892c:	add	r0, pc, r0
   38930:	add	r1, pc, r1
   38934:	add	r3, pc, r3
   38938:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3893c:	mvn	r0, #21
   38940:	pop	{r4, r5, r6, pc}
   38944:	ldr	r0, [pc, #260]	; 38a50 <sd_bus_creds_has_bounding_cap@@Base+0xb128>
   38948:	movw	r2, #1498	; 0x5da
   3894c:	ldr	r1, [pc, #256]	; 38a54 <sd_bus_creds_has_bounding_cap@@Base+0xb12c>
   38950:	ldr	r3, [pc, #256]	; 38a58 <sd_bus_creds_has_bounding_cap@@Base+0xb130>
   38954:	add	r0, pc, r0
   38958:	add	r1, pc, r1
   3895c:	add	r3, pc, r3
   38960:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   38964:	ldr	r0, [pc, #240]	; 38a5c <sd_bus_creds_has_bounding_cap@@Base+0xb134>
   38968:	movw	r2, #1484	; 0x5cc
   3896c:	ldr	r1, [pc, #236]	; 38a60 <sd_bus_creds_has_bounding_cap@@Base+0xb138>
   38970:	ldr	r3, [pc, #236]	; 38a64 <sd_bus_creds_has_bounding_cap@@Base+0xb13c>
   38974:	add	r0, pc, r0
   38978:	add	r1, pc, r1
   3897c:	add	r3, pc, r3
   38980:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   38984:	ldr	r0, [pc, #220]	; 38a68 <sd_bus_creds_has_bounding_cap@@Base+0xb140>
   38988:	movw	r2, #1470	; 0x5be
   3898c:	ldr	r1, [pc, #216]	; 38a6c <sd_bus_creds_has_bounding_cap@@Base+0xb144>
   38990:	ldr	r3, [pc, #216]	; 38a70 <sd_bus_creds_has_bounding_cap@@Base+0xb148>
   38994:	add	r0, pc, r0
   38998:	add	r1, pc, r1
   3899c:	add	r3, pc, r3
   389a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   389a4:	ldr	r0, [pc, #200]	; 38a74 <sd_bus_creds_has_bounding_cap@@Base+0xb14c>
   389a8:	movw	r2, #1554	; 0x612
   389ac:	ldr	r1, [pc, #196]	; 38a78 <sd_bus_creds_has_bounding_cap@@Base+0xb150>
   389b0:	ldr	r3, [pc, #196]	; 38a7c <sd_bus_creds_has_bounding_cap@@Base+0xb154>
   389b4:	add	r0, pc, r0
   389b8:	add	r1, pc, r1
   389bc:	add	r3, pc, r3
   389c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   389c4:	ldr	r0, [pc, #180]	; 38a80 <sd_bus_creds_has_bounding_cap@@Base+0xb158>
   389c8:	movw	r2, #1570	; 0x622
   389cc:	ldr	r1, [pc, #176]	; 38a84 <sd_bus_creds_has_bounding_cap@@Base+0xb15c>
   389d0:	ldr	r3, [pc, #176]	; 38a88 <sd_bus_creds_has_bounding_cap@@Base+0xb160>
   389d4:	add	r0, pc, r0
   389d8:	add	r1, pc, r1
   389dc:	add	r3, pc, r3
   389e0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   389e4:	andeq	r9, r1, r8, ror #28
   389e8:	andeq	r9, r1, ip, lsr r7
   389ec:	ldrdeq	r9, [r1], -r8
   389f0:	andeq	ip, r1, r8, ror #12
   389f4:	andeq	r9, r1, r4, ror #11
   389f8:	andeq	r9, r1, r0, lsl #9
   389fc:	ldrdeq	r9, [r1], -r4
   38a00:	andeq	r9, r1, r4, ror #10
   38a04:	andeq	r9, r1, r0, lsl #8
   38a08:			; <UNDEFINED> instruction: 0x000199b4
   38a0c:	andeq	r9, r1, r4, asr #10
   38a10:	andeq	r9, r1, r0, ror #7
   38a14:	andeq	r9, r1, r0, lsl #18
   38a18:			; <UNDEFINED> instruction: 0x000194bc
   38a1c:	andeq	r9, r1, r8, asr r3
   38a20:	muleq	r1, r8, fp
   38a24:	muleq	r1, r4, r4
   38a28:	andeq	r9, r1, r0, lsr r3
   38a2c:	andeq	r9, r1, r0, asr #19
   38a30:	andeq	r9, r1, r8, lsl #8
   38a34:	andeq	r9, r1, r4, lsr #5
   38a38:	andeq	r9, r1, r0, ror sl
   38a3c:	andeq	r9, r1, r0, ror #7
   38a40:	andeq	r9, r1, ip, ror r2
   38a44:	andeq	r8, r1, r4, lsr #11
   38a48:			; <UNDEFINED> instruction: 0x000193b8
   38a4c:	andeq	r9, r1, r4, asr r2
   38a50:	andeq	r9, r1, ip, lsr #15
   38a54:	muleq	r1, r0, r3
   38a58:	andeq	r9, r1, ip, lsr #4
   38a5c:	andeq	r9, r1, r8, asr r7
   38a60:	andeq	r9, r1, r0, ror r3
   38a64:	andeq	r9, r1, ip, lsl #4
   38a68:	ldrdeq	ip, [r1], -r4
   38a6c:	andeq	r9, r1, r0, asr r3
   38a70:	andeq	r9, r1, ip, ror #3
   38a74:	andeq	r9, r1, r0, lsl #20
   38a78:	andeq	r9, r1, r0, lsr r3
   38a7c:	andeq	r9, r1, ip, asr #3
   38a80:	andeq	r9, r1, r0, ror #19
   38a84:	andeq	r9, r1, r0, lsl r3
   38a88:	andeq	r9, r1, ip, lsr #3
   38a8c:	ldr	r1, [pc, #516]	; 38c98 <sd_bus_creds_has_bounding_cap@@Base+0xb370>
   38a90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   38a94:	subs	r5, r0, #0
   38a98:	ldr	r0, [pc, #508]	; 38c9c <sd_bus_creds_has_bounding_cap@@Base+0xb374>
   38a9c:	sub	sp, sp, #32
   38aa0:	add	r1, pc, r1
   38aa4:	strd	r2, [sp]
   38aa8:	ldr	r8, [r1, r0]
   38aac:	mov	r3, r1
   38ab0:	ldr	r3, [r8]
   38ab4:	str	r3, [sp, #28]
   38ab8:	beq	38c70 <sd_bus_creds_has_bounding_cap@@Base+0xb348>
   38abc:	ldrd	r0, [sp]
   38ac0:	mvn	r2, #0
   38ac4:	mvn	r3, #0
   38ac8:	cmp	r1, r3
   38acc:	cmpeq	r0, r2
   38ad0:	beq	38c48 <sd_bus_creds_has_bounding_cap@@Base+0xb320>
   38ad4:	ldrb	r7, [r5, #20]
   38ad8:	add	r4, sp, #4
   38adc:	ldr	r9, [pc, #444]	; 38ca0 <sd_bus_creds_has_bounding_cap@@Base+0xb378>
   38ae0:	add	sl, sp, #24
   38ae4:	sbfx	r7, r7, #0, #5
   38ae8:	add	r6, sp, #8
   38aec:	add	r9, pc, r9
   38af0:	mov	lr, r9
   38af4:	mov	ip, r6
   38af8:	ldm	lr!, {r0, r1, r2, r3}
   38afc:	ldr	lr, [lr]
   38b00:	stmia	ip!, {r0, r1, r2, r3}
   38b04:	str	lr, [ip]
   38b08:	ldr	r3, [r4, #4]!
   38b0c:	cmp	r3, r7
   38b10:	beq	38b58 <sd_bus_creds_has_bounding_cap@@Base+0xb230>
   38b14:	cmp	r4, sl
   38b18:	bne	38af0 <sd_bus_creds_has_bounding_cap@@Base+0xb1c8>
   38b1c:	ldr	r0, [pc, #384]	; 38ca4 <sd_bus_creds_has_bounding_cap@@Base+0xb37c>
   38b20:	movw	r2, #1624	; 0x658
   38b24:	ldr	r1, [pc, #380]	; 38ca8 <sd_bus_creds_has_bounding_cap@@Base+0xb380>
   38b28:	ldr	r3, [pc, #380]	; 38cac <sd_bus_creds_has_bounding_cap@@Base+0xb384>
   38b2c:	add	r0, pc, r0
   38b30:	add	r1, pc, r1
   38b34:	add	r3, pc, r3
   38b38:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38b3c:	mvn	r0, #32
   38b40:	ldr	r2, [sp, #28]
   38b44:	ldr	r3, [r8]
   38b48:	cmp	r2, r3
   38b4c:	bne	38bd4 <sd_bus_creds_has_bounding_cap@@Base+0xb2ac>
   38b50:	add	sp, sp, #32
   38b54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38b58:	ldr	r0, [r5, #4]
   38b5c:	ldr	r3, [r0, #376]	; 0x178
   38b60:	cmp	r3, #5
   38b64:	beq	38c20 <sd_bus_creds_has_bounding_cap@@Base+0xb2f8>
   38b68:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   38b6c:	subs	r6, r0, #0
   38b70:	bne	38bf8 <sd_bus_creds_has_bounding_cap@@Base+0xb2d0>
   38b74:	ldrd	r2, [sp]
   38b78:	mov	r1, r6
   38b7c:	mov	r0, r5
   38b80:	strd	r2, [r5, #72]	; 0x48
   38b84:	bl	370f0 <sd_bus_creds_has_bounding_cap@@Base+0x97c8>
   38b88:	ldrb	r1, [r5, #20]
   38b8c:	ldr	r0, [r5, #4]
   38b90:	sbfx	r1, r1, #0, #5
   38b94:	bl	37064 <sd_bus_creds_has_bounding_cap@@Base+0x973c>
   38b98:	subs	r4, r0, #0
   38b9c:	beq	38bd8 <sd_bus_creds_has_bounding_cap@@Base+0xb2b0>
   38ba0:	mov	r1, r5
   38ba4:	add	r2, r5, #88	; 0x58
   38ba8:	ldr	r0, [r4, #4]
   38bac:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   38bb0:	mov	r1, r5
   38bb4:	ldr	r0, [r4, #8]
   38bb8:	add	r2, r5, #92	; 0x5c
   38bbc:	bl	433e0 <sd_bus_creds_has_bounding_cap@@Base+0x15ab8>
   38bc0:	ldrb	r3, [r4, #24]
   38bc4:	mov	r0, r6
   38bc8:	orr	r3, r3, #1
   38bcc:	strb	r3, [r4, #24]
   38bd0:	b	38b40 <sd_bus_creds_has_bounding_cap@@Base+0xb218>
   38bd4:	bl	314c <__stack_chk_fail@plt>
   38bd8:	ldr	r0, [pc, #208]	; 38cb0 <sd_bus_creds_has_bounding_cap@@Base+0xb388>
   38bdc:	movw	r2, #1633	; 0x661
   38be0:	ldr	r1, [pc, #204]	; 38cb4 <sd_bus_creds_has_bounding_cap@@Base+0xb38c>
   38be4:	ldr	r3, [pc, #204]	; 38cb8 <sd_bus_creds_has_bounding_cap@@Base+0xb390>
   38be8:	add	r0, pc, r0
   38bec:	add	r1, pc, r1
   38bf0:	add	r3, pc, r3
   38bf4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   38bf8:	ldr	r0, [pc, #188]	; 38cbc <sd_bus_creds_has_bounding_cap@@Base+0xb394>
   38bfc:	movw	r2, #1626	; 0x65a
   38c00:	ldr	r1, [pc, #184]	; 38cc0 <sd_bus_creds_has_bounding_cap@@Base+0xb398>
   38c04:	ldr	r3, [pc, #184]	; 38cc4 <sd_bus_creds_has_bounding_cap@@Base+0xb39c>
   38c08:	add	r0, pc, r0
   38c0c:	add	r1, pc, r1
   38c10:	add	r3, pc, r3
   38c14:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38c18:	mvn	r0, #9
   38c1c:	b	38b40 <sd_bus_creds_has_bounding_cap@@Base+0xb218>
   38c20:	ldr	r0, [pc, #160]	; 38cc8 <sd_bus_creds_has_bounding_cap@@Base+0xb3a0>
   38c24:	movw	r2, #1625	; 0x659
   38c28:	ldr	r1, [pc, #156]	; 38ccc <sd_bus_creds_has_bounding_cap@@Base+0xb3a4>
   38c2c:	ldr	r3, [pc, #156]	; 38cd0 <sd_bus_creds_has_bounding_cap@@Base+0xb3a8>
   38c30:	add	r0, pc, r0
   38c34:	add	r1, pc, r1
   38c38:	add	r3, pc, r3
   38c3c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38c40:	mvn	r0, #115	; 0x73
   38c44:	b	38b40 <sd_bus_creds_has_bounding_cap@@Base+0xb218>
   38c48:	ldr	r0, [pc, #132]	; 38cd4 <sd_bus_creds_has_bounding_cap@@Base+0xb3ac>
   38c4c:	movw	r2, #1623	; 0x657
   38c50:	ldr	r1, [pc, #128]	; 38cd8 <sd_bus_creds_has_bounding_cap@@Base+0xb3b0>
   38c54:	ldr	r3, [pc, #128]	; 38cdc <sd_bus_creds_has_bounding_cap@@Base+0xb3b4>
   38c58:	add	r0, pc, r0
   38c5c:	add	r1, pc, r1
   38c60:	add	r3, pc, r3
   38c64:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38c68:	mvn	r0, #21
   38c6c:	b	38b40 <sd_bus_creds_has_bounding_cap@@Base+0xb218>
   38c70:	ldr	r0, [pc, #104]	; 38ce0 <sd_bus_creds_has_bounding_cap@@Base+0xb3b8>
   38c74:	movw	r2, #1622	; 0x656
   38c78:	ldr	r1, [pc, #100]	; 38ce4 <sd_bus_creds_has_bounding_cap@@Base+0xb3bc>
   38c7c:	ldr	r3, [pc, #100]	; 38ce8 <sd_bus_creds_has_bounding_cap@@Base+0xb3c0>
   38c80:	add	r0, pc, r0
   38c84:	add	r1, pc, r1
   38c88:	add	r3, pc, r3
   38c8c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38c90:	mvn	r0, #21
   38c94:	b	38b40 <sd_bus_creds_has_bounding_cap@@Base+0xb218>
   38c98:	andeq	r3, r3, r8, asr r2
   38c9c:	andeq	r0, r0, r8, lsr #5
   38ca0:	andeq	r8, r1, r0, ror #31
   38ca4:	andeq	r9, r1, r8, lsl #19
   38ca8:			; <UNDEFINED> instruction: 0x000191b8
   38cac:	andeq	r8, r1, ip, ror #31
   38cb0:	andeq	ip, r1, r0, lsl #3
   38cb4:	strdeq	r9, [r1], -ip
   38cb8:	andeq	r8, r1, r0, lsr pc
   38cbc:	muleq	r1, r4, r6
   38cc0:	ldrdeq	r9, [r1], -ip
   38cc4:	andeq	r8, r1, r0, lsl pc
   38cc8:	ldrdeq	r9, [r1], -r0
   38ccc:	strheq	r9, [r1], -r4
   38cd0:	andeq	r8, r1, r8, ror #29
   38cd4:	muleq	r1, ip, r5
   38cd8:	andeq	r9, r1, ip, lsl #1
   38cdc:	andeq	r8, r1, r0, asr #29
   38ce0:	andeq	r8, r1, r0, asr r2
   38ce4:	andeq	r9, r1, r4, rrx
   38ce8:	muleq	r1, r8, lr
   38cec:	push	{r3, r4, r5, lr}
   38cf0:	subs	r4, r0, #0
   38cf4:	mov	r5, r1
   38cf8:	beq	38e14 <sd_bus_creds_has_bounding_cap@@Base+0xb4ec>
   38cfc:	ldrb	r3, [r4, #20]
   38d00:	sbfx	r3, r3, #0, #5
   38d04:	cmp	r3, #10
   38d08:	beq	38dec <sd_bus_creds_has_bounding_cap@@Base+0xb4c4>
   38d0c:	ldr	r0, [r4, #4]
   38d10:	ldr	r3, [r0, #376]	; 0x178
   38d14:	cmp	r3, #5
   38d18:	beq	38dc4 <sd_bus_creds_has_bounding_cap@@Base+0xb49c>
   38d1c:	bl	37300 <sd_bus_creds_has_bounding_cap@@Base+0x99d8>
   38d20:	cmp	r0, #0
   38d24:	bne	38d9c <sd_bus_creds_has_bounding_cap@@Base+0xb474>
   38d28:	ldr	r3, [r4, #12]
   38d2c:	cmp	r3, r5
   38d30:	popeq	{r3, r4, r5, pc}
   38d34:	cmp	r5, #0
   38d38:	beq	38d4c <sd_bus_creds_has_bounding_cap@@Base+0xb424>
   38d3c:	cmp	r3, #0
   38d40:	beq	38d4c <sd_bus_creds_has_bounding_cap@@Base+0xb424>
   38d44:	str	r5, [r4, #12]
   38d48:	pop	{r3, r4, r5, pc}
   38d4c:	ldr	r0, [r4, #4]
   38d50:	ldr	r1, [pc, #228]	; 38e3c <sd_bus_creds_has_bounding_cap@@Base+0xb514>
   38d54:	add	r0, r0, #20
   38d58:	add	r1, pc, r1
   38d5c:	bl	43264 <sd_bus_creds_has_bounding_cap@@Base+0x1593c>
   38d60:	cmp	r0, #0
   38d64:	poplt	{r3, r4, r5, pc}
   38d68:	ldr	r3, [r4, #4]
   38d6c:	cmp	r5, #0
   38d70:	str	r5, [r4, #12]
   38d74:	mov	r1, r4
   38d78:	add	r2, r4, #36	; 0x24
   38d7c:	ldr	r0, [r3, #20]
   38d80:	beq	38d90 <sd_bus_creds_has_bounding_cap@@Base+0xb468>
   38d84:	bl	432e4 <sd_bus_creds_has_bounding_cap@@Base+0x159bc>
   38d88:	and	r0, r0, r0, asr #31
   38d8c:	pop	{r3, r4, r5, pc}
   38d90:	bl	433a8 <sd_bus_creds_has_bounding_cap@@Base+0x15a80>
   38d94:	mov	r0, r5
   38d98:	pop	{r3, r4, r5, pc}
   38d9c:	ldr	r0, [pc, #156]	; 38e40 <sd_bus_creds_has_bounding_cap@@Base+0xb518>
   38da0:	movw	r2, #1703	; 0x6a7
   38da4:	ldr	r1, [pc, #152]	; 38e44 <sd_bus_creds_has_bounding_cap@@Base+0xb51c>
   38da8:	ldr	r3, [pc, #152]	; 38e48 <sd_bus_creds_has_bounding_cap@@Base+0xb520>
   38dac:	add	r0, pc, r0
   38db0:	add	r1, pc, r1
   38db4:	add	r3, pc, r3
   38db8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38dbc:	mvn	r0, #9
   38dc0:	pop	{r3, r4, r5, pc}
   38dc4:	ldr	r0, [pc, #128]	; 38e4c <sd_bus_creds_has_bounding_cap@@Base+0xb524>
   38dc8:	movw	r2, #1702	; 0x6a6
   38dcc:	ldr	r1, [pc, #124]	; 38e50 <sd_bus_creds_has_bounding_cap@@Base+0xb528>
   38dd0:	ldr	r3, [pc, #124]	; 38e54 <sd_bus_creds_has_bounding_cap@@Base+0xb52c>
   38dd4:	add	r0, pc, r0
   38dd8:	add	r1, pc, r1
   38ddc:	add	r3, pc, r3
   38de0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38de4:	mvn	r0, #115	; 0x73
   38de8:	pop	{r3, r4, r5, pc}
   38dec:	ldr	r0, [pc, #100]	; 38e58 <sd_bus_creds_has_bounding_cap@@Base+0xb530>
   38df0:	movw	r2, #1701	; 0x6a5
   38df4:	ldr	r1, [pc, #96]	; 38e5c <sd_bus_creds_has_bounding_cap@@Base+0xb534>
   38df8:	ldr	r3, [pc, #96]	; 38e60 <sd_bus_creds_has_bounding_cap@@Base+0xb538>
   38dfc:	add	r0, pc, r0
   38e00:	add	r1, pc, r1
   38e04:	add	r3, pc, r3
   38e08:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38e0c:	mvn	r0, #32
   38e10:	pop	{r3, r4, r5, pc}
   38e14:	ldr	r0, [pc, #72]	; 38e64 <sd_bus_creds_has_bounding_cap@@Base+0xb53c>
   38e18:	movw	r2, #1700	; 0x6a4
   38e1c:	ldr	r1, [pc, #68]	; 38e68 <sd_bus_creds_has_bounding_cap@@Base+0xb540>
   38e20:	ldr	r3, [pc, #68]	; 38e6c <sd_bus_creds_has_bounding_cap@@Base+0xb544>
   38e24:	add	r0, pc, r0
   38e28:	add	r1, pc, r1
   38e2c:	add	r3, pc, r3
   38e30:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38e34:	mvn	r0, #21
   38e38:	pop	{r3, r4, r5, pc}
   38e3c:			; <UNDEFINED> instruction: 0xffffdfb8
   38e40:	strdeq	r9, [r1], -r0
   38e44:	andeq	r8, r1, r8, lsr pc
   38e48:	ldrdeq	r8, [r1], -r4
   38e4c:	andeq	r9, r1, ip, lsr #10
   38e50:	andeq	r8, r1, r0, lsl pc
   38e54:	andeq	r8, r1, ip, lsr #29
   38e58:	andeq	r9, r1, r8, ror #2
   38e5c:	andeq	r8, r1, r8, ror #29
   38e60:	andeq	r8, r1, r4, lsl #29
   38e64:	andeq	r8, r1, ip, lsr #1
   38e68:	andeq	r8, r1, r0, asr #29
   38e6c:	andeq	r8, r1, ip, asr lr
   38e70:	push	{r4, r5, r6, r7, r8, lr}
   38e74:	sub	sp, sp, #16
   38e78:	add	ip, sp, #16
   38e7c:	ldr	r8, [sp, #40]	; 0x28
   38e80:	stmdb	ip, {r0, r1, r2, r3}
   38e84:	cmp	r8, #0
   38e88:	subne	r5, sp, #1
   38e8c:	addne	r7, sp, #15
   38e90:	movne	r4, r8
   38e94:	beq	38ed4 <sd_bus_creds_has_bounding_cap@@Base+0xb5ac>
   38e98:	ldrb	r6, [r5, #1]!
   38e9c:	add	r4, r4, #2
   38ea0:	lsr	r0, r6, #4
   38ea4:	bl	3bfe4 <sd_bus_creds_has_bounding_cap@@Base+0xe6bc>
   38ea8:	strb	r0, [r4, #-2]
   38eac:	and	r0, r6, #15
   38eb0:	bl	3bfe4 <sd_bus_creds_has_bounding_cap@@Base+0xe6bc>
   38eb4:	cmp	r5, r7
   38eb8:	strb	r0, [r4, #-1]
   38ebc:	bne	38e98 <sd_bus_creds_has_bounding_cap@@Base+0xb570>
   38ec0:	mov	r3, #0
   38ec4:	strb	r3, [r8, #32]
   38ec8:	mov	r0, r8
   38ecc:	add	sp, sp, #16
   38ed0:	pop	{r4, r5, r6, r7, r8, pc}
   38ed4:	ldr	r0, [pc, #28]	; 38ef8 <sd_bus_creds_has_bounding_cap@@Base+0xb5d0>
   38ed8:	mov	r2, #33	; 0x21
   38edc:	ldr	r1, [pc, #24]	; 38efc <sd_bus_creds_has_bounding_cap@@Base+0xb5d4>
   38ee0:	ldr	r3, [pc, #24]	; 38f00 <sd_bus_creds_has_bounding_cap@@Base+0xb5d8>
   38ee4:	add	r0, pc, r0
   38ee8:	add	r1, pc, r1
   38eec:	add	r3, pc, r3
   38ef0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   38ef4:	b	38ec8 <sd_bus_creds_has_bounding_cap@@Base+0xb5a0>
   38ef8:	andeq	r7, r1, ip, ror #31
   38efc:	andeq	r9, r1, r4, lsr #14
   38f00:	andeq	r9, r1, ip, lsl #14
   38f04:	ldr	r3, [pc, #344]	; 39064 <sd_bus_creds_has_bounding_cap@@Base+0xb73c>
   38f08:	ldr	r2, [pc, #344]	; 39068 <sd_bus_creds_has_bounding_cap@@Base+0xb740>
   38f0c:	add	r3, pc, r3
   38f10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38f14:	subs	r6, r0, #0
   38f18:	ldr	sl, [r3, r2]
   38f1c:	sub	sp, sp, #28
   38f20:	mov	r9, r1
   38f24:	ldr	r3, [sl]
   38f28:	str	r3, [sp, #20]
   38f2c:	beq	39038 <sd_bus_creds_has_bounding_cap@@Base+0xb710>
   38f30:	cmp	r1, #0
   38f34:	movne	r8, #0
   38f38:	movne	r4, r8
   38f3c:	movne	r5, r8
   38f40:	bne	38f88 <sd_bus_creds_has_bounding_cap@@Base+0xb660>
   38f44:	b	39010 <sd_bus_creds_has_bounding_cap@@Base+0xb6e8>
   38f48:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   38f4c:	add	r7, r4, #1
   38f50:	subs	fp, r0, #0
   38f54:	blt	38ff0 <sd_bus_creds_has_bounding_cap@@Base+0xb6c8>
   38f58:	ldrb	r0, [r6, r7]
   38f5c:	add	r4, r4, #2
   38f60:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   38f64:	cmp	r0, #0
   38f68:	blt	38ff0 <sd_bus_creds_has_bounding_cap@@Base+0xb6c8>
   38f6c:	add	r2, sp, #24
   38f70:	orr	fp, r0, fp, lsl #4
   38f74:	add	r3, r2, r5
   38f78:	add	r5, r5, #1
   38f7c:	cmp	r5, #15
   38f80:	strb	fp, [r3, #-24]	; 0xffffffe8
   38f84:	bhi	38fc8 <sd_bus_creds_has_bounding_cap@@Base+0xb6a0>
   38f88:	ldrb	r0, [r6, r4]
   38f8c:	cmp	r0, #45	; 0x2d
   38f90:	bne	38f48 <sd_bus_creds_has_bounding_cap@@Base+0xb620>
   38f94:	cmp	r4, #8
   38f98:	beq	38fb8 <sd_bus_creds_has_bounding_cap@@Base+0xb690>
   38f9c:	cmp	r4, #18
   38fa0:	cmpne	r4, #13
   38fa4:	beq	38fb0 <sd_bus_creds_has_bounding_cap@@Base+0xb688>
   38fa8:	cmp	r4, #23
   38fac:	bne	38ff0 <sd_bus_creds_has_bounding_cap@@Base+0xb6c8>
   38fb0:	cmp	r8, #0
   38fb4:	beq	38ff0 <sd_bus_creds_has_bounding_cap@@Base+0xb6c8>
   38fb8:	cmp	r5, #15
   38fbc:	add	r4, r4, #1
   38fc0:	mov	r8, #1
   38fc4:	bls	38f88 <sd_bus_creds_has_bounding_cap@@Base+0xb660>
   38fc8:	cmp	r8, #0
   38fcc:	moveq	r8, #32
   38fd0:	movne	r8, #36	; 0x24
   38fd4:	cmp	r8, r4
   38fd8:	bne	38ff0 <sd_bus_creds_has_bounding_cap@@Base+0xb6c8>
   38fdc:	ldrb	ip, [r6, r4]
   38fe0:	cmp	ip, #0
   38fe4:	ldmeq	sp, {r0, r1, r2, r3}
   38fe8:	stmeq	r9, {r0, r1, r2, r3}
   38fec:	beq	38ff4 <sd_bus_creds_has_bounding_cap@@Base+0xb6cc>
   38ff0:	mvn	ip, #21
   38ff4:	ldr	r2, [sp, #20]
   38ff8:	mov	r0, ip
   38ffc:	ldr	r3, [sl]
   39000:	cmp	r2, r3
   39004:	bne	39060 <sd_bus_creds_has_bounding_cap@@Base+0xb738>
   39008:	add	sp, sp, #28
   3900c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39010:	ldr	r0, [pc, #84]	; 3906c <sd_bus_creds_has_bounding_cap@@Base+0xb744>
   39014:	mov	r2, #51	; 0x33
   39018:	ldr	r1, [pc, #80]	; 39070 <sd_bus_creds_has_bounding_cap@@Base+0xb748>
   3901c:	ldr	r3, [pc, #80]	; 39074 <sd_bus_creds_has_bounding_cap@@Base+0xb74c>
   39020:	add	r0, pc, r0
   39024:	add	r1, pc, r1
   39028:	add	r3, pc, r3
   3902c:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   39030:	mvn	ip, #21
   39034:	b	38ff4 <sd_bus_creds_has_bounding_cap@@Base+0xb6cc>
   39038:	ldr	r0, [pc, #56]	; 39078 <sd_bus_creds_has_bounding_cap@@Base+0xb750>
   3903c:	mov	r2, #50	; 0x32
   39040:	ldr	r1, [pc, #52]	; 3907c <sd_bus_creds_has_bounding_cap@@Base+0xb754>
   39044:	ldr	r3, [pc, #52]	; 39080 <sd_bus_creds_has_bounding_cap@@Base+0xb758>
   39048:	add	r0, pc, r0
   3904c:	add	r1, pc, r1
   39050:	add	r3, pc, r3
   39054:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   39058:	mvn	ip, #21
   3905c:	b	38ff4 <sd_bus_creds_has_bounding_cap@@Base+0xb6cc>
   39060:	bl	314c <__stack_chk_fail@plt>
   39064:	andeq	r2, r3, ip, ror #27
   39068:	andeq	r0, r0, r8, lsr #5
   3906c:	ldrdeq	r2, [r1], -r8
   39070:	andeq	r9, r1, r8, ror #11
   39074:	andeq	r9, r1, r8, lsr r6
   39078:	andeq	r7, r1, r8, lsl #29
   3907c:	andeq	r9, r1, r0, asr #11
   39080:	andeq	r9, r1, r0, lsl r6
   39084:	ldr	r3, [pc, #424]	; 39234 <sd_bus_creds_has_bounding_cap@@Base+0xb90c>
   39088:	ldr	r2, [pc, #424]	; 39238 <sd_bus_creds_has_bounding_cap@@Base+0xb910>
   3908c:	add	r3, pc, r3
   39090:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39094:	subs	r6, r0, #0
   39098:	ldr	r8, [r3, r2]
   3909c:	sub	sp, sp, #60	; 0x3c
   390a0:	ldr	r3, [r8]
   390a4:	str	r3, [sp, #52]	; 0x34
   390a8:	beq	391e4 <sd_bus_creds_has_bounding_cap@@Base+0xb8bc>
   390ac:	ldr	r0, [pc, #392]	; 3923c <sd_bus_creds_has_bounding_cap@@Base+0xb914>
   390b0:	ldr	r9, [pc, #392]	; 39240 <sd_bus_creds_has_bounding_cap@@Base+0xb918>
   390b4:	add	r0, pc, r0
   390b8:	bl	368c <__tls_get_addr@plt>
   390bc:	ldrb	r3, [r9, r0]
   390c0:	cmp	r3, #0
   390c4:	beq	39104 <sd_bus_creds_has_bounding_cap@@Base+0xb7dc>
   390c8:	ldr	r3, [pc, #372]	; 39244 <sd_bus_creds_has_bounding_cap@@Base+0xb91c>
   390cc:	mvn	fp, #0
   390d0:	mov	r4, #0
   390d4:	add	r2, r0, r3
   390d8:	ldm	r2, {r0, r1, r2, r3}
   390dc:	stm	r6, {r0, r1, r2, r3}
   390e0:	mov	r0, fp
   390e4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   390e8:	ldr	r2, [sp, #52]	; 0x34
   390ec:	ldr	r3, [r8]
   390f0:	mov	r0, r4
   390f4:	cmp	r2, r3
   390f8:	bne	391e0 <sd_bus_creds_has_bounding_cap@@Base+0xb8b8>
   390fc:	add	sp, sp, #60	; 0x3c
   39100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39104:	ldr	r0, [pc, #316]	; 39248 <sd_bus_creds_has_bounding_cap@@Base+0xb920>
   39108:	mov	r1, #256	; 0x100
   3910c:	movt	r1, #8
   39110:	add	r0, pc, r0
   39114:	bl	329c <open64@plt>
   39118:	subs	fp, r0, #0
   3911c:	blt	391c0 <sd_bus_creds_has_bounding_cap@@Base+0xb898>
   39120:	add	r4, sp, #16
   39124:	mov	r2, #33	; 0x21
   39128:	mov	r3, #0
   3912c:	mov	r1, r4
   39130:	bl	3d0a8 <sd_bus_creds_has_bounding_cap@@Base+0xf780>
   39134:	cmp	r0, #0
   39138:	blt	391d8 <sd_bus_creds_has_bounding_cap@@Base+0xb8b0>
   3913c:	cmp	r0, #33	; 0x21
   39140:	bne	391d0 <sd_bus_creds_has_bounding_cap@@Base+0xb8a8>
   39144:	ldrb	r3, [sp, #48]	; 0x30
   39148:	cmp	r3, #10
   3914c:	bne	391d0 <sd_bus_creds_has_bounding_cap@@Base+0xb8a8>
   39150:	sub	r7, sp, #1
   39154:	add	sl, sp, #48	; 0x30
   39158:	ldrb	r0, [r4]
   3915c:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   39160:	mov	r5, r0
   39164:	ldrb	r0, [r4, #1]
   39168:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   3916c:	lsr	r3, r5, #31
   39170:	orrs	r3, r3, r0, lsr #31
   39174:	bne	391d0 <sd_bus_creds_has_bounding_cap@@Base+0xb8a8>
   39178:	add	r4, r4, #2
   3917c:	orr	r5, r0, r5, lsl #4
   39180:	cmp	r4, sl
   39184:	strb	r5, [r7, #1]!
   39188:	bne	39158 <sd_bus_creds_has_bounding_cap@@Base+0xb830>
   3918c:	ldr	r0, [pc, #184]	; 3924c <sd_bus_creds_has_bounding_cap@@Base+0xb924>
   39190:	mov	r4, r3
   39194:	ldr	r5, [pc, #168]	; 39244 <sd_bus_creds_has_bounding_cap@@Base+0xb91c>
   39198:	add	r0, pc, r0
   3919c:	bl	368c <__tls_get_addr@plt>
   391a0:	mov	r3, #1
   391a4:	mov	lr, r0
   391a8:	strb	r3, [r9, r0]
   391ac:	ldm	sp, {r0, r1, r2, r3}
   391b0:	add	lr, lr, r5
   391b4:	stm	r6, {r0, r1, r2, r3}
   391b8:	stm	lr, {r0, r1, r2, r3}
   391bc:	b	390e0 <sd_bus_creds_has_bounding_cap@@Base+0xb7b8>
   391c0:	bl	33f8 <__errno_location@plt>
   391c4:	ldr	r4, [r0]
   391c8:	rsb	r4, r4, #0
   391cc:	b	390e0 <sd_bus_creds_has_bounding_cap@@Base+0xb7b8>
   391d0:	mvn	r4, #4
   391d4:	b	390e0 <sd_bus_creds_has_bounding_cap@@Base+0xb7b8>
   391d8:	mov	r4, r0
   391dc:	b	390e0 <sd_bus_creds_has_bounding_cap@@Base+0xb7b8>
   391e0:	bl	314c <__stack_chk_fail@plt>
   391e4:	ldr	r0, [pc, #100]	; 39250 <sd_bus_creds_has_bounding_cap@@Base+0xb928>
   391e8:	mov	r2, #115	; 0x73
   391ec:	ldr	r1, [pc, #96]	; 39254 <sd_bus_creds_has_bounding_cap@@Base+0xb92c>
   391f0:	ldr	r3, [pc, #96]	; 39258 <sd_bus_creds_has_bounding_cap@@Base+0xb930>
   391f4:	add	r0, pc, r0
   391f8:	add	r1, pc, r1
   391fc:	add	r3, pc, r3
   39200:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   39204:	mvn	fp, #0
   39208:	mvn	r4, #21
   3920c:	b	390e0 <sd_bus_creds_has_bounding_cap@@Base+0xb7b8>
   39210:	mov	r4, r0
   39214:	mov	r0, fp
   39218:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3921c:	mov	r0, r4
   39220:	bl	36a4 <_Unwind_Resume@plt>
   39224:	mov	r4, r0
   39228:	mvn	fp, #0
   3922c:	b	39214 <sd_bus_creds_has_bounding_cap@@Base+0xb8ec>
   39230:	b	39224 <sd_bus_creds_has_bounding_cap@@Base+0xb8fc>
   39234:	andeq	r2, r3, ip, ror #24
   39238:	andeq	r0, r0, r8, lsr #5
   3923c:	ldrdeq	r2, [r3], -r4
   39240:	andeq	r0, r0, r8
   39244:	andeq	r0, r0, r0, lsl r0
   39248:	andeq	r9, r1, r0, lsr #10
   3924c:	strdeq	r2, [r3], -r0
   39250:	andeq	r2, r1, r4, lsl #16
   39254:	andeq	r9, r1, r4, lsl r4
   39258:	andeq	r9, r1, ip, ror r4
   3925c:	ldr	r3, [pc, #416]	; 39404 <sd_bus_creds_has_bounding_cap@@Base+0xbadc>
   39260:	ldr	ip, [pc, #416]	; 39408 <sd_bus_creds_has_bounding_cap@@Base+0xbae0>
   39264:	add	r3, pc, r3
   39268:	push	{r4, r5, r6, r7, r8, lr}
   3926c:	subs	r6, r0, #0
   39270:	ldr	r4, [r3, ip]
   39274:	sub	sp, sp, #128	; 0x80
   39278:	mov	r5, r1
   3927c:	mov	r7, r2
   39280:	ldr	r3, [r4]
   39284:	str	r3, [sp, #124]	; 0x7c
   39288:	blt	393dc <sd_bus_creds_has_bounding_cap@@Base+0xbab4>
   3928c:	cmp	r1, #0
   39290:	blt	393b4 <sd_bus_creds_has_bounding_cap@@Base+0xba8c>
   39294:	mov	r0, #3
   39298:	mov	r1, r6
   3929c:	add	r2, sp, #16
   392a0:	bl	31e8 <__fxstat64@plt>
   392a4:	cmp	r0, #0
   392a8:	blt	39334 <sd_bus_creds_has_bounding_cap@@Base+0xba0c>
   392ac:	ldr	r3, [sp, #32]
   392b0:	and	r3, r3, #61440	; 0xf000
   392b4:	cmp	r3, #49152	; 0xc000
   392b8:	movne	r0, #0
   392bc:	beq	392d8 <sd_bus_creds_has_bounding_cap@@Base+0xb9b0>
   392c0:	ldr	r1, [sp, #124]	; 0x7c
   392c4:	ldr	r3, [r4]
   392c8:	cmp	r1, r3
   392cc:	bne	393b0 <sd_bus_creds_has_bounding_cap@@Base+0xba88>
   392d0:	add	sp, sp, #128	; 0x80
   392d4:	pop	{r4, r5, r6, r7, r8, pc}
   392d8:	cmp	r5, #0
   392dc:	bne	39344 <sd_bus_creds_has_bounding_cap@@Base+0xba1c>
   392e0:	cmp	r7, #0
   392e4:	movlt	r0, #1
   392e8:	blt	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   392ec:	add	r3, sp, #12
   392f0:	mov	r0, r6
   392f4:	str	r3, [sp]
   392f8:	mov	r1, #1
   392fc:	mov	r2, #30
   39300:	add	r3, sp, #8
   39304:	mov	lr, #0
   39308:	mov	ip, #4
   3930c:	str	lr, [sp, #8]
   39310:	str	ip, [sp, #12]
   39314:	bl	3230 <getsockopt@plt>
   39318:	cmp	r0, #0
   3931c:	blt	39334 <sd_bus_creds_has_bounding_cap@@Base+0xba0c>
   39320:	ldr	r3, [sp, #12]
   39324:	cmp	r3, #4
   39328:	beq	39398 <sd_bus_creds_has_bounding_cap@@Base+0xba70>
   3932c:	mvn	r0, #21
   39330:	b	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   39334:	bl	33f8 <__errno_location@plt>
   39338:	ldr	r0, [r0]
   3933c:	rsb	r0, r0, #0
   39340:	b	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   39344:	add	r3, sp, #12
   39348:	mov	r0, r6
   3934c:	str	r3, [sp]
   39350:	mov	r1, #1
   39354:	mov	r2, #3
   39358:	add	r3, sp, #8
   3935c:	mov	r8, #0
   39360:	mov	ip, #4
   39364:	str	r8, [sp, #8]
   39368:	str	ip, [sp, #12]
   3936c:	bl	3230 <getsockopt@plt>
   39370:	cmp	r0, r8
   39374:	blt	39334 <sd_bus_creds_has_bounding_cap@@Base+0xba0c>
   39378:	ldr	r3, [sp, #12]
   3937c:	cmp	r3, #4
   39380:	bne	3932c <sd_bus_creds_has_bounding_cap@@Base+0xba04>
   39384:	ldr	r3, [sp, #8]
   39388:	cmp	r5, r3
   3938c:	movne	r0, r8
   39390:	bne	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   39394:	b	392e0 <sd_bus_creds_has_bounding_cap@@Base+0xb9b8>
   39398:	ldr	r0, [sp, #8]
   3939c:	rsbs	r0, r0, #1
   393a0:	movcc	r0, #0
   393a4:	cmp	r7, #0
   393a8:	eorne	r0, r0, #1
   393ac:	b	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   393b0:	bl	314c <__stack_chk_fail@plt>
   393b4:	ldr	r0, [pc, #80]	; 3940c <sd_bus_creds_has_bounding_cap@@Base+0xbae4>
   393b8:	mov	r2, #163	; 0xa3
   393bc:	ldr	r1, [pc, #76]	; 39410 <sd_bus_creds_has_bounding_cap@@Base+0xbae8>
   393c0:	ldr	r3, [pc, #76]	; 39414 <sd_bus_creds_has_bounding_cap@@Base+0xbaec>
   393c4:	add	r0, pc, r0
   393c8:	add	r1, pc, r1
   393cc:	add	r3, pc, r3
   393d0:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   393d4:	mvn	r0, #21
   393d8:	b	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   393dc:	ldr	r0, [pc, #52]	; 39418 <sd_bus_creds_has_bounding_cap@@Base+0xbaf0>
   393e0:	mov	r2, #162	; 0xa2
   393e4:	ldr	r1, [pc, #48]	; 3941c <sd_bus_creds_has_bounding_cap@@Base+0xbaf4>
   393e8:	ldr	r3, [pc, #48]	; 39420 <sd_bus_creds_has_bounding_cap@@Base+0xbaf8>
   393ec:	add	r0, pc, r0
   393f0:	add	r1, pc, r1
   393f4:	add	r3, pc, r3
   393f8:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   393fc:	mvn	r0, #21
   39400:	b	392c0 <sd_bus_creds_has_bounding_cap@@Base+0xb998>
   39404:	muleq	r3, r4, sl
   39408:	andeq	r0, r0, r8, lsr #5
   3940c:	andeq	r8, r1, r4, ror #28
   39410:	ldrdeq	r9, [r1], -r8
   39414:	ldrdeq	r9, [r1], -r8
   39418:	andeq	r8, r1, ip, ror #24
   3941c:			; <UNDEFINED> instruction: 0x000192b0
   39420:			; <UNDEFINED> instruction: 0x000193b0
   39424:	ldr	ip, [pc, #288]	; 3954c <sd_bus_creds_has_bounding_cap@@Base+0xbc24>
   39428:	push	{r4, r5, r6, r7, r8, lr}
   3942c:	add	ip, pc, ip
   39430:	ldr	lr, [pc, #280]	; 39550 <sd_bus_creds_has_bounding_cap@@Base+0xbc28>
   39434:	sub	sp, sp, #136	; 0x88
   39438:	subs	r6, r0, #0
   3943c:	mov	r4, r1
   39440:	ldr	r5, [ip, lr]
   39444:	ldr	ip, [r5]
   39448:	str	ip, [sp, #132]	; 0x84
   3944c:	blt	39524 <sd_bus_creds_has_bounding_cap@@Base+0xbbfc>
   39450:	cmp	r1, #0
   39454:	blt	394fc <sd_bus_creds_has_bounding_cap@@Base+0xbbd4>
   39458:	mov	r1, r2
   3945c:	mov	r2, r3
   39460:	bl	3925c <sd_bus_creds_has_bounding_cap@@Base+0xb934>
   39464:	cmp	r0, #0
   39468:	ble	394d0 <sd_bus_creds_has_bounding_cap@@Base+0xbba8>
   3946c:	cmp	r4, #0
   39470:	moveq	r0, #1
   39474:	beq	394d0 <sd_bus_creds_has_bounding_cap@@Base+0xbba8>
   39478:	add	r8, sp, #4
   3947c:	mov	r7, #128	; 0x80
   39480:	mov	r2, r7
   39484:	mov	r1, #0
   39488:	mov	r0, r8
   3948c:	bl	3434 <memset@plt>
   39490:	add	r2, sp, #136	; 0x88
   39494:	mov	r1, r8
   39498:	mov	r0, r6
   3949c:	str	r7, [r2, #-136]!	; 0xffffff78
   394a0:	mov	r2, sp
   394a4:	bl	35d8 <getsockname@plt>
   394a8:	cmp	r0, #0
   394ac:	blt	394e8 <sd_bus_creds_has_bounding_cap@@Base+0xbbc0>
   394b0:	ldr	r3, [sp]
   394b4:	cmp	r3, #1
   394b8:	mvnls	r0, #21
   394bc:	bls	394d0 <sd_bus_creds_has_bounding_cap@@Base+0xbba8>
   394c0:	ldrh	r0, [sp, #4]
   394c4:	subs	r3, r0, r4
   394c8:	rsbs	r0, r3, #0
   394cc:	adcs	r0, r0, r3
   394d0:	ldr	r2, [sp, #132]	; 0x84
   394d4:	ldr	r3, [r5]
   394d8:	cmp	r2, r3
   394dc:	bne	394f8 <sd_bus_creds_has_bounding_cap@@Base+0xbbd0>
   394e0:	add	sp, sp, #136	; 0x88
   394e4:	pop	{r4, r5, r6, r7, r8, pc}
   394e8:	bl	33f8 <__errno_location@plt>
   394ec:	ldr	r0, [r0]
   394f0:	rsb	r0, r0, #0
   394f4:	b	394d0 <sd_bus_creds_has_bounding_cap@@Base+0xbba8>
   394f8:	bl	314c <__stack_chk_fail@plt>
   394fc:	ldr	r0, [pc, #80]	; 39554 <sd_bus_creds_has_bounding_cap@@Base+0xbc2c>
   39500:	mov	r2, #206	; 0xce
   39504:	ldr	r1, [pc, #76]	; 39558 <sd_bus_creds_has_bounding_cap@@Base+0xbc30>
   39508:	ldr	r3, [pc, #76]	; 3955c <sd_bus_creds_has_bounding_cap@@Base+0xbc34>
   3950c:	add	r0, pc, r0
   39510:	add	r1, pc, r1
   39514:	add	r3, pc, r3
   39518:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   3951c:	mvn	r0, #21
   39520:	b	394d0 <sd_bus_creds_has_bounding_cap@@Base+0xbba8>
   39524:	ldr	r0, [pc, #52]	; 39560 <sd_bus_creds_has_bounding_cap@@Base+0xbc38>
   39528:	mov	r2, #205	; 0xcd
   3952c:	ldr	r1, [pc, #48]	; 39564 <sd_bus_creds_has_bounding_cap@@Base+0xbc3c>
   39530:	ldr	r3, [pc, #48]	; 39568 <sd_bus_creds_has_bounding_cap@@Base+0xbc40>
   39534:	add	r0, pc, r0
   39538:	add	r1, pc, r1
   3953c:	add	r3, pc, r3
   39540:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   39544:	mvn	r0, #21
   39548:	b	394d0 <sd_bus_creds_has_bounding_cap@@Base+0xbba8>
   3954c:	andeq	r2, r3, ip, asr #17
   39550:	andeq	r0, r0, r8, lsr #5
   39554:	ldrdeq	r9, [r1], -r4
   39558:	muleq	r1, r0, r1
   3955c:	andeq	r9, r1, ip, ror r1
   39560:	andeq	r8, r1, r4, lsr #22
   39564:	andeq	r9, r1, r8, ror #2
   39568:	andeq	r9, r1, r4, asr r1
   3956c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39570:	mov	r6, #1
   39574:	ldrd	r4, [sp, #32]
   39578:	mov	r7, #0
   3957c:	mov	r8, r1
   39580:	mov	r9, r0
   39584:	and	r6, r6, r4
   39588:	and	r7, r7, r5
   3958c:	orrs	r1, r6, r7
   39590:	mov	sl, r2
   39594:	bne	39660 <sd_bus_creds_has_bounding_cap@@Base+0xbd38>
   39598:	cmp	sl, #77	; 0x4d
   3959c:	beq	39680 <sd_bus_creds_has_bounding_cap@@Base+0xbd58>
   395a0:	subs	r3, sl, #87	; 0x57
   395a4:	rsbs	r6, r3, #0
   395a8:	adcs	r6, r6, r3
   395ac:	cmp	sl, #80	; 0x50
   395b0:	movne	r3, r6
   395b4:	orreq	r3, r6, #1
   395b8:	cmp	r3, #0
   395bc:	moveq	r6, r3
   395c0:	beq	3960c <sd_bus_creds_has_bounding_cap@@Base+0xbce4>
   395c4:	mov	r0, #16
   395c8:	mov	r1, #0
   395cc:	and	r0, r0, r4
   395d0:	and	r1, r1, r5
   395d4:	orrs	r3, r0, r1
   395d8:	bne	396a0 <sd_bus_creds_has_bounding_cap@@Base+0xbd78>
   395dc:	mov	r2, #64	; 0x40
   395e0:	mov	r3, #0
   395e4:	and	r2, r2, r4
   395e8:	and	r3, r3, r5
   395ec:	orrs	r1, r2, r3
   395f0:	bne	396f4 <sd_bus_creds_has_bounding_cap@@Base+0xbdcc>
   395f4:	mov	r2, #32
   395f8:	mov	r3, #0
   395fc:	and	r2, r2, r4
   39600:	and	r3, r3, r5
   39604:	orrs	r1, r2, r3
   39608:	beq	396d8 <sd_bus_creds_has_bounding_cap@@Base+0xbdb0>
   3960c:	ldrb	r3, [r8]
   39610:	cmp	r3, #0
   39614:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   39618:	cmp	sl, #77	; 0x4d
   3961c:	movne	sl, r6
   39620:	orreq	sl, r6, #1
   39624:	cmp	sl, #0
   39628:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3962c:	mov	r3, #0
   39630:	mov	r2, #4
   39634:	and	r5, r5, r3
   39638:	and	r4, r4, r2
   3963c:	orrs	r3, r4, r5
   39640:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   39644:	ldr	r0, [pc, #196]	; 39710 <sd_bus_creds_has_bounding_cap@@Base+0xbde8>
   39648:	mov	r1, #1
   3964c:	ldr	r3, [r9]
   39650:	mov	r2, #73	; 0x49
   39654:	add	r0, pc, r0
   39658:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3965c:	b	3224 <fwrite@plt>
   39660:	ldr	r0, [pc, #172]	; 39714 <sd_bus_creds_has_bounding_cap@@Base+0xbdec>
   39664:	mov	r1, #1
   39668:	mov	r2, #69	; 0x45
   3966c:	ldr	r3, [r9]
   39670:	add	r0, pc, r0
   39674:	bl	3224 <fwrite@plt>
   39678:	cmp	sl, #77	; 0x4d
   3967c:	bne	395a0 <sd_bus_creds_has_bounding_cap@@Base+0xbc78>
   39680:	mov	r2, #8
   39684:	mov	r3, #0
   39688:	and	r2, r2, r4
   3968c:	and	r3, r3, r5
   39690:	orrs	r1, r2, r3
   39694:	bne	396bc <sd_bus_creds_has_bounding_cap@@Base+0xbd94>
   39698:	mov	r6, #0
   3969c:	b	3960c <sd_bus_creds_has_bounding_cap@@Base+0xbce4>
   396a0:	ldr	r0, [pc, #112]	; 39718 <sd_bus_creds_has_bounding_cap@@Base+0xbdf0>
   396a4:	mov	r1, #1
   396a8:	mov	r2, #87	; 0x57
   396ac:	ldr	r3, [r9]
   396b0:	add	r0, pc, r0
   396b4:	bl	3224 <fwrite@plt>
   396b8:	b	3960c <sd_bus_creds_has_bounding_cap@@Base+0xbce4>
   396bc:	ldr	r0, [pc, #88]	; 3971c <sd_bus_creds_has_bounding_cap@@Base+0xbdf4>
   396c0:	mov	r1, #1
   396c4:	mov	r2, #73	; 0x49
   396c8:	ldr	r3, [r9]
   396cc:	add	r0, pc, r0
   396d0:	bl	3224 <fwrite@plt>
   396d4:	b	39698 <sd_bus_creds_has_bounding_cap@@Base+0xbd70>
   396d8:	ldr	r0, [pc, #64]	; 39720 <sd_bus_creds_has_bounding_cap@@Base+0xbdf8>
   396dc:	mov	r1, #1
   396e0:	mov	r2, #87	; 0x57
   396e4:	ldr	r3, [r9]
   396e8:	add	r0, pc, r0
   396ec:	bl	3224 <fwrite@plt>
   396f0:	b	3960c <sd_bus_creds_has_bounding_cap@@Base+0xbce4>
   396f4:	ldr	r0, [pc, #40]	; 39724 <sd_bus_creds_has_bounding_cap@@Base+0xbdfc>
   396f8:	mov	r1, #1
   396fc:	mov	r2, #93	; 0x5d
   39700:	ldr	r3, [r9]
   39704:	add	r0, pc, r0
   39708:	bl	3224 <fwrite@plt>
   3970c:	b	3960c <sd_bus_creds_has_bounding_cap@@Base+0xbce4>
   39710:	andeq	r9, r1, r8, ror #6
   39714:	andeq	r9, r1, r8, lsr #3
   39718:	strdeq	r9, [r1], -ip
   3971c:	muleq	r1, r4, r1
   39720:	andeq	r9, r1, ip, ror r2
   39724:	andeq	r9, r1, r0, lsl #4
   39728:	ldr	r3, [pc, #236]	; 3981c <sd_bus_creds_has_bounding_cap@@Base+0xbef4>
   3972c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39730:	mov	r4, r1
   39734:	ldr	r1, [pc, #228]	; 39820 <sd_bus_creds_has_bounding_cap@@Base+0xbef8>
   39738:	add	r3, pc, r3
   3973c:	mov	r5, r0
   39740:	ldrb	r0, [r4]
   39744:	sub	sp, sp, #20
   39748:	mov	r6, r2
   3974c:	ldr	sl, [r3, r1]
   39750:	cmp	r0, #0
   39754:	ldr	r3, [sl]
   39758:	str	r3, [sp, #12]
   3975c:	beq	397fc <sd_bus_creds_has_bounding_cap@@Base+0xbed4>
   39760:	ldr	r8, [pc, #188]	; 39824 <sd_bus_creds_has_bounding_cap@@Base+0xbefc>
   39764:	add	r7, sp, #8
   39768:	ldr	fp, [pc, #184]	; 39828 <sd_bus_creds_has_bounding_cap@@Base+0xbf00>
   3976c:	ldr	r9, [pc, #184]	; 3982c <sd_bus_creds_has_bounding_cap@@Base+0xbf04>
   39770:	add	r8, pc, r8
   39774:	add	fp, pc, fp
   39778:	add	r9, pc, r9
   3977c:	b	397a4 <sd_bus_creds_has_bounding_cap@@Base+0xbe7c>
   39780:	mov	r3, r6
   39784:	ldr	r0, [r5]
   39788:	mov	r1, #1
   3978c:	mov	r2, r9
   39790:	bl	34a0 <__fprintf_chk@plt>
   39794:	ldr	r3, [sp, #8]
   39798:	ldrb	r3, [r4, r3]!
   3979c:	cmp	r3, #0
   397a0:	beq	397fc <sd_bus_creds_has_bounding_cap@@Base+0xbed4>
   397a4:	mov	r0, r4
   397a8:	mov	r1, r7
   397ac:	bl	2f104 <sd_bus_creds_has_bounding_cap@@Base+0x17dc>
   397b0:	cmp	r0, #0
   397b4:	blt	39800 <sd_bus_creds_has_bounding_cap@@Base+0xbed8>
   397b8:	ldr	r0, [r5]
   397bc:	mov	r1, #1
   397c0:	ldr	r3, [sp, #8]
   397c4:	mov	r2, r8
   397c8:	str	r4, [sp]
   397cc:	bl	34a0 <__fprintf_chk@plt>
   397d0:	cmp	r6, #0
   397d4:	bne	39780 <sd_bus_creds_has_bounding_cap@@Base+0xbe58>
   397d8:	ldr	r3, [r5]
   397dc:	mov	r0, fp
   397e0:	mov	r1, #1
   397e4:	mov	r2, #3
   397e8:	bl	3224 <fwrite@plt>
   397ec:	ldr	r3, [sp, #8]
   397f0:	ldrb	r3, [r4, r3]!
   397f4:	cmp	r3, #0
   397f8:	bne	397a4 <sd_bus_creds_has_bounding_cap@@Base+0xbe7c>
   397fc:	mov	r0, #0
   39800:	ldr	r2, [sp, #12]
   39804:	ldr	r3, [sl]
   39808:	cmp	r2, r3
   3980c:	bne	39818 <sd_bus_creds_has_bounding_cap@@Base+0xbef0>
   39810:	add	sp, sp, #20
   39814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39818:	bl	314c <__stack_chk_fail@plt>
   3981c:	andeq	r2, r3, r0, asr #11
   39820:	andeq	r0, r0, r8, lsr #5
   39824:	muleq	r1, r8, r2
   39828:	andeq	r9, r1, r4, asr #4
   3982c:	andeq	r9, r1, r4, lsr #5
   39830:	push	{r3, r4, r5, lr}
   39834:	subs	r4, r0, #0
   39838:	mov	r5, r1
   3983c:	beq	39890 <sd_bus_creds_has_bounding_cap@@Base+0xbf68>
   39840:	mov	r1, #0
   39844:	mov	r2, #16
   39848:	bl	3434 <memset@plt>
   3984c:	strb	r5, [r4, #12]
   39850:	add	r0, r4, #4
   39854:	add	r1, r4, #8
   39858:	bl	35b4 <open_memstream@plt>
   3985c:	cmp	r0, #0
   39860:	str	r0, [r4]
   39864:	beq	39888 <sd_bus_creds_has_bounding_cap@@Base+0xbf60>
   39868:	mov	r3, r0
   3986c:	ldr	r0, [pc, #60]	; 398b0 <sd_bus_creds_has_bounding_cap@@Base+0xbf88>
   39870:	mov	r1, #1
   39874:	mov	r2, #150	; 0x96
   39878:	add	r0, pc, r0
   3987c:	bl	3224 <fwrite@plt>
   39880:	mov	r0, #0
   39884:	pop	{r3, r4, r5, pc}
   39888:	mvn	r0, #11
   3988c:	pop	{r3, r4, r5, pc}
   39890:	ldr	r0, [pc, #28]	; 398b4 <sd_bus_creds_has_bounding_cap@@Base+0xbf8c>
   39894:	mov	r2, #30
   39898:	ldr	r1, [pc, #24]	; 398b8 <sd_bus_creds_has_bounding_cap@@Base+0xbf90>
   3989c:	ldr	r3, [pc, #24]	; 398bc <sd_bus_creds_has_bounding_cap@@Base+0xbf94>
   398a0:	add	r0, pc, r0
   398a4:	add	r1, pc, r1
   398a8:	add	r3, pc, r3
   398ac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   398b0:	andeq	r9, r1, r0, ror #3
   398b4:	andeq	r3, r1, r4, asr #3
   398b8:	andeq	r9, r1, ip, lsl #3
   398bc:	andeq	r8, r1, ip, asr #30
   398c0:	push	{r3, r4, r5, lr}
   398c4:	subs	r4, r0, #0
   398c8:	mov	r5, r1
   398cc:	beq	39910 <sd_bus_creds_has_bounding_cap@@Base+0xbfe8>
   398d0:	ldr	r0, [pc, #88]	; 39930 <sd_bus_creds_has_bounding_cap@@Base+0xc008>
   398d4:	mov	r1, #1
   398d8:	movw	r2, #1099	; 0x44b
   398dc:	ldr	r3, [r4]
   398e0:	add	r0, pc, r0
   398e4:	bl	3224 <fwrite@plt>
   398e8:	cmp	r5, #0
   398ec:	beq	39908 <sd_bus_creds_has_bounding_cap@@Base+0xbfe0>
   398f0:	ldr	r0, [pc, #60]	; 39934 <sd_bus_creds_has_bounding_cap@@Base+0xc00c>
   398f4:	mov	r1, #1
   398f8:	ldr	r3, [r4]
   398fc:	movw	r2, #478	; 0x1de
   39900:	add	r0, pc, r0
   39904:	bl	3224 <fwrite@plt>
   39908:	mov	r0, #0
   3990c:	pop	{r3, r4, r5, pc}
   39910:	ldr	r0, [pc, #32]	; 39938 <sd_bus_creds_has_bounding_cap@@Base+0xc010>
   39914:	mov	r2, #46	; 0x2e
   39918:	ldr	r1, [pc, #28]	; 3993c <sd_bus_creds_has_bounding_cap@@Base+0xc014>
   3991c:	ldr	r3, [pc, #28]	; 39940 <sd_bus_creds_has_bounding_cap@@Base+0xc018>
   39920:	add	r0, pc, r0
   39924:	add	r1, pc, r1
   39928:	add	r3, pc, r3
   3992c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39930:	andeq	r9, r1, r0, lsl r2
   39934:	andeq	r9, r1, ip, lsr r6
   39938:	andeq	r3, r1, r4, asr #2
   3993c:	andeq	r9, r1, ip, lsl #2
   39940:	muleq	r1, r4, lr
   39944:	push	{r4, r5, r6, r7, r8, lr}
   39948:	subs	r8, r0, #0
   3994c:	mov	r5, r1
   39950:	mov	r6, r2
   39954:	beq	399b8 <sd_bus_creds_has_bounding_cap@@Base+0xc090>
   39958:	cmp	r2, #0
   3995c:	beq	399d8 <sd_bus_creds_has_bounding_cap@@Base+0xc0b0>
   39960:	ldr	r7, [pc, #144]	; 399f8 <sd_bus_creds_has_bounding_cap@@Base+0xc0d0>
   39964:	add	r7, pc, r7
   39968:	b	39974 <sd_bus_creds_has_bounding_cap@@Base+0xc04c>
   3996c:	mov	r0, r4
   39970:	bl	3080 <free@plt>
   39974:	mov	r0, r5
   39978:	bl	420e0 <sd_bus_creds_has_bounding_cap@@Base+0x147b8>
   3997c:	subs	r4, r0, #0
   39980:	beq	399b4 <sd_bus_creds_has_bounding_cap@@Base+0xc08c>
   39984:	mov	r1, r6
   39988:	bl	19e20 <strspn@plt+0x16710>
   3998c:	subs	r3, r0, #0
   39990:	beq	3996c <sd_bus_creds_has_bounding_cap@@Base+0xc044>
   39994:	ldrb	ip, [r3]
   39998:	cmp	ip, #0
   3999c:	beq	3996c <sd_bus_creds_has_bounding_cap@@Base+0xc044>
   399a0:	ldr	r0, [r8]
   399a4:	mov	r1, #1
   399a8:	mov	r2, r7
   399ac:	bl	34a0 <__fprintf_chk@plt>
   399b0:	b	3996c <sd_bus_creds_has_bounding_cap@@Base+0xc044>
   399b4:	pop	{r4, r5, r6, r7, r8, pc}
   399b8:	ldr	r0, [pc, #60]	; 399fc <sd_bus_creds_has_bounding_cap@@Base+0xc0d4>
   399bc:	mov	r2, #61	; 0x3d
   399c0:	ldr	r1, [pc, #56]	; 39a00 <sd_bus_creds_has_bounding_cap@@Base+0xc0d8>
   399c4:	ldr	r3, [pc, #56]	; 39a04 <sd_bus_creds_has_bounding_cap@@Base+0xc0dc>
   399c8:	add	r0, pc, r0
   399cc:	add	r1, pc, r1
   399d0:	add	r3, pc, r3
   399d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   399d8:	ldr	r0, [pc, #40]	; 39a08 <sd_bus_creds_has_bounding_cap@@Base+0xc0e0>
   399dc:	mov	r2, #62	; 0x3e
   399e0:	ldr	r1, [pc, #36]	; 39a0c <sd_bus_creds_has_bounding_cap@@Base+0xc0e4>
   399e4:	ldr	r3, [pc, #36]	; 39a10 <sd_bus_creds_has_bounding_cap@@Base+0xc0e8>
   399e8:	add	r0, pc, r0
   399ec:	add	r1, pc, r1
   399f0:	add	r3, pc, r3
   399f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   399f8:			; <UNDEFINED> instruction: 0x000197b8
   399fc:	muleq	r1, ip, r0
   39a00:	andeq	r9, r1, r4, rrx
   39a04:	andeq	r9, r1, ip, asr #16
   39a08:	andeq	r3, r1, r8, ror #1
   39a0c:	andeq	r9, r1, r4, asr #32
   39a10:	andeq	r9, r1, ip, lsr #16
   39a14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39a18:	subs	r9, r0, #0
   39a1c:	sub	sp, sp, #28
   39a20:	mov	r8, r1
   39a24:	beq	39cc0 <sd_bus_creds_has_bounding_cap@@Base+0xc398>
   39a28:	cmp	r1, #0
   39a2c:	beq	39ce0 <sd_bus_creds_has_bounding_cap@@Base+0xc3b8>
   39a30:	ldrb	r3, [r1]
   39a34:	cmp	r3, #62	; 0x3e
   39a38:	beq	39b54 <sd_bus_creds_has_bounding_cap@@Base+0xc22c>
   39a3c:	ldr	fp, [pc, #700]	; 39d00 <sd_bus_creds_has_bounding_cap@@Base+0xc3d8>
   39a40:	ldr	sl, [pc, #700]	; 39d04 <sd_bus_creds_has_bounding_cap@@Base+0xc3dc>
   39a44:	ldr	r1, [pc, #700]	; 39d08 <sd_bus_creds_has_bounding_cap@@Base+0xc3e0>
   39a48:	add	fp, pc, fp
   39a4c:	ldr	r2, [pc, #696]	; 39d0c <sd_bus_creds_has_bounding_cap@@Base+0xc3e4>
   39a50:	add	sl, pc, sl
   39a54:	add	r1, pc, r1
   39a58:	str	r1, [sp, #8]
   39a5c:	add	r2, pc, r2
   39a60:	ldr	r1, [pc, #680]	; 39d10 <sd_bus_creds_has_bounding_cap@@Base+0xc3e8>
   39a64:	str	r2, [sp, #12]
   39a68:	ldr	r2, [pc, #676]	; 39d14 <sd_bus_creds_has_bounding_cap@@Base+0xc3ec>
   39a6c:	add	r1, pc, r1
   39a70:	str	r1, [sp, #16]
   39a74:	add	r2, pc, r2
   39a78:	str	r2, [sp, #20]
   39a7c:	cmp	r3, #60	; 0x3c
   39a80:	beq	39c5c <sd_bus_creds_has_bounding_cap@@Base+0xc334>
   39a84:	ldr	r2, [r8, #4]
   39a88:	mov	r6, #2
   39a8c:	ldr	r4, [r8, #1]
   39a90:	mov	r7, #0
   39a94:	ubfx	r5, r2, #8, #24
   39a98:	and	r4, r4, r6
   39a9c:	and	r5, r5, r7
   39aa0:	orrs	r2, r4, r5
   39aa4:	bne	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39aa8:	sub	r2, r3, #77	; 0x4d
   39aac:	cmp	r2, #10
   39ab0:	addls	pc, pc, r2, lsl #2
   39ab4:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39ab8:	b	39b60 <sd_bus_creds_has_bounding_cap@@Base+0xc238>
   39abc:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39ac0:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39ac4:	b	39ae4 <sd_bus_creds_has_bounding_cap@@Base+0xc1bc>
   39ac8:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39acc:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39ad0:	b	39bf0 <sd_bus_creds_has_bounding_cap@@Base+0xc2c8>
   39ad4:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39ad8:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39adc:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39ae0:	b	39ae4 <sd_bus_creds_has_bounding_cap@@Base+0xc1bc>
   39ae4:	cmp	r3, #87	; 0x57
   39ae8:	ldr	r0, [r9]
   39aec:	ldr	r3, [r8, #8]
   39af0:	ldr	r2, [r8, #12]
   39af4:	ldrne	r1, [sp, #20]
   39af8:	beq	39c9c <sd_bus_creds_has_bounding_cap@@Base+0xc374>
   39afc:	str	r2, [sp]
   39b00:	str	r1, [sp, #4]
   39b04:	mov	r1, #1
   39b08:	ldr	r2, [sp, #12]
   39b0c:	bl	34a0 <__fprintf_chk@plt>
   39b10:	ldr	ip, [r8, #1]
   39b14:	ldr	r3, [r8, #4]
   39b18:	mov	r0, r9
   39b1c:	ldrb	r2, [r8]
   39b20:	add	r1, r9, #12
   39b24:	ubfx	r3, r3, #8, #24
   39b28:	str	ip, [sp]
   39b2c:	str	r3, [sp, #4]
   39b30:	bl	3956c <sd_bus_creds_has_bounding_cap@@Base+0xbc44>
   39b34:	ldr	r0, [sp, #16]
   39b38:	mov	r1, #1
   39b3c:	mov	r2, #14
   39b40:	ldr	r3, [r9]
   39b44:	bl	3224 <fwrite@plt>
   39b48:	ldrb	r3, [r8, #32]!
   39b4c:	cmp	r3, #62	; 0x3e
   39b50:	bne	39a7c <sd_bus_creds_has_bounding_cap@@Base+0xc154>
   39b54:	mov	r0, #0
   39b58:	add	sp, sp, #28
   39b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39b60:	ldr	r2, [pc, #432]	; 39d18 <sd_bus_creds_has_bounding_cap@@Base+0xc3f0>
   39b64:	mov	r1, #1
   39b68:	ldr	r0, [r9]
   39b6c:	add	r2, pc, r2
   39b70:	ldr	r3, [r8, #8]
   39b74:	bl	34a0 <__fprintf_chk@plt>
   39b78:	ldr	r1, [r8, #12]
   39b7c:	cmp	r1, #0
   39b80:	beq	39cb4 <sd_bus_creds_has_bounding_cap@@Base+0xc38c>
   39b84:	ldr	r2, [pc, #400]	; 39d1c <sd_bus_creds_has_bounding_cap@@Base+0xc3f4>
   39b88:	mov	r0, r9
   39b8c:	add	r2, pc, r2
   39b90:	bl	39728 <sd_bus_creds_has_bounding_cap@@Base+0xbe00>
   39b94:	ldr	r1, [r8, #16]
   39b98:	cmp	r1, #0
   39b9c:	beq	39ca8 <sd_bus_creds_has_bounding_cap@@Base+0xc380>
   39ba0:	ldr	r2, [pc, #376]	; 39d20 <sd_bus_creds_has_bounding_cap@@Base+0xc3f8>
   39ba4:	mov	r0, r9
   39ba8:	add	r2, pc, r2
   39bac:	bl	39728 <sd_bus_creds_has_bounding_cap@@Base+0xbe00>
   39bb0:	ldr	ip, [r8, #1]
   39bb4:	ldr	r3, [r8, #4]
   39bb8:	mov	r0, r9
   39bbc:	ldrb	r2, [r8]
   39bc0:	add	r1, r9, #12
   39bc4:	ubfx	r3, r3, #8, #24
   39bc8:	str	ip, [sp]
   39bcc:	str	r3, [sp, #4]
   39bd0:	bl	3956c <sd_bus_creds_has_bounding_cap@@Base+0xbc44>
   39bd4:	ldr	r0, [pc, #328]	; 39d24 <sd_bus_creds_has_bounding_cap@@Base+0xc3fc>
   39bd8:	mov	r1, #1
   39bdc:	mov	r2, #12
   39be0:	ldr	r3, [r9]
   39be4:	add	r0, pc, r0
   39be8:	bl	3224 <fwrite@plt>
   39bec:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39bf0:	mov	r2, fp
   39bf4:	ldr	r3, [r8, #8]
   39bf8:	ldr	r0, [r9]
   39bfc:	mov	r1, #1
   39c00:	bl	34a0 <__fprintf_chk@plt>
   39c04:	ldr	r1, [r8, #12]
   39c08:	ldr	r3, [sp, #8]
   39c0c:	mov	r2, #0
   39c10:	cmp	r1, r2
   39c14:	mov	r0, r9
   39c18:	moveq	r1, r3
   39c1c:	bl	39728 <sd_bus_creds_has_bounding_cap@@Base+0xbe00>
   39c20:	ldr	ip, [r8, #1]
   39c24:	ldr	r3, [r8, #4]
   39c28:	mov	r0, r9
   39c2c:	ldrb	r2, [r8]
   39c30:	add	r1, r9, #12
   39c34:	ubfx	r3, r3, #8, #24
   39c38:	str	ip, [sp]
   39c3c:	str	r3, [sp, #4]
   39c40:	bl	3956c <sd_bus_creds_has_bounding_cap@@Base+0xbc44>
   39c44:	mov	r0, sl
   39c48:	mov	r1, #1
   39c4c:	mov	r2, #12
   39c50:	ldr	r3, [r9]
   39c54:	bl	3224 <fwrite@plt>
   39c58:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39c5c:	ldr	ip, [r8, #4]
   39c60:	mov	r1, #0
   39c64:	ldr	r2, [r8, #1]
   39c68:	mov	r0, #1
   39c6c:	ubfx	r3, ip, #8, #24
   39c70:	and	r2, r2, r0
   39c74:	and	r3, r3, r1
   39c78:	orrs	r1, r2, r3
   39c7c:	beq	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39c80:	ldr	r0, [pc, #160]	; 39d28 <sd_bus_creds_has_bounding_cap@@Base+0xc400>
   39c84:	mov	r1, #1
   39c88:	mov	r2, #68	; 0x44
   39c8c:	ldr	r3, [r9]
   39c90:	add	r0, pc, r0
   39c94:	bl	3224 <fwrite@plt>
   39c98:	b	39b48 <sd_bus_creds_has_bounding_cap@@Base+0xc220>
   39c9c:	ldr	r1, [pc, #136]	; 39d2c <sd_bus_creds_has_bounding_cap@@Base+0xc404>
   39ca0:	add	r1, pc, r1
   39ca4:	b	39afc <sd_bus_creds_has_bounding_cap@@Base+0xc1d4>
   39ca8:	ldr	r1, [pc, #128]	; 39d30 <sd_bus_creds_has_bounding_cap@@Base+0xc408>
   39cac:	add	r1, pc, r1
   39cb0:	b	39ba0 <sd_bus_creds_has_bounding_cap@@Base+0xc278>
   39cb4:	ldr	r1, [pc, #120]	; 39d34 <sd_bus_creds_has_bounding_cap@@Base+0xc40c>
   39cb8:	add	r1, pc, r1
   39cbc:	b	39b84 <sd_bus_creds_has_bounding_cap@@Base+0xc25c>
   39cc0:	ldr	r0, [pc, #112]	; 39d38 <sd_bus_creds_has_bounding_cap@@Base+0xc410>
   39cc4:	mov	r2, #124	; 0x7c
   39cc8:	ldr	r1, [pc, #108]	; 39d3c <sd_bus_creds_has_bounding_cap@@Base+0xc414>
   39ccc:	ldr	r3, [pc, #108]	; 39d40 <sd_bus_creds_has_bounding_cap@@Base+0xc418>
   39cd0:	add	r0, pc, r0
   39cd4:	add	r1, pc, r1
   39cd8:	add	r3, pc, r3
   39cdc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39ce0:	ldr	r0, [pc, #92]	; 39d44 <sd_bus_creds_has_bounding_cap@@Base+0xc41c>
   39ce4:	mov	r2, #125	; 0x7d
   39ce8:	ldr	r1, [pc, #88]	; 39d48 <sd_bus_creds_has_bounding_cap@@Base+0xc420>
   39cec:	ldr	r3, [pc, #88]	; 39d4c <sd_bus_creds_has_bounding_cap@@Base+0xc424>
   39cf0:	add	r0, pc, r0
   39cf4:	add	r1, pc, r1
   39cf8:	add	r3, pc, r3
   39cfc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39d00:	andeq	r9, r1, r0, lsr #15
   39d04:			; <UNDEFINED> instruction: 0x000197b0
   39d08:	ldrdeq	r3, [r1], -ip
   39d0c:	andeq	r9, r1, ip, asr #14
   39d10:	andeq	r9, r1, ip, ror #14
   39d14:			; <UNDEFINED> instruction: 0x000196bc
   39d18:	andeq	r9, r1, r4, lsl r6
   39d1c:	andeq	r4, r1, r0, ror #29
   39d20:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   39d24:			; <UNDEFINED> instruction: 0x000195b4
   39d28:	andeq	r9, r1, r8, lsr #9
   39d2c:	andeq	r1, r1, r0, lsl r3
   39d30:	andeq	r3, r1, r4, lsl #25
   39d34:	andeq	r3, r1, r8, ror ip
   39d38:	muleq	r1, r4, sp
   39d3c:	andeq	r8, r1, ip, asr sp
   39d40:	andeq	r9, r1, r4, ror #10
   39d44:	andeq	r6, r1, r8, asr #7
   39d48:	andeq	r8, r1, ip, lsr sp
   39d4c:	andeq	r9, r1, r4, asr #10
   39d50:	ldr	r1, [pc, #316]	; 39e94 <sd_bus_creds_has_bounding_cap@@Base+0xc56c>
   39d54:	push	{r4, r5, r6, r7, r8, lr}
   39d58:	subs	r4, r0, #0
   39d5c:	ldr	r0, [pc, #308]	; 39e98 <sd_bus_creds_has_bounding_cap@@Base+0xc570>
   39d60:	add	r1, pc, r1
   39d64:	mov	r7, r3
   39d68:	sub	sp, sp, #8
   39d6c:	mov	r6, r2
   39d70:	ldr	r5, [r1, r0]
   39d74:	ldr	r3, [r5]
   39d78:	str	r3, [sp, #4]
   39d7c:	beq	39e74 <sd_bus_creds_has_bounding_cap@@Base+0xc54c>
   39d80:	cmp	r2, #0
   39d84:	beq	39e54 <sd_bus_creds_has_bounding_cap@@Base+0xc52c>
   39d88:	cmp	r7, #0
   39d8c:	beq	39e34 <sd_bus_creds_has_bounding_cap@@Base+0xc50c>
   39d90:	ldr	r0, [pc, #260]	; 39e9c <sd_bus_creds_has_bounding_cap@@Base+0xc574>
   39d94:	mov	r1, #1
   39d98:	mov	r2, #8
   39d9c:	ldr	r3, [r4]
   39da0:	add	r0, pc, r0
   39da4:	bl	3224 <fwrite@plt>
   39da8:	ldr	r0, [r4]
   39dac:	bl	3050 <fflush@plt>
   39db0:	ldr	r0, [r4]
   39db4:	bl	30a4 <ferror@plt>
   39db8:	subs	r8, r0, #0
   39dbc:	bne	39e18 <sd_bus_creds_has_bounding_cap@@Base+0xc4f0>
   39dc0:	mov	r0, r6
   39dc4:	mov	r1, sp
   39dc8:	bl	23e80 <strspn@plt+0x20770>
   39dcc:	cmp	r0, #0
   39dd0:	movlt	r8, r0
   39dd4:	blt	39dfc <sd_bus_creds_has_bounding_cap@@Base+0xc4d4>
   39dd8:	ldr	r1, [pc, #192]	; 39ea0 <sd_bus_creds_has_bounding_cap@@Base+0xc578>
   39ddc:	ldr	r2, [r4, #4]
   39de0:	ldr	r0, [sp]
   39de4:	add	r1, pc, r1
   39de8:	bl	26f2c <strspn@plt+0x2381c>
   39dec:	subs	r3, r0, #0
   39df0:	ldrge	r3, [sp]
   39df4:	strge	r3, [r7]
   39df8:	blt	39e20 <sd_bus_creds_has_bounding_cap@@Base+0xc4f8>
   39dfc:	ldr	r2, [sp, #4]
   39e00:	mov	r0, r8
   39e04:	ldr	r3, [r5]
   39e08:	cmp	r2, r3
   39e0c:	bne	39e30 <sd_bus_creds_has_bounding_cap@@Base+0xc508>
   39e10:	add	sp, sp, #8
   39e14:	pop	{r4, r5, r6, r7, r8, pc}
   39e18:	mvn	r8, #11
   39e1c:	b	39dfc <sd_bus_creds_has_bounding_cap@@Base+0xc4d4>
   39e20:	ldr	r0, [sp]
   39e24:	mov	r8, r3
   39e28:	bl	24088 <strspn@plt+0x20978>
   39e2c:	b	39dfc <sd_bus_creds_has_bounding_cap@@Base+0xc4d4>
   39e30:	bl	314c <__stack_chk_fail@plt>
   39e34:	ldr	r0, [pc, #104]	; 39ea4 <sd_bus_creds_has_bounding_cap@@Base+0xc57c>
   39e38:	mov	r2, #180	; 0xb4
   39e3c:	ldr	r1, [pc, #100]	; 39ea8 <sd_bus_creds_has_bounding_cap@@Base+0xc580>
   39e40:	ldr	r3, [pc, #100]	; 39eac <sd_bus_creds_has_bounding_cap@@Base+0xc584>
   39e44:	add	r0, pc, r0
   39e48:	add	r1, pc, r1
   39e4c:	add	r3, pc, r3
   39e50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39e54:	ldr	r0, [pc, #84]	; 39eb0 <sd_bus_creds_has_bounding_cap@@Base+0xc588>
   39e58:	mov	r2, #179	; 0xb3
   39e5c:	ldr	r1, [pc, #80]	; 39eb4 <sd_bus_creds_has_bounding_cap@@Base+0xc58c>
   39e60:	ldr	r3, [pc, #80]	; 39eb8 <sd_bus_creds_has_bounding_cap@@Base+0xc590>
   39e64:	add	r0, pc, r0
   39e68:	add	r1, pc, r1
   39e6c:	add	r3, pc, r3
   39e70:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39e74:	ldr	r0, [pc, #64]	; 39ebc <sd_bus_creds_has_bounding_cap@@Base+0xc594>
   39e78:	mov	r2, #178	; 0xb2
   39e7c:	ldr	r1, [pc, #60]	; 39ec0 <sd_bus_creds_has_bounding_cap@@Base+0xc598>
   39e80:	ldr	r3, [pc, #60]	; 39ec4 <sd_bus_creds_has_bounding_cap@@Base+0xc59c>
   39e84:	add	r0, pc, r0
   39e88:	add	r1, pc, r1
   39e8c:	add	r3, pc, r3
   39e90:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39e94:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   39e98:	andeq	r0, r0, r8, lsr #5
   39e9c:	andeq	r9, r1, r0, ror r4
   39ea0:	andeq	r7, r1, ip, ror #1
   39ea4:	strdeq	pc, [r0], -r8
   39ea8:	andeq	r8, r1, r8, ror #23
   39eac:	muleq	r1, r4, r9
   39eb0:	andeq	r9, r1, r4, lsr #9
   39eb4:	andeq	r8, r1, r8, asr #23
   39eb8:	andeq	r8, r1, r4, ror r9
   39ebc:	andeq	r2, r1, r0, ror #23
   39ec0:	andeq	r8, r1, r8, lsr #23
   39ec4:	andeq	r8, r1, r4, asr r9
   39ec8:	push	{r4, lr}
   39ecc:	subs	r4, r0, #0
   39ed0:	beq	39f08 <sd_bus_creds_has_bounding_cap@@Base+0xc5e0>
   39ed4:	ldr	r0, [r4]
   39ed8:	cmp	r0, #0
   39edc:	beq	39ee4 <sd_bus_creds_has_bounding_cap@@Base+0xc5bc>
   39ee0:	bl	34dc <fclose@plt>
   39ee4:	ldr	r0, [r4, #4]
   39ee8:	cmp	r0, #0
   39eec:	beq	39ef4 <sd_bus_creds_has_bounding_cap@@Base+0xc5cc>
   39ef0:	bl	3080 <free@plt>
   39ef4:	mov	r0, r4
   39ef8:	mov	r1, #0
   39efc:	mov	r2, #16
   39f00:	pop	{r4, lr}
   39f04:	b	3434 <memset@plt>
   39f08:	ldr	r0, [pc, #24]	; 39f28 <sd_bus_creds_has_bounding_cap@@Base+0xc600>
   39f0c:	mov	r2, #203	; 0xcb
   39f10:	ldr	r1, [pc, #20]	; 39f2c <sd_bus_creds_has_bounding_cap@@Base+0xc604>
   39f14:	ldr	r3, [pc, #20]	; 39f30 <sd_bus_creds_has_bounding_cap@@Base+0xc608>
   39f18:	add	r0, pc, r0
   39f1c:	add	r1, pc, r1
   39f20:	add	r3, pc, r3
   39f24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   39f28:	andeq	r2, r1, ip, asr #22
   39f2c:	andeq	r8, r1, r4, lsl fp
   39f30:	andeq	r8, r1, r8, ror #17
   39f34:	ldr	r3, [pc, #404]	; 3a0d0 <sd_bus_creds_has_bounding_cap@@Base+0xc7a8>
   39f38:	ldr	r2, [pc, #404]	; 3a0d4 <sd_bus_creds_has_bounding_cap@@Base+0xc7ac>
   39f3c:	add	r3, pc, r3
   39f40:	ldr	r0, [pc, #400]	; 3a0d8 <sd_bus_creds_has_bounding_cap@@Base+0xc7b0>
   39f44:	push	{r4, r5, r6, r7, lr}
   39f48:	sub	sp, sp, #20
   39f4c:	ldr	r5, [r3, r2]
   39f50:	add	r0, pc, r0
   39f54:	mov	r4, #0
   39f58:	str	r4, [sp, #4]
   39f5c:	str	r4, [sp, #8]
   39f60:	ldr	r3, [r5]
   39f64:	ldr	r6, [pc, #368]	; 3a0dc <sd_bus_creds_has_bounding_cap@@Base+0xc7b4>
   39f68:	str	r3, [sp, #12]
   39f6c:	bl	368c <__tls_get_addr@plt>
   39f70:	ldrb	r2, [r6, r0]
   39f74:	mov	r3, r0
   39f78:	cmp	r2, r4
   39f7c:	beq	39fac <sd_bus_creds_has_bounding_cap@@Base+0xc684>
   39f80:	ldr	r2, [pc, #344]	; 3a0e0 <sd_bus_creds_has_bounding_cap@@Base+0xc7b8>
   39f84:	mov	r0, r4
   39f88:	ldr	r7, [r3, r2]
   39f8c:	bl	3080 <free@plt>
   39f90:	ldr	r2, [sp, #12]
   39f94:	ldr	r3, [r5]
   39f98:	mov	r0, r7
   39f9c:	cmp	r2, r3
   39fa0:	bne	3a0b8 <sd_bus_creds_has_bounding_cap@@Base+0xc790>
   39fa4:	add	sp, sp, #20
   39fa8:	pop	{r4, r5, r6, r7, pc}
   39fac:	ldr	r0, [pc, #304]	; 3a0e4 <sd_bus_creds_has_bounding_cap@@Base+0xc7bc>
   39fb0:	add	r1, sp, #4
   39fb4:	add	r0, pc, r0
   39fb8:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   39fbc:	cmp	r0, #0
   39fc0:	blt	3a008 <sd_bus_creds_has_bounding_cap@@Base+0xc6e0>
   39fc4:	ldr	r0, [sp, #4]
   39fc8:	add	r1, sp, #8
   39fcc:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
   39fd0:	cmp	r0, #0
   39fd4:	blt	3a008 <sd_bus_creds_has_bounding_cap@@Base+0xc6e0>
   39fd8:	ldr	r0, [pc, #264]	; 3a0e8 <sd_bus_creds_has_bounding_cap@@Base+0xc7c0>
   39fdc:	ldr	r4, [sp, #8]
   39fe0:	add	r0, pc, r0
   39fe4:	bl	368c <__tls_get_addr@plt>
   39fe8:	ldr	r2, [pc, #240]	; 3a0e0 <sd_bus_creds_has_bounding_cap@@Base+0xc7b8>
   39fec:	mov	r1, #1
   39ff0:	mov	r7, r4
   39ff4:	mov	r3, r0
   39ff8:	ldr	r0, [sp, #4]
   39ffc:	strb	r1, [r6, r3]
   3a000:	str	r4, [r3, r2]
   3a004:	b	39f8c <sd_bus_creds_has_bounding_cap@@Base+0xc664>
   3a008:	mov	r3, #37	; 0x25
   3a00c:	mov	r0, #23
   3a010:	mov	r1, r3
   3a014:	str	r3, [sp, #8]
   3a018:	bl	347c <prctl@plt>
   3a01c:	ldr	r1, [sp, #8]
   3a020:	cmp	r0, #0
   3a024:	bge	3a098 <sd_bus_creds_has_bounding_cap@@Base+0xc770>
   3a028:	sub	r1, r1, #1
   3a02c:	str	r1, [sp, #8]
   3a030:	cmp	r1, #0
   3a034:	bne	3a050 <sd_bus_creds_has_bounding_cap@@Base+0xc728>
   3a038:	b	3a0b0 <sd_bus_creds_has_bounding_cap@@Base+0xc788>
   3a03c:	ldr	r1, [sp, #8]
   3a040:	sub	r1, r1, #1
   3a044:	str	r1, [sp, #8]
   3a048:	cmp	r1, #0
   3a04c:	beq	3a0b0 <sd_bus_creds_has_bounding_cap@@Base+0xc788>
   3a050:	mov	r0, #23
   3a054:	bl	347c <prctl@plt>
   3a058:	cmp	r0, #0
   3a05c:	blt	3a03c <sd_bus_creds_has_bounding_cap@@Base+0xc714>
   3a060:	ldr	r7, [sp, #8]
   3a064:	ldr	r0, [pc, #128]	; 3a0ec <sd_bus_creds_has_bounding_cap@@Base+0xc7c4>
   3a068:	add	r0, pc, r0
   3a06c:	bl	368c <__tls_get_addr@plt>
   3a070:	ldr	r2, [pc, #104]	; 3a0e0 <sd_bus_creds_has_bounding_cap@@Base+0xc7b8>
   3a074:	mov	r1, #1
   3a078:	mov	r3, r0
   3a07c:	ldr	r0, [sp, #4]
   3a080:	strb	r1, [r6, r3]
   3a084:	str	r7, [r3, r2]
   3a088:	b	39f8c <sd_bus_creds_has_bounding_cap@@Base+0xc664>
   3a08c:	ldr	r1, [sp, #8]
   3a090:	add	r1, r1, #1
   3a094:	str	r1, [sp, #8]
   3a098:	add	r1, r1, #1
   3a09c:	mov	r0, #23
   3a0a0:	bl	347c <prctl@plt>
   3a0a4:	cmp	r0, #0
   3a0a8:	bge	3a08c <sd_bus_creds_has_bounding_cap@@Base+0xc764>
   3a0ac:	b	3a060 <sd_bus_creds_has_bounding_cap@@Base+0xc738>
   3a0b0:	mov	r7, r1
   3a0b4:	b	3a064 <sd_bus_creds_has_bounding_cap@@Base+0xc73c>
   3a0b8:	bl	314c <__stack_chk_fail@plt>
   3a0bc:	mov	r4, r0
   3a0c0:	ldr	r0, [sp, #4]
   3a0c4:	bl	3080 <free@plt>
   3a0c8:	mov	r0, r4
   3a0cc:	bl	36a4 <_Unwind_Resume@plt>
   3a0d0:			; <UNDEFINED> instruction: 0x00031dbc
   3a0d4:	andeq	r0, r0, r8, lsr #5
   3a0d8:	andeq	r2, r3, r8, lsr r0
   3a0dc:	andeq	r0, r0, r0, lsr #32
   3a0e0:	andeq	r0, r0, r4, lsr #32
   3a0e4:	andeq	r9, r1, ip, lsr #5
   3a0e8:	andeq	r1, r3, r8, lsr #31
   3a0ec:	andeq	r1, r3, r0, lsr #30
   3a0f0:	sub	r3, r0, #7
   3a0f4:	cmp	r3, #85	; 0x55
   3a0f8:	addls	pc, pc, r3, lsl #2
   3a0fc:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a100:	b	3a270 <sd_bus_creds_has_bounding_cap@@Base+0xc948>
   3a104:	b	3a288 <sd_bus_creds_has_bounding_cap@@Base+0xc960>
   3a108:	b	3a2a0 <sd_bus_creds_has_bounding_cap@@Base+0xc978>
   3a10c:	b	3a2b8 <sd_bus_creds_has_bounding_cap@@Base+0xc990>
   3a110:	b	3a2d0 <sd_bus_creds_has_bounding_cap@@Base+0xc9a8>
   3a114:	b	3a2e8 <sd_bus_creds_has_bounding_cap@@Base+0xc9c0>
   3a118:	b	3a300 <sd_bus_creds_has_bounding_cap@@Base+0xc9d8>
   3a11c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a120:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a124:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a128:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a12c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a130:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a134:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a138:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a13c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a140:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a144:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a148:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a14c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a150:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a154:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a158:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a15c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a160:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a164:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a168:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a16c:	b	3a318 <sd_bus_creds_has_bounding_cap@@Base+0xc9f0>
   3a170:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a174:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a178:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a17c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a180:	b	3a330 <sd_bus_creds_has_bounding_cap@@Base+0xca08>
   3a184:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a188:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a18c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a190:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a194:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a198:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a19c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1a0:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1a4:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1a8:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1ac:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1b0:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1b4:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1b8:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1bc:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1c0:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1c4:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1c8:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1cc:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1d0:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1d4:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1d8:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1dc:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1e0:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1e4:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1e8:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1ec:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1f0:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1f4:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1f8:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a1fc:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a200:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a204:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a208:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a20c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a210:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a214:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a218:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a21c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a220:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a224:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a228:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a22c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a230:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a234:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a238:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a23c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a240:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a244:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a248:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a24c:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a250:	b	3a348 <sd_bus_creds_has_bounding_cap@@Base+0xca20>
   3a254:	b	3a258 <sd_bus_creds_has_bounding_cap@@Base+0xc930>
   3a258:	mov	r3, r1
   3a25c:	mov	r2, #92	; 0x5c
   3a260:	strb	r2, [r3], #2
   3a264:	strb	r2, [r1, #1]
   3a268:	rsb	r0, r1, r3
   3a26c:	bx	lr
   3a270:	mov	r3, r1
   3a274:	mov	r0, #92	; 0x5c
   3a278:	mov	r2, #97	; 0x61
   3a27c:	strb	r0, [r3], #2
   3a280:	strb	r2, [r1, #1]
   3a284:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a288:	mov	r3, r1
   3a28c:	mov	r0, #92	; 0x5c
   3a290:	mov	r2, #98	; 0x62
   3a294:	strb	r0, [r3], #2
   3a298:	strb	r2, [r1, #1]
   3a29c:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a2a0:	mov	r3, r1
   3a2a4:	mov	r0, #92	; 0x5c
   3a2a8:	mov	r2, #116	; 0x74
   3a2ac:	strb	r0, [r3], #2
   3a2b0:	strb	r2, [r1, #1]
   3a2b4:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a2b8:	mov	r3, r1
   3a2bc:	mov	r0, #92	; 0x5c
   3a2c0:	mov	r2, #110	; 0x6e
   3a2c4:	strb	r0, [r3], #2
   3a2c8:	strb	r2, [r1, #1]
   3a2cc:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a2d0:	mov	r3, r1
   3a2d4:	mov	r0, #92	; 0x5c
   3a2d8:	mov	r2, #118	; 0x76
   3a2dc:	strb	r0, [r3], #2
   3a2e0:	strb	r2, [r1, #1]
   3a2e4:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a2e8:	mov	r3, r1
   3a2ec:	mov	r0, #92	; 0x5c
   3a2f0:	mov	r2, #102	; 0x66
   3a2f4:	strb	r0, [r3], #2
   3a2f8:	strb	r2, [r1, #1]
   3a2fc:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a300:	mov	r3, r1
   3a304:	mov	r0, #92	; 0x5c
   3a308:	mov	r2, #114	; 0x72
   3a30c:	strb	r0, [r3], #2
   3a310:	strb	r2, [r1, #1]
   3a314:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a318:	mov	r3, r1
   3a31c:	mov	r0, #92	; 0x5c
   3a320:	mov	r2, #34	; 0x22
   3a324:	strb	r0, [r3], #2
   3a328:	strb	r2, [r1, #1]
   3a32c:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a330:	mov	r3, r1
   3a334:	mov	r0, #92	; 0x5c
   3a338:	mov	r2, #39	; 0x27
   3a33c:	strb	r0, [r3], #2
   3a340:	strb	r2, [r1, #1]
   3a344:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a348:	sub	r3, r0, #32
   3a34c:	cmp	r3, #94	; 0x5e
   3a350:	strbls	r0, [r1]
   3a354:	addls	r3, r1, #1
   3a358:	bls	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a35c:	lsr	r2, r0, #6
   3a360:	ubfx	r3, r0, #3, #3
   3a364:	and	r0, r0, #7
   3a368:	add	r3, r3, #48	; 0x30
   3a36c:	add	r2, r2, #48	; 0x30
   3a370:	strb	r3, [r1, #2]
   3a374:	add	r0, r0, #48	; 0x30
   3a378:	mov	r3, #92	; 0x5c
   3a37c:	strb	r2, [r1, #1]
   3a380:	strb	r3, [r1]
   3a384:	add	r3, r1, #4
   3a388:	strb	r0, [r1, #3]
   3a38c:	b	3a268 <sd_bus_creds_has_bounding_cap@@Base+0xc940>
   3a390:	bic	r3, r0, #32
   3a394:	sub	r3, r3, #65	; 0x41
   3a398:	cmp	r3, #25
   3a39c:	bls	3a3c4 <sd_bus_creds_has_bounding_cap@@Base+0xca9c>
   3a3a0:	sub	r3, r0, #48	; 0x30
   3a3a4:	cmp	r3, #9
   3a3a8:	bls	3a3c4 <sd_bus_creds_has_bounding_cap@@Base+0xca9c>
   3a3ac:	sub	r3, r0, #45	; 0x2d
   3a3b0:	cmp	r0, #95	; 0x5f
   3a3b4:	cmpne	r3, #1
   3a3b8:	movhi	r0, #0
   3a3bc:	movls	r0, #1
   3a3c0:	bx	lr
   3a3c4:	mov	r0, #1
   3a3c8:	bx	lr
   3a3cc:	push	{r3, r4, r5, r6, r7, lr}
   3a3d0:	mov	r7, r1
   3a3d4:	ldrb	r3, [r0]
   3a3d8:	cmp	r3, #0
   3a3dc:	beq	3a450 <sd_bus_creds_has_bounding_cap@@Base+0xcb28>
   3a3e0:	mov	r4, #0
   3a3e4:	mov	r5, r0
   3a3e8:	mov	r6, r4
   3a3ec:	b	3a41c <sd_bus_creds_has_bounding_cap@@Base+0xcaf4>
   3a3f0:	cmp	r3, #92	; 0x5c
   3a3f4:	mov	r1, r3
   3a3f8:	mov	r0, r7
   3a3fc:	beq	3a440 <sd_bus_creds_has_bounding_cap@@Base+0xcb18>
   3a400:	bl	33b0 <strchr@plt>
   3a404:	cmp	r0, #0
   3a408:	bne	3a448 <sd_bus_creds_has_bounding_cap@@Base+0xcb20>
   3a40c:	ldrb	r3, [r5, #1]!
   3a410:	add	r4, r4, #1
   3a414:	cmp	r3, #0
   3a418:	beq	3a438 <sd_bus_creds_has_bounding_cap@@Base+0xcb10>
   3a41c:	cmp	r6, #0
   3a420:	beq	3a3f0 <sd_bus_creds_has_bounding_cap@@Base+0xcac8>
   3a424:	ldrb	r3, [r5, #1]!
   3a428:	mov	r6, #0
   3a42c:	add	r4, r4, #1
   3a430:	cmp	r3, #0
   3a434:	bne	3a41c <sd_bus_creds_has_bounding_cap@@Base+0xcaf4>
   3a438:	rsb	r0, r6, r4
   3a43c:	pop	{r3, r4, r5, r6, r7, pc}
   3a440:	mov	r6, #1
   3a444:	b	3a40c <sd_bus_creds_has_bounding_cap@@Base+0xcae4>
   3a448:	mov	r0, r4
   3a44c:	pop	{r3, r4, r5, r6, r7, pc}
   3a450:	mov	r0, r3
   3a454:	pop	{r3, r4, r5, r6, r7, pc}
   3a458:	push	{r4, lr}
   3a45c:	adds	r4, r2, #0
   3a460:	movne	r4, #1
   3a464:	cmp	r1, #0
   3a468:	movne	r3, #0
   3a46c:	andeq	r3, r4, #1
   3a470:	cmp	r3, #0
   3a474:	bne	3a4b4 <sd_bus_creds_has_bounding_cap@@Base+0xcb8c>
   3a478:	cmp	r4, #0
   3a47c:	beq	3a4ac <sd_bus_creds_has_bounding_cap@@Base+0xcb84>
   3a480:	ldr	ip, [r1]
   3a484:	cmp	ip, r0
   3a488:	bne	3a49c <sd_bus_creds_has_bounding_cap@@Base+0xcb74>
   3a48c:	b	3a4ac <sd_bus_creds_has_bounding_cap@@Base+0xcb84>
   3a490:	ldr	ip, [r1, #4]!
   3a494:	cmp	ip, r0
   3a498:	beq	3a4ac <sd_bus_creds_has_bounding_cap@@Base+0xcb84>
   3a49c:	add	r3, r3, #1
   3a4a0:	cmp	r2, r3
   3a4a4:	bhi	3a490 <sd_bus_creds_has_bounding_cap@@Base+0xcb68>
   3a4a8:	mov	r4, #0
   3a4ac:	mov	r0, r4
   3a4b0:	pop	{r4, pc}
   3a4b4:	ldr	r0, [pc, #24]	; 3a4d4 <sd_bus_creds_has_bounding_cap@@Base+0xcbac>
   3a4b8:	movw	r2, #1857	; 0x741
   3a4bc:	ldr	r1, [pc, #20]	; 3a4d8 <sd_bus_creds_has_bounding_cap@@Base+0xcbb0>
   3a4c0:	ldr	r3, [pc, #20]	; 3a4dc <sd_bus_creds_has_bounding_cap@@Base+0xcbb4>
   3a4c4:	add	r0, pc, r0
   3a4c8:	add	r1, pc, r1
   3a4cc:	add	r3, pc, r3
   3a4d0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a4d4:	andeq	r9, r1, ip, asr r0
   3a4d8:	andeq	r9, r1, r0, ror r0
   3a4dc:	andeq	sl, r1, ip, lsl #12
   3a4e0:	ldr	r3, [pc, #164]	; 3a58c <sd_bus_creds_has_bounding_cap@@Base+0xcc64>
   3a4e4:	mov	r1, #0
   3a4e8:	ldr	r2, [pc, #160]	; 3a590 <sd_bus_creds_has_bounding_cap@@Base+0xcc68>
   3a4ec:	add	r3, pc, r3
   3a4f0:	ldr	r0, [pc, #156]	; 3a594 <sd_bus_creds_has_bounding_cap@@Base+0xcc6c>
   3a4f4:	push	{r4, lr}
   3a4f8:	sub	sp, sp, #96	; 0x60
   3a4fc:	ldr	r4, [r3, r2]
   3a500:	add	r0, pc, r0
   3a504:	ldr	r3, [r4]
   3a508:	str	r3, [sp, #92]	; 0x5c
   3a50c:	bl	34b8 <access@plt>
   3a510:	cmp	r0, #0
   3a514:	blt	3a55c <sd_bus_creds_has_bounding_cap@@Base+0xcc34>
   3a518:	ldr	r0, [pc, #120]	; 3a598 <sd_bus_creds_has_bounding_cap@@Base+0xcc70>
   3a51c:	mov	r1, sp
   3a520:	add	r0, pc, r0
   3a524:	bl	3578 <statfs64@plt>
   3a528:	cmp	r0, #0
   3a52c:	blt	3a55c <sd_bus_creds_has_bounding_cap@@Base+0xcc34>
   3a530:	ldr	r0, [sp]
   3a534:	movw	r2, #22774	; 0x58f6
   3a538:	movw	r3, #6548	; 0x1994
   3a53c:	movt	r2, #34180	; 0x8584
   3a540:	movt	r3, #258	; 0x102
   3a544:	cmp	r0, r3
   3a548:	cmpne	r0, r2
   3a54c:	movne	r0, #0
   3a550:	moveq	r0, #1
   3a554:	mov	ip, r0
   3a558:	b	3a564 <sd_bus_creds_has_bounding_cap@@Base+0xcc3c>
   3a55c:	mov	r0, #0
   3a560:	mov	ip, r0
   3a564:	ldr	r1, [sp, #92]	; 0x5c
   3a568:	ldr	r3, [pc, #44]	; 3a59c <sd_bus_creds_has_bounding_cap@@Base+0xcc74>
   3a56c:	ldr	r2, [r4]
   3a570:	add	r3, pc, r3
   3a574:	cmp	r1, r2
   3a578:	str	ip, [r3]
   3a57c:	bne	3a588 <sd_bus_creds_has_bounding_cap@@Base+0xcc60>
   3a580:	add	sp, sp, #96	; 0x60
   3a584:	pop	{r4, pc}
   3a588:	bl	314c <__stack_chk_fail@plt>
   3a58c:	andeq	r1, r3, ip, lsl #16
   3a590:	andeq	r0, r0, r8, lsr #5
   3a594:	andeq	r9, r1, ip, asr #32
   3a598:	andeq	r9, r1, r8, lsl #7
   3a59c:	andeq	r1, r3, ip, lsr #22
   3a5a0:	ldr	r0, [pc, #92]	; 3a604 <sd_bus_creds_has_bounding_cap@@Base+0xccdc>
   3a5a4:	push	{r3, r4, r5, lr}
   3a5a8:	add	r0, pc, r0
   3a5ac:	bl	368c <__tls_get_addr@plt>
   3a5b0:	ldr	r4, [pc, #80]	; 3a608 <sd_bus_creds_has_bounding_cap@@Base+0xcce0>
   3a5b4:	ldr	r3, [r0, r4]
   3a5b8:	mov	r5, r0
   3a5bc:	cmp	r3, #0
   3a5c0:	beq	3a5cc <sd_bus_creds_has_bounding_cap@@Base+0xcca4>
   3a5c4:	mov	r0, r3
   3a5c8:	pop	{r3, r4, r5, pc}
   3a5cc:	mov	r0, #30
   3a5d0:	bl	3158 <sysconf@plt>
   3a5d4:	cmp	r0, #0
   3a5d8:	ble	3a5e4 <sd_bus_creds_has_bounding_cap@@Base+0xccbc>
   3a5dc:	str	r0, [r5, r4]
   3a5e0:	pop	{r3, r4, r5, pc}
   3a5e4:	ldr	r0, [pc, #32]	; 3a60c <sd_bus_creds_has_bounding_cap@@Base+0xcce4>
   3a5e8:	mov	r2, #115	; 0x73
   3a5ec:	ldr	r1, [pc, #28]	; 3a610 <sd_bus_creds_has_bounding_cap@@Base+0xcce8>
   3a5f0:	ldr	r3, [pc, #28]	; 3a614 <sd_bus_creds_has_bounding_cap@@Base+0xccec>
   3a5f4:	add	r0, pc, r0
   3a5f8:	add	r1, pc, r1
   3a5fc:	add	r3, pc, r3
   3a600:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a604:	andeq	r1, r3, r0, ror #19
   3a608:	andeq	r0, r0, r8, lsr #32
   3a60c:	andeq	r0, r1, r4, lsr #31
   3a610:	andeq	r8, r1, r0, asr #30
   3a614:	andeq	sl, r1, ip, asr r5
   3a618:	cmp	r0, #0
   3a61c:	cmpne	r1, #0
   3a620:	push	{r3, lr}
   3a624:	bne	3a63c <sd_bus_creds_has_bounding_cap@@Base+0xcd14>
   3a628:	cmp	r0, #0
   3a62c:	cmpeq	r1, #0
   3a630:	movne	r0, #0
   3a634:	moveq	r0, #1
   3a638:	pop	{r3, pc}
   3a63c:	bl	2fc0 <strcmp@plt>
   3a640:	rsbs	r0, r0, #1
   3a644:	movcc	r0, #0
   3a648:	pop	{r3, pc}
   3a64c:	push	{r4, r5, r6, lr}
   3a650:	subs	r6, r0, #0
   3a654:	mov	r4, r1
   3a658:	beq	3a6b8 <sd_bus_creds_has_bounding_cap@@Base+0xcd90>
   3a65c:	cmp	r1, #0
   3a660:	beq	3a6d8 <sd_bus_creds_has_bounding_cap@@Base+0xcdb0>
   3a664:	bl	33a4 <strlen@plt>
   3a668:	mov	r5, r0
   3a66c:	mov	r0, r4
   3a670:	bl	33a4 <strlen@plt>
   3a674:	subs	r2, r0, #0
   3a678:	beq	3a6a8 <sd_bus_creds_has_bounding_cap@@Base+0xcd80>
   3a67c:	cmp	r5, r2
   3a680:	bcc	3a6b0 <sd_bus_creds_has_bounding_cap@@Base+0xcd88>
   3a684:	rsb	r5, r2, r5
   3a688:	mov	r1, r4
   3a68c:	add	r6, r6, r5
   3a690:	mov	r0, r6
   3a694:	bl	3134 <memcmp@plt>
   3a698:	cmp	r0, #0
   3a69c:	moveq	r0, r6
   3a6a0:	movne	r0, #0
   3a6a4:	pop	{r4, r5, r6, pc}
   3a6a8:	add	r0, r6, r5
   3a6ac:	pop	{r4, r5, r6, pc}
   3a6b0:	mov	r0, #0
   3a6b4:	pop	{r4, r5, r6, pc}
   3a6b8:	ldr	r0, [pc, #56]	; 3a6f8 <sd_bus_creds_has_bounding_cap@@Base+0xcdd0>
   3a6bc:	mov	r2, #137	; 0x89
   3a6c0:	ldr	r1, [pc, #52]	; 3a6fc <sd_bus_creds_has_bounding_cap@@Base+0xcdd4>
   3a6c4:	ldr	r3, [pc, #52]	; 3a700 <sd_bus_creds_has_bounding_cap@@Base+0xcdd8>
   3a6c8:	add	r0, pc, r0
   3a6cc:	add	r1, pc, r1
   3a6d0:	add	r3, pc, r3
   3a6d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a6d8:	ldr	r0, [pc, #36]	; 3a704 <sd_bus_creds_has_bounding_cap@@Base+0xcddc>
   3a6dc:	mov	r2, #138	; 0x8a
   3a6e0:	ldr	r1, [pc, #32]	; 3a708 <sd_bus_creds_has_bounding_cap@@Base+0xcde0>
   3a6e4:	ldr	r3, [pc, #32]	; 3a70c <sd_bus_creds_has_bounding_cap@@Base+0xcde4>
   3a6e8:	add	r0, pc, r0
   3a6ec:	add	r1, pc, r1
   3a6f0:	add	r3, pc, r3
   3a6f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a6f8:	andeq	r6, r1, r8, lsl #16
   3a6fc:	andeq	r8, r1, ip, ror #28
   3a700:	strdeq	sl, [r1], -r8
   3a704:	andeq	r8, r1, r8, ror lr
   3a708:	andeq	r8, r1, ip, asr #28
   3a70c:	ldrdeq	sl, [r1], -r8
   3a710:	push	{r4, lr}
   3a714:	subs	r4, r0, #0
   3a718:	beq	3a880 <sd_bus_creds_has_bounding_cap@@Base+0xcf58>
   3a71c:	ldrb	r3, [r4]
   3a720:	cmp	r3, #46	; 0x2e
   3a724:	beq	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a728:	ldr	r1, [pc, #368]	; 3a8a0 <sd_bus_creds_has_bounding_cap@@Base+0xcf78>
   3a72c:	add	r1, pc, r1
   3a730:	bl	2fc0 <strcmp@plt>
   3a734:	cmp	r0, #0
   3a738:	beq	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a73c:	ldr	r1, [pc, #352]	; 3a8a4 <sd_bus_creds_has_bounding_cap@@Base+0xcf7c>
   3a740:	mov	r0, r4
   3a744:	add	r1, pc, r1
   3a748:	bl	2fc0 <strcmp@plt>
   3a74c:	cmp	r0, #0
   3a750:	beq	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a754:	ldr	r1, [pc, #332]	; 3a8a8 <sd_bus_creds_has_bounding_cap@@Base+0xcf80>
   3a758:	mov	r0, r4
   3a75c:	add	r1, pc, r1
   3a760:	bl	2fc0 <strcmp@plt>
   3a764:	cmp	r0, #0
   3a768:	beq	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a76c:	ldr	r1, [pc, #312]	; 3a8ac <sd_bus_creds_has_bounding_cap@@Base+0xcf84>
   3a770:	mov	r0, r4
   3a774:	add	r1, pc, r1
   3a778:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a77c:	cmp	r0, #0
   3a780:	beq	3a78c <sd_bus_creds_has_bounding_cap@@Base+0xce64>
   3a784:	mov	r0, #1
   3a788:	pop	{r4, pc}
   3a78c:	ldr	r1, [pc, #284]	; 3a8b0 <sd_bus_creds_has_bounding_cap@@Base+0xcf88>
   3a790:	mov	r0, r4
   3a794:	add	r1, pc, r1
   3a798:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a79c:	cmp	r0, #0
   3a7a0:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a7a4:	ldr	r1, [pc, #264]	; 3a8b4 <sd_bus_creds_has_bounding_cap@@Base+0xcf8c>
   3a7a8:	mov	r0, r4
   3a7ac:	add	r1, pc, r1
   3a7b0:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a7b4:	cmp	r0, #0
   3a7b8:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a7bc:	ldr	r1, [pc, #244]	; 3a8b8 <sd_bus_creds_has_bounding_cap@@Base+0xcf90>
   3a7c0:	mov	r0, r4
   3a7c4:	add	r1, pc, r1
   3a7c8:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a7cc:	cmp	r0, #0
   3a7d0:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a7d4:	ldr	r1, [pc, #224]	; 3a8bc <sd_bus_creds_has_bounding_cap@@Base+0xcf94>
   3a7d8:	mov	r0, r4
   3a7dc:	add	r1, pc, r1
   3a7e0:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a7e4:	cmp	r0, #0
   3a7e8:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a7ec:	ldr	r1, [pc, #204]	; 3a8c0 <sd_bus_creds_has_bounding_cap@@Base+0xcf98>
   3a7f0:	mov	r0, r4
   3a7f4:	add	r1, pc, r1
   3a7f8:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a7fc:	cmp	r0, #0
   3a800:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a804:	ldr	r1, [pc, #184]	; 3a8c4 <sd_bus_creds_has_bounding_cap@@Base+0xcf9c>
   3a808:	mov	r0, r4
   3a80c:	add	r1, pc, r1
   3a810:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a814:	cmp	r0, #0
   3a818:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a81c:	ldr	r1, [pc, #164]	; 3a8c8 <sd_bus_creds_has_bounding_cap@@Base+0xcfa0>
   3a820:	mov	r0, r4
   3a824:	add	r1, pc, r1
   3a828:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a82c:	cmp	r0, #0
   3a830:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a834:	ldr	r1, [pc, #144]	; 3a8cc <sd_bus_creds_has_bounding_cap@@Base+0xcfa4>
   3a838:	mov	r0, r4
   3a83c:	add	r1, pc, r1
   3a840:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a844:	cmp	r0, #0
   3a848:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a84c:	ldr	r1, [pc, #124]	; 3a8d0 <sd_bus_creds_has_bounding_cap@@Base+0xcfa8>
   3a850:	mov	r0, r4
   3a854:	add	r1, pc, r1
   3a858:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a85c:	cmp	r0, #0
   3a860:	bne	3a784 <sd_bus_creds_has_bounding_cap@@Base+0xce5c>
   3a864:	ldr	r1, [pc, #104]	; 3a8d4 <sd_bus_creds_has_bounding_cap@@Base+0xcfac>
   3a868:	mov	r0, r4
   3a86c:	add	r1, pc, r1
   3a870:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3a874:	adds	r0, r0, #0
   3a878:	movne	r0, #1
   3a87c:	pop	{r4, pc}
   3a880:	ldr	r0, [pc, #80]	; 3a8d8 <sd_bus_creds_has_bounding_cap@@Base+0xcfb0>
   3a884:	movw	r2, #1779	; 0x6f3
   3a888:	ldr	r1, [pc, #76]	; 3a8dc <sd_bus_creds_has_bounding_cap@@Base+0xcfb4>
   3a88c:	ldr	r3, [pc, #76]	; 3a8e0 <sd_bus_creds_has_bounding_cap@@Base+0xcfb8>
   3a890:	add	r0, pc, r0
   3a894:	add	r1, pc, r1
   3a898:	add	r3, pc, r3
   3a89c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a8a0:	andeq	r8, r1, r8, asr #28
   3a8a4:	andeq	r8, r1, ip, lsr lr
   3a8a8:	andeq	r8, r1, r0, lsr lr
   3a8ac:	andeq	r8, r1, r8, lsr #28
   3a8b0:	andeq	r8, r1, r0, lsl lr
   3a8b4:	andeq	r8, r1, r4, lsl #28
   3a8b8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3a8bc:	andeq	r8, r1, ip, ror #27
   3a8c0:	andeq	r8, r1, r0, ror #27
   3a8c4:	ldrdeq	r8, [r1], -r4
   3a8c8:	andeq	r8, r1, r8, asr #27
   3a8cc:			; <UNDEFINED> instruction: 0x00018dbc
   3a8d0:			; <UNDEFINED> instruction: 0x00018db4
   3a8d4:	andeq	r8, r1, ip, lsr #27
   3a8d8:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3a8dc:	andeq	r8, r1, r4, lsr #25
   3a8e0:	andeq	sl, r1, r4, lsr #5
   3a8e4:	cmp	r0, #0
   3a8e8:	push	{r3, lr}
   3a8ec:	blt	3a91c <sd_bus_creds_has_bounding_cap@@Base+0xcff4>
   3a8f0:	bl	36d4 <close@plt>
   3a8f4:	cmp	r0, #0
   3a8f8:	blt	3a904 <sd_bus_creds_has_bounding_cap@@Base+0xcfdc>
   3a8fc:	mov	r0, #0
   3a900:	pop	{r3, pc}
   3a904:	bl	33f8 <__errno_location@plt>
   3a908:	ldr	r0, [r0]
   3a90c:	cmp	r0, #4
   3a910:	beq	3a8fc <sd_bus_creds_has_bounding_cap@@Base+0xcfd4>
   3a914:	rsb	r0, r0, #0
   3a918:	pop	{r3, pc}
   3a91c:	ldr	r0, [pc, #24]	; 3a93c <sd_bus_creds_has_bounding_cap@@Base+0xd014>
   3a920:	mov	r2, #253	; 0xfd
   3a924:	ldr	r1, [pc, #20]	; 3a940 <sd_bus_creds_has_bounding_cap@@Base+0xd018>
   3a928:	ldr	r3, [pc, #20]	; 3a944 <sd_bus_creds_has_bounding_cap@@Base+0xd01c>
   3a92c:	add	r0, pc, r0
   3a930:	add	r1, pc, r1
   3a934:	add	r3, pc, r3
   3a938:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a93c:	andeq	r7, r1, ip, lsr #14
   3a940:	andeq	r8, r1, r8, lsl #24
   3a944:			; <UNDEFINED> instruction: 0x0001a2b8
   3a948:	push	{r3, r4, r5, lr}
   3a94c:	subs	r5, r0, #0
   3a950:	blt	3a974 <sd_bus_creds_has_bounding_cap@@Base+0xd04c>
   3a954:	bl	33f8 <__errno_location@plt>
   3a958:	mov	r4, r0
   3a95c:	mov	r0, r5
   3a960:	ldr	r5, [r4]
   3a964:	bl	3a8e4 <sd_bus_creds_has_bounding_cap@@Base+0xcfbc>
   3a968:	cmn	r0, #9
   3a96c:	strne	r5, [r4]
   3a970:	beq	3a97c <sd_bus_creds_has_bounding_cap@@Base+0xd054>
   3a974:	mvn	r0, #0
   3a978:	pop	{r3, r4, r5, pc}
   3a97c:	ldr	r0, [pc, #32]	; 3a9a4 <sd_bus_creds_has_bounding_cap@@Base+0xd07c>
   3a980:	movw	r2, #291	; 0x123
   3a984:	ldr	r1, [pc, #28]	; 3a9a8 <sd_bus_creds_has_bounding_cap@@Base+0xd080>
   3a988:	ldr	r3, [pc, #28]	; 3a9ac <sd_bus_creds_has_bounding_cap@@Base+0xd084>
   3a98c:	add	r0, pc, r0
   3a990:	add	r1, pc, r1
   3a994:	add	r3, pc, r3
   3a998:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3a99c:	str	r5, [r4]
   3a9a0:	bl	36a4 <_Unwind_Resume@plt>
   3a9a4:	muleq	r1, ip, ip
   3a9a8:	andeq	r8, r1, r8, lsr #23
   3a9ac:	andeq	sl, r1, ip, lsl #5
   3a9b0:	adds	r3, r1, #0
   3a9b4:	push	{r4, r5, r6, lr}
   3a9b8:	movne	r3, #1
   3a9bc:	cmp	r0, #0
   3a9c0:	movne	r4, #0
   3a9c4:	andeq	r4, r3, #1
   3a9c8:	mov	r6, r1
   3a9cc:	cmp	r4, #0
   3a9d0:	bne	3a9f8 <sd_bus_creds_has_bounding_cap@@Base+0xd0d0>
   3a9d4:	cmp	r3, #0
   3a9d8:	popeq	{r4, r5, r6, pc}
   3a9dc:	sub	r5, r0, #4
   3a9e0:	add	r4, r4, #1
   3a9e4:	ldr	r0, [r5, #4]!
   3a9e8:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3a9ec:	cmp	r6, r4
   3a9f0:	bhi	3a9e0 <sd_bus_creds_has_bounding_cap@@Base+0xd0b8>
   3a9f4:	pop	{r4, r5, r6, pc}
   3a9f8:	ldr	r0, [pc, #24]	; 3aa18 <sd_bus_creds_has_bounding_cap@@Base+0xd0f0>
   3a9fc:	mov	r2, #300	; 0x12c
   3aa00:	ldr	r1, [pc, #20]	; 3aa1c <sd_bus_creds_has_bounding_cap@@Base+0xd0f4>
   3aa04:	ldr	r3, [pc, #20]	; 3aa20 <sd_bus_creds_has_bounding_cap@@Base+0xd0f8>
   3aa08:	add	r0, pc, r0
   3aa0c:	add	r1, pc, r1
   3aa10:	add	r3, pc, r3
   3aa14:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3aa18:	andeq	r8, r1, ip, lsr ip
   3aa1c:	andeq	r8, r1, ip, lsr #22
   3aa20:	andeq	sl, r1, r8, ror #4
   3aa24:	push	{r3, r4, r5, lr}
   3aa28:	subs	r4, r0, #0
   3aa2c:	beq	3ab5c <sd_bus_creds_has_bounding_cap@@Base+0xd234>
   3aa30:	ldrb	r5, [r4]
   3aa34:	cmp	r5, #49	; 0x31
   3aa38:	bne	3aa50 <sd_bus_creds_has_bounding_cap@@Base+0xd128>
   3aa3c:	ldrb	r3, [r4, #1]
   3aa40:	cmp	r3, #0
   3aa44:	bne	3aa50 <sd_bus_creds_has_bounding_cap@@Base+0xd128>
   3aa48:	mov	r0, #1
   3aa4c:	pop	{r3, r4, r5, pc}
   3aa50:	ldr	r1, [pc, #292]	; 3ab7c <sd_bus_creds_has_bounding_cap@@Base+0xd254>
   3aa54:	mov	r0, r4
   3aa58:	add	r1, pc, r1
   3aa5c:	bl	31a0 <strcasecmp@plt>
   3aa60:	cmp	r0, #0
   3aa64:	beq	3aa48 <sd_bus_creds_has_bounding_cap@@Base+0xd120>
   3aa68:	ldr	r1, [pc, #272]	; 3ab80 <sd_bus_creds_has_bounding_cap@@Base+0xd258>
   3aa6c:	mov	r0, r4
   3aa70:	add	r1, pc, r1
   3aa74:	bl	31a0 <strcasecmp@plt>
   3aa78:	cmp	r0, #0
   3aa7c:	beq	3aa48 <sd_bus_creds_has_bounding_cap@@Base+0xd120>
   3aa80:	ldr	r1, [pc, #252]	; 3ab84 <sd_bus_creds_has_bounding_cap@@Base+0xd25c>
   3aa84:	mov	r0, r4
   3aa88:	add	r1, pc, r1
   3aa8c:	bl	31a0 <strcasecmp@plt>
   3aa90:	cmp	r0, #0
   3aa94:	beq	3aa48 <sd_bus_creds_has_bounding_cap@@Base+0xd120>
   3aa98:	ldr	r1, [pc, #232]	; 3ab88 <sd_bus_creds_has_bounding_cap@@Base+0xd260>
   3aa9c:	mov	r0, r4
   3aaa0:	add	r1, pc, r1
   3aaa4:	bl	31a0 <strcasecmp@plt>
   3aaa8:	cmp	r0, #0
   3aaac:	beq	3aa48 <sd_bus_creds_has_bounding_cap@@Base+0xd120>
   3aab0:	ldr	r1, [pc, #212]	; 3ab8c <sd_bus_creds_has_bounding_cap@@Base+0xd264>
   3aab4:	mov	r0, r4
   3aab8:	add	r1, pc, r1
   3aabc:	bl	31a0 <strcasecmp@plt>
   3aac0:	cmp	r0, #0
   3aac4:	beq	3aa48 <sd_bus_creds_has_bounding_cap@@Base+0xd120>
   3aac8:	cmp	r5, #48	; 0x30
   3aacc:	beq	3ab4c <sd_bus_creds_has_bounding_cap@@Base+0xd224>
   3aad0:	ldr	r1, [pc, #184]	; 3ab90 <sd_bus_creds_has_bounding_cap@@Base+0xd268>
   3aad4:	mov	r0, r4
   3aad8:	add	r1, pc, r1
   3aadc:	bl	31a0 <strcasecmp@plt>
   3aae0:	cmp	r0, #0
   3aae4:	popeq	{r3, r4, r5, pc}
   3aae8:	ldr	r1, [pc, #164]	; 3ab94 <sd_bus_creds_has_bounding_cap@@Base+0xd26c>
   3aaec:	mov	r0, r4
   3aaf0:	add	r1, pc, r1
   3aaf4:	bl	31a0 <strcasecmp@plt>
   3aaf8:	cmp	r0, #0
   3aafc:	popeq	{r3, r4, r5, pc}
   3ab00:	ldr	r1, [pc, #144]	; 3ab98 <sd_bus_creds_has_bounding_cap@@Base+0xd270>
   3ab04:	mov	r0, r4
   3ab08:	add	r1, pc, r1
   3ab0c:	bl	31a0 <strcasecmp@plt>
   3ab10:	cmp	r0, #0
   3ab14:	popeq	{r3, r4, r5, pc}
   3ab18:	ldr	r1, [pc, #124]	; 3ab9c <sd_bus_creds_has_bounding_cap@@Base+0xd274>
   3ab1c:	mov	r0, r4
   3ab20:	add	r1, pc, r1
   3ab24:	bl	31a0 <strcasecmp@plt>
   3ab28:	cmp	r0, #0
   3ab2c:	popeq	{r3, r4, r5, pc}
   3ab30:	ldr	r1, [pc, #104]	; 3aba0 <sd_bus_creds_has_bounding_cap@@Base+0xd278>
   3ab34:	mov	r0, r4
   3ab38:	add	r1, pc, r1
   3ab3c:	bl	31a0 <strcasecmp@plt>
   3ab40:	cmp	r0, #0
   3ab44:	mvnne	r0, #21
   3ab48:	pop	{r3, r4, r5, pc}
   3ab4c:	ldrb	r0, [r4, #1]
   3ab50:	cmp	r0, #0
   3ab54:	popeq	{r3, r4, r5, pc}
   3ab58:	b	3aad0 <sd_bus_creds_has_bounding_cap@@Base+0xd1a8>
   3ab5c:	ldr	r0, [pc, #64]	; 3aba4 <sd_bus_creds_has_bounding_cap@@Base+0xd27c>
   3ab60:	movw	r2, #318	; 0x13e
   3ab64:	ldr	r1, [pc, #60]	; 3aba8 <sd_bus_creds_has_bounding_cap@@Base+0xd280>
   3ab68:	ldr	r3, [pc, #60]	; 3abac <sd_bus_creds_has_bounding_cap@@Base+0xd284>
   3ab6c:	add	r0, pc, r0
   3ab70:	add	r1, pc, r1
   3ab74:	add	r3, pc, r3
   3ab78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ab7c:			; <UNDEFINED> instruction: 0x000162b4
   3ab80:	andeq	sl, r1, r0, lsr #18
   3ab84:	andeq	lr, r0, ip, ror #14
   3ab88:	andeq	r8, r1, ip, lsl #24
   3ab8c:	andeq	pc, r0, ip, lsr pc	; <UNPREDICTABLE>
   3ab90:	andeq	r6, r1, r8, lsr r2
   3ab94:	andeq	r4, r1, r0, ror #23
   3ab98:	andeq	sl, r1, r0, lsl #25
   3ab9c:	andeq	r9, r1, r8, asr #10
   3aba0:	andeq	r8, r1, r0, lsr #22
   3aba4:	andeq	r5, r1, ip, asr #10
   3aba8:	andeq	r8, r1, r8, asr #19
   3abac:	andeq	sl, r1, ip, ror #2
   3abb0:	ldr	r3, [pc, #248]	; 3acb0 <sd_bus_creds_has_bounding_cap@@Base+0xd388>
   3abb4:	ldr	r2, [pc, #248]	; 3acb4 <sd_bus_creds_has_bounding_cap@@Base+0xd38c>
   3abb8:	add	r3, pc, r3
   3abbc:	push	{r4, r5, r6, r7, r8, lr}
   3abc0:	subs	r7, r0, #0
   3abc4:	ldr	r5, [r3, r2]
   3abc8:	sub	sp, sp, #8
   3abcc:	mov	r4, #0
   3abd0:	mov	r8, r1
   3abd4:	str	r4, [sp]
   3abd8:	ldr	r3, [r5]
   3abdc:	str	r3, [sp, #4]
   3abe0:	beq	3ac90 <sd_bus_creds_has_bounding_cap@@Base+0xd368>
   3abe4:	cmp	r1, #0
   3abe8:	beq	3ac70 <sd_bus_creds_has_bounding_cap@@Base+0xd348>
   3abec:	bl	33f8 <__errno_location@plt>
   3abf0:	mov	r2, r4
   3abf4:	mov	r1, sp
   3abf8:	str	r4, [r0]
   3abfc:	mov	r6, r0
   3ac00:	mov	r0, r7
   3ac04:	bl	3398 <strtoul@plt>
   3ac08:	ldr	r3, [sp]
   3ac0c:	cmp	r3, #0
   3ac10:	beq	3ac64 <sd_bus_creds_has_bounding_cap@@Base+0xd33c>
   3ac14:	cmp	r7, r3
   3ac18:	beq	3ac64 <sd_bus_creds_has_bounding_cap@@Base+0xd33c>
   3ac1c:	ldrb	r3, [r3]
   3ac20:	cmp	r3, #0
   3ac24:	ldr	r3, [r6]
   3ac28:	beq	3ac54 <sd_bus_creds_has_bounding_cap@@Base+0xd32c>
   3ac2c:	cmp	r3, #0
   3ac30:	rsbgt	r3, r3, #0
   3ac34:	mvnle	r3, #21
   3ac38:	ldr	r2, [sp, #4]
   3ac3c:	mov	r0, r3
   3ac40:	ldr	r3, [r5]
   3ac44:	cmp	r2, r3
   3ac48:	bne	3ac6c <sd_bus_creds_has_bounding_cap@@Base+0xd344>
   3ac4c:	add	sp, sp, #8
   3ac50:	pop	{r4, r5, r6, r7, r8, pc}
   3ac54:	cmp	r3, #0
   3ac58:	streq	r0, [r8]
   3ac5c:	beq	3ac38 <sd_bus_creds_has_bounding_cap@@Base+0xd310>
   3ac60:	b	3ac2c <sd_bus_creds_has_bounding_cap@@Base+0xd304>
   3ac64:	ldr	r3, [r6]
   3ac68:	b	3ac2c <sd_bus_creds_has_bounding_cap@@Base+0xd304>
   3ac6c:	bl	314c <__stack_chk_fail@plt>
   3ac70:	ldr	r0, [pc, #64]	; 3acb8 <sd_bus_creds_has_bounding_cap@@Base+0xd390>
   3ac74:	movw	r2, #386	; 0x182
   3ac78:	ldr	r1, [pc, #60]	; 3acbc <sd_bus_creds_has_bounding_cap@@Base+0xd394>
   3ac7c:	ldr	r3, [pc, #60]	; 3acc0 <sd_bus_creds_has_bounding_cap@@Base+0xd398>
   3ac80:	add	r0, pc, r0
   3ac84:	add	r1, pc, r1
   3ac88:	add	r3, pc, r3
   3ac8c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ac90:	ldr	r0, [pc, #44]	; 3acc4 <sd_bus_creds_has_bounding_cap@@Base+0xd39c>
   3ac94:	movw	r2, #385	; 0x181
   3ac98:	ldr	r1, [pc, #40]	; 3acc8 <sd_bus_creds_has_bounding_cap@@Base+0xd3a0>
   3ac9c:	ldr	r3, [pc, #40]	; 3accc <sd_bus_creds_has_bounding_cap@@Base+0xd3a4>
   3aca0:	add	r0, pc, r0
   3aca4:	add	r1, pc, r1
   3aca8:	add	r3, pc, r3
   3acac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3acb0:	andeq	r1, r3, r0, asr #2
   3acb4:	andeq	r0, r0, r8, lsr #5
   3acb8:	ldrdeq	r8, [r1], -ip
   3acbc:			; <UNDEFINED> instruction: 0x000188b4
   3acc0:	andeq	r9, r1, r8, ror #29
   3acc4:	andeq	r6, r1, r0, lsr r2
   3acc8:	muleq	r1, r4, r8
   3accc:	andeq	r9, r1, r8, asr #29
   3acd0:	ldr	r3, [pc, #180]	; 3ad8c <sd_bus_creds_has_bounding_cap@@Base+0xd464>
   3acd4:	cmp	r0, #0
   3acd8:	ldr	r2, [pc, #176]	; 3ad90 <sd_bus_creds_has_bounding_cap@@Base+0xd468>
   3acdc:	add	r3, pc, r3
   3ace0:	push	{r4, r5, r6, lr}
   3ace4:	sub	sp, sp, #8
   3ace8:	ldr	r4, [r3, r2]
   3acec:	mov	r5, #0
   3acf0:	mov	r6, r1
   3acf4:	str	r5, [sp]
   3acf8:	ldr	r3, [r4]
   3acfc:	str	r3, [sp, #4]
   3ad00:	beq	3ad6c <sd_bus_creds_has_bounding_cap@@Base+0xd444>
   3ad04:	cmp	r1, #0
   3ad08:	beq	3ad4c <sd_bus_creds_has_bounding_cap@@Base+0xd424>
   3ad0c:	mov	r1, sp
   3ad10:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
   3ad14:	cmp	r0, #0
   3ad18:	blt	3ad30 <sd_bus_creds_has_bounding_cap@@Base+0xd408>
   3ad1c:	ldr	r3, [sp]
   3ad20:	cmp	r3, #0
   3ad24:	strgt	r3, [r6]
   3ad28:	movgt	r0, r5
   3ad2c:	mvnle	r0, #33	; 0x21
   3ad30:	ldr	r2, [sp, #4]
   3ad34:	ldr	r3, [r4]
   3ad38:	cmp	r2, r3
   3ad3c:	bne	3ad48 <sd_bus_creds_has_bounding_cap@@Base+0xd420>
   3ad40:	add	sp, sp, #8
   3ad44:	pop	{r4, r5, r6, pc}
   3ad48:	bl	314c <__stack_chk_fail@plt>
   3ad4c:	ldr	r0, [pc, #64]	; 3ad94 <sd_bus_creds_has_bounding_cap@@Base+0xd46c>
   3ad50:	movw	r2, #334	; 0x14e
   3ad54:	ldr	r1, [pc, #60]	; 3ad98 <sd_bus_creds_has_bounding_cap@@Base+0xd470>
   3ad58:	ldr	r3, [pc, #60]	; 3ad9c <sd_bus_creds_has_bounding_cap@@Base+0xd474>
   3ad5c:	add	r0, pc, r0
   3ad60:	add	r1, pc, r1
   3ad64:	add	r3, pc, r3
   3ad68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ad6c:	ldr	r0, [pc, #44]	; 3ada0 <sd_bus_creds_has_bounding_cap@@Base+0xd478>
   3ad70:	movw	r2, #333	; 0x14d
   3ad74:	ldr	r1, [pc, #40]	; 3ada4 <sd_bus_creds_has_bounding_cap@@Base+0xd47c>
   3ad78:	ldr	r3, [pc, #40]	; 3ada8 <sd_bus_creds_has_bounding_cap@@Base+0xd480>
   3ad7c:	add	r0, pc, r0
   3ad80:	add	r1, pc, r1
   3ad84:	add	r3, pc, r3
   3ad88:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ad8c:	andeq	r1, r3, ip, lsl r0
   3ad90:	andeq	r0, r0, r8, lsr #5
   3ad94:	andeq	r8, r1, r8, lsl #18
   3ad98:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3ad9c:			; <UNDEFINED> instruction: 0x00019db4
   3ada0:	andeq	r6, r1, r4, asr r1
   3ada4:			; <UNDEFINED> instruction: 0x000187b8
   3ada8:	muleq	r1, r4, sp
   3adac:	ldr	r3, [pc, #200]	; 3ae7c <sd_bus_creds_has_bounding_cap@@Base+0xd554>
   3adb0:	cmp	r0, #0
   3adb4:	ldr	r2, [pc, #196]	; 3ae80 <sd_bus_creds_has_bounding_cap@@Base+0xd558>
   3adb8:	add	r3, pc, r3
   3adbc:	push	{r4, r5, r6, lr}
   3adc0:	sub	sp, sp, #8
   3adc4:	ldr	r4, [r3, r2]
   3adc8:	mov	r5, #0
   3adcc:	mov	r6, r1
   3add0:	str	r5, [sp]
   3add4:	ldr	r3, [r4]
   3add8:	str	r3, [sp, #4]
   3addc:	beq	3ae5c <sd_bus_creds_has_bounding_cap@@Base+0xd534>
   3ade0:	cmp	r1, #0
   3ade4:	beq	3ae3c <sd_bus_creds_has_bounding_cap@@Base+0xd514>
   3ade8:	mov	r1, sp
   3adec:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
   3adf0:	cmp	r0, #0
   3adf4:	blt	3ae18 <sd_bus_creds_has_bounding_cap@@Base+0xd4f0>
   3adf8:	ldr	r3, [sp]
   3adfc:	cmn	r3, #1
   3ae00:	beq	3ae30 <sd_bus_creds_has_bounding_cap@@Base+0xd508>
   3ae04:	movw	r2, #65535	; 0xffff
   3ae08:	cmp	r3, r2
   3ae0c:	beq	3ae30 <sd_bus_creds_has_bounding_cap@@Base+0xd508>
   3ae10:	mov	r0, r5
   3ae14:	str	r3, [r6]
   3ae18:	ldr	r2, [sp, #4]
   3ae1c:	ldr	r3, [r4]
   3ae20:	cmp	r2, r3
   3ae24:	bne	3ae38 <sd_bus_creds_has_bounding_cap@@Base+0xd510>
   3ae28:	add	sp, sp, #8
   3ae2c:	pop	{r4, r5, r6, pc}
   3ae30:	mvn	r0, #5
   3ae34:	b	3ae18 <sd_bus_creds_has_bounding_cap@@Base+0xd4f0>
   3ae38:	bl	314c <__stack_chk_fail@plt>
   3ae3c:	ldr	r0, [pc, #64]	; 3ae84 <sd_bus_creds_has_bounding_cap@@Base+0xd55c>
   3ae40:	movw	r2, #358	; 0x166
   3ae44:	ldr	r1, [pc, #60]	; 3ae88 <sd_bus_creds_has_bounding_cap@@Base+0xd560>
   3ae48:	ldr	r3, [pc, #60]	; 3ae8c <sd_bus_creds_has_bounding_cap@@Base+0xd564>
   3ae4c:	add	r0, pc, r0
   3ae50:	add	r1, pc, r1
   3ae54:	add	r3, pc, r3
   3ae58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ae5c:	ldr	r0, [pc, #44]	; 3ae90 <sd_bus_creds_has_bounding_cap@@Base+0xd568>
   3ae60:	movw	r2, #357	; 0x165
   3ae64:	ldr	r1, [pc, #40]	; 3ae94 <sd_bus_creds_has_bounding_cap@@Base+0xd56c>
   3ae68:	ldr	r3, [pc, #40]	; 3ae98 <sd_bus_creds_has_bounding_cap@@Base+0xd570>
   3ae6c:	add	r0, pc, r0
   3ae70:	add	r1, pc, r1
   3ae74:	add	r3, pc, r3
   3ae78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ae7c:	andeq	r0, r3, r0, asr #30
   3ae80:	andeq	r0, r0, r8, lsr #5
   3ae84:	andeq	r8, r1, r0, lsr #16
   3ae88:	andeq	r8, r1, r8, ror #13
   3ae8c:	ldrdeq	r9, [r1], -r0
   3ae90:	andeq	r6, r1, r4, rrx
   3ae94:	andeq	r8, r1, r8, asr #13
   3ae98:			; <UNDEFINED> instruction: 0x00019cb0
   3ae9c:	ldr	r3, [pc, #248]	; 3af9c <sd_bus_creds_has_bounding_cap@@Base+0xd674>
   3aea0:	ldr	r2, [pc, #248]	; 3afa0 <sd_bus_creds_has_bounding_cap@@Base+0xd678>
   3aea4:	add	r3, pc, r3
   3aea8:	push	{r4, r5, r6, r7, r8, lr}
   3aeac:	subs	r7, r0, #0
   3aeb0:	ldr	r5, [r3, r2]
   3aeb4:	sub	sp, sp, #8
   3aeb8:	mov	r4, #0
   3aebc:	mov	r8, r1
   3aec0:	str	r4, [sp]
   3aec4:	ldr	r3, [r5]
   3aec8:	str	r3, [sp, #4]
   3aecc:	beq	3af7c <sd_bus_creds_has_bounding_cap@@Base+0xd654>
   3aed0:	cmp	r1, #0
   3aed4:	beq	3af5c <sd_bus_creds_has_bounding_cap@@Base+0xd634>
   3aed8:	bl	33f8 <__errno_location@plt>
   3aedc:	mov	r2, r4
   3aee0:	mov	r1, sp
   3aee4:	str	r4, [r0]
   3aee8:	mov	r6, r0
   3aeec:	mov	r0, r7
   3aef0:	bl	2fd8 <strtol@plt>
   3aef4:	ldr	r3, [sp]
   3aef8:	cmp	r3, #0
   3aefc:	beq	3af50 <sd_bus_creds_has_bounding_cap@@Base+0xd628>
   3af00:	cmp	r7, r3
   3af04:	beq	3af50 <sd_bus_creds_has_bounding_cap@@Base+0xd628>
   3af08:	ldrb	r3, [r3]
   3af0c:	cmp	r3, #0
   3af10:	ldr	r3, [r6]
   3af14:	beq	3af40 <sd_bus_creds_has_bounding_cap@@Base+0xd618>
   3af18:	cmp	r3, #0
   3af1c:	rsbgt	r3, r3, #0
   3af20:	mvnle	r3, #21
   3af24:	ldr	r2, [sp, #4]
   3af28:	mov	r0, r3
   3af2c:	ldr	r3, [r5]
   3af30:	cmp	r2, r3
   3af34:	bne	3af58 <sd_bus_creds_has_bounding_cap@@Base+0xd630>
   3af38:	add	sp, sp, #8
   3af3c:	pop	{r4, r5, r6, r7, r8, pc}
   3af40:	cmp	r3, #0
   3af44:	streq	r0, [r8]
   3af48:	beq	3af24 <sd_bus_creds_has_bounding_cap@@Base+0xd5fc>
   3af4c:	b	3af18 <sd_bus_creds_has_bounding_cap@@Base+0xd5f0>
   3af50:	ldr	r3, [r6]
   3af54:	b	3af18 <sd_bus_creds_has_bounding_cap@@Base+0xd5f0>
   3af58:	bl	314c <__stack_chk_fail@plt>
   3af5c:	ldr	r0, [pc, #64]	; 3afa4 <sd_bus_creds_has_bounding_cap@@Base+0xd67c>
   3af60:	movw	r2, #406	; 0x196
   3af64:	ldr	r1, [pc, #60]	; 3afa8 <sd_bus_creds_has_bounding_cap@@Base+0xd680>
   3af68:	ldr	r3, [pc, #60]	; 3afac <sd_bus_creds_has_bounding_cap@@Base+0xd684>
   3af6c:	add	r0, pc, r0
   3af70:	add	r1, pc, r1
   3af74:	add	r3, pc, r3
   3af78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3af7c:	ldr	r0, [pc, #44]	; 3afb0 <sd_bus_creds_has_bounding_cap@@Base+0xd688>
   3af80:	movw	r2, #405	; 0x195
   3af84:	ldr	r1, [pc, #40]	; 3afb4 <sd_bus_creds_has_bounding_cap@@Base+0xd68c>
   3af88:	ldr	r3, [pc, #40]	; 3afb8 <sd_bus_creds_has_bounding_cap@@Base+0xd690>
   3af8c:	add	r0, pc, r0
   3af90:	add	r1, pc, r1
   3af94:	add	r3, pc, r3
   3af98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3af9c:	andeq	r0, r3, r4, asr lr
   3afa0:	andeq	r0, r0, r8, lsr #5
   3afa4:	andeq	r8, r1, r8, lsl #14
   3afa8:	andeq	r8, r1, r8, asr #11
   3afac:	andeq	r8, r1, r4, lsr r5
   3afb0:	andeq	r5, r1, r4, asr #30
   3afb4:	andeq	r8, r1, r8, lsr #11
   3afb8:	andeq	r8, r1, r4, lsl r5
   3afbc:	ldr	r3, [pc, #284]	; 3b0e0 <sd_bus_creds_has_bounding_cap@@Base+0xd7b8>
   3afc0:	ldr	r2, [pc, #284]	; 3b0e4 <sd_bus_creds_has_bounding_cap@@Base+0xd7bc>
   3afc4:	add	r3, pc, r3
   3afc8:	push	{r4, r5, r6, r7, r8, lr}
   3afcc:	subs	r7, r0, #0
   3afd0:	ldr	r5, [r3, r2]
   3afd4:	sub	sp, sp, #8
   3afd8:	mov	r4, #0
   3afdc:	mov	r8, r1
   3afe0:	str	r4, [sp]
   3afe4:	ldr	r3, [r5]
   3afe8:	str	r3, [sp, #4]
   3afec:	beq	3b0c0 <sd_bus_creds_has_bounding_cap@@Base+0xd798>
   3aff0:	cmp	r1, #0
   3aff4:	beq	3b0a0 <sd_bus_creds_has_bounding_cap@@Base+0xd778>
   3aff8:	bl	33f8 <__errno_location@plt>
   3affc:	mov	r2, r4
   3b000:	mov	r1, sp
   3b004:	str	r4, [r0]
   3b008:	mov	r6, r0
   3b00c:	mov	r0, r7
   3b010:	bl	3398 <strtoul@plt>
   3b014:	ldr	r3, [sp]
   3b018:	cmp	r3, #0
   3b01c:	beq	3b07c <sd_bus_creds_has_bounding_cap@@Base+0xd754>
   3b020:	cmp	r7, r3
   3b024:	beq	3b07c <sd_bus_creds_has_bounding_cap@@Base+0xd754>
   3b028:	ldrb	r3, [r3]
   3b02c:	cmp	r3, #0
   3b030:	ldr	r3, [r6]
   3b034:	beq	3b060 <sd_bus_creds_has_bounding_cap@@Base+0xd738>
   3b038:	cmp	r3, #0
   3b03c:	rsbgt	r3, r3, #0
   3b040:	ble	3b08c <sd_bus_creds_has_bounding_cap@@Base+0xd764>
   3b044:	ldr	r2, [sp, #4]
   3b048:	mov	r0, r3
   3b04c:	ldr	r3, [r5]
   3b050:	cmp	r2, r3
   3b054:	bne	3b09c <sd_bus_creds_has_bounding_cap@@Base+0xd774>
   3b058:	add	sp, sp, #8
   3b05c:	pop	{r4, r5, r6, r7, r8, pc}
   3b060:	cmp	r3, #0
   3b064:	bne	3b038 <sd_bus_creds_has_bounding_cap@@Base+0xd710>
   3b068:	uxtb	r2, r0
   3b06c:	cmp	r2, r0
   3b070:	bne	3b094 <sd_bus_creds_has_bounding_cap@@Base+0xd76c>
   3b074:	strb	r2, [r8]
   3b078:	b	3b044 <sd_bus_creds_has_bounding_cap@@Base+0xd71c>
   3b07c:	ldr	r3, [r6]
   3b080:	cmp	r3, #0
   3b084:	rsbgt	r3, r3, #0
   3b088:	bgt	3b044 <sd_bus_creds_has_bounding_cap@@Base+0xd71c>
   3b08c:	mvn	r3, #21
   3b090:	b	3b044 <sd_bus_creds_has_bounding_cap@@Base+0xd71c>
   3b094:	mvn	r3, #33	; 0x21
   3b098:	b	3b044 <sd_bus_creds_has_bounding_cap@@Base+0xd71c>
   3b09c:	bl	314c <__stack_chk_fail@plt>
   3b0a0:	ldr	r0, [pc, #64]	; 3b0e8 <sd_bus_creds_has_bounding_cap@@Base+0xd7c0>
   3b0a4:	movw	r2, #426	; 0x1aa
   3b0a8:	ldr	r1, [pc, #60]	; 3b0ec <sd_bus_creds_has_bounding_cap@@Base+0xd7c4>
   3b0ac:	ldr	r3, [pc, #60]	; 3b0f0 <sd_bus_creds_has_bounding_cap@@Base+0xd7c8>
   3b0b0:	add	r0, pc, r0
   3b0b4:	add	r1, pc, r1
   3b0b8:	add	r3, pc, r3
   3b0bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b0c0:	ldr	r0, [pc, #44]	; 3b0f4 <sd_bus_creds_has_bounding_cap@@Base+0xd7cc>
   3b0c4:	movw	r2, #425	; 0x1a9
   3b0c8:	ldr	r1, [pc, #40]	; 3b0f8 <sd_bus_creds_has_bounding_cap@@Base+0xd7d0>
   3b0cc:	ldr	r3, [pc, #40]	; 3b0fc <sd_bus_creds_has_bounding_cap@@Base+0xd7d4>
   3b0d0:	add	r0, pc, r0
   3b0d4:	add	r1, pc, r1
   3b0d8:	add	r3, pc, r3
   3b0dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b0e0:	andeq	r0, r3, r4, lsr sp
   3b0e4:	andeq	r0, r0, r8, lsr #5
   3b0e8:	andeq	r0, r1, r8, asr #18
   3b0ec:	andeq	r8, r1, r4, lsl #9
   3b0f0:	andeq	r9, r1, r8, lsl #20
   3b0f4:	andeq	r5, r1, r0, lsl #28
   3b0f8:	andeq	r8, r1, r4, ror #8
   3b0fc:	andeq	r9, r1, r8, ror #19
   3b100:	ldr	r3, [pc, #284]	; 3b224 <sd_bus_creds_has_bounding_cap@@Base+0xd8fc>
   3b104:	ldr	r2, [pc, #284]	; 3b228 <sd_bus_creds_has_bounding_cap@@Base+0xd900>
   3b108:	add	r3, pc, r3
   3b10c:	push	{r4, r5, r6, r7, r8, lr}
   3b110:	subs	r7, r0, #0
   3b114:	ldr	r5, [r3, r2]
   3b118:	sub	sp, sp, #8
   3b11c:	mov	r4, #0
   3b120:	mov	r8, r1
   3b124:	str	r4, [sp]
   3b128:	ldr	r3, [r5]
   3b12c:	str	r3, [sp, #4]
   3b130:	beq	3b204 <sd_bus_creds_has_bounding_cap@@Base+0xd8dc>
   3b134:	cmp	r1, #0
   3b138:	beq	3b1e4 <sd_bus_creds_has_bounding_cap@@Base+0xd8bc>
   3b13c:	bl	33f8 <__errno_location@plt>
   3b140:	mov	r2, r4
   3b144:	mov	r1, sp
   3b148:	str	r4, [r0]
   3b14c:	mov	r6, r0
   3b150:	mov	r0, r7
   3b154:	bl	3398 <strtoul@plt>
   3b158:	ldr	r3, [sp]
   3b15c:	cmp	r3, #0
   3b160:	beq	3b1c0 <sd_bus_creds_has_bounding_cap@@Base+0xd898>
   3b164:	cmp	r7, r3
   3b168:	beq	3b1c0 <sd_bus_creds_has_bounding_cap@@Base+0xd898>
   3b16c:	ldrb	r3, [r3]
   3b170:	cmp	r3, #0
   3b174:	ldr	r3, [r6]
   3b178:	beq	3b1a4 <sd_bus_creds_has_bounding_cap@@Base+0xd87c>
   3b17c:	cmp	r3, #0
   3b180:	rsbgt	r3, r3, #0
   3b184:	ble	3b1d0 <sd_bus_creds_has_bounding_cap@@Base+0xd8a8>
   3b188:	ldr	r2, [sp, #4]
   3b18c:	mov	r0, r3
   3b190:	ldr	r3, [r5]
   3b194:	cmp	r2, r3
   3b198:	bne	3b1e0 <sd_bus_creds_has_bounding_cap@@Base+0xd8b8>
   3b19c:	add	sp, sp, #8
   3b1a0:	pop	{r4, r5, r6, r7, r8, pc}
   3b1a4:	cmp	r3, #0
   3b1a8:	bne	3b17c <sd_bus_creds_has_bounding_cap@@Base+0xd854>
   3b1ac:	uxth	r2, r0
   3b1b0:	cmp	r2, r0
   3b1b4:	bne	3b1d8 <sd_bus_creds_has_bounding_cap@@Base+0xd8b0>
   3b1b8:	strh	r2, [r8]
   3b1bc:	b	3b188 <sd_bus_creds_has_bounding_cap@@Base+0xd860>
   3b1c0:	ldr	r3, [r6]
   3b1c4:	cmp	r3, #0
   3b1c8:	rsbgt	r3, r3, #0
   3b1cc:	bgt	3b188 <sd_bus_creds_has_bounding_cap@@Base+0xd860>
   3b1d0:	mvn	r3, #21
   3b1d4:	b	3b188 <sd_bus_creds_has_bounding_cap@@Base+0xd860>
   3b1d8:	mvn	r3, #33	; 0x21
   3b1dc:	b	3b188 <sd_bus_creds_has_bounding_cap@@Base+0xd860>
   3b1e0:	bl	314c <__stack_chk_fail@plt>
   3b1e4:	ldr	r0, [pc, #64]	; 3b22c <sd_bus_creds_has_bounding_cap@@Base+0xd904>
   3b1e8:	movw	r2, #446	; 0x1be
   3b1ec:	ldr	r1, [pc, #60]	; 3b230 <sd_bus_creds_has_bounding_cap@@Base+0xd908>
   3b1f0:	ldr	r3, [pc, #60]	; 3b234 <sd_bus_creds_has_bounding_cap@@Base+0xd90c>
   3b1f4:	add	r0, pc, r0
   3b1f8:	add	r1, pc, r1
   3b1fc:	add	r3, pc, r3
   3b200:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b204:	ldr	r0, [pc, #44]	; 3b238 <sd_bus_creds_has_bounding_cap@@Base+0xd910>
   3b208:	movw	r2, #445	; 0x1bd
   3b20c:	ldr	r1, [pc, #40]	; 3b23c <sd_bus_creds_has_bounding_cap@@Base+0xd914>
   3b210:	ldr	r3, [pc, #40]	; 3b240 <sd_bus_creds_has_bounding_cap@@Base+0xd918>
   3b214:	add	r0, pc, r0
   3b218:	add	r1, pc, r1
   3b21c:	add	r3, pc, r3
   3b220:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b224:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   3b228:	andeq	r0, r0, r8, lsr #5
   3b22c:	andeq	r0, r1, r4, lsl #16
   3b230:	andeq	r8, r1, r0, asr #6
   3b234:			; <UNDEFINED> instruction: 0x00019ab8
   3b238:			; <UNDEFINED> instruction: 0x00015cbc
   3b23c:	andeq	r8, r1, r0, lsr #6
   3b240:	muleq	r1, r8, sl
   3b244:	ldr	r3, [pc, #288]	; 3b36c <sd_bus_creds_has_bounding_cap@@Base+0xda44>
   3b248:	ldr	r2, [pc, #288]	; 3b370 <sd_bus_creds_has_bounding_cap@@Base+0xda48>
   3b24c:	add	r3, pc, r3
   3b250:	push	{r4, r5, r6, r7, r8, lr}
   3b254:	subs	r7, r0, #0
   3b258:	ldr	r5, [r3, r2]
   3b25c:	sub	sp, sp, #8
   3b260:	mov	r4, #0
   3b264:	mov	r8, r1
   3b268:	str	r4, [sp]
   3b26c:	ldr	r3, [r5]
   3b270:	str	r3, [sp, #4]
   3b274:	beq	3b34c <sd_bus_creds_has_bounding_cap@@Base+0xda24>
   3b278:	cmp	r1, #0
   3b27c:	beq	3b32c <sd_bus_creds_has_bounding_cap@@Base+0xda04>
   3b280:	bl	33f8 <__errno_location@plt>
   3b284:	mov	r2, r4
   3b288:	mov	r1, sp
   3b28c:	str	r4, [r0]
   3b290:	mov	r6, r0
   3b294:	mov	r0, r7
   3b298:	bl	2fd8 <strtol@plt>
   3b29c:	ldr	r3, [sp]
   3b2a0:	cmp	r3, #0
   3b2a4:	beq	3b308 <sd_bus_creds_has_bounding_cap@@Base+0xd9e0>
   3b2a8:	cmp	r7, r3
   3b2ac:	beq	3b308 <sd_bus_creds_has_bounding_cap@@Base+0xd9e0>
   3b2b0:	ldrb	r3, [r3]
   3b2b4:	cmp	r3, #0
   3b2b8:	ldr	r3, [r6]
   3b2bc:	beq	3b2e8 <sd_bus_creds_has_bounding_cap@@Base+0xd9c0>
   3b2c0:	cmp	r3, #0
   3b2c4:	rsbgt	r3, r3, #0
   3b2c8:	ble	3b318 <sd_bus_creds_has_bounding_cap@@Base+0xd9f0>
   3b2cc:	ldr	r2, [sp, #4]
   3b2d0:	mov	r0, r3
   3b2d4:	ldr	r3, [r5]
   3b2d8:	cmp	r2, r3
   3b2dc:	bne	3b328 <sd_bus_creds_has_bounding_cap@@Base+0xda00>
   3b2e0:	add	sp, sp, #8
   3b2e4:	pop	{r4, r5, r6, r7, r8, pc}
   3b2e8:	cmp	r3, #0
   3b2ec:	bne	3b2c0 <sd_bus_creds_has_bounding_cap@@Base+0xd998>
   3b2f0:	uxth	r2, r0
   3b2f4:	sxth	r1, r2
   3b2f8:	cmp	r1, r0
   3b2fc:	bne	3b320 <sd_bus_creds_has_bounding_cap@@Base+0xd9f8>
   3b300:	strh	r2, [r8]
   3b304:	b	3b2cc <sd_bus_creds_has_bounding_cap@@Base+0xd9a4>
   3b308:	ldr	r3, [r6]
   3b30c:	cmp	r3, #0
   3b310:	rsbgt	r3, r3, #0
   3b314:	bgt	3b2cc <sd_bus_creds_has_bounding_cap@@Base+0xd9a4>
   3b318:	mvn	r3, #21
   3b31c:	b	3b2cc <sd_bus_creds_has_bounding_cap@@Base+0xd9a4>
   3b320:	mvn	r3, #33	; 0x21
   3b324:	b	3b2cc <sd_bus_creds_has_bounding_cap@@Base+0xd9a4>
   3b328:	bl	314c <__stack_chk_fail@plt>
   3b32c:	ldr	r0, [pc, #64]	; 3b374 <sd_bus_creds_has_bounding_cap@@Base+0xda4c>
   3b330:	movw	r2, #466	; 0x1d2
   3b334:	ldr	r1, [pc, #60]	; 3b378 <sd_bus_creds_has_bounding_cap@@Base+0xda50>
   3b338:	ldr	r3, [pc, #60]	; 3b37c <sd_bus_creds_has_bounding_cap@@Base+0xda54>
   3b33c:	add	r0, pc, r0
   3b340:	add	r1, pc, r1
   3b344:	add	r3, pc, r3
   3b348:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b34c:	ldr	r0, [pc, #44]	; 3b380 <sd_bus_creds_has_bounding_cap@@Base+0xda58>
   3b350:	movw	r2, #465	; 0x1d1
   3b354:	ldr	r1, [pc, #40]	; 3b384 <sd_bus_creds_has_bounding_cap@@Base+0xda5c>
   3b358:	ldr	r3, [pc, #40]	; 3b388 <sd_bus_creds_has_bounding_cap@@Base+0xda60>
   3b35c:	add	r0, pc, r0
   3b360:	add	r1, pc, r1
   3b364:	add	r3, pc, r3
   3b368:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b36c:	andeq	r0, r3, ip, lsr #21
   3b370:	andeq	r0, r0, r8, lsr #5
   3b374:			; <UNDEFINED> instruction: 0x000106bc
   3b378:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3b37c:	andeq	r9, r1, ip, ror #15
   3b380:	andeq	r5, r1, r4, ror fp
   3b384:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3b388:	andeq	r9, r1, ip, asr #15
   3b38c:	ldr	r3, [pc, #256]	; 3b494 <sd_bus_creds_has_bounding_cap@@Base+0xdb6c>
   3b390:	ldr	r2, [pc, #256]	; 3b498 <sd_bus_creds_has_bounding_cap@@Base+0xdb70>
   3b394:	add	r3, pc, r3
   3b398:	push	{r4, r5, r6, r7, r8, lr}
   3b39c:	subs	r7, r0, #0
   3b3a0:	ldr	r5, [r3, r2]
   3b3a4:	sub	sp, sp, #8
   3b3a8:	mov	r4, #0
   3b3ac:	mov	r8, r1
   3b3b0:	str	r4, [sp]
   3b3b4:	ldr	r3, [r5]
   3b3b8:	str	r3, [sp, #4]
   3b3bc:	beq	3b474 <sd_bus_creds_has_bounding_cap@@Base+0xdb4c>
   3b3c0:	cmp	r1, #0
   3b3c4:	beq	3b454 <sd_bus_creds_has_bounding_cap@@Base+0xdb2c>
   3b3c8:	bl	33f8 <__errno_location@plt>
   3b3cc:	mov	r2, r4
   3b3d0:	mov	r1, sp
   3b3d4:	str	r4, [r0]
   3b3d8:	mov	r6, r0
   3b3dc:	mov	r0, r7
   3b3e0:	bl	3464 <strtoull@plt>
   3b3e4:	ldr	ip, [sp]
   3b3e8:	cmp	ip, #0
   3b3ec:	mov	r2, r0
   3b3f0:	mov	r3, r1
   3b3f4:	beq	3b40c <sd_bus_creds_has_bounding_cap@@Base+0xdae4>
   3b3f8:	cmp	r7, ip
   3b3fc:	beq	3b40c <sd_bus_creds_has_bounding_cap@@Base+0xdae4>
   3b400:	ldrb	r1, [ip]
   3b404:	cmp	r1, #0
   3b408:	beq	3b434 <sd_bus_creds_has_bounding_cap@@Base+0xdb0c>
   3b40c:	ldr	r0, [r6]
   3b410:	cmp	r0, #0
   3b414:	mvneq	r0, #21
   3b418:	bne	3b440 <sd_bus_creds_has_bounding_cap@@Base+0xdb18>
   3b41c:	ldr	r2, [sp, #4]
   3b420:	ldr	r3, [r5]
   3b424:	cmp	r2, r3
   3b428:	bne	3b450 <sd_bus_creds_has_bounding_cap@@Base+0xdb28>
   3b42c:	add	sp, sp, #8
   3b430:	pop	{r4, r5, r6, r7, r8, pc}
   3b434:	ldr	r0, [r6]
   3b438:	cmp	r0, #0
   3b43c:	beq	3b448 <sd_bus_creds_has_bounding_cap@@Base+0xdb20>
   3b440:	rsb	r0, r0, #0
   3b444:	b	3b41c <sd_bus_creds_has_bounding_cap@@Base+0xdaf4>
   3b448:	strd	r2, [r8]
   3b44c:	b	3b41c <sd_bus_creds_has_bounding_cap@@Base+0xdaf4>
   3b450:	bl	314c <__stack_chk_fail@plt>
   3b454:	ldr	r0, [pc, #64]	; 3b49c <sd_bus_creds_has_bounding_cap@@Base+0xdb74>
   3b458:	movw	r2, #486	; 0x1e6
   3b45c:	ldr	r1, [pc, #60]	; 3b4a0 <sd_bus_creds_has_bounding_cap@@Base+0xdb78>
   3b460:	ldr	r3, [pc, #60]	; 3b4a4 <sd_bus_creds_has_bounding_cap@@Base+0xdb7c>
   3b464:	add	r0, pc, r0
   3b468:	add	r1, pc, r1
   3b46c:	add	r3, pc, r3
   3b470:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b474:	ldr	r0, [pc, #44]	; 3b4a8 <sd_bus_creds_has_bounding_cap@@Base+0xdb80>
   3b478:	movw	r2, #485	; 0x1e5
   3b47c:	ldr	r1, [pc, #40]	; 3b4ac <sd_bus_creds_has_bounding_cap@@Base+0xdb84>
   3b480:	ldr	r3, [pc, #40]	; 3b4b0 <sd_bus_creds_has_bounding_cap@@Base+0xdb88>
   3b484:	add	r0, pc, r0
   3b488:	add	r1, pc, r1
   3b48c:	add	r3, pc, r3
   3b490:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b494:	andeq	r0, r3, r4, ror #18
   3b498:	andeq	r0, r0, r8, lsr #5
   3b49c:	andeq	r8, r1, r8, lsl r2
   3b4a0:	ldrdeq	r8, [r1], -r0
   3b4a4:	andeq	r9, r1, ip, lsl r7
   3b4a8:	andeq	r5, r1, ip, asr #20
   3b4ac:	strheq	r8, [r1], -r0
   3b4b0:	strdeq	r9, [r1], -ip
   3b4b4:	ldr	r3, [pc, #256]	; 3b5bc <sd_bus_creds_has_bounding_cap@@Base+0xdc94>
   3b4b8:	ldr	r2, [pc, #256]	; 3b5c0 <sd_bus_creds_has_bounding_cap@@Base+0xdc98>
   3b4bc:	add	r3, pc, r3
   3b4c0:	push	{r4, r5, r6, r7, r8, lr}
   3b4c4:	subs	r7, r0, #0
   3b4c8:	ldr	r5, [r3, r2]
   3b4cc:	sub	sp, sp, #8
   3b4d0:	mov	r4, #0
   3b4d4:	mov	r8, r1
   3b4d8:	str	r4, [sp]
   3b4dc:	ldr	r3, [r5]
   3b4e0:	str	r3, [sp, #4]
   3b4e4:	beq	3b59c <sd_bus_creds_has_bounding_cap@@Base+0xdc74>
   3b4e8:	cmp	r1, #0
   3b4ec:	beq	3b57c <sd_bus_creds_has_bounding_cap@@Base+0xdc54>
   3b4f0:	bl	33f8 <__errno_location@plt>
   3b4f4:	mov	r2, r4
   3b4f8:	mov	r1, sp
   3b4fc:	str	r4, [r0]
   3b500:	mov	r6, r0
   3b504:	mov	r0, r7
   3b508:	bl	3248 <strtoll@plt>
   3b50c:	ldr	ip, [sp]
   3b510:	cmp	ip, #0
   3b514:	mov	r2, r0
   3b518:	mov	r3, r1
   3b51c:	beq	3b534 <sd_bus_creds_has_bounding_cap@@Base+0xdc0c>
   3b520:	cmp	r7, ip
   3b524:	beq	3b534 <sd_bus_creds_has_bounding_cap@@Base+0xdc0c>
   3b528:	ldrb	r1, [ip]
   3b52c:	cmp	r1, #0
   3b530:	beq	3b55c <sd_bus_creds_has_bounding_cap@@Base+0xdc34>
   3b534:	ldr	r0, [r6]
   3b538:	cmp	r0, #0
   3b53c:	mvneq	r0, #21
   3b540:	bne	3b568 <sd_bus_creds_has_bounding_cap@@Base+0xdc40>
   3b544:	ldr	r2, [sp, #4]
   3b548:	ldr	r3, [r5]
   3b54c:	cmp	r2, r3
   3b550:	bne	3b578 <sd_bus_creds_has_bounding_cap@@Base+0xdc50>
   3b554:	add	sp, sp, #8
   3b558:	pop	{r4, r5, r6, r7, r8, pc}
   3b55c:	ldr	r0, [r6]
   3b560:	cmp	r0, #0
   3b564:	beq	3b570 <sd_bus_creds_has_bounding_cap@@Base+0xdc48>
   3b568:	rsb	r0, r0, #0
   3b56c:	b	3b544 <sd_bus_creds_has_bounding_cap@@Base+0xdc1c>
   3b570:	strd	r2, [r8]
   3b574:	b	3b544 <sd_bus_creds_has_bounding_cap@@Base+0xdc1c>
   3b578:	bl	314c <__stack_chk_fail@plt>
   3b57c:	ldr	r0, [pc, #64]	; 3b5c4 <sd_bus_creds_has_bounding_cap@@Base+0xdc9c>
   3b580:	movw	r2, #503	; 0x1f7
   3b584:	ldr	r1, [pc, #60]	; 3b5c8 <sd_bus_creds_has_bounding_cap@@Base+0xdca0>
   3b588:	ldr	r3, [pc, #60]	; 3b5cc <sd_bus_creds_has_bounding_cap@@Base+0xdca4>
   3b58c:	add	r0, pc, r0
   3b590:	add	r1, pc, r1
   3b594:	add	r3, pc, r3
   3b598:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b59c:	ldr	r0, [pc, #44]	; 3b5d0 <sd_bus_creds_has_bounding_cap@@Base+0xdca8>
   3b5a0:	movw	r2, #502	; 0x1f6
   3b5a4:	ldr	r1, [pc, #40]	; 3b5d4 <sd_bus_creds_has_bounding_cap@@Base+0xdcac>
   3b5a8:	ldr	r3, [pc, #40]	; 3b5d8 <sd_bus_creds_has_bounding_cap@@Base+0xdcb0>
   3b5ac:	add	r0, pc, r0
   3b5b0:	add	r1, pc, r1
   3b5b4:	add	r3, pc, r3
   3b5b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b5bc:	andeq	r0, r3, ip, lsr r8
   3b5c0:	andeq	r0, r0, r8, lsr #5
   3b5c4:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3b5c8:	andeq	r7, r1, r8, lsr #31
   3b5cc:	andeq	r9, r1, ip, lsl #12
   3b5d0:	andeq	r5, r1, r4, lsr #18
   3b5d4:	andeq	r7, r1, r8, lsl #31
   3b5d8:	andeq	r9, r1, ip, ror #11
   3b5dc:	ldr	r3, [pc, #324]	; 3b728 <sd_bus_creds_has_bounding_cap@@Base+0xde00>
   3b5e0:	ldr	r2, [pc, #324]	; 3b72c <sd_bus_creds_has_bounding_cap@@Base+0xde04>
   3b5e4:	add	r3, pc, r3
   3b5e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b5ec:	vpush	{d8}
   3b5f0:	subs	r9, r0, #0
   3b5f4:	ldr	r5, [r3, r2]
   3b5f8:	sub	sp, sp, #12
   3b5fc:	mov	r4, #0
   3b600:	mov	r8, r1
   3b604:	str	r4, [sp]
   3b608:	ldr	r3, [r5]
   3b60c:	str	r3, [sp, #4]
   3b610:	beq	3b708 <sd_bus_creds_has_bounding_cap@@Base+0xdde0>
   3b614:	cmp	r1, #0
   3b618:	beq	3b6e8 <sd_bus_creds_has_bounding_cap@@Base+0xddc0>
   3b61c:	ldr	r1, [pc, #268]	; 3b730 <sd_bus_creds_has_bounding_cap@@Base+0xde08>
   3b620:	mov	r0, #2
   3b624:	mov	r2, r4
   3b628:	add	r1, pc, r1
   3b62c:	bl	359c <newlocale@plt>
   3b630:	subs	r7, r0, #0
   3b634:	beq	3b6d4 <sd_bus_creds_has_bounding_cap@@Base+0xddac>
   3b638:	bl	33f8 <__errno_location@plt>
   3b63c:	mov	r1, sp
   3b640:	mov	r2, r7
   3b644:	str	r4, [r0]
   3b648:	mov	r6, r0
   3b64c:	mov	r0, r9
   3b650:	bl	350c <strtod_l@plt>
   3b654:	ldr	r3, [sp]
   3b658:	cmp	r3, #0
   3b65c:	vmov.f64	d8, d0
   3b660:	beq	3b678 <sd_bus_creds_has_bounding_cap@@Base+0xdd50>
   3b664:	cmp	r9, r3
   3b668:	beq	3b678 <sd_bus_creds_has_bounding_cap@@Base+0xdd50>
   3b66c:	ldrb	r3, [r3]
   3b670:	cmp	r3, #0
   3b674:	beq	3b6b0 <sd_bus_creds_has_bounding_cap@@Base+0xdd88>
   3b678:	mov	r0, r7
   3b67c:	bl	3554 <freelocale@plt>
   3b680:	ldr	r4, [r6]
   3b684:	cmp	r4, #0
   3b688:	rsbne	r4, r4, #0
   3b68c:	beq	3b6cc <sd_bus_creds_has_bounding_cap@@Base+0xdda4>
   3b690:	ldr	r2, [sp, #4]
   3b694:	mov	r0, r4
   3b698:	ldr	r3, [r5]
   3b69c:	cmp	r2, r3
   3b6a0:	bne	3b6e4 <sd_bus_creds_has_bounding_cap@@Base+0xddbc>
   3b6a4:	add	sp, sp, #12
   3b6a8:	vpop	{d8}
   3b6ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b6b0:	ldr	r4, [r6]
   3b6b4:	cmp	r4, #0
   3b6b8:	bne	3b678 <sd_bus_creds_has_bounding_cap@@Base+0xdd50>
   3b6bc:	mov	r0, r7
   3b6c0:	bl	3554 <freelocale@plt>
   3b6c4:	vstr	d8, [r8]
   3b6c8:	b	3b690 <sd_bus_creds_has_bounding_cap@@Base+0xdd68>
   3b6cc:	mvn	r4, #21
   3b6d0:	b	3b690 <sd_bus_creds_has_bounding_cap@@Base+0xdd68>
   3b6d4:	bl	33f8 <__errno_location@plt>
   3b6d8:	ldr	r4, [r0]
   3b6dc:	rsb	r4, r4, #0
   3b6e0:	b	3b690 <sd_bus_creds_has_bounding_cap@@Base+0xdd68>
   3b6e4:	bl	314c <__stack_chk_fail@plt>
   3b6e8:	ldr	r0, [pc, #68]	; 3b734 <sd_bus_creds_has_bounding_cap@@Base+0xde0c>
   3b6ec:	movw	r2, #521	; 0x209
   3b6f0:	ldr	r1, [pc, #64]	; 3b738 <sd_bus_creds_has_bounding_cap@@Base+0xde10>
   3b6f4:	ldr	r3, [pc, #64]	; 3b73c <sd_bus_creds_has_bounding_cap@@Base+0xde14>
   3b6f8:	add	r0, pc, r0
   3b6fc:	add	r1, pc, r1
   3b700:	add	r3, pc, r3
   3b704:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b708:	ldr	r0, [pc, #48]	; 3b740 <sd_bus_creds_has_bounding_cap@@Base+0xde18>
   3b70c:	mov	r2, #520	; 0x208
   3b710:	ldr	r1, [pc, #44]	; 3b744 <sd_bus_creds_has_bounding_cap@@Base+0xde1c>
   3b714:	ldr	r3, [pc, #44]	; 3b748 <sd_bus_creds_has_bounding_cap@@Base+0xde20>
   3b718:	add	r0, pc, r0
   3b71c:	add	r1, pc, r1
   3b720:	add	r3, pc, r3
   3b724:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b728:	andeq	r0, r3, r4, lsl r7
   3b72c:	andeq	r0, r0, r8, lsr #5
   3b730:	andeq	r7, r1, r8, ror #2
   3b734:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   3b738:	andeq	r7, r1, ip, lsr lr
   3b73c:			; <UNDEFINED> instruction: 0x000194bc
   3b740:			; <UNDEFINED> instruction: 0x000157b8
   3b744:	andeq	r7, r1, ip, lsl lr
   3b748:	muleq	r1, ip, r4
   3b74c:	ldr	ip, [pc, #356]	; 3b8b8 <sd_bus_creds_has_bounding_cap@@Base+0xdf90>
   3b750:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b754:	mov	r6, r0
   3b758:	ldr	r0, [pc, #348]	; 3b8bc <sd_bus_creds_has_bounding_cap@@Base+0xdf94>
   3b75c:	add	ip, pc, ip
   3b760:	ldr	r4, [r6]
   3b764:	mov	r9, r3
   3b768:	sub	sp, sp, #8
   3b76c:	mov	r7, r1
   3b770:	ldr	r5, [ip, r0]
   3b774:	mov	r8, r2
   3b778:	ldrb	ip, [r4]
   3b77c:	ldr	r3, [r5]
   3b780:	cmp	ip, #0
   3b784:	moveq	r0, ip
   3b788:	str	r3, [sp, #4]
   3b78c:	beq	3b830 <sd_bus_creds_has_bounding_cap@@Base+0xdf08>
   3b790:	mov	r0, r4
   3b794:	mov	r1, r2
   3b798:	bl	3710 <strspn@plt>
   3b79c:	ldrb	sl, [r4, r0]
   3b7a0:	add	r4, r4, r0
   3b7a4:	cmp	sl, #0
   3b7a8:	beq	3b8a8 <sd_bus_creds_has_bounding_cap@@Base+0xdf80>
   3b7ac:	cmp	r9, #0
   3b7b0:	beq	3b848 <sd_bus_creds_has_bounding_cap@@Base+0xdf20>
   3b7b4:	ldr	r0, [pc, #260]	; 3b8c0 <sd_bus_creds_has_bounding_cap@@Base+0xdf98>
   3b7b8:	mov	r1, sl
   3b7bc:	add	r0, pc, r0
   3b7c0:	bl	33b0 <strchr@plt>
   3b7c4:	cmp	r0, #0
   3b7c8:	beq	3b86c <sd_bus_creds_has_bounding_cap@@Base+0xdf44>
   3b7cc:	add	r9, r4, #1
   3b7d0:	mov	r1, sp
   3b7d4:	mov	r3, #0
   3b7d8:	strb	sl, [sp]
   3b7dc:	mov	r0, r9
   3b7e0:	strb	r3, [sp, #1]
   3b7e4:	bl	3a3cc <sd_bus_creds_has_bounding_cap@@Base+0xcaa4>
   3b7e8:	add	r3, r4, r0
   3b7ec:	str	r0, [r7]
   3b7f0:	ldrb	r3, [r3, #1]
   3b7f4:	cmp	r3, #0
   3b7f8:	beq	3b8a8 <sd_bus_creds_has_bounding_cap@@Base+0xdf80>
   3b7fc:	cmp	sl, r3
   3b800:	bne	3b8a8 <sd_bus_creds_has_bounding_cap@@Base+0xdf80>
   3b804:	add	r0, r0, #2
   3b808:	add	r7, r4, r0
   3b80c:	ldrb	r1, [r4, r0]
   3b810:	cmp	r1, #0
   3b814:	beq	3b828 <sd_bus_creds_has_bounding_cap@@Base+0xdf00>
   3b818:	mov	r0, r8
   3b81c:	bl	33b0 <strchr@plt>
   3b820:	cmp	r0, #0
   3b824:	beq	3b8a8 <sd_bus_creds_has_bounding_cap@@Base+0xdf80>
   3b828:	mov	r0, r9
   3b82c:	str	r7, [r6]
   3b830:	ldr	r2, [sp, #4]
   3b834:	ldr	r3, [r5]
   3b838:	cmp	r2, r3
   3b83c:	bne	3b8b4 <sd_bus_creds_has_bounding_cap@@Base+0xdf8c>
   3b840:	add	sp, sp, #8
   3b844:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b848:	mov	r0, r4
   3b84c:	mov	r1, r8
   3b850:	bl	2ffc <strcspn@plt>
   3b854:	mov	r3, r0
   3b858:	mov	r0, r4
   3b85c:	add	r4, r4, r3
   3b860:	str	r3, [r7]
   3b864:	str	r4, [r6]
   3b868:	b	3b830 <sd_bus_creds_has_bounding_cap@@Base+0xdf08>
   3b86c:	mov	r1, r8
   3b870:	mov	r0, r4
   3b874:	bl	3a3cc <sd_bus_creds_has_bounding_cap@@Base+0xcaa4>
   3b878:	str	r0, [r7]
   3b87c:	add	r7, r4, r0
   3b880:	ldrb	r1, [r4, r0]
   3b884:	cmp	r1, #0
   3b888:	beq	3b89c <sd_bus_creds_has_bounding_cap@@Base+0xdf74>
   3b88c:	mov	r0, r8
   3b890:	bl	33b0 <strchr@plt>
   3b894:	cmp	r0, #0
   3b898:	beq	3b864 <sd_bus_creds_has_bounding_cap@@Base+0xdf3c>
   3b89c:	str	r7, [r6]
   3b8a0:	mov	r0, r4
   3b8a4:	b	3b830 <sd_bus_creds_has_bounding_cap@@Base+0xdf08>
   3b8a8:	str	r4, [r6]
   3b8ac:	mov	r0, #0
   3b8b0:	b	3b830 <sd_bus_creds_has_bounding_cap@@Base+0xdf08>
   3b8b4:	bl	314c <__stack_chk_fail@plt>
   3b8b8:	muleq	r3, ip, r5
   3b8bc:	andeq	r0, r0, r8, lsr #5
   3b8c0:	ldrdeq	r7, [r1], -r8
   3b8c4:	cmp	r0, #0
   3b8c8:	push	{r3, lr}
   3b8cc:	beq	3b928 <sd_bus_creds_has_bounding_cap@@Base+0xe000>
   3b8d0:	ldrb	r3, [r0]
   3b8d4:	cmp	r3, #0
   3b8d8:	beq	3b920 <sd_bus_creds_has_bounding_cap@@Base+0xdff8>
   3b8dc:	cmp	r3, #10
   3b8e0:	beq	3b920 <sd_bus_creds_has_bounding_cap@@Base+0xdff8>
   3b8e4:	cmp	r3, #13
   3b8e8:	addne	r2, r0, #1
   3b8ec:	bne	3b904 <sd_bus_creds_has_bounding_cap@@Base+0xdfdc>
   3b8f0:	b	3b920 <sd_bus_creds_has_bounding_cap@@Base+0xdff8>
   3b8f4:	cmp	r3, #10
   3b8f8:	beq	3b914 <sd_bus_creds_has_bounding_cap@@Base+0xdfec>
   3b8fc:	cmp	r3, #13
   3b900:	beq	3b914 <sd_bus_creds_has_bounding_cap@@Base+0xdfec>
   3b904:	mov	r1, r2
   3b908:	ldrb	r3, [r2], #1
   3b90c:	cmp	r3, #0
   3b910:	bne	3b8f4 <sd_bus_creds_has_bounding_cap@@Base+0xdfcc>
   3b914:	mov	r3, #0
   3b918:	strb	r3, [r1]
   3b91c:	pop	{r3, pc}
   3b920:	mov	r1, r0
   3b924:	b	3b914 <sd_bus_creds_has_bounding_cap@@Base+0xdfec>
   3b928:	ldr	r0, [pc, #24]	; 3b948 <sd_bus_creds_has_bounding_cap@@Base+0xe020>
   3b92c:	movw	r2, #670	; 0x29e
   3b930:	ldr	r1, [pc, #20]	; 3b94c <sd_bus_creds_has_bounding_cap@@Base+0xe024>
   3b934:	ldr	r3, [pc, #20]	; 3b950 <sd_bus_creds_has_bounding_cap@@Base+0xe028>
   3b938:	add	r0, pc, r0
   3b93c:	add	r1, pc, r1
   3b940:	add	r3, pc, r3
   3b944:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3b948:	muleq	r1, r8, r5
   3b94c:	strdeq	r7, [r1], -ip
   3b950:	andeq	r9, r1, ip, asr #3
   3b954:	ldr	r3, [pc, #292]	; 3ba80 <sd_bus_creds_has_bounding_cap@@Base+0xe158>
   3b958:	cmp	r0, #0
   3b95c:	push	{r4, r5, fp, lr}
   3b960:	add	fp, sp, #12
   3b964:	ldr	r1, [pc, #280]	; 3ba84 <sd_bus_creds_has_bounding_cap@@Base+0xe15c>
   3b968:	sub	sp, sp, #24
   3b96c:	add	r3, pc, r3
   3b970:	mov	r2, #0
   3b974:	ldr	r4, [r3, r1]
   3b978:	str	r2, [fp, #-20]	; 0xffffffec
   3b97c:	ldr	r3, [r4]
   3b980:	str	r3, [fp, #-16]
   3b984:	blt	3ba4c <sd_bus_creds_has_bounding_cap@@Base+0xe124>
   3b988:	bne	3ba08 <sd_bus_creds_has_bounding_cap@@Base+0xe0e0>
   3b98c:	ldr	r5, [pc, #244]	; 3ba88 <sd_bus_creds_has_bounding_cap@@Base+0xe160>
   3b990:	add	r5, pc, r5
   3b994:	mov	r0, r5
   3b998:	sub	r1, fp, #20
   3b99c:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   3b9a0:	cmp	r0, #0
   3b9a4:	blt	3ba30 <sd_bus_creds_has_bounding_cap@@Base+0xe108>
   3b9a8:	ldr	r5, [fp, #-20]	; 0xffffffec
   3b9ac:	mov	r1, #41	; 0x29
   3b9b0:	mov	r0, r5
   3b9b4:	bl	356c <strrchr@plt>
   3b9b8:	cmp	r0, #0
   3b9bc:	beq	3ba3c <sd_bus_creds_has_bounding_cap@@Base+0xe114>
   3b9c0:	ldr	r1, [pc, #196]	; 3ba8c <sd_bus_creds_has_bounding_cap@@Base+0xe164>
   3b9c4:	add	r0, r0, #1
   3b9c8:	sub	r2, fp, #21
   3b9cc:	add	r1, pc, r1
   3b9d0:	bl	35c0 <sscanf@plt>
   3b9d4:	cmp	r0, #1
   3b9d8:	ldrne	r0, [fp, #-20]	; 0xffffffec
   3b9dc:	mvnne	r5, #4
   3b9e0:	ldrbeq	r5, [fp, #-21]	; 0xffffffeb
   3b9e4:	ldreq	r0, [fp, #-20]	; 0xffffffec
   3b9e8:	bl	3080 <free@plt>
   3b9ec:	ldr	r2, [fp, #-16]
   3b9f0:	ldr	r3, [r4]
   3b9f4:	mov	r0, r5
   3b9f8:	cmp	r2, r3
   3b9fc:	bne	3ba48 <sd_bus_creds_has_bounding_cap@@Base+0xe120>
   3ba00:	sub	sp, fp, #12
   3ba04:	pop	{r4, r5, fp, pc}
   3ba08:	sub	sp, sp, #32
   3ba0c:	ldr	r3, [pc, #124]	; 3ba90 <sd_bus_creds_has_bounding_cap@@Base+0xe168>
   3ba10:	add	r5, sp, #8
   3ba14:	mov	r1, #1
   3ba18:	str	r0, [sp]
   3ba1c:	mov	r2, #24
   3ba20:	mov	r0, r5
   3ba24:	add	r3, pc, r3
   3ba28:	bl	3404 <__sprintf_chk@plt>
   3ba2c:	b	3b994 <sd_bus_creds_has_bounding_cap@@Base+0xe06c>
   3ba30:	mov	r5, r0
   3ba34:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ba38:	b	3b9e8 <sd_bus_creds_has_bounding_cap@@Base+0xe0c0>
   3ba3c:	mov	r0, r5
   3ba40:	mvn	r5, #4
   3ba44:	b	3b9e8 <sd_bus_creds_has_bounding_cap@@Base+0xe0c0>
   3ba48:	bl	314c <__stack_chk_fail@plt>
   3ba4c:	ldr	r0, [pc, #64]	; 3ba94 <sd_bus_creds_has_bounding_cap@@Base+0xe16c>
   3ba50:	movw	r2, #682	; 0x2aa
   3ba54:	ldr	r1, [pc, #60]	; 3ba98 <sd_bus_creds_has_bounding_cap@@Base+0xe170>
   3ba58:	ldr	r3, [pc, #60]	; 3ba9c <sd_bus_creds_has_bounding_cap@@Base+0xe174>
   3ba5c:	add	r0, pc, r0
   3ba60:	add	r1, pc, r1
   3ba64:	add	r3, pc, r3
   3ba68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ba6c:	mov	r4, r0
   3ba70:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ba74:	bl	3080 <free@plt>
   3ba78:	mov	r0, r4
   3ba7c:	bl	36a4 <_Unwind_Resume@plt>
   3ba80:	andeq	r0, r3, ip, lsl #7
   3ba84:	andeq	r0, r0, r8, lsr #5
   3ba88:	andeq	r7, r1, ip, lsr #26
   3ba8c:	andeq	r7, r1, r0, lsl #26
   3ba90:	andeq	r7, r1, ip, ror ip
   3ba94:	andeq	r3, r1, ip, ror #25
   3ba98:	ldrdeq	r7, [r1], -r8
   3ba9c:	andeq	r7, r1, r0, lsl sl
   3baa0:	ldr	r3, [pc, #208]	; 3bb78 <sd_bus_creds_has_bounding_cap@@Base+0xe250>
   3baa4:	push	{r4, r5, r6, fp, lr}
   3baa8:	add	fp, sp, #16
   3baac:	ldr	r2, [pc, #200]	; 3bb7c <sd_bus_creds_has_bounding_cap@@Base+0xe254>
   3bab0:	sub	sp, sp, #20
   3bab4:	add	r3, pc, r3
   3bab8:	subs	r6, r1, #0
   3babc:	ldr	r4, [r3, r2]
   3bac0:	ldr	r3, [r4]
   3bac4:	str	r3, [fp, #-24]	; 0xffffffe8
   3bac8:	beq	3bb58 <sd_bus_creds_has_bounding_cap@@Base+0xe230>
   3bacc:	cmp	r0, #0
   3bad0:	blt	3bb38 <sd_bus_creds_has_bounding_cap@@Base+0xe210>
   3bad4:	bne	3bb0c <sd_bus_creds_has_bounding_cap@@Base+0xe1e4>
   3bad8:	ldr	r5, [pc, #160]	; 3bb80 <sd_bus_creds_has_bounding_cap@@Base+0xe258>
   3badc:	add	r5, pc, r5
   3bae0:	mov	r0, r5
   3bae4:	mov	r1, r6
   3bae8:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   3baec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3baf0:	ldr	r3, [r4]
   3baf4:	cmn	r0, #2
   3baf8:	mvneq	r0, #2
   3bafc:	cmp	r2, r3
   3bb00:	bne	3bb34 <sd_bus_creds_has_bounding_cap@@Base+0xe20c>
   3bb04:	sub	sp, fp, #16
   3bb08:	pop	{r4, r5, r6, fp, pc}
   3bb0c:	sub	sp, sp, #32
   3bb10:	ldr	r3, [pc, #108]	; 3bb84 <sd_bus_creds_has_bounding_cap@@Base+0xe25c>
   3bb14:	add	r5, sp, #8
   3bb18:	mov	r1, #1
   3bb1c:	str	r0, [sp]
   3bb20:	mov	r2, #24
   3bb24:	mov	r0, r5
   3bb28:	add	r3, pc, r3
   3bb2c:	bl	3404 <__sprintf_chk@plt>
   3bb30:	b	3bae0 <sd_bus_creds_has_bounding_cap@@Base+0xe1b8>
   3bb34:	bl	314c <__stack_chk_fail@plt>
   3bb38:	ldr	r0, [pc, #72]	; 3bb88 <sd_bus_creds_has_bounding_cap@@Base+0xe260>
   3bb3c:	movw	r2, #706	; 0x2c2
   3bb40:	ldr	r1, [pc, #68]	; 3bb8c <sd_bus_creds_has_bounding_cap@@Base+0xe264>
   3bb44:	ldr	r3, [pc, #68]	; 3bb90 <sd_bus_creds_has_bounding_cap@@Base+0xe268>
   3bb48:	add	r0, pc, r0
   3bb4c:	add	r1, pc, r1
   3bb50:	add	r3, pc, r3
   3bb54:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3bb58:	ldr	r0, [pc, #52]	; 3bb94 <sd_bus_creds_has_bounding_cap@@Base+0xe26c>
   3bb5c:	movw	r2, #705	; 0x2c1
   3bb60:	ldr	r1, [pc, #48]	; 3bb98 <sd_bus_creds_has_bounding_cap@@Base+0xe270>
   3bb64:	ldr	r3, [pc, #48]	; 3bb9c <sd_bus_creds_has_bounding_cap@@Base+0xe274>
   3bb68:	add	r0, pc, r0
   3bb6c:	add	r1, pc, r1
   3bb70:	add	r3, pc, r3
   3bb74:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3bb78:	andeq	r0, r3, r4, asr #4
   3bb7c:	andeq	r0, r0, r8, lsr #5
   3bb80:	strdeq	r7, [r1], -r4
   3bb84:			; <UNDEFINED> instruction: 0x00017bb8
   3bb88:	andeq	r3, r1, r0, lsl #24
   3bb8c:	andeq	r7, r1, ip, ror #19
   3bb90:	andeq	r9, r1, r8, ror #1
   3bb94:	andeq	r7, r1, r4, lsl #20
   3bb98:	andeq	r7, r1, ip, asr #19
   3bb9c:	andeq	r9, r1, r8, asr #1
   3bba0:	rsbs	r3, r0, #1
   3bba4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3bba8:	movcc	r3, #0
   3bbac:	rsbs	r4, r1, #1
   3bbb0:	mov	r7, r1
   3bbb4:	mov	r6, r2
   3bbb8:	mov	sl, r0
   3bbbc:	movcc	r4, #0
   3bbc0:	tst	r3, r4
   3bbc4:	bne	3bc28 <sd_bus_creds_has_bounding_cap@@Base+0xe300>
   3bbc8:	cmp	r3, #0
   3bbcc:	bne	3bc40 <sd_bus_creds_has_bounding_cap@@Base+0xe318>
   3bbd0:	cmp	r4, #0
   3bbd4:	bne	3bc50 <sd_bus_creds_has_bounding_cap@@Base+0xe328>
   3bbd8:	bl	33a4 <strlen@plt>
   3bbdc:	mvn	r3, r0
   3bbe0:	cmp	r6, r3
   3bbe4:	mov	r5, r0
   3bbe8:	bhi	3bc38 <sd_bus_creds_has_bounding_cap@@Base+0xe310>
   3bbec:	add	r9, r0, r6
   3bbf0:	add	r0, r9, #1
   3bbf4:	bl	32d8 <malloc@plt>
   3bbf8:	subs	r8, r0, #0
   3bbfc:	beq	3bc58 <sd_bus_creds_has_bounding_cap@@Base+0xe330>
   3bc00:	mov	r1, sl
   3bc04:	mov	r2, r5
   3bc08:	bl	30c8 <memcpy@plt>
   3bc0c:	add	r0, r8, r5
   3bc10:	mov	r1, r7
   3bc14:	mov	r2, r6
   3bc18:	bl	30c8 <memcpy@plt>
   3bc1c:	strb	r4, [r8, r9]
   3bc20:	mov	r0, r8
   3bc24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bc28:	mov	r0, #1
   3bc2c:	mov	r1, r0
   3bc30:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3bc34:	b	2f9c <calloc@plt>
   3bc38:	mov	r0, r4
   3bc3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bc40:	mov	r0, r1
   3bc44:	mov	r1, r2
   3bc48:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3bc4c:	b	31ac <__strndup@plt>
   3bc50:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3bc54:	b	341c <__strdup@plt>
   3bc58:	mov	r0, r8
   3bc5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bc60:	push	{r3, r4, r5, lr}
   3bc64:	subs	r4, r1, #0
   3bc68:	mov	r5, r0
   3bc6c:	beq	3bc8c <sd_bus_creds_has_bounding_cap@@Base+0xe364>
   3bc70:	mov	r0, r4
   3bc74:	bl	33a4 <strlen@plt>
   3bc78:	mov	r1, r4
   3bc7c:	mov	r2, r0
   3bc80:	mov	r0, r5
   3bc84:	pop	{r3, r4, r5, lr}
   3bc88:	b	3bba0 <sd_bus_creds_has_bounding_cap@@Base+0xe278>
   3bc8c:	mov	r2, r4
   3bc90:	mov	r0, r5
   3bc94:	mov	r1, r4
   3bc98:	pop	{r3, r4, r5, lr}
   3bc9c:	b	3bba0 <sd_bus_creds_has_bounding_cap@@Base+0xe278>
   3bca0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3bca4:	subs	r8, r1, #0
   3bca8:	mov	r7, r0
   3bcac:	mov	r9, r2
   3bcb0:	beq	3bd5c <sd_bus_creds_has_bounding_cap@@Base+0xe434>
   3bcb4:	cmp	r2, #0
   3bcb8:	movne	r4, #100	; 0x64
   3bcbc:	bne	3bcf8 <sd_bus_creds_has_bounding_cap@@Base+0xe3d0>
   3bcc0:	b	3bd3c <sd_bus_creds_has_bounding_cap@@Base+0xe414>
   3bcc4:	sub	r6, r4, #1
   3bcc8:	mov	r0, r7
   3bccc:	mov	r1, r8
   3bcd0:	mov	r2, r5
   3bcd4:	mov	r3, r6
   3bcd8:	bl	32fc <readlinkat@plt>
   3bcdc:	subs	r3, r0, #0
   3bce0:	blt	3bd10 <sd_bus_creds_has_bounding_cap@@Base+0xe3e8>
   3bce4:	cmp	r6, r3
   3bce8:	bhi	3bd2c <sd_bus_creds_has_bounding_cap@@Base+0xe404>
   3bcec:	mov	r0, r5
   3bcf0:	lsl	r4, r4, #1
   3bcf4:	bl	3080 <free@plt>
   3bcf8:	mov	r0, r4
   3bcfc:	bl	32d8 <malloc@plt>
   3bd00:	subs	r5, r0, #0
   3bd04:	bne	3bcc4 <sd_bus_creds_has_bounding_cap@@Base+0xe39c>
   3bd08:	mvn	r0, #11
   3bd0c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3bd10:	bl	33f8 <__errno_location@plt>
   3bd14:	ldr	r4, [r0]
   3bd18:	mov	r0, r5
   3bd1c:	bl	3080 <free@plt>
   3bd20:	rsb	r4, r4, #0
   3bd24:	mov	r0, r4
   3bd28:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3bd2c:	mov	r0, #0
   3bd30:	strb	r0, [r5, r3]
   3bd34:	str	r5, [r9]
   3bd38:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3bd3c:	ldr	r0, [pc, #56]	; 3bd7c <sd_bus_creds_has_bounding_cap@@Base+0xe454>
   3bd40:	mov	r2, #1024	; 0x400
   3bd44:	ldr	r1, [pc, #52]	; 3bd80 <sd_bus_creds_has_bounding_cap@@Base+0xe458>
   3bd48:	ldr	r3, [pc, #52]	; 3bd84 <sd_bus_creds_has_bounding_cap@@Base+0xe45c>
   3bd4c:	add	r0, pc, r0
   3bd50:	add	r1, pc, r1
   3bd54:	add	r3, pc, r3
   3bd58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3bd5c:	ldr	r0, [pc, #36]	; 3bd88 <sd_bus_creds_has_bounding_cap@@Base+0xe460>
   3bd60:	movw	r2, #1023	; 0x3ff
   3bd64:	ldr	r1, [pc, #32]	; 3bd8c <sd_bus_creds_has_bounding_cap@@Base+0xe464>
   3bd68:	ldr	r3, [pc, #32]	; 3bd90 <sd_bus_creds_has_bounding_cap@@Base+0xe468>
   3bd6c:	add	r0, pc, r0
   3bd70:	add	r1, pc, r1
   3bd74:	add	r3, pc, r3
   3bd78:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3bd7c:	andeq	pc, r0, ip, lsr #25
   3bd80:	andeq	r7, r1, r8, ror #15
   3bd84:	andeq	r8, r1, r8, ror pc
   3bd88:	andeq	r7, r1, r0, lsl r5
   3bd8c:	andeq	r7, r1, r8, asr #15
   3bd90:	andeq	r8, r1, r8, asr pc
   3bd94:	cmp	r0, #0
   3bd98:	mov	r2, r1
   3bd9c:	push	{r3, lr}
   3bda0:	beq	3bdf4 <sd_bus_creds_has_bounding_cap@@Base+0xe4cc>
   3bda4:	cmp	r1, #0
   3bda8:	beq	3bdd4 <sd_bus_creds_has_bounding_cap@@Base+0xe4ac>
   3bdac:	mov	r1, r0
   3bdb0:	mvn	r0, #99	; 0x63
   3bdb4:	bl	3bca0 <sd_bus_creds_has_bounding_cap@@Base+0xe378>
   3bdb8:	cmp	r0, #0
   3bdbc:	blt	3bdc8 <sd_bus_creds_has_bounding_cap@@Base+0xe4a0>
   3bdc0:	mov	r0, #0
   3bdc4:	pop	{r3, pc}
   3bdc8:	cmn	r0, #2
   3bdcc:	mvneq	r0, #2
   3bdd0:	pop	{r3, pc}
   3bdd4:	ldr	r0, [pc, #56]	; 3be14 <sd_bus_creds_has_bounding_cap@@Base+0xe4ec>
   3bdd8:	movw	r2, #854	; 0x356
   3bddc:	ldr	r1, [pc, #52]	; 3be18 <sd_bus_creds_has_bounding_cap@@Base+0xe4f0>
   3bde0:	ldr	r3, [pc, #52]	; 3be1c <sd_bus_creds_has_bounding_cap@@Base+0xe4f4>
   3bde4:	add	r0, pc, r0
   3bde8:	add	r1, pc, r1
   3bdec:	add	r3, pc, r3
   3bdf0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3bdf4:	ldr	r0, [pc, #36]	; 3be20 <sd_bus_creds_has_bounding_cap@@Base+0xe4f8>
   3bdf8:	movw	r2, #853	; 0x355
   3bdfc:	ldr	r1, [pc, #32]	; 3be24 <sd_bus_creds_has_bounding_cap@@Base+0xe4fc>
   3be00:	ldr	r3, [pc, #32]	; 3be28 <sd_bus_creds_has_bounding_cap@@Base+0xe500>
   3be04:	add	r0, pc, r0
   3be08:	add	r1, pc, r1
   3be0c:	add	r3, pc, r3
   3be10:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3be14:	andeq	r7, r1, r8, lsl #15
   3be18:	andeq	r7, r1, r0, asr r7
   3be1c:	andeq	r8, r1, r4, lsl #30
   3be20:	andeq	r7, r1, r8, lsl #18
   3be24:	andeq	r7, r1, r0, lsr r7
   3be28:	andeq	r8, r1, r4, ror #29
   3be2c:	ldr	r3, [pc, #204]	; 3bf00 <sd_bus_creds_has_bounding_cap@@Base+0xe5d8>
   3be30:	cmp	r0, #0
   3be34:	push	{r4, r5, r6, fp, lr}
   3be38:	add	fp, sp, #16
   3be3c:	ldr	r2, [pc, #192]	; 3bf04 <sd_bus_creds_has_bounding_cap@@Base+0xe5dc>
   3be40:	sub	sp, sp, #20
   3be44:	add	r3, pc, r3
   3be48:	mov	r5, r1
   3be4c:	ldr	r4, [r3, r2]
   3be50:	ldr	r3, [r4]
   3be54:	str	r3, [fp, #-24]	; 0xffffffe8
   3be58:	blt	3bee0 <sd_bus_creds_has_bounding_cap@@Base+0xe5b8>
   3be5c:	bne	3beb4 <sd_bus_creds_has_bounding_cap@@Base+0xe58c>
   3be60:	ldr	r6, [pc, #160]	; 3bf08 <sd_bus_creds_has_bounding_cap@@Base+0xe5e0>
   3be64:	add	r6, pc, r6
   3be68:	mov	r0, r6
   3be6c:	mov	r1, r5
   3be70:	bl	3bd94 <sd_bus_creds_has_bounding_cap@@Base+0xe46c>
   3be74:	cmp	r0, #0
   3be78:	blt	3be9c <sd_bus_creds_has_bounding_cap@@Base+0xe574>
   3be7c:	ldr	r1, [pc, #136]	; 3bf0c <sd_bus_creds_has_bounding_cap@@Base+0xe5e4>
   3be80:	ldr	r0, [r5]
   3be84:	add	r1, pc, r1
   3be88:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3be8c:	subs	r3, r0, #0
   3be90:	moveq	r0, r3
   3be94:	movne	r0, #0
   3be98:	strbne	r0, [r3]
   3be9c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3bea0:	ldr	r3, [r4]
   3bea4:	cmp	r2, r3
   3bea8:	bne	3bedc <sd_bus_creds_has_bounding_cap@@Base+0xe5b4>
   3beac:	sub	sp, fp, #16
   3beb0:	pop	{r4, r5, r6, fp, pc}
   3beb4:	sub	sp, sp, #32
   3beb8:	ldr	r3, [pc, #80]	; 3bf10 <sd_bus_creds_has_bounding_cap@@Base+0xe5e8>
   3bebc:	add	r6, sp, #8
   3bec0:	mov	r1, #1
   3bec4:	str	r0, [sp]
   3bec8:	mov	r2, #23
   3becc:	mov	r0, r6
   3bed0:	add	r3, pc, r3
   3bed4:	bl	3404 <__sprintf_chk@plt>
   3bed8:	b	3be68 <sd_bus_creds_has_bounding_cap@@Base+0xe540>
   3bedc:	bl	314c <__stack_chk_fail@plt>
   3bee0:	ldr	r0, [pc, #44]	; 3bf14 <sd_bus_creds_has_bounding_cap@@Base+0xe5ec>
   3bee4:	mov	r2, #868	; 0x364
   3bee8:	ldr	r1, [pc, #40]	; 3bf18 <sd_bus_creds_has_bounding_cap@@Base+0xe5f0>
   3beec:	ldr	r3, [pc, #40]	; 3bf1c <sd_bus_creds_has_bounding_cap@@Base+0xe5f4>
   3bef0:	add	r0, pc, r0
   3bef4:	add	r1, pc, r1
   3bef8:	add	r3, pc, r3
   3befc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3bf00:			; <UNDEFINED> instruction: 0x0002feb4
   3bf04:	andeq	r0, r0, r8, lsr #5
   3bf08:			; <UNDEFINED> instruction: 0x000178b4
   3bf0c:			; <UNDEFINED> instruction: 0x000178b4
   3bf10:	andeq	r7, r1, r8, asr r8
   3bf14:	andeq	r3, r1, r8, asr r8
   3bf18:	andeq	r7, r1, r4, asr #12
   3bf1c:	andeq	r7, r1, r0, lsr #11
   3bf20:	ldr	r3, [pc, #180]	; 3bfdc <sd_bus_creds_has_bounding_cap@@Base+0xe6b4>
   3bf24:	ldr	r2, [pc, #180]	; 3bfe0 <sd_bus_creds_has_bounding_cap@@Base+0xe6b8>
   3bf28:	add	r3, pc, r3
   3bf2c:	push	{r4, r5, r6, r7, r8, lr}
   3bf30:	sub	sp, sp, #144	; 0x90
   3bf34:	ldr	r8, [r3, r2]
   3bf38:	mov	r7, #0
   3bf3c:	mov	r4, #1
   3bf40:	mov	r6, #268435456	; 0x10000000
   3bf44:	ldr	r3, [r8]
   3bf48:	str	r3, [sp, #140]	; 0x8c
   3bf4c:	b	3bf5c <sd_bus_creds_has_bounding_cap@@Base+0xe634>
   3bf50:	add	r4, r4, #1
   3bf54:	cmp	r4, #65	; 0x41
   3bf58:	beq	3bfbc <sd_bus_creds_has_bounding_cap@@Base+0xe694>
   3bf5c:	mov	r2, #140	; 0x8c
   3bf60:	mov	r0, sp
   3bf64:	mov	r1, #0
   3bf68:	bl	3434 <memset@plt>
   3bf6c:	cmp	r4, #9
   3bf70:	cmpne	r4, #19
   3bf74:	str	r6, [sp, #132]	; 0x84
   3bf78:	movne	r2, #0
   3bf7c:	moveq	r2, #1
   3bf80:	beq	3bf50 <sd_bus_creds_has_bounding_cap@@Base+0xe628>
   3bf84:	mov	r0, r4
   3bf88:	mov	r1, sp
   3bf8c:	bl	3200 <sigaction@plt>
   3bf90:	cmp	r0, #0
   3bf94:	bge	3bf50 <sd_bus_creds_has_bounding_cap@@Base+0xe628>
   3bf98:	bl	33f8 <__errno_location@plt>
   3bf9c:	ldr	r3, [r0]
   3bfa0:	cmp	r3, #22
   3bfa4:	beq	3bf50 <sd_bus_creds_has_bounding_cap@@Base+0xe628>
   3bfa8:	cmp	r7, #0
   3bfac:	add	r4, r4, #1
   3bfb0:	rsbeq	r7, r3, #0
   3bfb4:	cmp	r4, #65	; 0x41
   3bfb8:	bne	3bf5c <sd_bus_creds_has_bounding_cap@@Base+0xe634>
   3bfbc:	ldr	r2, [sp, #140]	; 0x8c
   3bfc0:	mov	r0, r7
   3bfc4:	ldr	r3, [r8]
   3bfc8:	cmp	r2, r3
   3bfcc:	bne	3bfd8 <sd_bus_creds_has_bounding_cap@@Base+0xe6b0>
   3bfd0:	add	sp, sp, #144	; 0x90
   3bfd4:	pop	{r4, r5, r6, r7, r8, pc}
   3bfd8:	bl	314c <__stack_chk_fail@plt>
   3bfdc:	ldrdeq	pc, [r2], -r0
   3bfe0:	andeq	r0, r0, r8, lsr #5
   3bfe4:	ldr	r3, [pc, #12]	; 3bff8 <sd_bus_creds_has_bounding_cap@@Base+0xe6d0>
   3bfe8:	and	r0, r0, #15
   3bfec:	add	r3, pc, r3
   3bff0:	ldrb	r0, [r3, r0]
   3bff4:	bx	lr
   3bff8:	andeq	r8, r1, r8, lsr #25
   3bffc:	sub	r3, r0, #48	; 0x30
   3c000:	uxtb	r2, r3
   3c004:	cmp	r2, #9
   3c008:	bls	3c034 <sd_bus_creds_has_bounding_cap@@Base+0xe70c>
   3c00c:	sub	r3, r0, #97	; 0x61
   3c010:	cmp	r3, #5
   3c014:	bls	3c02c <sd_bus_creds_has_bounding_cap@@Base+0xe704>
   3c018:	sub	r3, r0, #65	; 0x41
   3c01c:	cmp	r3, #5
   3c020:	subls	r0, r0, #55	; 0x37
   3c024:	mvnhi	r0, #21
   3c028:	bx	lr
   3c02c:	sub	r0, r0, #87	; 0x57
   3c030:	bx	lr
   3c034:	mov	r0, r3
   3c038:	bx	lr
   3c03c:	push	{r3, r4, r5, lr}
   3c040:	mov	r5, r0
   3c044:	lsl	r0, r1, #1
   3c048:	mov	r4, r1
   3c04c:	add	r0, r0, #1
   3c050:	bl	32d8 <malloc@plt>
   3c054:	cmp	r0, #0
   3c058:	popeq	{r3, r4, r5, pc}
   3c05c:	add	r1, r5, r4
   3c060:	cmp	r5, r1
   3c064:	bcs	3c0b4 <sd_bus_creds_has_bounding_cap@@Base+0xe78c>
   3c068:	ldr	ip, [pc, #76]	; 3c0bc <sd_bus_creds_has_bounding_cap@@Base+0xe794>
   3c06c:	mov	r2, r0
   3c070:	mov	r3, r5
   3c074:	add	ip, pc, ip
   3c078:	ldrb	r4, [r3]
   3c07c:	add	r2, r2, #2
   3c080:	ldrb	r4, [ip, r4, lsr #4]
   3c084:	strb	r4, [r2, #-2]
   3c088:	ldrb	r4, [r3], #1
   3c08c:	and	r4, r4, #15
   3c090:	cmp	r3, r1
   3c094:	ldrb	r4, [ip, r4]
   3c098:	strb	r4, [r2, #-1]
   3c09c:	bne	3c078 <sd_bus_creds_has_bounding_cap@@Base+0xe750>
   3c0a0:	rsb	r3, r5, r3
   3c0a4:	add	r3, r0, r3, lsl #1
   3c0a8:	mov	r2, #0
   3c0ac:	strb	r2, [r3]
   3c0b0:	pop	{r3, r4, r5, pc}
   3c0b4:	mov	r3, r0
   3c0b8:	b	3c0a8 <sd_bus_creds_has_bounding_cap@@Base+0xe780>
   3c0bc:	andeq	r8, r1, r0, lsr #24
   3c0c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c0c4:	subs	r9, r0, #0
   3c0c8:	mov	r6, r1
   3c0cc:	beq	3c16c <sd_bus_creds_has_bounding_cap@@Base+0xe844>
   3c0d0:	add	r0, r1, #1
   3c0d4:	lsr	r0, r0, #1
   3c0d8:	add	r0, r0, #1
   3c0dc:	bl	32d8 <malloc@plt>
   3c0e0:	subs	sl, r0, #0
   3c0e4:	beq	3c154 <sd_bus_creds_has_bounding_cap@@Base+0xe82c>
   3c0e8:	add	r6, r9, r6
   3c0ec:	cmp	r9, r6
   3c0f0:	bcs	3c15c <sd_bus_creds_has_bounding_cap@@Base+0xe834>
   3c0f4:	add	r4, r9, #1
   3c0f8:	mov	r5, r9
   3c0fc:	mov	r7, sl
   3c100:	ldrb	r0, [r4, #-1]
   3c104:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   3c108:	cmp	r4, r6
   3c10c:	mov	r8, r0
   3c110:	bcs	3c164 <sd_bus_creds_has_bounding_cap@@Base+0xe83c>
   3c114:	ldrb	r0, [r5, #1]
   3c118:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   3c11c:	uxtb	r0, r0
   3c120:	add	r5, r5, #2
   3c124:	uxtb	r8, r8
   3c128:	cmp	r5, r6
   3c12c:	add	r4, r4, #2
   3c130:	orr	r8, r0, r8, lsl #4
   3c134:	strb	r8, [r7], #1
   3c138:	bcc	3c100 <sd_bus_creds_has_bounding_cap@@Base+0xe7d8>
   3c13c:	mvn	r9, r9
   3c140:	add	r6, r9, r6
   3c144:	add	r6, sl, r6, lsr #1
   3c148:	add	r6, r6, #1
   3c14c:	mov	r3, #0
   3c150:	strb	r3, [r6]
   3c154:	mov	r0, sl
   3c158:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c15c:	mov	r6, sl
   3c160:	b	3c14c <sd_bus_creds_has_bounding_cap@@Base+0xe824>
   3c164:	mov	r0, #0
   3c168:	b	3c120 <sd_bus_creds_has_bounding_cap@@Base+0xe7f8>
   3c16c:	ldr	r0, [pc, #24]	; 3c18c <sd_bus_creds_has_bounding_cap@@Base+0xe864>
   3c170:	movw	r2, #1325	; 0x52d
   3c174:	ldr	r1, [pc, #20]	; 3c190 <sd_bus_creds_has_bounding_cap@@Base+0xe868>
   3c178:	ldr	r3, [pc, #20]	; 3c194 <sd_bus_creds_has_bounding_cap@@Base+0xe86c>
   3c17c:	add	r0, pc, r0
   3c180:	add	r1, pc, r1
   3c184:	add	r3, pc, r3
   3c188:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c18c:	andeq	r7, r1, r0, lsl #2
   3c190:			; <UNDEFINED> instruction: 0x000173b8
   3c194:	andeq	r8, r1, ip, lsr fp
   3c198:	sub	r0, r0, #48	; 0x30
   3c19c:	uxtb	r3, r0
   3c1a0:	cmp	r3, #9
   3c1a4:	mvnhi	r0, #21
   3c1a8:	bx	lr
   3c1ac:	push	{r4, r5, r6, lr}
   3c1b0:	subs	r5, r0, #0
   3c1b4:	beq	3c22c <sd_bus_creds_has_bounding_cap@@Base+0xe904>
   3c1b8:	bl	33a4 <strlen@plt>
   3c1bc:	lsl	r4, r0, #2
   3c1c0:	mvn	r0, #0
   3c1c4:	add	r4, r4, #1
   3c1c8:	mov	r1, r4
   3c1cc:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   3c1d0:	cmp	r0, #0
   3c1d4:	beq	3c224 <sd_bus_creds_has_bounding_cap@@Base+0xe8fc>
   3c1d8:	mov	r0, r4
   3c1dc:	bl	32d8 <malloc@plt>
   3c1e0:	subs	r6, r0, #0
   3c1e4:	beq	3c224 <sd_bus_creds_has_bounding_cap@@Base+0xe8fc>
   3c1e8:	ldrb	r3, [r5]
   3c1ec:	mov	r4, r6
   3c1f0:	cmp	r3, #0
   3c1f4:	beq	3c214 <sd_bus_creds_has_bounding_cap@@Base+0xe8ec>
   3c1f8:	mov	r0, r3
   3c1fc:	mov	r1, r4
   3c200:	bl	3a0f0 <sd_bus_creds_has_bounding_cap@@Base+0xc7c8>
   3c204:	ldrb	r3, [r5, #1]!
   3c208:	cmp	r3, #0
   3c20c:	add	r4, r4, r0
   3c210:	bne	3c1f8 <sd_bus_creds_has_bounding_cap@@Base+0xe8d0>
   3c214:	mov	r3, #0
   3c218:	mov	r0, r6
   3c21c:	strb	r3, [r4]
   3c220:	pop	{r4, r5, r6, pc}
   3c224:	mov	r0, #0
   3c228:	pop	{r4, r5, r6, pc}
   3c22c:	ldr	r0, [pc, #24]	; 3c24c <sd_bus_creds_has_bounding_cap@@Base+0xe924>
   3c230:	movw	r2, #1375	; 0x55f
   3c234:	ldr	r1, [pc, #20]	; 3c250 <sd_bus_creds_has_bounding_cap@@Base+0xe928>
   3c238:	ldr	r3, [pc, #20]	; 3c254 <sd_bus_creds_has_bounding_cap@@Base+0xe92c>
   3c23c:	add	r0, pc, r0
   3c240:	add	r1, pc, r1
   3c244:	add	r3, pc, r3
   3c248:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c24c:	muleq	r1, r4, ip
   3c250:	strdeq	r7, [r1], -r8
   3c254:			; <UNDEFINED> instruction: 0x000172b0
   3c258:	push	{r4, lr}
   3c25c:	subs	r4, r0, #0
   3c260:	beq	3c28c <sd_bus_creds_has_bounding_cap@@Base+0xe964>
   3c264:	ldr	r1, [pc, #64]	; 3c2ac <sd_bus_creds_has_bounding_cap@@Base+0xe984>
   3c268:	add	r1, pc, r1
   3c26c:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   3c270:	cmp	r0, #0
   3c274:	beq	3c280 <sd_bus_creds_has_bounding_cap@@Base+0xe958>
   3c278:	mov	r0, #1
   3c27c:	pop	{r4, pc}
   3c280:	mov	r0, r4
   3c284:	pop	{r4, lr}
   3c288:	b	3a710 <sd_bus_creds_has_bounding_cap@@Base+0xcde8>
   3c28c:	ldr	r0, [pc, #28]	; 3c2b0 <sd_bus_creds_has_bounding_cap@@Base+0xe988>
   3c290:	movw	r2, #1800	; 0x708
   3c294:	ldr	r1, [pc, #24]	; 3c2b4 <sd_bus_creds_has_bounding_cap@@Base+0xe98c>
   3c298:	ldr	r3, [pc, #24]	; 3c2b8 <sd_bus_creds_has_bounding_cap@@Base+0xe990>
   3c29c:	add	r0, pc, r0
   3c2a0:	add	r1, pc, r1
   3c2a4:	add	r3, pc, r3
   3c2a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c2ac:	andeq	r7, r1, ip, lsr r5
   3c2b0:	andeq	r7, r1, ip, asr #5
   3c2b4:	muleq	r1, r8, r2
   3c2b8:	andeq	r8, r1, r8, ror #20
   3c2bc:	push	{r3, r4, r5, lr}
   3c2c0:	subs	r5, r0, #0
   3c2c4:	mov	r4, r1
   3c2c8:	blt	3c320 <sd_bus_creds_has_bounding_cap@@Base+0xe9f8>
   3c2cc:	mov	r1, #3
   3c2d0:	mov	r2, #0
   3c2d4:	bl	33e0 <fcntl@plt>
   3c2d8:	cmp	r0, #0
   3c2dc:	blt	3c310 <sd_bus_creds_has_bounding_cap@@Base+0xe9e8>
   3c2e0:	cmp	r4, #0
   3c2e4:	orrne	r2, r0, #2048	; 0x800
   3c2e8:	biceq	r2, r0, #2048	; 0x800
   3c2ec:	cmp	r2, r0
   3c2f0:	beq	3c308 <sd_bus_creds_has_bounding_cap@@Base+0xe9e0>
   3c2f4:	mov	r0, r5
   3c2f8:	mov	r1, #4
   3c2fc:	bl	33e0 <fcntl@plt>
   3c300:	cmp	r0, #0
   3c304:	blt	3c310 <sd_bus_creds_has_bounding_cap@@Base+0xe9e8>
   3c308:	mov	r0, #0
   3c30c:	pop	{r3, r4, r5, pc}
   3c310:	bl	33f8 <__errno_location@plt>
   3c314:	ldr	r0, [r0]
   3c318:	rsb	r0, r0, #0
   3c31c:	pop	{r3, r4, r5, pc}
   3c320:	ldr	r0, [pc, #24]	; 3c340 <sd_bus_creds_has_bounding_cap@@Base+0xea18>
   3c324:	movw	r2, #1811	; 0x713
   3c328:	ldr	r1, [pc, #20]	; 3c344 <sd_bus_creds_has_bounding_cap@@Base+0xea1c>
   3c32c:	ldr	r3, [pc, #20]	; 3c348 <sd_bus_creds_has_bounding_cap@@Base+0xea20>
   3c330:	add	r0, pc, r0
   3c334:	add	r1, pc, r1
   3c338:	add	r3, pc, r3
   3c33c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c340:	andeq	r5, r1, r8, lsr #26
   3c344:	andeq	r7, r1, r4, lsl #4
   3c348:	muleq	r1, r0, r1
   3c34c:	push	{r3, r4, r5, lr}
   3c350:	subs	r5, r0, #0
   3c354:	mov	r4, r1
   3c358:	blt	3c3b0 <sd_bus_creds_has_bounding_cap@@Base+0xea88>
   3c35c:	mov	r1, #1
   3c360:	mov	r2, #0
   3c364:	bl	33e0 <fcntl@plt>
   3c368:	cmp	r0, #0
   3c36c:	blt	3c3a0 <sd_bus_creds_has_bounding_cap@@Base+0xea78>
   3c370:	cmp	r4, #0
   3c374:	orrne	r2, r0, #1
   3c378:	biceq	r2, r0, #1
   3c37c:	cmp	r2, r0
   3c380:	beq	3c398 <sd_bus_creds_has_bounding_cap@@Base+0xea70>
   3c384:	mov	r0, r5
   3c388:	mov	r1, #2
   3c38c:	bl	33e0 <fcntl@plt>
   3c390:	cmp	r0, #0
   3c394:	blt	3c3a0 <sd_bus_creds_has_bounding_cap@@Base+0xea78>
   3c398:	mov	r0, #0
   3c39c:	pop	{r3, r4, r5, pc}
   3c3a0:	bl	33f8 <__errno_location@plt>
   3c3a4:	ldr	r0, [r0]
   3c3a8:	rsb	r0, r0, #0
   3c3ac:	pop	{r3, r4, r5, pc}
   3c3b0:	ldr	r0, [pc, #24]	; 3c3d0 <sd_bus_creds_has_bounding_cap@@Base+0xeaa8>
   3c3b4:	movw	r2, #1834	; 0x72a
   3c3b8:	ldr	r1, [pc, #20]	; 3c3d4 <sd_bus_creds_has_bounding_cap@@Base+0xeaac>
   3c3bc:	ldr	r3, [pc, #20]	; 3c3d8 <sd_bus_creds_has_bounding_cap@@Base+0xeab0>
   3c3c0:	add	r0, pc, r0
   3c3c4:	add	r1, pc, r1
   3c3c8:	add	r3, pc, r3
   3c3cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c3d0:	muleq	r1, r8, ip
   3c3d4:	andeq	r7, r1, r4, ror r1
   3c3d8:	andeq	r8, r1, r4, lsl #14
   3c3dc:	ldr	r3, [pc, #516]	; 3c5e8 <sd_bus_creds_has_bounding_cap@@Base+0xecc0>
   3c3e0:	ldr	r2, [pc, #516]	; 3c5ec <sd_bus_creds_has_bounding_cap@@Base+0xecc4>
   3c3e4:	add	r3, pc, r3
   3c3e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c3ec:	mov	r9, r1
   3c3f0:	ldr	sl, [r3, r2]
   3c3f4:	adds	r1, r1, #0
   3c3f8:	sub	sp, sp, #28
   3c3fc:	mov	r8, r0
   3c400:	movne	r1, #1
   3c404:	cmp	r0, #0
   3c408:	ldr	r3, [sl]
   3c40c:	movne	r1, #0
   3c410:	cmp	r1, #0
   3c414:	str	r3, [sp, #20]
   3c418:	bne	3c5c4 <sd_bus_creds_has_bounding_cap@@Base+0xec9c>
   3c41c:	ldr	r0, [pc, #460]	; 3c5f0 <sd_bus_creds_has_bounding_cap@@Base+0xecc8>
   3c420:	add	r0, pc, r0
   3c424:	bl	3290 <opendir@plt>
   3c428:	subs	r5, r0, #0
   3c42c:	beq	3c4fc <sd_bus_creds_has_bounding_cap@@Base+0xebd4>
   3c430:	mov	fp, #0
   3c434:	mvn	r6, #0
   3c438:	mov	r0, r5
   3c43c:	bl	35cc <readdir64@plt>
   3c440:	cmp	r0, #0
   3c444:	beq	3c4d8 <sd_bus_creds_has_bounding_cap@@Base+0xebb0>
   3c448:	add	r4, r0, #19
   3c44c:	str	r6, [sp]
   3c450:	mov	r0, r4
   3c454:	bl	3c258 <sd_bus_creds_has_bounding_cap@@Base+0xe930>
   3c458:	cmp	r0, #0
   3c45c:	bne	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c460:	mov	r0, r4
   3c464:	mov	r1, sp
   3c468:	bl	3ae9c <sd_bus_creds_has_bounding_cap@@Base+0xd574>
   3c46c:	cmp	r0, #0
   3c470:	blt	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c474:	ldr	r3, [sp]
   3c478:	cmp	r3, #2
   3c47c:	ble	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c480:	mov	r0, r5
   3c484:	bl	35e4 <dirfd@plt>
   3c488:	ldr	r4, [sp]
   3c48c:	cmp	r0, r4
   3c490:	beq	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c494:	mov	r0, r4
   3c498:	mov	r1, r8
   3c49c:	mov	r2, r9
   3c4a0:	bl	3a458 <sd_bus_creds_has_bounding_cap@@Base+0xcb30>
   3c4a4:	cmp	r0, #0
   3c4a8:	bne	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c4ac:	mov	r0, r4
   3c4b0:	bl	3a8e4 <sd_bus_creds_has_bounding_cap@@Base+0xcfbc>
   3c4b4:	cmp	r0, #0
   3c4b8:	bge	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c4bc:	bl	33f8 <__errno_location@plt>
   3c4c0:	ldr	r3, [r0]
   3c4c4:	cmp	r3, #9
   3c4c8:	beq	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c4cc:	cmp	fp, #0
   3c4d0:	rsbeq	fp, r3, #0
   3c4d4:	b	3c438 <sd_bus_creds_has_bounding_cap@@Base+0xeb10>
   3c4d8:	mov	r0, r5
   3c4dc:	bl	36f8 <closedir@plt>
   3c4e0:	ldr	r2, [sp, #20]
   3c4e4:	mov	r0, fp
   3c4e8:	ldr	r3, [sl]
   3c4ec:	cmp	r2, r3
   3c4f0:	bne	3c5c0 <sd_bus_creds_has_bounding_cap@@Base+0xec98>
   3c4f4:	add	sp, sp, #28
   3c4f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c4fc:	mov	r0, #7
   3c500:	mov	r1, sp
   3c504:	bl	3170 <getrlimit64@plt>
   3c508:	cmp	r0, #0
   3c50c:	blt	3c584 <sd_bus_creds_has_bounding_cap@@Base+0xec5c>
   3c510:	ldr	r6, [sp, #8]
   3c514:	mov	fp, r5
   3c518:	cmp	r6, #3
   3c51c:	movgt	r4, #3
   3c520:	bgt	3c534 <sd_bus_creds_has_bounding_cap@@Base+0xec0c>
   3c524:	b	3c4e0 <sd_bus_creds_has_bounding_cap@@Base+0xebb8>
   3c528:	add	r4, r4, #1
   3c52c:	cmp	r6, r4
   3c530:	ble	3c4e0 <sd_bus_creds_has_bounding_cap@@Base+0xebb8>
   3c534:	mov	r0, r4
   3c538:	mov	r1, r8
   3c53c:	mov	r2, r9
   3c540:	bl	3a458 <sd_bus_creds_has_bounding_cap@@Base+0xcb30>
   3c544:	cmp	r0, #0
   3c548:	bne	3c528 <sd_bus_creds_has_bounding_cap@@Base+0xec00>
   3c54c:	mov	r0, r4
   3c550:	bl	3a8e4 <sd_bus_creds_has_bounding_cap@@Base+0xcfbc>
   3c554:	cmp	r0, #0
   3c558:	blt	3c564 <sd_bus_creds_has_bounding_cap@@Base+0xec3c>
   3c55c:	ldr	r6, [sp, #8]
   3c560:	b	3c528 <sd_bus_creds_has_bounding_cap@@Base+0xec00>
   3c564:	bl	33f8 <__errno_location@plt>
   3c568:	ldr	r3, [r0]
   3c56c:	cmp	r3, #9
   3c570:	beq	3c55c <sd_bus_creds_has_bounding_cap@@Base+0xec34>
   3c574:	cmp	fp, #0
   3c578:	ldr	r6, [sp, #8]
   3c57c:	rsbeq	fp, r3, #0
   3c580:	b	3c528 <sd_bus_creds_has_bounding_cap@@Base+0xec00>
   3c584:	ldr	r0, [pc, #104]	; 3c5f4 <sd_bus_creds_has_bounding_cap@@Base+0xeccc>
   3c588:	movw	r2, #1882	; 0x75a
   3c58c:	ldr	r1, [pc, #100]	; 3c5f8 <sd_bus_creds_has_bounding_cap@@Base+0xecd0>
   3c590:	ldr	r3, [pc, #100]	; 3c5fc <sd_bus_creds_has_bounding_cap@@Base+0xecd4>
   3c594:	add	r0, pc, r0
   3c598:	add	r1, pc, r1
   3c59c:	add	r3, pc, r3
   3c5a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c5a4:	mov	r4, r0
   3c5a8:	mov	r0, r4
   3c5ac:	bl	36a4 <_Unwind_Resume@plt>
   3c5b0:	mov	r4, r0
   3c5b4:	mov	r0, r5
   3c5b8:	bl	36f8 <closedir@plt>
   3c5bc:	b	3c5a8 <sd_bus_creds_has_bounding_cap@@Base+0xec80>
   3c5c0:	bl	314c <__stack_chk_fail@plt>
   3c5c4:	ldr	r0, [pc, #52]	; 3c600 <sd_bus_creds_has_bounding_cap@@Base+0xecd8>
   3c5c8:	movw	r2, #1871	; 0x74f
   3c5cc:	ldr	r1, [pc, #48]	; 3c604 <sd_bus_creds_has_bounding_cap@@Base+0xecdc>
   3c5d0:	ldr	r3, [pc, #48]	; 3c608 <sd_bus_creds_has_bounding_cap@@Base+0xece0>
   3c5d4:	add	r0, pc, r0
   3c5d8:	add	r1, pc, r1
   3c5dc:	add	r3, pc, r3
   3c5e0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c5e4:	b	3c5a4 <sd_bus_creds_has_bounding_cap@@Base+0xec7c>
   3c5e8:	andeq	pc, r2, r4, lsl r9	; <UNPREDICTABLE>
   3c5ec:	andeq	r0, r0, r8, lsr #5
   3c5f0:	andeq	r7, r1, r0, lsr #7
   3c5f4:	andeq	r7, r1, ip, lsr r2
   3c5f8:	andeq	r6, r1, r0, lsr #31
   3c5fc:	andeq	r8, r1, r0, lsl r6
   3c600:	ldrdeq	r7, [r1], -r4
   3c604:	andeq	r6, r1, r0, ror #30
   3c608:	ldrdeq	r8, [r1], -r0
   3c60c:	tst	r1, #64	; 0x40
   3c610:	push	{r3, r4, r5, r6, r7, lr}
   3c614:	mov	r5, r1
   3c618:	mov	r7, r0
   3c61c:	moveq	r4, #21
   3c620:	beq	3c630 <sd_bus_creds_has_bounding_cap@@Base+0xed08>
   3c624:	b	3c6b0 <sd_bus_creds_has_bounding_cap@@Base+0xed88>
   3c628:	movw	r0, #50000	; 0xc350
   3c62c:	bl	3254 <usleep@plt>
   3c630:	mov	r0, r7
   3c634:	mov	r1, r5
   3c638:	mov	r2, #0
   3c63c:	bl	329c <open64@plt>
   3c640:	subs	r6, r0, #0
   3c644:	bge	3c66c <sd_bus_creds_has_bounding_cap@@Base+0xed44>
   3c648:	bl	33f8 <__errno_location@plt>
   3c64c:	ldr	r3, [r0]
   3c650:	cmp	r3, #5
   3c654:	bne	3c68c <sd_bus_creds_has_bounding_cap@@Base+0xed64>
   3c658:	subs	r4, r4, #1
   3c65c:	bne	3c628 <sd_bus_creds_has_bounding_cap@@Base+0xed00>
   3c660:	mvn	r6, #4
   3c664:	mov	r0, r6
   3c668:	pop	{r3, r4, r5, r6, r7, pc}
   3c66c:	bl	3698 <isatty@plt>
   3c670:	cmp	r0, #0
   3c674:	blt	3c698 <sd_bus_creds_has_bounding_cap@@Base+0xed70>
   3c678:	bne	3c664 <sd_bus_creds_has_bounding_cap@@Base+0xed3c>
   3c67c:	mov	r0, r6
   3c680:	mvn	r6, #24
   3c684:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3c688:	b	3c664 <sd_bus_creds_has_bounding_cap@@Base+0xed3c>
   3c68c:	rsb	r6, r3, #0
   3c690:	mov	r0, r6
   3c694:	pop	{r3, r4, r5, r6, r7, pc}
   3c698:	mov	r0, r6
   3c69c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3c6a0:	bl	33f8 <__errno_location@plt>
   3c6a4:	ldr	r6, [r0]
   3c6a8:	rsb	r6, r6, #0
   3c6ac:	b	3c664 <sd_bus_creds_has_bounding_cap@@Base+0xed3c>
   3c6b0:	ldr	r0, [pc, #24]	; 3c6d0 <sd_bus_creds_has_bounding_cap@@Base+0xeda8>
   3c6b4:	movw	r2, #2231	; 0x8b7
   3c6b8:	ldr	r1, [pc, #20]	; 3c6d4 <sd_bus_creds_has_bounding_cap@@Base+0xedac>
   3c6bc:	ldr	r3, [pc, #20]	; 3c6d8 <sd_bus_creds_has_bounding_cap@@Base+0xedb0>
   3c6c0:	add	r0, pc, r0
   3c6c4:	add	r1, pc, r1
   3c6c8:	add	r3, pc, r3
   3c6cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c6d0:	andeq	r7, r1, r4, lsr r1
   3c6d4:	andeq	r6, r1, r4, ror lr
   3c6d8:	andeq	r6, r1, r0, asr #27
   3c6dc:	push	{r4, lr}
   3c6e0:	subs	r4, r0, #0
   3c6e4:	beq	3c71c <sd_bus_creds_has_bounding_cap@@Base+0xedf4>
   3c6e8:	ldm	r4, {r0, r3}
   3c6ec:	cmp	r0, r3
   3c6f0:	beq	3c70c <sd_bus_creds_has_bounding_cap@@Base+0xede4>
   3c6f4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3c6f8:	str	r0, [r4]
   3c6fc:	ldr	r0, [r4, #4]
   3c700:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3c704:	str	r0, [r4, #4]
   3c708:	pop	{r4, pc}
   3c70c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3c710:	str	r0, [r4, #4]
   3c714:	str	r0, [r4]
   3c718:	pop	{r4, pc}
   3c71c:	ldr	r0, [pc, #24]	; 3c73c <sd_bus_creds_has_bounding_cap@@Base+0xee14>
   3c720:	movw	r2, #2549	; 0x9f5
   3c724:	ldr	r1, [pc, #20]	; 3c740 <sd_bus_creds_has_bounding_cap@@Base+0xee18>
   3c728:	ldr	r3, [pc, #20]	; 3c744 <sd_bus_creds_has_bounding_cap@@Base+0xee1c>
   3c72c:	add	r0, pc, r0
   3c730:	add	r1, pc, r1
   3c734:	add	r3, pc, r3
   3c738:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3c73c:	andeq	r6, r1, r0, asr fp
   3c740:	andeq	r6, r1, r8, lsl #28
   3c744:	andeq	r8, r1, r0, ror r5
   3c748:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c74c:	vpush	{d8-d9}
   3c750:	sub	sp, sp, #60	; 0x3c
   3c754:	ldr	r1, [pc, #868]	; 3cac0 <sd_bus_creds_has_bounding_cap@@Base+0xf198>
   3c758:	subs	r9, r0, #0
   3c75c:	ldr	r4, [sp, #112]	; 0x70
   3c760:	ldr	r0, [pc, #860]	; 3cac4 <sd_bus_creds_has_bounding_cap@@Base+0xf19c>
   3c764:	add	r1, pc, r1
   3c768:	str	r4, [sp, #32]
   3c76c:	ldr	r0, [r1, r0]
   3c770:	ldr	r1, [r0]
   3c774:	str	r0, [sp, #28]
   3c778:	str	r1, [sp, #52]	; 0x34
   3c77c:	beq	3ca48 <sd_bus_creds_has_bounding_cap@@Base+0xf120>
   3c780:	cmp	r3, #0
   3c784:	cmpeq	r2, #1024	; 0x400
   3c788:	moveq	r1, #0
   3c78c:	movne	r1, #1
   3c790:	cmp	r3, #0
   3c794:	cmpeq	r2, #1000	; 0x3e8
   3c798:	moveq	r1, #0
   3c79c:	andne	r1, r1, #1
   3c7a0:	cmp	r1, #0
   3c7a4:	bne	3ca8c <sd_bus_creds_has_bounding_cap@@Base+0xf164>
   3c7a8:	ldr	r5, [sp, #32]
   3c7ac:	cmp	r5, #0
   3c7b0:	beq	3ca68 <sd_bus_creds_has_bounding_cap@@Base+0xf140>
   3c7b4:	cmp	r3, #0
   3c7b8:	cmpeq	r2, #1000	; 0x3e8
   3c7bc:	beq	3ca28 <sd_bus_creds_has_bounding_cap@@Base+0xf100>
   3c7c0:	ldr	r4, [pc, #768]	; 3cac8 <sd_bus_creds_has_bounding_cap@@Base+0xf1a0>
   3c7c4:	add	r4, pc, r4
   3c7c8:	str	r4, [sp, #24]
   3c7cc:	ldr	r5, [pc, #760]	; 3cacc <sd_bus_creds_has_bounding_cap@@Base+0xf1a4>
   3c7d0:	add	ip, sp, #48	; 0x30
   3c7d4:	mov	r4, #0
   3c7d8:	str	ip, [sp, #36]	; 0x24
   3c7dc:	add	r5, pc, r5
   3c7e0:	str	r5, [sp, #20]
   3c7e4:	mov	r5, #0
   3c7e8:	strd	r4, [sp, #8]
   3c7ec:	add	r5, sp, #44	; 0x2c
   3c7f0:	str	r5, [sp, #16]
   3c7f4:	bl	33f8 <__errno_location@plt>
   3c7f8:	mov	r8, #0
   3c7fc:	vldr	d9, [pc, #684]	; 3cab0 <sd_bus_creds_has_bounding_cap@@Base+0xf188>
   3c800:	mov	fp, r0
   3c804:	mov	r0, #0
   3c808:	add	r1, sp, #44	; 0x2c
   3c80c:	str	r0, [fp]
   3c810:	mov	r2, #10
   3c814:	mov	r0, r9
   3c818:	bl	3248 <strtoll@plt>
   3c81c:	ldr	sl, [fp]
   3c820:	cmp	sl, #0
   3c824:	strd	r0, [sp]
   3c828:	bgt	3ca38 <sd_bus_creds_has_bounding_cap@@Base+0xf110>
   3c82c:	ldrd	r4, [sp]
   3c830:	cmp	r4, #0
   3c834:	sbcs	r5, r5, #0
   3c838:	blt	3ca20 <sd_bus_creds_has_bounding_cap@@Base+0xf0f8>
   3c83c:	ldr	r4, [sp, #44]	; 0x2c
   3c840:	cmp	r4, r9
   3c844:	beq	3c98c <sd_bus_creds_has_bounding_cap@@Base+0xf064>
   3c848:	ldrb	r3, [r4]
   3c84c:	cmp	r3, #46	; 0x2e
   3c850:	beq	3c9b4 <sd_bus_creds_has_bounding_cap@@Base+0xf08c>
   3c854:	vldr	d8, [pc, #604]	; 3cab8 <sd_bus_creds_has_bounding_cap@@Base+0xf190>
   3c858:	mov	r0, r4
   3c85c:	ldr	r1, [sp, #20]
   3c860:	bl	3710 <strspn@plt>
   3c864:	cmp	r8, #8
   3c868:	add	r4, r4, r0
   3c86c:	str	r4, [sp, #44]	; 0x2c
   3c870:	beq	3c98c <sd_bus_creds_has_bounding_cap@@Base+0xf064>
   3c874:	ldr	ip, [sp, #24]
   3c878:	add	r5, ip, r8, lsl #4
   3c87c:	b	3c890 <sd_bus_creds_has_bounding_cap@@Base+0xef68>
   3c880:	add	r8, r8, #1
   3c884:	add	r5, r5, #16
   3c888:	cmp	r8, #8
   3c88c:	beq	3c98c <sd_bus_creds_has_bounding_cap@@Base+0xf064>
   3c890:	ldr	r6, [r5]
   3c894:	mov	r0, r6
   3c898:	bl	33a4 <strlen@plt>
   3c89c:	mov	r1, r6
   3c8a0:	mov	r9, r0
   3c8a4:	mov	r0, r4
   3c8a8:	mov	r2, r9
   3c8ac:	bl	36bc <strncmp@plt>
   3c8b0:	cmp	r0, #0
   3c8b4:	bne	3c880 <sd_bus_creds_has_bounding_cap@@Base+0xef58>
   3c8b8:	adds	r9, r4, r9
   3c8bc:	beq	3c880 <sd_bus_creds_has_bounding_cap@@Base+0xef58>
   3c8c0:	vcmpe.f64	d8, #0.0
   3c8c4:	ldr	r4, [r5, #8]
   3c8c8:	ldr	r5, [r5, #12]
   3c8cc:	mov	sl, r0
   3c8d0:	ldrd	r6, [sp]
   3c8d4:	mvn	r0, #0
   3c8d8:	mvn	r1, #0
   3c8dc:	mov	r2, r4
   3c8e0:	vmrs	APSR_nzcv, fpscr
   3c8e4:	mov	r3, r5
   3c8e8:	movle	ip, #0
   3c8ec:	movgt	ip, #1
   3c8f0:	adds	r6, r6, ip
   3c8f4:	adc	r7, r7, #0
   3c8f8:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3c8fc:	cmp	r7, r1
   3c900:	cmpeq	r6, r0
   3c904:	bhi	3ca20 <sd_bus_creds_has_bounding_cap@@Base+0xf0f8>
   3c908:	mov	r0, r4
   3c90c:	mov	r1, r5
   3c910:	bl	485a8 <sd_bus_creds_has_bounding_cap@@Base+0x1ac80>
   3c914:	vmov	d7, r0, r1
   3c918:	vmul.f64	d7, d8, d7
   3c91c:	vmov	r0, r1, d7
   3c920:	bl	486b0 <sd_bus_creds_has_bounding_cap@@Base+0x1ad88>
   3c924:	ldr	r2, [sp]
   3c928:	ldrd	r6, [sp, #8]
   3c92c:	mul	r3, r2, r5
   3c930:	ldr	r5, [sp, #4]
   3c934:	mvn	r6, r6
   3c938:	mvn	r7, r7
   3c93c:	mla	r3, r4, r5, r3
   3c940:	umull	r4, r5, r2, r4
   3c944:	add	r5, r3, r5
   3c948:	adds	r0, r0, r4
   3c94c:	adc	r1, r1, r5
   3c950:	cmp	r1, r7
   3c954:	cmpeq	r0, r6
   3c958:	bhi	3ca20 <sd_bus_creds_has_bounding_cap@@Base+0xf0f8>
   3c95c:	ldrd	r4, [sp, #8]
   3c960:	add	r8, r8, #1
   3c964:	ldrb	r3, [r9]
   3c968:	adds	r4, r4, r0
   3c96c:	adc	r5, r5, r1
   3c970:	cmp	r3, #0
   3c974:	strd	r4, [sp, #8]
   3c978:	bne	3c804 <sd_bus_creds_has_bounding_cap@@Base+0xeedc>
   3c97c:	ldrd	r4, [sp, #8]
   3c980:	ldr	ip, [sp, #32]
   3c984:	strd	r4, [ip]
   3c988:	b	3c990 <sd_bus_creds_has_bounding_cap@@Base+0xf068>
   3c98c:	mvn	sl, #21
   3c990:	ldr	r4, [sp, #28]
   3c994:	mov	r0, sl
   3c998:	ldr	r2, [sp, #52]	; 0x34
   3c99c:	ldr	r3, [r4]
   3c9a0:	cmp	r2, r3
   3c9a4:	bne	3ca88 <sd_bus_creds_has_bounding_cap@@Base+0xf160>
   3c9a8:	add	sp, sp, #60	; 0x3c
   3c9ac:	vpop	{d8-d9}
   3c9b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c9b4:	add	r0, r4, #1
   3c9b8:	str	r0, [sp, #44]	; 0x2c
   3c9bc:	ldrb	r3, [r4, #1]
   3c9c0:	sub	r3, r3, #48	; 0x30
   3c9c4:	cmp	r3, #9
   3c9c8:	movhi	r4, r0
   3c9cc:	bhi	3c854 <sd_bus_creds_has_bounding_cap@@Base+0xef2c>
   3c9d0:	add	r1, sp, #48	; 0x30
   3c9d4:	mov	r2, #10
   3c9d8:	bl	3464 <strtoull@plt>
   3c9dc:	ldr	r3, [fp]
   3c9e0:	cmp	r3, #34	; 0x22
   3c9e4:	beq	3ca20 <sd_bus_creds_has_bounding_cap@@Base+0xf0f8>
   3c9e8:	bl	485a8 <sd_bus_creds_has_bounding_cap@@Base+0x1ac80>
   3c9ec:	ldr	r2, [sp, #44]	; 0x2c
   3c9f0:	ldr	r4, [sp, #48]	; 0x30
   3c9f4:	cmp	r4, r2
   3c9f8:	vmov	d8, r0, r1
   3c9fc:	bls	3ca40 <sd_bus_creds_has_bounding_cap@@Base+0xf118>
   3ca00:	rsb	r2, r2, r4
   3ca04:	mov	r3, #0
   3ca08:	add	r3, r3, #1
   3ca0c:	vmul.f64	d8, d8, d9
   3ca10:	cmp	r3, r2
   3ca14:	bne	3ca08 <sd_bus_creds_has_bounding_cap@@Base+0xf0e0>
   3ca18:	str	r4, [sp, #44]	; 0x2c
   3ca1c:	b	3c858 <sd_bus_creds_has_bounding_cap@@Base+0xef30>
   3ca20:	mvn	sl, #33	; 0x21
   3ca24:	b	3c990 <sd_bus_creds_has_bounding_cap@@Base+0xf068>
   3ca28:	ldr	ip, [pc, #160]	; 3cad0 <sd_bus_creds_has_bounding_cap@@Base+0xf1a8>
   3ca2c:	add	ip, pc, ip
   3ca30:	str	ip, [sp, #24]
   3ca34:	b	3c7cc <sd_bus_creds_has_bounding_cap@@Base+0xeea4>
   3ca38:	rsb	sl, sl, #0
   3ca3c:	b	3c990 <sd_bus_creds_has_bounding_cap@@Base+0xf068>
   3ca40:	mov	r4, r2
   3ca44:	b	3c858 <sd_bus_creds_has_bounding_cap@@Base+0xef30>
   3ca48:	ldr	r0, [pc, #132]	; 3cad4 <sd_bus_creds_has_bounding_cap@@Base+0xf1ac>
   3ca4c:	movw	r2, #2687	; 0xa7f
   3ca50:	ldr	r1, [pc, #128]	; 3cad8 <sd_bus_creds_has_bounding_cap@@Base+0xf1b0>
   3ca54:	ldr	r3, [pc, #128]	; 3cadc <sd_bus_creds_has_bounding_cap@@Base+0xf1b4>
   3ca58:	add	r0, pc, r0
   3ca5c:	add	r1, pc, r1
   3ca60:	add	r3, pc, r3
   3ca64:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ca68:	ldr	r0, [pc, #112]	; 3cae0 <sd_bus_creds_has_bounding_cap@@Base+0xf1b8>
   3ca6c:	movw	r2, #2689	; 0xa81
   3ca70:	ldr	r1, [pc, #108]	; 3cae4 <sd_bus_creds_has_bounding_cap@@Base+0xf1bc>
   3ca74:	ldr	r3, [pc, #108]	; 3cae8 <sd_bus_creds_has_bounding_cap@@Base+0xf1c0>
   3ca78:	add	r0, pc, r0
   3ca7c:	add	r1, pc, r1
   3ca80:	add	r3, pc, r3
   3ca84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ca88:	bl	314c <__stack_chk_fail@plt>
   3ca8c:	ldr	r0, [pc, #88]	; 3caec <sd_bus_creds_has_bounding_cap@@Base+0xf1c4>
   3ca90:	mov	r2, #2688	; 0xa80
   3ca94:	ldr	r1, [pc, #84]	; 3caf0 <sd_bus_creds_has_bounding_cap@@Base+0xf1c8>
   3ca98:	ldr	r3, [pc, #84]	; 3caf4 <sd_bus_creds_has_bounding_cap@@Base+0xf1cc>
   3ca9c:	add	r0, pc, r0
   3caa0:	add	r1, pc, r1
   3caa4:	add	r3, pc, r3
   3caa8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3caac:	nop	{0}
   3cab0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   3cab4:	svccc	0x00b99999
	...
   3cac0:	muleq	r2, r4, r5
   3cac4:	andeq	r0, r0, r8, lsr #5
   3cac8:	andeq	lr, r2, r4, ror r3
   3cacc:	andeq	lr, r0, r8, lsr #5
   3cad0:	andeq	lr, r2, ip, lsl #3
   3cad4:	andeq	r6, r1, r4, asr ip
   3cad8:	ldrdeq	r6, [r1], -ip
   3cadc:	andeq	r8, r1, r4, lsl #2
   3cae0:	andeq	sp, r0, r8, lsr #25
   3cae4:			; <UNDEFINED> instruction: 0x00016abc
   3cae8:	andeq	r8, r1, r4, ror #1
   3caec:	ldrdeq	r6, [r1], -r4
   3caf0:	muleq	r1, r8, sl
   3caf4:	andeq	r8, r1, r0, asr #1
   3caf8:	push	{r3, r4, r5, lr}
   3cafc:	ldr	r3, [pc, #84]	; 3cb58 <sd_bus_creds_has_bounding_cap@@Base+0xf230>
   3cb00:	add	r3, pc, r3
   3cb04:	ldrb	r3, [r3]
   3cb08:	cmp	r3, #0
   3cb0c:	popne	{r3, r4, r5, pc}
   3cb10:	mov	r0, #25
   3cb14:	bl	34e8 <getauxval@plt>
   3cb18:	cmp	r0, #0
   3cb1c:	ldrne	r5, [r0]
   3cb20:	moveq	r5, r0
   3cb24:	mov	r0, #0
   3cb28:	bl	3fb34 <sd_bus_creds_has_bounding_cap@@Base+0x1220c>
   3cb2c:	mov	r4, r0
   3cb30:	mov	r0, #224	; 0xe0
   3cb34:	bl	3380 <syscall@plt>
   3cb38:	eor	r0, r0, r4
   3cb3c:	eor	r0, r0, r5
   3cb40:	bl	33bc <srand@plt>
   3cb44:	ldr	r3, [pc, #16]	; 3cb5c <sd_bus_creds_has_bounding_cap@@Base+0xf234>
   3cb48:	mov	r2, #1
   3cb4c:	add	r3, pc, r3
   3cb50:	strb	r2, [r3]
   3cb54:	pop	{r3, r4, r5, pc}
   3cb58:	andeq	pc, r2, ip, lsr #14
   3cb5c:	andeq	pc, r2, r0, ror #13
   3cb60:	ldr	r3, [pc, #368]	; 3ccd8 <sd_bus_creds_has_bounding_cap@@Base+0xf3b0>
   3cb64:	cmp	r0, #0
   3cb68:	push	{r4, r5, r6, fp, lr}
   3cb6c:	add	fp, sp, #16
   3cb70:	ldr	r2, [pc, #356]	; 3ccdc <sd_bus_creds_has_bounding_cap@@Base+0xf3b4>
   3cb74:	sub	sp, sp, #28
   3cb78:	add	r3, pc, r3
   3cb7c:	mov	r4, r1
   3cb80:	mov	r1, #0
   3cb84:	ldr	r5, [r3, r2]
   3cb88:	str	r1, [fp, #-32]	; 0xffffffe0
   3cb8c:	ldr	r3, [r5]
   3cb90:	str	r3, [fp, #-24]	; 0xffffffe8
   3cb94:	blt	3cca4 <sd_bus_creds_has_bounding_cap@@Base+0xf37c>
   3cb98:	bne	3cc60 <sd_bus_creds_has_bounding_cap@@Base+0xf338>
   3cb9c:	ldr	r6, [pc, #316]	; 3cce0 <sd_bus_creds_has_bounding_cap@@Base+0xf3b8>
   3cba0:	add	r6, pc, r6
   3cba4:	mov	r0, r6
   3cba8:	sub	r1, fp, #32
   3cbac:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   3cbb0:	cmp	r0, #0
   3cbb4:	blt	3cc88 <sd_bus_creds_has_bounding_cap@@Base+0xf360>
   3cbb8:	ldr	r6, [fp, #-32]	; 0xffffffe0
   3cbbc:	mov	r1, #41	; 0x29
   3cbc0:	mov	r0, r6
   3cbc4:	bl	356c <strrchr@plt>
   3cbc8:	cmp	r0, #0
   3cbcc:	beq	3cc94 <sd_bus_creds_has_bounding_cap@@Base+0xf36c>
   3cbd0:	ldr	r1, [pc, #268]	; 3cce4 <sd_bus_creds_has_bounding_cap@@Base+0xf3bc>
   3cbd4:	add	r0, r0, #1
   3cbd8:	sub	r2, fp, #28
   3cbdc:	add	r1, pc, r1
   3cbe0:	bl	35c0 <sscanf@plt>
   3cbe4:	cmp	r0, #1
   3cbe8:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   3cbec:	mvnne	r6, #4
   3cbf0:	bne	3cc20 <sd_bus_creds_has_bounding_cap@@Base+0xf2f8>
   3cbf4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3cbf8:	mov	r1, #0
   3cbfc:	ubfx	r2, r3, #8, #12
   3cc00:	cmp	r2, r1
   3cc04:	beq	3cc40 <sd_bus_creds_has_bounding_cap@@Base+0xf318>
   3cc08:	cmp	r4, #0
   3cc0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cc10:	strne	r3, [r4]
   3cc14:	moveq	r6, r4
   3cc18:	movne	r6, #0
   3cc1c:	strne	r1, [r4, #4]
   3cc20:	bl	3080 <free@plt>
   3cc24:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3cc28:	ldr	r3, [r5]
   3cc2c:	mov	r0, r6
   3cc30:	cmp	r2, r3
   3cc34:	bne	3cca0 <sd_bus_creds_has_bounding_cap@@Base+0xf378>
   3cc38:	sub	sp, fp, #16
   3cc3c:	pop	{r4, r5, r6, fp, pc}
   3cc40:	lsr	r0, r3, #12
   3cc44:	uxtb	r2, r3
   3cc48:	bic	r0, r0, #255	; 0xff
   3cc4c:	orrs	r2, r0, r2
   3cc50:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   3cc54:	mvneq	r6, #1
   3cc58:	bne	3cc08 <sd_bus_creds_has_bounding_cap@@Base+0xf2e0>
   3cc5c:	b	3cc20 <sd_bus_creds_has_bounding_cap@@Base+0xf2f8>
   3cc60:	sub	sp, sp, #32
   3cc64:	ldr	r3, [pc, #124]	; 3cce8 <sd_bus_creds_has_bounding_cap@@Base+0xf3c0>
   3cc68:	add	r6, sp, #8
   3cc6c:	mov	r1, #1
   3cc70:	str	r0, [sp]
   3cc74:	mov	r2, #24
   3cc78:	mov	r0, r6
   3cc7c:	add	r3, pc, r3
   3cc80:	bl	3404 <__sprintf_chk@plt>
   3cc84:	b	3cba4 <sd_bus_creds_has_bounding_cap@@Base+0xf27c>
   3cc88:	mov	r6, r0
   3cc8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cc90:	b	3cc20 <sd_bus_creds_has_bounding_cap@@Base+0xf2f8>
   3cc94:	mov	r0, r6
   3cc98:	mvn	r6, #4
   3cc9c:	b	3cc20 <sd_bus_creds_has_bounding_cap@@Base+0xf2f8>
   3cca0:	bl	314c <__stack_chk_fail@plt>
   3cca4:	ldr	r0, [pc, #64]	; 3ccec <sd_bus_creds_has_bounding_cap@@Base+0xf3c4>
   3cca8:	movw	r2, #3177	; 0xc69
   3ccac:	ldr	r1, [pc, #60]	; 3ccf0 <sd_bus_creds_has_bounding_cap@@Base+0xf3c8>
   3ccb0:	ldr	r3, [pc, #60]	; 3ccf4 <sd_bus_creds_has_bounding_cap@@Base+0xf3cc>
   3ccb4:	add	r0, pc, r0
   3ccb8:	add	r1, pc, r1
   3ccbc:	add	r3, pc, r3
   3ccc0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ccc4:	mov	r4, r0
   3ccc8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cccc:	bl	3080 <free@plt>
   3ccd0:	mov	r0, r4
   3ccd4:	bl	36a4 <_Unwind_Resume@plt>
   3ccd8:	andeq	pc, r2, r0, lsl #3
   3ccdc:	andeq	r0, r0, r8, lsr #5
   3cce0:	andeq	r6, r1, ip, lsl fp
   3cce4:	andeq	r6, r1, r8, lsr sp
   3cce8:	andeq	r6, r1, r4, lsr #20
   3ccec:	muleq	r1, r4, sl
   3ccf0:	andeq	r6, r1, r0, lsl #17
   3ccf4:	andeq	r6, r1, r8, lsr #16
   3ccf8:	ldr	ip, [pc, #112]	; 3cd70 <sd_bus_creds_has_bounding_cap@@Base+0xf448>
   3ccfc:	mov	r3, #0
   3cd00:	push	{r4, lr}
   3cd04:	add	ip, pc, ip
   3cd08:	ldr	lr, [pc, #100]	; 3cd74 <sd_bus_creds_has_bounding_cap@@Base+0xf44c>
   3cd0c:	sub	sp, sp, #16
   3cd10:	movw	r1, #21523	; 0x5413
   3cd14:	add	r2, sp, #4
   3cd18:	ldr	r4, [ip, lr]
   3cd1c:	str	r3, [sp, #4]
   3cd20:	str	r3, [sp, #8]
   3cd24:	ldr	r3, [r4]
   3cd28:	str	r3, [sp, #12]
   3cd2c:	bl	323c <ioctl@plt>
   3cd30:	cmp	r0, #0
   3cd34:	blt	3cd5c <sd_bus_creds_has_bounding_cap@@Base+0xf434>
   3cd38:	ldrh	r0, [sp, #6]
   3cd3c:	cmp	r0, #0
   3cd40:	mvneq	r0, #4
   3cd44:	ldr	r2, [sp, #12]
   3cd48:	ldr	r3, [r4]
   3cd4c:	cmp	r2, r3
   3cd50:	bne	3cd6c <sd_bus_creds_has_bounding_cap@@Base+0xf444>
   3cd54:	add	sp, sp, #16
   3cd58:	pop	{r4, pc}
   3cd5c:	bl	33f8 <__errno_location@plt>
   3cd60:	ldr	r0, [r0]
   3cd64:	rsb	r0, r0, #0
   3cd68:	b	3cd44 <sd_bus_creds_has_bounding_cap@@Base+0xf41c>
   3cd6c:	bl	314c <__stack_chk_fail@plt>
   3cd70:	strdeq	lr, [r2], -r4
   3cd74:	andeq	r0, r0, r8, lsr #5
   3cd78:	ldr	r3, [pc, #168]	; 3ce28 <sd_bus_creds_has_bounding_cap@@Base+0xf500>
   3cd7c:	ldr	r1, [pc, #168]	; 3ce2c <sd_bus_creds_has_bounding_cap@@Base+0xf504>
   3cd80:	add	r3, pc, r3
   3cd84:	ldr	r2, [pc, #164]	; 3ce30 <sd_bus_creds_has_bounding_cap@@Base+0xf508>
   3cd88:	push	{r4, lr}
   3cd8c:	sub	sp, sp, #8
   3cd90:	ldr	r4, [r3, r1]
   3cd94:	add	r2, pc, r2
   3cd98:	ldr	r3, [r4]
   3cd9c:	str	r3, [sp, #4]
   3cda0:	ldr	r3, [r2]
   3cda4:	cmp	r3, #0
   3cda8:	beq	3cdcc <sd_bus_creds_has_bounding_cap@@Base+0xf4a4>
   3cdac:	ldr	r0, [r2]
   3cdb0:	ldr	r2, [sp, #4]
   3cdb4:	ldr	r3, [r4]
   3cdb8:	cmp	r2, r3
   3cdbc:	bne	3cdc8 <sd_bus_creds_has_bounding_cap@@Base+0xf4a0>
   3cdc0:	add	sp, sp, #8
   3cdc4:	pop	{r4, pc}
   3cdc8:	bl	314c <__stack_chk_fail@plt>
   3cdcc:	ldr	r0, [pc, #96]	; 3ce34 <sd_bus_creds_has_bounding_cap@@Base+0xf50c>
   3cdd0:	str	r3, [sp]
   3cdd4:	add	r0, pc, r0
   3cdd8:	bl	32b4 <getenv@plt>
   3cddc:	cmp	r0, #0
   3cde0:	beq	3cdec <sd_bus_creds_has_bounding_cap@@Base+0xf4c4>
   3cde4:	mov	r1, sp
   3cde8:	bl	3ae9c <sd_bus_creds_has_bounding_cap@@Base+0xd574>
   3cdec:	ldr	r3, [sp]
   3cdf0:	cmp	r3, #0
   3cdf4:	ble	3ce08 <sd_bus_creds_has_bounding_cap@@Base+0xf4e0>
   3cdf8:	ldr	r2, [pc, #56]	; 3ce38 <sd_bus_creds_has_bounding_cap@@Base+0xf510>
   3cdfc:	add	r2, pc, r2
   3ce00:	str	r3, [r2]
   3ce04:	b	3cdac <sd_bus_creds_has_bounding_cap@@Base+0xf484>
   3ce08:	mov	r0, #1
   3ce0c:	bl	3ccf8 <sd_bus_creds_has_bounding_cap@@Base+0xf3d0>
   3ce10:	cmp	r0, #0
   3ce14:	strgt	r0, [sp]
   3ce18:	movle	r3, #80	; 0x50
   3ce1c:	movgt	r3, r0
   3ce20:	strle	r3, [sp]
   3ce24:	b	3cdf8 <sd_bus_creds_has_bounding_cap@@Base+0xf4d0>
   3ce28:	andeq	lr, r2, r8, ror pc
   3ce2c:	andeq	r0, r0, r8, lsr #5
   3ce30:	muleq	r2, r4, r4
   3ce34:	andeq	r6, r1, r4, lsl #24
   3ce38:	andeq	pc, r2, ip, lsr #8
   3ce3c:	push	{r4, lr}
   3ce40:	ldr	r4, [pc, #52]	; 3ce7c <sd_bus_creds_has_bounding_cap@@Base+0xf554>
   3ce44:	add	r4, pc, r4
   3ce48:	ldr	r0, [r4]
   3ce4c:	cmp	r0, #0
   3ce50:	blt	3ce60 <sd_bus_creds_has_bounding_cap@@Base+0xf538>
   3ce54:	adds	r0, r0, #0
   3ce58:	movne	r0, #1
   3ce5c:	pop	{r4, pc}
   3ce60:	mov	r0, #1
   3ce64:	bl	3698 <isatty@plt>
   3ce68:	cmp	r0, #0
   3ce6c:	movle	r0, #0
   3ce70:	movgt	r0, #1
   3ce74:	str	r0, [r4]
   3ce78:	b	3ce54 <sd_bus_creds_has_bounding_cap@@Base+0xf52c>
   3ce7c:	andeq	pc, r2, r4, asr r2	; <UNPREDICTABLE>
   3ce80:	ldr	r3, [pc, #176]	; 3cf38 <sd_bus_creds_has_bounding_cap@@Base+0xf610>
   3ce84:	ldr	r2, [pc, #176]	; 3cf3c <sd_bus_creds_has_bounding_cap@@Base+0xf614>
   3ce88:	add	r3, pc, r3
   3ce8c:	push	{r4, r5, r6, lr}
   3ce90:	subs	r6, r0, #0
   3ce94:	ldr	r5, [r3, r2]
   3ce98:	sub	sp, sp, #136	; 0x88
   3ce9c:	mov	r4, r1
   3cea0:	ldr	r3, [r5]
   3cea4:	str	r3, [sp, #132]	; 0x84
   3cea8:	ble	3cf18 <sd_bus_creds_has_bounding_cap@@Base+0xf5f0>
   3ceac:	cmp	r1, #0
   3ceb0:	addeq	r4, sp, #4
   3ceb4:	mov	r1, #0
   3ceb8:	mov	r2, #128	; 0x80
   3cebc:	mov	r0, r4
   3cec0:	bl	3434 <memset@plt>
   3cec4:	mov	r0, #1
   3cec8:	mov	r1, r6
   3cecc:	mov	r2, r4
   3ced0:	mov	r3, #4
   3ced4:	bl	338c <waitid@plt>
   3ced8:	cmp	r0, #0
   3cedc:	bge	3cf0c <sd_bus_creds_has_bounding_cap@@Base+0xf5e4>
   3cee0:	bl	33f8 <__errno_location@plt>
   3cee4:	ldr	r3, [r0]
   3cee8:	cmp	r3, #4
   3ceec:	beq	3ceb4 <sd_bus_creds_has_bounding_cap@@Base+0xf58c>
   3cef0:	rsb	r0, r3, #0
   3cef4:	ldr	r2, [sp, #132]	; 0x84
   3cef8:	ldr	r3, [r5]
   3cefc:	cmp	r2, r3
   3cf00:	bne	3cf14 <sd_bus_creds_has_bounding_cap@@Base+0xf5ec>
   3cf04:	add	sp, sp, #136	; 0x88
   3cf08:	pop	{r4, r5, r6, pc}
   3cf0c:	mov	r0, #0
   3cf10:	b	3cef4 <sd_bus_creds_has_bounding_cap@@Base+0xf5cc>
   3cf14:	bl	314c <__stack_chk_fail@plt>
   3cf18:	ldr	r0, [pc, #32]	; 3cf40 <sd_bus_creds_has_bounding_cap@@Base+0xf618>
   3cf1c:	movw	r2, #4128	; 0x1020
   3cf20:	ldr	r1, [pc, #28]	; 3cf44 <sd_bus_creds_has_bounding_cap@@Base+0xf61c>
   3cf24:	ldr	r3, [pc, #28]	; 3cf48 <sd_bus_creds_has_bounding_cap@@Base+0xf620>
   3cf28:	add	r0, pc, r0
   3cf2c:	add	r1, pc, r1
   3cf30:	add	r3, pc, r3
   3cf34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3cf38:	andeq	lr, r2, r0, ror lr
   3cf3c:	andeq	r0, r0, r8, lsr #5
   3cf40:	strdeq	r6, [r1], -r0
   3cf44:	andeq	r6, r1, ip, lsl #12
   3cf48:	ldrdeq	r6, [r1], -ip
   3cf4c:	push	{r3, r4, r5, lr}
   3cf50:	subs	r5, r0, #0
   3cf54:	beq	3cfd4 <sd_bus_creds_has_bounding_cap@@Base+0xf6ac>
   3cf58:	ldrb	r3, [r5]
   3cf5c:	cmp	r3, #0
   3cf60:	beq	3cfb8 <sd_bus_creds_has_bounding_cap@@Base+0xf690>
   3cf64:	add	r4, r5, #1
   3cf68:	mov	r2, #1
   3cf6c:	b	3cf90 <sd_bus_creds_has_bounding_cap@@Base+0xf668>
   3cf70:	bl	3a390 <sd_bus_creds_has_bounding_cap@@Base+0xca68>
   3cf74:	mov	r2, #0
   3cf78:	cmp	r0, #0
   3cf7c:	popeq	{r3, r4, r5, pc}
   3cf80:	mov	r1, r4
   3cf84:	ldrb	r3, [r4], #1
   3cf88:	cmp	r3, #0
   3cf8c:	beq	3cfb0 <sd_bus_creds_has_bounding_cap@@Base+0xf688>
   3cf90:	cmp	r3, #46	; 0x2e
   3cf94:	mov	r0, r3
   3cf98:	bne	3cf70 <sd_bus_creds_has_bounding_cap@@Base+0xf648>
   3cf9c:	cmp	r2, #0
   3cfa0:	mov	r2, #1
   3cfa4:	beq	3cf80 <sd_bus_creds_has_bounding_cap@@Base+0xf658>
   3cfa8:	mov	r0, #0
   3cfac:	pop	{r3, r4, r5, pc}
   3cfb0:	cmp	r2, #0
   3cfb4:	beq	3cfc0 <sd_bus_creds_has_bounding_cap@@Base+0xf698>
   3cfb8:	mov	r0, r3
   3cfbc:	pop	{r3, r4, r5, pc}
   3cfc0:	rsb	r1, r5, r1
   3cfc4:	cmp	r1, #64	; 0x40
   3cfc8:	movgt	r0, #0
   3cfcc:	movle	r0, #1
   3cfd0:	pop	{r3, r4, r5, pc}
   3cfd4:	mov	r0, r5
   3cfd8:	pop	{r3, r4, r5, pc}
   3cfdc:	push	{r4, lr}
   3cfe0:	mov	r4, r0
   3cfe4:	bl	3cf4c <sd_bus_creds_has_bounding_cap@@Base+0xf624>
   3cfe8:	cmp	r0, #0
   3cfec:	popeq	{r4, pc}
   3cff0:	mov	r0, r4
   3cff4:	bl	33a4 <strlen@plt>
   3cff8:	cmp	r0, #64	; 0x40
   3cffc:	movhi	r0, #0
   3d000:	movls	r0, #1
   3d004:	pop	{r4, pc}
   3d008:	ldr	ip, [pc, #144]	; 3d0a0 <sd_bus_creds_has_bounding_cap@@Base+0xf778>
   3d00c:	push	{r4, r5, r6, lr}
   3d010:	add	ip, pc, ip
   3d014:	ldr	r6, [pc, #136]	; 3d0a4 <sd_bus_creds_has_bounding_cap@@Base+0xf77c>
   3d018:	mvn	r4, #0
   3d01c:	mvn	r5, #0
   3d020:	cmp	r3, r5
   3d024:	cmpeq	r2, r4
   3d028:	sub	sp, sp, #24
   3d02c:	mov	lr, #0
   3d030:	ldr	r4, [ip, r6]
   3d034:	moveq	r2, lr
   3d038:	stmib	sp, {r0, lr}
   3d03c:	strh	r1, [sp, #8]
   3d040:	ldr	r0, [r4]
   3d044:	str	r0, [sp, #20]
   3d048:	beq	3d058 <sd_bus_creds_has_bounding_cap@@Base+0xf730>
   3d04c:	add	r0, sp, #12
   3d050:	bl	3fbc0 <sd_bus_creds_has_bounding_cap@@Base+0x12298>
   3d054:	mov	r2, r0
   3d058:	add	r0, sp, #4
   3d05c:	mov	r1, #1
   3d060:	mov	r3, #0
   3d064:	bl	32c0 <ppoll@plt>
   3d068:	cmp	r0, #0
   3d06c:	blt	3d08c <sd_bus_creds_has_bounding_cap@@Base+0xf764>
   3d070:	ldrshne	r0, [sp, #10]
   3d074:	ldr	r2, [sp, #20]
   3d078:	ldr	r3, [r4]
   3d07c:	cmp	r2, r3
   3d080:	bne	3d09c <sd_bus_creds_has_bounding_cap@@Base+0xf774>
   3d084:	add	sp, sp, #24
   3d088:	pop	{r4, r5, r6, pc}
   3d08c:	bl	33f8 <__errno_location@plt>
   3d090:	ldr	r0, [r0]
   3d094:	rsb	r0, r0, #0
   3d098:	b	3d074 <sd_bus_creds_has_bounding_cap@@Base+0xf74c>
   3d09c:	bl	314c <__stack_chk_fail@plt>
   3d0a0:	andeq	lr, r2, r8, ror #25
   3d0a4:	andeq	r0, r0, r8, lsr #5
   3d0a8:	push	{r4, r5, r6, r7, r8, lr}
   3d0ac:	subs	r7, r0, #0
   3d0b0:	mov	r5, r1
   3d0b4:	mov	r4, r2
   3d0b8:	mov	r8, r3
   3d0bc:	blt	3d180 <sd_bus_creds_has_bounding_cap@@Base+0xf858>
   3d0c0:	cmp	r1, #0
   3d0c4:	beq	3d160 <sd_bus_creds_has_bounding_cap@@Base+0xf838>
   3d0c8:	cmp	r2, #0
   3d0cc:	movne	r6, #0
   3d0d0:	bne	3d0f0 <sd_bus_creds_has_bounding_cap@@Base+0xf7c8>
   3d0d4:	b	3d158 <sd_bus_creds_has_bounding_cap@@Base+0xf830>
   3d0d8:	beq	3d130 <sd_bus_creds_has_bounding_cap@@Base+0xf808>
   3d0dc:	add	r5, r5, r0
   3d0e0:	rsb	r4, r0, r4
   3d0e4:	add	r6, r6, r0
   3d0e8:	cmp	r4, #0
   3d0ec:	beq	3d130 <sd_bus_creds_has_bounding_cap@@Base+0xf808>
   3d0f0:	mov	r0, r7
   3d0f4:	mov	r1, r5
   3d0f8:	mov	r2, r4
   3d0fc:	bl	3038 <read@plt>
   3d100:	cmp	r0, #0
   3d104:	bge	3d0d8 <sd_bus_creds_has_bounding_cap@@Base+0xf7b0>
   3d108:	bl	33f8 <__errno_location@plt>
   3d10c:	ldr	r0, [r0]
   3d110:	cmp	r0, #4
   3d114:	beq	3d0e8 <sd_bus_creds_has_bounding_cap@@Base+0xf7c0>
   3d118:	cmp	r0, #11
   3d11c:	bne	3d128 <sd_bus_creds_has_bounding_cap@@Base+0xf800>
   3d120:	cmp	r8, #0
   3d124:	bne	3d140 <sd_bus_creds_has_bounding_cap@@Base+0xf818>
   3d128:	cmp	r6, #0
   3d12c:	beq	3d138 <sd_bus_creds_has_bounding_cap@@Base+0xf810>
   3d130:	mov	r0, r6
   3d134:	pop	{r4, r5, r6, r7, r8, pc}
   3d138:	rsb	r0, r0, #0
   3d13c:	pop	{r4, r5, r6, r7, r8, pc}
   3d140:	mov	r0, r7
   3d144:	mov	r1, #1
   3d148:	mvn	r2, #0
   3d14c:	mvn	r3, #0
   3d150:	bl	3d008 <sd_bus_creds_has_bounding_cap@@Base+0xf6e0>
   3d154:	b	3d0e8 <sd_bus_creds_has_bounding_cap@@Base+0xf7c0>
   3d158:	mov	r0, r2
   3d15c:	pop	{r4, r5, r6, r7, r8, pc}
   3d160:	ldr	r0, [pc, #56]	; 3d1a0 <sd_bus_creds_has_bounding_cap@@Base+0xf878>
   3d164:	movw	r2, #2567	; 0xa07
   3d168:	ldr	r1, [pc, #52]	; 3d1a4 <sd_bus_creds_has_bounding_cap@@Base+0xf87c>
   3d16c:	ldr	r3, [pc, #52]	; 3d1a8 <sd_bus_creds_has_bounding_cap@@Base+0xf880>
   3d170:	add	r0, pc, r0
   3d174:	add	r1, pc, r1
   3d178:	add	r3, pc, r3
   3d17c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d180:	ldr	r0, [pc, #36]	; 3d1ac <sd_bus_creds_has_bounding_cap@@Base+0xf884>
   3d184:	movw	r2, #2566	; 0xa06
   3d188:	ldr	r1, [pc, #32]	; 3d1b0 <sd_bus_creds_has_bounding_cap@@Base+0xf888>
   3d18c:	ldr	r3, [pc, #32]	; 3d1b4 <sd_bus_creds_has_bounding_cap@@Base+0xf88c>
   3d190:	add	r0, pc, r0
   3d194:	add	r1, pc, r1
   3d198:	add	r3, pc, r3
   3d19c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d1a0:	ldrdeq	r6, [r1], -r8
   3d1a4:	andeq	r6, r1, r4, asr #7
   3d1a8:	andeq	r7, r1, r0, lsr #23
   3d1ac:	andeq	r4, r1, r8, asr #29
   3d1b0:	andeq	r6, r1, r4, lsr #7
   3d1b4:	andeq	r7, r1, r0, lsl #23
   3d1b8:	push	{r3, r4, r5, r6, r7, lr}
   3d1bc:	mov	r6, r0
   3d1c0:	ldr	r5, [pc, #236]	; 3d2b4 <sd_bus_creds_has_bounding_cap@@Base+0xf98c>
   3d1c4:	mov	r4, r1
   3d1c8:	add	r5, pc, r5
   3d1cc:	ldr	r3, [r5]
   3d1d0:	cmp	r3, #0
   3d1d4:	beq	3d224 <sd_bus_creds_has_bounding_cap@@Base+0xf8fc>
   3d1d8:	mov	r0, #384	; 0x180
   3d1dc:	mov	r1, r6
   3d1e0:	mov	r2, r4
   3d1e4:	mov	r3, #1
   3d1e8:	bl	3380 <syscall@plt>
   3d1ec:	cmp	r4, r0
   3d1f0:	beq	3d28c <sd_bus_creds_has_bounding_cap@@Base+0xf964>
   3d1f4:	cmp	r0, #0
   3d1f8:	bge	3d2a4 <sd_bus_creds_has_bounding_cap@@Base+0xf97c>
   3d1fc:	bl	33f8 <__errno_location@plt>
   3d200:	ldr	r0, [r0]
   3d204:	cmp	r0, #38	; 0x26
   3d208:	moveq	r3, #0
   3d20c:	streq	r3, [r5]
   3d210:	beq	3d224 <sd_bus_creds_has_bounding_cap@@Base+0xf8fc>
   3d214:	cmp	r0, #11
   3d218:	bne	3d284 <sd_bus_creds_has_bounding_cap@@Base+0xf95c>
   3d21c:	mov	r3, #1
   3d220:	str	r3, [r5]
   3d224:	ldr	r0, [pc, #140]	; 3d2b8 <sd_bus_creds_has_bounding_cap@@Base+0xf990>
   3d228:	mov	r1, #256	; 0x100
   3d22c:	movt	r1, #8
   3d230:	add	r0, pc, r0
   3d234:	bl	329c <open64@plt>
   3d238:	subs	r7, r0, #0
   3d23c:	blt	3d274 <sd_bus_creds_has_bounding_cap@@Base+0xf94c>
   3d240:	mov	r1, r6
   3d244:	mov	r2, r4
   3d248:	mov	r3, #1
   3d24c:	bl	3d0a8 <sd_bus_creds_has_bounding_cap@@Base+0xf780>
   3d250:	mov	r5, r0
   3d254:	mov	r0, r7
   3d258:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3d25c:	cmp	r5, #0
   3d260:	blt	3d29c <sd_bus_creds_has_bounding_cap@@Base+0xf974>
   3d264:	cmp	r5, r4
   3d268:	bne	3d2a4 <sd_bus_creds_has_bounding_cap@@Base+0xf97c>
   3d26c:	mov	r0, #0
   3d270:	pop	{r3, r4, r5, r6, r7, pc}
   3d274:	bl	33f8 <__errno_location@plt>
   3d278:	ldr	r0, [r0]
   3d27c:	cmp	r0, #2
   3d280:	beq	3d2ac <sd_bus_creds_has_bounding_cap@@Base+0xf984>
   3d284:	rsb	r0, r0, #0
   3d288:	pop	{r3, r4, r5, r6, r7, pc}
   3d28c:	mov	r3, #1
   3d290:	mov	r0, #0
   3d294:	str	r3, [r5]
   3d298:	pop	{r3, r4, r5, r6, r7, pc}
   3d29c:	mov	r0, r5
   3d2a0:	pop	{r3, r4, r5, r6, r7, pc}
   3d2a4:	mvn	r0, #4
   3d2a8:	pop	{r3, r4, r5, r6, r7, pc}
   3d2ac:	mvn	r0, #37	; 0x25
   3d2b0:	pop	{r3, r4, r5, r6, r7, pc}
   3d2b4:	andeq	lr, r2, r8, asr #29
   3d2b8:	andeq	r6, r1, ip, lsl r9
   3d2bc:	push	{r3, r4, r5, lr}
   3d2c0:	mov	r4, r0
   3d2c4:	mov	r5, r1
   3d2c8:	bl	3d1b8 <sd_bus_creds_has_bounding_cap@@Base+0xf890>
   3d2cc:	cmp	r0, #0
   3d2d0:	popge	{r3, r4, r5, pc}
   3d2d4:	add	r5, r4, r5
   3d2d8:	bl	3caf8 <sd_bus_creds_has_bounding_cap@@Base+0xf1d0>
   3d2dc:	cmp	r4, r5
   3d2e0:	popcs	{r3, r4, r5, pc}
   3d2e4:	bl	34c4 <rand@plt>
   3d2e8:	strb	r0, [r4], #1
   3d2ec:	cmp	r4, r5
   3d2f0:	bne	3d2e4 <sd_bus_creds_has_bounding_cap@@Base+0xf9bc>
   3d2f4:	pop	{r3, r4, r5, pc}
   3d2f8:	ldr	r2, [pc, #180]	; 3d3b4 <sd_bus_creds_has_bounding_cap@@Base+0xfa8c>
   3d2fc:	ldr	r1, [pc, #180]	; 3d3b8 <sd_bus_creds_has_bounding_cap@@Base+0xfa90>
   3d300:	add	r2, pc, r2
   3d304:	push	{r4, r5, lr}
   3d308:	subs	r5, r0, #0
   3d30c:	ldr	r4, [r2, r1]
   3d310:	sub	sp, sp, #12
   3d314:	ldr	r2, [r4]
   3d318:	str	r2, [sp, #4]
   3d31c:	bne	3d34c <sd_bus_creds_has_bounding_cap@@Base+0xfa24>
   3d320:	mov	r0, #5
   3d324:	bl	32d8 <malloc@plt>
   3d328:	subs	r2, r0, #0
   3d32c:	beq	3d380 <sd_bus_creds_has_bounding_cap@@Base+0xfa58>
   3d330:	ldr	r1, [pc, #132]	; 3d3bc <sd_bus_creds_has_bounding_cap@@Base+0xfa94>
   3d334:	mov	r3, r2
   3d338:	add	r1, pc, r1
   3d33c:	ldm	r1, {r0, r1}
   3d340:	str	r0, [r2]
   3d344:	strb	r1, [r2, #4]
   3d348:	b	3d364 <sd_bus_creds_has_bounding_cap@@Base+0xfa3c>
   3d34c:	bl	2fe4 <getpwuid@plt>
   3d350:	cmp	r0, #0
   3d354:	beq	3d388 <sd_bus_creds_has_bounding_cap@@Base+0xfa60>
   3d358:	ldr	r0, [r0]
   3d35c:	bl	341c <__strdup@plt>
   3d360:	mov	r3, r0
   3d364:	ldr	r2, [sp, #4]
   3d368:	mov	r0, r3
   3d36c:	ldr	r3, [r4]
   3d370:	cmp	r2, r3
   3d374:	bne	3d3b0 <sd_bus_creds_has_bounding_cap@@Base+0xfa88>
   3d378:	add	sp, sp, #12
   3d37c:	pop	{r4, r5, pc}
   3d380:	mov	r3, #0
   3d384:	b	3d364 <sd_bus_creds_has_bounding_cap@@Base+0xfa3c>
   3d388:	ldr	r2, [pc, #48]	; 3d3c0 <sd_bus_creds_has_bounding_cap@@Base+0xfa98>
   3d38c:	mov	r3, r5
   3d390:	mov	r0, sp
   3d394:	mov	r1, #1
   3d398:	add	r2, pc, r2
   3d39c:	bl	32a8 <__asprintf_chk@plt>
   3d3a0:	cmp	r0, #0
   3d3a4:	blt	3d380 <sd_bus_creds_has_bounding_cap@@Base+0xfa58>
   3d3a8:	ldr	r3, [sp]
   3d3ac:	b	3d364 <sd_bus_creds_has_bounding_cap@@Base+0xfa3c>
   3d3b0:	bl	314c <__stack_chk_fail@plt>
   3d3b4:	strdeq	lr, [r2], -r8
   3d3b8:	andeq	r0, r0, r8, lsr #5
   3d3bc:	ldrdeq	r6, [r1], -r8
   3d3c0:	andeq	r7, r1, r8, asr #4
   3d3c4:	push	{r0, r1, r2, r3}
   3d3c8:	ldr	r3, [pc, #272]	; 3d4e0 <sd_bus_creds_has_bounding_cap@@Base+0xfbb8>
   3d3cc:	ldr	r2, [pc, #272]	; 3d4e4 <sd_bus_creds_has_bounding_cap@@Base+0xfbbc>
   3d3d0:	add	r3, pc, r3
   3d3d4:	push	{r4, r5, r6, r7, r8, lr}
   3d3d8:	sub	sp, sp, #8
   3d3dc:	ldr	r6, [r3, r2]
   3d3e0:	add	r7, sp, #36	; 0x24
   3d3e4:	ldr	r5, [sp, #32]
   3d3e8:	str	r7, [sp]
   3d3ec:	ldr	r3, [r6]
   3d3f0:	cmp	r5, #0
   3d3f4:	str	r3, [sp, #4]
   3d3f8:	beq	3d4c0 <sd_bus_creds_has_bounding_cap@@Base+0xfb98>
   3d3fc:	mov	r0, r5
   3d400:	add	r8, sp, #40	; 0x28
   3d404:	bl	33a4 <strlen@plt>
   3d408:	str	r8, [sp]
   3d40c:	mov	r4, r0
   3d410:	ldr	r0, [sp, #36]	; 0x24
   3d414:	cmp	r0, #0
   3d418:	bne	3d43c <sd_bus_creds_has_bounding_cap@@Base+0xfb14>
   3d41c:	b	3d470 <sd_bus_creds_has_bounding_cap@@Base+0xfb48>
   3d420:	ldr	r3, [sp]
   3d424:	add	r4, r4, r0
   3d428:	add	r2, r3, #4
   3d42c:	str	r2, [sp]
   3d430:	ldr	r0, [r3]
   3d434:	cmp	r0, #0
   3d438:	beq	3d470 <sd_bus_creds_has_bounding_cap@@Base+0xfb48>
   3d43c:	bl	33a4 <strlen@plt>
   3d440:	mvn	r3, r4
   3d444:	cmp	r0, r3
   3d448:	bls	3d420 <sd_bus_creds_has_bounding_cap@@Base+0xfaf8>
   3d44c:	mov	r0, #0
   3d450:	ldr	r2, [sp, #4]
   3d454:	ldr	r3, [r6]
   3d458:	cmp	r2, r3
   3d45c:	bne	3d4dc <sd_bus_creds_has_bounding_cap@@Base+0xfbb4>
   3d460:	add	sp, sp, #8
   3d464:	pop	{r4, r5, r6, r7, r8, lr}
   3d468:	add	sp, sp, #16
   3d46c:	bx	lr
   3d470:	adds	r0, r4, #1
   3d474:	bl	32d8 <malloc@plt>
   3d478:	subs	r4, r0, #0
   3d47c:	beq	3d44c <sd_bus_creds_has_bounding_cap@@Base+0xfb24>
   3d480:	mov	r1, r5
   3d484:	mov	r0, r4
   3d488:	bl	3140 <stpcpy@plt>
   3d48c:	ldr	r1, [sp, #36]	; 0x24
   3d490:	str	r8, [sp]
   3d494:	cmp	r1, #0
   3d498:	addne	r7, r7, #8
   3d49c:	beq	3d4b8 <sd_bus_creds_has_bounding_cap@@Base+0xfb90>
   3d4a0:	bl	3140 <stpcpy@plt>
   3d4a4:	str	r7, [sp]
   3d4a8:	add	r7, r7, #4
   3d4ac:	ldr	r1, [r7, #-8]
   3d4b0:	cmp	r1, #0
   3d4b4:	bne	3d4a0 <sd_bus_creds_has_bounding_cap@@Base+0xfb78>
   3d4b8:	mov	r0, r4
   3d4bc:	b	3d450 <sd_bus_creds_has_bounding_cap@@Base+0xfb28>
   3d4c0:	mov	r0, #1
   3d4c4:	bl	32d8 <malloc@plt>
   3d4c8:	subs	r3, r0, #0
   3d4cc:	strbne	r5, [r3]
   3d4d0:	movne	r0, r3
   3d4d4:	bne	3d450 <sd_bus_creds_has_bounding_cap@@Base+0xfb28>
   3d4d8:	b	3d44c <sd_bus_creds_has_bounding_cap@@Base+0xfb24>
   3d4dc:	bl	314c <__stack_chk_fail@plt>
   3d4e0:	andeq	lr, r2, r8, lsr #18
   3d4e4:	andeq	r0, r0, r8, lsr #5
   3d4e8:	ldr	r3, [pc, #200]	; 3d5b8 <sd_bus_creds_has_bounding_cap@@Base+0xfc90>
   3d4ec:	ldr	r2, [pc, #200]	; 3d5bc <sd_bus_creds_has_bounding_cap@@Base+0xfc94>
   3d4f0:	add	r3, pc, r3
   3d4f4:	push	{r4, r5, r6, r7, lr}
   3d4f8:	subs	r6, r0, #0
   3d4fc:	ldr	r7, [r3, r2]
   3d500:	sub	sp, sp, #12
   3d504:	ldr	r5, [pc, #180]	; 3d5c0 <sd_bus_creds_has_bounding_cap@@Base+0xfc98>
   3d508:	mov	r4, #0
   3d50c:	str	r4, [sp]
   3d510:	ldr	r3, [r7]
   3d514:	add	r5, pc, r5
   3d518:	sub	r5, r5, #4
   3d51c:	str	r3, [sp, #4]
   3d520:	beq	3d594 <sd_bus_creds_has_bounding_cap@@Base+0xfc6c>
   3d524:	ldr	r0, [r5, #4]!
   3d528:	cmp	r0, #0
   3d52c:	beq	3d540 <sd_bus_creds_has_bounding_cap@@Base+0xfc18>
   3d530:	mov	r1, r6
   3d534:	bl	2fc0 <strcmp@plt>
   3d538:	cmp	r0, #0
   3d53c:	beq	3d584 <sd_bus_creds_has_bounding_cap@@Base+0xfc5c>
   3d540:	add	r4, r4, #1
   3d544:	cmp	r4, #8
   3d548:	bne	3d524 <sd_bus_creds_has_bounding_cap@@Base+0xfbfc>
   3d54c:	mov	r0, r6
   3d550:	mov	r1, sp
   3d554:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
   3d558:	cmp	r0, #0
   3d55c:	blt	3d58c <sd_bus_creds_has_bounding_cap@@Base+0xfc64>
   3d560:	ldr	r0, [sp]
   3d564:	cmp	r0, #7
   3d568:	mvnhi	r0, #0
   3d56c:	ldr	r2, [sp, #4]
   3d570:	ldr	r3, [r7]
   3d574:	cmp	r2, r3
   3d578:	bne	3d5b4 <sd_bus_creds_has_bounding_cap@@Base+0xfc8c>
   3d57c:	add	sp, sp, #12
   3d580:	pop	{r4, r5, r6, r7, pc}
   3d584:	mov	r0, r4
   3d588:	b	3d56c <sd_bus_creds_has_bounding_cap@@Base+0xfc44>
   3d58c:	mvn	r0, #0
   3d590:	b	3d56c <sd_bus_creds_has_bounding_cap@@Base+0xfc44>
   3d594:	ldr	r0, [pc, #40]	; 3d5c4 <sd_bus_creds_has_bounding_cap@@Base+0xfc9c>
   3d598:	movw	r2, #5501	; 0x157d
   3d59c:	ldr	r1, [pc, #36]	; 3d5c8 <sd_bus_creds_has_bounding_cap@@Base+0xfca0>
   3d5a0:	ldr	r3, [pc, #36]	; 3d5cc <sd_bus_creds_has_bounding_cap@@Base+0xfca4>
   3d5a4:	add	r0, pc, r0
   3d5a8:	add	r1, pc, r1
   3d5ac:	add	r3, pc, r3
   3d5b0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d5b4:	bl	314c <__stack_chk_fail@plt>
   3d5b8:	andeq	lr, r2, r8, lsl #16
   3d5bc:	andeq	r0, r0, r8, lsr #5
   3d5c0:	andeq	sp, r2, r4, lsr #14
   3d5c4:	andeq	r3, r1, ip, lsr #18
   3d5c8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   3d5cc:	andeq	r7, r1, r8, lsr #12
   3d5d0:	push	{r4, r5, r6, lr}
   3d5d4:	subs	r6, r0, #0
   3d5d8:	mov	r4, r1
   3d5dc:	beq	3d604 <sd_bus_creds_has_bounding_cap@@Base+0xfcdc>
   3d5e0:	mov	r0, r1
   3d5e4:	bl	32d8 <malloc@plt>
   3d5e8:	subs	r5, r0, #0
   3d5ec:	beq	3d5fc <sd_bus_creds_has_bounding_cap@@Base+0xfcd4>
   3d5f0:	mov	r1, r6
   3d5f4:	mov	r2, r4
   3d5f8:	bl	30c8 <memcpy@plt>
   3d5fc:	mov	r0, r5
   3d600:	pop	{r4, r5, r6, pc}
   3d604:	ldr	r0, [pc, #24]	; 3d624 <sd_bus_creds_has_bounding_cap@@Base+0xfcfc>
   3d608:	movw	r2, #5690	; 0x163a
   3d60c:	ldr	r1, [pc, #20]	; 3d628 <sd_bus_creds_has_bounding_cap@@Base+0xfd00>
   3d610:	ldr	r3, [pc, #20]	; 3d62c <sd_bus_creds_has_bounding_cap@@Base+0xfd04>
   3d614:	add	r0, pc, r0
   3d618:	add	r1, pc, r1
   3d61c:	add	r3, pc, r3
   3d620:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d624:	andeq	r5, r1, r8, ror #24
   3d628:	andeq	r5, r1, r0, lsr #30
   3d62c:	andeq	r7, r1, r0, asr #12
   3d630:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d634:	subs	fp, r0, #0
   3d638:	ldr	r8, [pc, #744]	; 3d928 <sd_bus_creds_has_bounding_cap@@Base+0x10000>
   3d63c:	sub	sp, sp, #12
   3d640:	mov	sl, r1
   3d644:	mov	r6, r2
   3d648:	mov	r4, r3
   3d64c:	add	r8, pc, r8
   3d650:	beq	3d8a8 <sd_bus_creds_has_bounding_cap@@Base+0xff80>
   3d654:	cmp	r3, #100	; 0x64
   3d658:	bhi	3d8e8 <sd_bus_creds_has_bounding_cap@@Base+0xffc0>
   3d65c:	cmp	r2, #2
   3d660:	bls	3d8c8 <sd_bus_creds_has_bounding_cap@@Base+0xffa0>
   3d664:	bl	44a34 <sd_bus_creds_has_bounding_cap@@Base+0x1710c>
   3d668:	cmp	r0, #0
   3d66c:	str	r0, [sp, #4]
   3d670:	beq	3d728 <sd_bus_creds_has_bounding_cap@@Base+0xfe00>
   3d674:	cmp	sl, #3
   3d678:	movhi	r3, #0
   3d67c:	movls	r3, #1
   3d680:	cmp	r6, sl
   3d684:	orrcs	r3, r3, #1
   3d688:	cmp	r3, #0
   3d68c:	bne	3d714 <sd_bus_creds_has_bounding_cap@@Base+0xfdec>
   3d690:	add	r0, r6, #1
   3d694:	mov	r1, #1
   3d698:	bl	2f9c <calloc@plt>
   3d69c:	subs	r5, r0, #0
   3d6a0:	beq	3d8a0 <sd_bus_creds_has_bounding_cap@@Base+0xff78>
   3d6a4:	mul	r4, r6, r4
   3d6a8:	movw	r3, #34079	; 0x851f
   3d6ac:	movt	r3, #20971	; 0x51eb
   3d6b0:	sub	r7, r6, #3
   3d6b4:	add	sl, sl, #3
   3d6b8:	mov	r1, fp
   3d6bc:	rsb	r6, r6, sl
   3d6c0:	str	r5, [sp, #4]
   3d6c4:	umull	r2, r4, r3, r4
   3d6c8:	lsr	r4, r4, #5
   3d6cc:	cmp	r4, r7
   3d6d0:	movcs	r4, r7
   3d6d4:	mov	r2, r4
   3d6d8:	bl	30c8 <memcpy@plt>
   3d6dc:	mov	r3, r5
   3d6e0:	add	r0, r4, #3
   3d6e4:	add	r1, r6, r4
   3d6e8:	mov	ip, #46	; 0x2e
   3d6ec:	rsb	r2, r4, r7
   3d6f0:	strb	ip, [r3, r4]!
   3d6f4:	add	r1, fp, r1
   3d6f8:	add	r0, r5, r0
   3d6fc:	strb	ip, [r3, #1]
   3d700:	strb	ip, [r3, #2]
   3d704:	bl	30c8 <memcpy@plt>
   3d708:	ldr	r0, [sp, #4]
   3d70c:	add	sp, sp, #12
   3d710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d714:	mov	r0, fp
   3d718:	mov	r1, sl
   3d71c:	add	sp, sp, #12
   3d720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d724:	b	31ac <__strndup@plt>
   3d728:	cmp	sl, #3
   3d72c:	cmphi	sl, r6
   3d730:	bls	3d714 <sd_bus_creds_has_bounding_cap@@Base+0xfdec>
   3d734:	mul	r4, r6, r4
   3d738:	movw	r3, #34079	; 0x851f
   3d73c:	movt	r3, #20971	; 0x51eb
   3d740:	sub	r7, r6, #3
   3d744:	add	r9, fp, sl
   3d748:	umull	r2, r3, r3, r4
   3d74c:	mov	r4, fp
   3d750:	lsr	r3, r3, #5
   3d754:	cmp	r3, r7
   3d758:	movcc	r7, r3
   3d75c:	cmp	r7, #0
   3d760:	beq	3d884 <sd_bus_creds_has_bounding_cap@@Base+0xff5c>
   3d764:	cmp	fp, r9
   3d768:	bcs	3d884 <sd_bus_creds_has_bounding_cap@@Base+0xff5c>
   3d76c:	ldr	r5, [sp, #4]
   3d770:	b	3d77c <sd_bus_creds_has_bounding_cap@@Base+0xfe54>
   3d774:	cmp	r4, r9
   3d778:	bcs	3d7bc <sd_bus_creds_has_bounding_cap@@Base+0xfe94>
   3d77c:	mov	r0, r4
   3d780:	bl	44944 <sd_bus_creds_has_bounding_cap@@Base+0x1701c>
   3d784:	cmp	r0, #0
   3d788:	blt	3d708 <sd_bus_creds_has_bounding_cap@@Base+0xfde0>
   3d78c:	bl	44d48 <sd_bus_creds_has_bounding_cap@@Base+0x17420>
   3d790:	ldr	r2, [pc, #404]	; 3d92c <sd_bus_creds_has_bounding_cap@@Base+0x10004>
   3d794:	ldrb	r3, [r4]
   3d798:	ldr	r2, [r8, r2]
   3d79c:	ldrb	r3, [r2, r3]
   3d7a0:	add	r4, r4, r3
   3d7a4:	cmp	r0, #0
   3d7a8:	moveq	r0, #1
   3d7ac:	movne	r0, #2
   3d7b0:	add	r5, r5, r0
   3d7b4:	cmp	r5, r7
   3d7b8:	bcc	3d774 <sd_bus_creds_has_bounding_cap@@Base+0xfe4c>
   3d7bc:	cmp	r6, r5
   3d7c0:	cmphi	r9, r4
   3d7c4:	mov	r7, r9
   3d7c8:	bls	3d804 <sd_bus_creds_has_bounding_cap@@Base+0xfedc>
   3d7cc:	mov	r0, r7
   3d7d0:	bl	44d28 <sd_bus_creds_has_bounding_cap@@Base+0x17400>
   3d7d4:	mov	r7, r0
   3d7d8:	bl	44944 <sd_bus_creds_has_bounding_cap@@Base+0x1701c>
   3d7dc:	cmp	r0, #0
   3d7e0:	blt	3d708 <sd_bus_creds_has_bounding_cap@@Base+0xfde0>
   3d7e4:	bl	44d48 <sd_bus_creds_has_bounding_cap@@Base+0x17420>
   3d7e8:	cmp	r0, #0
   3d7ec:	moveq	r0, #1
   3d7f0:	movne	r0, #2
   3d7f4:	add	r5, r5, r0
   3d7f8:	cmp	r6, r5
   3d7fc:	cmphi	r7, r4
   3d800:	bhi	3d7cc <sd_bus_creds_has_bounding_cap@@Base+0xfea4>
   3d804:	cmp	r4, r7
   3d808:	bhi	3d908 <sd_bus_creds_has_bounding_cap@@Base+0xffe0>
   3d80c:	beq	3d88c <sd_bus_creds_has_bounding_cap@@Base+0xff64>
   3d810:	ldr	r2, [pc, #276]	; 3d92c <sd_bus_creds_has_bounding_cap@@Base+0x10004>
   3d814:	rsb	r4, fp, r4
   3d818:	ldrb	r3, [r7]
   3d81c:	add	r0, r4, #4
   3d820:	ldr	r2, [r8, r2]
   3d824:	ldrb	r3, [r2, r3]
   3d828:	add	r7, r7, r3
   3d82c:	rsb	r9, r7, r9
   3d830:	add	r0, r0, r9
   3d834:	bl	32d8 <malloc@plt>
   3d838:	subs	r5, r0, #0
   3d83c:	beq	3d8a0 <sd_bus_creds_has_bounding_cap@@Base+0xff78>
   3d840:	mov	r1, fp
   3d844:	mov	r2, r4
   3d848:	bl	30c8 <memcpy@plt>
   3d84c:	mov	r3, r5
   3d850:	add	r0, r4, #3
   3d854:	mvn	ip, #29
   3d858:	mvn	lr, #127	; 0x7f
   3d85c:	strb	ip, [r3, r4]!
   3d860:	str	r5, [sp, #4]
   3d864:	mvn	ip, #89	; 0x59
   3d868:	mov	r1, r7
   3d86c:	add	r2, r9, #1
   3d870:	add	r0, r5, r0
   3d874:	strb	lr, [r3, #1]
   3d878:	strb	ip, [r3, #2]
   3d87c:	bl	30c8 <memcpy@plt>
   3d880:	b	3d708 <sd_bus_creds_has_bounding_cap@@Base+0xfde0>
   3d884:	mov	r5, #0
   3d888:	b	3d7bc <sd_bus_creds_has_bounding_cap@@Base+0xfe94>
   3d88c:	mov	r0, fp
   3d890:	add	r1, sl, #1
   3d894:	add	sp, sp, #12
   3d898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d89c:	b	3d5d0 <sd_bus_creds_has_bounding_cap@@Base+0xfca8>
   3d8a0:	str	r5, [sp, #4]
   3d8a4:	b	3d708 <sd_bus_creds_has_bounding_cap@@Base+0xfde0>
   3d8a8:	ldr	r0, [pc, #128]	; 3d930 <sd_bus_creds_has_bounding_cap@@Base+0x10008>
   3d8ac:	movw	r2, #3960	; 0xf78
   3d8b0:	ldr	r1, [pc, #124]	; 3d934 <sd_bus_creds_has_bounding_cap@@Base+0x1000c>
   3d8b4:	ldr	r3, [pc, #124]	; 3d938 <sd_bus_creds_has_bounding_cap@@Base+0x10010>
   3d8b8:	add	r0, pc, r0
   3d8bc:	add	r1, pc, r1
   3d8c0:	add	r3, pc, r3
   3d8c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d8c8:	ldr	r0, [pc, #108]	; 3d93c <sd_bus_creds_has_bounding_cap@@Base+0x10014>
   3d8cc:	movw	r2, #3962	; 0xf7a
   3d8d0:	ldr	r1, [pc, #104]	; 3d940 <sd_bus_creds_has_bounding_cap@@Base+0x10018>
   3d8d4:	ldr	r3, [pc, #104]	; 3d944 <sd_bus_creds_has_bounding_cap@@Base+0x1001c>
   3d8d8:	add	r0, pc, r0
   3d8dc:	add	r1, pc, r1
   3d8e0:	add	r3, pc, r3
   3d8e4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d8e8:	ldr	r0, [pc, #88]	; 3d948 <sd_bus_creds_has_bounding_cap@@Base+0x10020>
   3d8ec:	movw	r2, #3961	; 0xf79
   3d8f0:	ldr	r1, [pc, #84]	; 3d94c <sd_bus_creds_has_bounding_cap@@Base+0x10024>
   3d8f4:	ldr	r3, [pc, #84]	; 3d950 <sd_bus_creds_has_bounding_cap@@Base+0x10028>
   3d8f8:	add	r0, pc, r0
   3d8fc:	add	r1, pc, r1
   3d900:	add	r3, pc, r3
   3d904:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d908:	ldr	r0, [pc, #68]	; 3d954 <sd_bus_creds_has_bounding_cap@@Base+0x1002c>
   3d90c:	movw	r2, #3998	; 0xf9e
   3d910:	ldr	r1, [pc, #64]	; 3d958 <sd_bus_creds_has_bounding_cap@@Base+0x10030>
   3d914:	ldr	r3, [pc, #64]	; 3d95c <sd_bus_creds_has_bounding_cap@@Base+0x10034>
   3d918:	add	r0, pc, r0
   3d91c:	add	r1, pc, r1
   3d920:	add	r3, pc, r3
   3d924:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3d928:	andeq	lr, r2, ip, lsr #13
   3d92c:			; <UNDEFINED> instruction: 0x000002b4
   3d930:	andeq	r3, r1, r8, lsl r6
   3d934:	andeq	r5, r1, ip, ror ip
   3d938:	andeq	r5, r1, r4, lsl ip
   3d93c:	andeq	r6, r1, r8, ror r5
   3d940:	andeq	r5, r1, ip, asr ip
   3d944:	strdeq	r5, [r1], -r4
   3d948:	andeq	r6, r1, r8, asr #10
   3d94c:	andeq	r5, r1, ip, lsr ip
   3d950:	ldrdeq	r5, [r1], -r4
   3d954:	andeq	r6, r1, r8, asr #10
   3d958:	andeq	r5, r1, ip, lsl ip
   3d95c:			; <UNDEFINED> instruction: 0x00015bb4
   3d960:	push	{r4, r5, r6, lr}
   3d964:	mov	r5, r1
   3d968:	mov	r4, r2
   3d96c:	mov	r6, r0
   3d970:	bl	33a4 <strlen@plt>
   3d974:	mov	r2, r5
   3d978:	mov	r3, r4
   3d97c:	mov	r1, r0
   3d980:	mov	r0, r6
   3d984:	pop	{r4, r5, r6, lr}
   3d988:	b	3d630 <sd_bus_creds_has_bounding_cap@@Base+0xfd08>
   3d98c:	ldr	ip, [pc, #228]	; 3da78 <sd_bus_creds_has_bounding_cap@@Base+0x10150>
   3d990:	mov	r2, #7
   3d994:	push	{r4, r5, r6, r7, r8, lr}
   3d998:	add	ip, pc, ip
   3d99c:	ldr	lr, [pc, #216]	; 3da7c <sd_bus_creds_has_bounding_cap@@Base+0x10154>
   3d9a0:	sub	sp, sp, #24
   3d9a4:	add	r4, sp, #12
   3d9a8:	mov	r6, r1
   3d9ac:	mov	r1, #1
   3d9b0:	mov	r7, r0
   3d9b4:	ldr	r5, [ip, lr]
   3d9b8:	mov	ip, #4
   3d9bc:	add	lr, sp, #16
   3d9c0:	str	ip, [sp, #16]
   3d9c4:	str	lr, [sp]
   3d9c8:	mov	r3, r4
   3d9cc:	ldr	ip, [r5]
   3d9d0:	str	ip, [sp, #20]
   3d9d4:	bl	3230 <getsockopt@plt>
   3d9d8:	cmp	r0, #0
   3d9dc:	blt	3d9ec <sd_bus_creds_has_bounding_cap@@Base+0x100c4>
   3d9e0:	ldr	r3, [sp, #16]
   3d9e4:	cmp	r3, #4
   3d9e8:	beq	3da30 <sd_bus_creds_has_bounding_cap@@Base+0x10108>
   3d9ec:	mov	r8, #4
   3d9f0:	mov	r0, r7
   3d9f4:	str	r8, [sp]
   3d9f8:	mov	r1, #1
   3d9fc:	mov	r2, #32
   3da00:	mov	r3, r4
   3da04:	str	r6, [sp, #12]
   3da08:	bl	2ff0 <setsockopt@plt>
   3da0c:	cmp	r0, #0
   3da10:	blt	3da44 <sd_bus_creds_has_bounding_cap@@Base+0x1011c>
   3da14:	mov	r0, #1
   3da18:	ldr	r2, [sp, #20]
   3da1c:	ldr	r3, [r5]
   3da20:	cmp	r2, r3
   3da24:	bne	3da74 <sd_bus_creds_has_bounding_cap@@Base+0x1014c>
   3da28:	add	sp, sp, #24
   3da2c:	pop	{r4, r5, r6, r7, r8, pc}
   3da30:	ldr	r3, [sp, #12]
   3da34:	cmp	r3, r6, lsl #1
   3da38:	movcs	r0, #0
   3da3c:	bcc	3d9ec <sd_bus_creds_has_bounding_cap@@Base+0x100c4>
   3da40:	b	3da18 <sd_bus_creds_has_bounding_cap@@Base+0x100f0>
   3da44:	str	r8, [sp]
   3da48:	mov	r0, r7
   3da4c:	mov	r3, r4
   3da50:	mov	r1, #1
   3da54:	mov	r2, #7
   3da58:	bl	2ff0 <setsockopt@plt>
   3da5c:	cmp	r0, #0
   3da60:	bge	3da14 <sd_bus_creds_has_bounding_cap@@Base+0x100ec>
   3da64:	bl	33f8 <__errno_location@plt>
   3da68:	ldr	r0, [r0]
   3da6c:	rsb	r0, r0, #0
   3da70:	b	3da18 <sd_bus_creds_has_bounding_cap@@Base+0x100f0>
   3da74:	bl	314c <__stack_chk_fail@plt>
   3da78:	andeq	lr, r2, r0, ror #6
   3da7c:	andeq	r0, r0, r8, lsr #5
   3da80:	ldr	ip, [pc, #228]	; 3db6c <sd_bus_creds_has_bounding_cap@@Base+0x10244>
   3da84:	mov	r2, #8
   3da88:	push	{r4, r5, r6, r7, r8, lr}
   3da8c:	add	ip, pc, ip
   3da90:	ldr	lr, [pc, #216]	; 3db70 <sd_bus_creds_has_bounding_cap@@Base+0x10248>
   3da94:	sub	sp, sp, #24
   3da98:	add	r4, sp, #12
   3da9c:	mov	r6, r1
   3daa0:	mov	r1, #1
   3daa4:	mov	r7, r0
   3daa8:	ldr	r5, [ip, lr]
   3daac:	mov	ip, #4
   3dab0:	add	lr, sp, #16
   3dab4:	str	ip, [sp, #16]
   3dab8:	str	lr, [sp]
   3dabc:	mov	r3, r4
   3dac0:	ldr	ip, [r5]
   3dac4:	str	ip, [sp, #20]
   3dac8:	bl	3230 <getsockopt@plt>
   3dacc:	cmp	r0, #0
   3dad0:	blt	3dae0 <sd_bus_creds_has_bounding_cap@@Base+0x101b8>
   3dad4:	ldr	r3, [sp, #16]
   3dad8:	cmp	r3, #4
   3dadc:	beq	3db24 <sd_bus_creds_has_bounding_cap@@Base+0x101fc>
   3dae0:	mov	r8, #4
   3dae4:	mov	r0, r7
   3dae8:	str	r8, [sp]
   3daec:	mov	r1, #1
   3daf0:	mov	r2, #33	; 0x21
   3daf4:	mov	r3, r4
   3daf8:	str	r6, [sp, #12]
   3dafc:	bl	2ff0 <setsockopt@plt>
   3db00:	cmp	r0, #0
   3db04:	blt	3db38 <sd_bus_creds_has_bounding_cap@@Base+0x10210>
   3db08:	mov	r0, #1
   3db0c:	ldr	r2, [sp, #20]
   3db10:	ldr	r3, [r5]
   3db14:	cmp	r2, r3
   3db18:	bne	3db68 <sd_bus_creds_has_bounding_cap@@Base+0x10240>
   3db1c:	add	sp, sp, #24
   3db20:	pop	{r4, r5, r6, r7, r8, pc}
   3db24:	ldr	r3, [sp, #12]
   3db28:	cmp	r3, r6, lsl #1
   3db2c:	movcs	r0, #0
   3db30:	bcc	3dae0 <sd_bus_creds_has_bounding_cap@@Base+0x101b8>
   3db34:	b	3db0c <sd_bus_creds_has_bounding_cap@@Base+0x101e4>
   3db38:	str	r8, [sp]
   3db3c:	mov	r0, r7
   3db40:	mov	r3, r4
   3db44:	mov	r1, #1
   3db48:	mov	r2, #8
   3db4c:	bl	2ff0 <setsockopt@plt>
   3db50:	cmp	r0, #0
   3db54:	bge	3db08 <sd_bus_creds_has_bounding_cap@@Base+0x101e0>
   3db58:	bl	33f8 <__errno_location@plt>
   3db5c:	ldr	r0, [r0]
   3db60:	rsb	r0, r0, #0
   3db64:	b	3db0c <sd_bus_creds_has_bounding_cap@@Base+0x101e4>
   3db68:	bl	314c <__stack_chk_fail@plt>
   3db6c:	andeq	lr, r2, ip, ror #4
   3db70:	andeq	r0, r0, r8, lsr #5
   3db74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3db78:	add	fp, sp, #32
   3db7c:	ldr	r3, [pc, #572]	; 3ddc0 <sd_bus_creds_has_bounding_cap@@Base+0x10498>
   3db80:	sub	sp, sp, #2080	; 0x820
   3db84:	sub	sp, sp, #4
   3db88:	ldr	ip, [pc, #564]	; 3ddc4 <sd_bus_creds_has_bounding_cap@@Base+0x1049c>
   3db8c:	add	r3, pc, r3
   3db90:	str	r2, [fp, #-2104]	; 0xfffff7c8
   3db94:	cmp	r0, #0
   3db98:	ldr	ip, [r3, ip]
   3db9c:	mov	r9, r1
   3dba0:	ldr	r3, [ip]
   3dba4:	str	ip, [fp, #-2108]	; 0xfffff7c4
   3dba8:	str	r3, [fp, #-40]	; 0xffffffd8
   3dbac:	blt	3dd50 <sd_bus_creds_has_bounding_cap@@Base+0x10428>
   3dbb0:	cmp	r1, #0
   3dbb4:	beq	3dd70 <sd_bus_creds_has_bounding_cap@@Base+0x10448>
   3dbb8:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   3dbbc:	cmp	r1, #0
   3dbc0:	beq	3dd90 <sd_bus_creds_has_bounding_cap@@Base+0x10468>
   3dbc4:	ldr	r4, [pc, #508]	; 3ddc8 <sd_bus_creds_has_bounding_cap@@Base+0x104a0>
   3dbc8:	cmp	r0, #0
   3dbcc:	add	r4, pc, r4
   3dbd0:	bne	3dcd0 <sd_bus_creds_has_bounding_cap@@Base+0x103a8>
   3dbd4:	ldr	r1, [pc, #496]	; 3ddcc <sd_bus_creds_has_bounding_cap@@Base+0x104a4>
   3dbd8:	mov	r0, r4
   3dbdc:	add	r1, pc, r1
   3dbe0:	bl	3620 <fopen64@plt>
   3dbe4:	subs	r5, r0, #0
   3dbe8:	beq	3dd2c <sd_bus_creds_has_bounding_cap@@Base+0x10404>
   3dbec:	mov	r0, r9
   3dbf0:	sub	r7, fp, #2080	; 0x820
   3dbf4:	bl	33a4 <strlen@plt>
   3dbf8:	sub	r7, r7, #4
   3dbfc:	sub	r2, fp, #36	; 0x24
   3dc00:	movw	r6, #2047	; 0x7ff
   3dc04:	add	r2, r2, r0
   3dc08:	str	r0, [fp, #-2096]	; 0xfffff7d0
   3dc0c:	str	r2, [fp, #-2100]	; 0xfffff7cc
   3dc10:	mov	r4, #0
   3dc14:	b	3dc2c <sd_bus_creds_has_bounding_cap@@Base+0x10304>
   3dc18:	sub	sl, r7, #4
   3dc1c:	strb	r0, [sl, r4]
   3dc20:	add	r4, r4, #1
   3dc24:	cmp	r4, r6
   3dc28:	beq	3dcc8 <sd_bus_creds_has_bounding_cap@@Base+0x103a0>
   3dc2c:	mov	r0, r5
   3dc30:	bl	3128 <_IO_getc@plt>
   3dc34:	cmn	r0, #1
   3dc38:	beq	3dd1c <sd_bus_creds_has_bounding_cap@@Base+0x103f4>
   3dc3c:	cmp	r0, #0
   3dc40:	bne	3dc18 <sd_bus_creds_has_bounding_cap@@Base+0x102f0>
   3dc44:	sub	sl, fp, #2080	; 0x820
   3dc48:	mov	r8, r0
   3dc4c:	sub	sl, sl, #8
   3dc50:	sub	r3, fp, #36	; 0x24
   3dc54:	mov	r0, sl
   3dc58:	add	r4, r3, r4
   3dc5c:	mov	r1, r9
   3dc60:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   3dc64:	mov	r3, #0
   3dc68:	strb	r3, [r4, #-2052]	; 0xfffff7fc
   3dc6c:	bl	3134 <memcmp@plt>
   3dc70:	cmp	r0, #0
   3dc74:	bne	3dc88 <sd_bus_creds_has_bounding_cap@@Base+0x10360>
   3dc78:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
   3dc7c:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
   3dc80:	cmp	r2, #61	; 0x3d
   3dc84:	beq	3dcf8 <sd_bus_creds_has_bounding_cap@@Base+0x103d0>
   3dc88:	cmp	r8, #0
   3dc8c:	beq	3dc10 <sd_bus_creds_has_bounding_cap@@Base+0x102e8>
   3dc90:	mov	r4, #0
   3dc94:	mov	r0, r4
   3dc98:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
   3dc9c:	str	r0, [r3]
   3dca0:	mov	r0, r5
   3dca4:	bl	34dc <fclose@plt>
   3dca8:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   3dcac:	mov	r0, r4
   3dcb0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3dcb4:	ldr	r3, [r1]
   3dcb8:	cmp	r2, r3
   3dcbc:	bne	3ddb8 <sd_bus_creds_has_bounding_cap@@Base+0x10490>
   3dcc0:	sub	sp, fp, #32
   3dcc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dcc8:	mov	r8, #0
   3dccc:	b	3dc50 <sd_bus_creds_has_bounding_cap@@Base+0x10328>
   3dcd0:	sub	sp, sp, #40	; 0x28
   3dcd4:	ldr	r3, [pc, #244]	; 3ddd0 <sd_bus_creds_has_bounding_cap@@Base+0x104a8>
   3dcd8:	add	r4, sp, #8
   3dcdc:	mov	r1, #1
   3dce0:	str	r0, [sp]
   3dce4:	mov	r2, #27
   3dce8:	mov	r0, r4
   3dcec:	add	r3, pc, r3
   3dcf0:	bl	3404 <__sprintf_chk@plt>
   3dcf4:	b	3dbd4 <sd_bus_creds_has_bounding_cap@@Base+0x102ac>
   3dcf8:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   3dcfc:	add	r0, r2, #1
   3dd00:	add	r0, sl, r0
   3dd04:	bl	341c <__strdup@plt>
   3dd08:	cmp	r0, #0
   3dd0c:	mvneq	r4, #11
   3dd10:	beq	3dca0 <sd_bus_creds_has_bounding_cap@@Base+0x10378>
   3dd14:	mov	r4, #1
   3dd18:	b	3dc98 <sd_bus_creds_has_bounding_cap@@Base+0x10370>
   3dd1c:	sub	sl, fp, #2080	; 0x820
   3dd20:	mov	r8, #1
   3dd24:	sub	sl, sl, #8
   3dd28:	b	3dc50 <sd_bus_creds_has_bounding_cap@@Base+0x10328>
   3dd2c:	bl	33f8 <__errno_location@plt>
   3dd30:	ldr	r4, [r0]
   3dd34:	rsb	r4, r4, #0
   3dd38:	b	3dca8 <sd_bus_creds_has_bounding_cap@@Base+0x10380>
   3dd3c:	mov	r4, r0
   3dd40:	mov	r0, r5
   3dd44:	bl	34dc <fclose@plt>
   3dd48:	mov	r0, r4
   3dd4c:	bl	36a4 <_Unwind_Resume@plt>
   3dd50:	ldr	r0, [pc, #124]	; 3ddd4 <sd_bus_creds_has_bounding_cap@@Base+0x104ac>
   3dd54:	movw	r2, #5869	; 0x16ed
   3dd58:	ldr	r1, [pc, #120]	; 3ddd8 <sd_bus_creds_has_bounding_cap@@Base+0x104b0>
   3dd5c:	ldr	r3, [pc, #120]	; 3dddc <sd_bus_creds_has_bounding_cap@@Base+0x104b4>
   3dd60:	add	r0, pc, r0
   3dd64:	add	r1, pc, r1
   3dd68:	add	r3, pc, r3
   3dd6c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3dd70:	ldr	r0, [pc, #104]	; 3dde0 <sd_bus_creds_has_bounding_cap@@Base+0x104b8>
   3dd74:	movw	r2, #5870	; 0x16ee
   3dd78:	ldr	r1, [pc, #100]	; 3dde4 <sd_bus_creds_has_bounding_cap@@Base+0x104bc>
   3dd7c:	ldr	r3, [pc, #100]	; 3dde8 <sd_bus_creds_has_bounding_cap@@Base+0x104c0>
   3dd80:	add	r0, pc, r0
   3dd84:	add	r1, pc, r1
   3dd88:	add	r3, pc, r3
   3dd8c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3dd90:	ldr	r0, [pc, #84]	; 3ddec <sd_bus_creds_has_bounding_cap@@Base+0x104c4>
   3dd94:	movw	r2, #5871	; 0x16ef
   3dd98:	ldr	r1, [pc, #80]	; 3ddf0 <sd_bus_creds_has_bounding_cap@@Base+0x104c8>
   3dd9c:	ldr	r3, [pc, #80]	; 3ddf4 <sd_bus_creds_has_bounding_cap@@Base+0x104cc>
   3dda0:	add	r0, pc, r0
   3dda4:	add	r1, pc, r1
   3dda8:	add	r3, pc, r3
   3ddac:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ddb0:	mov	r4, r0
   3ddb4:	b	3dd48 <sd_bus_creds_has_bounding_cap@@Base+0x10420>
   3ddb8:	bl	314c <__stack_chk_fail@plt>
   3ddbc:	b	3ddb0 <sd_bus_creds_has_bounding_cap@@Base+0x10488>
   3ddc0:	andeq	lr, r2, ip, ror #2
   3ddc4:	andeq	r0, r0, r8, lsr #5
   3ddc8:	andeq	r6, r1, ip, ror r3
   3ddcc:	andeq	r4, r1, r8, ror #18
   3ddd0:	andeq	r6, r1, r8, ror r2
   3ddd4:	andeq	r1, r1, r8, ror #19
   3ddd8:	ldrdeq	r5, [r1], -r4
   3dddc:	muleq	r1, r4, r7
   3dde0:	andeq	r5, r1, r4, lsl #20
   3dde4:			; <UNDEFINED> instruction: 0x000157b4
   3dde8:	andeq	r5, r1, r4, ror r7
   3ddec:			; <UNDEFINED> instruction: 0x000161bc
   3ddf0:	muleq	r1, r4, r7
   3ddf4:	andeq	r5, r1, r4, asr r7
   3ddf8:	push	{r3, lr}
   3ddfc:	ldr	r3, [pc, #244]	; 3def8 <sd_bus_creds_has_bounding_cap@@Base+0x105d0>
   3de00:	add	r3, pc, r3
   3de04:	ldr	r3, [r3]
   3de08:	cmp	r3, #0
   3de0c:	blt	3de1c <sd_bus_creds_has_bounding_cap@@Base+0x104f4>
   3de10:	moveq	r0, #0
   3de14:	movne	r0, #1
   3de18:	pop	{r3, pc}
   3de1c:	ldr	r1, [pc, #216]	; 3defc <sd_bus_creds_has_bounding_cap@@Base+0x105d4>
   3de20:	mov	r0, #6
   3de24:	add	r1, pc, r1
   3de28:	bl	3530 <setlocale@plt>
   3de2c:	cmp	r0, #0
   3de30:	beq	3de58 <sd_bus_creds_has_bounding_cap@@Base+0x10530>
   3de34:	mov	r0, #14
   3de38:	bl	3584 <nl_langinfo@plt>
   3de3c:	cmp	r0, #0
   3de40:	beq	3de58 <sd_bus_creds_has_bounding_cap@@Base+0x10530>
   3de44:	ldr	r1, [pc, #180]	; 3df00 <sd_bus_creds_has_bounding_cap@@Base+0x105d8>
   3de48:	add	r1, pc, r1
   3de4c:	bl	2fc0 <strcmp@plt>
   3de50:	cmp	r0, #0
   3de54:	bne	3de70 <sd_bus_creds_has_bounding_cap@@Base+0x10548>
   3de58:	ldr	r2, [pc, #164]	; 3df04 <sd_bus_creds_has_bounding_cap@@Base+0x105dc>
   3de5c:	mov	r3, #1
   3de60:	mov	r0, r3
   3de64:	add	r2, pc, r2
   3de68:	str	r3, [r2]
   3de6c:	pop	{r3, pc}
   3de70:	mov	r0, #0
   3de74:	mov	r1, r0
   3de78:	bl	3530 <setlocale@plt>
   3de7c:	cmp	r0, #0
   3de80:	beq	3de58 <sd_bus_creds_has_bounding_cap@@Base+0x10530>
   3de84:	ldrb	r3, [r0]
   3de88:	cmp	r3, #67	; 0x43
   3de8c:	bne	3deb0 <sd_bus_creds_has_bounding_cap@@Base+0x10588>
   3de90:	ldrb	r3, [r0, #1]
   3de94:	cmp	r3, #0
   3de98:	bne	3deb0 <sd_bus_creds_has_bounding_cap@@Base+0x10588>
   3de9c:	ldr	r0, [pc, #100]	; 3df08 <sd_bus_creds_has_bounding_cap@@Base+0x105e0>
   3dea0:	add	r0, pc, r0
   3dea4:	bl	32b4 <getenv@plt>
   3dea8:	cmp	r0, #0
   3deac:	beq	3dec8 <sd_bus_creds_has_bounding_cap@@Base+0x105a0>
   3deb0:	mov	r0, #0
   3deb4:	mov	r3, r0
   3deb8:	ldr	r2, [pc, #76]	; 3df0c <sd_bus_creds_has_bounding_cap@@Base+0x105e4>
   3debc:	add	r2, pc, r2
   3dec0:	str	r3, [r2]
   3dec4:	pop	{r3, pc}
   3dec8:	ldr	r0, [pc, #64]	; 3df10 <sd_bus_creds_has_bounding_cap@@Base+0x105e8>
   3decc:	add	r0, pc, r0
   3ded0:	bl	32b4 <getenv@plt>
   3ded4:	cmp	r0, #0
   3ded8:	bne	3deb0 <sd_bus_creds_has_bounding_cap@@Base+0x10588>
   3dedc:	ldr	r0, [pc, #48]	; 3df14 <sd_bus_creds_has_bounding_cap@@Base+0x105ec>
   3dee0:	add	r0, pc, r0
   3dee4:	bl	32b4 <getenv@plt>
   3dee8:	rsbs	r0, r0, #1
   3deec:	movcc	r0, #0
   3def0:	mov	r3, r0
   3def4:	b	3deb8 <sd_bus_creds_has_bounding_cap@@Base+0x10590>
   3def8:	muleq	r2, r4, r2
   3defc:	andeq	pc, r0, ip, lsl #22
   3df00:	ldrdeq	r6, [r1], -r8
   3df04:	andeq	lr, r2, r0, lsr r2
   3df08:	andeq	r6, r1, r8, lsl #3
   3df0c:	ldrdeq	lr, [r2], -r8
   3df10:	andeq	r6, r1, r4, ror #2
   3df14:	andeq	r6, r1, ip, asr r1
   3df18:	push	{r4, lr}
   3df1c:	mov	r4, r0
   3df20:	bl	3ddf8 <sd_bus_creds_has_bounding_cap@@Base+0x104d0>
   3df24:	ldr	r3, [pc, #20]	; 3df40 <sd_bus_creds_has_bounding_cap@@Base+0x10618>
   3df28:	add	r3, pc, r3
   3df2c:	eor	r0, r0, #1
   3df30:	uxtb	r0, r0
   3df34:	add	r4, r4, r0, lsl #3
   3df38:	ldr	r0, [r3, r4, lsl #2]
   3df3c:	pop	{r4, pc}
   3df40:	andeq	ip, r2, r0, lsr sp
   3df44:	push	{r0, r1, r2, r3}
   3df48:	ldr	r3, [pc, #304]	; 3e080 <sd_bus_creds_has_bounding_cap@@Base+0x10758>
   3df4c:	ldr	r2, [pc, #304]	; 3e084 <sd_bus_creds_has_bounding_cap@@Base+0x1075c>
   3df50:	add	r3, pc, r3
   3df54:	push	{r4, r5, r6, r7, r8, r9, lr}
   3df58:	sub	sp, sp, #12
   3df5c:	ldr	r7, [r3, r2]
   3df60:	ldr	r6, [sp, #40]	; 0x28
   3df64:	ldr	r3, [r7]
   3df68:	cmp	r6, #0
   3df6c:	str	r3, [sp, #4]
   3df70:	beq	3e060 <sd_bus_creds_has_bounding_cap@@Base+0x10738>
   3df74:	ldr	r5, [r6]
   3df78:	cmp	r5, #0
   3df7c:	moveq	r9, r5
   3df80:	beq	3df90 <sd_bus_creds_has_bounding_cap@@Base+0x10668>
   3df84:	mov	r0, r5
   3df88:	bl	33a4 <strlen@plt>
   3df8c:	mov	r9, r0
   3df90:	ldr	r0, [sp, #44]	; 0x2c
   3df94:	add	r8, sp, #48	; 0x30
   3df98:	mov	r4, r9
   3df9c:	str	r8, [sp]
   3dfa0:	cmp	r0, #0
   3dfa4:	bne	3dfc8 <sd_bus_creds_has_bounding_cap@@Base+0x106a0>
   3dfa8:	b	3e000 <sd_bus_creds_has_bounding_cap@@Base+0x106d8>
   3dfac:	ldr	r3, [sp]
   3dfb0:	add	r4, r4, r0
   3dfb4:	add	r2, r3, #4
   3dfb8:	str	r2, [sp]
   3dfbc:	ldr	r0, [r3]
   3dfc0:	cmp	r0, #0
   3dfc4:	beq	3e000 <sd_bus_creds_has_bounding_cap@@Base+0x106d8>
   3dfc8:	bl	33a4 <strlen@plt>
   3dfcc:	mvn	r3, r4
   3dfd0:	cmp	r0, r3
   3dfd4:	bls	3dfac <sd_bus_creds_has_bounding_cap@@Base+0x10684>
   3dfd8:	mov	r4, #0
   3dfdc:	ldr	r2, [sp, #4]
   3dfe0:	mov	r0, r4
   3dfe4:	ldr	r3, [r7]
   3dfe8:	cmp	r2, r3
   3dfec:	bne	3e05c <sd_bus_creds_has_bounding_cap@@Base+0x10734>
   3dff0:	add	sp, sp, #12
   3dff4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   3dff8:	add	sp, sp, #16
   3dffc:	bx	lr
   3e000:	mov	r0, r5
   3e004:	add	r1, r4, #1
   3e008:	bl	317c <realloc@plt>
   3e00c:	subs	r5, r0, #0
   3e010:	beq	3e054 <sd_bus_creds_has_bounding_cap@@Base+0x1072c>
   3e014:	ldr	r1, [sp, #44]	; 0x2c
   3e018:	add	r0, r5, r9
   3e01c:	str	r8, [sp]
   3e020:	cmp	r1, #0
   3e024:	beq	3e040 <sd_bus_creds_has_bounding_cap@@Base+0x10718>
   3e028:	add	r8, r8, #4
   3e02c:	bl	3140 <stpcpy@plt>
   3e030:	str	r8, [sp]
   3e034:	ldr	r1, [r8, #-4]
   3e038:	cmp	r1, #0
   3e03c:	bne	3e028 <sd_bus_creds_has_bounding_cap@@Base+0x10700>
   3e040:	mov	r3, #0
   3e044:	add	r4, r5, r4
   3e048:	strb	r3, [r0]
   3e04c:	str	r5, [r6]
   3e050:	b	3dfdc <sd_bus_creds_has_bounding_cap@@Base+0x106b4>
   3e054:	mov	r4, r5
   3e058:	b	3dfdc <sd_bus_creds_has_bounding_cap@@Base+0x106b4>
   3e05c:	bl	314c <__stack_chk_fail@plt>
   3e060:	ldr	r0, [pc, #32]	; 3e088 <sd_bus_creds_has_bounding_cap@@Base+0x10760>
   3e064:	movw	r2, #6594	; 0x19c2
   3e068:	ldr	r1, [pc, #28]	; 3e08c <sd_bus_creds_has_bounding_cap@@Base+0x10764>
   3e06c:	ldr	r3, [pc, #28]	; 3e090 <sd_bus_creds_has_bounding_cap@@Base+0x10768>
   3e070:	add	r0, pc, r0
   3e074:	add	r1, pc, r1
   3e078:	add	r3, pc, r3
   3e07c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e080:	andeq	sp, r2, r8, lsr #27
   3e084:	andeq	r0, r0, r8, lsr #5
   3e088:	andeq	r7, r1, r4, lsl r6
   3e08c:	andeq	r5, r1, r4, asr #9
   3e090:	andeq	r6, r1, ip, lsl fp
   3e094:	push	{r4, r5, r6, r7, r8, lr}
   3e098:	subs	r7, r0, #0
   3e09c:	mov	r4, r1
   3e0a0:	mov	r5, r2
   3e0a4:	mov	r6, r3
   3e0a8:	beq	3e110 <sd_bus_creds_has_bounding_cap@@Base+0x107e8>
   3e0ac:	cmp	r1, #0
   3e0b0:	beq	3e130 <sd_bus_creds_has_bounding_cap@@Base+0x10808>
   3e0b4:	ldr	r3, [r1]
   3e0b8:	cmp	r3, r2
   3e0bc:	bcs	3e100 <sd_bus_creds_has_bounding_cap@@Base+0x107d8>
   3e0c0:	mov	r1, r6
   3e0c4:	mov	r0, #64	; 0x40
   3e0c8:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   3e0cc:	lsl	r8, r5, #1
   3e0d0:	mul	r5, r6, r5
   3e0d4:	cmp	r8, r0
   3e0d8:	movcc	r8, r0
   3e0dc:	mul	r1, r6, r8
   3e0e0:	cmp	r1, r5
   3e0e4:	bcc	3e108 <sd_bus_creds_has_bounding_cap@@Base+0x107e0>
   3e0e8:	ldr	r0, [r7]
   3e0ec:	bl	317c <realloc@plt>
   3e0f0:	cmp	r0, #0
   3e0f4:	strne	r0, [r7]
   3e0f8:	strne	r8, [r4]
   3e0fc:	pop	{r4, r5, r6, r7, r8, pc}
   3e100:	ldr	r0, [r7]
   3e104:	pop	{r4, r5, r6, r7, r8, pc}
   3e108:	mov	r0, #0
   3e10c:	pop	{r4, r5, r6, r7, r8, pc}
   3e110:	ldr	r0, [pc, #56]	; 3e150 <sd_bus_creds_has_bounding_cap@@Base+0x10828>
   3e114:	movw	r2, #6664	; 0x1a08
   3e118:	ldr	r1, [pc, #52]	; 3e154 <sd_bus_creds_has_bounding_cap@@Base+0x1082c>
   3e11c:	ldr	r3, [pc, #52]	; 3e158 <sd_bus_creds_has_bounding_cap@@Base+0x10830>
   3e120:	add	r0, pc, r0
   3e124:	add	r1, pc, r1
   3e128:	add	r3, pc, r3
   3e12c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e130:	ldr	r0, [pc, #36]	; 3e15c <sd_bus_creds_has_bounding_cap@@Base+0x10834>
   3e134:	movw	r2, #6665	; 0x1a09
   3e138:	ldr	r1, [pc, #32]	; 3e160 <sd_bus_creds_has_bounding_cap@@Base+0x10838>
   3e13c:	ldr	r3, [pc, #32]	; 3e164 <sd_bus_creds_has_bounding_cap@@Base+0x1083c>
   3e140:	add	r0, pc, r0
   3e144:	add	r1, pc, r1
   3e148:	add	r3, pc, r3
   3e14c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e150:	andeq	r5, r1, ip, asr r1
   3e154:	andeq	r5, r1, r4, lsl r4
   3e158:	andeq	r6, r1, ip, asr fp
   3e15c:	andeq	pc, r0, r4, lsl pc	; <UNPREDICTABLE>
   3e160:	strdeq	r5, [r1], -r4
   3e164:	andeq	r6, r1, ip, lsr fp
   3e168:	ldr	ip, [pc, #852]	; 3e4c4 <sd_bus_creds_has_bounding_cap@@Base+0x10b9c>
   3e16c:	cmp	r3, #0
   3e170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e174:	add	fp, sp, #32
   3e178:	ldr	lr, [pc, #840]	; 3e4c8 <sd_bus_creds_has_bounding_cap@@Base+0x10ba0>
   3e17c:	sub	sp, sp, #44	; 0x2c
   3e180:	add	ip, pc, ip
   3e184:	str	r3, [fp, #-64]	; 0xffffffc0
   3e188:	mov	r4, r1
   3e18c:	str	r2, [fp, #-68]	; 0xffffffbc
   3e190:	mov	r3, ip
   3e194:	str	r0, [fp, #-60]	; 0xffffffc4
   3e198:	mov	r2, #0
   3e19c:	ldr	lr, [ip, lr]
   3e1a0:	str	r2, [fp, #-48]	; 0xffffffd0
   3e1a4:	ldr	r3, [lr]
   3e1a8:	str	lr, [fp, #-56]	; 0xffffffc8
   3e1ac:	str	r3, [fp, #-40]	; 0xffffffd8
   3e1b0:	beq	3e39c <sd_bus_creds_has_bounding_cap@@Base+0x10a74>
   3e1b4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   3e1b8:	cmp	r2, #0
   3e1bc:	blt	3e3d4 <sd_bus_creds_has_bounding_cap@@Base+0x10aac>
   3e1c0:	bne	3e324 <sd_bus_creds_has_bounding_cap@@Base+0x109fc>
   3e1c4:	ldr	r5, [pc, #768]	; 3e4cc <sd_bus_creds_has_bounding_cap@@Base+0x10ba4>
   3e1c8:	add	r5, pc, r5
   3e1cc:	ldr	r1, [pc, #764]	; 3e4d0 <sd_bus_creds_has_bounding_cap@@Base+0x10ba8>
   3e1d0:	mov	r0, r5
   3e1d4:	add	r1, pc, r1
   3e1d8:	bl	3620 <fopen64@plt>
   3e1dc:	subs	r6, r0, #0
   3e1e0:	beq	3e374 <sd_bus_creds_has_bounding_cap@@Base+0x10a4c>
   3e1e4:	cmp	r4, #0
   3e1e8:	bne	3e3fc <sd_bus_creds_has_bounding_cap@@Base+0x10ad4>
   3e1ec:	str	r4, [fp, #-44]	; 0xffffffd4
   3e1f0:	sub	r7, fp, #48	; 0x30
   3e1f4:	sub	r8, fp, #44	; 0x2c
   3e1f8:	b	3e248 <sd_bus_creds_has_bounding_cap@@Base+0x10920>
   3e1fc:	mov	r0, r7
   3e200:	mov	r1, r8
   3e204:	add	r2, r4, #2
   3e208:	mov	r3, #1
   3e20c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   3e210:	cmp	r0, #0
   3e214:	beq	3e314 <sd_bus_creds_has_bounding_cap@@Base+0x109ec>
   3e218:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3e21c:	add	r9, r4, #1
   3e220:	add	sl, r3, r4
   3e224:	bl	3368 <__ctype_b_loc@plt>
   3e228:	lsl	r1, r5, #1
   3e22c:	mov	r4, r9
   3e230:	ldr	r0, [r0]
   3e234:	ldrh	r1, [r0, r1]
   3e238:	tst	r1, #16384	; 0x4000
   3e23c:	uxtbne	r5, r5
   3e240:	moveq	r5, #32
   3e244:	strb	r5, [sl]
   3e248:	mov	r0, r6
   3e24c:	bl	3128 <_IO_getc@plt>
   3e250:	cmn	r0, #1
   3e254:	mov	r5, r0
   3e258:	bne	3e1fc <sd_bus_creds_has_bounding_cap@@Base+0x108d4>
   3e25c:	cmp	r4, #0
   3e260:	bne	3e360 <sd_bus_creds_has_bounding_cap@@Base+0x10a38>
   3e264:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e268:	cmp	r0, #0
   3e26c:	beq	3e27c <sd_bus_creds_has_bounding_cap@@Base+0x10954>
   3e270:	ldrb	r3, [r0]
   3e274:	cmp	r3, #0
   3e278:	bne	3e2e0 <sd_bus_creds_has_bounding_cap@@Base+0x109b8>
   3e27c:	mov	r3, #0
   3e280:	str	r3, [fp, #-44]	; 0xffffffd4
   3e284:	bl	3080 <free@plt>
   3e288:	ldr	r2, [fp, #-68]	; 0xffffffbc
   3e28c:	cmp	r2, #0
   3e290:	mvneq	r4, #1
   3e294:	beq	3e354 <sd_bus_creds_has_bounding_cap@@Base+0x10a2c>
   3e298:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3e29c:	sub	r1, fp, #44	; 0x2c
   3e2a0:	bl	3baa0 <sd_bus_creds_has_bounding_cap@@Base+0xe178>
   3e2a4:	cmp	r0, #0
   3e2a8:	blt	3e384 <sd_bus_creds_has_bounding_cap@@Base+0x10a5c>
   3e2ac:	ldr	r0, [pc, #544]	; 3e4d4 <sd_bus_creds_has_bounding_cap@@Base+0x10bac>
   3e2b0:	mov	r3, #0
   3e2b4:	ldr	r2, [pc, #540]	; 3e4d8 <sd_bus_creds_has_bounding_cap@@Base+0x10bb0>
   3e2b8:	add	r0, pc, r0
   3e2bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   3e2c0:	add	r2, pc, r2
   3e2c4:	bl	3d3c4 <sd_bus_creds_has_bounding_cap@@Base+0xfa9c>
   3e2c8:	cmp	r0, #0
   3e2cc:	str	r0, [fp, #-48]	; 0xffffffd0
   3e2d0:	beq	3e350 <sd_bus_creds_has_bounding_cap@@Base+0x10a28>
   3e2d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3e2d8:	bl	3080 <free@plt>
   3e2dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e2e0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   3e2e4:	mov	r4, #0
   3e2e8:	str	r0, [r1]
   3e2ec:	mov	r0, r6
   3e2f0:	bl	34dc <fclose@plt>
   3e2f4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3e2f8:	mov	r0, r4
   3e2fc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3e300:	ldr	r3, [r1]
   3e304:	cmp	r2, r3
   3e308:	bne	3e38c <sd_bus_creds_has_bounding_cap@@Base+0x10a64>
   3e30c:	sub	sp, fp, #32
   3e310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e314:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e318:	mvn	r4, #11
   3e31c:	bl	3080 <free@plt>
   3e320:	b	3e2ec <sd_bus_creds_has_bounding_cap@@Base+0x109c4>
   3e324:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3e328:	sub	sp, sp, #40	; 0x28
   3e32c:	add	r5, sp, #8
   3e330:	mov	r1, #1
   3e334:	mov	r2, #27
   3e338:	str	r3, [sp]
   3e33c:	mov	r0, r5
   3e340:	ldr	r3, [pc, #404]	; 3e4dc <sd_bus_creds_has_bounding_cap@@Base+0x10bb4>
   3e344:	add	r3, pc, r3
   3e348:	bl	3404 <__sprintf_chk@plt>
   3e34c:	b	3e1cc <sd_bus_creds_has_bounding_cap@@Base+0x108a4>
   3e350:	mvn	r4, #11
   3e354:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3e358:	bl	3080 <free@plt>
   3e35c:	b	3e2ec <sd_bus_creds_has_bounding_cap@@Base+0x109c4>
   3e360:	ldr	r2, [fp, #-48]	; 0xffffffd0
   3e364:	mov	r3, #0
   3e368:	add	r4, r2, r4
   3e36c:	strb	r3, [r4, #-1]
   3e370:	b	3e264 <sd_bus_creds_has_bounding_cap@@Base+0x1093c>
   3e374:	bl	33f8 <__errno_location@plt>
   3e378:	ldr	r4, [r0]
   3e37c:	rsb	r4, r4, #0
   3e380:	b	3e2f4 <sd_bus_creds_has_bounding_cap@@Base+0x109cc>
   3e384:	mov	r4, r0
   3e388:	b	3e354 <sd_bus_creds_has_bounding_cap@@Base+0x10a2c>
   3e38c:	bl	314c <__stack_chk_fail@plt>
   3e390:	mov	r4, r0
   3e394:	mov	r0, r4
   3e398:	bl	36a4 <_Unwind_Resume@plt>
   3e39c:	ldr	r0, [pc, #316]	; 3e4e0 <sd_bus_creds_has_bounding_cap@@Base+0x10bb8>
   3e3a0:	movw	r2, #723	; 0x2d3
   3e3a4:	ldr	r1, [pc, #312]	; 3e4e4 <sd_bus_creds_has_bounding_cap@@Base+0x10bbc>
   3e3a8:	ldr	r3, [pc, #312]	; 3e4e8 <sd_bus_creds_has_bounding_cap@@Base+0x10bc0>
   3e3ac:	add	r0, pc, r0
   3e3b0:	add	r1, pc, r1
   3e3b4:	add	r3, pc, r3
   3e3b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e3bc:	mov	r4, r0
   3e3c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3e3c4:	bl	3080 <free@plt>
   3e3c8:	mov	r0, r6
   3e3cc:	bl	34dc <fclose@plt>
   3e3d0:	b	3e394 <sd_bus_creds_has_bounding_cap@@Base+0x10a6c>
   3e3d4:	ldr	r0, [pc, #272]	; 3e4ec <sd_bus_creds_has_bounding_cap@@Base+0x10bc4>
   3e3d8:	mov	r2, #724	; 0x2d4
   3e3dc:	ldr	r1, [pc, #268]	; 3e4f0 <sd_bus_creds_has_bounding_cap@@Base+0x10bc8>
   3e3e0:	ldr	r3, [pc, #268]	; 3e4f4 <sd_bus_creds_has_bounding_cap@@Base+0x10bcc>
   3e3e4:	add	r0, pc, r0
   3e3e8:	add	r1, pc, r1
   3e3ec:	add	r3, pc, r3
   3e3f0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e3f4:	mov	r4, r0
   3e3f8:	b	3e3c8 <sd_bus_creds_has_bounding_cap@@Base+0x10aa0>
   3e3fc:	mov	r0, r4
   3e400:	bl	32d8 <malloc@plt>
   3e404:	cmp	r0, #0
   3e408:	mov	r7, r0
   3e40c:	str	r0, [fp, #-48]	; 0xffffffd0
   3e410:	beq	3e4b8 <sd_bus_creds_has_bounding_cap@@Base+0x10b90>
   3e414:	mov	r9, #32
   3e418:	mov	r5, #0
   3e41c:	b	3e43c <sd_bus_creds_has_bounding_cap@@Base+0x10b14>
   3e420:	bl	3368 <__ctype_b_loc@plt>
   3e424:	lsl	r2, r8, #1
   3e428:	ldr	r1, [r0]
   3e42c:	ldrh	r2, [r1, r2]
   3e430:	tst	r2, #16384	; 0x4000
   3e434:	bne	3e484 <sd_bus_creds_has_bounding_cap@@Base+0x10b5c>
   3e438:	mov	r5, #1
   3e43c:	mov	r0, r6
   3e440:	bl	3128 <_IO_getc@plt>
   3e444:	cmn	r0, #1
   3e448:	mov	r8, r0
   3e44c:	bne	3e420 <sd_bus_creds_has_bounding_cap@@Base+0x10af8>
   3e450:	cmp	r4, #4
   3e454:	movhi	r3, #0
   3e458:	strbhi	r3, [r7]
   3e45c:	bhi	3e264 <sd_bus_creds_has_bounding_cap@@Base+0x1093c>
   3e460:	sub	r4, r4, #1
   3e464:	ldr	r1, [pc, #140]	; 3e4f8 <sd_bus_creds_has_bounding_cap@@Base+0x10bd0>
   3e468:	mov	r0, r7
   3e46c:	add	r1, pc, r1
   3e470:	mov	r2, r4
   3e474:	bl	30c8 <memcpy@plt>
   3e478:	mov	r3, #0
   3e47c:	strb	r3, [r7, r4]
   3e480:	b	3e264 <sd_bus_creds_has_bounding_cap@@Base+0x1093c>
   3e484:	cmp	r5, #0
   3e488:	beq	3e4a0 <sd_bus_creds_has_bounding_cap@@Base+0x10b78>
   3e48c:	cmp	r4, #4
   3e490:	bls	3e460 <sd_bus_creds_has_bounding_cap@@Base+0x10b38>
   3e494:	strb	r9, [r7]
   3e498:	sub	r4, r4, #1
   3e49c:	add	r7, r7, #1
   3e4a0:	cmp	r4, #4
   3e4a4:	bls	3e460 <sd_bus_creds_has_bounding_cap@@Base+0x10b38>
   3e4a8:	strb	r8, [r7]
   3e4ac:	sub	r4, r4, #1
   3e4b0:	add	r7, r7, #1
   3e4b4:	b	3e418 <sd_bus_creds_has_bounding_cap@@Base+0x10af0>
   3e4b8:	mvn	r4, #11
   3e4bc:	b	3e2ec <sd_bus_creds_has_bounding_cap@@Base+0x109c4>
   3e4c0:	b	3e390 <sd_bus_creds_has_bounding_cap@@Base+0x10a68>
   3e4c4:	andeq	sp, r2, r8, ror fp
   3e4c8:	andeq	r0, r0, r8, lsr #5
   3e4cc:			; <UNDEFINED> instruction: 0x000114b8
   3e4d0:	andeq	r4, r1, r0, ror r3
   3e4d4:	andeq	r5, r1, r8, asr #23
   3e4d8:	ldrdeq	r5, [r1], -r8
   3e4dc:	andeq	r1, r1, r8, asr #7
   3e4e0:	andeq	r1, r1, ip, ror #6
   3e4e4:	andeq	r5, r1, r8, lsl #3
   3e4e8:	andeq	r5, r1, r0, lsl #2
   3e4ec:	andeq	r1, r1, r4, ror #6
   3e4f0:	andeq	r5, r1, r0, asr r1
   3e4f4:	andeq	r5, r1, r8, asr #1
   3e4f8:	andeq	r5, r1, r8, lsr #24
   3e4fc:	cmp	r0, #0
   3e500:	push	{r3, r4, r5, r6, r7, lr}
   3e504:	mov	r4, r1
   3e508:	mov	r7, r3
   3e50c:	beq	3e578 <sd_bus_creds_has_bounding_cap@@Base+0x10c50>
   3e510:	cmp	r1, #0
   3e514:	beq	3e558 <sd_bus_creds_has_bounding_cap@@Base+0x10c30>
   3e518:	ldr	r5, [r1]
   3e51c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   3e520:	subs	r6, r0, #0
   3e524:	beq	3e534 <sd_bus_creds_has_bounding_cap@@Base+0x10c0c>
   3e528:	ldr	r1, [r4]
   3e52c:	cmp	r5, r1
   3e530:	bcc	3e53c <sd_bus_creds_has_bounding_cap@@Base+0x10c14>
   3e534:	mov	r0, r6
   3e538:	pop	{r3, r4, r5, r6, r7, pc}
   3e53c:	rsb	r2, r5, r1
   3e540:	mov	r1, #0
   3e544:	mla	r0, r7, r5, r6
   3e548:	mul	r2, r7, r2
   3e54c:	bl	3434 <memset@plt>
   3e550:	mov	r0, r6
   3e554:	pop	{r3, r4, r5, r6, r7, pc}
   3e558:	ldr	r0, [pc, #56]	; 3e598 <sd_bus_creds_has_bounding_cap@@Base+0x10c70>
   3e55c:	movw	r2, #6691	; 0x1a23
   3e560:	ldr	r1, [pc, #52]	; 3e59c <sd_bus_creds_has_bounding_cap@@Base+0x10c74>
   3e564:	ldr	r3, [pc, #52]	; 3e5a0 <sd_bus_creds_has_bounding_cap@@Base+0x10c78>
   3e568:	add	r0, pc, r0
   3e56c:	add	r1, pc, r1
   3e570:	add	r3, pc, r3
   3e574:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e578:	ldr	r0, [pc, #36]	; 3e5a4 <sd_bus_creds_has_bounding_cap@@Base+0x10c7c>
   3e57c:	movw	r2, #6690	; 0x1a22
   3e580:	ldr	r1, [pc, #32]	; 3e5a8 <sd_bus_creds_has_bounding_cap@@Base+0x10c80>
   3e584:	ldr	r3, [pc, #32]	; 3e5ac <sd_bus_creds_has_bounding_cap@@Base+0x10c84>
   3e588:	add	r0, pc, r0
   3e58c:	add	r1, pc, r1
   3e590:	add	r3, pc, r3
   3e594:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e598:	andeq	pc, r0, ip, ror #21
   3e59c:	andeq	r4, r1, ip, asr #31
   3e5a0:			; <UNDEFINED> instruction: 0x000167b4
   3e5a4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   3e5a8:	andeq	r4, r1, ip, lsr #31
   3e5ac:	muleq	r1, r4, r7
   3e5b0:	push	{r4, lr}
   3e5b4:	subs	r4, r0, #0
   3e5b8:	beq	3e5f8 <sd_bus_creds_has_bounding_cap@@Base+0x10cd0>
   3e5bc:	mov	r0, #0
   3e5c0:	bl	3f60c <sd_bus_creds_has_bounding_cap@@Base+0x11ce4>
   3e5c4:	cmp	r0, #0
   3e5c8:	ble	3e5e4 <sd_bus_creds_has_bounding_cap@@Base+0x10cbc>
   3e5cc:	mov	r1, #0
   3e5d0:	mov	r3, r4
   3e5d4:	mov	r2, r1
   3e5d8:	mov	r0, #1
   3e5dc:	pop	{r4, lr}
   3e5e0:	b	3e168 <sd_bus_creds_has_bounding_cap@@Base+0x10840>
   3e5e4:	ldr	r0, [pc, #44]	; 3e618 <sd_bus_creds_has_bounding_cap@@Base+0x10cf0>
   3e5e8:	mov	r1, r4
   3e5ec:	pop	{r4, lr}
   3e5f0:	add	r0, pc, r0
   3e5f4:	b	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   3e5f8:	ldr	r0, [pc, #28]	; 3e61c <sd_bus_creds_has_bounding_cap@@Base+0x10cf4>
   3e5fc:	movw	r2, #6791	; 0x1a87
   3e600:	ldr	r1, [pc, #24]	; 3e620 <sd_bus_creds_has_bounding_cap@@Base+0x10cf8>
   3e604:	ldr	r3, [pc, #24]	; 3e624 <sd_bus_creds_has_bounding_cap@@Base+0x10cfc>
   3e608:	add	r0, pc, r0
   3e60c:	add	r1, pc, r1
   3e610:	add	r3, pc, r3
   3e614:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e618:			; <UNDEFINED> instruction: 0x00015ab4
   3e61c:	strdeq	sp, [r0], -r0
   3e620:	andeq	r4, r1, ip, lsr #30
   3e624:	andeq	r6, r1, ip, lsr r6
   3e628:	ldr	r3, [pc, #476]	; 3e80c <sd_bus_creds_has_bounding_cap@@Base+0x10ee4>
   3e62c:	push	{r4, r5, r6, r7, r8, fp, lr}
   3e630:	add	fp, sp, #24
   3e634:	ldr	r2, [pc, #468]	; 3e810 <sd_bus_creds_has_bounding_cap@@Base+0x10ee8>
   3e638:	sub	sp, sp, #44	; 0x2c
   3e63c:	add	r3, pc, r3
   3e640:	subs	r8, r0, #0
   3e644:	mov	r4, #0
   3e648:	ldr	r6, [r3, r2]
   3e64c:	mov	r7, r1
   3e650:	str	r4, [fp, #-52]	; 0xffffffcc
   3e654:	str	r4, [fp, #-48]	; 0xffffffd0
   3e658:	ldr	r3, [r6]
   3e65c:	str	r3, [fp, #-32]	; 0xffffffe0
   3e660:	beq	3e7ec <sd_bus_creds_has_bounding_cap@@Base+0x10ec4>
   3e664:	cmp	r1, #0
   3e668:	beq	3e7b0 <sd_bus_creds_has_bounding_cap@@Base+0x10e88>
   3e66c:	str	r8, [fp, #-36]	; 0xffffffdc
   3e670:	bl	33a4 <strlen@plt>
   3e674:	ldr	lr, [pc, #408]	; 3e814 <sd_bus_creds_has_bounding_cap@@Base+0x10eec>
   3e678:	add	lr, pc, lr
   3e67c:	add	r0, r0, #37	; 0x25
   3e680:	bic	ip, r0, #7
   3e684:	ldm	lr!, {r0, r1, r2, r3}
   3e688:	sub	sp, sp, ip
   3e68c:	add	r5, sp, #16
   3e690:	mov	ip, r5
   3e694:	stmia	ip!, {r0, r1, r2, r3}
   3e698:	ldm	lr, {r0, r1}
   3e69c:	lsr	r3, r1, #16
   3e6a0:	str	r0, [ip], #4
   3e6a4:	add	r0, r5, #22
   3e6a8:	strh	r1, [ip], #2
   3e6ac:	mov	r1, r8
   3e6b0:	strb	r3, [ip]
   3e6b4:	bl	3140 <stpcpy@plt>
   3e6b8:	ldr	r2, [pc, #344]	; 3e818 <sd_bus_creds_has_bounding_cap@@Base+0x10ef0>
   3e6bc:	ldr	r1, [pc, #344]	; 3e81c <sd_bus_creds_has_bounding_cap@@Base+0x10ef4>
   3e6c0:	add	r2, pc, r2
   3e6c4:	add	r1, pc, r1
   3e6c8:	mov	r3, r0
   3e6cc:	mov	r0, r5
   3e6d0:	strb	r4, [r3]
   3e6d4:	sub	r3, fp, #52	; 0x34
   3e6d8:	str	r2, [sp]
   3e6dc:	sub	r2, fp, #48	; 0x30
   3e6e0:	str	r2, [sp, #4]
   3e6e4:	ldr	r2, [pc, #308]	; 3e820 <sd_bus_creds_has_bounding_cap@@Base+0x10ef8>
   3e6e8:	str	r4, [sp, #8]
   3e6ec:	add	r2, pc, r2
   3e6f0:	bl	46eb4 <sd_bus_creds_has_bounding_cap@@Base+0x1958c>
   3e6f4:	cmn	r0, #2
   3e6f8:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   3e6fc:	mvneq	r4, #111	; 0x6f
   3e700:	beq	3e760 <sd_bus_creds_has_bounding_cap@@Base+0x10e38>
   3e704:	cmp	r0, #0
   3e708:	blt	3e788 <sd_bus_creds_has_bounding_cap@@Base+0x10e60>
   3e70c:	ldr	r4, [fp, #-52]	; 0xffffffcc
   3e710:	cmp	r4, #0
   3e714:	beq	3e7a0 <sd_bus_creds_has_bounding_cap@@Base+0x10e78>
   3e718:	ldr	r5, [fp, #-48]	; 0xffffffd0
   3e71c:	ldr	r1, [pc, #256]	; 3e824 <sd_bus_creds_has_bounding_cap@@Base+0x10efc>
   3e720:	mov	r0, r5
   3e724:	add	r1, pc, r1
   3e728:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   3e72c:	cmp	r0, #0
   3e730:	beq	3e794 <sd_bus_creds_has_bounding_cap@@Base+0x10e6c>
   3e734:	mov	r0, r4
   3e738:	sub	r1, fp, #44	; 0x2c
   3e73c:	bl	3acd0 <sd_bus_creds_has_bounding_cap@@Base+0xd3a8>
   3e740:	cmp	r0, #0
   3e744:	blt	3e788 <sd_bus_creds_has_bounding_cap@@Base+0x10e60>
   3e748:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3e74c:	cmp	r3, #1
   3e750:	ble	3e7a0 <sd_bus_creds_has_bounding_cap@@Base+0x10e78>
   3e754:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e758:	mov	r4, #0
   3e75c:	str	r3, [r7]
   3e760:	bl	3080 <free@plt>
   3e764:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3e768:	bl	3080 <free@plt>
   3e76c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   3e770:	ldr	r3, [r6]
   3e774:	mov	r0, r4
   3e778:	cmp	r2, r3
   3e77c:	bne	3e7ac <sd_bus_creds_has_bounding_cap@@Base+0x10e84>
   3e780:	sub	sp, fp, #24
   3e784:	pop	{r4, r5, r6, r7, r8, fp, pc}
   3e788:	mov	r4, r0
   3e78c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e790:	b	3e760 <sd_bus_creds_has_bounding_cap@@Base+0x10e38>
   3e794:	mov	r0, r5
   3e798:	mvn	r4, #4
   3e79c:	b	3e760 <sd_bus_creds_has_bounding_cap@@Base+0x10e38>
   3e7a0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e7a4:	mvn	r4, #4
   3e7a8:	b	3e760 <sd_bus_creds_has_bounding_cap@@Base+0x10e38>
   3e7ac:	bl	314c <__stack_chk_fail@plt>
   3e7b0:	ldr	r0, [pc, #112]	; 3e828 <sd_bus_creds_has_bounding_cap@@Base+0x10f00>
   3e7b4:	movw	r2, #6898	; 0x1af2
   3e7b8:	ldr	r1, [pc, #108]	; 3e82c <sd_bus_creds_has_bounding_cap@@Base+0x10f04>
   3e7bc:	ldr	r3, [pc, #108]	; 3e830 <sd_bus_creds_has_bounding_cap@@Base+0x10f08>
   3e7c0:	add	r0, pc, r0
   3e7c4:	add	r1, pc, r1
   3e7c8:	add	r3, pc, r3
   3e7cc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e7d0:	mov	r4, r0
   3e7d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3e7d8:	bl	3080 <free@plt>
   3e7dc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3e7e0:	bl	3080 <free@plt>
   3e7e4:	mov	r0, r4
   3e7e8:	bl	36a4 <_Unwind_Resume@plt>
   3e7ec:	ldr	r0, [pc, #64]	; 3e834 <sd_bus_creds_has_bounding_cap@@Base+0x10f0c>
   3e7f0:	movw	r2, #6897	; 0x1af1
   3e7f4:	ldr	r1, [pc, #60]	; 3e838 <sd_bus_creds_has_bounding_cap@@Base+0x10f10>
   3e7f8:	ldr	r3, [pc, #60]	; 3e83c <sd_bus_creds_has_bounding_cap@@Base+0x10f14>
   3e7fc:	add	r0, pc, r0
   3e800:	add	r1, pc, r1
   3e804:	add	r3, pc, r3
   3e808:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3e80c:			; <UNDEFINED> instruction: 0x0002d6bc
   3e810:	andeq	r0, r0, r8, lsr #5
   3e814:	andeq	r5, r1, ip, lsr sl
   3e818:	andeq	r5, r1, r8, lsl sl
   3e81c:	andeq	r5, r1, r8, lsl #20
   3e820:	andeq	r5, r1, r4, ror #19
   3e824:			; <UNDEFINED> instruction: 0x000159bc
   3e828:	andeq	r5, r1, r4, lsl #19
   3e82c:	andeq	r4, r1, r4, ror sp
   3e830:	andeq	r6, r1, ip, lsl r3
   3e834:	andeq	fp, r0, ip, lsl pc
   3e838:	andeq	r4, r1, r8, lsr sp
   3e83c:	andeq	r6, r1, r0, ror #5
   3e840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e844:	add	fp, sp, #32
   3e848:	sub	sp, sp, #36	; 0x24
   3e84c:	ldr	ip, [pc, #772]	; 3eb58 <sd_bus_creds_has_bounding_cap@@Base+0x11230>
   3e850:	subs	r4, r0, #0
   3e854:	mov	r9, r1
   3e858:	ldr	r0, [pc, #764]	; 3eb5c <sd_bus_creds_has_bounding_cap@@Base+0x11234>
   3e85c:	ldr	r1, [fp, #4]
   3e860:	add	ip, pc, ip
   3e864:	mov	sl, r3
   3e868:	mov	r8, r2
   3e86c:	mov	r3, ip
   3e870:	str	r1, [fp, #-52]	; 0xffffffcc
   3e874:	ldr	r0, [ip, r0]
   3e878:	ldr	r3, [r0]
   3e87c:	str	r0, [fp, #-48]	; 0xffffffd0
   3e880:	str	r3, [fp, #-40]	; 0xffffffd8
   3e884:	blt	3ead0 <sd_bus_creds_has_bounding_cap@@Base+0x111a8>
   3e888:	cmp	r2, #0
   3e88c:	beq	3ea78 <sd_bus_creds_has_bounding_cap@@Base+0x11150>
   3e890:	ldr	r5, [pc, #712]	; 3eb60 <sd_bus_creds_has_bounding_cap@@Base+0x11238>
   3e894:	cmp	r4, #0
   3e898:	add	r5, pc, r5
   3e89c:	bne	3e9d4 <sd_bus_creds_has_bounding_cap@@Base+0x110ac>
   3e8a0:	mov	r1, #256	; 0x100
   3e8a4:	mov	r0, r5
   3e8a8:	movt	r1, #8
   3e8ac:	bl	329c <open64@plt>
   3e8b0:	subs	r7, r0, #0
   3e8b4:	blt	3e9fc <sd_bus_creds_has_bounding_cap@@Base+0x110d4>
   3e8b8:	cmp	r9, #0
   3e8bc:	beq	3ea84 <sd_bus_creds_has_bounding_cap@@Base+0x1115c>
   3e8c0:	ldr	r5, [pc, #668]	; 3eb64 <sd_bus_creds_has_bounding_cap@@Base+0x1123c>
   3e8c4:	cmp	r4, #0
   3e8c8:	add	r5, pc, r5
   3e8cc:	bne	3ea14 <sd_bus_creds_has_bounding_cap@@Base+0x110ec>
   3e8d0:	mov	r1, #256	; 0x100
   3e8d4:	mov	r0, r5
   3e8d8:	movt	r1, #8
   3e8dc:	bl	329c <open64@plt>
   3e8e0:	subs	r6, r0, #0
   3e8e4:	blt	3ea3c <sd_bus_creds_has_bounding_cap@@Base+0x11114>
   3e8e8:	cmp	sl, #0
   3e8ec:	beq	3eabc <sd_bus_creds_has_bounding_cap@@Base+0x11194>
   3e8f0:	ldr	r5, [pc, #624]	; 3eb68 <sd_bus_creds_has_bounding_cap@@Base+0x11240>
   3e8f4:	cmp	r4, #0
   3e8f8:	add	r5, pc, r5
   3e8fc:	bne	3ea50 <sd_bus_creds_has_bounding_cap@@Base+0x11128>
   3e900:	mov	r1, #256	; 0x100
   3e904:	mov	r0, r5
   3e908:	movt	r1, #8
   3e90c:	bl	329c <open64@plt>
   3e910:	subs	r5, r0, #0
   3e914:	blt	3e9c4 <sd_bus_creds_has_bounding_cap@@Base+0x1109c>
   3e918:	ldr	r2, [fp, #-52]	; 0xffffffcc
   3e91c:	cmp	r2, #0
   3e920:	beq	3eac4 <sd_bus_creds_has_bounding_cap@@Base+0x1119c>
   3e924:	ldr	ip, [pc, #576]	; 3eb6c <sd_bus_creds_has_bounding_cap@@Base+0x11244>
   3e928:	cmp	r4, #0
   3e92c:	add	ip, pc, ip
   3e930:	bne	3ea8c <sd_bus_creds_has_bounding_cap@@Base+0x11164>
   3e934:	mov	r1, #16640	; 0x4100
   3e938:	mov	r0, ip
   3e93c:	movt	r1, #8
   3e940:	bl	329c <open64@plt>
   3e944:	cmp	r0, #0
   3e948:	blt	3e9c4 <sd_bus_creds_has_bounding_cap@@Base+0x1109c>
   3e94c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3e950:	cmp	r9, #0
   3e954:	strne	r6, [r9]
   3e958:	cmp	r8, #0
   3e95c:	strne	r7, [r8]
   3e960:	cmp	sl, #0
   3e964:	strne	r5, [sl]
   3e968:	cmp	r3, #0
   3e96c:	mvn	r5, #0
   3e970:	strne	r0, [r3]
   3e974:	ldreq	r4, [fp, #-52]	; 0xffffffcc
   3e978:	movne	r7, r5
   3e97c:	movne	r6, r5
   3e980:	movne	r4, #0
   3e984:	moveq	r7, r5
   3e988:	moveq	r6, r5
   3e98c:	mov	r0, r5
   3e990:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3e994:	mov	r0, r7
   3e998:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3e99c:	mov	r0, r6
   3e9a0:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3e9a4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   3e9a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3e9ac:	mov	r0, r4
   3e9b0:	ldr	r3, [r1]
   3e9b4:	cmp	r2, r3
   3e9b8:	bne	3eacc <sd_bus_creds_has_bounding_cap@@Base+0x111a4>
   3e9bc:	sub	sp, fp, #32
   3e9c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e9c4:	bl	33f8 <__errno_location@plt>
   3e9c8:	ldr	r4, [r0]
   3e9cc:	rsb	r4, r4, #0
   3e9d0:	b	3e98c <sd_bus_creds_has_bounding_cap@@Base+0x11064>
   3e9d4:	sub	sp, sp, #40	; 0x28
   3e9d8:	ldr	r3, [pc, #400]	; 3eb70 <sd_bus_creds_has_bounding_cap@@Base+0x11248>
   3e9dc:	add	r5, sp, #8
   3e9e0:	mov	r1, #1
   3e9e4:	mov	r2, #26
   3e9e8:	str	r4, [sp]
   3e9ec:	mov	r0, r5
   3e9f0:	add	r3, pc, r3
   3e9f4:	bl	3404 <__sprintf_chk@plt>
   3e9f8:	b	3e8a0 <sd_bus_creds_has_bounding_cap@@Base+0x10f78>
   3e9fc:	bl	33f8 <__errno_location@plt>
   3ea00:	mvn	r5, #0
   3ea04:	mov	r6, r5
   3ea08:	ldr	r4, [r0]
   3ea0c:	rsb	r4, r4, #0
   3ea10:	b	3e98c <sd_bus_creds_has_bounding_cap@@Base+0x11064>
   3ea14:	sub	sp, sp, #40	; 0x28
   3ea18:	ldr	r3, [pc, #340]	; 3eb74 <sd_bus_creds_has_bounding_cap@@Base+0x1124c>
   3ea1c:	add	r5, sp, #8
   3ea20:	mov	r1, #1
   3ea24:	mov	r2, #26
   3ea28:	str	r4, [sp]
   3ea2c:	mov	r0, r5
   3ea30:	add	r3, pc, r3
   3ea34:	bl	3404 <__sprintf_chk@plt>
   3ea38:	b	3e8d0 <sd_bus_creds_has_bounding_cap@@Base+0x10fa8>
   3ea3c:	bl	33f8 <__errno_location@plt>
   3ea40:	mvn	r5, #0
   3ea44:	ldr	r4, [r0]
   3ea48:	rsb	r4, r4, #0
   3ea4c:	b	3e98c <sd_bus_creds_has_bounding_cap@@Base+0x11064>
   3ea50:	sub	sp, sp, #40	; 0x28
   3ea54:	ldr	r3, [pc, #284]	; 3eb78 <sd_bus_creds_has_bounding_cap@@Base+0x11250>
   3ea58:	add	r5, sp, #8
   3ea5c:	mov	r1, #1
   3ea60:	mov	r2, #26
   3ea64:	str	r4, [sp]
   3ea68:	mov	r0, r5
   3ea6c:	add	r3, pc, r3
   3ea70:	bl	3404 <__sprintf_chk@plt>
   3ea74:	b	3e900 <sd_bus_creds_has_bounding_cap@@Base+0x10fd8>
   3ea78:	cmp	r9, #0
   3ea7c:	mvn	r7, #0
   3ea80:	bne	3e8c0 <sd_bus_creds_has_bounding_cap@@Base+0x10f98>
   3ea84:	mvn	r6, #0
   3ea88:	b	3e8e8 <sd_bus_creds_has_bounding_cap@@Base+0x10fc0>
   3ea8c:	sub	sp, sp, #32
   3ea90:	ldr	r3, [pc, #228]	; 3eb7c <sd_bus_creds_has_bounding_cap@@Base+0x11254>
   3ea94:	add	ip, sp, #8
   3ea98:	mov	r1, #1
   3ea9c:	mov	r2, #24
   3eaa0:	str	r4, [sp]
   3eaa4:	mov	r0, ip
   3eaa8:	add	r3, pc, r3
   3eaac:	str	ip, [fp, #-56]	; 0xffffffc8
   3eab0:	bl	3404 <__sprintf_chk@plt>
   3eab4:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3eab8:	b	3e934 <sd_bus_creds_has_bounding_cap@@Base+0x1100c>
   3eabc:	mvn	r5, #0
   3eac0:	b	3e918 <sd_bus_creds_has_bounding_cap@@Base+0x10ff0>
   3eac4:	mvn	r0, #0
   3eac8:	b	3e94c <sd_bus_creds_has_bounding_cap@@Base+0x11024>
   3eacc:	bl	314c <__stack_chk_fail@plt>
   3ead0:	ldr	r0, [pc, #168]	; 3eb80 <sd_bus_creds_has_bounding_cap@@Base+0x11258>
   3ead4:	movw	r2, #6926	; 0x1b0e
   3ead8:	ldr	r1, [pc, #164]	; 3eb84 <sd_bus_creds_has_bounding_cap@@Base+0x1125c>
   3eadc:	ldr	r3, [pc, #164]	; 3eb88 <sd_bus_creds_has_bounding_cap@@Base+0x11260>
   3eae0:	add	r0, pc, r0
   3eae4:	add	r1, pc, r1
   3eae8:	add	r3, pc, r3
   3eaec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3eaf0:	mvn	r5, #0
   3eaf4:	mov	r4, r0
   3eaf8:	mov	r7, r5
   3eafc:	mov	r6, r5
   3eb00:	mov	r0, r5
   3eb04:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3eb08:	mov	r0, r7
   3eb0c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3eb10:	mov	r0, r6
   3eb14:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   3eb18:	mov	r0, r4
   3eb1c:	bl	36a4 <_Unwind_Resume@plt>
   3eb20:	mvn	r5, #0
   3eb24:	mov	r4, r0
   3eb28:	mov	r6, r5
   3eb2c:	b	3eb00 <sd_bus_creds_has_bounding_cap@@Base+0x111d8>
   3eb30:	mov	r4, r0
   3eb34:	b	3eb08 <sd_bus_creds_has_bounding_cap@@Base+0x111e0>
   3eb38:	mov	r4, r0
   3eb3c:	mvn	r5, #0
   3eb40:	b	3eb00 <sd_bus_creds_has_bounding_cap@@Base+0x111d8>
   3eb44:	mov	r4, r0
   3eb48:	b	3eb00 <sd_bus_creds_has_bounding_cap@@Base+0x111d8>
   3eb4c:	mov	r4, r0
   3eb50:	b	3eb10 <sd_bus_creds_has_bounding_cap@@Base+0x111e8>
   3eb54:	b	3eaf0 <sd_bus_creds_has_bounding_cap@@Base+0x111c8>
   3eb58:	muleq	r2, r8, r4
   3eb5c:	andeq	r0, r0, r8, lsr #5
   3eb60:	andeq	r5, r1, r4, asr r8
   3eb64:	andeq	r5, r1, r8, lsr r8
   3eb68:	andeq	r5, r1, ip, lsl r8
   3eb6c:	andeq	r4, r1, r8, lsr lr
   3eb70:	andeq	r5, r1, r8, lsr r7
   3eb74:	andeq	r5, r1, r8, lsl #14
   3eb78:	ldrdeq	r5, [r1], -ip
   3eb7c:	andeq	r4, r1, ip, asr #25
   3eb80:	andeq	r0, r1, r8, ror #24
   3eb84:	andeq	r4, r1, r4, asr sl
   3eb88:	andeq	r6, r1, r4, lsl r1
   3eb8c:	cmp	r0, #0
   3eb90:	push	{r4, r5, r6, lr}
   3eb94:	mov	r4, r1
   3eb98:	mov	r6, r2
   3eb9c:	mov	r5, r3
   3eba0:	blt	3ebb4 <sd_bus_creds_has_bounding_cap@@Base+0x1128c>
   3eba4:	mov	r1, #536870912	; 0x20000000
   3eba8:	bl	3194 <setns@plt>
   3ebac:	cmp	r0, #0
   3ebb0:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ebb4:	cmp	r4, #0
   3ebb8:	blt	3ebd0 <sd_bus_creds_has_bounding_cap@@Base+0x112a8>
   3ebbc:	mov	r0, r4
   3ebc0:	mov	r1, #131072	; 0x20000
   3ebc4:	bl	3194 <setns@plt>
   3ebc8:	cmp	r0, #0
   3ebcc:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ebd0:	cmp	r6, #0
   3ebd4:	blt	3ebec <sd_bus_creds_has_bounding_cap@@Base+0x112c4>
   3ebd8:	mov	r0, r6
   3ebdc:	mov	r1, #1073741824	; 0x40000000
   3ebe0:	bl	3194 <setns@plt>
   3ebe4:	cmp	r0, #0
   3ebe8:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ebec:	cmp	r5, #0
   3ebf0:	blt	3ec18 <sd_bus_creds_has_bounding_cap@@Base+0x112f0>
   3ebf4:	mov	r0, r5
   3ebf8:	bl	3614 <fchdir@plt>
   3ebfc:	cmp	r0, #0
   3ec00:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ec04:	ldr	r0, [pc, #104]	; 3ec74 <sd_bus_creds_has_bounding_cap@@Base+0x1134c>
   3ec08:	add	r0, pc, r0
   3ec0c:	bl	326c <chroot@plt>
   3ec10:	cmp	r0, #0
   3ec14:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ec18:	mov	r0, #0
   3ec1c:	mov	r1, r0
   3ec20:	mov	r2, r0
   3ec24:	bl	36e0 <setresgid@plt>
   3ec28:	cmp	r0, #0
   3ec2c:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ec30:	mov	r0, #0
   3ec34:	mov	r1, r0
   3ec38:	bl	31dc <setgroups@plt>
   3ec3c:	cmp	r0, #0
   3ec40:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ec44:	mov	r0, #0
   3ec48:	mov	r1, r0
   3ec4c:	mov	r2, r0
   3ec50:	bl	35a8 <setresuid@plt>
   3ec54:	cmp	r0, #0
   3ec58:	blt	3ec64 <sd_bus_creds_has_bounding_cap@@Base+0x1133c>
   3ec5c:	mov	r0, #0
   3ec60:	pop	{r4, r5, r6, pc}
   3ec64:	bl	33f8 <__errno_location@plt>
   3ec68:	ldr	r0, [r0]
   3ec6c:	rsb	r0, r0, #0
   3ec70:	pop	{r4, r5, r6, pc}
   3ec74:	andeq	ip, r0, ip, lsl #1
   3ec78:	cmp	r0, #0
   3ec7c:	push	{r3, lr}
   3ec80:	ble	3eca0 <sd_bus_creds_has_bounding_cap@@Base+0x11378>
   3ec84:	bl	3b954 <sd_bus_creds_has_bounding_cap@@Base+0xe02c>
   3ec88:	cmn	r0, #2
   3ec8c:	cmpne	r0, #90	; 0x5a
   3ec90:	movne	r0, #0
   3ec94:	moveq	r0, #1
   3ec98:	eor	r0, r0, #1
   3ec9c:	pop	{r3, pc}
   3eca0:	mov	r0, #0
   3eca4:	pop	{r3, pc}
   3eca8:	ldr	r3, [pc, #276]	; 3edc4 <sd_bus_creds_has_bounding_cap@@Base+0x1149c>
   3ecac:	cmp	r0, #0
   3ecb0:	ldr	r2, [pc, #272]	; 3edc8 <sd_bus_creds_has_bounding_cap@@Base+0x114a0>
   3ecb4:	add	r3, pc, r3
   3ecb8:	push	{r4, r5, r6, lr}
   3ecbc:	sub	sp, sp, #32
   3ecc0:	ldr	r6, [r3, r2]
   3ecc4:	mov	r4, r1
   3ecc8:	mov	r1, #12
   3eccc:	str	r1, [sp, #12]
   3ecd0:	ldr	r3, [r6]
   3ecd4:	str	r3, [sp, #28]
   3ecd8:	blt	3eda4 <sd_bus_creds_has_bounding_cap@@Base+0x1147c>
   3ecdc:	cmp	r4, #0
   3ece0:	beq	3ed84 <sd_bus_creds_has_bounding_cap@@Base+0x1145c>
   3ece4:	add	r5, sp, #16
   3ece8:	add	r3, sp, #12
   3ecec:	mov	r1, #1
   3ecf0:	str	r3, [sp]
   3ecf4:	mov	r2, #17
   3ecf8:	mov	r3, r5
   3ecfc:	bl	3230 <getsockopt@plt>
   3ed00:	cmp	r0, #0
   3ed04:	blt	3ed60 <sd_bus_creds_has_bounding_cap@@Base+0x11438>
   3ed08:	ldr	r3, [sp, #12]
   3ed0c:	cmp	r3, #12
   3ed10:	bne	3ed70 <sd_bus_creds_has_bounding_cap@@Base+0x11448>
   3ed14:	ldr	r3, [sp, #16]
   3ed18:	cmp	r3, #0
   3ed1c:	ble	3ed78 <sd_bus_creds_has_bounding_cap@@Base+0x11450>
   3ed20:	ldr	r3, [sp, #20]
   3ed24:	cmn	r3, #1
   3ed28:	beq	3ed78 <sd_bus_creds_has_bounding_cap@@Base+0x11450>
   3ed2c:	ldr	r3, [sp, #24]
   3ed30:	cmn	r3, #1
   3ed34:	beq	3ed78 <sd_bus_creds_has_bounding_cap@@Base+0x11450>
   3ed38:	ldm	r5, {r0, r1, r2}
   3ed3c:	mov	r3, #0
   3ed40:	stm	r4, {r0, r1, r2}
   3ed44:	mov	r0, r3
   3ed48:	ldr	r2, [sp, #28]
   3ed4c:	ldr	r3, [r6]
   3ed50:	cmp	r2, r3
   3ed54:	bne	3ed80 <sd_bus_creds_has_bounding_cap@@Base+0x11458>
   3ed58:	add	sp, sp, #32
   3ed5c:	pop	{r4, r5, r6, pc}
   3ed60:	bl	33f8 <__errno_location@plt>
   3ed64:	ldr	r3, [r0]
   3ed68:	rsb	r3, r3, #0
   3ed6c:	b	3ed44 <sd_bus_creds_has_bounding_cap@@Base+0x1141c>
   3ed70:	mvn	r3, #4
   3ed74:	b	3ed44 <sd_bus_creds_has_bounding_cap@@Base+0x1141c>
   3ed78:	mvn	r3, #60	; 0x3c
   3ed7c:	b	3ed44 <sd_bus_creds_has_bounding_cap@@Base+0x1141c>
   3ed80:	bl	314c <__stack_chk_fail@plt>
   3ed84:	ldr	r0, [pc, #64]	; 3edcc <sd_bus_creds_has_bounding_cap@@Base+0x114a4>
   3ed88:	movw	r2, #7048	; 0x1b88
   3ed8c:	ldr	r1, [pc, #60]	; 3edd0 <sd_bus_creds_has_bounding_cap@@Base+0x114a8>
   3ed90:	ldr	r3, [pc, #60]	; 3edd4 <sd_bus_creds_has_bounding_cap@@Base+0x114ac>
   3ed94:	add	r0, pc, r0
   3ed98:	add	r1, pc, r1
   3ed9c:	add	r3, pc, r3
   3eda0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3eda4:	ldr	r0, [pc, #44]	; 3edd8 <sd_bus_creds_has_bounding_cap@@Base+0x114b0>
   3eda8:	movw	r2, #7047	; 0x1b87
   3edac:	ldr	r1, [pc, #40]	; 3eddc <sd_bus_creds_has_bounding_cap@@Base+0x114b4>
   3edb0:	ldr	r3, [pc, #40]	; 3ede0 <sd_bus_creds_has_bounding_cap@@Base+0x114b8>
   3edb4:	add	r0, pc, r0
   3edb8:	add	r1, pc, r1
   3edbc:	add	r3, pc, r3
   3edc0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3edc4:	andeq	sp, r2, r4, asr #32
   3edc8:	andeq	r0, r0, r8, lsr #5
   3edcc:	andeq	r5, r1, r4, asr #7
   3edd0:	andeq	r4, r1, r0, lsr #15
   3edd4:	andeq	r5, r1, r0, ror #27
   3edd8:	andeq	r3, r1, r4, lsr #5
   3eddc:	andeq	r4, r1, r0, lsl #15
   3ede0:	andeq	r5, r1, r0, asr #27
   3ede4:	ldr	r3, [pc, #360]	; 3ef54 <sd_bus_creds_has_bounding_cap@@Base+0x1162c>
   3ede8:	ldr	r2, [pc, #360]	; 3ef58 <sd_bus_creds_has_bounding_cap@@Base+0x11630>
   3edec:	add	r3, pc, r3
   3edf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3edf4:	subs	r8, r0, #0
   3edf8:	ldr	r5, [r3, r2]
   3edfc:	sub	sp, sp, #16
   3ee00:	mov	r0, #64	; 0x40
   3ee04:	mov	r7, r1
   3ee08:	str	r0, [sp, #8]
   3ee0c:	ldr	r3, [r5]
   3ee10:	str	r3, [sp, #12]
   3ee14:	blt	3ef34 <sd_bus_creds_has_bounding_cap@@Base+0x1160c>
   3ee18:	cmp	r1, #0
   3ee1c:	beq	3ef14 <sd_bus_creds_has_bounding_cap@@Base+0x115ec>
   3ee20:	mov	r1, #1
   3ee24:	bl	2f9c <calloc@plt>
   3ee28:	cmp	r0, #0
   3ee2c:	mov	r4, r0
   3ee30:	mov	r6, r0
   3ee34:	beq	3ef08 <sd_bus_creds_has_bounding_cap@@Base+0x115e0>
   3ee38:	add	r9, sp, #8
   3ee3c:	mov	r0, r8
   3ee40:	str	r9, [sp]
   3ee44:	mov	r1, #1
   3ee48:	mov	r2, #31
   3ee4c:	mov	r3, r4
   3ee50:	bl	3230 <getsockopt@plt>
   3ee54:	cmp	r0, #0
   3ee58:	blt	3ee98 <sd_bus_creds_has_bounding_cap@@Base+0x11570>
   3ee5c:	ldrb	r3, [r6]
   3ee60:	cmp	r3, #0
   3ee64:	bne	3ee8c <sd_bus_creds_has_bounding_cap@@Base+0x11564>
   3ee68:	mov	r0, r6
   3ee6c:	bl	3080 <free@plt>
   3ee70:	mvn	r0, #94	; 0x5e
   3ee74:	ldr	r2, [sp, #12]
   3ee78:	ldr	r3, [r5]
   3ee7c:	cmp	r2, r3
   3ee80:	bne	3ef10 <sd_bus_creds_has_bounding_cap@@Base+0x115e8>
   3ee84:	add	sp, sp, #16
   3ee88:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ee8c:	str	r6, [r7]
   3ee90:	mov	r0, #0
   3ee94:	b	3ee74 <sd_bus_creds_has_bounding_cap@@Base+0x1154c>
   3ee98:	mov	r0, r4
   3ee9c:	bl	3080 <free@plt>
   3eea0:	bl	33f8 <__errno_location@plt>
   3eea4:	ldr	r3, [r0]
   3eea8:	mov	r4, r0
   3eeac:	cmp	r3, #34	; 0x22
   3eeb0:	rsbne	r0, r3, #0
   3eeb4:	bne	3ee74 <sd_bus_creds_has_bounding_cap@@Base+0x1154c>
   3eeb8:	ldr	r0, [sp, #8]
   3eebc:	mov	r1, #1
   3eec0:	bl	2f9c <calloc@plt>
   3eec4:	cmp	r0, #0
   3eec8:	mov	sl, r0
   3eecc:	mov	r6, r0
   3eed0:	beq	3ef08 <sd_bus_creds_has_bounding_cap@@Base+0x115e0>
   3eed4:	str	r9, [sp]
   3eed8:	mov	r0, r8
   3eedc:	mov	r1, #1
   3eee0:	mov	r2, #31
   3eee4:	mov	r3, sl
   3eee8:	bl	3230 <getsockopt@plt>
   3eeec:	cmp	r0, #0
   3eef0:	bge	3ee5c <sd_bus_creds_has_bounding_cap@@Base+0x11534>
   3eef4:	mov	r0, sl
   3eef8:	bl	3080 <free@plt>
   3eefc:	ldr	r0, [r4]
   3ef00:	rsb	r0, r0, #0
   3ef04:	b	3ee74 <sd_bus_creds_has_bounding_cap@@Base+0x1154c>
   3ef08:	mvn	r0, #11
   3ef0c:	b	3ee74 <sd_bus_creds_has_bounding_cap@@Base+0x1154c>
   3ef10:	bl	314c <__stack_chk_fail@plt>
   3ef14:	ldr	r0, [pc, #64]	; 3ef5c <sd_bus_creds_has_bounding_cap@@Base+0x11634>
   3ef18:	movw	r2, #7076	; 0x1ba4
   3ef1c:	ldr	r1, [pc, #60]	; 3ef60 <sd_bus_creds_has_bounding_cap@@Base+0x11638>
   3ef20:	ldr	r3, [pc, #60]	; 3ef64 <sd_bus_creds_has_bounding_cap@@Base+0x1163c>
   3ef24:	add	r0, pc, r0
   3ef28:	add	r1, pc, r1
   3ef2c:	add	r3, pc, r3
   3ef30:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ef34:	ldr	r0, [pc, #44]	; 3ef68 <sd_bus_creds_has_bounding_cap@@Base+0x11640>
   3ef38:	movw	r2, #7075	; 0x1ba3
   3ef3c:	ldr	r1, [pc, #40]	; 3ef6c <sd_bus_creds_has_bounding_cap@@Base+0x11644>
   3ef40:	ldr	r3, [pc, #40]	; 3ef70 <sd_bus_creds_has_bounding_cap@@Base+0x11648>
   3ef44:	add	r0, pc, r0
   3ef48:	add	r1, pc, r1
   3ef4c:	add	r3, pc, r3
   3ef50:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3ef54:	andeq	ip, r2, ip, lsl #30
   3ef58:	andeq	r0, r0, r8, lsr #5
   3ef5c:	ldrdeq	ip, [r0], -r4
   3ef60:	andeq	r4, r1, r0, lsl r6
   3ef64:	andeq	r5, r1, r0, lsl #26
   3ef68:	andeq	r3, r1, r4, lsl r1
   3ef6c:	strdeq	r4, [r1], -r0
   3ef70:	andeq	r5, r1, r0, ror #25
   3ef74:	ldr	r3, [pc, #868]	; 3f2e0 <sd_bus_creds_has_bounding_cap@@Base+0x119b8>
   3ef78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ef7c:	subs	r7, r0, #0
   3ef80:	ldr	r0, [pc, #860]	; 3f2e4 <sd_bus_creds_has_bounding_cap@@Base+0x119bc>
   3ef84:	sub	sp, sp, #44	; 0x2c
   3ef88:	add	r3, pc, r3
   3ef8c:	mov	r6, #0
   3ef90:	str	r1, [sp, #16]
   3ef94:	str	r2, [sp, #20]
   3ef98:	ldr	r0, [r3, r0]
   3ef9c:	str	r6, [sp, #28]
   3efa0:	str	r6, [sp, #32]
   3efa4:	ldr	r3, [r0]
   3efa8:	str	r0, [sp, #8]
   3efac:	str	r3, [sp, #36]	; 0x24
   3efb0:	beq	3f2a0 <sd_bus_creds_has_bounding_cap@@Base+0x11978>
   3efb4:	ldr	sl, [r7]
   3efb8:	cmp	sl, #0
   3efbc:	beq	3f280 <sd_bus_creds_has_bounding_cap@@Base+0x11958>
   3efc0:	ldr	r2, [sp, #16]
   3efc4:	cmp	r2, #0
   3efc8:	beq	3f2c0 <sd_bus_creds_has_bounding_cap@@Base+0x11998>
   3efcc:	ldr	fp, [pc, #788]	; 3f2e8 <sd_bus_creds_has_bounding_cap@@Base+0x119c0>
   3efd0:	add	r8, sp, #28
   3efd4:	ldr	r3, [pc, #784]	; 3f2ec <sd_bus_creds_has_bounding_cap@@Base+0x119c4>
   3efd8:	add	r9, sp, #32
   3efdc:	ldr	r1, [pc, #780]	; 3f2f0 <sd_bus_creds_has_bounding_cap@@Base+0x119c8>
   3efe0:	add	fp, pc, fp
   3efe4:	mvn	r5, #0
   3efe8:	add	r3, pc, r3
   3efec:	add	r1, pc, r1
   3eff0:	str	r3, [sp, #4]
   3eff4:	str	r1, [sp, #12]
   3eff8:	ldrb	r4, [sl]
   3effc:	cmp	r5, #6
   3f000:	addls	pc, pc, r5, lsl #2
   3f004:	b	3f15c <sd_bus_creds_has_bounding_cap@@Base+0x11834>
   3f008:	b	3f120 <sd_bus_creds_has_bounding_cap@@Base+0x117f8>
   3f00c:	b	3f0e4 <sd_bus_creds_has_bounding_cap@@Base+0x117bc>
   3f010:	b	3f0c4 <sd_bus_creds_has_bounding_cap@@Base+0x1179c>
   3f014:	b	3f088 <sd_bus_creds_has_bounding_cap@@Base+0x11760>
   3f018:	b	3f068 <sd_bus_creds_has_bounding_cap@@Base+0x11740>
   3f01c:	b	3f024 <sd_bus_creds_has_bounding_cap@@Base+0x116fc>
   3f020:	b	3f18c <sd_bus_creds_has_bounding_cap@@Base+0x11864>
   3f024:	cmp	r4, #0
   3f028:	beq	3f244 <sd_bus_creds_has_bounding_cap@@Base+0x1191c>
   3f02c:	mov	r0, r8
   3f030:	mov	r1, r9
   3f034:	add	r2, r6, #2
   3f038:	mov	r3, #1
   3f03c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   3f040:	cmp	r0, #0
   3f044:	beq	3f25c <sd_bus_creds_has_bounding_cap@@Base+0x11934>
   3f048:	ldr	r3, [sp, #28]
   3f04c:	mov	r5, #4
   3f050:	strb	r4, [r3, r6]
   3f054:	add	r6, r6, #1
   3f058:	ldr	sl, [r7]
   3f05c:	add	sl, sl, #1
   3f060:	str	sl, [r7]
   3f064:	b	3eff8 <sd_bus_creds_has_bounding_cap@@Base+0x116d0>
   3f068:	cmp	r4, #0
   3f06c:	beq	3f250 <sd_bus_creds_has_bounding_cap@@Base+0x11928>
   3f070:	cmp	r4, #34	; 0x22
   3f074:	beq	3f22c <sd_bus_creds_has_bounding_cap@@Base+0x11904>
   3f078:	cmp	r4, #92	; 0x5c
   3f07c:	bne	3f1fc <sd_bus_creds_has_bounding_cap@@Base+0x118d4>
   3f080:	mov	r5, #5
   3f084:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f088:	cmp	r4, #0
   3f08c:	beq	3f244 <sd_bus_creds_has_bounding_cap@@Base+0x1191c>
   3f090:	mov	r0, r8
   3f094:	mov	r1, r9
   3f098:	add	r2, r6, #2
   3f09c:	mov	r3, #1
   3f0a0:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   3f0a4:	cmp	r0, #0
   3f0a8:	beq	3f25c <sd_bus_creds_has_bounding_cap@@Base+0x11934>
   3f0ac:	ldr	r3, [sp, #28]
   3f0b0:	mov	r5, #2
   3f0b4:	strb	r4, [r3, r6]
   3f0b8:	add	r6, r6, #1
   3f0bc:	ldr	sl, [r7]
   3f0c0:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f0c4:	cmp	r4, #0
   3f0c8:	beq	3f244 <sd_bus_creds_has_bounding_cap@@Base+0x1191c>
   3f0cc:	cmp	r4, #39	; 0x27
   3f0d0:	beq	3f22c <sd_bus_creds_has_bounding_cap@@Base+0x11904>
   3f0d4:	cmp	r4, #92	; 0x5c
   3f0d8:	bne	3f1fc <sd_bus_creds_has_bounding_cap@@Base+0x118d4>
   3f0dc:	mov	r5, #3
   3f0e0:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f0e4:	cmp	r4, #0
   3f0e8:	beq	3f244 <sd_bus_creds_has_bounding_cap@@Base+0x1191c>
   3f0ec:	mov	r0, r8
   3f0f0:	mov	r1, r9
   3f0f4:	add	r2, r6, #2
   3f0f8:	mov	r3, #1
   3f0fc:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   3f100:	cmp	r0, #0
   3f104:	beq	3f25c <sd_bus_creds_has_bounding_cap@@Base+0x11934>
   3f108:	ldr	r3, [sp, #28]
   3f10c:	mov	r5, #0
   3f110:	strb	r4, [r3, r6]
   3f114:	add	r6, r6, #1
   3f118:	ldr	sl, [r7]
   3f11c:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f120:	cmp	r4, #0
   3f124:	beq	3f1a8 <sd_bus_creds_has_bounding_cap@@Base+0x11880>
   3f128:	cmp	r4, #39	; 0x27
   3f12c:	beq	3f184 <sd_bus_creds_has_bounding_cap@@Base+0x1185c>
   3f130:	cmp	r4, #92	; 0x5c
   3f134:	beq	3f234 <sd_bus_creds_has_bounding_cap@@Base+0x1190c>
   3f138:	cmp	r4, #34	; 0x22
   3f13c:	beq	3f23c <sd_bus_creds_has_bounding_cap@@Base+0x11914>
   3f140:	ldr	r0, [sp, #12]
   3f144:	mov	r1, r4
   3f148:	bl	33b0 <strchr@plt>
   3f14c:	cmp	r0, #0
   3f150:	movne	r5, #6
   3f154:	bne	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f158:	b	3f0ec <sd_bus_creds_has_bounding_cap@@Base+0x117c4>
   3f15c:	cmp	r4, #0
   3f160:	beq	3f1a8 <sd_bus_creds_has_bounding_cap@@Base+0x11880>
   3f164:	mov	r0, fp
   3f168:	mov	r1, r4
   3f16c:	bl	33b0 <strchr@plt>
   3f170:	cmp	r0, #0
   3f174:	mvnne	r5, #0
   3f178:	bne	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f17c:	cmp	r4, #39	; 0x27
   3f180:	bne	3f130 <sd_bus_creds_has_bounding_cap@@Base+0x11808>
   3f184:	mov	r5, #2
   3f188:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f18c:	cmp	r4, #0
   3f190:	beq	3f1a8 <sd_bus_creds_has_bounding_cap@@Base+0x11880>
   3f194:	mov	r1, r4
   3f198:	ldr	r0, [sp, #4]
   3f19c:	bl	33b0 <strchr@plt>
   3f1a0:	cmp	r0, #0
   3f1a4:	bne	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f1a8:	ldr	r3, [sp, #28]
   3f1ac:	cmp	r3, #0
   3f1b0:	ldreq	r1, [sp, #16]
   3f1b4:	movne	r0, #0
   3f1b8:	ldrne	r2, [sp, #16]
   3f1bc:	moveq	r0, r3
   3f1c0:	strbne	r0, [r3, r6]
   3f1c4:	moveq	r4, r0
   3f1c8:	ldrne	r3, [sp, #28]
   3f1cc:	movne	r4, #1
   3f1d0:	streq	r3, [r1]
   3f1d4:	strne	r3, [r2]
   3f1d8:	bl	3080 <free@plt>
   3f1dc:	ldr	r1, [sp, #8]
   3f1e0:	ldr	r2, [sp, #36]	; 0x24
   3f1e4:	mov	r0, r4
   3f1e8:	ldr	r3, [r1]
   3f1ec:	cmp	r2, r3
   3f1f0:	bne	3f268 <sd_bus_creds_has_bounding_cap@@Base+0x11940>
   3f1f4:	add	sp, sp, #44	; 0x2c
   3f1f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f1fc:	mov	r0, r8
   3f200:	mov	r1, r9
   3f204:	add	r2, r6, #2
   3f208:	mov	r3, #1
   3f20c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   3f210:	cmp	r0, #0
   3f214:	beq	3f25c <sd_bus_creds_has_bounding_cap@@Base+0x11934>
   3f218:	ldr	r3, [sp, #28]
   3f21c:	strb	r4, [r3, r6]
   3f220:	add	r6, r6, #1
   3f224:	ldr	sl, [r7]
   3f228:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f22c:	mov	r5, #0
   3f230:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f234:	mov	r5, #1
   3f238:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f23c:	mov	r5, #4
   3f240:	b	3f05c <sd_bus_creds_has_bounding_cap@@Base+0x11734>
   3f244:	ldr	r2, [sp, #20]
   3f248:	cmp	r2, #0
   3f24c:	bne	3f1a8 <sd_bus_creds_has_bounding_cap@@Base+0x11880>
   3f250:	ldr	r0, [sp, #28]
   3f254:	mvn	r4, #21
   3f258:	b	3f1d8 <sd_bus_creds_has_bounding_cap@@Base+0x118b0>
   3f25c:	ldr	r0, [sp, #28]
   3f260:	mvn	r4, #11
   3f264:	b	3f1d8 <sd_bus_creds_has_bounding_cap@@Base+0x118b0>
   3f268:	bl	314c <__stack_chk_fail@plt>
   3f26c:	mov	r4, r0
   3f270:	ldr	r0, [sp, #28]
   3f274:	bl	3080 <free@plt>
   3f278:	mov	r0, r4
   3f27c:	bl	36a4 <_Unwind_Resume@plt>
   3f280:	ldr	r0, [pc, #108]	; 3f2f4 <sd_bus_creds_has_bounding_cap@@Base+0x119cc>
   3f284:	movw	r2, #7766	; 0x1e56
   3f288:	ldr	r1, [pc, #104]	; 3f2f8 <sd_bus_creds_has_bounding_cap@@Base+0x119d0>
   3f28c:	ldr	r3, [pc, #104]	; 3f2fc <sd_bus_creds_has_bounding_cap@@Base+0x119d4>
   3f290:	add	r0, pc, r0
   3f294:	add	r1, pc, r1
   3f298:	add	r3, pc, r3
   3f29c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3f2a0:	ldr	r0, [pc, #88]	; 3f300 <sd_bus_creds_has_bounding_cap@@Base+0x119d8>
   3f2a4:	movw	r2, #7765	; 0x1e55
   3f2a8:	ldr	r1, [pc, #84]	; 3f304 <sd_bus_creds_has_bounding_cap@@Base+0x119dc>
   3f2ac:	ldr	r3, [pc, #84]	; 3f308 <sd_bus_creds_has_bounding_cap@@Base+0x119e0>
   3f2b0:	add	r0, pc, r0
   3f2b4:	add	r1, pc, r1
   3f2b8:	add	r3, pc, r3
   3f2bc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3f2c0:	ldr	r0, [pc, #68]	; 3f30c <sd_bus_creds_has_bounding_cap@@Base+0x119e4>
   3f2c4:	movw	r2, #7767	; 0x1e57
   3f2c8:	ldr	r1, [pc, #64]	; 3f310 <sd_bus_creds_has_bounding_cap@@Base+0x119e8>
   3f2cc:	ldr	r3, [pc, #64]	; 3f314 <sd_bus_creds_has_bounding_cap@@Base+0x119ec>
   3f2d0:	add	r0, pc, r0
   3f2d4:	add	r1, pc, r1
   3f2d8:	add	r3, pc, r3
   3f2dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3f2e0:	andeq	ip, r2, r0, ror sp
   3f2e4:	andeq	r0, r0, r8, lsr #5
   3f2e8:	andeq	fp, r0, r4, lsr #21
   3f2ec:	muleq	r0, ip, sl
   3f2f0:	muleq	r0, r8, sl
   3f2f4:	andeq	ip, r0, r0, asr #11
   3f2f8:	andeq	r4, r1, r4, lsr #5
   3f2fc:	andeq	r5, r1, r4, ror r9
   3f300:	andeq	r3, r1, ip, asr #31
   3f304:	andeq	r4, r1, r4, lsl #5
   3f308:	andeq	r5, r1, r4, asr r9
   3f30c:	andeq	ip, r0, r8, lsr #14
   3f310:	andeq	r4, r1, r4, ror #4
   3f314:	andeq	r5, r1, r4, lsr r9
   3f318:	ldr	r3, [pc, #420]	; 3f4c4 <sd_bus_creds_has_bounding_cap@@Base+0x11b9c>
   3f31c:	mov	r2, #0
   3f320:	ldr	r1, [pc, #416]	; 3f4c8 <sd_bus_creds_has_bounding_cap@@Base+0x11ba0>
   3f324:	add	r3, pc, r3
   3f328:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f32c:	subs	r9, r0, #0
   3f330:	ldr	fp, [r3, r1]
   3f334:	sub	sp, sp, #20
   3f338:	str	r2, [sp]
   3f33c:	ldr	r3, [fp]
   3f340:	str	r3, [sp, #12]
   3f344:	beq	3f4a4 <sd_bus_creds_has_bounding_cap@@Base+0x11b7c>
   3f348:	mov	r0, sp
   3f34c:	bl	3e5b0 <sd_bus_creds_has_bounding_cap@@Base+0x10c88>
   3f350:	cmp	r0, #0
   3f354:	blt	3f474 <sd_bus_creds_has_bounding_cap@@Base+0x11b4c>
   3f358:	ldr	r8, [pc, #364]	; 3f4cc <sd_bus_creds_has_bounding_cap@@Base+0x11ba4>
   3f35c:	add	r6, sp, #16
   3f360:	ldr	sl, [pc, #360]	; 3f4d0 <sd_bus_creds_has_bounding_cap@@Base+0x11ba8>
   3f364:	add	r7, sp, #8
   3f368:	ldr	r3, [sp]
   3f36c:	add	r8, pc, r8
   3f370:	add	sl, pc, sl
   3f374:	mov	r5, #0
   3f378:	str	r3, [r6, #-12]!
   3f37c:	mov	r0, r6
   3f380:	mov	r1, r7
   3f384:	mov	r2, #1
   3f388:	str	r5, [sp, #8]
   3f38c:	bl	3ef74 <sd_bus_creds_has_bounding_cap@@Base+0x1164c>
   3f390:	subs	r3, r0, #0
   3f394:	blt	3f42c <sd_bus_creds_has_bounding_cap@@Base+0x11b04>
   3f398:	beq	3f45c <sd_bus_creds_has_bounding_cap@@Base+0x11b34>
   3f39c:	ldr	r3, [r8]
   3f3a0:	cmp	r3, #0
   3f3a4:	blt	3f424 <sd_bus_creds_has_bounding_cap@@Base+0x11afc>
   3f3a8:	moveq	r0, #0
   3f3ac:	movne	r0, #1
   3f3b0:	cmp	r0, #0
   3f3b4:	ldr	r4, [sp, #8]
   3f3b8:	bne	3f3e8 <sd_bus_creds_has_bounding_cap@@Base+0x11ac0>
   3f3bc:	mov	r1, sl
   3f3c0:	mov	r2, #3
   3f3c4:	mov	r0, r4
   3f3c8:	bl	36bc <strncmp@plt>
   3f3cc:	cmp	r0, #0
   3f3d0:	bne	3f3e8 <sd_bus_creds_has_bounding_cap@@Base+0x11ac0>
   3f3d4:	cmn	r4, #3
   3f3d8:	beq	3f3e8 <sd_bus_creds_has_bounding_cap@@Base+0x11ac0>
   3f3dc:	mov	r0, r4
   3f3e0:	bl	3080 <free@plt>
   3f3e4:	b	3f37c <sd_bus_creds_has_bounding_cap@@Base+0x11a54>
   3f3e8:	mov	r1, #61	; 0x3d
   3f3ec:	mov	r0, r4
   3f3f0:	bl	33b0 <strchr@plt>
   3f3f4:	cmp	r0, #0
   3f3f8:	strbne	r5, [r0]
   3f3fc:	addne	r1, r0, #1
   3f400:	ldrne	r4, [sp, #8]
   3f404:	moveq	r1, r0
   3f408:	mov	r0, r4
   3f40c:	blx	r9
   3f410:	cmp	r0, #0
   3f414:	blt	3f46c <sd_bus_creds_has_bounding_cap@@Base+0x11b44>
   3f418:	ldr	r0, [sp, #8]
   3f41c:	bl	3080 <free@plt>
   3f420:	b	3f37c <sd_bus_creds_has_bounding_cap@@Base+0x11a54>
   3f424:	bl	3a4e0 <sd_bus_creds_has_bounding_cap@@Base+0xcbb8>
   3f428:	b	3f3b0 <sd_bus_creds_has_bounding_cap@@Base+0x11a88>
   3f42c:	mov	r4, r3
   3f430:	ldr	r0, [sp, #8]
   3f434:	bl	3080 <free@plt>
   3f438:	ldr	r0, [sp]
   3f43c:	bl	3080 <free@plt>
   3f440:	ldr	r2, [sp, #12]
   3f444:	ldr	r3, [fp]
   3f448:	mov	r0, r4
   3f44c:	cmp	r2, r3
   3f450:	bne	3f47c <sd_bus_creds_has_bounding_cap@@Base+0x11b54>
   3f454:	add	sp, sp, #20
   3f458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f45c:	ldr	r0, [sp, #8]
   3f460:	mov	r4, r3
   3f464:	bl	3080 <free@plt>
   3f468:	b	3f438 <sd_bus_creds_has_bounding_cap@@Base+0x11b10>
   3f46c:	mov	r4, r0
   3f470:	b	3f430 <sd_bus_creds_has_bounding_cap@@Base+0x11b08>
   3f474:	mov	r4, r0
   3f478:	b	3f438 <sd_bus_creds_has_bounding_cap@@Base+0x11b10>
   3f47c:	bl	314c <__stack_chk_fail@plt>
   3f480:	mov	r4, r0
   3f484:	ldr	r0, [sp, #8]
   3f488:	bl	3080 <free@plt>
   3f48c:	ldr	r0, [sp]
   3f490:	bl	3080 <free@plt>
   3f494:	mov	r0, r4
   3f498:	bl	36a4 <_Unwind_Resume@plt>
   3f49c:	mov	r4, r0
   3f4a0:	b	3f48c <sd_bus_creds_has_bounding_cap@@Base+0x11b64>
   3f4a4:	ldr	r0, [pc, #40]	; 3f4d4 <sd_bus_creds_has_bounding_cap@@Base+0x11bac>
   3f4a8:	movw	r2, #6804	; 0x1a94
   3f4ac:	ldr	r1, [pc, #36]	; 3f4d8 <sd_bus_creds_has_bounding_cap@@Base+0x11bb0>
   3f4b0:	ldr	r3, [pc, #36]	; 3f4dc <sd_bus_creds_has_bounding_cap@@Base+0x11bb4>
   3f4b4:	add	r0, pc, r0
   3f4b8:	add	r1, pc, r1
   3f4bc:	add	r3, pc, r3
   3f4c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3f4c4:	ldrdeq	ip, [r2], -r4
   3f4c8:	andeq	r0, r0, r8, lsr #5
   3f4cc:	andeq	ip, r2, r0, lsr sp
   3f4d0:	andeq	r5, r1, r8, asr #2
   3f4d4:	strdeq	r4, [r1], -r8
   3f4d8:	andeq	r4, r1, r0, lsl #1
   3f4dc:	andeq	r5, r1, r8, lsr #15
   3f4e0:	push	{r3, r4, r5, lr}
   3f4e4:	subs	r4, r0, #0
   3f4e8:	beq	3f528 <sd_bus_creds_has_bounding_cap@@Base+0x11c00>
   3f4ec:	cmp	r1, #0
   3f4f0:	beq	3f518 <sd_bus_creds_has_bounding_cap@@Base+0x11bf0>
   3f4f4:	mov	r0, r1
   3f4f8:	bl	341c <__strdup@plt>
   3f4fc:	subs	r5, r0, #0
   3f500:	beq	3f520 <sd_bus_creds_has_bounding_cap@@Base+0x11bf8>
   3f504:	ldr	r0, [r4]
   3f508:	bl	3080 <free@plt>
   3f50c:	str	r5, [r4]
   3f510:	mov	r0, #0
   3f514:	pop	{r3, r4, r5, pc}
   3f518:	mov	r5, r1
   3f51c:	b	3f504 <sd_bus_creds_has_bounding_cap@@Base+0x11bdc>
   3f520:	mvn	r0, #11
   3f524:	pop	{r3, r4, r5, pc}
   3f528:	ldr	r0, [pc, #24]	; 3f548 <sd_bus_creds_has_bounding_cap@@Base+0x11c20>
   3f52c:	movw	r2, #7969	; 0x1f21
   3f530:	ldr	r1, [pc, #20]	; 3f54c <sd_bus_creds_has_bounding_cap@@Base+0x11c24>
   3f534:	ldr	r3, [pc, #20]	; 3f550 <sd_bus_creds_has_bounding_cap@@Base+0x11c28>
   3f538:	add	r0, pc, r0
   3f53c:	add	r1, pc, r1
   3f540:	add	r3, pc, r3
   3f544:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3f548:	andeq	r3, r1, r4, asr #26
   3f54c:	strdeq	r3, [r1], -ip
   3f550:			; <UNDEFINED> instruction: 0x000155bc
   3f554:	push	{r3, r4, r5, r6, r7, lr}
   3f558:	subs	r7, r2, #0
   3f55c:	mov	r6, r1
   3f560:	beq	3f5a0 <sd_bus_creds_has_bounding_cap@@Base+0x11c78>
   3f564:	cmp	r1, #0
   3f568:	beq	3f5a0 <sd_bus_creds_has_bounding_cap@@Base+0x11c78>
   3f56c:	sub	r5, r0, #4
   3f570:	mov	r4, #0
   3f574:	b	3f584 <sd_bus_creds_has_bounding_cap@@Base+0x11c5c>
   3f578:	add	r4, r4, #1
   3f57c:	cmp	r4, r6
   3f580:	beq	3f5a0 <sd_bus_creds_has_bounding_cap@@Base+0x11c78>
   3f584:	ldr	r0, [r5, #4]!
   3f588:	mov	r1, r7
   3f58c:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   3f590:	cmp	r0, #0
   3f594:	beq	3f578 <sd_bus_creds_has_bounding_cap@@Base+0x11c50>
   3f598:	mov	r0, r4
   3f59c:	pop	{r3, r4, r5, r6, r7, pc}
   3f5a0:	mvn	r0, #0
   3f5a4:	pop	{r3, r4, r5, r6, r7, pc}
   3f5a8:	ldr	r0, [pc, #80]	; 3f600 <sd_bus_creds_has_bounding_cap@@Base+0x11cd8>
   3f5ac:	push	{r4, lr}
   3f5b0:	add	r0, pc, r0
   3f5b4:	bl	32b4 <getenv@plt>
   3f5b8:	subs	r4, r0, #0
   3f5bc:	beq	3f5d0 <sd_bus_creds_has_bounding_cap@@Base+0x11ca8>
   3f5c0:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
   3f5c4:	adds	r0, r0, #0
   3f5c8:	movne	r0, #1
   3f5cc:	pop	{r4, pc}
   3f5d0:	ldr	r0, [pc, #44]	; 3f604 <sd_bus_creds_has_bounding_cap@@Base+0x11cdc>
   3f5d4:	add	r0, pc, r0
   3f5d8:	bl	32b4 <getenv@plt>
   3f5dc:	ldr	r1, [pc, #36]	; 3f608 <sd_bus_creds_has_bounding_cap@@Base+0x11ce0>
   3f5e0:	add	r1, pc, r1
   3f5e4:	bl	3a618 <sd_bus_creds_has_bounding_cap@@Base+0xccf0>
   3f5e8:	cmp	r0, #0
   3f5ec:	beq	3f5f8 <sd_bus_creds_has_bounding_cap@@Base+0x11cd0>
   3f5f0:	mov	r0, r4
   3f5f4:	pop	{r4, pc}
   3f5f8:	pop	{r4, lr}
   3f5fc:	b	3ce3c <sd_bus_creds_has_bounding_cap@@Base+0xf514>
   3f600:	andeq	r4, r1, r8, ror #30
   3f604:	andeq	r4, r1, r4, asr pc
   3f608:	andeq	r4, r1, r0, asr pc
   3f60c:	ldr	r3, [pc, #584]	; 3f85c <sd_bus_creds_has_bounding_cap@@Base+0x11f34>
   3f610:	ldr	r2, [pc, #584]	; 3f860 <sd_bus_creds_has_bounding_cap@@Base+0x11f38>
   3f614:	add	r3, pc, r3
   3f618:	push	{r4, r5, r6, r7, r8, r9, lr}
   3f61c:	mov	r5, r0
   3f620:	ldr	r4, [r3, r2]
   3f624:	sub	sp, sp, #12
   3f628:	ldr	r0, [pc, #564]	; 3f864 <sd_bus_creds_has_bounding_cap@@Base+0x11f3c>
   3f62c:	mov	r6, #0
   3f630:	str	r6, [sp]
   3f634:	ldr	r3, [r4]
   3f638:	add	r0, pc, r0
   3f63c:	ldr	r8, [pc, #548]	; 3f868 <sd_bus_creds_has_bounding_cap@@Base+0x11f40>
   3f640:	str	r3, [sp, #4]
   3f644:	bl	368c <__tls_get_addr@plt>
   3f648:	ldr	r3, [r8, r0]
   3f64c:	mov	r2, r0
   3f650:	cmp	r3, r6
   3f654:	blt	3f6a4 <sd_bus_creds_has_bounding_cap@@Base+0x11d7c>
   3f658:	cmp	r5, r6
   3f65c:	beq	3f694 <sd_bus_creds_has_bounding_cap@@Base+0x11d6c>
   3f660:	ldr	r1, [pc, #516]	; 3f86c <sd_bus_creds_has_bounding_cap@@Base+0x11f44>
   3f664:	mov	r7, r3
   3f668:	mov	r0, r6
   3f66c:	ldr	r3, [r2, r1]
   3f670:	str	r3, [r5]
   3f674:	bl	3080 <free@plt>
   3f678:	ldr	r2, [sp, #4]
   3f67c:	ldr	r3, [r4]
   3f680:	mov	r0, r7
   3f684:	cmp	r2, r3
   3f688:	bne	3f6a0 <sd_bus_creds_has_bounding_cap@@Base+0x11d78>
   3f68c:	add	sp, sp, #12
   3f690:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3f694:	mov	r7, r3
   3f698:	mov	r0, r5
   3f69c:	b	3f674 <sd_bus_creds_has_bounding_cap@@Base+0x11d4c>
   3f6a0:	bl	314c <__stack_chk_fail@plt>
   3f6a4:	ldr	r0, [pc, #452]	; 3f870 <sd_bus_creds_has_bounding_cap@@Base+0x11f48>
   3f6a8:	mov	r1, r6
   3f6ac:	add	r0, pc, r0
   3f6b0:	bl	34b8 <access@plt>
   3f6b4:	cmp	r0, #0
   3f6b8:	blt	3f6d4 <sd_bus_creds_has_bounding_cap@@Base+0x11dac>
   3f6bc:	ldr	r0, [pc, #432]	; 3f874 <sd_bus_creds_has_bounding_cap@@Base+0x11f4c>
   3f6c0:	mov	r1, r6
   3f6c4:	add	r0, pc, r0
   3f6c8:	bl	34b8 <access@plt>
   3f6cc:	cmp	r0, #0
   3f6d0:	blt	3f774 <sd_bus_creds_has_bounding_cap@@Base+0x11e4c>
   3f6d4:	bl	3374 <getpid@plt>
   3f6d8:	cmp	r0, #1
   3f6dc:	beq	3f7f4 <sd_bus_creds_has_bounding_cap@@Base+0x11ecc>
   3f6e0:	ldr	r0, [pc, #400]	; 3f878 <sd_bus_creds_has_bounding_cap@@Base+0x11f50>
   3f6e4:	mov	r1, sp
   3f6e8:	add	r0, pc, r0
   3f6ec:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   3f6f0:	cmn	r0, #2
   3f6f4:	beq	3f828 <sd_bus_creds_has_bounding_cap@@Base+0x11f00>
   3f6f8:	cmp	r0, #0
   3f6fc:	movlt	r7, r0
   3f700:	ldrlt	r0, [sp]
   3f704:	blt	3f674 <sd_bus_creds_has_bounding_cap@@Base+0x11d4c>
   3f708:	ldr	r9, [sp]
   3f70c:	mov	r6, r9
   3f710:	ldrb	r3, [r6]
   3f714:	cmp	r3, #108	; 0x6c
   3f718:	bne	3f788 <sd_bus_creds_has_bounding_cap@@Base+0x11e60>
   3f71c:	ldrb	r3, [r6, #1]
   3f720:	cmp	r3, #120	; 0x78
   3f724:	bne	3f788 <sd_bus_creds_has_bounding_cap@@Base+0x11e60>
   3f728:	ldrb	r3, [r6, #2]
   3f72c:	cmp	r3, #99	; 0x63
   3f730:	bne	3f788 <sd_bus_creds_has_bounding_cap@@Base+0x11e60>
   3f734:	ldrb	r3, [r6, #3]
   3f738:	cmp	r3, #0
   3f73c:	bne	3f788 <sd_bus_creds_has_bounding_cap@@Base+0x11e60>
   3f740:	ldr	r6, [pc, #308]	; 3f87c <sd_bus_creds_has_bounding_cap@@Base+0x11f54>
   3f744:	mov	r7, #1
   3f748:	add	r6, pc, r6
   3f74c:	ldr	r0, [pc, #300]	; 3f880 <sd_bus_creds_has_bounding_cap@@Base+0x11f58>
   3f750:	add	r0, pc, r0
   3f754:	bl	368c <__tls_get_addr@plt>
   3f758:	ldr	r3, [pc, #268]	; 3f86c <sd_bus_creds_has_bounding_cap@@Base+0x11f44>
   3f75c:	cmp	r5, #0
   3f760:	strne	r6, [r5]
   3f764:	str	r7, [r8, r0]
   3f768:	str	r6, [r0, r3]
   3f76c:	mov	r0, r9
   3f770:	b	3f674 <sd_bus_creds_has_bounding_cap@@Base+0x11d4c>
   3f774:	ldr	r6, [pc, #264]	; 3f884 <sd_bus_creds_has_bounding_cap@@Base+0x11f5c>
   3f778:	mov	r7, #1
   3f77c:	ldr	r9, [sp]
   3f780:	add	r6, pc, r6
   3f784:	b	3f74c <sd_bus_creds_has_bounding_cap@@Base+0x11e24>
   3f788:	ldr	r7, [pc, #248]	; 3f888 <sd_bus_creds_has_bounding_cap@@Base+0x11f60>
   3f78c:	mov	r0, r6
   3f790:	add	r7, pc, r7
   3f794:	mov	r1, r7
   3f798:	bl	2fc0 <strcmp@plt>
   3f79c:	cmp	r0, #0
   3f7a0:	beq	3f7e8 <sd_bus_creds_has_bounding_cap@@Base+0x11ec0>
   3f7a4:	ldr	r7, [pc, #224]	; 3f88c <sd_bus_creds_has_bounding_cap@@Base+0x11f64>
   3f7a8:	mov	r0, r6
   3f7ac:	add	r7, pc, r7
   3f7b0:	mov	r1, r7
   3f7b4:	bl	2fc0 <strcmp@plt>
   3f7b8:	cmp	r0, #0
   3f7bc:	beq	3f7e8 <sd_bus_creds_has_bounding_cap@@Base+0x11ec0>
   3f7c0:	ldr	r7, [pc, #200]	; 3f890 <sd_bus_creds_has_bounding_cap@@Base+0x11f68>
   3f7c4:	mov	r0, r6
   3f7c8:	add	r7, pc, r7
   3f7cc:	mov	r1, r7
   3f7d0:	bl	2fc0 <strcmp@plt>
   3f7d4:	cmp	r0, #0
   3f7d8:	ldrne	r6, [pc, #180]	; 3f894 <sd_bus_creds_has_bounding_cap@@Base+0x11f6c>
   3f7dc:	movne	r7, #1
   3f7e0:	addne	r6, pc, r6
   3f7e4:	bne	3f74c <sd_bus_creds_has_bounding_cap@@Base+0x11e24>
   3f7e8:	mov	r6, r7
   3f7ec:	mov	r7, #1
   3f7f0:	b	3f74c <sd_bus_creds_has_bounding_cap@@Base+0x11e24>
   3f7f4:	ldr	r0, [pc, #156]	; 3f898 <sd_bus_creds_has_bounding_cap@@Base+0x11f70>
   3f7f8:	add	r0, pc, r0
   3f7fc:	bl	32b4 <getenv@plt>
   3f800:	subs	r6, r0, #0
   3f804:	beq	3f818 <sd_bus_creds_has_bounding_cap@@Base+0x11ef0>
   3f808:	ldrb	r3, [r6]
   3f80c:	cmp	r3, #0
   3f810:	ldrne	r9, [sp]
   3f814:	bne	3f710 <sd_bus_creds_has_bounding_cap@@Base+0x11de8>
   3f818:	mov	r7, #0
   3f81c:	ldr	r9, [sp]
   3f820:	mov	r6, r7
   3f824:	b	3f74c <sd_bus_creds_has_bounding_cap@@Base+0x11e24>
   3f828:	ldr	r1, [pc, #108]	; 3f89c <sd_bus_creds_has_bounding_cap@@Base+0x11f74>
   3f82c:	mov	r2, sp
   3f830:	mov	r0, #1
   3f834:	add	r1, pc, r1
   3f838:	bl	3db74 <sd_bus_creds_has_bounding_cap@@Base+0x1024c>
   3f83c:	cmp	r0, #0
   3f840:	bgt	3f708 <sd_bus_creds_has_bounding_cap@@Base+0x11de0>
   3f844:	b	3f818 <sd_bus_creds_has_bounding_cap@@Base+0x11ef0>
   3f848:	mov	r4, r0
   3f84c:	ldr	r0, [sp]
   3f850:	bl	3080 <free@plt>
   3f854:	mov	r0, r4
   3f858:	bl	36a4 <_Unwind_Resume@plt>
   3f85c:	andeq	ip, r2, r4, ror #13
   3f860:	andeq	r0, r0, r8, lsr #5
   3f864:	andeq	ip, r2, r0, asr r9
   3f868:	andeq	r0, r0, r0
   3f86c:	andeq	r0, r0, ip, lsr #32
   3f870:	strdeq	r5, [r1], -r4
   3f874:	andeq	r5, r1, r8, ror #15
   3f878:	ldrdeq	r5, [r1], -r0
   3f87c:	andeq	r5, r1, ip, asr #14
   3f880:	andeq	ip, r2, r8, lsr r8
   3f884:	strdeq	r5, [r1], -r0
   3f888:	strdeq	r5, [r1], -r8
   3f88c:	andeq	r5, r1, ip, asr #13
   3f890:	ldrdeq	r5, [r1], -r0
   3f894:	andeq	r5, r1, r8, lsr #3
   3f898:	andeq	r4, r1, r8, ror #17
   3f89c:	andeq	r4, r1, ip, lsr #17
   3f8a0:	push	{r3, r4, r5, r6, r7, lr}
   3f8a4:	subs	r7, r0, #0
   3f8a8:	mov	r6, r1
   3f8ac:	beq	3fa20 <sd_bus_creds_has_bounding_cap@@Base+0x120f8>
   3f8b0:	cmp	r1, #0
   3f8b4:	beq	3fa40 <sd_bus_creds_has_bounding_cap@@Base+0x12118>
   3f8b8:	ldrb	r3, [r1]
   3f8bc:	ldrb	ip, [r7]
   3f8c0:	subs	r1, r3, #47	; 0x2f
   3f8c4:	rsbs	r2, r1, #0
   3f8c8:	adcs	r2, r2, r1
   3f8cc:	cmp	ip, #47	; 0x2f
   3f8d0:	eoreq	r2, r2, #1
   3f8d4:	cmp	r2, #0
   3f8d8:	bne	3f9e0 <sd_bus_creds_has_bounding_cap@@Base+0x120b8>
   3f8dc:	cmp	ip, #47	; 0x2f
   3f8e0:	bne	3f9c0 <sd_bus_creds_has_bounding_cap@@Base+0x12098>
   3f8e4:	add	r2, r7, #1
   3f8e8:	mov	r0, r2
   3f8ec:	ldrb	ip, [r2], #1
   3f8f0:	cmp	ip, #47	; 0x2f
   3f8f4:	beq	3f8e8 <sd_bus_creds_has_bounding_cap@@Base+0x11fc0>
   3f8f8:	cmp	r3, #47	; 0x2f
   3f8fc:	bne	3f9cc <sd_bus_creds_has_bounding_cap@@Base+0x120a4>
   3f900:	add	r3, r6, #1
   3f904:	mov	r1, r3
   3f908:	ldrb	r2, [r3], #1
   3f90c:	cmp	r2, #47	; 0x2f
   3f910:	beq	3f904 <sd_bus_creds_has_bounding_cap@@Base+0x11fdc>
   3f914:	cmp	r2, #0
   3f918:	popeq	{r3, r4, r5, r6, r7, pc}
   3f91c:	cmp	ip, #0
   3f920:	beq	3fa18 <sd_bus_creds_has_bounding_cap@@Base+0x120f0>
   3f924:	ldrb	r2, [r0]
   3f928:	cmp	r2, #0
   3f92c:	beq	3f9e8 <sd_bus_creds_has_bounding_cap@@Base+0x120c0>
   3f930:	cmp	r2, #47	; 0x2f
   3f934:	beq	3fa00 <sd_bus_creds_has_bounding_cap@@Base+0x120d8>
   3f938:	add	r3, r0, #1
   3f93c:	mov	r2, #0
   3f940:	b	3f94c <sd_bus_creds_has_bounding_cap@@Base+0x12024>
   3f944:	cmp	ip, #47	; 0x2f
   3f948:	beq	3f960 <sd_bus_creds_has_bounding_cap@@Base+0x12038>
   3f94c:	mov	r7, r3
   3f950:	ldrb	ip, [r3], #1
   3f954:	add	r2, r2, #1
   3f958:	cmp	ip, #0
   3f95c:	bne	3f944 <sd_bus_creds_has_bounding_cap@@Base+0x1201c>
   3f960:	ldrb	r5, [r1]
   3f964:	cmp	r5, #0
   3f968:	beq	3f9f8 <sd_bus_creds_has_bounding_cap@@Base+0x120d0>
   3f96c:	cmp	r5, #47	; 0x2f
   3f970:	beq	3fa0c <sd_bus_creds_has_bounding_cap@@Base+0x120e4>
   3f974:	add	ip, r1, #1
   3f978:	mov	r5, #0
   3f97c:	b	3f988 <sd_bus_creds_has_bounding_cap@@Base+0x12060>
   3f980:	cmp	r4, #47	; 0x2f
   3f984:	beq	3f99c <sd_bus_creds_has_bounding_cap@@Base+0x12074>
   3f988:	mov	r6, ip
   3f98c:	ldrb	r4, [ip], #1
   3f990:	add	r5, r5, #1
   3f994:	cmp	r4, #0
   3f998:	bne	3f980 <sd_bus_creds_has_bounding_cap@@Base+0x12058>
   3f99c:	cmp	r2, r5
   3f9a0:	bne	3f9e0 <sd_bus_creds_has_bounding_cap@@Base+0x120b8>
   3f9a4:	bl	3134 <memcmp@plt>
   3f9a8:	cmp	r0, #0
   3f9ac:	bne	3f9e0 <sd_bus_creds_has_bounding_cap@@Base+0x120b8>
   3f9b0:	ldrb	ip, [r7]
   3f9b4:	ldrb	r3, [r6]
   3f9b8:	cmp	ip, #47	; 0x2f
   3f9bc:	beq	3f8e4 <sd_bus_creds_has_bounding_cap@@Base+0x11fbc>
   3f9c0:	cmp	r3, #47	; 0x2f
   3f9c4:	mov	r0, r7
   3f9c8:	beq	3f900 <sd_bus_creds_has_bounding_cap@@Base+0x11fd8>
   3f9cc:	mov	r2, r3
   3f9d0:	cmp	r2, #0
   3f9d4:	mov	r1, r6
   3f9d8:	bne	3f91c <sd_bus_creds_has_bounding_cap@@Base+0x11ff4>
   3f9dc:	pop	{r3, r4, r5, r6, r7, pc}
   3f9e0:	mov	r0, #0
   3f9e4:	pop	{r3, r4, r5, r6, r7, pc}
   3f9e8:	ldrb	r5, [r1]
   3f9ec:	mov	r7, r0
   3f9f0:	cmp	r5, #0
   3f9f4:	bne	3f96c <sd_bus_creds_has_bounding_cap@@Base+0x12044>
   3f9f8:	mov	r6, r1
   3f9fc:	b	3f99c <sd_bus_creds_has_bounding_cap@@Base+0x12074>
   3fa00:	mov	r7, r0
   3fa04:	mov	r2, #0
   3fa08:	b	3f960 <sd_bus_creds_has_bounding_cap@@Base+0x12038>
   3fa0c:	mov	r6, r1
   3fa10:	mov	r5, #0
   3fa14:	b	3f99c <sd_bus_creds_has_bounding_cap@@Base+0x12074>
   3fa18:	mov	r0, ip
   3fa1c:	pop	{r3, r4, r5, r6, r7, pc}
   3fa20:	ldr	r0, [pc, #56]	; 3fa60 <sd_bus_creds_has_bounding_cap@@Base+0x12138>
   3fa24:	movw	r2, #375	; 0x177
   3fa28:	ldr	r1, [pc, #52]	; 3fa64 <sd_bus_creds_has_bounding_cap@@Base+0x1213c>
   3fa2c:	ldr	r3, [pc, #52]	; 3fa68 <sd_bus_creds_has_bounding_cap@@Base+0x12140>
   3fa30:	add	r0, pc, r0
   3fa34:	add	r1, pc, r1
   3fa38:	add	r3, pc, r3
   3fa3c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3fa40:	ldr	r0, [pc, #36]	; 3fa6c <sd_bus_creds_has_bounding_cap@@Base+0x12144>
   3fa44:	mov	r2, #376	; 0x178
   3fa48:	ldr	r1, [pc, #32]	; 3fa70 <sd_bus_creds_has_bounding_cap@@Base+0x12148>
   3fa4c:	ldr	r3, [pc, #32]	; 3fa74 <sd_bus_creds_has_bounding_cap@@Base+0x1214c>
   3fa50:	add	r0, pc, r0
   3fa54:	add	r1, pc, r1
   3fa58:	add	r3, pc, r3
   3fa5c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3fa60:	andeq	sp, r0, ip, ror #31
   3fa64:	andeq	r5, r1, r8, lsl #11
   3fa68:	andeq	r5, r1, r8, lsl r5
   3fa6c:	andeq	sp, r0, r0, lsl #1
   3fa70:	andeq	r5, r1, r8, ror #10
   3fa74:	strdeq	r5, [r1], -r8
   3fa78:	cmp	r0, #0
   3fa7c:	push	{r4, r5, r6, lr}
   3fa80:	beq	3fb08 <sd_bus_creds_has_bounding_cap@@Base+0x121e0>
   3fa84:	ldr	r6, [r0]
   3fa88:	ldr	r0, [r0, #4]
   3fa8c:	cmn	r6, #1
   3fa90:	beq	3fafc <sd_bus_creds_has_bounding_cap@@Base+0x121d4>
   3fa94:	mov	r2, #1000	; 0x3e8
   3fa98:	mov	r3, #0
   3fa9c:	asr	r1, r0, #31
   3faa0:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3faa4:	mov	r3, #0
   3faa8:	movw	r2, #16960	; 0x4240
   3faac:	movt	r2, #15
   3fab0:	mov	r4, r0
   3fab4:	mov	r5, r1
   3fab8:	mvn	r0, r0
   3fabc:	mvn	r1, r1
   3fac0:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3fac4:	asr	r3, r6, #31
   3fac8:	mov	r2, r6
   3facc:	cmp	r3, r1
   3fad0:	cmpeq	r2, r0
   3fad4:	bls	3fae4 <sd_bus_creds_has_bounding_cap@@Base+0x121bc>
   3fad8:	mvn	r0, #0
   3fadc:	mvn	r1, #0
   3fae0:	pop	{r4, r5, r6, pc}
   3fae4:	movw	r3, #16960	; 0x4240
   3fae8:	movt	r3, #15
   3faec:	mov	r0, r4
   3faf0:	mov	r1, r5
   3faf4:	smlal	r0, r1, r3, r6
   3faf8:	pop	{r4, r5, r6, pc}
   3fafc:	cmn	r0, #1
   3fb00:	bne	3fa94 <sd_bus_creds_has_bounding_cap@@Base+0x1216c>
   3fb04:	b	3fad8 <sd_bus_creds_has_bounding_cap@@Base+0x121b0>
   3fb08:	ldr	r0, [pc, #24]	; 3fb28 <sd_bus_creds_has_bounding_cap@@Base+0x12200>
   3fb0c:	mov	r2, #92	; 0x5c
   3fb10:	ldr	r1, [pc, #20]	; 3fb2c <sd_bus_creds_has_bounding_cap@@Base+0x12204>
   3fb14:	ldr	r3, [pc, #20]	; 3fb30 <sd_bus_creds_has_bounding_cap@@Base+0x12208>
   3fb18:	add	r0, pc, r0
   3fb1c:	add	r1, pc, r1
   3fb20:	add	r3, pc, r3
   3fb24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3fb28:	andeq	r0, r1, r4, lsr r2
   3fb2c:	muleq	r1, r8, r6
   3fb30:	andeq	r5, r1, r4, asr r6
   3fb34:	ldr	r3, [pc, #112]	; 3fbac <sd_bus_creds_has_bounding_cap@@Base+0x12284>
   3fb38:	ldr	r2, [pc, #112]	; 3fbb0 <sd_bus_creds_has_bounding_cap@@Base+0x12288>
   3fb3c:	add	r3, pc, r3
   3fb40:	push	{r4, r5, lr}
   3fb44:	sub	sp, sp, #20
   3fb48:	ldr	r4, [r3, r2]
   3fb4c:	add	r5, sp, #4
   3fb50:	mov	r1, r5
   3fb54:	ldr	r3, [r4]
   3fb58:	str	r3, [sp, #12]
   3fb5c:	bl	3668 <clock_gettime@plt>
   3fb60:	cmp	r0, #0
   3fb64:	bne	3fb8c <sd_bus_creds_has_bounding_cap@@Base+0x12264>
   3fb68:	mov	r0, r5
   3fb6c:	bl	3fa78 <sd_bus_creds_has_bounding_cap@@Base+0x12150>
   3fb70:	ldr	r2, [sp, #12]
   3fb74:	ldr	r3, [r4]
   3fb78:	cmp	r2, r3
   3fb7c:	bne	3fb88 <sd_bus_creds_has_bounding_cap@@Base+0x12260>
   3fb80:	add	sp, sp, #20
   3fb84:	pop	{r4, r5, pc}
   3fb88:	bl	314c <__stack_chk_fail@plt>
   3fb8c:	ldr	r0, [pc, #32]	; 3fbb4 <sd_bus_creds_has_bounding_cap@@Base+0x1228c>
   3fb90:	mov	r2, #34	; 0x22
   3fb94:	ldr	r1, [pc, #28]	; 3fbb8 <sd_bus_creds_has_bounding_cap@@Base+0x12290>
   3fb98:	ldr	r3, [pc, #28]	; 3fbbc <sd_bus_creds_has_bounding_cap@@Base+0x12294>
   3fb9c:	add	r0, pc, r0
   3fba0:	add	r1, pc, r1
   3fba4:	add	r3, pc, r3
   3fba8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3fbac:			; <UNDEFINED> instruction: 0x0002c1bc
   3fbb0:	andeq	r0, r0, r8, lsr #5
   3fbb4:	andeq	r5, r1, r0, ror r6
   3fbb8:	andeq	r5, r1, r4, lsl r6
   3fbbc:	andeq	r5, r1, ip, lsl #12
   3fbc0:	push	{r4, r5, r6, lr}
   3fbc4:	subs	r6, r0, #0
   3fbc8:	mov	r4, r2
   3fbcc:	mov	r5, r3
   3fbd0:	beq	3fc3c <sd_bus_creds_has_bounding_cap@@Base+0x12314>
   3fbd4:	mvn	r3, #0
   3fbd8:	mvn	r2, #0
   3fbdc:	cmp	r5, r3
   3fbe0:	cmpeq	r4, r2
   3fbe4:	mvneq	r3, #0
   3fbe8:	streq	r3, [r6]
   3fbec:	streq	r3, [r6, #4]
   3fbf0:	beq	3fc34 <sd_bus_creds_has_bounding_cap@@Base+0x1230c>
   3fbf4:	mov	r3, #0
   3fbf8:	mov	r0, r4
   3fbfc:	mov	r1, r5
   3fc00:	movw	r2, #16960	; 0x4240
   3fc04:	movt	r2, #15
   3fc08:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3fc0c:	movw	r2, #16960	; 0x4240
   3fc10:	mov	r3, #0
   3fc14:	movt	r2, #15
   3fc18:	mov	r1, r5
   3fc1c:	str	r0, [r6]
   3fc20:	mov	r0, r4
   3fc24:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3fc28:	mov	r3, #1000	; 0x3e8
   3fc2c:	mul	r2, r3, r2
   3fc30:	str	r2, [r6, #4]
   3fc34:	mov	r0, r6
   3fc38:	pop	{r4, r5, r6, pc}
   3fc3c:	ldr	r0, [pc, #24]	; 3fc5c <sd_bus_creds_has_bounding_cap@@Base+0x12334>
   3fc40:	mov	r2, #107	; 0x6b
   3fc44:	ldr	r1, [pc, #20]	; 3fc60 <sd_bus_creds_has_bounding_cap@@Base+0x12338>
   3fc48:	ldr	r3, [pc, #20]	; 3fc64 <sd_bus_creds_has_bounding_cap@@Base+0x1233c>
   3fc4c:	add	r0, pc, r0
   3fc50:	add	r1, pc, r1
   3fc54:	add	r3, pc, r3
   3fc58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3fc5c:	andeq	r0, r1, r0, lsl #2
   3fc60:	andeq	r5, r1, r4, ror #10
   3fc64:	andeq	r5, r1, ip, asr #10
   3fc68:	push	{r4, r5, r6, lr}
   3fc6c:	subs	r6, r0, #0
   3fc70:	mov	r4, r2
   3fc74:	mov	r5, r3
   3fc78:	beq	3fcdc <sd_bus_creds_has_bounding_cap@@Base+0x123b4>
   3fc7c:	mvn	r3, #0
   3fc80:	mvn	r2, #0
   3fc84:	cmp	r5, r3
   3fc88:	cmpeq	r4, r2
   3fc8c:	mvneq	r3, #0
   3fc90:	streq	r3, [r6]
   3fc94:	streq	r3, [r6, #4]
   3fc98:	beq	3fcd4 <sd_bus_creds_has_bounding_cap@@Base+0x123ac>
   3fc9c:	mov	r3, #0
   3fca0:	mov	r0, r4
   3fca4:	mov	r1, r5
   3fca8:	movw	r2, #16960	; 0x4240
   3fcac:	movt	r2, #15
   3fcb0:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3fcb4:	movw	r2, #16960	; 0x4240
   3fcb8:	mov	r3, #0
   3fcbc:	movt	r2, #15
   3fcc0:	mov	r1, r5
   3fcc4:	str	r0, [r6]
   3fcc8:	mov	r0, r4
   3fccc:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3fcd0:	str	r2, [r6, #4]
   3fcd4:	mov	r0, r6
   3fcd8:	pop	{r4, r5, r6, pc}
   3fcdc:	ldr	r0, [pc, #24]	; 3fcfc <sd_bus_creds_has_bounding_cap@@Base+0x123d4>
   3fce0:	mov	r2, #137	; 0x89
   3fce4:	ldr	r1, [pc, #20]	; 3fd00 <sd_bus_creds_has_bounding_cap@@Base+0x123d8>
   3fce8:	ldr	r3, [pc, #20]	; 3fd04 <sd_bus_creds_has_bounding_cap@@Base+0x123dc>
   3fcec:	add	r0, pc, r0
   3fcf0:	add	r1, pc, r1
   3fcf4:	add	r3, pc, r3
   3fcf8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   3fcfc:	andeq	r5, r1, r4, asr #10
   3fd00:	andeq	r5, r1, r4, asr #9
   3fd04:	muleq	r1, ip, r4
   3fd08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fd0c:	sub	sp, sp, #60	; 0x3c
   3fd10:	ldr	lr, [pc, #828]	; 40054 <sd_bus_creds_has_bounding_cap@@Base+0x1272c>
   3fd14:	subs	r6, r0, #0
   3fd18:	ldr	ip, [pc, #824]	; 40058 <sd_bus_creds_has_bounding_cap@@Base+0x12730>
   3fd1c:	add	lr, pc, lr
   3fd20:	strd	r2, [sp, #16]
   3fd24:	str	r1, [sp, #32]
   3fd28:	ldr	ip, [lr, ip]
   3fd2c:	mov	r3, lr
   3fd30:	ldr	r3, [ip]
   3fd34:	str	ip, [sp, #28]
   3fd38:	str	r3, [sp, #52]	; 0x34
   3fd3c:	beq	3fff0 <sd_bus_creds_has_bounding_cap@@Base+0x126c8>
   3fd40:	ldr	r1, [sp, #32]
   3fd44:	cmp	r1, #0
   3fd48:	beq	40014 <sd_bus_creds_has_bounding_cap@@Base+0x126ec>
   3fd4c:	ldrd	r2, [sp, #16]
   3fd50:	orrs	r3, r2, r3
   3fd54:	beq	40034 <sd_bus_creds_has_bounding_cap@@Base+0x1270c>
   3fd58:	ldr	r4, [pc, #764]	; 4005c <sd_bus_creds_has_bounding_cap@@Base+0x12734>
   3fd5c:	add	r4, pc, r4
   3fd60:	mov	r1, r4
   3fd64:	bl	3710 <strspn@plt>
   3fd68:	ldr	r1, [pc, #752]	; 40060 <sd_bus_creds_has_bounding_cap@@Base+0x12738>
   3fd6c:	mov	r2, #8
   3fd70:	add	r1, pc, r1
   3fd74:	add	r6, r6, r0
   3fd78:	mov	r0, r6
   3fd7c:	bl	36bc <strncmp@plt>
   3fd80:	subs	r7, r0, #0
   3fd84:	bne	3fdd8 <sd_bus_creds_has_bounding_cap@@Base+0x124b0>
   3fd88:	adds	r5, r6, #8
   3fd8c:	beq	3fdd8 <sd_bus_creds_has_bounding_cap@@Base+0x124b0>
   3fd90:	mov	r1, r4
   3fd94:	mov	r0, r5
   3fd98:	bl	3710 <strspn@plt>
   3fd9c:	ldrb	r3, [r5, r0]
   3fda0:	cmp	r3, #0
   3fda4:	bne	3ffbc <sd_bus_creds_has_bounding_cap@@Base+0x12694>
   3fda8:	ldr	r0, [sp, #32]
   3fdac:	mvn	r2, #0
   3fdb0:	mvn	r3, #0
   3fdb4:	strd	r2, [r0]
   3fdb8:	ldr	r1, [sp, #28]
   3fdbc:	mov	r0, r7
   3fdc0:	ldr	r2, [sp, #52]	; 0x34
   3fdc4:	ldr	r3, [r1]
   3fdc8:	cmp	r2, r3
   3fdcc:	bne	40010 <sd_bus_creds_has_bounding_cap@@Base+0x126e8>
   3fdd0:	add	sp, sp, #60	; 0x3c
   3fdd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fdd8:	ldr	r4, [pc, #644]	; 40064 <sd_bus_creds_has_bounding_cap@@Base+0x1273c>
   3fddc:	mov	r5, #0
   3fde0:	ldr	r1, [pc, #640]	; 40068 <sd_bus_creds_has_bounding_cap@@Base+0x12740>
   3fde4:	mov	r0, #0
   3fde8:	ldr	r2, [pc, #636]	; 4006c <sd_bus_creds_has_bounding_cap@@Base+0x12744>
   3fdec:	add	r4, pc, r4
   3fdf0:	add	r1, pc, r1
   3fdf4:	str	r1, [sp, #40]	; 0x28
   3fdf8:	add	r2, pc, r2
   3fdfc:	mov	r1, #0
   3fe00:	str	r2, [sp, #44]	; 0x2c
   3fe04:	strd	r0, [sp, #8]
   3fe08:	add	r1, sp, #48	; 0x30
   3fe0c:	str	r1, [sp, #36]	; 0x24
   3fe10:	mov	r0, r6
   3fe14:	ldr	r1, [sp, #40]	; 0x28
   3fe18:	bl	3710 <strspn@plt>
   3fe1c:	ldrb	r3, [r6, r0]
   3fe20:	add	r7, r6, r0
   3fe24:	cmp	r3, #0
   3fe28:	beq	3ffd4 <sd_bus_creds_has_bounding_cap@@Base+0x126ac>
   3fe2c:	bl	33f8 <__errno_location@plt>
   3fe30:	mov	r2, #0
   3fe34:	add	r1, sp, #48	; 0x30
   3fe38:	str	r2, [r0]
   3fe3c:	mov	r8, r0
   3fe40:	mov	r2, #10
   3fe44:	mov	r0, r7
   3fe48:	bl	3248 <strtoll@plt>
   3fe4c:	ldr	r3, [r8]
   3fe50:	cmp	r3, #0
   3fe54:	strd	r0, [sp]
   3fe58:	bgt	3ffc4 <sd_bus_creds_has_bounding_cap@@Base+0x1269c>
   3fe5c:	ldrd	r0, [sp]
   3fe60:	cmp	r0, #0
   3fe64:	sbcs	r1, r1, #0
   3fe68:	blt	3ffcc <sd_bus_creds_has_bounding_cap@@Base+0x126a4>
   3fe6c:	ldr	r6, [sp, #48]	; 0x30
   3fe70:	ldrb	r3, [r6]
   3fe74:	cmp	r3, #46	; 0x2e
   3fe78:	beq	3ff70 <sd_bus_creds_has_bounding_cap@@Base+0x12648>
   3fe7c:	cmp	r7, r6
   3fe80:	beq	3ffbc <sd_bus_creds_has_bounding_cap@@Base+0x12694>
   3fe84:	mov	r8, #0
   3fe88:	str	r8, [sp, #24]
   3fe8c:	mov	r5, r8
   3fe90:	mov	r0, r6
   3fe94:	ldr	r1, [sp, #44]	; 0x2c
   3fe98:	bl	3710 <strspn@plt>
   3fe9c:	mov	r9, #0
   3fea0:	add	r6, r6, r0
   3fea4:	str	r6, [sp, #48]	; 0x30
   3fea8:	b	3feb8 <sd_bus_creds_has_bounding_cap@@Base+0x12590>
   3feac:	add	r9, r9, #1
   3feb0:	cmp	r9, #27
   3feb4:	beq	3ff64 <sd_bus_creds_has_bounding_cap@@Base+0x1263c>
   3feb8:	ldr	sl, [r4, r9, lsl #4]
   3febc:	lsl	r7, r9, #4
   3fec0:	mov	r0, sl
   3fec4:	bl	33a4 <strlen@plt>
   3fec8:	mov	r1, sl
   3fecc:	mov	fp, r0
   3fed0:	mov	r0, r6
   3fed4:	mov	r2, fp
   3fed8:	bl	36bc <strncmp@plt>
   3fedc:	cmp	r0, #0
   3fee0:	bne	3feac <sd_bus_creds_has_bounding_cap@@Base+0x12584>
   3fee4:	adds	fp, r6, fp
   3fee8:	beq	3feac <sd_bus_creds_has_bounding_cap@@Base+0x12584>
   3feec:	add	r3, r4, r7
   3fef0:	mov	r6, fp
   3fef4:	ldr	r7, [r3, #8]
   3fef8:	ldr	r9, [r3, #12]
   3fefc:	ldr	r3, [sp, #24]
   3ff00:	cmp	r5, #0
   3ff04:	umull	r0, r1, r7, r8
   3ff08:	mul	sl, r7, r3
   3ff0c:	mla	sl, r8, r9, sl
   3ff10:	add	r1, sl, r1
   3ff14:	beq	3ff2c <sd_bus_creds_has_bounding_cap@@Base+0x12604>
   3ff18:	mov	r2, #10
   3ff1c:	mov	r3, #0
   3ff20:	bl	48664 <sd_bus_creds_has_bounding_cap@@Base+0x1ad3c>
   3ff24:	subs	r5, r5, #1
   3ff28:	bne	3ff18 <sd_bus_creds_has_bounding_cap@@Base+0x125f0>
   3ff2c:	ldr	r2, [sp, #4]
   3ff30:	mov	r5, #1
   3ff34:	mul	r3, r7, r2
   3ff38:	ldr	r2, [sp]
   3ff3c:	mla	r3, r9, r2, r3
   3ff40:	umull	r8, r9, r7, r2
   3ff44:	adds	r8, r8, r0
   3ff48:	add	r9, r3, r9
   3ff4c:	adc	r9, r9, r1
   3ff50:	ldrd	r0, [sp, #8]
   3ff54:	adds	r0, r0, r8
   3ff58:	adc	r1, r1, r9
   3ff5c:	strd	r0, [sp, #8]
   3ff60:	b	3fe10 <sd_bus_creds_has_bounding_cap@@Base+0x124e8>
   3ff64:	ldr	r7, [sp, #16]
   3ff68:	ldr	r9, [sp, #20]
   3ff6c:	b	3fefc <sd_bus_creds_has_bounding_cap@@Base+0x125d4>
   3ff70:	add	r5, r6, #1
   3ff74:	mov	r2, #0
   3ff78:	add	r1, sp, #48	; 0x30
   3ff7c:	str	r2, [r8]
   3ff80:	mov	r0, r5
   3ff84:	mov	r2, #10
   3ff88:	bl	3248 <strtoll@plt>
   3ff8c:	ldr	r3, [r8]
   3ff90:	cmp	r3, #0
   3ff94:	bgt	3ffc4 <sd_bus_creds_has_bounding_cap@@Base+0x1269c>
   3ff98:	cmp	r0, #0
   3ff9c:	sbcs	r3, r1, #0
   3ffa0:	blt	3ffcc <sd_bus_creds_has_bounding_cap@@Base+0x126a4>
   3ffa4:	ldr	r6, [sp, #48]	; 0x30
   3ffa8:	cmp	r6, r5
   3ffac:	rsbne	r5, r5, r6
   3ffb0:	movne	r8, r0
   3ffb4:	strne	r1, [sp, #24]
   3ffb8:	bne	3fe90 <sd_bus_creds_has_bounding_cap@@Base+0x12568>
   3ffbc:	mvn	r7, #21
   3ffc0:	b	3fdb8 <sd_bus_creds_has_bounding_cap@@Base+0x12490>
   3ffc4:	rsb	r7, r3, #0
   3ffc8:	b	3fdb8 <sd_bus_creds_has_bounding_cap@@Base+0x12490>
   3ffcc:	mvn	r7, #33	; 0x21
   3ffd0:	b	3fdb8 <sd_bus_creds_has_bounding_cap@@Base+0x12490>
   3ffd4:	cmp	r5, #0
   3ffd8:	beq	3ffbc <sd_bus_creds_has_bounding_cap@@Base+0x12694>
   3ffdc:	ldrd	r0, [sp, #8]
   3ffe0:	mov	r7, r3
   3ffe4:	ldr	r2, [sp, #32]
   3ffe8:	strd	r0, [r2]
   3ffec:	b	3fdb8 <sd_bus_creds_has_bounding_cap@@Base+0x12490>
   3fff0:	ldr	r0, [pc, #120]	; 40070 <sd_bus_creds_has_bounding_cap@@Base+0x12748>
   3fff4:	movw	r2, #655	; 0x28f
   3fff8:	ldr	r1, [pc, #116]	; 40074 <sd_bus_creds_has_bounding_cap@@Base+0x1274c>
   3fffc:	ldr	r3, [pc, #116]	; 40078 <sd_bus_creds_has_bounding_cap@@Base+0x12750>
   40000:	add	r0, pc, r0
   40004:	add	r1, pc, r1
   40008:	add	r3, pc, r3
   4000c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   40010:	bl	314c <__stack_chk_fail@plt>
   40014:	ldr	r0, [pc, #96]	; 4007c <sd_bus_creds_has_bounding_cap@@Base+0x12754>
   40018:	mov	r2, #656	; 0x290
   4001c:	ldr	r1, [pc, #92]	; 40080 <sd_bus_creds_has_bounding_cap@@Base+0x12758>
   40020:	ldr	r3, [pc, #92]	; 40084 <sd_bus_creds_has_bounding_cap@@Base+0x1275c>
   40024:	add	r0, pc, r0
   40028:	add	r1, pc, r1
   4002c:	add	r3, pc, r3
   40030:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   40034:	ldr	r0, [pc, #76]	; 40088 <sd_bus_creds_has_bounding_cap@@Base+0x12760>
   40038:	movw	r2, #657	; 0x291
   4003c:	ldr	r1, [pc, #72]	; 4008c <sd_bus_creds_has_bounding_cap@@Base+0x12764>
   40040:	ldr	r3, [pc, #72]	; 40090 <sd_bus_creds_has_bounding_cap@@Base+0x12768>
   40044:	add	r0, pc, r0
   40048:	add	r1, pc, r1
   4004c:	add	r3, pc, r3
   40050:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   40054:	ldrdeq	fp, [r2], -ip
   40058:	andeq	r0, r0, r8, lsr #5
   4005c:	andeq	sl, r0, r8, lsr #26
   40060:	andeq	r1, r1, r0, lsl #7
   40064:	andeq	sl, r2, ip, lsr #29
   40068:	muleq	r0, r4, ip
   4006c:	andeq	sl, r0, ip, lsl #25
   40070:	andeq	r3, r1, ip, lsr #13
   40074:			; <UNDEFINED> instruction: 0x000151b0
   40078:	andeq	r5, r1, ip, ror r1
   4007c:	andeq	r4, r1, r0, asr #9
   40080:	andeq	r5, r1, ip, lsl #3
   40084:	andeq	r5, r1, r8, asr r1
   40088:	andeq	r5, r1, ip, lsl r3
   4008c:	andeq	r5, r1, ip, ror #2
   40090:	andeq	r5, r1, r8, lsr r1
   40094:	movw	r2, #16960	; 0x4240
   40098:	mov	r3, #0
   4009c:	movt	r2, #15
   400a0:	b	3fd08 <sd_bus_creds_has_bounding_cap@@Base+0x123e0>
   400a4:	cmp	r0, r1
   400a8:	bcc	400b8 <sd_bus_creds_has_bounding_cap@@Base+0x12790>
   400ac:	movls	r0, #0
   400b0:	movhi	r0, #1
   400b4:	bx	lr
   400b8:	mvn	r0, #0
   400bc:	bx	lr
   400c0:	ldrd	r2, [r0]
   400c4:	ldrd	r0, [r1]
   400c8:	cmp	r3, r1
   400cc:	cmpeq	r2, r0
   400d0:	bcc	400e0 <sd_bus_creds_has_bounding_cap@@Base+0x127b8>
   400d4:	movls	r0, #0
   400d8:	movhi	r0, #1
   400dc:	bx	lr
   400e0:	mvn	r0, #0
   400e4:	bx	lr
   400e8:	push	{r4, lr}
   400ec:	mov	r4, r0
   400f0:	ldrb	r2, [r0, #39]	; 0x27
   400f4:	ldr	r3, [r0]
   400f8:	tst	r2, #4
   400fc:	addne	r2, r0, #8
   40100:	ldr	r3, [r3]
   40104:	ldreq	r2, [pc, #64]	; 4014c <sd_bus_creds_has_bounding_cap@@Base+0x12824>
   40108:	addeq	r2, pc, r2
   4010c:	mov	r0, r1
   40110:	mov	r1, r2
   40114:	blx	r3
   40118:	ldrb	r3, [r4, #39]	; 0x27
   4011c:	tst	r3, #4
   40120:	bne	40144 <sd_bus_creds_has_bounding_cap@@Base+0x1281c>
   40124:	ldr	r2, [pc, #36]	; 40150 <sd_bus_creds_has_bounding_cap@@Base+0x12828>
   40128:	and	r3, r3, #3
   4012c:	add	r2, pc, r2
   40130:	add	r3, r2, r3, lsl #4
   40134:	ldr	r1, [r3, #12]
   40138:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   4013c:	mov	r0, r1
   40140:	pop	{r4, pc}
   40144:	ldr	r1, [r4, #28]
   40148:	b	40138 <sd_bus_creds_has_bounding_cap@@Base+0x12810>
   4014c:	andeq	ip, r2, r8, lsr #2
   40150:	andeq	fp, r2, r4, ror #20
   40154:	push	{r4, r5, r6}
   40158:	ldrb	r3, [r0, #39]	; 0x27
   4015c:	ubfx	r2, r3, #2, #1
   40160:	and	r3, r3, #3
   40164:	cmp	r2, #0
   40168:	beq	401cc <sd_bus_creds_has_bounding_cap@@Base+0x128a4>
   4016c:	ldr	ip, [pc, #132]	; 401f8 <sd_bus_creds_has_bounding_cap@@Base+0x128d0>
   40170:	lsl	r3, r3, #4
   40174:	ldr	r5, [r0, #4]
   40178:	add	ip, pc, ip
   4017c:	ldr	r6, [r0, #28]
   40180:	add	ip, ip, r3
   40184:	ldr	ip, [ip, #4]
   40188:	ldr	r4, [pc, #108]	; 401fc <sd_bus_creds_has_bounding_cap@@Base+0x128d4>
   4018c:	mla	ip, r6, ip, r5
   40190:	add	r4, pc, r4
   40194:	add	r4, r4, r3
   40198:	b	401ac <sd_bus_creds_has_bounding_cap@@Base+0x12884>
   4019c:	ldrb	r3, [ip, r1]
   401a0:	cmp	r3, #255	; 0xff
   401a4:	bne	401ec <sd_bus_creds_has_bounding_cap@@Base+0x128c4>
   401a8:	add	r1, r1, #1
   401ac:	cmp	r2, #0
   401b0:	ldrne	r3, [r0, #28]
   401b4:	ldreq	r3, [r4, #12]
   401b8:	cmp	r1, r3
   401bc:	bcc	4019c <sd_bus_creds_has_bounding_cap@@Base+0x12874>
   401c0:	mvn	r0, #0
   401c4:	pop	{r4, r5, r6}
   401c8:	bx	lr
   401cc:	ldr	r4, [pc, #44]	; 40200 <sd_bus_creds_has_bounding_cap@@Base+0x128d8>
   401d0:	lsl	r3, r3, #4
   401d4:	add	r5, r0, #4
   401d8:	add	r4, pc, r4
   401dc:	add	r4, r4, r3
   401e0:	ldr	ip, [r4, #4]
   401e4:	ldr	r6, [r4, #12]
   401e8:	b	40188 <sd_bus_creds_has_bounding_cap@@Base+0x12860>
   401ec:	mov	r0, r1
   401f0:	pop	{r4, r5, r6}
   401f4:	bx	lr
   401f8:	andeq	fp, r2, r8, lsl sl
   401fc:	andeq	fp, r2, r0, lsl #20
   40200:			; <UNDEFINED> instruction: 0x0002b9b8
   40204:	ldr	r2, [pc, #88]	; 40264 <sd_bus_creds_has_bounding_cap@@Base+0x1293c>
   40208:	ldr	r3, [pc, #88]	; 40268 <sd_bus_creds_has_bounding_cap@@Base+0x12940>
   4020c:	add	r2, pc, r2
   40210:	push	{r4, r5, r6, lr}
   40214:	sub	sp, sp, #16
   40218:	ldr	r4, [r2, r3]
   4021c:	mov	r5, r1
   40220:	mov	r6, r0
   40224:	ldr	r3, [r4]
   40228:	str	r3, [sp, #12]
   4022c:	bl	33a4 <strlen@plt>
   40230:	mov	r3, r5
   40234:	mov	r1, r6
   40238:	mov	r2, r0
   4023c:	mov	r0, sp
   40240:	bl	42368 <sd_bus_creds_has_bounding_cap@@Base+0x14a40>
   40244:	ldr	r2, [sp, #12]
   40248:	ldr	r3, [r4]
   4024c:	ldr	r0, [sp]
   40250:	cmp	r2, r3
   40254:	bne	40260 <sd_bus_creds_has_bounding_cap@@Base+0x12938>
   40258:	add	sp, sp, #16
   4025c:	pop	{r4, r5, r6, pc}
   40260:	bl	314c <__stack_chk_fail@plt>
   40264:	andeq	fp, r2, ip, ror #21
   40268:	andeq	r0, r0, r8, lsr #5
   4026c:	ldr	ip, [pc, #80]	; 402c4 <sd_bus_creds_has_bounding_cap@@Base+0x1299c>
   40270:	mov	r3, r1
   40274:	push	{r4, lr}
   40278:	add	ip, pc, ip
   4027c:	ldr	lr, [pc, #68]	; 402c8 <sd_bus_creds_has_bounding_cap@@Base+0x129a0>
   40280:	sub	sp, sp, #24
   40284:	mov	r2, #4
   40288:	add	r1, sp, #4
   4028c:	str	r0, [sp, #4]
   40290:	add	r0, sp, #8
   40294:	ldr	r4, [ip, lr]
   40298:	ldr	ip, [r4]
   4029c:	str	ip, [sp, #20]
   402a0:	bl	42368 <sd_bus_creds_has_bounding_cap@@Base+0x14a40>
   402a4:	ldr	r2, [sp, #20]
   402a8:	ldr	r3, [r4]
   402ac:	ldr	r0, [sp, #8]
   402b0:	cmp	r2, r3
   402b4:	bne	402c0 <sd_bus_creds_has_bounding_cap@@Base+0x12998>
   402b8:	add	sp, sp, #24
   402bc:	pop	{r4, pc}
   402c0:	bl	314c <__stack_chk_fail@plt>
   402c4:	andeq	fp, r2, r0, lsl #21
   402c8:	andeq	r0, r0, r8, lsr #5
   402cc:	ldr	ip, [pc, #76]	; 40320 <sd_bus_creds_has_bounding_cap@@Base+0x129f8>
   402d0:	mov	r3, r1
   402d4:	push	{r4, lr}
   402d8:	add	ip, pc, ip
   402dc:	ldr	lr, [pc, #64]	; 40324 <sd_bus_creds_has_bounding_cap@@Base+0x129fc>
   402e0:	sub	sp, sp, #16
   402e4:	mov	r1, r0
   402e8:	mov	r2, #8
   402ec:	mov	r0, sp
   402f0:	ldr	r4, [ip, lr]
   402f4:	ldr	ip, [r4]
   402f8:	str	ip, [sp, #12]
   402fc:	bl	42368 <sd_bus_creds_has_bounding_cap@@Base+0x14a40>
   40300:	ldr	r2, [sp, #12]
   40304:	ldr	r3, [r4]
   40308:	ldr	r0, [sp]
   4030c:	cmp	r2, r3
   40310:	bne	4031c <sd_bus_creds_has_bounding_cap@@Base+0x129f4>
   40314:	add	sp, sp, #16
   40318:	pop	{r4, pc}
   4031c:	bl	314c <__stack_chk_fail@plt>
   40320:	andeq	fp, r2, r0, lsr #20
   40324:	andeq	r0, r0, r8, lsr #5
   40328:	b	2fc0 <strcmp@plt>
   4032c:	push	{r4, r5, r6, r7, r8, lr}
   40330:	subs	r6, r0, #0
   40334:	mov	r5, r1
   40338:	beq	4044c <sd_bus_creds_has_bounding_cap@@Base+0x12b24>
   4033c:	ldrb	r3, [r6, #39]	; 0x27
   40340:	and	r2, r3, #3
   40344:	cmp	r2, #1
   40348:	beq	4045c <sd_bus_creds_has_bounding_cap@@Base+0x12b34>
   4034c:	cmp	r1, #0
   40350:	beq	40584 <sd_bus_creds_has_bounding_cap@@Base+0x12c5c>
   40354:	ldr	r4, [r1]
   40358:	cmn	r4, #1
   4035c:	beq	4044c <sd_bus_creds_has_bounding_cap@@Base+0x12b24>
   40360:	cmn	r4, #2
   40364:	beq	4042c <sd_bus_creds_has_bounding_cap@@Base+0x12b04>
   40368:	cmp	r4, #0
   4036c:	beq	405a4 <sd_bus_creds_has_bounding_cap@@Base+0x12c7c>
   40370:	tst	r3, #4
   40374:	ldr	r3, [pc, #648]	; 40604 <sd_bus_creds_has_bounding_cap@@Base+0x12cdc>
   40378:	addeq	r0, r6, #4
   4037c:	ldr	r1, [r1, #4]
   40380:	add	r3, pc, r3
   40384:	ldrne	r0, [r6, #4]
   40388:	add	r2, r3, r2, lsl #4
   4038c:	ldr	r3, [r2, #4]
   40390:	mul	r3, r3, r4
   40394:	ldr	r3, [r0, r3]
   40398:	cmp	r3, r1
   4039c:	beq	403dc <sd_bus_creds_has_bounding_cap@@Base+0x12ab4>
   403a0:	sub	r4, r4, #1
   403a4:	str	r4, [r5]
   403a8:	ldrb	r3, [r6, #39]	; 0x27
   403ac:	ldr	r2, [pc, #596]	; 40608 <sd_bus_creds_has_bounding_cap@@Base+0x12ce0>
   403b0:	tst	r3, #4
   403b4:	and	r3, r3, #3
   403b8:	add	r2, pc, r2
   403bc:	addeq	r0, r6, #4
   403c0:	add	r3, r2, r3, lsl #4
   403c4:	ldrne	r0, [r6, #4]
   403c8:	ldr	r3, [r3, #4]
   403cc:	mul	r3, r3, r4
   403d0:	ldr	r3, [r0, r3]
   403d4:	cmp	r1, r3
   403d8:	bne	40544 <sd_bus_creds_has_bounding_cap@@Base+0x12c1c>
   403dc:	mov	r0, r6
   403e0:	add	r1, r4, #1
   403e4:	bl	40154 <sd_bus_creds_has_bounding_cap@@Base+0x1282c>
   403e8:	cmn	r0, #1
   403ec:	str	r0, [r5]
   403f0:	beq	40454 <sd_bus_creds_has_bounding_cap@@Base+0x12b2c>
   403f4:	ldrb	r3, [r6, #39]	; 0x27
   403f8:	ldr	r2, [pc, #524]	; 4060c <sd_bus_creds_has_bounding_cap@@Base+0x12ce4>
   403fc:	tst	r3, #4
   40400:	and	r3, r3, #3
   40404:	add	r2, pc, r2
   40408:	addeq	r6, r6, #4
   4040c:	add	r3, r2, r3, lsl #4
   40410:	ldrne	r6, [r6, #4]
   40414:	ldr	r3, [r3, #4]
   40418:	mul	r0, r3, r0
   4041c:	ldr	r3, [r6, r0]
   40420:	mov	r0, r4
   40424:	str	r3, [r5, #4]
   40428:	pop	{r4, r5, r6, r7, r8, pc}
   4042c:	ubfx	r1, r3, #2, #1
   40430:	cmp	r1, #0
   40434:	bne	404f8 <sd_bus_creds_has_bounding_cap@@Base+0x12bd0>
   40438:	bl	40154 <sd_bus_creds_has_bounding_cap@@Base+0x1282c>
   4043c:	mov	r4, r0
   40440:	str	r0, [r5]
   40444:	cmn	r4, #1
   40448:	bne	403dc <sd_bus_creds_has_bounding_cap@@Base+0x12ab4>
   4044c:	mvn	r4, #0
   40450:	str	r4, [r5]
   40454:	mov	r0, r4
   40458:	pop	{r4, r5, r6, r7, r8, pc}
   4045c:	cmp	r1, #0
   40460:	beq	405c4 <sd_bus_creds_has_bounding_cap@@Base+0x12c9c>
   40464:	ldr	r4, [r1]
   40468:	cmn	r4, #1
   4046c:	beq	4044c <sd_bus_creds_has_bounding_cap@@Base+0x12b24>
   40470:	cmn	r4, #2
   40474:	beq	40564 <sd_bus_creds_has_bounding_cap@@Base+0x12c3c>
   40478:	tst	r3, #4
   4047c:	bne	40510 <sd_bus_creds_has_bounding_cap@@Base+0x12be8>
   40480:	add	r2, r6, #4
   40484:	ldr	r7, [r1, #4]
   40488:	add	r3, r2, r4, lsl #4
   4048c:	ldr	r1, [r2, r4, lsl #4]
   40490:	cmp	r1, r7
   40494:	addne	r4, r4, #1
   40498:	movne	r3, r2
   4049c:	andne	r4, r4, #1
   404a0:	beq	404b4 <sd_bus_creds_has_bounding_cap@@Base+0x12b8c>
   404a4:	ldr	r2, [r3, r4, lsl #4]
   404a8:	add	r3, r3, r4, lsl #4
   404ac:	cmp	r2, r7
   404b0:	bne	405e4 <sd_bus_creds_has_bounding_cap@@Base+0x12cbc>
   404b4:	ldr	r2, [r3, #8]
   404b8:	cmn	r2, #1
   404bc:	str	r2, [r5]
   404c0:	beq	40454 <sd_bus_creds_has_bounding_cap@@Base+0x12b2c>
   404c4:	ldrb	r3, [r6, #39]	; 0x27
   404c8:	ldr	r1, [pc, #320]	; 40610 <sd_bus_creds_has_bounding_cap@@Base+0x12ce8>
   404cc:	and	r0, r3, #3
   404d0:	tst	r3, #4
   404d4:	add	r1, pc, r1
   404d8:	addeq	r6, r6, #4
   404dc:	add	r3, r1, r0, lsl #4
   404e0:	ldrne	r6, [r6, #4]
   404e4:	ldr	r3, [r3, #4]
   404e8:	mul	r2, r3, r2
   404ec:	ldr	r3, [r6, r2]
   404f0:	str	r3, [r5, #4]
   404f4:	b	40454 <sd_bus_creds_has_bounding_cap@@Base+0x12b2c>
   404f8:	ldr	r1, [r6, #32]
   404fc:	bl	40154 <sd_bus_creds_has_bounding_cap@@Base+0x1282c>
   40500:	str	r0, [r5]
   40504:	str	r0, [r6, #32]
   40508:	ldr	r4, [r5]
   4050c:	b	40444 <sd_bus_creds_has_bounding_cap@@Base+0x12b1c>
   40510:	ldr	r8, [r6, #4]
   40514:	ldr	r7, [r1, #4]
   40518:	add	r3, r8, r4, lsl #4
   4051c:	ldr	r2, [r8, r4, lsl #4]
   40520:	cmp	r2, r7
   40524:	beq	404b4 <sd_bus_creds_has_bounding_cap@@Base+0x12b8c>
   40528:	ldr	r1, [r6, #28]
   4052c:	add	r0, r4, r1
   40530:	sub	r0, r0, #1
   40534:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   40538:	mov	r3, r8
   4053c:	mov	r4, r1
   40540:	b	404a4 <sd_bus_creds_has_bounding_cap@@Base+0x12b7c>
   40544:	ldr	r0, [pc, #200]	; 40614 <sd_bus_creds_has_bounding_cap@@Base+0x12cec>
   40548:	movw	r2, #687	; 0x2af
   4054c:	ldr	r1, [pc, #196]	; 40618 <sd_bus_creds_has_bounding_cap@@Base+0x12cf0>
   40550:	ldr	r3, [pc, #196]	; 4061c <sd_bus_creds_has_bounding_cap@@Base+0x12cf4>
   40554:	add	r0, pc, r0
   40558:	add	r1, pc, r1
   4055c:	add	r3, pc, r3
   40560:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   40564:	ldr	r4, [r6, #40]	; 0x28
   40568:	cmn	r4, #1
   4056c:	beq	4044c <sd_bus_creds_has_bounding_cap@@Base+0x12b24>
   40570:	tst	r3, #4
   40574:	addeq	r3, r6, #4
   40578:	ldrne	r3, [r6, #4]
   4057c:	add	r3, r3, r4, lsl #4
   40580:	b	404b4 <sd_bus_creds_has_bounding_cap@@Base+0x12b8c>
   40584:	ldr	r0, [pc, #148]	; 40620 <sd_bus_creds_has_bounding_cap@@Base+0x12cf8>
   40588:	movw	r2, #657	; 0x291
   4058c:	ldr	r1, [pc, #144]	; 40624 <sd_bus_creds_has_bounding_cap@@Base+0x12cfc>
   40590:	ldr	r3, [pc, #144]	; 40628 <sd_bus_creds_has_bounding_cap@@Base+0x12d00>
   40594:	add	r0, pc, r0
   40598:	add	r1, pc, r1
   4059c:	add	r3, pc, r3
   405a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   405a4:	ldr	r0, [pc, #128]	; 4062c <sd_bus_creds_has_bounding_cap@@Base+0x12d04>
   405a8:	movw	r2, #675	; 0x2a3
   405ac:	ldr	r1, [pc, #124]	; 40630 <sd_bus_creds_has_bounding_cap@@Base+0x12d08>
   405b0:	ldr	r3, [pc, #124]	; 40634 <sd_bus_creds_has_bounding_cap@@Base+0x12d0c>
   405b4:	add	r0, pc, r0
   405b8:	add	r1, pc, r1
   405bc:	add	r3, pc, r3
   405c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   405c4:	ldr	r0, [pc, #108]	; 40638 <sd_bus_creds_has_bounding_cap@@Base+0x12d10>
   405c8:	movw	r2, #607	; 0x25f
   405cc:	ldr	r1, [pc, #104]	; 4063c <sd_bus_creds_has_bounding_cap@@Base+0x12d14>
   405d0:	ldr	r3, [pc, #104]	; 40640 <sd_bus_creds_has_bounding_cap@@Base+0x12d18>
   405d4:	add	r0, pc, r0
   405d8:	add	r1, pc, r1
   405dc:	add	r3, pc, r3
   405e0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   405e4:	ldr	r0, [pc, #88]	; 40644 <sd_bus_creds_has_bounding_cap@@Base+0x12d1c>
   405e8:	movw	r2, #631	; 0x277
   405ec:	ldr	r1, [pc, #84]	; 40648 <sd_bus_creds_has_bounding_cap@@Base+0x12d20>
   405f0:	ldr	r3, [pc, #84]	; 4064c <sd_bus_creds_has_bounding_cap@@Base+0x12d24>
   405f4:	add	r0, pc, r0
   405f8:	add	r1, pc, r1
   405fc:	add	r3, pc, r3
   40600:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   40604:	andeq	fp, r2, r0, lsl r8
   40608:	ldrdeq	fp, [r2], -r8
   4060c:	andeq	fp, r2, ip, lsl #15
   40610:			; <UNDEFINED> instruction: 0x0002b6bc
   40614:	andeq	r5, r1, r0, ror #1
   40618:	muleq	r1, ip, r0
   4061c:	andeq	r5, r1, ip, lsr #9
   40620:	ldrdeq	ip, [r0], -r0
   40624:	andeq	r5, r1, ip, asr r0
   40628:	andeq	r5, r1, ip, ror #8
   4062c:	andeq	r5, r1, r4, ror r0
   40630:	andeq	r5, r1, ip, lsr r0
   40634:	andeq	r5, r1, ip, asr #8
   40638:	muleq	r0, r0, r4
   4063c:	andeq	r5, r1, ip, lsl r0
   40640:	andeq	r5, r1, r8, lsl #8
   40644:	andeq	r5, r1, r8, lsl r0
   40648:	strdeq	r4, [r1], -ip
   4064c:	andeq	r5, r1, r8, ror #7
   40650:	ldr	r3, [pc, #112]	; 406c8 <sd_bus_creds_has_bounding_cap@@Base+0x12da0>
   40654:	cmp	r0, #0
   40658:	ldr	ip, [pc, #108]	; 406cc <sd_bus_creds_has_bounding_cap@@Base+0x12da4>
   4065c:	mvn	r1, #1
   40660:	add	r3, pc, r3
   40664:	mov	r2, #0
   40668:	push	{r4, lr}
   4066c:	sub	sp, sp, #16
   40670:	ldr	r4, [r3, ip]
   40674:	stmib	sp, {r1, r2}
   40678:	ldr	r3, [r4]
   4067c:	str	r3, [sp, #12]
   40680:	beq	4069c <sd_bus_creds_has_bounding_cap@@Base+0x12d74>
   40684:	ldrb	r3, [r0, #39]	; 0x27
   40688:	tst	r3, #4
   4068c:	ubfxeq	r3, r3, #3, #3
   40690:	ldrne	r3, [r0, #24]
   40694:	cmp	r3, #0
   40698:	bne	406b8 <sd_bus_creds_has_bounding_cap@@Base+0x12d90>
   4069c:	mvn	r0, #0
   406a0:	ldr	r2, [sp, #12]
   406a4:	ldr	r3, [r4]
   406a8:	cmp	r2, r3
   406ac:	bne	406c4 <sd_bus_creds_has_bounding_cap@@Base+0x12d9c>
   406b0:	add	sp, sp, #16
   406b4:	pop	{r4, pc}
   406b8:	add	r1, sp, #4
   406bc:	bl	4032c <sd_bus_creds_has_bounding_cap@@Base+0x12a04>
   406c0:	b	406a0 <sd_bus_creds_has_bounding_cap@@Base+0x12d78>
   406c4:	bl	314c <__stack_chk_fail@plt>
   406c8:	muleq	r2, r8, r6
   406cc:	andeq	r0, r0, r8, lsr #5
   406d0:	push	{r4, r5, r6, lr}
   406d4:	mov	r5, r1
   406d8:	ldrb	r3, [r0, #39]	; 0x27
   406dc:	mov	r4, r0
   406e0:	ldr	r6, [pc, #88]	; 40740 <sd_bus_creds_has_bounding_cap@@Base+0x12e18>
   406e4:	tst	r3, #4
   406e8:	and	r3, r3, #3
   406ec:	add	r6, pc, r6
   406f0:	addeq	r2, r0, #4
   406f4:	add	r3, r6, r3, lsl #4
   406f8:	ldrne	r2, [r0, #4]
   406fc:	ldr	r3, [r3, #4]
   40700:	mul	r3, r3, r1
   40704:	ldr	r1, [r2, r3]
   40708:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   4070c:	cmp	r5, r0
   40710:	bcc	4071c <sd_bus_creds_has_bounding_cap@@Base+0x12df4>
   40714:	rsb	r0, r0, r5
   40718:	pop	{r4, r5, r6, pc}
   4071c:	ldrb	r3, [r4, #39]	; 0x27
   40720:	rsb	r0, r0, r5
   40724:	tst	r3, #4
   40728:	andeq	r3, r3, #3
   4072c:	ldrne	r3, [r4, #28]
   40730:	addeq	r6, r6, r3, lsl #4
   40734:	ldreq	r3, [r6, #12]
   40738:	add	r0, r0, r3
   4073c:	pop	{r4, r5, r6, pc}
   40740:	andeq	fp, r2, r4, lsr #9
   40744:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   40748:	mov	r6, r0
   4074c:	ldrb	r3, [r0, #39]	; 0x27
   40750:	mov	r4, r1
   40754:	mov	r9, r2
   40758:	tst	r3, #4
   4075c:	and	r3, r3, #3
   40760:	beq	40850 <sd_bus_creds_has_bounding_cap@@Base+0x12f28>
   40764:	ldr	r1, [pc, #312]	; 408a4 <sd_bus_creds_has_bounding_cap@@Base+0x12f7c>
   40768:	ldr	r2, [r0, #28]
   4076c:	add	r1, pc, r1
   40770:	add	r3, r1, r3, lsl #4
   40774:	ldr	r1, [r0, #4]
   40778:	ldr	r7, [r3, #4]
   4077c:	mov	r3, r2
   40780:	mla	r7, r7, r2, r1
   40784:	cmp	r4, r3
   40788:	bcs	40884 <sd_bus_creds_has_bounding_cap@@Base+0x12f5c>
   4078c:	ldrb	r3, [r7, r4]
   40790:	cmp	r3, #255	; 0xff
   40794:	beq	40848 <sd_bus_creds_has_bounding_cap@@Base+0x12f20>
   40798:	ldr	sl, [pc, #264]	; 408a8 <sd_bus_creds_has_bounding_cap@@Base+0x12f80>
   4079c:	mov	r5, #0
   407a0:	ldr	r8, [pc, #260]	; 408ac <sd_bus_creds_has_bounding_cap@@Base+0x12f84>
   407a4:	add	sl, pc, sl
   407a8:	add	r8, pc, r8
   407ac:	b	407cc <sd_bus_creds_has_bounding_cap@@Base+0x12ea4>
   407b0:	ldr	r1, [r6, #28]
   407b4:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   407b8:	add	r5, r5, #1
   407bc:	ldrb	r3, [r7, r1]
   407c0:	mov	r4, r1
   407c4:	cmp	r3, #255	; 0xff
   407c8:	beq	40848 <sd_bus_creds_has_bounding_cap@@Base+0x12f20>
   407cc:	cmp	r3, #252	; 0xfc
   407d0:	bhi	40874 <sd_bus_creds_has_bounding_cap@@Base+0x12f4c>
   407d4:	mov	r0, r3
   407d8:	cmp	r5, r0
   407dc:	bhi	40848 <sd_bus_creds_has_bounding_cap@@Base+0x12f20>
   407e0:	beq	40804 <sd_bus_creds_has_bounding_cap@@Base+0x12edc>
   407e4:	ldrb	r3, [r6, #39]	; 0x27
   407e8:	add	r0, r4, #1
   407ec:	tst	r3, #4
   407f0:	bne	407b0 <sd_bus_creds_has_bounding_cap@@Base+0x12e88>
   407f4:	and	r3, r3, #3
   407f8:	add	r3, r8, r3, lsl #4
   407fc:	ldr	r1, [r3, #12]
   40800:	b	407b4 <sd_bus_creds_has_bounding_cap@@Base+0x12e8c>
   40804:	ldrb	r3, [r6, #39]	; 0x27
   40808:	mov	r1, r9
   4080c:	ldr	r2, [r6]
   40810:	tst	r3, #4
   40814:	and	r3, r3, #3
   40818:	addeq	r0, r6, #4
   4081c:	add	r3, sl, r3, lsl #4
   40820:	ldrne	r0, [r6, #4]
   40824:	ldr	r2, [r2, #4]
   40828:	ldr	r3, [r3, #4]
   4082c:	mul	r3, r3, r4
   40830:	ldr	r0, [r0, r3]
   40834:	blx	r2
   40838:	cmp	r0, #0
   4083c:	bne	407e4 <sd_bus_creds_has_bounding_cap@@Base+0x12ebc>
   40840:	mov	r0, r4
   40844:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40848:	mvn	r0, #0
   4084c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40850:	ldr	r2, [pc, #88]	; 408b0 <sd_bus_creds_has_bounding_cap@@Base+0x12f88>
   40854:	add	r7, r0, #4
   40858:	add	r2, pc, r2
   4085c:	add	r3, r2, r3, lsl #4
   40860:	ldr	r2, [r3, #12]
   40864:	ldr	r1, [r3, #4]
   40868:	mov	r3, r2
   4086c:	mla	r7, r1, r2, r7
   40870:	b	40784 <sd_bus_creds_has_bounding_cap@@Base+0x12e5c>
   40874:	mov	r0, r6
   40878:	mov	r1, r4
   4087c:	bl	406d0 <sd_bus_creds_has_bounding_cap@@Base+0x12da8>
   40880:	b	407d8 <sd_bus_creds_has_bounding_cap@@Base+0x12eb0>
   40884:	ldr	r0, [pc, #40]	; 408b4 <sd_bus_creds_has_bounding_cap@@Base+0x12f8c>
   40888:	mov	r2, #1216	; 0x4c0
   4088c:	ldr	r1, [pc, #36]	; 408b8 <sd_bus_creds_has_bounding_cap@@Base+0x12f90>
   40890:	ldr	r3, [pc, #36]	; 408bc <sd_bus_creds_has_bounding_cap@@Base+0x12f94>
   40894:	add	r0, pc, r0
   40898:	add	r1, pc, r1
   4089c:	add	r3, pc, r3
   408a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   408a4:	andeq	fp, r2, r4, lsr #8
   408a8:	andeq	fp, r2, ip, ror #7
   408ac:	andeq	fp, r2, r8, ror #7
   408b0:	andeq	fp, r2, r8, lsr r3
   408b4:			; <UNDEFINED> instruction: 0x00014db8
   408b8:	andeq	r4, r1, ip, asr sp
   408bc:	andeq	r4, r1, ip, lsr #25
   408c0:	push	{r3, lr}
   408c4:	mov	r2, #544	; 0x220
   408c8:	ldr	r0, [pc, #20]	; 408e4 <sd_bus_creds_has_bounding_cap@@Base+0x12fbc>
   408cc:	ldr	r1, [pc, #20]	; 408e8 <sd_bus_creds_has_bounding_cap@@Base+0x12fc0>
   408d0:	ldr	r3, [pc, #20]	; 408ec <sd_bus_creds_has_bounding_cap@@Base+0x12fc4>
   408d4:	add	r0, pc, r0
   408d8:	add	r1, pc, r1
   408dc:	add	r3, pc, r3
   408e0:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   408e4:	andeq	r4, r1, ip, lsl #27
   408e8:	andeq	r4, r1, ip, lsl sp
   408ec:	andeq	r5, r1, r0, asr r1
   408f0:	cmn	r2, #5
   408f4:	push	{r3, lr}
   408f8:	bhi	40928 <sd_bus_creds_has_bounding_cap@@Base+0x13000>
   408fc:	ldrb	r3, [r0, #39]	; 0x27
   40900:	ldr	r1, [pc, #84]	; 4095c <sd_bus_creds_has_bounding_cap@@Base+0x13034>
   40904:	tst	r3, #4
   40908:	and	r3, r3, #3
   4090c:	add	r1, pc, r1
   40910:	addeq	r0, r0, #4
   40914:	add	r3, r1, r3, lsl #4
   40918:	ldrne	r0, [r0, #4]
   4091c:	ldr	r3, [r3, #4]
   40920:	mla	r0, r3, r2, r0
   40924:	pop	{r3, pc}
   40928:	cmn	r2, #3
   4092c:	bhi	4093c <sd_bus_creds_has_bounding_cap@@Base+0x13014>
   40930:	add	r2, r2, #4
   40934:	add	r0, r1, r2, lsl #4
   40938:	pop	{r3, pc}
   4093c:	ldr	r0, [pc, #28]	; 40960 <sd_bus_creds_has_bounding_cap@@Base+0x13038>
   40940:	mov	r2, #432	; 0x1b0
   40944:	ldr	r1, [pc, #24]	; 40964 <sd_bus_creds_has_bounding_cap@@Base+0x1303c>
   40948:	ldr	r3, [pc, #24]	; 40968 <sd_bus_creds_has_bounding_cap@@Base+0x13040>
   4094c:	add	r0, pc, r0
   40950:	add	r1, pc, r1
   40954:	add	r3, pc, r3
   40958:	bl	44168 <sd_bus_creds_has_bounding_cap@@Base+0x16840>
   4095c:	andeq	fp, r2, r4, lsl #5
   40960:	andeq	r4, r1, ip, lsr #26
   40964:	andeq	r4, r1, r4, lsr #25
   40968:	andeq	r4, r1, ip, asr #24
   4096c:	cmp	r2, r3
   40970:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   40974:	mov	r5, r3
   40978:	mov	r6, r2
   4097c:	mov	r4, r0
   40980:	mov	r7, r1
   40984:	beq	40a28 <sd_bus_creds_has_bounding_cap@@Base+0x13100>
   40988:	bl	408f0 <sd_bus_creds_has_bounding_cap@@Base+0x12fc8>
   4098c:	mov	r1, r7
   40990:	mov	r2, r5
   40994:	mov	r8, r0
   40998:	mov	r0, r4
   4099c:	bl	408f0 <sd_bus_creds_has_bounding_cap@@Base+0x12fc8>
   409a0:	ldrb	r2, [r4, #39]	; 0x27
   409a4:	ldr	r3, [pc, #156]	; 40a48 <sd_bus_creds_has_bounding_cap@@Base+0x13120>
   409a8:	mov	r1, r8
   409ac:	and	r2, r2, #3
   409b0:	add	r3, pc, r3
   409b4:	add	r3, r3, r2, lsl #4
   409b8:	ldr	r2, [r3, #4]
   409bc:	mov	r9, r0
   409c0:	bl	30c8 <memcpy@plt>
   409c4:	ldrb	r3, [r4, #39]	; 0x27
   409c8:	and	r3, r3, #3
   409cc:	cmp	r3, #1
   409d0:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   409d4:	ldr	r2, [r9, #8]
   409d8:	cmn	r2, #1
   409dc:	beq	409f0 <sd_bus_creds_has_bounding_cap@@Base+0x130c8>
   409e0:	mov	r0, r4
   409e4:	mov	r1, r7
   409e8:	bl	408f0 <sd_bus_creds_has_bounding_cap@@Base+0x12fc8>
   409ec:	str	r5, [r0, #12]
   409f0:	ldr	r2, [r9, #12]
   409f4:	cmn	r2, #1
   409f8:	beq	40a0c <sd_bus_creds_has_bounding_cap@@Base+0x130e4>
   409fc:	mov	r1, r7
   40a00:	mov	r0, r4
   40a04:	bl	408f0 <sd_bus_creds_has_bounding_cap@@Base+0x12fc8>
   40a08:	str	r5, [r0, #8]
   40a0c:	ldr	r3, [r4, #40]	; 0x28
   40a10:	cmp	r3, r6
   40a14:	ldr	r3, [r4, #44]	; 0x2c
   40a18:	streq	r5, [r4, #40]	; 0x28
   40a1c:	cmp	r3, r6
   40a20:	streq	r5, [r4, #44]	; 0x2c
   40a24:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   40a28:	ldr	r0, [pc, #28]	; 40a4c <sd_bus_creds_has_bounding_cap@@Base+0x13124>
   40a2c:	movw	r2, #493	; 0x1ed
   40a30:	ldr	r1, [pc, #24]	; 40a50 <sd_bus_creds_has_bounding_cap@@Base+0x13128>
   40a34:	ldr	r3, [pc, #24]	; 40a54 <sd_bus_creds_has_bounding_cap@@Base+0x1312c>
   40a38:	add	r0, pc, r0
   40a3c:	add	r1, pc, r1
   40a40:	add	r3, pc, r3
   40a44:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   40a48:	andeq	fp, r2, r0, ror #3
   40a4c:	andeq	r4, r1, r0, asr ip
   40a50:			; <UNDEFINED> instruction: 0x00014bb8
   40a54:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   40a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40a5c:	mov	r5, r0
   40a60:	ldrb	fp, [r0, #39]	; 0x27
   40a64:	sub	sp, sp, #20
   40a68:	mov	r4, r1
   40a6c:	mov	r8, r2
   40a70:	tst	fp, #4
   40a74:	beq	40c6c <sd_bus_creds_has_bounding_cap@@Base+0x13344>
   40a78:	ldr	r0, [pc, #624]	; 40cf0 <sd_bus_creds_has_bounding_cap@@Base+0x133c8>
   40a7c:	and	r1, fp, #3
   40a80:	ldr	r2, [r5, #4]
   40a84:	add	r0, pc, r0
   40a88:	ldr	r9, [r5, #28]
   40a8c:	add	r1, r0, r1, lsl #4
   40a90:	ldr	r1, [r1, #4]
   40a94:	mla	r9, r9, r1, r2
   40a98:	ldrb	r6, [r9, r4]
   40a9c:	add	r2, r6, #2
   40aa0:	uxtb	r2, r2
   40aa4:	cmp	r2, #1
   40aa8:	bls	40bc4 <sd_bus_creds_has_bounding_cap@@Base+0x1329c>
   40aac:	ldr	r0, [pc, #576]	; 40cf4 <sd_bus_creds_has_bounding_cap@@Base+0x133cc>
   40ab0:	mov	ip, #0
   40ab4:	ldr	r1, [pc, #572]	; 40cf8 <sd_bus_creds_has_bounding_cap@@Base+0x133d0>
   40ab8:	ldr	sl, [pc, #572]	; 40cfc <sd_bus_creds_has_bounding_cap@@Base+0x133d4>
   40abc:	add	r0, pc, r0
   40ac0:	add	r1, pc, r1
   40ac4:	str	r0, [sp, #8]
   40ac8:	str	r1, [sp, #12]
   40acc:	add	sl, pc, sl
   40ad0:	b	40b88 <sd_bus_creds_has_bounding_cap@@Base+0x13260>
   40ad4:	and	r1, fp, #3
   40ad8:	ldr	r0, [sp, #12]
   40adc:	ldr	r2, [r5, #4]
   40ae0:	add	r1, r0, r1, lsl #4
   40ae4:	ldr	r3, [r5, #28]
   40ae8:	ldr	r1, [r1, #4]
   40aec:	mla	r3, r3, r1, r2
   40af0:	cmn	ip, #1
   40af4:	moveq	ip, #255	; 0xff
   40af8:	add	r3, r3, r4
   40afc:	beq	40b0c <sd_bus_creds_has_bounding_cap@@Base+0x131e4>
   40b00:	cmp	ip, #253	; 0xfd
   40b04:	movcs	ip, #253	; 0xfd
   40b08:	uxtb	ip, ip
   40b0c:	strb	ip, [r3]
   40b10:	mov	r0, r5
   40b14:	mov	r1, r8
   40b18:	mov	r2, r4
   40b1c:	mvn	r3, #2
   40b20:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40b24:	mov	r0, r5
   40b28:	mov	r1, r8
   40b2c:	mvn	r2, #3
   40b30:	mov	r3, r4
   40b34:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40b38:	mov	r0, r5
   40b3c:	mov	r1, r8
   40b40:	mvn	r2, #2
   40b44:	mvn	r3, #3
   40b48:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40b4c:	ldrb	fp, [r5, #39]	; 0x27
   40b50:	tst	fp, #4
   40b54:	add	r0, r4, #1
   40b58:	andeq	r2, fp, #3
   40b5c:	ldrne	r1, [r5, #28]
   40b60:	addeq	r2, sl, r2, lsl #4
   40b64:	ldreq	r1, [r2, #12]
   40b68:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   40b6c:	add	ip, r7, #1
   40b70:	ldrb	r6, [r9, r1]
   40b74:	mov	r4, r1
   40b78:	add	r2, r6, #2
   40b7c:	uxtb	r2, r2
   40b80:	cmp	r2, #1
   40b84:	bls	40bc8 <sd_bus_creds_has_bounding_cap@@Base+0x132a0>
   40b88:	cmp	r6, #253	; 0xfd
   40b8c:	beq	40cd0 <sd_bus_creds_has_bounding_cap@@Base+0x133a8>
   40b90:	mov	r7, r6
   40b94:	cmp	r7, ip
   40b98:	movcs	r7, ip
   40b9c:	bcs	40b50 <sd_bus_creds_has_bounding_cap@@Base+0x13228>
   40ba0:	tst	fp, #4
   40ba4:	bne	40ad4 <sd_bus_creds_has_bounding_cap@@Base+0x131ac>
   40ba8:	ldr	r1, [sp, #8]
   40bac:	and	r3, fp, #3
   40bb0:	add	r2, r5, #4
   40bb4:	add	r3, r1, r3, lsl #4
   40bb8:	ldr	r1, [r3, #4]
   40bbc:	ldr	r3, [r3, #12]
   40bc0:	b	40aec <sd_bus_creds_has_bounding_cap@@Base+0x131c4>
   40bc4:	mov	ip, #0
   40bc8:	cmp	r6, #254	; 0xfe
   40bcc:	beq	40c8c <sd_bus_creds_has_bounding_cap@@Base+0x13364>
   40bd0:	tst	fp, #4
   40bd4:	beq	40c4c <sd_bus_creds_has_bounding_cap@@Base+0x13324>
   40bd8:	ldr	r2, [r5, #32]
   40bdc:	and	r1, fp, #3
   40be0:	ldr	r0, [r5, #4]
   40be4:	cmp	r2, r4
   40be8:	ldr	r2, [pc, #272]	; 40d00 <sd_bus_creds_has_bounding_cap@@Base+0x133d8>
   40bec:	strhi	r4, [r5, #32]
   40bf0:	add	r2, pc, r2
   40bf4:	add	r3, r2, r1, lsl #4
   40bf8:	ldr	r2, [r5, #28]
   40bfc:	ldr	r1, [r3, #4]
   40c00:	mla	r2, r2, r1, r0
   40c04:	cmn	ip, #1
   40c08:	moveq	ip, #255	; 0xff
   40c0c:	add	r2, r2, r4
   40c10:	beq	40c20 <sd_bus_creds_has_bounding_cap@@Base+0x132f8>
   40c14:	cmp	ip, #253	; 0xfd
   40c18:	movcs	ip, #253	; 0xfd
   40c1c:	uxtb	ip, ip
   40c20:	strb	ip, [r2]
   40c24:	mov	r0, r5
   40c28:	mov	r3, r4
   40c2c:	mov	r1, r8
   40c30:	mvn	r2, #3
   40c34:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40c38:	cmp	r6, #254	; 0xfe
   40c3c:	movne	r0, #0
   40c40:	beq	40cb0 <sd_bus_creds_has_bounding_cap@@Base+0x13388>
   40c44:	add	sp, sp, #20
   40c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40c4c:	ldr	r2, [pc, #176]	; 40d04 <sd_bus_creds_has_bounding_cap@@Base+0x133dc>
   40c50:	and	r1, fp, #3
   40c54:	add	r0, r5, #4
   40c58:	add	r2, pc, r2
   40c5c:	add	r3, r2, r1, lsl #4
   40c60:	ldr	r1, [r3, #4]
   40c64:	ldr	r2, [r3, #12]
   40c68:	b	40c00 <sd_bus_creds_has_bounding_cap@@Base+0x132d8>
   40c6c:	ldr	r1, [pc, #148]	; 40d08 <sd_bus_creds_has_bounding_cap@@Base+0x133e0>
   40c70:	and	ip, fp, #3
   40c74:	add	r2, r0, #4
   40c78:	add	r1, pc, r1
   40c7c:	add	r0, r1, ip, lsl #4
   40c80:	ldr	r1, [r0, #4]
   40c84:	ldr	r9, [r0, #12]
   40c88:	b	40a94 <sd_bus_creds_has_bounding_cap@@Base+0x1316c>
   40c8c:	mov	r0, r5
   40c90:	mov	r1, r8
   40c94:	mov	r2, r4
   40c98:	mvn	r3, #2
   40c9c:	str	ip, [sp, #4]
   40ca0:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40ca4:	ldrb	fp, [r5, #39]	; 0x27
   40ca8:	ldr	ip, [sp, #4]
   40cac:	b	40bd0 <sd_bus_creds_has_bounding_cap@@Base+0x132a8>
   40cb0:	mov	r0, r5
   40cb4:	mov	r1, r8
   40cb8:	mvn	r2, #2
   40cbc:	mvn	r3, #3
   40cc0:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40cc4:	mov	r0, #1
   40cc8:	add	sp, sp, #20
   40ccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40cd0:	mov	r0, r5
   40cd4:	mov	r1, r4
   40cd8:	str	ip, [sp, #4]
   40cdc:	bl	406d0 <sd_bus_creds_has_bounding_cap@@Base+0x12da8>
   40ce0:	ldrb	fp, [r5, #39]	; 0x27
   40ce4:	ldr	ip, [sp, #4]
   40ce8:	mov	r7, r0
   40cec:	b	40b94 <sd_bus_creds_has_bounding_cap@@Base+0x1326c>
   40cf0:	andeq	fp, r2, ip, lsl #2
   40cf4:	ldrdeq	fp, [r2], -r4
   40cf8:	ldrdeq	fp, [r2], -r0
   40cfc:	andeq	fp, r2, r4, asr #1
   40d00:	andeq	sl, r2, r0, lsr #31
   40d04:	andeq	sl, r2, r8, lsr pc
   40d08:	andeq	sl, r2, r8, lsl pc
   40d0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40d10:	sub	sp, sp, #12
   40d14:	ldrb	r8, [r0, #39]	; 0x27
   40d18:	mov	r4, r0
   40d1c:	mov	r6, r1
   40d20:	ubfx	r7, r8, #2, #1
   40d24:	and	r2, r8, #3
   40d28:	cmp	r7, #0
   40d2c:	str	r2, [sp]
   40d30:	beq	40f1c <sd_bus_creds_has_bounding_cap@@Base+0x135f4>
   40d34:	ldr	r3, [r0, #4]
   40d38:	ldr	r0, [sp]
   40d3c:	ldr	r2, [pc, #932]	; 410e8 <sd_bus_creds_has_bounding_cap@@Base+0x137c0>
   40d40:	ldr	r9, [r4, #28]
   40d44:	add	r2, pc, r2
   40d48:	lsl	sl, r0, #4
   40d4c:	add	r2, r2, sl
   40d50:	ldr	r2, [r2, #4]
   40d54:	str	r2, [sp, #4]
   40d58:	ldr	r2, [sp, #4]
   40d5c:	mla	r9, r9, r2, r3
   40d60:	ldrb	r3, [r9, r6]
   40d64:	cmp	r3, #255	; 0xff
   40d68:	beq	410c8 <sd_bus_creds_has_bounding_cap@@Base+0x137a0>
   40d6c:	cmp	r7, #0
   40d70:	add	fp, r6, #1
   40d74:	beq	40f08 <sd_bus_creds_has_bounding_cap@@Base+0x135e0>
   40d78:	ldr	r1, [r4, #28]
   40d7c:	mov	r0, fp
   40d80:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   40d84:	ldrb	r3, [r9, r1]
   40d88:	mov	r5, r1
   40d8c:	sub	r3, r3, #1
   40d90:	uxtb	r3, r3
   40d94:	cmp	r3, #253	; 0xfd
   40d98:	bhi	40de8 <sd_bus_creds_has_bounding_cap@@Base+0x134c0>
   40d9c:	ldr	r3, [pc, #840]	; 410ec <sd_bus_creds_has_bounding_cap@@Base+0x137c4>
   40da0:	cmp	r6, r1
   40da4:	add	r3, pc, r3
   40da8:	add	sl, r3, sl
   40dac:	bne	40dbc <sd_bus_creds_has_bounding_cap@@Base+0x13494>
   40db0:	b	41078 <sd_bus_creds_has_bounding_cap@@Base+0x13750>
   40db4:	cmp	r6, r5
   40db8:	beq	41078 <sd_bus_creds_has_bounding_cap@@Base+0x13750>
   40dbc:	cmp	r7, #0
   40dc0:	add	r0, r5, #1
   40dc4:	ldrne	r1, [r4, #28]
   40dc8:	ldreq	r1, [sl, #12]
   40dcc:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   40dd0:	ldrb	r3, [r9, r1]
   40dd4:	mov	r5, r1
   40dd8:	sub	r3, r3, #1
   40ddc:	uxtb	r3, r3
   40de0:	cmp	r3, #253	; 0xfd
   40de4:	bls	40db4 <sd_bus_creds_has_bounding_cap@@Base+0x1348c>
   40de8:	ldr	r3, [sp]
   40dec:	cmp	r3, #1
   40df0:	beq	40fec <sd_bus_creds_has_bounding_cap@@Base+0x136c4>
   40df4:	cmp	r7, #0
   40df8:	bne	40f44 <sd_bus_creds_has_bounding_cap@@Base+0x1361c>
   40dfc:	ldr	r3, [pc, #748]	; 410f0 <sd_bus_creds_has_bounding_cap@@Base+0x137c8>
   40e00:	and	r2, r8, #3
   40e04:	add	r3, pc, r3
   40e08:	add	r3, r3, r2, lsl #4
   40e0c:	ldr	r1, [r3, #12]
   40e10:	mov	r0, fp
   40e14:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   40e18:	cmp	r1, r5
   40e1c:	mov	sl, r1
   40e20:	beq	40f54 <sd_bus_creds_has_bounding_cap@@Base+0x1362c>
   40e24:	ldr	fp, [pc, #712]	; 410f4 <sd_bus_creds_has_bounding_cap@@Base+0x137cc>
   40e28:	ldr	r1, [pc, #712]	; 410f8 <sd_bus_creds_has_bounding_cap@@Base+0x137d0>
   40e2c:	ldr	r2, [pc, #712]	; 410fc <sd_bus_creds_has_bounding_cap@@Base+0x137d4>
   40e30:	add	fp, pc, fp
   40e34:	add	r1, pc, r1
   40e38:	str	r1, [sp]
   40e3c:	add	r2, pc, r2
   40e40:	str	r2, [sp, #4]
   40e44:	b	40ea0 <sd_bus_creds_has_bounding_cap@@Base+0x13578>
   40e48:	and	r1, r3, #3
   40e4c:	ldr	r0, [sp]
   40e50:	ldr	r2, [r4, #4]
   40e54:	add	r1, r0, r1, lsl #4
   40e58:	ldr	r3, [r4, #28]
   40e5c:	ldr	r1, [r1, #4]
   40e60:	mla	r3, r3, r1, r2
   40e64:	add	r0, sl, #1
   40e68:	strb	r7, [r3, r6]
   40e6c:	ldrb	r8, [r4, #39]	; 0x27
   40e70:	ubfx	r7, r8, #2, #1
   40e74:	cmp	r7, #0
   40e78:	andeq	r3, r8, #3
   40e7c:	ldreq	r1, [sp, #4]
   40e80:	ldrne	r1, [r4, #28]
   40e84:	addeq	r3, r1, r3, lsl #4
   40e88:	ldreq	r1, [r3, #12]
   40e8c:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   40e90:	cmp	r1, r5
   40e94:	beq	40f58 <sd_bus_creds_has_bounding_cap@@Base+0x13630>
   40e98:	mov	r6, sl
   40e9c:	mov	sl, r1
   40ea0:	ldrb	r3, [r9, sl]
   40ea4:	cmp	r3, #255	; 0xff
   40ea8:	beq	40f4c <sd_bus_creds_has_bounding_cap@@Base+0x13624>
   40eac:	cmp	r3, #252	; 0xfc
   40eb0:	bhi	410b8 <sd_bus_creds_has_bounding_cap@@Base+0x13790>
   40eb4:	mov	r0, r3
   40eb8:	cmp	r0, #0
   40ebc:	beq	41098 <sd_bus_creds_has_bounding_cap@@Base+0x13770>
   40ec0:	sub	r7, r0, #1
   40ec4:	cmp	r7, #253	; 0xfd
   40ec8:	movcs	r7, #253	; 0xfd
   40ecc:	uxtb	r7, r7
   40ed0:	mov	r3, r6
   40ed4:	mov	r0, r4
   40ed8:	mov	r1, #0
   40edc:	mov	r2, sl
   40ee0:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   40ee4:	ldrb	r3, [r4, #39]	; 0x27
   40ee8:	tst	r3, #4
   40eec:	bne	40e48 <sd_bus_creds_has_bounding_cap@@Base+0x13520>
   40ef0:	and	r3, r3, #3
   40ef4:	add	r2, r4, #4
   40ef8:	add	r3, fp, r3, lsl #4
   40efc:	ldr	r1, [r3, #4]
   40f00:	ldr	r3, [r3, #12]
   40f04:	b	40e60 <sd_bus_creds_has_bounding_cap@@Base+0x13538>
   40f08:	ldr	r3, [pc, #496]	; 41100 <sd_bus_creds_has_bounding_cap@@Base+0x137d8>
   40f0c:	add	r3, pc, r3
   40f10:	add	r3, r3, sl
   40f14:	ldr	r1, [r3, #12]
   40f18:	b	40d7c <sd_bus_creds_has_bounding_cap@@Base+0x13454>
   40f1c:	add	r3, r0, #4
   40f20:	ldr	r0, [sp]
   40f24:	ldr	r2, [pc, #472]	; 41104 <sd_bus_creds_has_bounding_cap@@Base+0x137dc>
   40f28:	lsl	sl, r0, #4
   40f2c:	add	r2, pc, r2
   40f30:	add	r2, r2, sl
   40f34:	ldr	r1, [r2, #4]
   40f38:	ldr	r9, [r2, #12]
   40f3c:	str	r1, [sp, #4]
   40f40:	b	40d58 <sd_bus_creds_has_bounding_cap@@Base+0x13430>
   40f44:	ldr	r1, [r4, #28]
   40f48:	b	40e10 <sd_bus_creds_has_bounding_cap@@Base+0x134e8>
   40f4c:	mov	r7, #253	; 0xfd
   40f50:	b	40ed0 <sd_bus_creds_has_bounding_cap@@Base+0x135a8>
   40f54:	mov	sl, r6
   40f58:	ldr	r5, [pc, #424]	; 41108 <sd_bus_creds_has_bounding_cap@@Base+0x137e0>
   40f5c:	and	r8, r8, #3
   40f60:	cmp	r7, #0
   40f64:	mov	r1, #0
   40f68:	add	r5, pc, r5
   40f6c:	addeq	r0, r4, #4
   40f70:	add	r8, r5, r8, lsl #4
   40f74:	ldrne	r0, [r4, #4]
   40f78:	ldr	r2, [r8, #4]
   40f7c:	mla	r0, r2, sl, r0
   40f80:	bl	3434 <memset@plt>
   40f84:	ldrb	r3, [r4, #39]	; 0x27
   40f88:	tst	r3, #4
   40f8c:	andne	r1, r3, #3
   40f90:	andeq	r3, r3, #3
   40f94:	ldrne	r2, [r4, #4]
   40f98:	addeq	r2, r4, #4
   40f9c:	addeq	r5, r5, r3, lsl #4
   40fa0:	ldrne	r3, [r4, #28]
   40fa4:	ldreq	r1, [r5, #4]
   40fa8:	ldreq	r3, [r5, #12]
   40fac:	addne	r5, r5, r1, lsl #4
   40fb0:	ldrne	r1, [r5, #4]
   40fb4:	mla	r3, r3, r1, r2
   40fb8:	mvn	r2, #0
   40fbc:	strb	r2, [r3, sl]
   40fc0:	ldrb	r3, [r4, #39]	; 0x27
   40fc4:	tst	r3, #4
   40fc8:	ubfxeq	r2, r3, #3, #3
   40fcc:	ldrne	r3, [r4, #24]
   40fd0:	addeq	r2, r2, #7
   40fd4:	bfieq	r3, r2, #3, #3
   40fd8:	strbeq	r3, [r4, #39]	; 0x27
   40fdc:	addne	r3, r3, r2
   40fe0:	strne	r3, [r4, #24]
   40fe4:	add	sp, sp, #12
   40fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40fec:	cmp	r7, #0
   40ff0:	ldr	r2, [sp, #4]
   40ff4:	addeq	r1, r4, #4
   40ff8:	ldrne	r1, [r4, #4]
   40ffc:	mla	r3, r6, r2, r1
   41000:	ldr	r2, [r3, #8]
   41004:	cmn	r2, #1
   41008:	ldrne	r0, [sp, #4]
   4100c:	ldreq	r2, [r3, #12]
   41010:	mlane	r2, r0, r2, r1
   41014:	ldrne	r1, [r3, #12]
   41018:	streq	r2, [r4, #44]	; 0x2c
   4101c:	strne	r1, [r2, #12]
   41020:	ldrbne	r8, [r4, #39]	; 0x27
   41024:	ldr	r2, [r3, #12]
   41028:	ubfxne	r7, r8, #2, #1
   4102c:	cmn	r2, #1
   41030:	beq	4106c <sd_bus_creds_has_bounding_cap@@Base+0x13744>
   41034:	ldr	r1, [pc, #208]	; 4110c <sd_bus_creds_has_bounding_cap@@Base+0x137e4>
   41038:	and	r8, r8, #3
   4103c:	cmp	r7, #0
   41040:	ldr	r3, [r3, #8]
   41044:	add	r1, pc, r1
   41048:	addeq	r0, r4, #4
   4104c:	add	r1, r1, r8, lsl #4
   41050:	ldrne	r0, [r4, #4]
   41054:	ldr	r1, [r1, #4]
   41058:	mla	r2, r1, r2, r0
   4105c:	str	r3, [r2, #8]
   41060:	ldrb	r8, [r4, #39]	; 0x27
   41064:	ubfx	r7, r8, #2, #1
   41068:	b	40df4 <sd_bus_creds_has_bounding_cap@@Base+0x134cc>
   4106c:	ldr	r3, [r3, #8]
   41070:	str	r3, [r4, #40]	; 0x28
   41074:	b	40df4 <sd_bus_creds_has_bounding_cap@@Base+0x134cc>
   41078:	ldr	r0, [pc, #144]	; 41110 <sd_bus_creds_has_bounding_cap@@Base+0x137e8>
   4107c:	movw	r2, #570	; 0x23a
   41080:	ldr	r1, [pc, #140]	; 41114 <sd_bus_creds_has_bounding_cap@@Base+0x137ec>
   41084:	ldr	r3, [pc, #140]	; 41118 <sd_bus_creds_has_bounding_cap@@Base+0x137f0>
   41088:	add	r0, pc, r0
   4108c:	add	r1, pc, r1
   41090:	add	r3, pc, r3
   41094:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   41098:	ldr	r0, [pc, #124]	; 4111c <sd_bus_creds_has_bounding_cap@@Base+0x137f4>
   4109c:	mov	r2, #592	; 0x250
   410a0:	ldr	r1, [pc, #120]	; 41120 <sd_bus_creds_has_bounding_cap@@Base+0x137f8>
   410a4:	ldr	r3, [pc, #120]	; 41124 <sd_bus_creds_has_bounding_cap@@Base+0x137fc>
   410a8:	add	r0, pc, r0
   410ac:	add	r1, pc, r1
   410b0:	add	r3, pc, r3
   410b4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   410b8:	mov	r0, r4
   410bc:	mov	r1, sl
   410c0:	bl	406d0 <sd_bus_creds_has_bounding_cap@@Base+0x12da8>
   410c4:	b	40eb8 <sd_bus_creds_has_bounding_cap@@Base+0x13590>
   410c8:	ldr	r0, [pc, #88]	; 41128 <sd_bus_creds_has_bounding_cap@@Base+0x13800>
   410cc:	movw	r2, #553	; 0x229
   410d0:	ldr	r1, [pc, #84]	; 4112c <sd_bus_creds_has_bounding_cap@@Base+0x13804>
   410d4:	ldr	r3, [pc, #84]	; 41130 <sd_bus_creds_has_bounding_cap@@Base+0x13808>
   410d8:	add	r0, pc, r0
   410dc:	add	r1, pc, r1
   410e0:	add	r3, pc, r3
   410e4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   410e8:	andeq	sl, r2, ip, asr #28
   410ec:	andeq	sl, r2, ip, ror #27
   410f0:	andeq	sl, r2, ip, lsl #27
   410f4:	andeq	sl, r2, r0, ror #26
   410f8:	andeq	sl, r2, ip, asr sp
   410fc:	andeq	sl, r2, r4, asr sp
   41100:	andeq	sl, r2, r4, lsl #25
   41104:	andeq	sl, r2, r4, ror #24
   41108:	andeq	sl, r2, r8, lsr #24
   4110c:	andeq	sl, r2, ip, asr #22
   41110:	andeq	r4, r1, ip, lsr #12
   41114:	andeq	r4, r1, r8, ror #10
   41118:	andeq	r4, r1, ip, lsr #18
   4111c:	andeq	r4, r1, ip, lsl r6
   41120:	andeq	r4, r1, r8, asr #10
   41124:	andeq	r4, r1, ip, lsl #18
   41128:			; <UNDEFINED> instruction: 0x000145bc
   4112c:	andeq	r4, r1, r8, lsl r5
   41130:	ldrdeq	r4, [r1], -ip
   41134:	ldr	r3, [pc, #1164]	; 415c8 <sd_bus_creds_has_bounding_cap@@Base+0x13ca0>
   41138:	ldr	r2, [pc, #1164]	; 415cc <sd_bus_creds_has_bounding_cap@@Base+0x13ca4>
   4113c:	add	r3, pc, r3
   41140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41144:	subs	r5, r0, #0
   41148:	ldr	r4, [r3, r2]
   4114c:	sub	sp, sp, #60	; 0x3c
   41150:	ldr	r3, [r4]
   41154:	str	r3, [sp, #52]	; 0x34
   41158:	beq	4121c <sd_bus_creds_has_bounding_cap@@Base+0x138f4>
   4115c:	ldrb	r3, [r5, #39]	; 0x27
   41160:	ldr	r6, [pc, #1128]	; 415d0 <sd_bus_creds_has_bounding_cap@@Base+0x13ca8>
   41164:	and	r7, r3, #3
   41168:	ubfx	r9, r3, #2, #1
   4116c:	cmp	r9, #0
   41170:	add	r6, pc, r6
   41174:	lsl	r7, r7, #4
   41178:	add	r6, r6, r7
   4117c:	bne	411f0 <sd_bus_creds_has_bounding_cap@@Base+0x138c8>
   41180:	ubfx	r3, r3, #3, #3
   41184:	adds	r1, r1, r3
   41188:	bcs	411fc <sd_bus_creds_has_bounding_cap@@Base+0x138d4>
   4118c:	ldr	r3, [r6, #12]
   41190:	cmp	r1, r3
   41194:	bls	411d4 <sd_bus_creds_has_bounding_cap@@Base+0x138ac>
   41198:	add	r8, r1, r1, lsr #2
   4119c:	cmp	r8, r1
   411a0:	bcc	411fc <sd_bus_creds_has_bounding_cap@@Base+0x138d4>
   411a4:	ldr	sl, [r6, #4]
   411a8:	mvn	r0, #0
   411ac:	add	sl, sl, #1
   411b0:	mov	r1, sl
   411b4:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   411b8:	cmp	r8, r0
   411bc:	bhi	411fc <sd_bus_creds_has_bounding_cap@@Base+0x138d4>
   411c0:	cmp	r9, #0
   411c4:	beq	41204 <sd_bus_creds_has_bounding_cap@@Base+0x138dc>
   411c8:	ldr	r7, [r5, #28]
   411cc:	cmp	r8, r7
   411d0:	bhi	4123c <sd_bus_creds_has_bounding_cap@@Base+0x13914>
   411d4:	mov	r0, #0
   411d8:	ldr	r2, [sp, #52]	; 0x34
   411dc:	ldr	r3, [r4]
   411e0:	cmp	r2, r3
   411e4:	bne	41218 <sd_bus_creds_has_bounding_cap@@Base+0x138f0>
   411e8:	add	sp, sp, #60	; 0x3c
   411ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   411f0:	ldr	r3, [r5, #24]
   411f4:	adds	r1, r1, r3
   411f8:	bcc	41198 <sd_bus_creds_has_bounding_cap@@Base+0x13870>
   411fc:	mvn	r0, #11
   41200:	b	411d8 <sd_bus_creds_has_bounding_cap@@Base+0x138b0>
   41204:	ldr	r3, [pc, #968]	; 415d4 <sd_bus_creds_has_bounding_cap@@Base+0x13cac>
   41208:	add	r3, pc, r3
   4120c:	add	r7, r3, r7
   41210:	ldr	r7, [r7, #12]
   41214:	b	411cc <sd_bus_creds_has_bounding_cap@@Base+0x138a4>
   41218:	bl	314c <__stack_chk_fail@plt>
   4121c:	ldr	r0, [pc, #948]	; 415d8 <sd_bus_creds_has_bounding_cap@@Base+0x13cb0>
   41220:	movw	r2, #1083	; 0x43b
   41224:	ldr	r1, [pc, #944]	; 415dc <sd_bus_creds_has_bounding_cap@@Base+0x13cb4>
   41228:	ldr	r3, [pc, #944]	; 415e0 <sd_bus_creds_has_bounding_cap@@Base+0x13cb8>
   4122c:	add	r0, pc, r0
   41230:	add	r1, pc, r1
   41234:	add	r3, pc, r3
   41238:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4123c:	mul	r8, sl, r8
   41240:	mov	sl, #1
   41244:	cmp	r8, #70	; 0x46
   41248:	movcc	r8, #70	; 0x46
   4124c:	cmp	r9, #0
   41250:	sub	r3, r8, #1
   41254:	clz	r3, r3
   41258:	ldrne	r0, [r5, #4]
   4125c:	rsb	r3, r3, #32
   41260:	moveq	r0, r9
   41264:	uxtb	r3, r3
   41268:	lsl	sl, sl, r3
   4126c:	mov	r1, sl
   41270:	bl	317c <realloc@plt>
   41274:	subs	r9, r0, #0
   41278:	beq	411fc <sd_bus_creds_has_bounding_cap@@Base+0x138d4>
   4127c:	ldrb	fp, [r5, #39]	; 0x27
   41280:	ubfx	fp, fp, #2, #1
   41284:	cmp	fp, #0
   41288:	addne	r8, r5, #8
   4128c:	beq	41544 <sd_bus_creds_has_bounding_cap@@Base+0x13c1c>
   41290:	ldr	r0, [pc, #844]	; 415e4 <sd_bus_creds_has_bounding_cap@@Base+0x13cbc>
   41294:	mov	r1, #16
   41298:	add	r0, pc, r0
   4129c:	bl	3d2bc <sd_bus_creds_has_bounding_cap@@Base+0xf994>
   412a0:	ldr	r3, [pc, #832]	; 415e8 <sd_bus_creds_has_bounding_cap@@Base+0x13cc0>
   412a4:	mov	r2, #1
   412a8:	add	r3, pc, r3
   412ac:	strb	r2, [r3]
   412b0:	ldr	ip, [pc, #820]	; 415ec <sd_bus_creds_has_bounding_cap@@Base+0x13cc4>
   412b4:	add	ip, pc, ip
   412b8:	ldm	ip!, {r0, r1, r2, r3}
   412bc:	str	r0, [r8]
   412c0:	mov	r0, sl
   412c4:	str	r2, [r8, #8]
   412c8:	str	r1, [r8, #4]
   412cc:	str	r3, [r8, #12]
   412d0:	ldrb	r3, [r5, #39]	; 0x27
   412d4:	str	r9, [r5, #4]
   412d8:	orr	r3, r3, #4
   412dc:	strb	r3, [r5, #39]	; 0x27
   412e0:	ldr	r1, [r6, #4]
   412e4:	add	r1, r1, #1
   412e8:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   412ec:	ldrb	r3, [r5, #39]	; 0x27
   412f0:	ldr	r1, [pc, #760]	; 415f0 <sd_bus_creds_has_bounding_cap@@Base+0x13cc8>
   412f4:	cmp	r7, #0
   412f8:	and	ip, r3, #3
   412fc:	add	r1, pc, r1
   41300:	add	r1, r1, ip, lsl #4
   41304:	ldr	sl, [r1, #4]
   41308:	str	r0, [r5, #28]
   4130c:	ldr	r2, [r6, #4]
   41310:	mla	sl, sl, r0, r9
   41314:	mul	ip, r2, r7
   41318:	add	r1, r9, ip
   4131c:	beq	41598 <sd_bus_creds_has_bounding_cap@@Base+0x13c70>
   41320:	ldrb	r3, [r9, ip]
   41324:	cmp	r3, #254	; 0xfe
   41328:	addne	r8, r7, sl
   4132c:	movne	r2, sl
   41330:	bne	41344 <sd_bus_creds_has_bounding_cap@@Base+0x13a1c>
   41334:	b	415a8 <sd_bus_creds_has_bounding_cap@@Base+0x13c80>
   41338:	ldrb	r3, [r1, #1]!
   4133c:	cmp	r3, #254	; 0xfe
   41340:	beq	415a8 <sd_bus_creds_has_bounding_cap@@Base+0x13c80>
   41344:	cmp	r3, #255	; 0xff
   41348:	movne	r3, #254	; 0xfe
   4134c:	moveq	r3, #255	; 0xff
   41350:	strb	r3, [r2], #1
   41354:	cmp	r2, r8
   41358:	bne	41338 <sd_bus_creds_has_bounding_cap@@Base+0x13a10>
   4135c:	ldrb	r3, [r5, #39]	; 0x27
   41360:	ldr	r2, [r6, #4]
   41364:	tst	r3, #4
   41368:	beq	41520 <sd_bus_creds_has_bounding_cap@@Base+0x13bf8>
   4136c:	ldr	r0, [pc, #640]	; 415f4 <sd_bus_creds_has_bounding_cap@@Base+0x13ccc>
   41370:	and	r3, r3, #3
   41374:	ldr	r1, [r5, #4]
   41378:	add	r0, pc, r0
   4137c:	add	r0, r0, r3, lsl #4
   41380:	ldr	r3, [r5, #28]
   41384:	ldr	r0, [r0, #4]
   41388:	mla	r0, r0, r7, r1
   4138c:	rsb	r3, r7, r3
   41390:	mov	r1, #0
   41394:	mul	r2, r2, r3
   41398:	bl	3434 <memset@plt>
   4139c:	ldrb	r3, [r5, #39]	; 0x27
   413a0:	tst	r3, #4
   413a4:	ldrne	r2, [r5, #28]
   413a8:	bne	413c0 <sd_bus_creds_has_bounding_cap@@Base+0x13a98>
   413ac:	ldr	r2, [pc, #580]	; 415f8 <sd_bus_creds_has_bounding_cap@@Base+0x13cd0>
   413b0:	and	r3, r3, #3
   413b4:	add	r2, pc, r2
   413b8:	add	r3, r2, r3, lsl #4
   413bc:	ldr	r2, [r3, #12]
   413c0:	mov	r0, r8
   413c4:	rsb	r2, r7, r2
   413c8:	mov	r1, #255	; 0xff
   413cc:	bl	3434 <memset@plt>
   413d0:	cmp	r7, #0
   413d4:	beq	415a0 <sd_bus_creds_has_bounding_cap@@Base+0x13c78>
   413d8:	ldr	ip, [pc, #540]	; 415fc <sd_bus_creds_has_bounding_cap@@Base+0x13cd4>
   413dc:	mov	r8, #0
   413e0:	add	fp, sp, #20
   413e4:	mov	r9, r8
   413e8:	add	ip, pc, ip
   413ec:	str	ip, [sp, #4]
   413f0:	ldr	ip, [pc, #520]	; 41600 <sd_bus_creds_has_bounding_cap@@Base+0x13cd8>
   413f4:	str	r4, [sp, #12]
   413f8:	add	ip, pc, ip
   413fc:	str	ip, [sp, #8]
   41400:	b	41410 <sd_bus_creds_has_bounding_cap@@Base+0x13ae8>
   41404:	add	r9, r9, #1
   41408:	cmp	r9, r7
   4140c:	beq	414e0 <sd_bus_creds_has_bounding_cap@@Base+0x13bb8>
   41410:	ldrb	r3, [sl], #1
   41414:	cmp	r3, #254	; 0xfe
   41418:	bne	41404 <sd_bus_creds_has_bounding_cap@@Base+0x13adc>
   4141c:	ldrb	r3, [r5, #39]	; 0x27
   41420:	mov	r0, r5
   41424:	ldr	ip, [sp, #4]
   41428:	tst	r3, #4
   4142c:	and	r3, r3, #3
   41430:	addeq	r2, r5, #4
   41434:	add	r3, ip, r3, lsl #4
   41438:	ldrne	r2, [r5, #4]
   4143c:	ldr	r3, [r3, #4]
   41440:	mul	r3, r3, r9
   41444:	ldr	r1, [r2, r3]
   41448:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   4144c:	cmp	r9, r0
   41450:	mov	r4, r0
   41454:	moveq	r1, #0
   41458:	addeq	r8, r8, #1
   4145c:	strbeq	r1, [sl, #-1]
   41460:	beq	41404 <sd_bus_creds_has_bounding_cap@@Base+0x13adc>
   41464:	mov	r0, r5
   41468:	mvn	r3, #0
   4146c:	mov	r1, fp
   41470:	strb	r3, [sl, #-1]
   41474:	mov	r2, r9
   41478:	mvn	r3, #3
   4147c:	bl	4096c <sd_bus_creds_has_bounding_cap@@Base+0x13044>
   41480:	ldrb	r3, [r5, #39]	; 0x27
   41484:	ldr	ip, [sp, #8]
   41488:	mov	r1, #0
   4148c:	tst	r3, #4
   41490:	and	r3, r3, #3
   41494:	addeq	r0, r5, #4
   41498:	ldr	r2, [r6, #4]
   4149c:	add	r3, ip, r3, lsl #4
   414a0:	ldrne	r0, [r5, #4]
   414a4:	ldr	r3, [r3, #4]
   414a8:	mla	r0, r3, r9, r0
   414ac:	bl	3434 <memset@plt>
   414b0:	mov	r1, r4
   414b4:	mov	r0, r5
   414b8:	mov	r2, fp
   414bc:	bl	40a58 <sd_bus_creds_has_bounding_cap@@Base+0x13130>
   414c0:	add	r8, r8, #1
   414c4:	cmp	r0, #0
   414c8:	beq	41404 <sd_bus_creds_has_bounding_cap@@Base+0x13adc>
   414cc:	ldr	r1, [sp, #20]
   414d0:	mov	r0, r5
   414d4:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   414d8:	mov	r1, r0
   414dc:	b	414b4 <sd_bus_creds_has_bounding_cap@@Base+0x13b8c>
   414e0:	ldr	r4, [sp, #12]
   414e4:	ldrb	r3, [r5, #39]	; 0x27
   414e8:	tst	r3, #4
   414ec:	ubfxeq	r3, r3, #3, #3
   414f0:	ldrne	r3, [r5, #24]
   414f4:	cmp	r8, r3
   414f8:	moveq	r0, #1
   414fc:	beq	411d8 <sd_bus_creds_has_bounding_cap@@Base+0x138b0>
   41500:	ldr	r0, [pc, #252]	; 41604 <sd_bus_creds_has_bounding_cap@@Base+0x13cdc>
   41504:	movw	r2, #1202	; 0x4b2
   41508:	ldr	r1, [pc, #248]	; 41608 <sd_bus_creds_has_bounding_cap@@Base+0x13ce0>
   4150c:	ldr	r3, [pc, #248]	; 4160c <sd_bus_creds_has_bounding_cap@@Base+0x13ce4>
   41510:	add	r0, pc, r0
   41514:	add	r1, pc, r1
   41518:	add	r3, pc, r3
   4151c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   41520:	ldr	r0, [pc, #232]	; 41610 <sd_bus_creds_has_bounding_cap@@Base+0x13ce8>
   41524:	and	r3, r3, #3
   41528:	add	r1, r5, #4
   4152c:	add	r0, pc, r0
   41530:	add	r3, r0, r3, lsl #4
   41534:	ldr	r0, [r3, #4]
   41538:	ldr	r3, [r3, #12]
   4153c:	mla	r0, r0, r7, r1
   41540:	b	4138c <sd_bus_creds_has_bounding_cap@@Base+0x13a64>
   41544:	ldr	r2, [r6, #4]
   41548:	add	r1, r5, #4
   4154c:	add	r8, r5, #8
   41550:	add	r2, r2, #1
   41554:	mul	r2, r2, r7
   41558:	bl	30c8 <memcpy@plt>
   4155c:	ldr	r2, [pc, #176]	; 41614 <sd_bus_creds_has_bounding_cap@@Base+0x13cec>
   41560:	ldrb	r3, [r5, #39]	; 0x27
   41564:	add	r2, pc, r2
   41568:	str	fp, [r5, #32]
   4156c:	ldrb	r1, [r2]
   41570:	ubfx	r2, r3, #3, #3
   41574:	bfi	r3, fp, #3, #3
   41578:	str	r2, [r5, #24]
   4157c:	cmp	r1, #0
   41580:	strb	r3, [r5, #39]	; 0x27
   41584:	ubfx	r3, r3, #2, #1
   41588:	beq	41290 <sd_bus_creds_has_bounding_cap@@Base+0x13968>
   4158c:	cmp	r3, #0
   41590:	bne	41290 <sd_bus_creds_has_bounding_cap@@Base+0x13968>
   41594:	b	412b0 <sd_bus_creds_has_bounding_cap@@Base+0x13988>
   41598:	mov	r8, sl
   4159c:	b	41364 <sd_bus_creds_has_bounding_cap@@Base+0x13a3c>
   415a0:	mov	r8, r7
   415a4:	b	414e4 <sd_bus_creds_has_bounding_cap@@Base+0x13bbc>
   415a8:	ldr	r0, [pc, #104]	; 41618 <sd_bus_creds_has_bounding_cap@@Base+0x13cf0>
   415ac:	mov	r2, #1152	; 0x480
   415b0:	ldr	r1, [pc, #100]	; 4161c <sd_bus_creds_has_bounding_cap@@Base+0x13cf4>
   415b4:	ldr	r3, [pc, #100]	; 41620 <sd_bus_creds_has_bounding_cap@@Base+0x13cf8>
   415b8:	add	r0, pc, r0
   415bc:	add	r1, pc, r1
   415c0:	add	r3, pc, r3
   415c4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   415c8:			; <UNDEFINED> instruction: 0x0002abbc
   415cc:	andeq	r0, r0, r8, lsr #5
   415d0:	andeq	sl, r2, r0, lsr #20
   415d4:	andeq	sl, r2, r8, lsl #19
   415d8:	andeq	r5, r1, r0, asr #14
   415dc:	andeq	r4, r1, r4, asr #7
   415e0:	andeq	r4, r1, r0, asr r3
   415e4:	andeq	sl, r2, r8, lsr #31
   415e8:	andeq	sl, r2, r6, lsl #31
   415ec:	andeq	sl, r2, ip, lsl #31
   415f0:	muleq	r2, r4, r8
   415f4:	andeq	sl, r2, r8, lsl r8
   415f8:	ldrdeq	sl, [r2], -ip
   415fc:	andeq	sl, r2, r8, lsr #15
   41600:	muleq	r2, r8, r7
   41604:	andeq	r4, r1, r4, ror #3
   41608:	andeq	r4, r1, r0, ror #1
   4160c:	andeq	r4, r1, ip, rrx
   41610:	andeq	sl, r2, r4, ror #12
   41614:	andeq	sl, r2, sl, asr #25
   41618:	andeq	r4, r1, r8, lsl r1
   4161c:	andeq	r4, r1, r8, lsr r0
   41620:	andeq	r3, r1, r4, asr #31
   41624:	push	{r4, r5, r6, lr}
   41628:	mov	r4, r0
   4162c:	ldrb	ip, [r0, #39]	; 0x27
   41630:	mov	r5, r1
   41634:	mov	r6, r2
   41638:	ubfx	lr, ip, #2, #1
   4163c:	cmp	lr, #0
   41640:	beq	41740 <sd_bus_creds_has_bounding_cap@@Base+0x13e18>
   41644:	ldr	r2, [r0, #28]
   41648:	cmp	r5, r2
   4164c:	bcs	417b8 <sd_bus_creds_has_bounding_cap@@Base+0x13e90>
   41650:	cmp	r3, #0
   41654:	bne	41764 <sd_bus_creds_has_bounding_cap@@Base+0x13e3c>
   41658:	cmp	lr, #0
   4165c:	bne	41758 <sd_bus_creds_has_bounding_cap@@Base+0x13e30>
   41660:	ldr	r1, [pc, #432]	; 41818 <sd_bus_creds_has_bounding_cap@@Base+0x13ef0>
   41664:	and	r3, ip, #3
   41668:	ubfx	r2, ip, #3, #3
   4166c:	add	r1, pc, r1
   41670:	add	r3, r1, r3, lsl #4
   41674:	ldr	r3, [r3, #12]
   41678:	cmp	r2, r3
   4167c:	bcs	417d8 <sd_bus_creds_has_bounding_cap@@Base+0x13eb0>
   41680:	and	ip, ip, #3
   41684:	cmp	ip, #1
   41688:	bne	416f8 <sd_bus_creds_has_bounding_cap@@Base+0x13dd0>
   4168c:	mvn	r3, #0
   41690:	str	r3, [r6, #8]
   41694:	ldr	r3, [r4, #44]	; 0x2c
   41698:	str	r3, [r6, #12]
   4169c:	ldr	r3, [r4, #44]	; 0x2c
   416a0:	cmn	r3, #1
   416a4:	beq	416e4 <sd_bus_creds_has_bounding_cap@@Base+0x13dbc>
   416a8:	ldrb	ip, [r4, #39]	; 0x27
   416ac:	ldr	r2, [pc, #360]	; 4181c <sd_bus_creds_has_bounding_cap@@Base+0x13ef4>
   416b0:	tst	ip, #4
   416b4:	and	ip, ip, #3
   416b8:	add	r2, pc, r2
   416bc:	addeq	r1, r4, #4
   416c0:	add	ip, r2, ip, lsl #4
   416c4:	ldrne	r1, [r4, #4]
   416c8:	ldr	r2, [ip, #4]
   416cc:	mla	r3, r2, r3, r1
   416d0:	ldr	r2, [r3, #8]
   416d4:	cmn	r2, #1
   416d8:	mvneq	r2, #3
   416dc:	streq	r2, [r3, #8]
   416e0:	bne	417f8 <sd_bus_creds_has_bounding_cap@@Base+0x13ed0>
   416e4:	ldr	r2, [r4, #40]	; 0x28
   416e8:	mvn	r3, #3
   416ec:	str	r3, [r4, #44]	; 0x2c
   416f0:	cmn	r2, #1
   416f4:	streq	r3, [r4, #40]	; 0x28
   416f8:	mov	r1, r5
   416fc:	mov	r2, r6
   41700:	mov	r0, r4
   41704:	bl	40a58 <sd_bus_creds_has_bounding_cap@@Base+0x13130>
   41708:	cmp	r0, #0
   4170c:	bne	41798 <sd_bus_creds_has_bounding_cap@@Base+0x13e70>
   41710:	ldrb	r3, [r4, #39]	; 0x27
   41714:	tst	r3, #4
   41718:	ubfxeq	r2, r3, #3, #3
   4171c:	ldrne	r3, [r4, #24]
   41720:	addeq	r2, r2, #1
   41724:	movne	r0, #1
   41728:	bfieq	r3, r2, #3, #3
   4172c:	addne	r3, r3, r0
   41730:	strbeq	r3, [r4, #39]	; 0x27
   41734:	strne	r3, [r4, #24]
   41738:	moveq	r0, #1
   4173c:	pop	{r4, r5, r6, pc}
   41740:	ldr	r2, [pc, #216]	; 41820 <sd_bus_creds_has_bounding_cap@@Base+0x13ef8>
   41744:	and	r1, ip, #3
   41748:	add	r2, pc, r2
   4174c:	add	r2, r2, r1, lsl #4
   41750:	ldr	r2, [r2, #12]
   41754:	b	41648 <sd_bus_creds_has_bounding_cap@@Base+0x13d20>
   41758:	ldr	r2, [r4, #24]
   4175c:	ldr	r3, [r4, #28]
   41760:	b	41678 <sd_bus_creds_has_bounding_cap@@Base+0x13d50>
   41764:	mov	r0, r4
   41768:	mov	r1, #1
   4176c:	bl	41134 <sd_bus_creds_has_bounding_cap@@Base+0x1380c>
   41770:	cmp	r0, #0
   41774:	poplt	{r4, r5, r6, pc}
   41778:	beq	4178c <sd_bus_creds_has_bounding_cap@@Base+0x13e64>
   4177c:	mov	r0, r4
   41780:	ldr	r1, [r6]
   41784:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41788:	mov	r5, r0
   4178c:	ldrb	ip, [r4, #39]	; 0x27
   41790:	ubfx	lr, ip, #2, #1
   41794:	b	41658 <sd_bus_creds_has_bounding_cap@@Base+0x13d30>
   41798:	ldr	r0, [pc, #132]	; 41824 <sd_bus_creds_has_bounding_cap@@Base+0x13efc>
   4179c:	mov	r2, #1056	; 0x420
   417a0:	ldr	r1, [pc, #128]	; 41828 <sd_bus_creds_has_bounding_cap@@Base+0x13f00>
   417a4:	ldr	r3, [pc, #128]	; 4182c <sd_bus_creds_has_bounding_cap@@Base+0x13f04>
   417a8:	add	r0, pc, r0
   417ac:	add	r1, pc, r1
   417b0:	add	r3, pc, r3
   417b4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   417b8:	ldr	r0, [pc, #112]	; 41830 <sd_bus_creds_has_bounding_cap@@Base+0x13f08>
   417bc:	mov	r2, #1024	; 0x400
   417c0:	ldr	r1, [pc, #108]	; 41834 <sd_bus_creds_has_bounding_cap@@Base+0x13f0c>
   417c4:	ldr	r3, [pc, #108]	; 41838 <sd_bus_creds_has_bounding_cap@@Base+0x13f10>
   417c8:	add	r0, pc, r0
   417cc:	add	r1, pc, r1
   417d0:	add	r3, pc, r3
   417d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   417d8:	ldr	r0, [pc, #92]	; 4183c <sd_bus_creds_has_bounding_cap@@Base+0x13f14>
   417dc:	movw	r2, #1035	; 0x40b
   417e0:	ldr	r1, [pc, #88]	; 41840 <sd_bus_creds_has_bounding_cap@@Base+0x13f18>
   417e4:	ldr	r3, [pc, #88]	; 41844 <sd_bus_creds_has_bounding_cap@@Base+0x13f1c>
   417e8:	add	r0, pc, r0
   417ec:	add	r1, pc, r1
   417f0:	add	r3, pc, r3
   417f4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   417f8:	ldr	r0, [pc, #72]	; 41848 <sd_bus_creds_has_bounding_cap@@Base+0x13f20>
   417fc:	movw	r2, #1047	; 0x417
   41800:	ldr	r1, [pc, #68]	; 4184c <sd_bus_creds_has_bounding_cap@@Base+0x13f24>
   41804:	ldr	r3, [pc, #68]	; 41850 <sd_bus_creds_has_bounding_cap@@Base+0x13f28>
   41808:	add	r0, pc, r0
   4180c:	add	r1, pc, r1
   41810:	add	r3, pc, r3
   41814:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   41818:	andeq	sl, r2, r4, lsr #10
   4181c:	ldrdeq	sl, [r2], -r8
   41820:	andeq	sl, r2, r8, asr #8
   41824:			; <UNDEFINED> instruction: 0x00013fb8
   41828:	andeq	r3, r1, r8, asr #28
   4182c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   41830:	andeq	r3, r1, r4, lsl #29
   41834:	andeq	r3, r1, r8, lsr #28
   41838:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   4183c:	andeq	r3, r1, r8, lsr #30
   41840:	andeq	r3, r1, r8, lsl #28
   41844:			; <UNDEFINED> instruction: 0x000141b4
   41848:	andeq	r3, r1, r4, lsr #30
   4184c:	andeq	r3, r1, r8, ror #27
   41850:	muleq	r1, r4, r1
   41854:	push	{r3, lr}
   41858:	mov	r1, r0
   4185c:	ldrb	r3, [r0, #39]	; 0x27
   41860:	tst	r3, #4
   41864:	bne	418bc <sd_bus_creds_has_bounding_cap@@Base+0x13f94>
   41868:	tst	r3, #56	; 0x38
   4186c:	bne	4189c <sd_bus_creds_has_bounding_cap@@Base+0x13f74>
   41870:	tst	r3, #64	; 0x40
   41874:	bne	41880 <sd_bus_creds_has_bounding_cap@@Base+0x13f58>
   41878:	pop	{r3, lr}
   4187c:	b	3080 <free@plt>
   41880:	ldr	r2, [pc, #84]	; 418dc <sd_bus_creds_has_bounding_cap@@Base+0x13fb4>
   41884:	and	r0, r3, #3
   41888:	add	r2, pc, r2
   4188c:	add	r3, r2, r0, lsl #4
   41890:	ldr	r0, [r3, #8]
   41894:	pop	{r3, lr}
   41898:	b	48048 <sd_bus_creds_has_bounding_cap@@Base+0x1a720>
   4189c:	ldr	r0, [pc, #60]	; 418e0 <sd_bus_creds_has_bounding_cap@@Base+0x13fb8>
   418a0:	mov	r2, #856	; 0x358
   418a4:	ldr	r1, [pc, #56]	; 418e4 <sd_bus_creds_has_bounding_cap@@Base+0x13fbc>
   418a8:	ldr	r3, [pc, #56]	; 418e8 <sd_bus_creds_has_bounding_cap@@Base+0x13fc0>
   418ac:	add	r0, pc, r0
   418b0:	add	r1, pc, r1
   418b4:	add	r3, pc, r3
   418b8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   418bc:	ldr	r0, [pc, #40]	; 418ec <sd_bus_creds_has_bounding_cap@@Base+0x13fc4>
   418c0:	movw	r2, #855	; 0x357
   418c4:	ldr	r1, [pc, #36]	; 418f0 <sd_bus_creds_has_bounding_cap@@Base+0x13fc8>
   418c8:	ldr	r3, [pc, #36]	; 418f4 <sd_bus_creds_has_bounding_cap@@Base+0x13fcc>
   418cc:	add	r0, pc, r0
   418d0:	add	r1, pc, r1
   418d4:	add	r3, pc, r3
   418d8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   418dc:	andeq	sl, r2, r8, lsl #6
   418e0:	strdeq	r3, [r1], -r8
   418e4:	andeq	r3, r1, r4, asr #26
   418e8:	andeq	r3, r1, r8, lsr #26
   418ec:	andeq	r3, r1, r4, asr #29
   418f0:	andeq	r3, r1, r4, lsr #26
   418f4:	andeq	r3, r1, r8, lsl #26
   418f8:	push	{r4, r5, r6, lr}
   418fc:	ldrb	r3, [r0, #39]	; 0x27
   41900:	ldr	r4, [pc, #100]	; 4196c <sd_bus_creds_has_bounding_cap@@Base+0x14044>
   41904:	ubfx	r1, r3, #2, #1
   41908:	and	r3, r3, #3
   4190c:	cmp	r1, #0
   41910:	add	r4, pc, r4
   41914:	add	r4, r4, r3, lsl #4
   41918:	bne	4194c <sd_bus_creds_has_bounding_cap@@Base+0x14024>
   4191c:	ldr	r3, [r4, #12]
   41920:	add	r6, r0, #4
   41924:	ldr	r5, [r4, #4]
   41928:	mov	r0, r6
   4192c:	mul	r5, r5, r3
   41930:	mov	r2, r5
   41934:	bl	3434 <memset@plt>
   41938:	add	r0, r6, r5
   4193c:	ldr	r2, [r4, #12]
   41940:	mov	r1, #255	; 0xff
   41944:	pop	{r4, r5, r6, lr}
   41948:	b	3434 <memset@plt>
   4194c:	ldr	r0, [pc, #28]	; 41970 <sd_bus_creds_has_bounding_cap@@Base+0x14048>
   41950:	mov	r2, #768	; 0x300
   41954:	ldr	r1, [pc, #24]	; 41974 <sd_bus_creds_has_bounding_cap@@Base+0x1404c>
   41958:	ldr	r3, [pc, #24]	; 41978 <sd_bus_creds_has_bounding_cap@@Base+0x14050>
   4195c:	add	r0, pc, r0
   41960:	add	r1, pc, r1
   41964:	add	r3, pc, r3
   41968:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4196c:	andeq	sl, r2, r0, lsl #5
   41970:	andeq	r3, r1, r4, lsr lr
   41974:	muleq	r1, r4, ip
   41978:	andeq	r3, r1, r8, lsl #24
   4197c:	ldr	r3, [pc, #156]	; 41a20 <sd_bus_creds_has_bounding_cap@@Base+0x140f8>
   41980:	push	{r4, r5, r6, lr}
   41984:	add	r3, pc, r3
   41988:	mov	r5, r1
   4198c:	mov	r6, r0
   41990:	mov	r1, #1
   41994:	ldr	r0, [r3, r5, lsl #4]
   41998:	bl	2f9c <calloc@plt>
   4199c:	subs	r4, r0, #0
   419a0:	beq	419ec <sd_bus_creds_has_bounding_cap@@Base+0x140c4>
   419a4:	ldrb	r3, [r4, #39]	; 0x27
   419a8:	cmp	r6, #0
   419ac:	bfi	r3, r5, #0, #2
   419b0:	bfc	r3, #6, #1
   419b4:	strb	r3, [r4, #39]	; 0x27
   419b8:	beq	41a14 <sd_bus_creds_has_bounding_cap@@Base+0x140ec>
   419bc:	cmp	r5, #1
   419c0:	ldr	r5, [pc, #92]	; 41a24 <sd_bus_creds_has_bounding_cap@@Base+0x140fc>
   419c4:	str	r6, [r4]
   419c8:	mov	r0, r4
   419cc:	add	r5, pc, r5
   419d0:	mvneq	r3, #0
   419d4:	streq	r3, [r4, #44]	; 0x2c
   419d8:	streq	r3, [r4, #40]	; 0x28
   419dc:	bl	418f8 <sd_bus_creds_has_bounding_cap@@Base+0x13fd0>
   419e0:	ldrb	r3, [r5]
   419e4:	cmp	r3, #0
   419e8:	beq	419f4 <sd_bus_creds_has_bounding_cap@@Base+0x140cc>
   419ec:	mov	r0, r4
   419f0:	pop	{r4, r5, r6, pc}
   419f4:	ldr	r0, [pc, #44]	; 41a28 <sd_bus_creds_has_bounding_cap@@Base+0x14100>
   419f8:	mov	r1, #16
   419fc:	add	r0, pc, r0
   41a00:	bl	3d2bc <sd_bus_creds_has_bounding_cap@@Base+0xf994>
   41a04:	mov	r3, #1
   41a08:	mov	r0, r4
   41a0c:	strb	r3, [r5]
   41a10:	pop	{r4, r5, r6, pc}
   41a14:	ldr	r6, [pc, #16]	; 41a2c <sd_bus_creds_has_bounding_cap@@Base+0x14104>
   41a18:	add	r6, pc, r6
   41a1c:	b	419bc <sd_bus_creds_has_bounding_cap@@Base+0x14094>
   41a20:	andeq	sl, r2, ip, lsl #4
   41a24:	andeq	sl, r2, r1, ror #16
   41a28:	andeq	sl, r2, r4, lsr r8
   41a2c:			; <UNDEFINED> instruction: 0x0002a1b0
   41a30:	push	{r3, r4, r5, lr}
   41a34:	subs	r4, r0, #0
   41a38:	beq	41a78 <sd_bus_creds_has_bounding_cap@@Base+0x14150>
   41a3c:	ldr	r5, [r4]
   41a40:	cmp	r5, #0
   41a44:	beq	41a50 <sd_bus_creds_has_bounding_cap@@Base+0x14128>
   41a48:	mov	r0, #0
   41a4c:	pop	{r3, r4, r5, pc}
   41a50:	mov	r0, r1
   41a54:	mov	r1, r2
   41a58:	bl	4197c <sd_bus_creds_has_bounding_cap@@Base+0x14054>
   41a5c:	cmp	r0, #0
   41a60:	beq	41a70 <sd_bus_creds_has_bounding_cap@@Base+0x14148>
   41a64:	str	r0, [r4]
   41a68:	mov	r0, r5
   41a6c:	pop	{r3, r4, r5, pc}
   41a70:	mvn	r0, #11
   41a74:	pop	{r3, r4, r5, pc}
   41a78:	ldr	r0, [pc, #24]	; 41a98 <sd_bus_creds_has_bounding_cap@@Base+0x14170>
   41a7c:	movw	r2, #829	; 0x33d
   41a80:	ldr	r1, [pc, #20]	; 41a9c <sd_bus_creds_has_bounding_cap@@Base+0x14174>
   41a84:	ldr	r3, [pc, #20]	; 41aa0 <sd_bus_creds_has_bounding_cap@@Base+0x14178>
   41a88:	add	r0, pc, r0
   41a8c:	add	r1, pc, r1
   41a90:	add	r3, pc, r3
   41a94:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   41a98:	andeq	r4, r1, r4, ror #29
   41a9c:	andeq	r3, r1, r8, ror #22
   41aa0:	andeq	r3, r1, r4, lsr #22
   41aa4:	push	{r3, r4, r5, lr}
   41aa8:	mov	r4, r2
   41aac:	mov	r5, r0
   41ab0:	bl	4032c <sd_bus_creds_has_bounding_cap@@Base+0x12a04>
   41ab4:	cmn	r0, #1
   41ab8:	beq	41b10 <sd_bus_creds_has_bounding_cap@@Base+0x141e8>
   41abc:	ldrb	r3, [r5, #39]	; 0x27
   41ac0:	ldr	r2, [pc, #104]	; 41b30 <sd_bus_creds_has_bounding_cap@@Base+0x14208>
   41ac4:	tst	r3, #4
   41ac8:	and	r3, r3, #3
   41acc:	add	r2, pc, r2
   41ad0:	addeq	r5, r5, #4
   41ad4:	add	r2, r2, r3, lsl #4
   41ad8:	ldrne	r5, [r5, #4]
   41adc:	cmp	r3, #1
   41ae0:	ldr	r2, [r2, #4]
   41ae4:	mla	r5, r2, r0, r5
   41ae8:	ble	41b08 <sd_bus_creds_has_bounding_cap@@Base+0x141e0>
   41aec:	cmp	r3, #2
   41af0:	ldreq	r0, [r5]
   41af4:	bne	41b24 <sd_bus_creds_has_bounding_cap@@Base+0x141fc>
   41af8:	cmp	r4, #0
   41afc:	ldrne	r3, [r5]
   41b00:	strne	r3, [r4]
   41b04:	pop	{r3, r4, r5, pc}
   41b08:	ldr	r0, [r5, #4]
   41b0c:	b	41af8 <sd_bus_creds_has_bounding_cap@@Base+0x141d0>
   41b10:	cmp	r4, #0
   41b14:	beq	41b28 <sd_bus_creds_has_bounding_cap@@Base+0x14200>
   41b18:	mov	r0, #0
   41b1c:	str	r0, [r4]
   41b20:	pop	{r3, r4, r5, pc}
   41b24:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   41b28:	mov	r0, r4
   41b2c:	pop	{r3, r4, r5, pc}
   41b30:	andeq	sl, r2, r4, asr #1
   41b34:	mov	r2, #0
   41b38:	b	41aa4 <sd_bus_creds_has_bounding_cap@@Base+0x1417c>
   41b3c:	mov	r1, #0
   41b40:	b	4197c <sd_bus_creds_has_bounding_cap@@Base+0x14054>
   41b44:	mov	r1, #2
   41b48:	b	4197c <sd_bus_creds_has_bounding_cap@@Base+0x14054>
   41b4c:	mov	r2, #1
   41b50:	b	41a30 <sd_bus_creds_has_bounding_cap@@Base+0x14108>
   41b54:	push	{r4, lr}
   41b58:	subs	r4, r0, #0
   41b5c:	popeq	{r4, pc}
   41b60:	ldrb	r3, [r4, #39]	; 0x27
   41b64:	tst	r3, #4
   41b68:	bne	41b9c <sd_bus_creds_has_bounding_cap@@Base+0x14274>
   41b6c:	ldrb	r3, [r4, #39]	; 0x27
   41b70:	mov	r0, r4
   41b74:	bfc	r3, #3, #3
   41b78:	strb	r3, [r4, #39]	; 0x27
   41b7c:	bl	418f8 <sd_bus_creds_has_bounding_cap@@Base+0x13fd0>
   41b80:	ldrb	r3, [r4, #39]	; 0x27
   41b84:	and	r3, r3, #3
   41b88:	cmp	r3, #1
   41b8c:	mvneq	r3, #0
   41b90:	streq	r3, [r4, #44]	; 0x2c
   41b94:	streq	r3, [r4, #40]	; 0x28
   41b98:	pop	{r4, pc}
   41b9c:	ldr	r0, [r4, #4]
   41ba0:	bl	3080 <free@plt>
   41ba4:	ldrb	r3, [r4, #39]	; 0x27
   41ba8:	bfc	r3, #2, #1
   41bac:	strb	r3, [r4, #39]	; 0x27
   41bb0:	b	41b6c <sd_bus_creds_has_bounding_cap@@Base+0x14244>
   41bb4:	push	{r4, lr}
   41bb8:	subs	r4, r0, #0
   41bbc:	popeq	{r4, pc}
   41bc0:	bl	41b54 <sd_bus_creds_has_bounding_cap@@Base+0x1422c>
   41bc4:	mov	r0, r4
   41bc8:	pop	{r4, lr}
   41bcc:	b	41854 <sd_bus_creds_has_bounding_cap@@Base+0x13f2c>
   41bd0:	push	{r4, r5, r6, lr}
   41bd4:	subs	r5, r0, #0
   41bd8:	popeq	{r4, r5, r6, pc}
   41bdc:	mov	r1, #0
   41be0:	ldr	r6, [pc, #120]	; 41c60 <sd_bus_creds_has_bounding_cap@@Base+0x14338>
   41be4:	bl	40154 <sd_bus_creds_has_bounding_cap@@Base+0x1282c>
   41be8:	add	r6, pc, r6
   41bec:	cmn	r0, #1
   41bf0:	mov	r4, r0
   41bf4:	beq	41c48 <sd_bus_creds_has_bounding_cap@@Base+0x14320>
   41bf8:	ldrb	r3, [r5, #39]	; 0x27
   41bfc:	tst	r3, #4
   41c00:	and	r3, r3, #3
   41c04:	addeq	r0, r5, #4
   41c08:	add	r1, r6, r3, lsl #4
   41c0c:	ldrne	r0, [r5, #4]
   41c10:	cmp	r3, #1
   41c14:	ldr	r2, [r1, #4]
   41c18:	mla	r2, r2, r4, r0
   41c1c:	ble	41c54 <sd_bus_creds_has_bounding_cap@@Base+0x1432c>
   41c20:	cmp	r3, #2
   41c24:	bne	41c5c <sd_bus_creds_has_bounding_cap@@Base+0x14334>
   41c28:	ldr	r0, [r2]
   41c2c:	bl	3080 <free@plt>
   41c30:	add	r1, r4, #1
   41c34:	mov	r0, r5
   41c38:	bl	40154 <sd_bus_creds_has_bounding_cap@@Base+0x1282c>
   41c3c:	cmn	r0, #1
   41c40:	mov	r4, r0
   41c44:	bne	41bf8 <sd_bus_creds_has_bounding_cap@@Base+0x142d0>
   41c48:	mov	r0, r5
   41c4c:	pop	{r4, r5, r6, lr}
   41c50:	b	41b54 <sd_bus_creds_has_bounding_cap@@Base+0x1422c>
   41c54:	ldr	r0, [r2, #4]
   41c58:	b	41c2c <sd_bus_creds_has_bounding_cap@@Base+0x14304>
   41c5c:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   41c60:	andeq	r9, r2, r8, lsr #31
   41c64:	push	{r4, lr}
   41c68:	subs	r4, r0, #0
   41c6c:	popeq	{r4, pc}
   41c70:	bl	41bd0 <sd_bus_creds_has_bounding_cap@@Base+0x142a8>
   41c74:	mov	r0, r4
   41c78:	pop	{r4, lr}
   41c7c:	b	41854 <sd_bus_creds_has_bounding_cap@@Base+0x13f2c>
   41c80:	ldr	r3, [pc, #216]	; 41d60 <sd_bus_creds_has_bounding_cap@@Base+0x14438>
   41c84:	ldr	ip, [pc, #216]	; 41d64 <sd_bus_creds_has_bounding_cap@@Base+0x1443c>
   41c88:	add	r3, pc, r3
   41c8c:	push	{r4, r5, r6, r7, r8, lr}
   41c90:	subs	r4, r0, #0
   41c94:	ldr	r5, [r3, ip]
   41c98:	sub	sp, sp, #40	; 0x28
   41c9c:	mov	r8, r2
   41ca0:	mov	r6, r1
   41ca4:	ldr	r3, [r5]
   41ca8:	str	r3, [sp, #36]	; 0x24
   41cac:	beq	41d40 <sd_bus_creds_has_bounding_cap@@Base+0x14418>
   41cb0:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41cb4:	mov	r2, r6
   41cb8:	mov	r7, r0
   41cbc:	mov	r0, r4
   41cc0:	mov	r1, r7
   41cc4:	bl	40744 <sd_bus_creds_has_bounding_cap@@Base+0x12e1c>
   41cc8:	cmn	r0, #1
   41ccc:	beq	41d20 <sd_bus_creds_has_bounding_cap@@Base+0x143f8>
   41cd0:	ldrb	r1, [r4, #39]	; 0x27
   41cd4:	ldr	r2, [pc, #140]	; 41d68 <sd_bus_creds_has_bounding_cap@@Base+0x14440>
   41cd8:	tst	r1, #4
   41cdc:	and	r1, r1, #3
   41ce0:	add	r2, pc, r2
   41ce4:	addeq	r4, r4, #4
   41ce8:	add	r1, r2, r1, lsl #4
   41cec:	ldrne	r4, [r4, #4]
   41cf0:	ldr	r2, [r1, #4]
   41cf4:	mla	r3, r2, r0, r4
   41cf8:	ldr	r3, [r3, #4]
   41cfc:	cmp	r3, r8
   41d00:	mvnne	r0, #16
   41d04:	moveq	r0, #0
   41d08:	ldr	r2, [sp, #36]	; 0x24
   41d0c:	ldr	r3, [r5]
   41d10:	cmp	r2, r3
   41d14:	bne	41d3c <sd_bus_creds_has_bounding_cap@@Base+0x14414>
   41d18:	add	sp, sp, #40	; 0x28
   41d1c:	pop	{r4, r5, r6, r7, r8, pc}
   41d20:	mov	r0, r4
   41d24:	mov	r1, r7
   41d28:	add	r2, sp, #4
   41d2c:	mov	r3, #1
   41d30:	stmib	sp, {r6, r8}
   41d34:	bl	41624 <sd_bus_creds_has_bounding_cap@@Base+0x13cfc>
   41d38:	b	41d08 <sd_bus_creds_has_bounding_cap@@Base+0x143e0>
   41d3c:	bl	314c <__stack_chk_fail@plt>
   41d40:	ldr	r0, [pc, #36]	; 41d6c <sd_bus_creds_has_bounding_cap@@Base+0x14444>
   41d44:	movw	r2, #1242	; 0x4da
   41d48:	ldr	r1, [pc, #32]	; 41d70 <sd_bus_creds_has_bounding_cap@@Base+0x14448>
   41d4c:	ldr	r3, [pc, #32]	; 41d74 <sd_bus_creds_has_bounding_cap@@Base+0x1444c>
   41d50:	add	r0, pc, r0
   41d54:	add	r1, pc, r1
   41d58:	add	r3, pc, r3
   41d5c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   41d60:	andeq	sl, r2, r0, ror r0
   41d64:	andeq	r0, r0, r8, lsr #5
   41d68:			; <UNDEFINED> instruction: 0x00029eb0
   41d6c:	andeq	r4, r1, ip, lsl ip
   41d70:	andeq	r3, r1, r0, lsr #17
   41d74:	andeq	r3, r1, ip, lsr r8
   41d78:	ldr	r3, [pc, #160]	; 41e20 <sd_bus_creds_has_bounding_cap@@Base+0x144f8>
   41d7c:	ldr	r2, [pc, #160]	; 41e24 <sd_bus_creds_has_bounding_cap@@Base+0x144fc>
   41d80:	add	r3, pc, r3
   41d84:	push	{r4, r5, r6, r7, lr}
   41d88:	subs	r6, r0, #0
   41d8c:	ldr	r4, [r3, r2]
   41d90:	sub	sp, sp, #44	; 0x2c
   41d94:	mov	r5, r1
   41d98:	ldr	r3, [r4]
   41d9c:	str	r3, [sp, #36]	; 0x24
   41da0:	beq	41e00 <sd_bus_creds_has_bounding_cap@@Base+0x144d8>
   41da4:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41da8:	mov	r2, r5
   41dac:	mov	r7, r0
   41db0:	mov	r0, r6
   41db4:	mov	r1, r7
   41db8:	bl	40744 <sd_bus_creds_has_bounding_cap@@Base+0x12e1c>
   41dbc:	cmn	r0, #1
   41dc0:	movne	r0, #0
   41dc4:	beq	41de0 <sd_bus_creds_has_bounding_cap@@Base+0x144b8>
   41dc8:	ldr	r2, [sp, #36]	; 0x24
   41dcc:	ldr	r3, [r4]
   41dd0:	cmp	r2, r3
   41dd4:	bne	41dfc <sd_bus_creds_has_bounding_cap@@Base+0x144d4>
   41dd8:	add	sp, sp, #44	; 0x2c
   41ddc:	pop	{r4, r5, r6, r7, pc}
   41de0:	add	r2, sp, #40	; 0x28
   41de4:	mov	r0, r6
   41de8:	mov	r1, r7
   41dec:	mov	r3, #1
   41df0:	str	r5, [r2, #-36]!	; 0xffffffdc
   41df4:	bl	41624 <sd_bus_creds_has_bounding_cap@@Base+0x13cfc>
   41df8:	b	41dc8 <sd_bus_creds_has_bounding_cap@@Base+0x144a0>
   41dfc:	bl	314c <__stack_chk_fail@plt>
   41e00:	ldr	r0, [pc, #32]	; 41e28 <sd_bus_creds_has_bounding_cap@@Base+0x14500>
   41e04:	mov	r2, #1264	; 0x4f0
   41e08:	ldr	r1, [pc, #28]	; 41e2c <sd_bus_creds_has_bounding_cap@@Base+0x14504>
   41e0c:	ldr	r3, [pc, #28]	; 41e30 <sd_bus_creds_has_bounding_cap@@Base+0x14508>
   41e10:	add	r0, pc, r0
   41e14:	add	r1, pc, r1
   41e18:	add	r3, pc, r3
   41e1c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   41e20:	andeq	r9, r2, r8, ror pc
   41e24:	andeq	r0, r0, r8, lsr #5
   41e28:	andeq	pc, r0, r0, asr #1
   41e2c:	andeq	r3, r1, r0, ror #15
   41e30:			; <UNDEFINED> instruction: 0x000137bc
   41e34:	push	{r3, r4, r5, lr}
   41e38:	subs	r4, r0, #0
   41e3c:	mov	r5, r1
   41e40:	beq	41eac <sd_bus_creds_has_bounding_cap@@Base+0x14584>
   41e44:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41e48:	mov	r2, r5
   41e4c:	mov	r1, r0
   41e50:	mov	r0, r4
   41e54:	bl	40744 <sd_bus_creds_has_bounding_cap@@Base+0x12e1c>
   41e58:	cmn	r0, #1
   41e5c:	beq	41eac <sd_bus_creds_has_bounding_cap@@Base+0x14584>
   41e60:	ldrb	r3, [r4, #39]	; 0x27
   41e64:	ldr	r2, [pc, #72]	; 41eb4 <sd_bus_creds_has_bounding_cap@@Base+0x1458c>
   41e68:	tst	r3, #4
   41e6c:	and	r3, r3, #3
   41e70:	add	r2, pc, r2
   41e74:	addeq	r4, r4, #4
   41e78:	add	r2, r2, r3, lsl #4
   41e7c:	ldrne	r4, [r4, #4]
   41e80:	cmp	r3, #1
   41e84:	ldr	r2, [r2, #4]
   41e88:	mla	r4, r2, r0, r4
   41e8c:	ble	41ea4 <sd_bus_creds_has_bounding_cap@@Base+0x1457c>
   41e90:	cmp	r3, #2
   41e94:	bne	41ea0 <sd_bus_creds_has_bounding_cap@@Base+0x14578>
   41e98:	ldr	r0, [r4]
   41e9c:	pop	{r3, r4, r5, pc}
   41ea0:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   41ea4:	ldr	r0, [r4, #4]
   41ea8:	pop	{r3, r4, r5, pc}
   41eac:	mov	r0, #0
   41eb0:	pop	{r3, r4, r5, pc}
   41eb4:	andeq	r9, r2, r0, lsr #26
   41eb8:	push	{r3, r4, r5, lr}
   41ebc:	subs	r4, r0, #0
   41ec0:	mov	r5, r1
   41ec4:	beq	41ee8 <sd_bus_creds_has_bounding_cap@@Base+0x145c0>
   41ec8:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41ecc:	mov	r2, r5
   41ed0:	mov	r1, r0
   41ed4:	mov	r0, r4
   41ed8:	bl	40744 <sd_bus_creds_has_bounding_cap@@Base+0x12e1c>
   41edc:	adds	r0, r0, #1
   41ee0:	movne	r0, #1
   41ee4:	pop	{r3, r4, r5, pc}
   41ee8:	mov	r0, r4
   41eec:	pop	{r3, r4, r5, pc}
   41ef0:	push	{r3, r4, r5, lr}
   41ef4:	subs	r4, r0, #0
   41ef8:	mov	r5, r1
   41efc:	beq	41f78 <sd_bus_creds_has_bounding_cap@@Base+0x14650>
   41f00:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41f04:	mov	r2, r5
   41f08:	mov	r1, r0
   41f0c:	mov	r0, r4
   41f10:	bl	40744 <sd_bus_creds_has_bounding_cap@@Base+0x12e1c>
   41f14:	cmn	r0, #1
   41f18:	mov	r1, r0
   41f1c:	beq	41f78 <sd_bus_creds_has_bounding_cap@@Base+0x14650>
   41f20:	ldrb	r3, [r4, #39]	; 0x27
   41f24:	ldr	r0, [pc, #84]	; 41f80 <sd_bus_creds_has_bounding_cap@@Base+0x14658>
   41f28:	tst	r3, #4
   41f2c:	and	r3, r3, #3
   41f30:	add	r0, pc, r0
   41f34:	addeq	r2, r4, #4
   41f38:	add	r0, r0, r3, lsl #4
   41f3c:	ldrne	r2, [r4, #4]
   41f40:	cmp	r3, #1
   41f44:	ldr	r0, [r0, #4]
   41f48:	mla	r2, r0, r1, r2
   41f4c:	ble	41f70 <sd_bus_creds_has_bounding_cap@@Base+0x14648>
   41f50:	cmp	r3, #2
   41f54:	ldreq	r5, [r2]
   41f58:	bne	41f6c <sd_bus_creds_has_bounding_cap@@Base+0x14644>
   41f5c:	mov	r0, r4
   41f60:	bl	40d0c <sd_bus_creds_has_bounding_cap@@Base+0x133e4>
   41f64:	mov	r0, r5
   41f68:	pop	{r3, r4, r5, pc}
   41f6c:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   41f70:	ldr	r5, [r2, #4]
   41f74:	b	41f5c <sd_bus_creds_has_bounding_cap@@Base+0x14634>
   41f78:	mov	r5, #0
   41f7c:	b	41f64 <sd_bus_creds_has_bounding_cap@@Base+0x1463c>
   41f80:	andeq	r9, r2, r0, ror #24
   41f84:	push	{r4, r5, r6, lr}
   41f88:	subs	r4, r0, #0
   41f8c:	mov	r5, r2
   41f90:	mov	r6, r1
   41f94:	beq	42004 <sd_bus_creds_has_bounding_cap@@Base+0x146dc>
   41f98:	bl	400e8 <sd_bus_creds_has_bounding_cap@@Base+0x127c0>
   41f9c:	mov	r2, r6
   41fa0:	mov	r1, r0
   41fa4:	mov	r0, r4
   41fa8:	bl	40744 <sd_bus_creds_has_bounding_cap@@Base+0x12e1c>
   41fac:	cmn	r0, #1
   41fb0:	mov	r1, r0
   41fb4:	beq	42004 <sd_bus_creds_has_bounding_cap@@Base+0x146dc>
   41fb8:	ldrb	r3, [r4, #39]	; 0x27
   41fbc:	ldr	r0, [pc, #92]	; 42020 <sd_bus_creds_has_bounding_cap@@Base+0x146f8>
   41fc0:	and	ip, r3, #3
   41fc4:	tst	r3, #4
   41fc8:	add	r0, pc, r0
   41fcc:	addeq	r2, r4, #4
   41fd0:	add	r3, r0, ip, lsl #4
   41fd4:	ldrne	r2, [r4, #4]
   41fd8:	cmp	r5, #0
   41fdc:	ldr	r3, [r3, #4]
   41fe0:	mul	r3, r3, r1
   41fe4:	add	r0, r2, r3
   41fe8:	ldrne	r3, [r2, r3]
   41fec:	ldr	r6, [r0, #4]
   41ff0:	mov	r0, r4
   41ff4:	strne	r3, [r5]
   41ff8:	bl	40d0c <sd_bus_creds_has_bounding_cap@@Base+0x133e4>
   41ffc:	mov	r0, r6
   42000:	pop	{r4, r5, r6, pc}
   42004:	cmp	r5, #0
   42008:	beq	42018 <sd_bus_creds_has_bounding_cap@@Base+0x146f0>
   4200c:	mov	r0, #0
   42010:	str	r0, [r5]
   42014:	pop	{r4, r5, r6, pc}
   42018:	mov	r0, r5
   4201c:	pop	{r4, r5, r6, pc}
   42020:	andeq	r9, r2, r8, asr #23
   42024:	push	{r4, lr}
   42028:	mov	r4, r0
   4202c:	bl	40650 <sd_bus_creds_has_bounding_cap@@Base+0x12d28>
   42030:	cmn	r0, #1
   42034:	beq	42084 <sd_bus_creds_has_bounding_cap@@Base+0x1475c>
   42038:	ldrb	r3, [r4, #39]	; 0x27
   4203c:	ldr	r2, [pc, #72]	; 4208c <sd_bus_creds_has_bounding_cap@@Base+0x14764>
   42040:	tst	r3, #4
   42044:	and	r3, r3, #3
   42048:	add	r2, pc, r2
   4204c:	addeq	r4, r4, #4
   42050:	add	r2, r2, r3, lsl #4
   42054:	ldrne	r4, [r4, #4]
   42058:	cmp	r3, #1
   4205c:	ldr	r2, [r2, #4]
   42060:	mla	r4, r2, r0, r4
   42064:	ble	4207c <sd_bus_creds_has_bounding_cap@@Base+0x14754>
   42068:	cmp	r3, #2
   4206c:	bne	42078 <sd_bus_creds_has_bounding_cap@@Base+0x14750>
   42070:	ldr	r0, [r4]
   42074:	pop	{r4, pc}
   42078:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   4207c:	ldr	r0, [r4, #4]
   42080:	pop	{r4, pc}
   42084:	mov	r0, #0
   42088:	pop	{r4, pc}
   4208c:	andeq	r9, r2, r8, asr #22
   42090:	push	{r4, lr}
   42094:	mov	r4, r0
   42098:	bl	40650 <sd_bus_creds_has_bounding_cap@@Base+0x12d28>
   4209c:	cmn	r0, #1
   420a0:	beq	420d4 <sd_bus_creds_has_bounding_cap@@Base+0x147ac>
   420a4:	ldrb	r3, [r4, #39]	; 0x27
   420a8:	ldr	r2, [pc, #44]	; 420dc <sd_bus_creds_has_bounding_cap@@Base+0x147b4>
   420ac:	tst	r3, #4
   420b0:	and	r3, r3, #3
   420b4:	add	r2, pc, r2
   420b8:	addeq	r4, r4, #4
   420bc:	add	r3, r2, r3, lsl #4
   420c0:	ldrne	r4, [r4, #4]
   420c4:	ldr	r3, [r3, #4]
   420c8:	mul	r0, r3, r0
   420cc:	ldr	r0, [r4, r0]
   420d0:	pop	{r4, pc}
   420d4:	mov	r0, #0
   420d8:	pop	{r4, pc}
   420dc:	ldrdeq	r9, [r2], -ip
   420e0:	push	{r3, r4, r5, lr}
   420e4:	mov	r4, r0
   420e8:	bl	40650 <sd_bus_creds_has_bounding_cap@@Base+0x12d28>
   420ec:	cmn	r0, #1
   420f0:	mov	r1, r0
   420f4:	beq	42150 <sd_bus_creds_has_bounding_cap@@Base+0x14828>
   420f8:	ldrb	r3, [r4, #39]	; 0x27
   420fc:	ldr	r0, [pc, #84]	; 42158 <sd_bus_creds_has_bounding_cap@@Base+0x14830>
   42100:	tst	r3, #4
   42104:	and	r3, r3, #3
   42108:	add	r0, pc, r0
   4210c:	addeq	r2, r4, #4
   42110:	add	r0, r0, r3, lsl #4
   42114:	ldrne	r2, [r4, #4]
   42118:	cmp	r3, #1
   4211c:	ldr	r0, [r0, #4]
   42120:	mla	r2, r0, r1, r2
   42124:	ble	42148 <sd_bus_creds_has_bounding_cap@@Base+0x14820>
   42128:	cmp	r3, #2
   4212c:	ldreq	r5, [r2]
   42130:	bne	42144 <sd_bus_creds_has_bounding_cap@@Base+0x1481c>
   42134:	mov	r0, r4
   42138:	bl	40d0c <sd_bus_creds_has_bounding_cap@@Base+0x133e4>
   4213c:	mov	r0, r5
   42140:	pop	{r3, r4, r5, pc}
   42144:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   42148:	ldr	r5, [r2, #4]
   4214c:	b	42134 <sd_bus_creds_has_bounding_cap@@Base+0x1480c>
   42150:	mov	r5, #0
   42154:	b	4213c <sd_bus_creds_has_bounding_cap@@Base+0x14814>
   42158:	andeq	r9, r2, r8, lsl #21
   4215c:	cmp	r0, #0
   42160:	bxeq	lr
   42164:	ldrb	r3, [r0, #39]	; 0x27
   42168:	tst	r3, #4
   4216c:	ldrne	r0, [r0, #24]
   42170:	ubfxeq	r0, r3, #3, #3
   42174:	bx	lr
   42178:	ldr	r3, [pc, #280]	; 42298 <sd_bus_creds_has_bounding_cap@@Base+0x14970>
   4217c:	ldr	r2, [pc, #280]	; 4229c <sd_bus_creds_has_bounding_cap@@Base+0x14974>
   42180:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42184:	add	r3, pc, r3
   42188:	mov	r4, r0
   4218c:	ldrb	r0, [r0, #39]	; 0x27
   42190:	ldr	r6, [r3, r2]
   42194:	sub	sp, sp, #16
   42198:	tst	r0, #4
   4219c:	ubfxeq	r0, r0, #3, #3
   421a0:	ldrne	r0, [r4, #24]
   421a4:	ldr	r3, [r6]
   421a8:	adds	r5, r0, #1
   421ac:	str	r3, [sp, #12]
   421b0:	bne	42278 <sd_bus_creds_has_bounding_cap@@Base+0x14950>
   421b4:	lsl	r0, r5, #2
   421b8:	bl	32d8 <malloc@plt>
   421bc:	subs	r7, r0, #0
   421c0:	beq	4228c <sd_bus_creds_has_bounding_cap@@Base+0x14964>
   421c4:	add	r5, sp, #4
   421c8:	mov	r0, r4
   421cc:	mvn	r3, #1
   421d0:	mov	r8, #0
   421d4:	mov	r1, r5
   421d8:	stmib	sp, {r3, r8}
   421dc:	bl	4032c <sd_bus_creds_has_bounding_cap@@Base+0x12a04>
   421e0:	cmn	r0, #1
   421e4:	beq	42248 <sd_bus_creds_has_bounding_cap@@Base+0x14920>
   421e8:	ldr	sl, [pc, #176]	; 422a0 <sd_bus_creds_has_bounding_cap@@Base+0x14978>
   421ec:	sub	r9, r7, #4
   421f0:	add	sl, pc, sl
   421f4:	ldrb	r3, [r4, #39]	; 0x27
   421f8:	tst	r3, #4
   421fc:	and	r3, r3, #3
   42200:	addeq	ip, r4, #4
   42204:	add	r1, sl, r3, lsl #4
   42208:	ldrne	ip, [r4, #4]
   4220c:	cmp	r3, #1
   42210:	ldr	r2, [r1, #4]
   42214:	mla	r0, r2, r0, ip
   42218:	ble	4226c <sd_bus_creds_has_bounding_cap@@Base+0x14944>
   4221c:	cmp	r3, #2
   42220:	bne	42274 <sd_bus_creds_has_bounding_cap@@Base+0x1494c>
   42224:	ldr	r3, [r0]
   42228:	str	r3, [r9, #4]!
   4222c:	mov	r0, r4
   42230:	mov	r1, r5
   42234:	add	r8, r8, #1
   42238:	bl	4032c <sd_bus_creds_has_bounding_cap@@Base+0x12a04>
   4223c:	cmn	r0, #1
   42240:	bne	421f4 <sd_bus_creds_has_bounding_cap@@Base+0x148cc>
   42244:	lsl	r8, r8, #2
   42248:	mov	r0, r7
   4224c:	mov	r3, #0
   42250:	str	r3, [r7, r8]
   42254:	ldr	r2, [sp, #12]
   42258:	ldr	r3, [r6]
   4225c:	cmp	r2, r3
   42260:	bne	42294 <sd_bus_creds_has_bounding_cap@@Base+0x1496c>
   42264:	add	sp, sp, #16
   42268:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4226c:	ldr	r3, [r0, #4]
   42270:	b	42228 <sd_bus_creds_has_bounding_cap@@Base+0x14900>
   42274:	bl	408c0 <sd_bus_creds_has_bounding_cap@@Base+0x12f98>
   42278:	mvn	r0, #0
   4227c:	mov	r1, r5
   42280:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   42284:	cmp	r0, #3
   42288:	bhi	421b4 <sd_bus_creds_has_bounding_cap@@Base+0x1488c>
   4228c:	mov	r0, #0
   42290:	b	42254 <sd_bus_creds_has_bounding_cap@@Base+0x1492c>
   42294:	bl	314c <__stack_chk_fail@plt>
   42298:	andeq	r9, r2, r4, ror fp
   4229c:	andeq	r0, r0, r8, lsr #5
   422a0:	andeq	r9, r2, r0, lsr #19
   422a4:	push	{r3, r4, r5, lr}
   422a8:	mov	r5, r1
   422ac:	bl	41d78 <sd_bus_creds_has_bounding_cap@@Base+0x14450>
   422b0:	subs	r4, r0, #0
   422b4:	ble	422c0 <sd_bus_creds_has_bounding_cap@@Base+0x14998>
   422b8:	mov	r0, r4
   422bc:	pop	{r3, r4, r5, pc}
   422c0:	mov	r0, r5
   422c4:	bl	3080 <free@plt>
   422c8:	mov	r0, r4
   422cc:	pop	{r3, r4, r5, pc}
   422d0:	push	{r4, lr}
   422d4:	subs	r4, r0, #0
   422d8:	beq	42330 <sd_bus_creds_has_bounding_cap@@Base+0x14a08>
   422dc:	cmp	r1, #0
   422e0:	beq	42310 <sd_bus_creds_has_bounding_cap@@Base+0x149e8>
   422e4:	mov	r0, r1
   422e8:	bl	341c <__strdup@plt>
   422ec:	subs	r1, r0, #0
   422f0:	beq	42308 <sd_bus_creds_has_bounding_cap@@Base+0x149e0>
   422f4:	mov	r0, r4
   422f8:	bl	422a4 <sd_bus_creds_has_bounding_cap@@Base+0x1497c>
   422fc:	cmn	r0, #17
   42300:	moveq	r0, #0
   42304:	pop	{r4, pc}
   42308:	mvn	r0, #11
   4230c:	pop	{r4, pc}
   42310:	ldr	r0, [pc, #56]	; 42350 <sd_bus_creds_has_bounding_cap@@Base+0x14a28>
   42314:	movw	r2, #1825	; 0x721
   42318:	ldr	r1, [pc, #52]	; 42354 <sd_bus_creds_has_bounding_cap@@Base+0x14a2c>
   4231c:	ldr	r3, [pc, #52]	; 42358 <sd_bus_creds_has_bounding_cap@@Base+0x14a30>
   42320:	add	r0, pc, r0
   42324:	add	r1, pc, r1
   42328:	add	r3, pc, r3
   4232c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42330:	ldr	r0, [pc, #36]	; 4235c <sd_bus_creds_has_bounding_cap@@Base+0x14a34>
   42334:	mov	r2, #1824	; 0x720
   42338:	ldr	r1, [pc, #32]	; 42360 <sd_bus_creds_has_bounding_cap@@Base+0x14a38>
   4233c:	ldr	r3, [pc, #32]	; 42364 <sd_bus_creds_has_bounding_cap@@Base+0x14a3c>
   42340:	add	r0, pc, r0
   42344:	add	r1, pc, r1
   42348:	add	r3, pc, r3
   4234c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42350:	andeq	r0, r1, ip, asr pc
   42354:	ldrdeq	r3, [r1], -r0
   42358:	andeq	r3, r1, r4, lsr r2
   4235c:	muleq	r0, r0, fp
   42360:			; <UNDEFINED> instruction: 0x000132b0
   42364:	andeq	r3, r1, r4, lsl r2
   42368:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   4236c:	sub	sp, sp, #208	; 0xd0
   42370:	ldrb	r6, [r3, #1]
   42374:	mov	r7, #0
   42378:	ldrb	sl, [r3, #9]
   4237c:	mov	ip, r3
   42380:	ldrb	r8, [r3, #10]
   42384:	mov	r4, #0
   42388:	strd	r6, [sp, #160]	; 0xa0
   4238c:	mov	r7, #0
   42390:	ldrb	r6, [r3, #2]
   42394:	str	r1, [sp, #192]	; 0xc0
   42398:	lsl	r1, sl, #8
   4239c:	str	r1, [sp, #16]
   423a0:	strd	r6, [sp, #40]	; 0x28
   423a4:	lsr	r7, sl, #24
   423a8:	str	r7, [sp, #20]
   423ac:	lsl	r6, r8, #16
   423b0:	lsr	r7, r8, #16
   423b4:	ldrd	r8, [sp, #16]
   423b8:	ldrb	r5, [r3, #4]
   423bc:	orr	r6, r6, r8
   423c0:	orr	r7, r7, r9
   423c4:	ldrb	r8, [ip, #8]
   423c8:	ldr	r9, [sp, #40]	; 0x28
   423cc:	str	r2, [sp, #32]
   423d0:	ldr	r2, [sp, #160]	; 0xa0
   423d4:	lsr	r3, r9, #16
   423d8:	mov	r9, #0
   423dc:	strd	r8, [sp, #168]	; 0xa8
   423e0:	ldr	r9, [sp, #40]	; 0x28
   423e4:	lsr	fp, r2, #24
   423e8:	ldrb	r8, [ip, #11]
   423ec:	lsl	sl, r2, #8
   423f0:	lsl	r2, r9, #16
   423f4:	mov	r9, #0
   423f8:	strd	r8, [sp, #160]	; 0xa0
   423fc:	orr	r8, sl, r2
   42400:	orr	r9, fp, r3
   42404:	ldrd	r2, [sp, #168]	; 0xa8
   42408:	ldr	fp, [sp, #160]	; 0xa0
   4240c:	ldrb	sl, [ip, #12]
   42410:	orr	r6, r6, r2
   42414:	ldrb	r2, [ip, #3]
   42418:	orr	r7, r7, r3
   4241c:	strd	r8, [sp, #40]	; 0x28
   42420:	lsl	r8, fp, #24
   42424:	lsr	r9, fp, #8
   42428:	str	sl, [sp, #20]
   4242c:	orr	fp, r9, r7
   42430:	orr	sl, r8, r6
   42434:	ldrd	r8, [sp, #40]	; 0x28
   42438:	mov	r3, #0
   4243c:	ldrb	r6, [ip, #13]
   42440:	mov	r7, #0
   42444:	strd	sl, [sp, #168]	; 0xa8
   42448:	lsr	fp, r2, #8
   4244c:	lsl	sl, r2, #24
   42450:	ldrb	r2, [ip]
   42454:	orr	r3, r3, r9
   42458:	mov	r9, #0
   4245c:	orr	r3, r3, fp
   42460:	orr	r2, r2, r8
   42464:	lsl	fp, r6, #8
   42468:	ldrb	r8, [ip, #5]
   4246c:	ldrb	r6, [ip, #14]
   42470:	orr	r2, r2, sl
   42474:	strd	r8, [sp, #40]	; 0x28
   42478:	orr	r8, r2, r4
   4247c:	strd	r6, [sp, #184]	; 0xb8
   42480:	orr	r9, r3, r5
   42484:	str	r4, [sp, #16]
   42488:	mov	r7, #0
   4248c:	ldr	r6, [sp, #40]	; 0x28
   42490:	ldrd	r2, [sp, #16]
   42494:	strd	r8, [sp, #160]	; 0xa0
   42498:	ldrd	r8, [sp, #168]	; 0xa8
   4249c:	ldr	r1, [sp, #192]	; 0xc0
   424a0:	orr	r9, r9, r3
   424a4:	lsl	r3, r6, #8
   424a8:	ldrb	r6, [ip, #6]
   424ac:	orr	r8, r8, r2
   424b0:	ldrb	r2, [ip, #7]
   424b4:	strd	r6, [sp, #40]	; 0x28
   424b8:	orr	r6, r8, r4
   424bc:	orr	r7, r9, fp
   424c0:	strd	r6, [sp, #176]	; 0xb0
   424c4:	ldr	r7, [sp, #184]	; 0xb8
   424c8:	mov	r9, #0
   424cc:	ldrb	r8, [ip, #15]
   424d0:	ldr	ip, [sp, #32]
   424d4:	lsl	fp, r7, #16
   424d8:	ldrd	r6, [sp, #160]	; 0xa0
   424dc:	strd	r8, [sp, #184]	; 0xb8
   424e0:	orr	r6, r6, r4
   424e4:	orr	r7, r7, r3
   424e8:	strd	r6, [sp, #16]
   424ec:	bic	r3, ip, #7
   424f0:	ldr	r7, [sp, #40]	; 0x28
   424f4:	add	r3, r1, r3
   424f8:	ldr	sl, [sp, #184]	; 0xb8
   424fc:	cmp	r1, r3
   42500:	str	r0, [sp, #184]	; 0xb8
   42504:	movw	r1, #25698	; 0x6462
   42508:	lsl	r9, r7, #16
   4250c:	ldrd	r6, [sp, #176]	; 0xb0
   42510:	movw	r0, #25971	; 0x6573
   42514:	movt	r1, #29797	; 0x7465
   42518:	orr	r6, r6, r4
   4251c:	orr	r7, r7, fp
   42520:	strd	r6, [sp, #40]	; 0x28
   42524:	lsl	r7, sl, #24
   42528:	ldrd	sl, [sp, #16]
   4252c:	movt	r0, #31092	; 0x7974
   42530:	str	r3, [sp, #168]	; 0xa8
   42534:	lsl	r3, ip, #24
   42538:	orr	sl, sl, r4
   4253c:	orr	fp, fp, r9
   42540:	strd	sl, [sp, #16]
   42544:	lsl	r9, r2, #24
   42548:	ldrd	sl, [sp, #40]	; 0x28
   4254c:	movw	r2, #28525	; 0x6f6d
   42550:	str	r3, [sp, #180]	; 0xb4
   42554:	movt	r2, #28260	; 0x6e64
   42558:	orr	r6, r4, sl
   4255c:	orr	r7, r7, fp
   42560:	ldrd	sl, [sp, #16]
   42564:	eor	r0, r0, r6
   42568:	eor	r1, r1, r7
   4256c:	movw	r3, #29281	; 0x7261
   42570:	orr	r8, r4, sl
   42574:	orr	r9, r9, fp
   42578:	strd	r0, [sp, #160]	; 0xa0
   4257c:	movt	r3, #25711	; 0x646f
   42580:	movw	sl, #29281	; 0x7261
   42584:	movw	fp, #26469	; 0x6765
   42588:	movt	sl, #28261	; 0x6e65
   4258c:	movt	fp, #27769	; 0x6c79
   42590:	movw	r0, #25973	; 0x6575
   42594:	movw	r1, #28005	; 0x6d65
   42598:	movt	r0, #28787	; 0x7073
   4259c:	movt	r1, #29551	; 0x736f
   425a0:	eor	r5, r9, fp
   425a4:	str	r4, [sp, #176]	; 0xb0
   425a8:	eor	r2, r2, r6
   425ac:	eor	r4, r8, sl
   425b0:	eor	r3, r3, r7
   425b4:	strd	r4, [sp, #16]
   425b8:	eor	sl, r8, r0
   425bc:	and	r5, ip, #7
   425c0:	eor	fp, r9, r1
   425c4:	str	r5, [sp, #196]	; 0xc4
   425c8:	beq	4288c <sd_bus_creds_has_bounding_cap@@Base+0x14f64>
   425cc:	ldr	ip, [sp, #192]	; 0xc0
   425d0:	strd	sl, [sp, #40]	; 0x28
   425d4:	ldrb	r4, [ip, #1]
   425d8:	add	ip, ip, #8
   425dc:	ldrb	r0, [ip, #-6]
   425e0:	lsr	r7, r4, #24
   425e4:	lsl	sl, r4, #8
   425e8:	lsr	r8, r0, #16
   425ec:	str	sl, [sp]
   425f0:	str	r8, [sp, #12]
   425f4:	lsl	fp, r0, #16
   425f8:	str	r7, [sp, #4]
   425fc:	mov	sl, #0
   42600:	str	fp, [sp, #8]
   42604:	ldrd	r4, [sp, #8]
   42608:	ldrd	r6, [sp]
   4260c:	ldrb	r8, [ip, #-5]
   42610:	orr	r6, r6, r4
   42614:	ldrb	r4, [ip, #-8]
   42618:	orr	r7, r7, r5
   4261c:	mov	r5, #0
   42620:	lsr	r0, r8, #8
   42624:	orr	r4, r4, r6
   42628:	str	r0, [sp, #28]
   4262c:	lsl	r6, r8, #24
   42630:	ldrb	r0, [ip, #-3]
   42634:	orr	r5, r5, r7
   42638:	str	r6, [sp, #24]
   4263c:	ldrd	r6, [sp, #24]
   42640:	ldrb	r8, [ip, #-2]
   42644:	orr	r5, r5, r7
   42648:	lsl	r7, r0, #8
   4264c:	ldrb	r0, [ip, #-1]
   42650:	orr	r4, r4, r6
   42654:	ldrb	fp, [ip, #-4]
   42658:	lsl	r6, r8, #16
   4265c:	str	r7, [sp, #140]	; 0x8c
   42660:	orr	r4, r4, sl
   42664:	str	sl, [sp, #136]	; 0x88
   42668:	lsl	r7, r0, #24
   4266c:	ldrd	r8, [sp, #136]	; 0x88
   42670:	orr	r5, r5, fp
   42674:	str	r6, [sp, #148]	; 0x94
   42678:	str	sl, [sp, #144]	; 0x90
   4267c:	orr	r4, r4, r8
   42680:	str	r7, [sp, #156]	; 0x9c
   42684:	orr	r5, r5, r9
   42688:	ldrd	r6, [sp, #144]	; 0x90
   4268c:	str	sl, [sp, #152]	; 0x98
   42690:	ldrd	r8, [sp, #152]	; 0x98
   42694:	orr	r4, r4, r6
   42698:	orr	r5, r5, r7
   4269c:	ldrd	r6, [sp, #160]	; 0xa0
   426a0:	orr	r8, r8, r4
   426a4:	orr	r9, r9, r5
   426a8:	ldrd	r0, [sp, #40]	; 0x28
   426ac:	lsl	r4, r2, #13
   426b0:	eor	r6, r6, r8
   426b4:	eor	r7, r7, r9
   426b8:	orr	r4, r4, r3, lsr #19
   426bc:	str	r4, [sp, #48]	; 0x30
   426c0:	ldrd	r4, [sp, #16]
   426c4:	adds	r0, r0, r2
   426c8:	adc	r1, r1, r3
   426cc:	strd	r8, [sp, #32]
   426d0:	adds	r4, r4, r6
   426d4:	lsl	r9, r6, #16
   426d8:	lsl	r8, r7, #16
   426dc:	lsl	r3, r3, #13
   426e0:	adc	r5, r5, r7
   426e4:	orr	r9, r9, r7, lsr #16
   426e8:	orr	r8, r8, r6, lsr #16
   426ec:	str	r9, [sp, #64]	; 0x40
   426f0:	str	r8, [sp, #68]	; 0x44
   426f4:	orr	r3, r3, r2, lsr #19
   426f8:	str	r3, [sp, #52]	; 0x34
   426fc:	ldrd	r6, [sp, #64]	; 0x40
   42700:	ldrd	r2, [sp, #48]	; 0x30
   42704:	eor	r6, r6, r4
   42708:	eor	r7, r7, r5
   4270c:	eor	r2, r2, r0
   42710:	eor	r3, r3, r1
   42714:	str	r0, [sp, #60]	; 0x3c
   42718:	lsl	r0, r6, #21
   4271c:	adds	r4, r4, r2
   42720:	orr	r0, r0, r7, lsr #11
   42724:	str	r1, [sp, #56]	; 0x38
   42728:	lsl	r8, r2, #17
   4272c:	str	r0, [sp, #72]	; 0x48
   42730:	lsl	r0, r7, #21
   42734:	adc	r5, r5, r3
   42738:	orr	r8, r8, r3, lsr #15
   4273c:	orr	r0, r0, r6, lsr #11
   42740:	str	r8, [sp, #80]	; 0x50
   42744:	str	r0, [sp, #76]	; 0x4c
   42748:	lsl	r3, r3, #17
   4274c:	ldrd	r8, [sp, #56]	; 0x38
   42750:	orr	r3, r3, r2, lsr #15
   42754:	str	r3, [sp, #84]	; 0x54
   42758:	ldrd	r2, [sp, #72]	; 0x48
   4275c:	adds	r6, r6, r8
   42760:	adc	r7, r7, r9
   42764:	ldrd	r0, [sp, #80]	; 0x50
   42768:	eor	r2, r2, r6
   4276c:	eor	r3, r3, r7
   42770:	eor	r0, r0, r4
   42774:	str	r4, [sp, #92]	; 0x5c
   42778:	lsl	r4, r2, #16
   4277c:	str	r5, [sp, #88]	; 0x58
   42780:	orr	r4, r4, r3, lsr #16
   42784:	str	r4, [sp, #112]	; 0x70
   42788:	lsl	r4, r3, #16
   4278c:	eor	r1, r1, r5
   42790:	orr	r4, r4, r2, lsr #16
   42794:	str	r4, [sp, #116]	; 0x74
   42798:	ldrd	r4, [sp, #88]	; 0x58
   4279c:	adds	r6, r6, r0
   427a0:	adc	r7, r7, r1
   427a4:	lsl	r8, r0, #13
   427a8:	adds	r2, r2, r4
   427ac:	orr	r8, r8, r1, lsr #19
   427b0:	adc	r3, r3, r5
   427b4:	lsl	r1, r1, #13
   427b8:	ldrd	r4, [sp, #112]	; 0x70
   427bc:	orr	r1, r1, r0, lsr #19
   427c0:	str	r8, [sp, #96]	; 0x60
   427c4:	str	r1, [sp, #100]	; 0x64
   427c8:	eor	r4, r4, r2
   427cc:	ldrd	r0, [sp, #96]	; 0x60
   427d0:	eor	r5, r5, r3
   427d4:	str	r6, [sp, #108]	; 0x6c
   427d8:	eor	r0, r0, r6
   427dc:	str	r7, [sp, #104]	; 0x68
   427e0:	lsl	r6, r4, #21
   427e4:	eor	r1, r1, r7
   427e8:	orr	r6, r6, r5, lsr #11
   427ec:	str	r6, [sp, #120]	; 0x78
   427f0:	ldrd	r6, [sp, #104]	; 0x68
   427f4:	adds	r2, r2, r0
   427f8:	lsl	r9, r0, #17
   427fc:	lsl	r8, r5, #21
   42800:	adc	r3, r3, r1
   42804:	orr	r9, r9, r1, lsr #15
   42808:	adds	r6, r6, r4
   4280c:	orr	r8, r8, r4, lsr #11
   42810:	lsl	r1, r1, #17
   42814:	str	r8, [sp, #124]	; 0x7c
   42818:	adc	r7, r7, r5
   4281c:	str	r9, [sp, #128]	; 0x80
   42820:	ldrd	r4, [sp, #120]	; 0x78
   42824:	orr	r1, r1, r0, lsr #15
   42828:	ldr	r9, [sp, #168]	; 0xa8
   4282c:	str	r1, [sp, #132]	; 0x84
   42830:	eor	r4, r4, r6
   42834:	ldrd	r0, [sp, #32]
   42838:	eor	r5, r5, r7
   4283c:	str	r2, [sp, #20]
   42840:	cmp	r9, ip
   42844:	eor	r0, r0, r6
   42848:	eor	r1, r1, r7
   4284c:	strd	r4, [sp, #160]	; 0xa0
   42850:	strd	r0, [sp, #40]	; 0x28
   42854:	str	r3, [sp, #16]
   42858:	ldrd	r6, [sp, #128]	; 0x80
   4285c:	eor	r2, r2, r6
   42860:	eor	r3, r3, r7
   42864:	bne	425d4 <sd_bus_creds_has_bounding_cap@@Base+0x14cac>
   42868:	ldr	r7, [sp, #192]	; 0xc0
   4286c:	mov	fp, r1
   42870:	mov	sl, r0
   42874:	add	r1, r7, #8
   42878:	rsb	r1, r1, r9
   4287c:	bic	r1, r1, #7
   42880:	add	r1, r1, #8
   42884:	add	r7, r7, r1
   42888:	str	r7, [sp, #192]	; 0xc0
   4288c:	ldr	r8, [sp, #196]	; 0xc4
   42890:	sub	r1, r8, #1
   42894:	cmp	r1, #6
   42898:	addls	pc, pc, r1, lsl #2
   4289c:	b	42994 <sd_bus_creds_has_bounding_cap@@Base+0x1506c>
   428a0:	b	42978 <sd_bus_creds_has_bounding_cap@@Base+0x15050>
   428a4:	b	42958 <sd_bus_creds_has_bounding_cap@@Base+0x15030>
   428a8:	b	42938 <sd_bus_creds_has_bounding_cap@@Base+0x15010>
   428ac:	b	42918 <sd_bus_creds_has_bounding_cap@@Base+0x14ff0>
   428b0:	b	428fc <sd_bus_creds_has_bounding_cap@@Base+0x14fd4>
   428b4:	b	428dc <sd_bus_creds_has_bounding_cap@@Base+0x14fb4>
   428b8:	b	428bc <sd_bus_creds_has_bounding_cap@@Base+0x14f94>
   428bc:	ldr	r9, [sp, #192]	; 0xc0
   428c0:	mov	r0, #0
   428c4:	ldrb	r4, [r9, #6]
   428c8:	lsl	r1, r4, #16
   428cc:	ldrd	r4, [sp, #176]	; 0xb0
   428d0:	orr	r4, r4, r0
   428d4:	orr	r5, r5, r1
   428d8:	strd	r4, [sp, #176]	; 0xb0
   428dc:	ldr	r6, [sp, #192]	; 0xc0
   428e0:	mov	r0, #0
   428e4:	ldrd	r8, [sp, #176]	; 0xb0
   428e8:	ldrb	r4, [r6, #5]
   428ec:	orr	r8, r8, r0
   428f0:	lsl	r1, r4, #8
   428f4:	orr	r9, r9, r1
   428f8:	strd	r8, [sp, #176]	; 0xb0
   428fc:	ldr	r9, [sp, #192]	; 0xc0
   42900:	mov	r0, #0
   42904:	ldrd	r4, [sp, #176]	; 0xb0
   42908:	ldrb	r1, [r9, #4]
   4290c:	orr	r4, r4, r0
   42910:	orr	r5, r5, r1
   42914:	strd	r4, [sp, #176]	; 0xb0
   42918:	ldr	r6, [sp, #192]	; 0xc0
   4291c:	ldrd	r8, [sp, #176]	; 0xb0
   42920:	ldrb	r4, [r6, #3]
   42924:	lsr	r1, r4, #8
   42928:	lsl	r0, r4, #24
   4292c:	orr	r8, r8, r0
   42930:	orr	r9, r9, r1
   42934:	strd	r8, [sp, #176]	; 0xb0
   42938:	ldr	r9, [sp, #192]	; 0xc0
   4293c:	ldrb	r4, [r9, #2]
   42940:	lsr	r1, r4, #16
   42944:	lsl	r0, r4, #16
   42948:	ldrd	r4, [sp, #176]	; 0xb0
   4294c:	orr	r4, r4, r0
   42950:	orr	r5, r5, r1
   42954:	strd	r4, [sp, #176]	; 0xb0
   42958:	ldr	r6, [sp, #192]	; 0xc0
   4295c:	ldrd	r8, [sp, #176]	; 0xb0
   42960:	ldrb	r4, [r6, #1]
   42964:	lsr	r1, r4, #24
   42968:	lsl	r0, r4, #8
   4296c:	orr	r8, r8, r0
   42970:	orr	r9, r9, r1
   42974:	strd	r8, [sp, #176]	; 0xb0
   42978:	ldr	r9, [sp, #192]	; 0xc0
   4297c:	mov	r1, #0
   42980:	ldrd	r4, [sp, #176]	; 0xb0
   42984:	ldrb	r0, [r9]
   42988:	orr	r5, r5, r1
   4298c:	orr	r4, r4, r0
   42990:	strd	r4, [sp, #176]	; 0xb0
   42994:	ldrd	r6, [sp, #160]	; 0xa0
   42998:	lsl	ip, r2, #13
   4299c:	ldrd	r0, [sp, #176]	; 0xb0
   429a0:	ldrd	r4, [sp, #16]
   429a4:	eor	r1, r1, r7
   429a8:	eor	r0, r0, r6
   429ac:	adds	r4, r4, r0
   429b0:	lsl	r8, r1, #16
   429b4:	adc	r5, r5, r1
   429b8:	lsl	r9, r0, #16
   429bc:	strd	r4, [sp]
   429c0:	orr	r7, r8, r0, lsr #16
   429c4:	adds	r8, r2, sl
   429c8:	orr	r6, r9, r1, lsr #16
   429cc:	orr	r4, ip, r3, lsr #19
   429d0:	adc	r9, r3, fp
   429d4:	lsl	r1, r3, #13
   429d8:	ldrd	sl, [sp]
   429dc:	eor	r4, r4, r8
   429e0:	orr	r5, r1, r2, lsr #19
   429e4:	mov	r3, r8
   429e8:	eor	r6, r6, sl
   429ec:	eor	r7, r7, fp
   429f0:	eor	r5, r5, r9
   429f4:	lsl	r8, r4, #17
   429f8:	lsl	r1, r6, #21
   429fc:	lsl	ip, r7, #21
   42a00:	orr	r0, r8, r5, lsr #15
   42a04:	adds	r8, r6, r9
   42a08:	adc	r9, r7, r3
   42a0c:	orr	sl, r1, r7, lsr #11
   42a10:	orr	fp, ip, r6, lsr #11
   42a14:	ldrd	r6, [sp]
   42a18:	lsl	ip, r5, #17
   42a1c:	eor	r2, r8, sl
   42a20:	adds	r6, r6, r4
   42a24:	orr	r1, ip, r4, lsr #15
   42a28:	adc	r7, r7, r5
   42a2c:	eor	r0, r0, r6
   42a30:	eor	r3, r9, fp
   42a34:	eor	r1, r1, r7
   42a38:	strd	r8, [sp, #8]
   42a3c:	lsl	r4, r2, #16
   42a40:	mov	r9, r6
   42a44:	lsl	r6, r0, #13
   42a48:	orr	sl, r4, r3, lsr #16
   42a4c:	lsl	ip, r3, #16
   42a50:	orr	r4, r6, r1, lsr #19
   42a54:	adds	r6, r2, r7
   42a58:	adc	r7, r3, r9
   42a5c:	orr	fp, ip, r2, lsr #16
   42a60:	ldrd	r2, [sp, #8]
   42a64:	lsl	ip, r1, #13
   42a68:	orr	r5, ip, r0, lsr #19
   42a6c:	eor	r8, r6, sl
   42a70:	adds	r2, r2, r0
   42a74:	eor	r9, r7, fp
   42a78:	adc	r3, r3, r1
   42a7c:	eor	r4, r4, r2
   42a80:	eor	r5, r5, r3
   42a84:	strd	r6, [sp]
   42a88:	mov	r7, r2
   42a8c:	lsl	r2, r4, #17
   42a90:	lsl	r1, r8, #21
   42a94:	lsl	ip, r9, #21
   42a98:	orr	r0, r2, r5, lsr #15
   42a9c:	adds	r2, r8, r3
   42aa0:	adc	r3, r9, r7
   42aa4:	orr	sl, r1, r9, lsr #11
   42aa8:	orr	fp, ip, r8, lsr #11
   42aac:	strd	r2, [sp, #8]
   42ab0:	eor	r6, r2, sl
   42ab4:	eor	r7, r3, fp
   42ab8:	ldrd	r2, [sp]
   42abc:	lsl	ip, r5, #17
   42ac0:	orr	r1, ip, r4, lsr #15
   42ac4:	ldrd	r8, [sp, #8]
   42ac8:	adds	r2, r2, r4
   42acc:	lsl	ip, r6, #16
   42ad0:	adc	r3, r3, r5
   42ad4:	eor	r0, r0, r2
   42ad8:	eor	r1, r1, r3
   42adc:	mov	r4, #255	; 0xff
   42ae0:	mov	r5, #0
   42ae4:	eor	r4, r4, r3
   42ae8:	eor	r5, r5, r2
   42aec:	ldrd	r2, [sp, #176]	; 0xb0
   42af0:	orr	sl, ip, r7, lsr #16
   42af4:	lsl	ip, r7, #16
   42af8:	str	ip, [sp]
   42afc:	eor	r9, r9, r3
   42b00:	ldr	r3, [sp]
   42b04:	lsl	ip, r0, #13
   42b08:	eor	r8, r8, r2
   42b0c:	adds	r2, r4, r6
   42b10:	orr	fp, r3, r6, lsr #16
   42b14:	adc	r3, r5, r7
   42b18:	adds	r8, r8, r0
   42b1c:	strd	r2, [sp]
   42b20:	orr	r2, ip, r1, lsr #19
   42b24:	lsl	ip, r1, #13
   42b28:	ldrd	r4, [sp]
   42b2c:	adc	r9, r9, r1
   42b30:	eor	r2, r2, r8
   42b34:	orr	r3, ip, r0, lsr #19
   42b38:	eor	r3, r3, r9
   42b3c:	eor	r4, r4, sl
   42b40:	mov	r7, r8
   42b44:	lsl	r8, r2, #17
   42b48:	eor	r5, r5, fp
   42b4c:	orr	r0, r8, r3, lsr #15
   42b50:	adds	r8, r4, r9
   42b54:	lsl	r1, r4, #21
   42b58:	adc	r9, r5, r7
   42b5c:	ldrd	r6, [sp]
   42b60:	lsl	ip, r5, #21
   42b64:	orr	sl, r1, r5, lsr #11
   42b68:	adds	r6, r6, r2
   42b6c:	orr	fp, ip, r4, lsr #11
   42b70:	lsl	ip, r3, #17
   42b74:	adc	r7, r7, r3
   42b78:	eor	r0, r0, r6
   42b7c:	orr	r1, ip, r2, lsr #15
   42b80:	eor	r4, r8, sl
   42b84:	eor	r5, r9, fp
   42b88:	eor	r1, r1, r7
   42b8c:	strd	r8, [sp, #8]
   42b90:	mov	r9, r6
   42b94:	lsl	r6, r0, #13
   42b98:	lsl	r3, r4, #16
   42b9c:	lsl	ip, r5, #16
   42ba0:	orr	r2, r6, r1, lsr #19
   42ba4:	adds	r6, r7, r4
   42ba8:	adc	r7, r9, r5
   42bac:	orr	sl, r3, r5, lsr #16
   42bb0:	orr	fp, ip, r4, lsr #16
   42bb4:	strd	r6, [sp]
   42bb8:	eor	r4, r6, sl
   42bbc:	eor	r5, r7, fp
   42bc0:	ldrd	r6, [sp, #8]
   42bc4:	lsl	ip, r1, #13
   42bc8:	orr	r3, ip, r0, lsr #19
   42bcc:	lsl	ip, r5, #21
   42bd0:	adds	r6, r6, r0
   42bd4:	orr	fp, ip, r4, lsr #11
   42bd8:	adc	r7, r7, r1
   42bdc:	eor	r2, r2, r6
   42be0:	eor	r3, r3, r7
   42be4:	mov	r9, r6
   42be8:	lsl	r6, r2, #17
   42bec:	lsl	r1, r4, #21
   42bf0:	orr	r0, r6, r3, lsr #15
   42bf4:	adds	r6, r4, r7
   42bf8:	adc	r7, r5, r9
   42bfc:	ldrd	r8, [sp]
   42c00:	lsl	ip, r3, #17
   42c04:	orr	sl, r1, r5, lsr #11
   42c08:	adds	r8, r8, r2
   42c0c:	orr	r1, ip, r2, lsr #15
   42c10:	adc	r9, r9, r3
   42c14:	eor	r0, r0, r8
   42c18:	eor	r4, r6, sl
   42c1c:	eor	r5, r7, fp
   42c20:	eor	r1, r1, r9
   42c24:	strd	r6, [sp, #8]
   42c28:	mov	r7, r8
   42c2c:	lsl	r8, r0, #13
   42c30:	lsl	r3, r4, #16
   42c34:	lsl	ip, r5, #16
   42c38:	orr	r2, r8, r1, lsr #19
   42c3c:	adds	r8, r9, r4
   42c40:	adc	r9, r7, r5
   42c44:	orr	sl, r3, r5, lsr #16
   42c48:	orr	fp, ip, r4, lsr #16
   42c4c:	ldrd	r4, [sp, #8]
   42c50:	lsl	ip, r1, #13
   42c54:	eor	r6, r8, sl
   42c58:	adds	r4, r4, r0
   42c5c:	orr	r3, ip, r0, lsr #19
   42c60:	adc	r5, r5, r1
   42c64:	eor	r2, r2, r4
   42c68:	eor	r7, r9, fp
   42c6c:	eor	r3, r3, r5
   42c70:	strd	r8, [sp]
   42c74:	mov	r9, r4
   42c78:	lsl	r4, r2, #17
   42c7c:	lsl	r1, r6, #21
   42c80:	lsl	ip, r7, #21
   42c84:	orr	r0, r4, r3, lsr #15
   42c88:	adds	r4, r6, r5
   42c8c:	orr	sl, r1, r7, lsr #11
   42c90:	adc	r5, r7, r9
   42c94:	orr	fp, ip, r6, lsr #11
   42c98:	ldrd	r6, [sp]
   42c9c:	lsl	ip, r3, #17
   42ca0:	strd	r4, [sp, #8]
   42ca4:	eor	r4, r4, sl
   42ca8:	adds	r6, r6, r2
   42cac:	eor	r5, r5, fp
   42cb0:	adc	r7, r7, r3
   42cb4:	eor	r0, r0, r6
   42cb8:	orr	r1, ip, r2, lsr #15
   42cbc:	lsl	ip, r4, #16
   42cc0:	eor	r1, r1, r7
   42cc4:	orr	sl, ip, r5, lsr #16
   42cc8:	mov	r3, r6
   42ccc:	lsl	ip, r5, #16
   42cd0:	lsl	r6, r0, #13
   42cd4:	orr	fp, ip, r4, lsr #16
   42cd8:	orr	r8, r6, r1, lsr #19
   42cdc:	adds	r4, r4, r7
   42ce0:	ldrd	r6, [sp, #8]
   42ce4:	eor	r2, sl, r4
   42ce8:	adc	r5, r5, r3
   42cec:	lsl	ip, r1, #13
   42cf0:	adds	r6, r6, r0
   42cf4:	eor	r3, fp, r5
   42cf8:	eor	r6, r6, r8
   42cfc:	orr	r9, ip, r0, lsr #19
   42d00:	adc	r7, r7, r1
   42d04:	lsl	ip, r2, #21
   42d08:	eor	r7, r7, r9
   42d0c:	adds	r4, r4, r6
   42d10:	orr	r0, ip, r3, lsr #11
   42d14:	lsl	ip, r3, #21
   42d18:	lsl	r3, r6, #17
   42d1c:	adc	r5, r5, r7
   42d20:	orr	r1, ip, r2, lsr #11
   42d24:	orr	r8, r3, r7, lsr #15
   42d28:	lsl	ip, r7, #17
   42d2c:	eor	r0, r0, r4
   42d30:	eor	r0, r0, r8
   42d34:	eor	r1, r1, r5
   42d38:	orr	r9, ip, r6, lsr #15
   42d3c:	eor	r2, r5, r0
   42d40:	eor	r1, r1, r9
   42d44:	ldr	r5, [sp, #184]	; 0xb8
   42d48:	eor	r3, r4, r1
   42d4c:	lsr	r0, r2, #8
   42d50:	lsr	r1, r2, #16
   42d54:	strb	r2, [r5]
   42d58:	strb	r3, [r5, #4]
   42d5c:	strb	r1, [r5, #2]
   42d60:	lsr	r1, r2, #24
   42d64:	strb	r0, [r5, #1]
   42d68:	lsr	r2, r3, #8
   42d6c:	strb	r1, [r5, #3]
   42d70:	strb	r2, [r5, #5]
   42d74:	lsr	r2, r3, #16
   42d78:	lsr	r3, r3, #24
   42d7c:	strb	r2, [r5, #6]
   42d80:	strb	r3, [r5, #7]
   42d84:	add	sp, sp, #208	; 0xd0
   42d88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   42d8c:	bx	lr
   42d90:	cmp	r0, #0
   42d94:	push	{r3, r4, r5, r6, r7, lr}
   42d98:	beq	42e3c <sd_bus_creds_has_bounding_cap@@Base+0x15514>
   42d9c:	ldr	r3, [r0, #4]
   42da0:	cmp	r3, r1
   42da4:	bls	42ed4 <sd_bus_creds_has_bounding_cap@@Base+0x155ac>
   42da8:	cmp	r3, r2
   42dac:	bls	42eb4 <sd_bus_creds_has_bounding_cap@@Base+0x1558c>
   42db0:	ldr	r3, [r0, #12]
   42db4:	lsl	r4, r1, #3
   42db8:	add	ip, r3, r4
   42dbc:	ldr	r5, [ip, #4]
   42dc0:	cmp	r5, #0
   42dc4:	bne	42e88 <sd_bus_creds_has_bounding_cap@@Base+0x15560>
   42dc8:	lsl	ip, r2, #3
   42dcc:	add	r6, r3, ip
   42dd0:	ldr	r6, [r6, #4]
   42dd4:	cmp	r6, #0
   42dd8:	bne	42e5c <sd_bus_creds_has_bounding_cap@@Base+0x15534>
   42ddc:	ldr	r7, [r3, r2, lsl #3]
   42de0:	ldr	r6, [r3, r1, lsl #3]
   42de4:	str	r7, [r3, r1, lsl #3]
   42de8:	ldr	r3, [r0, #12]
   42dec:	add	r7, r3, ip
   42df0:	add	r3, r3, r4
   42df4:	ldr	r7, [r7, #4]
   42df8:	str	r7, [r3, #4]
   42dfc:	ldr	r3, [r0, #12]
   42e00:	str	r6, [r3, r2, lsl #3]
   42e04:	ldr	r3, [r0, #12]
   42e08:	add	r3, r3, ip
   42e0c:	str	r5, [r3, #4]
   42e10:	ldr	r3, [r0, #12]
   42e14:	add	r4, r3, r4
   42e18:	ldr	r4, [r4, #4]
   42e1c:	cmp	r4, #0
   42e20:	strne	r1, [r4]
   42e24:	ldrne	r3, [r0, #12]
   42e28:	add	ip, r3, ip
   42e2c:	ldr	r3, [ip, #4]
   42e30:	cmp	r3, #0
   42e34:	strne	r2, [r3]
   42e38:	pop	{r3, r4, r5, r6, r7, pc}
   42e3c:	ldr	r0, [pc, #176]	; 42ef4 <sd_bus_creds_has_bounding_cap@@Base+0x155cc>
   42e40:	mov	r2, #75	; 0x4b
   42e44:	ldr	r1, [pc, #172]	; 42ef8 <sd_bus_creds_has_bounding_cap@@Base+0x155d0>
   42e48:	ldr	r3, [pc, #172]	; 42efc <sd_bus_creds_has_bounding_cap@@Base+0x155d4>
   42e4c:	add	r0, pc, r0
   42e50:	add	r1, pc, r1
   42e54:	add	r3, pc, r3
   42e58:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42e5c:	ldr	r6, [r6]
   42e60:	cmp	r2, r6
   42e64:	beq	42ddc <sd_bus_creds_has_bounding_cap@@Base+0x154b4>
   42e68:	ldr	r0, [pc, #144]	; 42f00 <sd_bus_creds_has_bounding_cap@@Base+0x155d8>
   42e6c:	mov	r2, #80	; 0x50
   42e70:	ldr	r1, [pc, #140]	; 42f04 <sd_bus_creds_has_bounding_cap@@Base+0x155dc>
   42e74:	ldr	r3, [pc, #140]	; 42f08 <sd_bus_creds_has_bounding_cap@@Base+0x155e0>
   42e78:	add	r0, pc, r0
   42e7c:	add	r1, pc, r1
   42e80:	add	r3, pc, r3
   42e84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42e88:	ldr	ip, [r5]
   42e8c:	cmp	r1, ip
   42e90:	beq	42dc8 <sd_bus_creds_has_bounding_cap@@Base+0x154a0>
   42e94:	ldr	r0, [pc, #112]	; 42f0c <sd_bus_creds_has_bounding_cap@@Base+0x155e4>
   42e98:	mov	r2, #79	; 0x4f
   42e9c:	ldr	r1, [pc, #108]	; 42f10 <sd_bus_creds_has_bounding_cap@@Base+0x155e8>
   42ea0:	ldr	r3, [pc, #108]	; 42f14 <sd_bus_creds_has_bounding_cap@@Base+0x155ec>
   42ea4:	add	r0, pc, r0
   42ea8:	add	r1, pc, r1
   42eac:	add	r3, pc, r3
   42eb0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42eb4:	ldr	r0, [pc, #92]	; 42f18 <sd_bus_creds_has_bounding_cap@@Base+0x155f0>
   42eb8:	mov	r2, #77	; 0x4d
   42ebc:	ldr	r1, [pc, #88]	; 42f1c <sd_bus_creds_has_bounding_cap@@Base+0x155f4>
   42ec0:	ldr	r3, [pc, #88]	; 42f20 <sd_bus_creds_has_bounding_cap@@Base+0x155f8>
   42ec4:	add	r0, pc, r0
   42ec8:	add	r1, pc, r1
   42ecc:	add	r3, pc, r3
   42ed0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42ed4:	ldr	r0, [pc, #72]	; 42f24 <sd_bus_creds_has_bounding_cap@@Base+0x155fc>
   42ed8:	mov	r2, #76	; 0x4c
   42edc:	ldr	r1, [pc, #68]	; 42f28 <sd_bus_creds_has_bounding_cap@@Base+0x15600>
   42ee0:	ldr	r3, [pc, #68]	; 42f2c <sd_bus_creds_has_bounding_cap@@Base+0x15604>
   42ee4:	add	r0, pc, r0
   42ee8:	add	r1, pc, r1
   42eec:	add	r3, pc, r3
   42ef0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   42ef4:	andeq	lr, r0, r8, lsl #1
   42ef8:	andeq	r2, r1, r8, lsl ip
   42efc:	andeq	r2, r1, r0, lsr #25
   42f00:	andeq	r2, r1, r0, asr ip
   42f04:	andeq	r2, r1, ip, ror #23
   42f08:	andeq	r2, r1, r4, ror ip
   42f0c:	strdeq	r2, [r1], -r8
   42f10:	andeq	r2, r1, r0, asr #23
   42f14:	andeq	r2, r1, r8, asr #24
   42f18:	andeq	r2, r1, r8, asr #23
   42f1c:	andeq	r2, r1, r0, lsr #23
   42f20:	andeq	r2, r1, r8, lsr #24
   42f24:	muleq	r1, r8, fp
   42f28:	andeq	r2, r1, r0, lsl #23
   42f2c:	andeq	r2, r1, r8, lsl #24
   42f30:	push	{r4, r5, r6, r7, r8, lr}
   42f34:	subs	r5, r0, #0
   42f38:	mov	r6, r1
   42f3c:	beq	42fe8 <sd_bus_creds_has_bounding_cap@@Base+0x156c0>
   42f40:	add	r8, r1, #1
   42f44:	ldr	r3, [r5, #4]
   42f48:	lsl	r8, r8, #1
   42f4c:	sub	r7, r8, #1
   42f50:	cmp	r3, r7
   42f54:	bhi	42f90 <sd_bus_creds_has_bounding_cap@@Base+0x15668>
   42f58:	b	42fe0 <sd_bus_creds_has_bounding_cap@@Base+0x156b8>
   42f5c:	cmp	r4, r6
   42f60:	beq	42fe0 <sd_bus_creds_has_bounding_cap@@Base+0x156b8>
   42f64:	add	r8, r4, #1
   42f68:	mov	r1, r6
   42f6c:	mov	r0, r5
   42f70:	mov	r2, r4
   42f74:	bl	42d90 <sd_bus_creds_has_bounding_cap@@Base+0x15468>
   42f78:	lsl	r8, r8, #1
   42f7c:	ldr	r3, [r5, #4]
   42f80:	sub	r7, r8, #1
   42f84:	mov	r6, r4
   42f88:	cmp	r7, r3
   42f8c:	bcs	42fe0 <sd_bus_creds_has_bounding_cap@@Base+0x156b8>
   42f90:	ldr	r3, [r5, #12]
   42f94:	ldr	r2, [r5]
   42f98:	ldr	r0, [r3, r7, lsl #3]
   42f9c:	ldr	r1, [r3, r6, lsl #3]
   42fa0:	blx	r2
   42fa4:	ldr	r3, [r5, #4]
   42fa8:	cmp	r0, #0
   42fac:	movge	r4, r6
   42fb0:	movlt	r4, r7
   42fb4:	cmp	r3, r8
   42fb8:	bls	42f5c <sd_bus_creds_has_bounding_cap@@Base+0x15634>
   42fbc:	ldr	r3, [r5, #12]
   42fc0:	ldr	r2, [r5]
   42fc4:	ldr	r1, [r3, r4, lsl #3]
   42fc8:	ldr	r0, [r3, r8, lsl #3]
   42fcc:	blx	r2
   42fd0:	cmp	r0, #0
   42fd4:	movlt	r4, r8
   42fd8:	cmp	r4, r6
   42fdc:	bne	42f64 <sd_bus_creds_has_bounding_cap@@Base+0x1563c>
   42fe0:	mov	r0, r6
   42fe4:	pop	{r4, r5, r6, r7, r8, pc}
   42fe8:	ldr	r0, [pc, #24]	; 43008 <sd_bus_creds_has_bounding_cap@@Base+0x156e0>
   42fec:	mov	r2, #115	; 0x73
   42ff0:	ldr	r1, [pc, #20]	; 4300c <sd_bus_creds_has_bounding_cap@@Base+0x156e4>
   42ff4:	ldr	r3, [pc, #20]	; 43010 <sd_bus_creds_has_bounding_cap@@Base+0x156e8>
   42ff8:	add	r0, pc, r0
   42ffc:	add	r1, pc, r1
   43000:	add	r3, pc, r3
   43004:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   43008:	ldrdeq	sp, [r0], -ip
   4300c:	andeq	r2, r1, ip, ror #20
   43010:	andeq	r2, r1, r8, lsl fp
   43014:	push	{r4, r5, r6, lr}
   43018:	subs	r6, r0, #0
   4301c:	mov	r5, r1
   43020:	beq	43084 <sd_bus_creds_has_bounding_cap@@Base+0x1575c>
   43024:	cmp	r1, #0
   43028:	bne	4304c <sd_bus_creds_has_bounding_cap@@Base+0x15724>
   4302c:	b	43078 <sd_bus_creds_has_bounding_cap@@Base+0x15750>
   43030:	mov	r1, r5
   43034:	mov	r0, r6
   43038:	mov	r2, r4
   4303c:	bl	42d90 <sd_bus_creds_has_bounding_cap@@Base+0x15468>
   43040:	cmp	r4, #0
   43044:	beq	43078 <sd_bus_creds_has_bounding_cap@@Base+0x15750>
   43048:	mov	r5, r4
   4304c:	sub	r4, r5, #1
   43050:	ldr	r3, [r6, #12]
   43054:	ldr	r2, [r6]
   43058:	lsr	r4, r4, #1
   4305c:	ldr	r1, [r3, r5, lsl #3]
   43060:	ldr	r0, [r3, r4, lsl #3]
   43064:	blx	r2
   43068:	cmp	r0, #0
   4306c:	bge	43030 <sd_bus_creds_has_bounding_cap@@Base+0x15708>
   43070:	mov	r0, r5
   43074:	pop	{r4, r5, r6, pc}
   43078:	mov	r5, #0
   4307c:	mov	r0, r5
   43080:	pop	{r4, r5, r6, pc}
   43084:	ldr	r0, [pc, #24]	; 430a4 <sd_bus_creds_has_bounding_cap@@Base+0x1577c>
   43088:	mov	r2, #97	; 0x61
   4308c:	ldr	r1, [pc, #20]	; 430a8 <sd_bus_creds_has_bounding_cap@@Base+0x15780>
   43090:	ldr	r3, [pc, #20]	; 430ac <sd_bus_creds_has_bounding_cap@@Base+0x15784>
   43094:	add	r0, pc, r0
   43098:	add	r1, pc, r1
   4309c:	add	r3, pc, r3
   430a0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   430a4:	andeq	sp, r0, r0, asr #28
   430a8:	ldrdeq	r2, [r1], -r0
   430ac:	andeq	r2, r1, r0, ror sl
   430b0:	push	{r4, lr}
   430b4:	subs	r4, r0, #0
   430b8:	beq	4312c <sd_bus_creds_has_bounding_cap@@Base+0x15804>
   430bc:	cmp	r1, #0
   430c0:	beq	4314c <sd_bus_creds_has_bounding_cap@@Base+0x15824>
   430c4:	ldr	ip, [r4, #4]
   430c8:	ldr	r3, [r4, #12]
   430cc:	sub	r0, ip, #-536870911	; 0xe0000001
   430d0:	add	r2, r3, r0, lsl #3
   430d4:	cmp	r1, r2
   430d8:	subeq	ip, ip, #1
   430dc:	streq	ip, [r4, #4]
   430e0:	popeq	{r4, pc}
   430e4:	ldr	r0, [r3, r0, lsl #3]
   430e8:	rsb	r3, r3, r1
   430ec:	asr	r3, r3, #3
   430f0:	str	r0, [r1]
   430f4:	mov	r0, r4
   430f8:	ldr	r2, [r2, #4]
   430fc:	cmp	r2, #0
   43100:	str	r2, [r1, #4]
   43104:	mov	r1, r3
   43108:	strne	r3, [r2]
   4310c:	ldr	r2, [r4, #4]
   43110:	sub	r3, r2, #1
   43114:	str	r3, [r4, #4]
   43118:	bl	42f30 <sd_bus_creds_has_bounding_cap@@Base+0x15608>
   4311c:	mov	r1, r0
   43120:	mov	r0, r4
   43124:	pop	{r4, lr}
   43128:	b	43014 <sd_bus_creds_has_bounding_cap@@Base+0x156ec>
   4312c:	ldr	r0, [pc, #56]	; 4316c <sd_bus_creds_has_bounding_cap@@Base+0x15844>
   43130:	mov	r2, #189	; 0xbd
   43134:	ldr	r1, [pc, #52]	; 43170 <sd_bus_creds_has_bounding_cap@@Base+0x15848>
   43138:	ldr	r3, [pc, #52]	; 43174 <sd_bus_creds_has_bounding_cap@@Base+0x1584c>
   4313c:	add	r0, pc, r0
   43140:	add	r1, pc, r1
   43144:	add	r3, pc, r3
   43148:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4314c:	ldr	r0, [pc, #36]	; 43178 <sd_bus_creds_has_bounding_cap@@Base+0x15850>
   43150:	mov	r2, #190	; 0xbe
   43154:	ldr	r1, [pc, #32]	; 4317c <sd_bus_creds_has_bounding_cap@@Base+0x15854>
   43158:	ldr	r3, [pc, #32]	; 43180 <sd_bus_creds_has_bounding_cap@@Base+0x15858>
   4315c:	add	r0, pc, r0
   43160:	add	r1, pc, r1
   43164:	add	r3, pc, r3
   43168:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4316c:	muleq	r0, r8, sp
   43170:	andeq	r2, r1, r8, lsr #18
   43174:	strdeq	r2, [r1], -r4
   43178:	andeq	r9, r0, r8, lsl #18
   4317c:	andeq	r2, r1, r8, lsl #18
   43180:	ldrdeq	r2, [r1], -r4
   43184:	cmp	r0, #0
   43188:	push	{r3, lr}
   4318c:	beq	43214 <sd_bus_creds_has_bounding_cap@@Base+0x158ec>
   43190:	cmp	r2, #0
   43194:	beq	431d4 <sd_bus_creds_has_bounding_cap@@Base+0x158ac>
   43198:	ldr	r2, [r2]
   4319c:	cmn	r2, #1
   431a0:	beq	431cc <sd_bus_creds_has_bounding_cap@@Base+0x158a4>
   431a4:	ldr	r3, [r0, #4]
   431a8:	cmp	r2, r3
   431ac:	bhi	431cc <sd_bus_creds_has_bounding_cap@@Base+0x158a4>
   431b0:	ldr	ip, [r0, #12]
   431b4:	add	r3, ip, r2, lsl #3
   431b8:	ldr	r0, [ip, r2, lsl #3]
   431bc:	cmp	r0, r1
   431c0:	moveq	r0, r3
   431c4:	movne	r0, #0
   431c8:	pop	{r3, pc}
   431cc:	mov	r0, #0
   431d0:	pop	{r3, pc}
   431d4:	ldr	ip, [r0, #4]
   431d8:	ldr	r3, [r0, #12]
   431dc:	add	r0, r3, ip, lsl #3
   431e0:	cmp	r3, r0
   431e4:	bcc	431f8 <sd_bus_creds_has_bounding_cap@@Base+0x158d0>
   431e8:	b	4320c <sd_bus_creds_has_bounding_cap@@Base+0x158e4>
   431ec:	add	r3, r3, #8
   431f0:	cmp	r3, r0
   431f4:	bcs	431cc <sd_bus_creds_has_bounding_cap@@Base+0x158a4>
   431f8:	ldr	r2, [r3]
   431fc:	cmp	r2, r1
   43200:	bne	431ec <sd_bus_creds_has_bounding_cap@@Base+0x158c4>
   43204:	mov	r0, r3
   43208:	pop	{r3, pc}
   4320c:	mov	r0, r2
   43210:	pop	{r3, pc}
   43214:	ldr	r0, [pc, #24]	; 43234 <sd_bus_creds_has_bounding_cap@@Base+0x1590c>
   43218:	mov	r2, #219	; 0xdb
   4321c:	ldr	r1, [pc, #20]	; 43238 <sd_bus_creds_has_bounding_cap@@Base+0x15910>
   43220:	ldr	r3, [pc, #20]	; 4323c <sd_bus_creds_has_bounding_cap@@Base+0x15914>
   43224:	add	r0, pc, r0
   43228:	add	r1, pc, r1
   4322c:	add	r3, pc, r3
   43230:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   43234:			; <UNDEFINED> instruction: 0x0000dcb0
   43238:	andeq	r2, r1, r0, asr #16
   4323c:	andeq	r2, r1, r8, lsl r8
   43240:	push	{r4, lr}
   43244:	subs	r4, r0, #0
   43248:	beq	4325c <sd_bus_creds_has_bounding_cap@@Base+0x15934>
   4324c:	ldr	r0, [r4, #12]
   43250:	bl	3080 <free@plt>
   43254:	mov	r0, r4
   43258:	bl	3080 <free@plt>
   4325c:	mov	r0, #0
   43260:	pop	{r4, pc}
   43264:	push	{r4, r5, r6, lr}
   43268:	subs	r4, r0, #0
   4326c:	mov	r6, r1
   43270:	beq	432b8 <sd_bus_creds_has_bounding_cap@@Base+0x15990>
   43274:	ldr	r5, [r4]
   43278:	cmp	r5, #0
   4327c:	beq	43288 <sd_bus_creds_has_bounding_cap@@Base+0x15960>
   43280:	mov	r0, #0
   43284:	pop	{r4, r5, r6, pc}
   43288:	mov	r0, #1
   4328c:	mov	r1, #16
   43290:	bl	2f9c <calloc@plt>
   43294:	subs	r3, r0, #0
   43298:	beq	432ac <sd_bus_creds_has_bounding_cap@@Base+0x15984>
   4329c:	str	r6, [r3]
   432a0:	mov	r0, r5
   432a4:	str	r3, [r4]
   432a8:	pop	{r4, r5, r6, pc}
   432ac:	mvn	r0, #11
   432b0:	str	r3, [r4]
   432b4:	pop	{r4, r5, r6, pc}
   432b8:	ldr	r0, [pc, #24]	; 432d8 <sd_bus_creds_has_bounding_cap@@Base+0x159b0>
   432bc:	mov	r2, #59	; 0x3b
   432c0:	ldr	r1, [pc, #20]	; 432dc <sd_bus_creds_has_bounding_cap@@Base+0x159b4>
   432c4:	ldr	r3, [pc, #20]	; 432e0 <sd_bus_creds_has_bounding_cap@@Base+0x159b8>
   432c8:	add	r0, pc, r0
   432cc:	add	r1, pc, r1
   432d0:	add	r3, pc, r3
   432d4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   432d8:	andeq	sp, r0, ip, lsl #24
   432dc:	muleq	r1, ip, r7
   432e0:	andeq	r2, r1, r0, lsl #15
   432e4:	push	{r3, r4, r5, r6, r7, lr}
   432e8:	subs	r4, r0, #0
   432ec:	mov	r7, r1
   432f0:	mov	r5, r2
   432f4:	beq	4337c <sd_bus_creds_has_bounding_cap@@Base+0x15a54>
   432f8:	ldr	r3, [r4, #4]
   432fc:	ldr	r2, [r4, #8]
   43300:	cmp	r3, r2
   43304:	bcc	43340 <sd_bus_creds_has_bounding_cap@@Base+0x15a18>
   43308:	add	r3, r3, #1
   4330c:	ldr	r0, [r4, #12]
   43310:	lsl	r6, r3, #1
   43314:	cmp	r6, #16
   43318:	movcc	r6, #16
   4331c:	lsl	r1, r6, #3
   43320:	bl	317c <realloc@plt>
   43324:	cmp	r0, #0
   43328:	beq	43374 <sd_bus_creds_has_bounding_cap@@Base+0x15a4c>
   4332c:	ldr	r3, [r4, #4]
   43330:	mov	r2, r0
   43334:	str	r0, [r4, #12]
   43338:	str	r6, [r4, #8]
   4333c:	b	43344 <sd_bus_creds_has_bounding_cap@@Base+0x15a1c>
   43340:	ldr	r2, [r4, #12]
   43344:	add	r1, r2, r3, lsl #3
   43348:	add	r0, r3, #1
   4334c:	cmp	r5, #0
   43350:	str	r0, [r4, #4]
   43354:	str	r7, [r2, r3, lsl #3]
   43358:	mov	r0, r4
   4335c:	str	r5, [r1, #4]
   43360:	mov	r1, r3
   43364:	strne	r3, [r5]
   43368:	bl	43014 <sd_bus_creds_has_bounding_cap@@Base+0x156ec>
   4336c:	mov	r0, #0
   43370:	pop	{r3, r4, r5, r6, r7, pc}
   43374:	mvn	r0, #11
   43378:	pop	{r3, r4, r5, r6, r7, pc}
   4337c:	ldr	r0, [pc, #24]	; 4339c <sd_bus_creds_has_bounding_cap@@Base+0x15a74>
   43380:	mov	r2, #158	; 0x9e
   43384:	ldr	r1, [pc, #20]	; 433a0 <sd_bus_creds_has_bounding_cap@@Base+0x15a78>
   43388:	ldr	r3, [pc, #20]	; 433a4 <sd_bus_creds_has_bounding_cap@@Base+0x15a7c>
   4338c:	add	r0, pc, r0
   43390:	add	r1, pc, r1
   43394:	add	r3, pc, r3
   43398:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4339c:	andeq	sp, r0, r8, asr #22
   433a0:	ldrdeq	r2, [r1], -r8
   433a4:	muleq	r1, r4, r7
   433a8:	push	{r4, lr}
   433ac:	subs	r4, r0, #0
   433b0:	beq	433d8 <sd_bus_creds_has_bounding_cap@@Base+0x15ab0>
   433b4:	bl	43184 <sd_bus_creds_has_bounding_cap@@Base+0x1585c>
   433b8:	subs	r1, r0, #0
   433bc:	beq	433d0 <sd_bus_creds_has_bounding_cap@@Base+0x15aa8>
   433c0:	mov	r0, r4
   433c4:	bl	430b0 <sd_bus_creds_has_bounding_cap@@Base+0x15788>
   433c8:	mov	r0, #1
   433cc:	pop	{r4, pc}
   433d0:	mov	r0, r1
   433d4:	pop	{r4, pc}
   433d8:	mov	r0, r4
   433dc:	pop	{r4, pc}
   433e0:	push	{r4, lr}
   433e4:	subs	r4, r0, #0
   433e8:	beq	43428 <sd_bus_creds_has_bounding_cap@@Base+0x15b00>
   433ec:	bl	43184 <sd_bus_creds_has_bounding_cap@@Base+0x1585c>
   433f0:	subs	r3, r0, #0
   433f4:	beq	43420 <sd_bus_creds_has_bounding_cap@@Base+0x15af8>
   433f8:	ldr	r2, [r4, #12]
   433fc:	mov	r0, r4
   43400:	rsb	r1, r2, r3
   43404:	asr	r1, r1, #3
   43408:	bl	42f30 <sd_bus_creds_has_bounding_cap@@Base+0x15608>
   4340c:	mov	r1, r0
   43410:	mov	r0, r4
   43414:	bl	43014 <sd_bus_creds_has_bounding_cap@@Base+0x156ec>
   43418:	mov	r0, #1
   4341c:	pop	{r4, pc}
   43420:	mov	r0, r3
   43424:	pop	{r4, pc}
   43428:	ldr	r0, [pc, #24]	; 43448 <sd_bus_creds_has_bounding_cap@@Base+0x15b20>
   4342c:	movw	r2, #257	; 0x101
   43430:	ldr	r1, [pc, #20]	; 4344c <sd_bus_creds_has_bounding_cap@@Base+0x15b24>
   43434:	ldr	r3, [pc, #20]	; 43450 <sd_bus_creds_has_bounding_cap@@Base+0x15b28>
   43438:	add	r0, pc, r0
   4343c:	add	r1, pc, r1
   43440:	add	r3, pc, r3
   43444:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   43448:	muleq	r0, ip, sl
   4344c:	andeq	r2, r1, ip, lsr #12
   43450:			; <UNDEFINED> instruction: 0x000126bc
   43454:	cmp	r0, #0
   43458:	bxeq	lr
   4345c:	ldr	r3, [r0, #4]
   43460:	cmp	r3, #0
   43464:	ldrne	r3, [r0, #12]
   43468:	ldrne	r0, [r3]
   4346c:	moveq	r0, r3
   43470:	bx	lr
   43474:	subs	r3, r0, #0
   43478:	push	{r4, lr}
   4347c:	beq	434a8 <sd_bus_creds_has_bounding_cap@@Base+0x15b80>
   43480:	ldr	r2, [r3, #4]
   43484:	cmp	r2, #0
   43488:	beq	434a0 <sd_bus_creds_has_bounding_cap@@Base+0x15b78>
   4348c:	ldr	r1, [r3, #12]
   43490:	ldr	r4, [r1]
   43494:	bl	430b0 <sd_bus_creds_has_bounding_cap@@Base+0x15788>
   43498:	mov	r0, r4
   4349c:	pop	{r4, pc}
   434a0:	mov	r0, r2
   434a4:	pop	{r4, pc}
   434a8:	mov	r0, r3
   434ac:	pop	{r4, pc}
   434b0:	ldr	r0, [r0]
   434b4:	ldr	r1, [r1]
   434b8:	b	2fc0 <strcmp@plt>
   434bc:	push	{r4, r5, r6, lr}
   434c0:	subs	r6, r1, #0
   434c4:	beq	43528 <sd_bus_creds_has_bounding_cap@@Base+0x15c00>
   434c8:	cmp	r0, #0
   434cc:	beq	43520 <sd_bus_creds_has_bounding_cap@@Base+0x15bf8>
   434d0:	ldr	r4, [r0]
   434d4:	cmp	r4, #0
   434d8:	addne	r5, r0, #4
   434dc:	bne	434f8 <sd_bus_creds_has_bounding_cap@@Base+0x15bd0>
   434e0:	b	4350c <sd_bus_creds_has_bounding_cap@@Base+0x15be4>
   434e4:	cmp	r5, #0
   434e8:	beq	43514 <sd_bus_creds_has_bounding_cap@@Base+0x15bec>
   434ec:	ldr	r4, [r5], #4
   434f0:	cmp	r4, #0
   434f4:	beq	4350c <sd_bus_creds_has_bounding_cap@@Base+0x15be4>
   434f8:	mov	r0, r4
   434fc:	mov	r1, r6
   43500:	bl	2fc0 <strcmp@plt>
   43504:	cmp	r0, #0
   43508:	bne	434e4 <sd_bus_creds_has_bounding_cap@@Base+0x15bbc>
   4350c:	mov	r0, r4
   43510:	pop	{r4, r5, r6, pc}
   43514:	mov	r4, r5
   43518:	mov	r0, r4
   4351c:	pop	{r4, r5, r6, pc}
   43520:	mov	r4, r0
   43524:	b	4350c <sd_bus_creds_has_bounding_cap@@Base+0x15be4>
   43528:	ldr	r0, [pc, #24]	; 43548 <sd_bus_creds_has_bounding_cap@@Base+0x15c20>
   4352c:	mov	r2, #34	; 0x22
   43530:	ldr	r1, [pc, #20]	; 4354c <sd_bus_creds_has_bounding_cap@@Base+0x15c24>
   43534:	ldr	r3, [pc, #20]	; 43550 <sd_bus_creds_has_bounding_cap@@Base+0x15c28>
   43538:	add	r0, pc, r0
   4353c:	add	r1, pc, r1
   43540:	add	r3, pc, r3
   43544:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   43548:	andeq	r0, r1, r4, lsr r0
   4354c:	strdeq	r2, [r1], -r8
   43550:	andeq	r2, r1, r4, asr r6
   43554:	push	{r3, r4, r5, lr}
   43558:	subs	r5, r0, #0
   4355c:	popeq	{r3, r4, r5, pc}
   43560:	ldr	r0, [r5]
   43564:	cmp	r0, #0
   43568:	movne	r4, r5
   4356c:	beq	43580 <sd_bus_creds_has_bounding_cap@@Base+0x15c58>
   43570:	bl	3080 <free@plt>
   43574:	ldr	r0, [r4, #4]!
   43578:	cmp	r0, #0
   4357c:	bne	43570 <sd_bus_creds_has_bounding_cap@@Base+0x15c48>
   43580:	mov	r3, #0
   43584:	str	r3, [r5]
   43588:	pop	{r3, r4, r5, pc}
   4358c:	push	{r4, lr}
   43590:	mov	r4, r0
   43594:	bl	43554 <sd_bus_creds_has_bounding_cap@@Base+0x15c2c>
   43598:	mov	r0, r4
   4359c:	pop	{r4, lr}
   435a0:	b	3080 <free@plt>
   435a4:	push	{r3, r4, r5, r6, r7, lr}
   435a8:	subs	r6, r0, #0
   435ac:	beq	43644 <sd_bus_creds_has_bounding_cap@@Base+0x15d1c>
   435b0:	ldr	r3, [r6]
   435b4:	cmp	r3, #0
   435b8:	beq	43668 <sd_bus_creds_has_bounding_cap@@Base+0x15d40>
   435bc:	mov	r2, r6
   435c0:	mov	r3, #0
   435c4:	b	435cc <sd_bus_creds_has_bounding_cap@@Base+0x15ca4>
   435c8:	mov	r3, ip
   435cc:	ldr	r1, [r2, #4]!
   435d0:	add	ip, r3, #1
   435d4:	cmp	r1, #0
   435d8:	bne	435c8 <sd_bus_creds_has_bounding_cap@@Base+0x15ca0>
   435dc:	adds	r4, r3, #2
   435e0:	bne	4368c <sd_bus_creds_has_bounding_cap@@Base+0x15d64>
   435e4:	mov	r0, r4
   435e8:	bl	32d8 <malloc@plt>
   435ec:	subs	r7, r0, #0
   435f0:	beq	4367c <sd_bus_creds_has_bounding_cap@@Base+0x15d54>
   435f4:	ldr	r0, [r6]
   435f8:	cmp	r0, #0
   435fc:	beq	43684 <sd_bus_creds_has_bounding_cap@@Base+0x15d5c>
   43600:	mov	r4, r7
   43604:	b	43614 <sd_bus_creds_has_bounding_cap@@Base+0x15cec>
   43608:	ldr	r0, [r6, #4]!
   4360c:	cmp	r0, #0
   43610:	beq	43658 <sd_bus_creds_has_bounding_cap@@Base+0x15d30>
   43614:	bl	341c <__strdup@plt>
   43618:	cmp	r0, #0
   4361c:	str	r0, [r4], #4
   43620:	mov	r5, r0
   43624:	mov	r3, r4
   43628:	bne	43608 <sd_bus_creds_has_bounding_cap@@Base+0x15ce0>
   4362c:	mov	r0, r7
   43630:	bl	43554 <sd_bus_creds_has_bounding_cap@@Base+0x15c2c>
   43634:	mov	r0, r7
   43638:	bl	3080 <free@plt>
   4363c:	mov	r0, r5
   43640:	pop	{r3, r4, r5, r6, r7, pc}
   43644:	mov	r0, #4
   43648:	bl	32d8 <malloc@plt>
   4364c:	subs	r3, r0, #0
   43650:	beq	4367c <sd_bus_creds_has_bounding_cap@@Base+0x15d54>
   43654:	mov	r7, r3
   43658:	mov	r2, #0
   4365c:	mov	r0, r7
   43660:	str	r2, [r3]
   43664:	pop	{r3, r4, r5, r6, r7, pc}
   43668:	mov	r4, #1
   4366c:	lsl	r0, r4, #2
   43670:	bl	32d8 <malloc@plt>
   43674:	subs	r7, r0, #0
   43678:	bne	435f4 <sd_bus_creds_has_bounding_cap@@Base+0x15ccc>
   4367c:	mov	r0, #0
   43680:	pop	{r3, r4, r5, r6, r7, pc}
   43684:	mov	r3, r7
   43688:	b	43658 <sd_bus_creds_has_bounding_cap@@Base+0x15d30>
   4368c:	mvn	r0, #0
   43690:	mov	r1, r4
   43694:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   43698:	cmp	r0, #3
   4369c:	bhi	4366c <sd_bus_creds_has_bounding_cap@@Base+0x15d44>
   436a0:	b	4367c <sd_bus_creds_has_bounding_cap@@Base+0x15d54>
   436a4:	subs	r3, r0, #0
   436a8:	beq	436d0 <sd_bus_creds_has_bounding_cap@@Base+0x15da8>
   436ac:	ldr	r0, [r3]
   436b0:	cmp	r0, #0
   436b4:	bxeq	lr
   436b8:	mov	r0, #0
   436bc:	ldr	r2, [r3, #4]!
   436c0:	add	r0, r0, #1
   436c4:	cmp	r2, #0
   436c8:	bne	436bc <sd_bus_creds_has_bounding_cap@@Base+0x15d94>
   436cc:	bx	lr
   436d0:	mov	r0, r3
   436d4:	bx	lr
   436d8:	push	{r4, r5, r6, r7, r8, lr}
   436dc:	subs	r7, r1, #0
   436e0:	mov	r6, r0
   436e4:	beq	43774 <sd_bus_creds_has_bounding_cap@@Base+0x15e4c>
   436e8:	ldr	r5, [r0]
   436ec:	cmp	r5, #0
   436f0:	beq	43768 <sd_bus_creds_has_bounding_cap@@Base+0x15e40>
   436f4:	ldr	r4, [r5]
   436f8:	cmp	r4, #0
   436fc:	beq	4377c <sd_bus_creds_has_bounding_cap@@Base+0x15e54>
   43700:	mov	r3, r5
   43704:	mov	r2, #0
   43708:	b	43710 <sd_bus_creds_has_bounding_cap@@Base+0x15de8>
   4370c:	mov	r2, ip
   43710:	ldr	r4, [r3, #4]!
   43714:	add	ip, r2, #1
   43718:	cmp	r4, #0
   4371c:	bne	4370c <sd_bus_creds_has_bounding_cap@@Base+0x15de4>
   43720:	add	r8, r2, #3
   43724:	cmp	r8, ip
   43728:	bcc	43794 <sd_bus_creds_has_bounding_cap@@Base+0x15e6c>
   4372c:	cmp	r8, #0
   43730:	mov	r4, ip
   43734:	bne	43780 <sd_bus_creds_has_bounding_cap@@Base+0x15e58>
   43738:	mov	r0, r5
   4373c:	lsl	r1, r8, #2
   43740:	bl	317c <realloc@plt>
   43744:	subs	r3, r0, #0
   43748:	beq	43794 <sd_bus_creds_has_bounding_cap@@Base+0x15e6c>
   4374c:	add	r1, r3, r4, lsl #2
   43750:	mov	r2, #0
   43754:	str	r7, [r3, r4, lsl #2]
   43758:	mov	r0, r2
   4375c:	str	r2, [r1, #4]
   43760:	str	r3, [r6]
   43764:	pop	{r4, r5, r6, r7, r8, pc}
   43768:	mov	r4, r5
   4376c:	mov	r8, #2
   43770:	b	43738 <sd_bus_creds_has_bounding_cap@@Base+0x15e10>
   43774:	mov	r0, r7
   43778:	pop	{r4, r5, r6, r7, r8, pc}
   4377c:	mov	r8, #2
   43780:	mvn	r0, #0
   43784:	mov	r1, r8
   43788:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   4378c:	cmp	r0, #3
   43790:	bhi	43738 <sd_bus_creds_has_bounding_cap@@Base+0x15e10>
   43794:	mvn	r0, #11
   43798:	pop	{r4, r5, r6, r7, r8, pc}
   4379c:	push	{r3, r4, r5, lr}
   437a0:	mov	r5, r1
   437a4:	bl	436d8 <sd_bus_creds_has_bounding_cap@@Base+0x15db0>
   437a8:	subs	r4, r0, #0
   437ac:	blt	437b8 <sd_bus_creds_has_bounding_cap@@Base+0x15e90>
   437b0:	mov	r0, r4
   437b4:	pop	{r3, r4, r5, pc}
   437b8:	mov	r0, r5
   437bc:	bl	3080 <free@plt>
   437c0:	mov	r0, r4
   437c4:	pop	{r3, r4, r5, pc}
   437c8:	cmp	r1, #0
   437cc:	push	{r4, lr}
   437d0:	mov	r4, r0
   437d4:	mov	r0, r1
   437d8:	beq	437f4 <sd_bus_creds_has_bounding_cap@@Base+0x15ecc>
   437dc:	bl	341c <__strdup@plt>
   437e0:	subs	r1, r0, #0
   437e4:	beq	437f8 <sd_bus_creds_has_bounding_cap@@Base+0x15ed0>
   437e8:	mov	r0, r4
   437ec:	pop	{r4, lr}
   437f0:	b	4379c <sd_bus_creds_has_bounding_cap@@Base+0x15e74>
   437f4:	pop	{r4, pc}
   437f8:	mvn	r0, #11
   437fc:	pop	{r4, pc}
   43800:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43804:	rsbs	r9, r0, #1
   43808:	mov	r4, r0
   4380c:	movcc	r9, #0
   43810:	cmp	r1, #0
   43814:	moveq	r9, #0
   43818:	cmp	r9, #0
   4381c:	bne	4391c <sd_bus_creds_has_bounding_cap@@Base+0x15ff4>
   43820:	cmp	r1, #0
   43824:	beq	4390c <sd_bus_creds_has_bounding_cap@@Base+0x15fe4>
   43828:	add	r6, r0, r1
   4382c:	cmp	r0, r6
   43830:	movcs	r3, #1
   43834:	bcs	43858 <sd_bus_creds_has_bounding_cap@@Base+0x15f30>
   43838:	sub	r3, r0, #1
   4383c:	sub	r1, r6, #1
   43840:	ldrb	r2, [r3, #1]!
   43844:	cmp	r2, #0
   43848:	addeq	r9, r9, #1
   4384c:	cmp	r3, r1
   43850:	bne	43840 <sd_bus_creds_has_bounding_cap@@Base+0x15f18>
   43854:	add	r3, r9, #1
   43858:	ldrb	r2, [r6, #-1]
   4385c:	mov	r1, #4
   43860:	cmp	r2, #0
   43864:	addne	r0, r3, #1
   43868:	moveq	r0, r3
   4386c:	movne	r9, r3
   43870:	bl	2f9c <calloc@plt>
   43874:	subs	sl, r0, #0
   43878:	beq	43904 <sd_bus_creds_has_bounding_cap@@Base+0x15fdc>
   4387c:	cmp	r4, r6
   43880:	bcs	438f8 <sd_bus_creds_has_bounding_cap@@Base+0x15fd0>
   43884:	sub	r8, sl, #4
   43888:	mov	r7, #0
   4388c:	b	438a8 <sd_bus_creds_has_bounding_cap@@Base+0x15f80>
   43890:	cmp	r5, #0
   43894:	add	r7, r7, #1
   43898:	beq	438fc <sd_bus_creds_has_bounding_cap@@Base+0x15fd4>
   4389c:	add	r4, r5, #1
   438a0:	cmp	r6, r4
   438a4:	bls	438fc <sd_bus_creds_has_bounding_cap@@Base+0x15fd4>
   438a8:	rsb	fp, r4, r6
   438ac:	mov	r1, #0
   438b0:	mov	r0, r4
   438b4:	mov	r2, fp
   438b8:	bl	34ac <memchr@plt>
   438bc:	subs	r5, r0, #0
   438c0:	mov	r0, r4
   438c4:	rsbne	r1, r4, r5
   438c8:	moveq	r1, fp
   438cc:	bl	31ac <__strndup@plt>
   438d0:	cmp	r0, #0
   438d4:	mov	r4, r0
   438d8:	str	r0, [r8, #4]!
   438dc:	bne	43890 <sd_bus_creds_has_bounding_cap@@Base+0x15f68>
   438e0:	mov	r0, sl
   438e4:	bl	43554 <sd_bus_creds_has_bounding_cap@@Base+0x15c2c>
   438e8:	mov	r0, sl
   438ec:	bl	3080 <free@plt>
   438f0:	mov	r0, r4
   438f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   438f8:	mov	r7, #0
   438fc:	cmp	r9, r7
   43900:	bne	4393c <sd_bus_creds_has_bounding_cap@@Base+0x16014>
   43904:	mov	r0, sl
   43908:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4390c:	mov	r0, #1
   43910:	mov	r1, #4
   43914:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43918:	b	2f9c <calloc@plt>
   4391c:	ldr	r0, [pc, #56]	; 4395c <sd_bus_creds_has_bounding_cap@@Base+0x16034>
   43920:	movw	r2, #563	; 0x233
   43924:	ldr	r1, [pc, #52]	; 43960 <sd_bus_creds_has_bounding_cap@@Base+0x16038>
   43928:	ldr	r3, [pc, #52]	; 43964 <sd_bus_creds_has_bounding_cap@@Base+0x1603c>
   4392c:	add	r0, pc, r0
   43930:	add	r1, pc, r1
   43934:	add	r3, pc, r3
   43938:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4393c:	ldr	r0, [pc, #36]	; 43968 <sd_bus_creds_has_bounding_cap@@Base+0x16040>
   43940:	movw	r2, #599	; 0x257
   43944:	ldr	r1, [pc, #32]	; 4396c <sd_bus_creds_has_bounding_cap@@Base+0x16044>
   43948:	ldr	r3, [pc, #32]	; 43970 <sd_bus_creds_has_bounding_cap@@Base+0x16048>
   4394c:	add	r0, pc, r0
   43950:	add	r1, pc, r1
   43954:	add	r3, pc, r3
   43958:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4395c:	andeq	r2, r1, r0, asr #4
   43960:	andeq	r2, r1, r4, lsl #4
   43964:	andeq	r2, r1, ip, asr #4
   43968:	andeq	r2, r1, ip, lsr #4
   4396c:	andeq	r2, r1, r4, ror #3
   43970:	andeq	r2, r1, ip, lsr #4
   43974:	push	{r4, lr}
   43978:	subs	r4, r0, #0
   4397c:	beq	439b8 <sd_bus_creds_has_bounding_cap@@Base+0x16090>
   43980:	ldr	r3, [r4]
   43984:	cmp	r3, #0
   43988:	beq	439b8 <sd_bus_creds_has_bounding_cap@@Base+0x16090>
   4398c:	mov	r3, r4
   43990:	mov	r1, #0
   43994:	ldr	r2, [r3, #4]!
   43998:	add	r1, r1, #1
   4399c:	cmp	r2, #0
   439a0:	bne	43994 <sd_bus_creds_has_bounding_cap@@Base+0x1606c>
   439a4:	ldr	r3, [pc, #20]	; 439c0 <sd_bus_creds_has_bounding_cap@@Base+0x16098>
   439a8:	mov	r0, r4
   439ac:	mov	r2, #4
   439b0:	add	r3, pc, r3
   439b4:	bl	362c <qsort@plt>
   439b8:	mov	r0, r4
   439bc:	pop	{r4, pc}
   439c0:			; <UNDEFINED> instruction: 0xfffffaf8
   439c4:	push	{r4, lr}
   439c8:	ldr	r4, [pc, #68]	; 43a14 <sd_bus_creds_has_bounding_cap@@Base+0x160ec>
   439cc:	add	r4, pc, r4
   439d0:	ldr	r3, [r4]
   439d4:	cmp	r3, #0
   439d8:	blt	439e4 <sd_bus_creds_has_bounding_cap@@Base+0x160bc>
   439dc:	mov	r0, #0
   439e0:	pop	{r4, pc}
   439e4:	ldr	r0, [pc, #44]	; 43a18 <sd_bus_creds_has_bounding_cap@@Base+0x160f0>
   439e8:	movw	r1, #257	; 0x101
   439ec:	movt	r1, #8
   439f0:	add	r0, pc, r0
   439f4:	bl	329c <open64@plt>
   439f8:	cmp	r0, #0
   439fc:	str	r0, [r4]
   43a00:	bge	439dc <sd_bus_creds_has_bounding_cap@@Base+0x160b4>
   43a04:	bl	33f8 <__errno_location@plt>
   43a08:	ldr	r0, [r0]
   43a0c:	rsb	r0, r0, #0
   43a10:	pop	{r4, pc}
   43a14:	strdeq	r8, [r2], -ip
   43a18:	andeq	r2, r1, ip, lsl #4
   43a1c:	ldr	r3, [pc, #168]	; 43acc <sd_bus_creds_has_bounding_cap@@Base+0x161a4>
   43a20:	orr	r1, r0, #524288	; 0x80000
   43a24:	ldr	ip, [pc, #164]	; 43ad0 <sd_bus_creds_has_bounding_cap@@Base+0x161a8>
   43a28:	mov	r0, #1
   43a2c:	add	r3, pc, r3
   43a30:	mov	r2, #0
   43a34:	push	{r4, r5, r6, lr}
   43a38:	sub	sp, sp, #24
   43a3c:	ldr	r4, [r3, ip]
   43a40:	ldr	r3, [r4]
   43a44:	str	r3, [sp, #20]
   43a48:	bl	365c <socket@plt>
   43a4c:	subs	r5, r0, #0
   43a50:	blt	43ab8 <sd_bus_creds_has_bounding_cap@@Base+0x16190>
   43a54:	mov	r1, #8388608	; 0x800000
   43a58:	add	r6, sp, #12
   43a5c:	bl	3d98c <sd_bus_creds_has_bounding_cap@@Base+0x10064>
   43a60:	bl	3374 <getpid@plt>
   43a64:	mov	r3, #0
   43a68:	cmp	r0, #1
   43a6c:	mov	r0, r6
   43a70:	movwne	r2, #38528	; 0x9680
   43a74:	movweq	r2, #10000	; 0x2710
   43a78:	movtne	r2, #152	; 0x98
   43a7c:	bl	3fc68 <sd_bus_creds_has_bounding_cap@@Base+0x12340>
   43a80:	mov	r2, #8
   43a84:	mov	r3, r6
   43a88:	str	r2, [sp]
   43a8c:	mov	r0, r5
   43a90:	mov	r1, #1
   43a94:	mov	r2, #21
   43a98:	bl	2ff0 <setsockopt@plt>
   43a9c:	mov	r0, r5
   43aa0:	ldr	r2, [sp, #20]
   43aa4:	ldr	r3, [r4]
   43aa8:	cmp	r2, r3
   43aac:	bne	43ac8 <sd_bus_creds_has_bounding_cap@@Base+0x161a0>
   43ab0:	add	sp, sp, #24
   43ab4:	pop	{r4, r5, r6, pc}
   43ab8:	bl	33f8 <__errno_location@plt>
   43abc:	ldr	r0, [r0]
   43ac0:	rsb	r0, r0, #0
   43ac4:	b	43aa0 <sd_bus_creds_has_bounding_cap@@Base+0x16178>
   43ac8:	bl	314c <__stack_chk_fail@plt>
   43acc:	andeq	r8, r2, ip, asr #5
   43ad0:	andeq	r0, r0, r8, lsr #5
   43ad4:	push	{r4, lr}
   43ad8:	ldr	r4, [pc, #84]	; 43b34 <sd_bus_creds_has_bounding_cap@@Base+0x1620c>
   43adc:	add	r4, pc, r4
   43ae0:	ldr	r3, [r4]
   43ae4:	cmp	r3, #0
   43ae8:	blt	43af4 <sd_bus_creds_has_bounding_cap@@Base+0x161cc>
   43aec:	mov	r0, #0
   43af0:	pop	{r4, pc}
   43af4:	ldr	r3, [pc, #60]	; 43b38 <sd_bus_creds_has_bounding_cap@@Base+0x16210>
   43af8:	add	r3, pc, r3
   43afc:	ldrb	r0, [r3]
   43b00:	cmp	r0, #0
   43b04:	bne	43b14 <sd_bus_creds_has_bounding_cap@@Base+0x161ec>
   43b08:	mov	r3, #2
   43b0c:	str	r3, [r4]
   43b10:	pop	{r4, pc}
   43b14:	ldr	r0, [pc, #32]	; 43b3c <sd_bus_creds_has_bounding_cap@@Base+0x16214>
   43b18:	movw	r1, #257	; 0x101
   43b1c:	movt	r1, #8
   43b20:	add	r0, pc, r0
   43b24:	bl	3c60c <sd_bus_creds_has_bounding_cap@@Base+0xece4>
   43b28:	str	r0, [r4]
   43b2c:	and	r0, r0, r0, asr #31
   43b30:	pop	{r4, pc}
   43b34:	andeq	r8, r2, r8, ror #11
   43b38:	andeq	r8, r2, r3, ror #14
   43b3c:	andeq	r0, r1, r8, asr #6
   43b40:	ldr	r3, [pc, #64]	; 43b88 <sd_bus_creds_has_bounding_cap@@Base+0x16260>
   43b44:	push	{r4, lr}
   43b48:	ldr	r4, [pc, r3]
   43b4c:	cmp	r4, #0
   43b50:	poplt	{r4, pc}
   43b54:	bl	3374 <getpid@plt>
   43b58:	cmp	r0, #1
   43b5c:	popne	{r4, pc}
   43b60:	cmp	r4, #2
   43b64:	bgt	43b7c <sd_bus_creds_has_bounding_cap@@Base+0x16254>
   43b68:	ldr	r3, [pc, #28]	; 43b8c <sd_bus_creds_has_bounding_cap@@Base+0x16264>
   43b6c:	mvn	r2, #0
   43b70:	add	r3, pc, r3
   43b74:	str	r2, [r3]
   43b78:	pop	{r4, pc}
   43b7c:	mov	r0, r4
   43b80:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43b84:	b	43b68 <sd_bus_creds_has_bounding_cap@@Base+0x16240>
   43b88:	andeq	r8, r2, ip, ror r5
   43b8c:	andeq	r8, r2, r4, asr r5
   43b90:	push	{r3, r4, r5, r6, r7, lr}
   43b94:	ldr	r3, [pc, #740]	; 43e80 <sd_bus_creds_has_bounding_cap@@Base+0x16558>
   43b98:	ldr	r4, [pc, r3]
   43b9c:	cmp	r4, #9
   43ba0:	beq	43cb8 <sd_bus_creds_has_bounding_cap@@Base+0x16390>
   43ba4:	sub	r3, r4, #7
   43ba8:	cmp	r3, #1
   43bac:	bls	43c5c <sd_bus_creds_has_bounding_cap@@Base+0x16334>
   43bb0:	sub	r3, r4, #3
   43bb4:	cmp	r3, #1
   43bb8:	movhi	r3, r4
   43bbc:	bls	43c80 <sd_bus_creds_has_bounding_cap@@Base+0x16358>
   43bc0:	sub	r4, r4, #5
   43bc4:	cmp	r4, #1
   43bc8:	bls	43cd0 <sd_bus_creds_has_bounding_cap@@Base+0x163a8>
   43bcc:	cmp	r3, #4
   43bd0:	beq	43c18 <sd_bus_creds_has_bounding_cap@@Base+0x162f0>
   43bd4:	sub	r2, r3, #6
   43bd8:	cmp	r2, #2
   43bdc:	bls	43c18 <sd_bus_creds_has_bounding_cap@@Base+0x162f0>
   43be0:	cmp	r3, #2
   43be4:	beq	43c18 <sd_bus_creds_has_bounding_cap@@Base+0x162f0>
   43be8:	ldr	r5, [pc, #660]	; 43e84 <sd_bus_creds_has_bounding_cap@@Base+0x1655c>
   43bec:	ldr	r4, [pc, #660]	; 43e88 <sd_bus_creds_has_bounding_cap@@Base+0x16560>
   43bf0:	add	r5, pc, r5
   43bf4:	add	r4, pc, r4
   43bf8:	ldr	r0, [r5]
   43bfc:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43c00:	str	r0, [r5]
   43c04:	ldr	r0, [r4]
   43c08:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43c0c:	str	r0, [r4]
   43c10:	pop	{r3, r4, r5, r6, r7, lr}
   43c14:	b	43ad4 <sd_bus_creds_has_bounding_cap@@Base+0x161ac>
   43c18:	bl	439c4 <sd_bus_creds_has_bounding_cap@@Base+0x1609c>
   43c1c:	cmp	r0, #0
   43c20:	blt	43be8 <sd_bus_creds_has_bounding_cap@@Base+0x162c0>
   43c24:	ldr	r6, [pc, #608]	; 43e8c <sd_bus_creds_has_bounding_cap@@Base+0x16564>
   43c28:	mov	r4, r0
   43c2c:	ldr	r5, [pc, #604]	; 43e90 <sd_bus_creds_has_bounding_cap@@Base+0x16568>
   43c30:	add	r6, pc, r6
   43c34:	add	r5, pc, r5
   43c38:	ldr	r0, [r6]
   43c3c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43c40:	str	r0, [r6]
   43c44:	ldr	r0, [r5]
   43c48:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43c4c:	str	r0, [r5]
   43c50:	bl	43b40 <sd_bus_creds_has_bounding_cap@@Base+0x16218>
   43c54:	mov	r0, r4
   43c58:	pop	{r3, r4, r5, r6, r7, pc}
   43c5c:	bl	3374 <getpid@plt>
   43c60:	cmp	r0, #1
   43c64:	beq	43c78 <sd_bus_creds_has_bounding_cap@@Base+0x16350>
   43c68:	mov	r0, #2
   43c6c:	bl	3698 <isatty@plt>
   43c70:	cmp	r0, #0
   43c74:	bgt	43be8 <sd_bus_creds_has_bounding_cap@@Base+0x162c0>
   43c78:	cmp	r4, #7
   43c7c:	bne	43bb0 <sd_bus_creds_has_bounding_cap@@Base+0x16288>
   43c80:	ldr	r5, [pc, #524]	; 43e94 <sd_bus_creds_has_bounding_cap@@Base+0x1656c>
   43c84:	add	r5, pc, r5
   43c88:	ldr	r3, [r5]
   43c8c:	cmp	r3, #0
   43c90:	blt	43d04 <sd_bus_creds_has_bounding_cap@@Base+0x163dc>
   43c94:	mov	r4, #0
   43c98:	ldr	r5, [pc, #504]	; 43e98 <sd_bus_creds_has_bounding_cap@@Base+0x16570>
   43c9c:	add	r5, pc, r5
   43ca0:	ldr	r0, [r5]
   43ca4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43ca8:	str	r0, [r5]
   43cac:	bl	43b40 <sd_bus_creds_has_bounding_cap@@Base+0x16218>
   43cb0:	mov	r0, r4
   43cb4:	pop	{r3, r4, r5, r6, r7, pc}
   43cb8:	ldr	r6, [pc, #476]	; 43e9c <sd_bus_creds_has_bounding_cap@@Base+0x16574>
   43cbc:	mov	r4, #0
   43cc0:	ldr	r5, [pc, #472]	; 43ea0 <sd_bus_creds_has_bounding_cap@@Base+0x16578>
   43cc4:	add	r6, pc, r6
   43cc8:	add	r5, pc, r5
   43ccc:	b	43c38 <sd_bus_creds_has_bounding_cap@@Base+0x16310>
   43cd0:	ldr	r5, [pc, #460]	; 43ea4 <sd_bus_creds_has_bounding_cap@@Base+0x1657c>
   43cd4:	add	r5, pc, r5
   43cd8:	ldr	r3, [r5]
   43cdc:	cmp	r3, #0
   43ce0:	blt	43d94 <sd_bus_creds_has_bounding_cap@@Base+0x1646c>
   43ce4:	mov	r4, #0
   43ce8:	ldr	r5, [pc, #440]	; 43ea8 <sd_bus_creds_has_bounding_cap@@Base+0x16580>
   43cec:	add	r5, pc, r5
   43cf0:	ldr	r0, [r5]
   43cf4:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43cf8:	str	r0, [r5]
   43cfc:	bl	43b40 <sd_bus_creds_has_bounding_cap@@Base+0x16218>
   43d00:	b	43cb0 <sd_bus_creds_has_bounding_cap@@Base+0x16388>
   43d04:	mov	r0, #2
   43d08:	bl	43a1c <sd_bus_creds_has_bounding_cap@@Base+0x160f4>
   43d0c:	cmp	r0, #0
   43d10:	mov	r4, r0
   43d14:	str	r0, [r5]
   43d18:	blt	43d78 <sd_bus_creds_has_bounding_cap@@Base+0x16450>
   43d1c:	ldr	r6, [pc, #392]	; 43eac <sd_bus_creds_has_bounding_cap@@Base+0x16584>
   43d20:	add	r6, pc, r6
   43d24:	add	r0, r6, #2
   43d28:	bl	33a4 <strlen@plt>
   43d2c:	mov	r1, r6
   43d30:	add	r2, r0, #2
   43d34:	mov	r0, r4
   43d38:	bl	36ec <connect@plt>
   43d3c:	cmp	r0, #0
   43d40:	bge	43c94 <sd_bus_creds_has_bounding_cap@@Base+0x1636c>
   43d44:	bl	33f8 <__errno_location@plt>
   43d48:	ldr	r4, [r0]
   43d4c:	ldr	r0, [r5]
   43d50:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43d54:	rsb	r4, r4, #0
   43d58:	cmp	r4, #0
   43d5c:	str	r0, [r5]
   43d60:	bge	43c98 <sd_bus_creds_has_bounding_cap@@Base+0x16370>
   43d64:	ldr	r3, [pc, #324]	; 43eb0 <sd_bus_creds_has_bounding_cap@@Base+0x16588>
   43d68:	add	r3, pc, r3
   43d6c:	ldr	r3, [r3]
   43d70:	mov	r4, r3
   43d74:	b	43bc0 <sd_bus_creds_has_bounding_cap@@Base+0x16298>
   43d78:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43d7c:	ldr	r3, [pc, #304]	; 43eb4 <sd_bus_creds_has_bounding_cap@@Base+0x1658c>
   43d80:	add	r3, pc, r3
   43d84:	ldr	r3, [r3]
   43d88:	mov	r4, r3
   43d8c:	str	r0, [r5]
   43d90:	b	43bc0 <sd_bus_creds_has_bounding_cap@@Base+0x16298>
   43d94:	mov	r0, #2
   43d98:	bl	43a1c <sd_bus_creds_has_bounding_cap@@Base+0x160f4>
   43d9c:	cmp	r0, #0
   43da0:	mov	r4, r0
   43da4:	str	r0, [r5]
   43da8:	blt	43dec <sd_bus_creds_has_bounding_cap@@Base+0x164c4>
   43dac:	ldr	r6, [pc, #260]	; 43eb8 <sd_bus_creds_has_bounding_cap@@Base+0x16590>
   43db0:	add	r6, pc, r6
   43db4:	add	r0, r6, #2
   43db8:	bl	33a4 <strlen@plt>
   43dbc:	mov	r1, r6
   43dc0:	add	r7, r0, #2
   43dc4:	mov	r0, r4
   43dc8:	mov	r2, r7
   43dcc:	bl	36ec <connect@plt>
   43dd0:	cmp	r0, #0
   43dd4:	blt	43e0c <sd_bus_creds_has_bounding_cap@@Base+0x164e4>
   43dd8:	ldr	r3, [pc, #220]	; 43ebc <sd_bus_creds_has_bounding_cap@@Base+0x16594>
   43ddc:	mov	r2, #0
   43de0:	add	r3, pc, r3
   43de4:	strb	r2, [r3]
   43de8:	b	43ce4 <sd_bus_creds_has_bounding_cap@@Base+0x163bc>
   43dec:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43df0:	ldr	r2, [pc, #200]	; 43ec0 <sd_bus_creds_has_bounding_cap@@Base+0x16598>
   43df4:	ldr	r3, [pc, #200]	; 43ec4 <sd_bus_creds_has_bounding_cap@@Base+0x1659c>
   43df8:	add	r2, pc, r2
   43dfc:	add	r3, pc, r3
   43e00:	ldr	r3, [r3]
   43e04:	str	r0, [r2]
   43e08:	b	43bcc <sd_bus_creds_has_bounding_cap@@Base+0x162a4>
   43e0c:	ldr	r0, [r5]
   43e10:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43e14:	mov	r0, #1
   43e18:	bl	43a1c <sd_bus_creds_has_bounding_cap@@Base+0x160f4>
   43e1c:	cmp	r0, #0
   43e20:	str	r0, [r5]
   43e24:	blt	43dec <sd_bus_creds_has_bounding_cap@@Base+0x164c4>
   43e28:	mov	r1, r6
   43e2c:	mov	r2, r7
   43e30:	bl	36ec <connect@plt>
   43e34:	cmp	r0, #0
   43e38:	blt	43e50 <sd_bus_creds_has_bounding_cap@@Base+0x16528>
   43e3c:	ldr	r3, [pc, #132]	; 43ec8 <sd_bus_creds_has_bounding_cap@@Base+0x165a0>
   43e40:	mov	r2, #1
   43e44:	add	r3, pc, r3
   43e48:	strb	r2, [r3]
   43e4c:	b	43ce4 <sd_bus_creds_has_bounding_cap@@Base+0x163bc>
   43e50:	bl	33f8 <__errno_location@plt>
   43e54:	ldr	r4, [r0]
   43e58:	ldr	r0, [r5]
   43e5c:	bl	3a948 <sd_bus_creds_has_bounding_cap@@Base+0xd020>
   43e60:	rsb	r4, r4, #0
   43e64:	cmp	r4, #0
   43e68:	str	r0, [r5]
   43e6c:	bge	43ce8 <sd_bus_creds_has_bounding_cap@@Base+0x163c0>
   43e70:	ldr	r3, [pc, #84]	; 43ecc <sd_bus_creds_has_bounding_cap@@Base+0x165a4>
   43e74:	add	r3, pc, r3
   43e78:	ldr	r3, [r3]
   43e7c:	b	43bcc <sd_bus_creds_has_bounding_cap@@Base+0x162a4>
   43e80:			; <UNDEFINED> instruction: 0x000286b8
   43e84:	andeq	r8, r2, r4, ror #9
   43e88:	ldrdeq	r8, [r2], -ip
   43e8c:	andeq	r8, r2, r4, lsr #9
   43e90:	muleq	r2, ip, r4
   43e94:	andeq	r8, r2, r0, asr r4
   43e98:	andeq	r8, r2, r4, lsr r4
   43e9c:	andeq	r8, r2, r0, lsl r4
   43ea0:	andeq	r8, r2, r8, lsl #8
   43ea4:	strdeq	r8, [r2], -ip
   43ea8:	andeq	r8, r2, r8, ror #7
   43eac:			; <UNDEFINED> instruction: 0x000124bc
   43eb0:	andeq	r8, r2, r8, ror #9
   43eb4:	ldrdeq	r8, [r2], -r0
   43eb8:	andeq	r2, r1, ip, lsr #7
   43ebc:	andeq	r8, r2, sl, ror r4
   43ec0:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   43ec4:	andeq	r8, r2, r4, asr r4
   43ec8:	andeq	r8, r2, r6, lsl r4
   43ecc:	ldrdeq	r8, [r2], -ip
   43ed0:	ldr	ip, [pc, #72]	; 43f20 <sd_bus_creds_has_bounding_cap@@Base+0x165f8>
   43ed4:	push	{r4, lr}
   43ed8:	add	ip, pc, ip
   43edc:	sub	sp, sp, #8
   43ee0:	mov	r4, r1
   43ee4:	ldr	ip, [ip]
   43ee8:	mov	lr, r2
   43eec:	cmp	ip, #1
   43ef0:	bgt	43ef8 <sd_bus_creds_has_bounding_cap@@Base+0x165d0>
   43ef4:	bl	36c8 <abort@plt>
   43ef8:	ldr	ip, [pc, #36]	; 43f24 <sd_bus_creds_has_bounding_cap@@Base+0x165fc>
   43efc:	mov	r1, r0
   43f00:	str	r3, [sp]
   43f04:	mov	r2, r4
   43f08:	add	ip, pc, ip
   43f0c:	mov	r3, lr
   43f10:	mov	r0, #2
   43f14:	str	ip, [sp, #4]
   43f18:	bl	4558 <strspn@plt+0xe48>
   43f1c:	b	43ef4 <sd_bus_creds_has_bounding_cap@@Base+0x165cc>
   43f20:	strdeq	r8, [r2], -r4
   43f24:	muleq	r1, r4, sp
   43f28:	cmp	r0, #0
   43f2c:	push	{r3, lr}
   43f30:	blt	43f94 <sd_bus_creds_has_bounding_cap@@Base+0x1666c>
   43f34:	cmp	r0, #9
   43f38:	bgt	43f74 <sd_bus_creds_has_bounding_cap@@Base+0x1664c>
   43f3c:	ldr	r3, [pc, #112]	; 43fb4 <sd_bus_creds_has_bounding_cap@@Base+0x1668c>
   43f40:	add	r3, pc, r3
   43f44:	ldrb	r3, [r3]
   43f48:	cmp	r3, #0
   43f4c:	beq	43f64 <sd_bus_creds_has_bounding_cap@@Base+0x1663c>
   43f50:	cmp	r0, #5
   43f54:	moveq	r0, #3
   43f58:	beq	43f64 <sd_bus_creds_has_bounding_cap@@Base+0x1663c>
   43f5c:	cmp	r0, #6
   43f60:	moveq	r0, #4
   43f64:	ldr	r3, [pc, #76]	; 43fb8 <sd_bus_creds_has_bounding_cap@@Base+0x16690>
   43f68:	add	r3, pc, r3
   43f6c:	str	r0, [r3]
   43f70:	pop	{r3, pc}
   43f74:	ldr	r0, [pc, #64]	; 43fbc <sd_bus_creds_has_bounding_cap@@Base+0x16694>
   43f78:	movw	r2, #275	; 0x113
   43f7c:	ldr	r1, [pc, #60]	; 43fc0 <sd_bus_creds_has_bounding_cap@@Base+0x16698>
   43f80:	ldr	r3, [pc, #60]	; 43fc4 <sd_bus_creds_has_bounding_cap@@Base+0x1669c>
   43f84:	add	r0, pc, r0
   43f88:	add	r1, pc, r1
   43f8c:	add	r3, pc, r3
   43f90:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   43f94:	ldr	r0, [pc, #44]	; 43fc8 <sd_bus_creds_has_bounding_cap@@Base+0x166a0>
   43f98:	movw	r2, #274	; 0x112
   43f9c:	ldr	r1, [pc, #40]	; 43fcc <sd_bus_creds_has_bounding_cap@@Base+0x166a4>
   43fa0:	ldr	r3, [pc, #40]	; 43fd0 <sd_bus_creds_has_bounding_cap@@Base+0x166a8>
   43fa4:	add	r0, pc, r0
   43fa8:	add	r1, pc, r1
   43fac:	add	r3, pc, r3
   43fb0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   43fb4:	andeq	r8, r2, r9, lsl r3
   43fb8:	andeq	r8, r2, r8, ror #5
   43fbc:	andeq	r1, r1, r4, ror sp
   43fc0:	andeq	r1, r1, ip, asr sp
   43fc4:	andeq	r1, r1, r4, lsl ip
   43fc8:	andeq	r1, r1, r4, lsr sp
   43fcc:	andeq	r1, r1, ip, lsr sp
   43fd0:	strdeq	r1, [r1], -r4
   43fd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43fd8:	mov	r6, r0
   43fdc:	ldr	lr, [pc, #272]	; 440f4 <sd_bus_creds_has_bounding_cap@@Base+0x167cc>
   43fe0:	sub	sp, sp, #2080	; 0x820
   43fe4:	ldr	r0, [pc, #268]	; 440f8 <sd_bus_creds_has_bounding_cap@@Base+0x167d0>
   43fe8:	mov	r8, r3
   43fec:	add	lr, pc, lr
   43ff0:	sub	sp, sp, #4
   43ff4:	mov	r4, r1
   43ff8:	mov	r9, r2
   43ffc:	ldr	r0, [lr, r0]
   44000:	mov	r3, lr
   44004:	ldr	sl, [sp, #2120]	; 0x848
   44008:	ldr	fp, [sp, #2124]	; 0x84c
   4400c:	ldr	r3, [r0]
   44010:	str	r0, [sp, #20]
   44014:	str	r3, [sp, #2076]	; 0x81c
   44018:	bl	33f8 <__errno_location@plt>
   4401c:	cmp	r4, #0
   44020:	mov	r5, r0
   44024:	ldr	r7, [r0]
   44028:	blt	4406c <sd_bus_creds_has_bounding_cap@@Base+0x16744>
   4402c:	ldr	r3, [pc, #200]	; 440fc <sd_bus_creds_has_bounding_cap@@Base+0x167d4>
   44030:	and	r2, r6, #7
   44034:	add	r3, pc, r3
   44038:	ldr	r3, [r3]
   4403c:	cmp	r2, r3
   44040:	ble	440e0 <sd_bus_creds_has_bounding_cap@@Base+0x167b8>
   44044:	rsb	r0, r4, #0
   44048:	ldr	r1, [sp, #20]
   4404c:	ldr	r2, [sp, #2076]	; 0x81c
   44050:	str	r7, [r5]
   44054:	ldr	r3, [r1]
   44058:	cmp	r2, r3
   4405c:	bne	440dc <sd_bus_creds_has_bounding_cap@@Base+0x167b4>
   44060:	add	sp, sp, #2080	; 0x820
   44064:	add	sp, sp, #4
   44068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4406c:	ldr	r3, [pc, #140]	; 44100 <sd_bus_creds_has_bounding_cap@@Base+0x167d8>
   44070:	and	r2, r6, #7
   44074:	rsb	r4, r4, #0
   44078:	add	r3, pc, r3
   4407c:	ldr	r3, [r3]
   44080:	cmp	r2, r3
   44084:	bgt	44044 <sd_bus_creds_has_bounding_cap@@Base+0x1671c>
   44088:	str	r4, [r5]
   4408c:	ldr	r2, [sp, #2128]	; 0x850
   44090:	mov	r1, #2048	; 0x800
   44094:	str	fp, [sp]
   44098:	add	fp, sp, #28
   4409c:	mov	r3, r1
   440a0:	str	r2, [sp, #4]
   440a4:	mov	r0, fp
   440a8:	mov	r2, #1
   440ac:	bl	30bc <__vsnprintf_chk@plt>
   440b0:	mov	ip, #0
   440b4:	str	fp, [sp, #12]
   440b8:	mov	r0, r6
   440bc:	str	sl, [sp]
   440c0:	mov	r1, r4
   440c4:	mov	r2, r9
   440c8:	mov	r3, r8
   440cc:	str	ip, [sp, #4]
   440d0:	str	ip, [sp, #8]
   440d4:	bl	3c74 <strspn@plt+0x564>
   440d8:	b	44048 <sd_bus_creds_has_bounding_cap@@Base+0x16720>
   440dc:	bl	314c <__stack_chk_fail@plt>
   440e0:	cmp	r4, #0
   440e4:	beq	4408c <sd_bus_creds_has_bounding_cap@@Base+0x16764>
   440e8:	b	44088 <sd_bus_creds_has_bounding_cap@@Base+0x16760>
   440ec:	str	r7, [r5]
   440f0:	bl	36a4 <_Unwind_Resume@plt>
   440f4:	andeq	r7, r2, ip, lsl #26
   440f8:	andeq	r0, r0, r8, lsr #5
   440fc:	muleq	r2, r8, r0
   44100:	andeq	r8, r2, r4, asr r0
   44104:	push	{r4, r5, r6, lr}
   44108:	sub	sp, sp, #24
   4410c:	ldr	lr, [pc, #76]	; 44160 <sd_bus_creds_has_bounding_cap@@Base+0x16838>
   44110:	add	ip, sp, #48	; 0x30
   44114:	ldr	r4, [pc, #72]	; 44164 <sd_bus_creds_has_bounding_cap@@Base+0x1683c>
   44118:	add	lr, pc, lr
   4411c:	ldr	r6, [sp, #40]	; 0x28
   44120:	ldr	r5, [sp, #44]	; 0x2c
   44124:	ldr	r4, [lr, r4]
   44128:	str	r6, [sp]
   4412c:	str	r5, [sp, #4]
   44130:	ldr	lr, [r4]
   44134:	str	ip, [sp, #8]
   44138:	str	ip, [sp, #16]
   4413c:	str	lr, [sp, #20]
   44140:	bl	43fd4 <sd_bus_creds_has_bounding_cap@@Base+0x166ac>
   44144:	ldr	r2, [sp, #20]
   44148:	ldr	r3, [r4]
   4414c:	cmp	r2, r3
   44150:	bne	4415c <sd_bus_creds_has_bounding_cap@@Base+0x16834>
   44154:	add	sp, sp, #24
   44158:	pop	{r4, r5, r6, pc}
   4415c:	bl	314c <__stack_chk_fail@plt>
   44160:	andeq	r7, r2, r0, ror #23
   44164:	andeq	r0, r0, r8, lsr #5
   44168:	ldr	ip, [pc, #72]	; 441b8 <sd_bus_creds_has_bounding_cap@@Base+0x16890>
   4416c:	push	{r4, lr}
   44170:	add	ip, pc, ip
   44174:	sub	sp, sp, #8
   44178:	mov	r4, r1
   4417c:	ldr	ip, [ip]
   44180:	mov	lr, r2
   44184:	cmp	ip, #1
   44188:	bgt	44190 <sd_bus_creds_has_bounding_cap@@Base+0x16868>
   4418c:	bl	36c8 <abort@plt>
   44190:	ldr	ip, [pc, #36]	; 441bc <sd_bus_creds_has_bounding_cap@@Base+0x16894>
   44194:	mov	r1, r0
   44198:	str	r3, [sp]
   4419c:	mov	r2, r4
   441a0:	add	ip, pc, ip
   441a4:	mov	r3, lr
   441a8:	mov	r0, #2
   441ac:	str	ip, [sp, #4]
   441b0:	bl	4558 <strspn@plt+0xe48>
   441b4:	b	4418c <sd_bus_creds_has_bounding_cap@@Base+0x16864>
   441b8:	andeq	r7, r2, ip, asr pc
   441bc:	muleq	r1, r0, ip
   441c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   441c4:	sub	sp, sp, #12
   441c8:	mov	r9, r0
   441cc:	mov	r7, r1
   441d0:	mov	r6, r2
   441d4:	mov	r8, r3
   441d8:	bl	33f8 <__errno_location@plt>
   441dc:	ldr	ip, [pc, #80]	; 44234 <sd_bus_creds_has_bounding_cap@@Base+0x1690c>
   441e0:	add	ip, pc, ip
   441e4:	ldr	ip, [ip]
   441e8:	cmp	ip, #6
   441ec:	mov	r4, r0
   441f0:	ldr	r5, [r0]
   441f4:	bgt	44204 <sd_bus_creds_has_bounding_cap@@Base+0x168dc>
   441f8:	str	r5, [r4]
   441fc:	add	sp, sp, #12
   44200:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44204:	ldr	ip, [pc, #44]	; 44238 <sd_bus_creds_has_bounding_cap@@Base+0x16910>
   44208:	mov	r1, r9
   4420c:	str	r8, [sp]
   44210:	mov	r2, r7
   44214:	add	ip, pc, ip
   44218:	mov	r3, r6
   4421c:	mov	r0, #7
   44220:	str	ip, [sp, #4]
   44224:	bl	4558 <strspn@plt+0xe48>
   44228:	b	441f8 <sd_bus_creds_has_bounding_cap@@Base+0x168d0>
   4422c:	str	r5, [r4]
   44230:	bl	36a4 <_Unwind_Resume@plt>
   44234:	andeq	r7, r2, ip, ror #29
   44238:	andeq	r1, r1, r0, ror #24
   4423c:	push	{lr}		; (str lr, [sp, #-4]!)
   44240:	sub	sp, sp, #12
   44244:	ldr	ip, [pc, #40]	; 44274 <sd_bus_creds_has_bounding_cap@@Base+0x1694c>
   44248:	mov	r3, r1
   4424c:	str	r2, [sp]
   44250:	mov	r1, #12
   44254:	add	ip, pc, ip
   44258:	mov	r2, r0
   4425c:	str	ip, [sp, #4]
   44260:	mov	r0, #3
   44264:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   44268:	mvn	r0, #11
   4426c:	add	sp, sp, #12
   44270:	pop	{pc}		; (ldr pc, [sp], #4)
   44274:	andeq	r1, r1, ip, asr ip
   44278:	mov	r2, r0
   4427c:	ldr	r0, [pc, #40]	; 442ac <sd_bus_creds_has_bounding_cap@@Base+0x16984>
   44280:	push	{r3, lr}
   44284:	mov	r1, #10
   44288:	add	r0, pc, r0
   4428c:	bl	3f554 <sd_bus_creds_has_bounding_cap@@Base+0x11c2c>
   44290:	cmp	r0, #0
   44294:	blt	442a4 <sd_bus_creds_has_bounding_cap@@Base+0x1697c>
   44298:	bl	43f28 <sd_bus_creds_has_bounding_cap@@Base+0x16600>
   4429c:	mov	r0, #0
   442a0:	pop	{r3, pc}
   442a4:	mvn	r0, #21
   442a8:	pop	{r3, pc}
   442ac:	andeq	r6, r2, r0, asr #23
   442b0:	push	{r3, lr}
   442b4:	bl	3d4e8 <sd_bus_creds_has_bounding_cap@@Base+0xfbc0>
   442b8:	subs	r3, r0, #0
   442bc:	blt	442e0 <sd_bus_creds_has_bounding_cap@@Base+0x169b8>
   442c0:	and	r2, r3, #7
   442c4:	cmp	r3, r2
   442c8:	bne	442e8 <sd_bus_creds_has_bounding_cap@@Base+0x169c0>
   442cc:	ldr	r2, [pc, #24]	; 442ec <sd_bus_creds_has_bounding_cap@@Base+0x169c4>
   442d0:	mov	r0, #0
   442d4:	add	r2, pc, r2
   442d8:	str	r3, [r2]
   442dc:	pop	{r3, pc}
   442e0:	mov	r0, r3
   442e4:	pop	{r3, pc}
   442e8:	bl	3c44 <strspn@plt+0x534>
   442ec:	strdeq	r7, [r2], -r8
   442f0:	push	{r4, r5, r6, lr}
   442f4:	mov	r4, r1
   442f8:	ldr	r1, [pc, #684]	; 445ac <sd_bus_creds_has_bounding_cap@@Base+0x16c84>
   442fc:	sub	sp, sp, #16
   44300:	mov	r5, r0
   44304:	add	r1, pc, r1
   44308:	bl	2fc0 <strcmp@plt>
   4430c:	cmp	r0, #0
   44310:	bne	4439c <sd_bus_creds_has_bounding_cap@@Base+0x16a74>
   44314:	cmp	r4, #0
   44318:	beq	444b4 <sd_bus_creds_has_bounding_cap@@Base+0x16b8c>
   4431c:	ldr	r1, [pc, #652]	; 445b0 <sd_bus_creds_has_bounding_cap@@Base+0x16c88>
   44320:	mov	r0, r5
   44324:	add	r1, pc, r1
   44328:	bl	2fc0 <strcmp@plt>
   4432c:	cmp	r0, #0
   44330:	beq	443bc <sd_bus_creds_has_bounding_cap@@Base+0x16a94>
   44334:	ldr	r1, [pc, #632]	; 445b4 <sd_bus_creds_has_bounding_cap@@Base+0x16c8c>
   44338:	mov	r0, r5
   4433c:	add	r1, pc, r1
   44340:	bl	2fc0 <strcmp@plt>
   44344:	cmp	r0, #0
   44348:	beq	443f8 <sd_bus_creds_has_bounding_cap@@Base+0x16ad0>
   4434c:	ldr	r1, [pc, #612]	; 445b8 <sd_bus_creds_has_bounding_cap@@Base+0x16c90>
   44350:	mov	r0, r5
   44354:	add	r1, pc, r1
   44358:	bl	2fc0 <strcmp@plt>
   4435c:	subs	r6, r0, #0
   44360:	bne	4446c <sd_bus_creds_has_bounding_cap@@Base+0x16b44>
   44364:	cmp	r4, #0
   44368:	beq	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   4436c:	mov	r0, r4
   44370:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
   44374:	cmp	r0, #0
   44378:	blt	44514 <sd_bus_creds_has_bounding_cap@@Base+0x16bec>
   4437c:	ldr	r3, [pc, #568]	; 445bc <sd_bus_creds_has_bounding_cap@@Base+0x16c94>
   44380:	moveq	r2, #0
   44384:	movne	r2, #1
   44388:	mov	r0, #0
   4438c:	add	r3, pc, r3
   44390:	strb	r2, [r3]
   44394:	add	sp, sp, #16
   44398:	pop	{r4, r5, r6, pc}
   4439c:	ldr	r1, [pc, #540]	; 445c0 <sd_bus_creds_has_bounding_cap@@Base+0x16c98>
   443a0:	mov	r0, r5
   443a4:	add	r1, pc, r1
   443a8:	bl	2fc0 <strcmp@plt>
   443ac:	cmp	r0, #0
   443b0:	bne	443d8 <sd_bus_creds_has_bounding_cap@@Base+0x16ab0>
   443b4:	cmp	r4, #0
   443b8:	beq	44454 <sd_bus_creds_has_bounding_cap@@Base+0x16b2c>
   443bc:	mov	r0, r4
   443c0:	bl	44278 <sd_bus_creds_has_bounding_cap@@Base+0x16950>
   443c4:	cmp	r0, #0
   443c8:	blt	444c8 <sd_bus_creds_has_bounding_cap@@Base+0x16ba0>
   443cc:	mov	r0, #0
   443d0:	add	sp, sp, #16
   443d4:	pop	{r4, r5, r6, pc}
   443d8:	ldr	r1, [pc, #484]	; 445c4 <sd_bus_creds_has_bounding_cap@@Base+0x16c9c>
   443dc:	mov	r0, r5
   443e0:	add	r1, pc, r1
   443e4:	bl	2fc0 <strcmp@plt>
   443e8:	cmp	r0, #0
   443ec:	bne	4434c <sd_bus_creds_has_bounding_cap@@Base+0x16a24>
   443f0:	cmp	r4, #0
   443f4:	beq	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   443f8:	mov	r0, r4
   443fc:	bl	442b0 <sd_bus_creds_has_bounding_cap@@Base+0x16988>
   44400:	cmp	r0, #0
   44404:	bge	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44408:	ldr	r3, [pc, #440]	; 445c8 <sd_bus_creds_has_bounding_cap@@Base+0x16ca0>
   4440c:	add	r3, pc, r3
   44410:	ldr	r3, [r3]
   44414:	cmp	r3, #3
   44418:	ble	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   4441c:	ldr	r2, [pc, #424]	; 445cc <sd_bus_creds_has_bounding_cap@@Base+0x16ca4>
   44420:	mov	r1, #0
   44424:	ldr	ip, [pc, #420]	; 445d0 <sd_bus_creds_has_bounding_cap@@Base+0x16ca8>
   44428:	movw	r3, #934	; 0x3a6
   4442c:	add	r2, pc, r2
   44430:	str	r2, [sp, #4]
   44434:	ldr	r2, [pc, #408]	; 445d4 <sd_bus_creds_has_bounding_cap@@Base+0x16cac>
   44438:	add	ip, pc, ip
   4443c:	str	r4, [sp, #8]
   44440:	mov	r0, #4
   44444:	str	ip, [sp]
   44448:	add	r2, pc, r2
   4444c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   44450:	b	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44454:	ldr	r1, [pc, #380]	; 445d8 <sd_bus_creds_has_bounding_cap@@Base+0x16cb0>
   44458:	mov	r0, r5
   4445c:	add	r1, pc, r1
   44460:	bl	2fc0 <strcmp@plt>
   44464:	cmp	r0, #0
   44468:	beq	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   4446c:	ldr	r1, [pc, #360]	; 445dc <sd_bus_creds_has_bounding_cap@@Base+0x16cb4>
   44470:	mov	r0, r5
   44474:	add	r1, pc, r1
   44478:	bl	2fc0 <strcmp@plt>
   4447c:	subs	r5, r0, #0
   44480:	bne	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44484:	cmp	r4, #0
   44488:	beq	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   4448c:	mov	r0, r4
   44490:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
   44494:	cmp	r0, #0
   44498:	blt	44560 <sd_bus_creds_has_bounding_cap@@Base+0x16c38>
   4449c:	ldr	r3, [pc, #316]	; 445e0 <sd_bus_creds_has_bounding_cap@@Base+0x16cb8>
   444a0:	moveq	r2, #0
   444a4:	movne	r2, #1
   444a8:	add	r3, pc, r3
   444ac:	strb	r2, [r3]
   444b0:	b	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   444b4:	ldr	r3, [pc, #296]	; 445e4 <sd_bus_creds_has_bounding_cap@@Base+0x16cbc>
   444b8:	mov	r2, #7
   444bc:	add	r3, pc, r3
   444c0:	str	r2, [r3]
   444c4:	b	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   444c8:	ldr	r3, [pc, #280]	; 445e8 <sd_bus_creds_has_bounding_cap@@Base+0x16cc0>
   444cc:	add	r3, pc, r3
   444d0:	ldr	r3, [r3]
   444d4:	cmp	r3, #3
   444d8:	ble	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   444dc:	ldr	r2, [pc, #264]	; 445ec <sd_bus_creds_has_bounding_cap@@Base+0x16cc4>
   444e0:	mov	r1, #0
   444e4:	ldr	ip, [pc, #260]	; 445f0 <sd_bus_creds_has_bounding_cap@@Base+0x16cc8>
   444e8:	movw	r3, #929	; 0x3a1
   444ec:	add	r2, pc, r2
   444f0:	str	r2, [sp, #4]
   444f4:	ldr	r2, [pc, #248]	; 445f4 <sd_bus_creds_has_bounding_cap@@Base+0x16ccc>
   444f8:	add	ip, pc, ip
   444fc:	str	r4, [sp, #8]
   44500:	mov	r0, #4
   44504:	str	ip, [sp]
   44508:	add	r2, pc, r2
   4450c:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   44510:	b	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44514:	ldr	r3, [pc, #220]	; 445f8 <sd_bus_creds_has_bounding_cap@@Base+0x16cd0>
   44518:	add	r3, pc, r3
   4451c:	ldr	r3, [r3]
   44520:	cmp	r3, #3
   44524:	ble	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44528:	ldr	r2, [pc, #204]	; 445fc <sd_bus_creds_has_bounding_cap@@Base+0x16cd4>
   4452c:	mov	r1, r6
   44530:	ldr	ip, [pc, #200]	; 44600 <sd_bus_creds_has_bounding_cap@@Base+0x16cd8>
   44534:	movw	r3, #939	; 0x3ab
   44538:	add	r2, pc, r2
   4453c:	str	r2, [sp, #4]
   44540:	ldr	r2, [pc, #188]	; 44604 <sd_bus_creds_has_bounding_cap@@Base+0x16cdc>
   44544:	add	ip, pc, ip
   44548:	str	r4, [sp, #8]
   4454c:	mov	r0, #4
   44550:	str	ip, [sp]
   44554:	add	r2, pc, r2
   44558:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   4455c:	b	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44560:	ldr	r3, [pc, #160]	; 44608 <sd_bus_creds_has_bounding_cap@@Base+0x16ce0>
   44564:	add	r3, pc, r3
   44568:	ldr	r3, [r3]
   4456c:	cmp	r3, #3
   44570:	ble	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   44574:	ldr	r2, [pc, #144]	; 4460c <sd_bus_creds_has_bounding_cap@@Base+0x16ce4>
   44578:	mov	r1, r5
   4457c:	ldr	ip, [pc, #140]	; 44610 <sd_bus_creds_has_bounding_cap@@Base+0x16ce8>
   44580:	mov	r3, #944	; 0x3b0
   44584:	add	r2, pc, r2
   44588:	str	r2, [sp, #4]
   4458c:	ldr	r2, [pc, #128]	; 44614 <sd_bus_creds_has_bounding_cap@@Base+0x16cec>
   44590:	add	ip, pc, ip
   44594:	str	r4, [sp, #8]
   44598:	mov	r0, #4
   4459c:	str	ip, [sp]
   445a0:	add	r2, pc, r2
   445a4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   445a8:	b	443cc <sd_bus_creds_has_bounding_cap@@Base+0x16aa4>
   445ac:	ldrdeq	r0, [r1], -r4
   445b0:	andeq	r1, r1, ip, ror #23
   445b4:	andeq	r1, r1, r4, lsl ip
   445b8:	andeq	r1, r1, ip, lsr ip
   445bc:	ldrdeq	r7, [r2], -r0
   445c0:	andeq	r1, r1, ip, ror #22
   445c4:	andeq	r1, r1, r0, ror fp
   445c8:	andeq	r7, r2, r0, asr #25
   445cc:	andeq	r1, r1, r8, lsr fp
   445d0:	andeq	r1, r1, r8, ror r7
   445d4:	muleq	r1, ip, r8
   445d8:	andeq	r1, r1, r4, lsr fp
   445dc:	andeq	r1, r1, r4, ror #22
   445e0:			; <UNDEFINED> instruction: 0x00027db0
   445e4:	andeq	r7, r2, r0, lsl ip
   445e8:	andeq	r7, r2, r0, lsl #24
   445ec:	andeq	r1, r1, r8, lsr sl
   445f0:			; <UNDEFINED> instruction: 0x000116b8
   445f4:	ldrdeq	r1, [r1], -ip
   445f8:			; <UNDEFINED> instruction: 0x00027bb4
   445fc:	andeq	r1, r1, ip, ror #20
   44600:	andeq	r1, r1, ip, ror #12
   44604:	muleq	r1, r0, r7
   44608:	andeq	r7, r2, r8, ror #22
   4460c:	andeq	r1, r1, ip, ror #20
   44610:	andeq	r1, r1, r0, lsr #12
   44614:	andeq	r1, r1, r4, asr #14
   44618:	mov	r0, #0
   4461c:	push	{r4, lr}
   44620:	mov	r1, r0
   44624:	sub	sp, sp, #16
   44628:	bl	3cb60 <sd_bus_creds_has_bounding_cap@@Base+0xf238>
   4462c:	cmp	r0, #0
   44630:	blt	44818 <sd_bus_creds_has_bounding_cap@@Base+0x16ef0>
   44634:	ldr	r0, [pc, #492]	; 44828 <sd_bus_creds_has_bounding_cap@@Base+0x16f00>
   44638:	add	r0, pc, r0
   4463c:	bl	302c <secure_getenv@plt>
   44640:	subs	r4, r0, #0
   44644:	beq	44654 <sd_bus_creds_has_bounding_cap@@Base+0x16d2c>
   44648:	bl	44278 <sd_bus_creds_has_bounding_cap@@Base+0x16950>
   4464c:	cmp	r0, #0
   44650:	blt	447cc <sd_bus_creds_has_bounding_cap@@Base+0x16ea4>
   44654:	ldr	r0, [pc, #464]	; 4482c <sd_bus_creds_has_bounding_cap@@Base+0x16f04>
   44658:	add	r0, pc, r0
   4465c:	bl	302c <secure_getenv@plt>
   44660:	subs	r4, r0, #0
   44664:	beq	44674 <sd_bus_creds_has_bounding_cap@@Base+0x16d4c>
   44668:	bl	442b0 <sd_bus_creds_has_bounding_cap@@Base+0x16988>
   4466c:	cmp	r0, #0
   44670:	blt	44780 <sd_bus_creds_has_bounding_cap@@Base+0x16e58>
   44674:	ldr	r0, [pc, #436]	; 44830 <sd_bus_creds_has_bounding_cap@@Base+0x16f08>
   44678:	add	r0, pc, r0
   4467c:	bl	302c <secure_getenv@plt>
   44680:	subs	r4, r0, #0
   44684:	beq	446a8 <sd_bus_creds_has_bounding_cap@@Base+0x16d80>
   44688:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
   4468c:	cmp	r0, #0
   44690:	blt	44734 <sd_bus_creds_has_bounding_cap@@Base+0x16e0c>
   44694:	ldr	r3, [pc, #408]	; 44834 <sd_bus_creds_has_bounding_cap@@Base+0x16f0c>
   44698:	moveq	r2, #0
   4469c:	movne	r2, #1
   446a0:	add	r3, pc, r3
   446a4:	strb	r2, [r3]
   446a8:	ldr	r0, [pc, #392]	; 44838 <sd_bus_creds_has_bounding_cap@@Base+0x16f10>
   446ac:	add	r0, pc, r0
   446b0:	bl	302c <secure_getenv@plt>
   446b4:	subs	r4, r0, #0
   446b8:	beq	446dc <sd_bus_creds_has_bounding_cap@@Base+0x16db4>
   446bc:	bl	3aa24 <sd_bus_creds_has_bounding_cap@@Base+0xd0fc>
   446c0:	cmp	r0, #0
   446c4:	blt	446e4 <sd_bus_creds_has_bounding_cap@@Base+0x16dbc>
   446c8:	ldr	r3, [pc, #364]	; 4483c <sd_bus_creds_has_bounding_cap@@Base+0x16f14>
   446cc:	moveq	r2, #0
   446d0:	movne	r2, #1
   446d4:	add	r3, pc, r3
   446d8:	strb	r2, [r3]
   446dc:	add	sp, sp, #16
   446e0:	pop	{r4, pc}
   446e4:	ldr	r3, [pc, #340]	; 44840 <sd_bus_creds_has_bounding_cap@@Base+0x16f18>
   446e8:	add	r3, pc, r3
   446ec:	ldr	r3, [r3]
   446f0:	cmp	r3, #3
   446f4:	ble	446dc <sd_bus_creds_has_bounding_cap@@Base+0x16db4>
   446f8:	ldr	r2, [pc, #324]	; 44844 <sd_bus_creds_has_bounding_cap@@Base+0x16f1c>
   446fc:	mov	r1, #0
   44700:	ldr	ip, [pc, #320]	; 44848 <sd_bus_creds_has_bounding_cap@@Base+0x16f20>
   44704:	movw	r3, #973	; 0x3cd
   44708:	add	r2, pc, r2
   4470c:	str	r2, [sp, #4]
   44710:	ldr	r2, [pc, #308]	; 4484c <sd_bus_creds_has_bounding_cap@@Base+0x16f24>
   44714:	add	ip, pc, ip
   44718:	str	r4, [sp, #8]
   4471c:	mov	r0, #4
   44720:	str	ip, [sp]
   44724:	add	r2, pc, r2
   44728:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   4472c:	add	sp, sp, #16
   44730:	pop	{r4, pc}
   44734:	ldr	r3, [pc, #276]	; 44850 <sd_bus_creds_has_bounding_cap@@Base+0x16f28>
   44738:	add	r3, pc, r3
   4473c:	ldr	r3, [r3]
   44740:	cmp	r3, #3
   44744:	ble	446a8 <sd_bus_creds_has_bounding_cap@@Base+0x16d80>
   44748:	ldr	r2, [pc, #260]	; 44854 <sd_bus_creds_has_bounding_cap@@Base+0x16f2c>
   4474c:	mov	r1, #0
   44750:	ldr	ip, [pc, #256]	; 44858 <sd_bus_creds_has_bounding_cap@@Base+0x16f30>
   44754:	movw	r3, #969	; 0x3c9
   44758:	add	r2, pc, r2
   4475c:	str	r2, [sp, #4]
   44760:	ldr	r2, [pc, #244]	; 4485c <sd_bus_creds_has_bounding_cap@@Base+0x16f34>
   44764:	add	ip, pc, ip
   44768:	str	r4, [sp, #8]
   4476c:	mov	r0, #4
   44770:	str	ip, [sp]
   44774:	add	r2, pc, r2
   44778:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   4477c:	b	446a8 <sd_bus_creds_has_bounding_cap@@Base+0x16d80>
   44780:	ldr	r3, [pc, #216]	; 44860 <sd_bus_creds_has_bounding_cap@@Base+0x16f38>
   44784:	add	r3, pc, r3
   44788:	ldr	r3, [r3]
   4478c:	cmp	r3, #3
   44790:	ble	44674 <sd_bus_creds_has_bounding_cap@@Base+0x16d4c>
   44794:	ldr	r2, [pc, #200]	; 44864 <sd_bus_creds_has_bounding_cap@@Base+0x16f3c>
   44798:	mov	r1, #0
   4479c:	ldr	ip, [pc, #196]	; 44868 <sd_bus_creds_has_bounding_cap@@Base+0x16f40>
   447a0:	movw	r3, #965	; 0x3c5
   447a4:	add	r2, pc, r2
   447a8:	str	r2, [sp, #4]
   447ac:	ldr	r2, [pc, #184]	; 4486c <sd_bus_creds_has_bounding_cap@@Base+0x16f44>
   447b0:	add	ip, pc, ip
   447b4:	str	r4, [sp, #8]
   447b8:	mov	r0, #4
   447bc:	str	ip, [sp]
   447c0:	add	r2, pc, r2
   447c4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   447c8:	b	44674 <sd_bus_creds_has_bounding_cap@@Base+0x16d4c>
   447cc:	ldr	r3, [pc, #156]	; 44870 <sd_bus_creds_has_bounding_cap@@Base+0x16f48>
   447d0:	add	r3, pc, r3
   447d4:	ldr	r3, [r3]
   447d8:	cmp	r3, #3
   447dc:	ble	44654 <sd_bus_creds_has_bounding_cap@@Base+0x16d2c>
   447e0:	ldr	r2, [pc, #140]	; 44874 <sd_bus_creds_has_bounding_cap@@Base+0x16f4c>
   447e4:	mov	r1, #0
   447e8:	ldr	ip, [pc, #136]	; 44878 <sd_bus_creds_has_bounding_cap@@Base+0x16f50>
   447ec:	movw	r3, #961	; 0x3c1
   447f0:	add	r2, pc, r2
   447f4:	str	r2, [sp, #4]
   447f8:	ldr	r2, [pc, #124]	; 4487c <sd_bus_creds_has_bounding_cap@@Base+0x16f54>
   447fc:	add	ip, pc, ip
   44800:	str	r4, [sp, #8]
   44804:	mov	r0, #4
   44808:	str	ip, [sp]
   4480c:	add	r2, pc, r2
   44810:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   44814:	b	44654 <sd_bus_creds_has_bounding_cap@@Base+0x16d2c>
   44818:	ldr	r0, [pc, #96]	; 44880 <sd_bus_creds_has_bounding_cap@@Base+0x16f58>
   4481c:	add	r0, pc, r0
   44820:	bl	3f318 <sd_bus_creds_has_bounding_cap@@Base+0x119f0>
   44824:	b	44634 <sd_bus_creds_has_bounding_cap@@Base+0x16d0c>
   44828:	strdeq	r1, [r1], -r0
   4482c:	andeq	r1, r1, r4, ror #19
   44830:	ldrdeq	r1, [r1], -r8
   44834:			; <UNDEFINED> instruction: 0x00027bbc
   44838:	andeq	r1, r1, r0, ror #19
   4483c:	andeq	r7, r2, r4, lsl #23
   44840:	andeq	r7, r2, r4, ror #19
   44844:	andeq	r1, r1, ip, asr r9
   44848:	andeq	r1, r1, r0, lsr #20
   4484c:	andeq	r1, r1, r0, asr #11
   44850:	muleq	r2, r4, r9
   44854:	andeq	r1, r1, ip, lsl #18
   44858:	ldrdeq	r1, [r1], -r0
   4485c:	andeq	r1, r1, r0, ror r5
   44860:	andeq	r7, r2, r8, asr #18
   44864:	andeq	r1, r1, r0, asr #15
   44868:	andeq	r1, r1, r4, lsl #19
   4486c:	andeq	r1, r1, r4, lsr #10
   44870:	strdeq	r7, [r2], -ip
   44874:	andeq	r1, r1, r4, lsr r7
   44878:	andeq	r1, r1, r8, lsr r9
   4487c:	ldrdeq	r1, [r1], -r8
   44880:			; <UNDEFINED> instruction: 0xfffffacc
   44884:	ldr	r3, [pc, #4]	; 44890 <sd_bus_creds_has_bounding_cap@@Base+0x16f68>
   44888:	ldr	r0, [pc, r3]
   4488c:	bx	lr
   44890:	andeq	r7, r2, r4, asr #16
   44894:	cmp	r0, #0
   44898:	push	{r3, lr}
   4489c:	beq	44918 <sd_bus_creds_has_bounding_cap@@Base+0x16ff0>
   448a0:	ldrb	r3, [r0]
   448a4:	tst	r3, #128	; 0x80
   448a8:	bne	448b4 <sd_bus_creds_has_bounding_cap@@Base+0x16f8c>
   448ac:	mov	r0, #1
   448b0:	pop	{r3, pc}
   448b4:	and	r2, r3, #224	; 0xe0
   448b8:	cmp	r2, #192	; 0xc0
   448bc:	beq	44900 <sd_bus_creds_has_bounding_cap@@Base+0x16fd8>
   448c0:	and	r2, r3, #240	; 0xf0
   448c4:	cmp	r2, #224	; 0xe0
   448c8:	beq	448f8 <sd_bus_creds_has_bounding_cap@@Base+0x16fd0>
   448cc:	and	r2, r3, #248	; 0xf8
   448d0:	cmp	r2, #240	; 0xf0
   448d4:	beq	44908 <sd_bus_creds_has_bounding_cap@@Base+0x16fe0>
   448d8:	and	r2, r3, #252	; 0xfc
   448dc:	cmp	r2, #248	; 0xf8
   448e0:	beq	44910 <sd_bus_creds_has_bounding_cap@@Base+0x16fe8>
   448e4:	and	r3, r3, #254	; 0xfe
   448e8:	cmp	r3, #252	; 0xfc
   448ec:	moveq	r0, #6
   448f0:	movne	r0, #0
   448f4:	pop	{r3, pc}
   448f8:	mov	r0, #3
   448fc:	pop	{r3, pc}
   44900:	mov	r0, #2
   44904:	pop	{r3, pc}
   44908:	mov	r0, #4
   4490c:	pop	{r3, pc}
   44910:	mov	r0, #5
   44914:	pop	{r3, pc}
   44918:	ldr	r0, [pc, #24]	; 44938 <sd_bus_creds_has_bounding_cap@@Base+0x17010>
   4491c:	mov	r2, #85	; 0x55
   44920:	ldr	r1, [pc, #20]	; 4493c <sd_bus_creds_has_bounding_cap@@Base+0x17014>
   44924:	ldr	r3, [pc, #20]	; 44940 <sd_bus_creds_has_bounding_cap@@Base+0x17018>
   44928:	add	r0, pc, r0
   4492c:	add	r1, pc, r1
   44930:	add	r3, pc, r3
   44934:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   44938:	andeq	sl, r0, r4, ror #13
   4493c:	andeq	r1, r1, r4, ror r9
   44940:	andeq	r1, r1, ip, lsr #18
   44944:	push	{r4, lr}
   44948:	subs	r4, r0, #0
   4494c:	beq	44a08 <sd_bus_creds_has_bounding_cap@@Base+0x170e0>
   44950:	bl	44894 <sd_bus_creds_has_bounding_cap@@Base+0x16f6c>
   44954:	sub	r3, r0, #1
   44958:	cmp	r3, #5
   4495c:	addls	pc, pc, r3, lsl #2
   44960:	b	4497c <sd_bus_creds_has_bounding_cap@@Base+0x17054>
   44964:	b	449d0 <sd_bus_creds_has_bounding_cap@@Base+0x170a8>
   44968:	b	449d8 <sd_bus_creds_has_bounding_cap@@Base+0x170b0>
   4496c:	b	449e4 <sd_bus_creds_has_bounding_cap@@Base+0x170bc>
   44970:	b	449f0 <sd_bus_creds_has_bounding_cap@@Base+0x170c8>
   44974:	b	449fc <sd_bus_creds_has_bounding_cap@@Base+0x170d4>
   44978:	b	44984 <sd_bus_creds_has_bounding_cap@@Base+0x1705c>
   4497c:	mvn	r0, #21
   44980:	pop	{r4, pc}
   44984:	ldrb	r1, [r4]
   44988:	and	r1, r1, #1
   4498c:	ldrb	r2, [r4, #1]
   44990:	and	r3, r2, #192	; 0xc0
   44994:	cmp	r3, #128	; 0x80
   44998:	bne	4497c <sd_bus_creds_has_bounding_cap@@Base+0x17054>
   4499c:	mov	r3, #1
   449a0:	b	449b4 <sd_bus_creds_has_bounding_cap@@Base+0x1708c>
   449a4:	ldrb	r2, [r4, r3]
   449a8:	and	ip, r2, #192	; 0xc0
   449ac:	cmp	ip, #128	; 0x80
   449b0:	bne	4497c <sd_bus_creds_has_bounding_cap@@Base+0x17054>
   449b4:	add	r3, r3, #1
   449b8:	and	r2, r2, #63	; 0x3f
   449bc:	cmp	r0, r3
   449c0:	orr	r1, r2, r1, lsl #6
   449c4:	bgt	449a4 <sd_bus_creds_has_bounding_cap@@Base+0x1707c>
   449c8:	mov	r0, r1
   449cc:	pop	{r4, pc}
   449d0:	ldrb	r0, [r4]
   449d4:	pop	{r4, pc}
   449d8:	ldrb	r1, [r4]
   449dc:	and	r1, r1, #31
   449e0:	b	4498c <sd_bus_creds_has_bounding_cap@@Base+0x17064>
   449e4:	ldrb	r1, [r4]
   449e8:	and	r1, r1, #15
   449ec:	b	4498c <sd_bus_creds_has_bounding_cap@@Base+0x17064>
   449f0:	ldrb	r1, [r4]
   449f4:	and	r1, r1, #7
   449f8:	b	4498c <sd_bus_creds_has_bounding_cap@@Base+0x17064>
   449fc:	ldrb	r1, [r4]
   44a00:	and	r1, r1, #3
   44a04:	b	4498c <sd_bus_creds_has_bounding_cap@@Base+0x17064>
   44a08:	ldr	r0, [pc, #24]	; 44a28 <sd_bus_creds_has_bounding_cap@@Base+0x17100>
   44a0c:	mov	r2, #108	; 0x6c
   44a10:	ldr	r1, [pc, #20]	; 44a2c <sd_bus_creds_has_bounding_cap@@Base+0x17104>
   44a14:	ldr	r3, [pc, #20]	; 44a30 <sd_bus_creds_has_bounding_cap@@Base+0x17108>
   44a18:	add	r0, pc, r0
   44a1c:	add	r1, pc, r1
   44a20:	add	r3, pc, r3
   44a24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   44a28:	strdeq	sl, [r0], -r4
   44a2c:	andeq	r1, r1, r4, lsl #17
   44a30:	andeq	r1, r1, r8, asr r8
   44a34:	cmp	r0, #0
   44a38:	push	{r3, lr}
   44a3c:	beq	44a7c <sd_bus_creds_has_bounding_cap@@Base+0x17154>
   44a40:	ldrb	r3, [r0]
   44a44:	cmp	r3, #0
   44a48:	popeq	{r3, pc}
   44a4c:	tst	r3, #128	; 0x80
   44a50:	bne	44a74 <sd_bus_creds_has_bounding_cap@@Base+0x1714c>
   44a54:	mov	r2, r0
   44a58:	b	44a64 <sd_bus_creds_has_bounding_cap@@Base+0x1713c>
   44a5c:	tst	r3, #128	; 0x80
   44a60:	bne	44a74 <sd_bus_creds_has_bounding_cap@@Base+0x1714c>
   44a64:	ldrb	r3, [r2, #1]!
   44a68:	cmp	r3, #0
   44a6c:	bne	44a5c <sd_bus_creds_has_bounding_cap@@Base+0x17134>
   44a70:	pop	{r3, pc}
   44a74:	mov	r0, #0
   44a78:	pop	{r3, pc}
   44a7c:	ldr	r0, [pc, #24]	; 44a9c <sd_bus_creds_has_bounding_cap@@Base+0x17174>
   44a80:	movw	r2, #257	; 0x101
   44a84:	ldr	r1, [pc, #20]	; 44aa0 <sd_bus_creds_has_bounding_cap@@Base+0x17178>
   44a88:	ldr	r3, [pc, #20]	; 44aa4 <sd_bus_creds_has_bounding_cap@@Base+0x1717c>
   44a8c:	add	r0, pc, r0
   44a90:	add	r1, pc, r1
   44a94:	add	r3, pc, r3
   44a98:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   44a9c:	andeq	sl, r0, r0, lsl #11
   44aa0:	andeq	r1, r1, r0, lsl r8
   44aa4:	strdeq	r1, [r1], -ip
   44aa8:	push	{r3, r4, r5, lr}
   44aac:	subs	r5, r0, #0
   44ab0:	beq	44ba0 <sd_bus_creds_has_bounding_cap@@Base+0x17278>
   44ab4:	bl	44894 <sd_bus_creds_has_bounding_cap@@Base+0x16f6c>
   44ab8:	subs	r4, r0, #0
   44abc:	beq	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44ac0:	cmp	r4, #1
   44ac4:	beq	44b7c <sd_bus_creds_has_bounding_cap@@Base+0x17254>
   44ac8:	cmp	r4, #0
   44acc:	ble	44b00 <sd_bus_creds_has_bounding_cap@@Base+0x171d8>
   44ad0:	ldrsb	r3, [r5]
   44ad4:	cmp	r3, #0
   44ad8:	bge	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44adc:	sub	r1, r5, #1
   44ae0:	mov	r3, r5
   44ae4:	add	r1, r1, r4
   44ae8:	b	44af8 <sd_bus_creds_has_bounding_cap@@Base+0x171d0>
   44aec:	ldrsb	r2, [r3, #1]!
   44af0:	cmp	r2, #0
   44af4:	bge	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44af8:	cmp	r3, r1
   44afc:	bne	44aec <sd_bus_creds_has_bounding_cap@@Base+0x171c4>
   44b00:	mov	r0, r5
   44b04:	bl	44944 <sd_bus_creds_has_bounding_cap@@Base+0x1701c>
   44b08:	cmp	r0, #127	; 0x7f
   44b0c:	ble	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44b10:	cmp	r0, #2048	; 0x800
   44b14:	movlt	r3, #2
   44b18:	blt	44b28 <sd_bus_creds_has_bounding_cap@@Base+0x17200>
   44b1c:	cmp	r0, #65536	; 0x10000
   44b20:	movlt	r3, #3
   44b24:	bge	44b84 <sd_bus_creds_has_bounding_cap@@Base+0x1725c>
   44b28:	cmp	r4, r3
   44b2c:	bne	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44b30:	cmp	r0, #1114112	; 0x110000
   44b34:	bcs	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44b38:	bic	r3, r0, #2032	; 0x7f0
   44b3c:	bic	r3, r3, #15
   44b40:	cmp	r3, #55296	; 0xd800
   44b44:	beq	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44b48:	sub	r3, r0, #64768	; 0xfd00
   44b4c:	sub	r3, r3, #208	; 0xd0
   44b50:	cmp	r3, #31
   44b54:	bls	44b74 <sd_bus_creds_has_bounding_cap@@Base+0x1724c>
   44b58:	movw	r3, #65534	; 0xfffe
   44b5c:	and	r3, r0, r3
   44b60:	movw	r2, #65534	; 0xfffe
   44b64:	cmp	r3, r2
   44b68:	movne	r0, r4
   44b6c:	mvneq	r0, #21
   44b70:	pop	{r3, r4, r5, pc}
   44b74:	mvn	r0, #21
   44b78:	pop	{r3, r4, r5, pc}
   44b7c:	mov	r0, r4
   44b80:	pop	{r3, r4, r5, pc}
   44b84:	cmp	r0, #2097152	; 0x200000
   44b88:	movlt	r3, #4
   44b8c:	blt	44b28 <sd_bus_creds_has_bounding_cap@@Base+0x17200>
   44b90:	cmn	r0, #-67108863	; 0xfc000001
   44b94:	movgt	r3, #6
   44b98:	movle	r3, #5
   44b9c:	b	44b28 <sd_bus_creds_has_bounding_cap@@Base+0x17200>
   44ba0:	ldr	r0, [pc, #24]	; 44bc0 <sd_bus_creds_has_bounding_cap@@Base+0x17298>
   44ba4:	movw	r2, #375	; 0x177
   44ba8:	ldr	r1, [pc, #20]	; 44bc4 <sd_bus_creds_has_bounding_cap@@Base+0x1729c>
   44bac:	ldr	r3, [pc, #20]	; 44bc8 <sd_bus_creds_has_bounding_cap@@Base+0x172a0>
   44bb0:	add	r0, pc, r0
   44bb4:	add	r1, pc, r1
   44bb8:	add	r3, pc, r3
   44bbc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   44bc0:	andeq	sl, r0, ip, asr r4
   44bc4:	andeq	r1, r1, ip, ror #13
   44bc8:	andeq	r1, r1, r0, lsl r7
   44bcc:	push	{r3, r4, r5, lr}
   44bd0:	subs	r5, r0, #0
   44bd4:	beq	44c18 <sd_bus_creds_has_bounding_cap@@Base+0x172f0>
   44bd8:	ldrb	r3, [r5]
   44bdc:	cmp	r3, #0
   44be0:	movne	r4, r5
   44be4:	bne	44bf8 <sd_bus_creds_has_bounding_cap@@Base+0x172d0>
   44be8:	b	44c10 <sd_bus_creds_has_bounding_cap@@Base+0x172e8>
   44bec:	ldrb	r3, [r4, r0]!
   44bf0:	cmp	r3, #0
   44bf4:	beq	44c10 <sd_bus_creds_has_bounding_cap@@Base+0x172e8>
   44bf8:	mov	r0, r4
   44bfc:	bl	44aa8 <sd_bus_creds_has_bounding_cap@@Base+0x17180>
   44c00:	cmp	r0, #0
   44c04:	bge	44bec <sd_bus_creds_has_bounding_cap@@Base+0x172c4>
   44c08:	mov	r0, #0
   44c0c:	pop	{r3, r4, r5, pc}
   44c10:	mov	r0, r5
   44c14:	pop	{r3, r4, r5, pc}
   44c18:	ldr	r0, [pc, #24]	; 44c38 <sd_bus_creds_has_bounding_cap@@Base+0x17310>
   44c1c:	mov	r2, #173	; 0xad
   44c20:	ldr	r1, [pc, #20]	; 44c3c <sd_bus_creds_has_bounding_cap@@Base+0x17314>
   44c24:	ldr	r3, [pc, #20]	; 44c40 <sd_bus_creds_has_bounding_cap@@Base+0x17318>
   44c28:	add	r0, pc, r0
   44c2c:	add	r1, pc, r1
   44c30:	add	r3, pc, r3
   44c34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   44c38:	andeq	sl, r0, r4, ror #7
   44c3c:	andeq	r1, r1, r4, ror r6
   44c40:	andeq	r1, r1, r8, lsl #13
   44c44:	push	{r3, r4, r5, r6, r7, lr}
   44c48:	subs	r4, r0, #0
   44c4c:	beq	44cd0 <sd_bus_creds_has_bounding_cap@@Base+0x173a8>
   44c50:	bl	33a4 <strlen@plt>
   44c54:	lsl	r0, r0, #2
   44c58:	add	r0, r0, #1
   44c5c:	bl	32d8 <malloc@plt>
   44c60:	subs	r7, r0, #0
   44c64:	beq	44cb8 <sd_bus_creds_has_bounding_cap@@Base+0x17390>
   44c68:	ldr	r6, [pc, #128]	; 44cf0 <sd_bus_creds_has_bounding_cap@@Base+0x173c8>
   44c6c:	mov	r5, r7
   44c70:	add	r6, pc, r6
   44c74:	ldrb	r3, [r4]
   44c78:	cmp	r3, #0
   44c7c:	beq	44cb4 <sd_bus_creds_has_bounding_cap@@Base+0x1738c>
   44c80:	mov	r0, r4
   44c84:	bl	44aa8 <sd_bus_creds_has_bounding_cap@@Base+0x17180>
   44c88:	subs	r3, r0, #0
   44c8c:	ble	44cc0 <sd_bus_creds_has_bounding_cap@@Base+0x17398>
   44c90:	mov	r0, r5
   44c94:	mov	r1, r4
   44c98:	mov	r2, r3
   44c9c:	add	r4, r4, r3
   44ca0:	bl	3344 <mempcpy@plt>
   44ca4:	ldrb	r3, [r4]
   44ca8:	cmp	r3, #0
   44cac:	mov	r5, r0
   44cb0:	bne	44c80 <sd_bus_creds_has_bounding_cap@@Base+0x17358>
   44cb4:	strb	r3, [r5]
   44cb8:	mov	r0, r7
   44cbc:	pop	{r3, r4, r5, r6, r7, pc}
   44cc0:	ldr	r0, [r6]
   44cc4:	add	r4, r4, #1
   44cc8:	str	r0, [r5], #3
   44ccc:	b	44c74 <sd_bus_creds_has_bounding_cap@@Base+0x1734c>
   44cd0:	ldr	r0, [pc, #28]	; 44cf4 <sd_bus_creds_has_bounding_cap@@Base+0x173cc>
   44cd4:	mov	r2, #191	; 0xbf
   44cd8:	ldr	r1, [pc, #24]	; 44cf8 <sd_bus_creds_has_bounding_cap@@Base+0x173d0>
   44cdc:	ldr	r3, [pc, #24]	; 44cfc <sd_bus_creds_has_bounding_cap@@Base+0x173d4>
   44ce0:	add	r0, pc, r0
   44ce4:	add	r1, pc, r1
   44ce8:	add	r3, pc, r3
   44cec:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   44cf0:	andeq	r1, r1, r4, asr #12
   44cf4:	andeq	sl, r0, ip, lsr #6
   44cf8:			; <UNDEFINED> instruction: 0x000115bc
   44cfc:	strdeq	r1, [r1], -ip
   44d00:	ldr	r3, [r1]
   44d04:	cmp	r0, r3
   44d08:	bcc	44d20 <sd_bus_creds_has_bounding_cap@@Base+0x173f8>
   44d0c:	ldr	r3, [r1, #4]
   44d10:	cmp	r0, r3
   44d14:	movls	r0, #0
   44d18:	movhi	r0, #1
   44d1c:	bx	lr
   44d20:	mvn	r0, #0
   44d24:	bx	lr
   44d28:	sub	r3, r0, #1
   44d2c:	mov	r0, r3
   44d30:	sub	r3, r3, #1
   44d34:	ldrb	r2, [r0]
   44d38:	and	r2, r2, #192	; 0xc0
   44d3c:	cmp	r2, #128	; 0x80
   44d40:	beq	44d2c <sd_bus_creds_has_bounding_cap@@Base+0x17404>
   44d44:	bx	lr
   44d48:	push	{lr}		; (str lr, [sp, #-4]!)
   44d4c:	sub	sp, sp, #12
   44d50:	ldr	ip, [pc, #40]	; 44d80 <sd_bus_creds_has_bounding_cap@@Base+0x17458>
   44d54:	mov	r2, #36	; 0x24
   44d58:	ldr	r1, [pc, #36]	; 44d84 <sd_bus_creds_has_bounding_cap@@Base+0x1745c>
   44d5c:	mov	r3, #8
   44d60:	add	ip, pc, ip
   44d64:	str	ip, [sp]
   44d68:	add	r1, pc, r1
   44d6c:	bl	3440 <bsearch@plt>
   44d70:	adds	r0, r0, #0
   44d74:	movne	r0, #1
   44d78:	add	sp, sp, #12
   44d7c:	pop	{pc}		; (ldr pc, [sp], #4)
   44d80:			; <UNDEFINED> instruction: 0xffffff98
   44d84:	muleq	r1, r0, r5
   44d88:	ldr	r3, [pc, #992]	; 45170 <sd_bus_creds_has_bounding_cap@@Base+0x17848>
   44d8c:	push	{r4, r5, r6, r7, r8, fp, lr}
   44d90:	add	fp, sp, #24
   44d94:	ldr	r1, [pc, #984]	; 45174 <sd_bus_creds_has_bounding_cap@@Base+0x1784c>
   44d98:	sub	sp, sp, #36	; 0x24
   44d9c:	add	r3, pc, r3
   44da0:	ldr	r2, [pc, #976]	; 45178 <sd_bus_creds_has_bounding_cap@@Base+0x17850>
   44da4:	mov	r5, r0
   44da8:	ldr	r4, [r3, r1]
   44dac:	add	r2, pc, r2
   44db0:	ldr	r2, [r2]
   44db4:	ldr	r3, [r4]
   44db8:	cmp	r2, #0
   44dbc:	str	r3, [fp, #-32]	; 0xffffffe0
   44dc0:	movgt	r0, #1
   44dc4:	ble	44de0 <sd_bus_creds_has_bounding_cap@@Base+0x174b8>
   44dc8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   44dcc:	ldr	r3, [r4]
   44dd0:	cmp	r2, r3
   44dd4:	bne	4512c <sd_bus_creds_has_bounding_cap@@Base+0x17804>
   44dd8:	sub	sp, fp, #24
   44ddc:	pop	{r4, r5, r6, r7, r8, fp, pc}
   44de0:	ldr	r0, [pc, #916]	; 4517c <sd_bus_creds_has_bounding_cap@@Base+0x17854>
   44de4:	add	r0, pc, r0
   44de8:	bl	32b4 <getenv@plt>
   44dec:	subs	r6, r0, #0
   44df0:	beq	44e34 <sd_bus_creds_has_bounding_cap@@Base+0x1750c>
   44df4:	ldrb	r3, [r6]
   44df8:	cmp	r3, #0
   44dfc:	beq	44e2c <sd_bus_creds_has_bounding_cap@@Base+0x17504>
   44e00:	cmp	r3, #99	; 0x63
   44e04:	bne	44e48 <sd_bus_creds_has_bounding_cap@@Base+0x17520>
   44e08:	ldrb	r3, [r6, #1]
   44e0c:	cmp	r3, #97	; 0x61
   44e10:	bne	44e48 <sd_bus_creds_has_bounding_cap@@Base+0x17520>
   44e14:	ldrb	r3, [r6, #2]
   44e18:	cmp	r3, #116	; 0x74
   44e1c:	bne	44e48 <sd_bus_creds_has_bounding_cap@@Base+0x17520>
   44e20:	ldrb	r3, [r6, #3]
   44e24:	cmp	r3, #0
   44e28:	bne	44e48 <sd_bus_creds_has_bounding_cap@@Base+0x17520>
   44e2c:	mov	r0, #0
   44e30:	b	44dc8 <sd_bus_creds_has_bounding_cap@@Base+0x174a0>
   44e34:	ldr	r0, [pc, #836]	; 45180 <sd_bus_creds_has_bounding_cap@@Base+0x17858>
   44e38:	add	r0, pc, r0
   44e3c:	bl	32b4 <getenv@plt>
   44e40:	subs	r6, r0, #0
   44e44:	bne	44df4 <sd_bus_creds_has_bounding_cap@@Base+0x174cc>
   44e48:	bl	3ce3c <sd_bus_creds_has_bounding_cap@@Base+0xf514>
   44e4c:	cmp	r0, #0
   44e50:	beq	44e2c <sd_bus_creds_has_bounding_cap@@Base+0x17504>
   44e54:	sub	r7, fp, #48	; 0x30
   44e58:	bl	3cd78 <sd_bus_creds_has_bounding_cap@@Base+0xf450>
   44e5c:	mov	r0, r7
   44e60:	bl	3500 <pipe@plt>
   44e64:	cmp	r0, #0
   44e68:	blt	44ff8 <sd_bus_creds_has_bounding_cap@@Base+0x176d0>
   44e6c:	bl	3374 <getpid@plt>
   44e70:	mov	r8, r0
   44e74:	bl	353c <fork@plt>
   44e78:	ldr	r3, [pc, #772]	; 45184 <sd_bus_creds_has_bounding_cap@@Base+0x1785c>
   44e7c:	add	r3, pc, r3
   44e80:	cmp	r0, #0
   44e84:	str	r0, [r3]
   44e88:	blt	4503c <sd_bus_creds_has_bounding_cap@@Base+0x17714>
   44e8c:	bne	45018 <sd_bus_creds_has_bounding_cap@@Base+0x176f0>
   44e90:	mov	r1, r0
   44e94:	ldr	r0, [fp, #-48]	; 0xffffffd0
   44e98:	bl	3164 <dup2@plt>
   44e9c:	mov	r0, r7
   44ea0:	bl	3c6dc <sd_bus_creds_has_bounding_cap@@Base+0xedb4>
   44ea4:	ldr	r0, [pc, #732]	; 45188 <sd_bus_creds_has_bounding_cap@@Base+0x17860>
   44ea8:	add	r0, pc, r0
   44eac:	bl	32b4 <getenv@plt>
   44eb0:	subs	r4, r0, #0
   44eb4:	beq	45130 <sd_bus_creds_has_bounding_cap@@Base+0x17808>
   44eb8:	cmp	r5, #0
   44ebc:	beq	44f10 <sd_bus_creds_has_bounding_cap@@Base+0x175e8>
   44ec0:	ldr	r3, [pc, #708]	; 4518c <sd_bus_creds_has_bounding_cap@@Base+0x17864>
   44ec4:	mov	r0, r4
   44ec8:	add	r3, pc, r3
   44ecc:	str	r3, [fp, #-36]	; 0xffffffdc
   44ed0:	bl	33a4 <strlen@plt>
   44ed4:	mov	r1, r4
   44ed8:	add	r0, r0, #18
   44edc:	bic	r3, r0, #7
   44ee0:	sub	sp, sp, r3
   44ee4:	add	r4, sp, #8
   44ee8:	mov	r0, r4
   44eec:	bl	3140 <stpcpy@plt>
   44ef0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   44ef4:	cmp	r1, #0
   44ef8:	mov	r3, r0
   44efc:	beq	44f08 <sd_bus_creds_has_bounding_cap@@Base+0x175e0>
   44f00:	bl	3140 <stpcpy@plt>
   44f04:	mov	r3, r0
   44f08:	mov	r2, #0
   44f0c:	strb	r2, [r3]
   44f10:	ldr	r0, [pc, #632]	; 45190 <sd_bus_creds_has_bounding_cap@@Base+0x17868>
   44f14:	mov	r1, r4
   44f18:	mov	r2, #1
   44f1c:	add	r0, pc, r0
   44f20:	bl	33c8 <setenv@plt>
   44f24:	mov	r0, #1
   44f28:	mov	r1, #15
   44f2c:	bl	347c <prctl@plt>
   44f30:	cmp	r0, #0
   44f34:	blt	45124 <sd_bus_creds_has_bounding_cap@@Base+0x177fc>
   44f38:	bl	35fc <getppid@plt>
   44f3c:	cmp	r0, r8
   44f40:	bne	44ff0 <sd_bus_creds_has_bounding_cap@@Base+0x176c8>
   44f44:	cmp	r6, #0
   44f48:	beq	44f84 <sd_bus_creds_has_bounding_cap@@Base+0x1765c>
   44f4c:	mov	r1, r6
   44f50:	mov	r2, #0
   44f54:	mov	r0, r6
   44f58:	bl	30e0 <execlp@plt>
   44f5c:	mov	r2, #0
   44f60:	ldr	r0, [pc, #556]	; 45194 <sd_bus_creds_has_bounding_cap@@Base+0x1786c>
   44f64:	mov	r3, r6
   44f68:	str	r2, [sp]
   44f6c:	ldr	r1, [pc, #548]	; 45198 <sd_bus_creds_has_bounding_cap@@Base+0x17870>
   44f70:	add	r0, pc, r0
   44f74:	ldr	r2, [pc, #544]	; 4519c <sd_bus_creds_has_bounding_cap@@Base+0x17874>
   44f78:	add	r1, pc, r1
   44f7c:	add	r2, pc, r2
   44f80:	bl	3560 <execl@plt>
   44f84:	ldr	r0, [pc, #532]	; 451a0 <sd_bus_creds_has_bounding_cap@@Base+0x17878>
   44f88:	mov	r2, #0
   44f8c:	mov	r4, r2
   44f90:	mov	r5, #65536	; 0x10000
   44f94:	add	r0, pc, r0
   44f98:	mov	r1, r0
   44f9c:	bl	30e0 <execlp@plt>
   44fa0:	ldr	r0, [pc, #508]	; 451a4 <sd_bus_creds_has_bounding_cap@@Base+0x1787c>
   44fa4:	mov	r2, r4
   44fa8:	add	r0, pc, r0
   44fac:	mov	r1, r0
   44fb0:	bl	30e0 <execlp@plt>
   44fb4:	ldr	r0, [pc, #492]	; 451a8 <sd_bus_creds_has_bounding_cap@@Base+0x17880>
   44fb8:	mov	r2, r4
   44fbc:	add	r0, pc, r0
   44fc0:	mov	r1, r0
   44fc4:	bl	30e0 <execlp@plt>
   44fc8:	mov	r0, #0
   44fcc:	str	r5, [sp]
   44fd0:	str	r4, [sp, #4]
   44fd4:	mov	r1, r0
   44fd8:	mov	r3, r0
   44fdc:	mov	r2, #1
   44fe0:	bl	3014 <splice@plt>
   44fe4:	cmp	r0, #0
   44fe8:	bgt	44fc8 <sd_bus_creds_has_bounding_cap@@Base+0x176a0>
   44fec:	bne	45110 <sd_bus_creds_has_bounding_cap@@Base+0x177e8>
   44ff0:	mov	r0, #0
   44ff4:	bl	30b0 <_exit@plt>
   44ff8:	bl	33f8 <__errno_location@plt>
   44ffc:	ldr	r5, [r0]
   45000:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   45004:	cmp	r0, #2
   45008:	bgt	45094 <sd_bus_creds_has_bounding_cap@@Base+0x1776c>
   4500c:	eor	r0, r5, r5, asr #31
   45010:	rsb	r0, r0, r5, asr #31
   45014:	b	44dc8 <sd_bus_creds_has_bounding_cap@@Base+0x174a0>
   45018:	ldr	r0, [fp, #-44]	; 0xffffffd4
   4501c:	mov	r1, #1
   45020:	bl	3164 <dup2@plt>
   45024:	cmp	r0, #0
   45028:	blt	450c8 <sd_bus_creds_has_bounding_cap@@Base+0x177a0>
   4502c:	mov	r0, r7
   45030:	bl	3c6dc <sd_bus_creds_has_bounding_cap@@Base+0xedb4>
   45034:	mov	r0, #1
   45038:	b	44dc8 <sd_bus_creds_has_bounding_cap@@Base+0x174a0>
   4503c:	bl	33f8 <__errno_location@plt>
   45040:	ldr	r5, [r0]
   45044:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   45048:	rsb	r6, r5, #0
   4504c:	cmp	r0, #2
   45050:	ble	45084 <sd_bus_creds_has_bounding_cap@@Base+0x1775c>
   45054:	ldr	lr, [pc, #336]	; 451ac <sd_bus_creds_has_bounding_cap@@Base+0x17884>
   45058:	mov	r1, r5
   4505c:	ldr	ip, [pc, #332]	; 451b0 <sd_bus_creds_has_bounding_cap@@Base+0x17888>
   45060:	mov	r0, #3
   45064:	ldr	r2, [pc, #328]	; 451b4 <sd_bus_creds_has_bounding_cap@@Base+0x1788c>
   45068:	add	lr, pc, lr
   4506c:	add	ip, pc, ip
   45070:	mov	r3, #78	; 0x4e
   45074:	add	r2, pc, r2
   45078:	str	lr, [sp]
   4507c:	str	ip, [sp, #4]
   45080:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   45084:	mov	r0, r7
   45088:	bl	3c6dc <sd_bus_creds_has_bounding_cap@@Base+0xedb4>
   4508c:	mov	r0, r6
   45090:	b	44dc8 <sd_bus_creds_has_bounding_cap@@Base+0x174a0>
   45094:	ldr	lr, [pc, #284]	; 451b8 <sd_bus_creds_has_bounding_cap@@Base+0x17890>
   45098:	mov	r1, r5
   4509c:	ldr	ip, [pc, #280]	; 451bc <sd_bus_creds_has_bounding_cap@@Base+0x17894>
   450a0:	mov	r3, #71	; 0x47
   450a4:	ldr	r2, [pc, #276]	; 451c0 <sd_bus_creds_has_bounding_cap@@Base+0x17898>
   450a8:	add	lr, pc, lr
   450ac:	add	ip, pc, ip
   450b0:	str	lr, [sp]
   450b4:	add	r2, pc, r2
   450b8:	str	ip, [sp, #4]
   450bc:	mov	r0, #3
   450c0:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   450c4:	b	44dc8 <sd_bus_creds_has_bounding_cap@@Base+0x174a0>
   450c8:	bl	33f8 <__errno_location@plt>
   450cc:	ldr	r5, [r0]
   450d0:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   450d4:	cmp	r0, #2
   450d8:	ble	4500c <sd_bus_creds_has_bounding_cap@@Base+0x176e4>
   450dc:	ldr	lr, [pc, #224]	; 451c4 <sd_bus_creds_has_bounding_cap@@Base+0x1789c>
   450e0:	mov	r1, r5
   450e4:	ldr	ip, [pc, #220]	; 451c8 <sd_bus_creds_has_bounding_cap@@Base+0x178a0>
   450e8:	mov	r3, #128	; 0x80
   450ec:	ldr	r2, [pc, #216]	; 451cc <sd_bus_creds_has_bounding_cap@@Base+0x178a4>
   450f0:	add	lr, pc, lr
   450f4:	add	ip, pc, ip
   450f8:	str	lr, [sp]
   450fc:	add	r2, pc, r2
   45100:	str	ip, [sp, #4]
   45104:	mov	r0, #3
   45108:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   4510c:	b	44dc8 <sd_bus_creds_has_bounding_cap@@Base+0x174a0>
   45110:	bl	33f8 <__errno_location@plt>
   45114:	ldr	r4, [r0]
   45118:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   4511c:	cmp	r0, #2
   45120:	bgt	4513c <sd_bus_creds_has_bounding_cap@@Base+0x17814>
   45124:	mov	r0, #1
   45128:	bl	30b0 <_exit@plt>
   4512c:	bl	314c <__stack_chk_fail@plt>
   45130:	ldr	r4, [pc, #152]	; 451d0 <sd_bus_creds_has_bounding_cap@@Base+0x178a8>
   45134:	add	r4, pc, r4
   45138:	b	44eb8 <sd_bus_creds_has_bounding_cap@@Base+0x17590>
   4513c:	ldr	lr, [pc, #144]	; 451d4 <sd_bus_creds_has_bounding_cap@@Base+0x178ac>
   45140:	mov	r1, r4
   45144:	ldr	ip, [pc, #140]	; 451d8 <sd_bus_creds_has_bounding_cap@@Base+0x178b0>
   45148:	mov	r3, #43	; 0x2b
   4514c:	ldr	r2, [pc, #136]	; 451dc <sd_bus_creds_has_bounding_cap@@Base+0x178b4>
   45150:	add	lr, pc, lr
   45154:	add	ip, pc, ip
   45158:	str	lr, [sp]
   4515c:	add	r2, pc, r2
   45160:	str	ip, [sp, #4]
   45164:	mov	r0, #3
   45168:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   4516c:	b	45124 <sd_bus_creds_has_bounding_cap@@Base+0x177fc>
   45170:	andeq	r6, r2, ip, asr pc
   45174:	andeq	r0, r0, r8, lsr #5
   45178:			; <UNDEFINED> instruction: 0x00027cb4
   4517c:	andeq	r1, r1, r8, asr r7
   45180:	andeq	r1, r1, ip, lsl #14
   45184:	andeq	r7, r2, r4, ror #23
   45188:	strdeq	r1, [r1], -r4
   4518c:	andeq	r1, r1, r4, ror #13
   45190:	andeq	r1, r1, r8, lsl #13
   45194:	andeq	lr, r0, r8, lsr ip
   45198:	andeq	r1, r1, r8, lsr r6
   4519c:	andeq	r1, r1, r8, lsr r6
   451a0:	andeq	r1, r1, r4, lsr #12
   451a4:	andeq	r1, r1, r8, lsl r6
   451a8:	andeq	r1, r1, ip, lsl #12
   451ac:	andeq	r1, r1, r0, asr #9
   451b0:	andeq	r1, r1, r4, lsl r5
   451b4:	ldrdeq	r1, [r1], -r8
   451b8:	andeq	r1, r1, r0, lsl #9
   451bc:			; <UNDEFINED> instruction: 0x000114b4
   451c0:	muleq	r1, r8, r4
   451c4:	andeq	r1, r1, r8, lsr r4
   451c8:	strdeq	r1, [r1], -r8
   451cc:	andeq	r1, r1, r0, asr r4
   451d0:	andeq	r1, r1, r0, lsl #8
   451d4:	andeq	r1, r1, r8, asr #7
   451d8:	andeq	r1, r1, ip, ror r4
   451dc:	strdeq	r1, [r1], -r0
   451e0:	push	{r3, r4, r5, lr}
   451e4:	ldr	r4, [pc, #76]	; 45238 <sd_bus_creds_has_bounding_cap@@Base+0x17910>
   451e8:	ldr	r3, [pc, #76]	; 4523c <sd_bus_creds_has_bounding_cap@@Base+0x17914>
   451ec:	add	r4, pc, r4
   451f0:	add	r3, pc, r3
   451f4:	ldr	r2, [r4]
   451f8:	cmp	r2, #0
   451fc:	pople	{r3, r4, r5, pc}
   45200:	ldr	r2, [pc, #56]	; 45240 <sd_bus_creds_has_bounding_cap@@Base+0x17918>
   45204:	ldr	r3, [r3, r2]
   45208:	ldr	r0, [r3]
   4520c:	bl	34dc <fclose@plt>
   45210:	ldr	r5, [r4]
   45214:	mov	r1, #18
   45218:	mov	r0, r5
   4521c:	bl	335c <kill@plt>
   45220:	mov	r0, r5
   45224:	mov	r1, #0
   45228:	bl	3ce80 <sd_bus_creds_has_bounding_cap@@Base+0xf558>
   4522c:	mov	r3, #0
   45230:	str	r3, [r4]
   45234:	pop	{r3, r4, r5, pc}
   45238:	andeq	r7, r2, r4, ror r8
   4523c:	andeq	r6, r2, r8, lsl #22
   45240:	ldrdeq	r0, [r0], -ip
   45244:	push	{r4, r5, r6, lr}
   45248:	mov	r5, r0
   4524c:	ldr	r6, [pc, #136]	; 452dc <sd_bus_creds_has_bounding_cap@@Base+0x179b4>
   45250:	add	r6, pc, r6
   45254:	ldrb	r3, [r5]
   45258:	cmp	r3, #47	; 0x2f
   4525c:	bne	4527c <sd_bus_creds_has_bounding_cap@@Base+0x17954>
   45260:	add	r2, r5, #1
   45264:	mov	r4, r2
   45268:	add	r2, r2, #1
   4526c:	ldrb	r3, [r4]
   45270:	cmp	r3, #47	; 0x2f
   45274:	beq	45264 <sd_bus_creds_has_bounding_cap@@Base+0x1793c>
   45278:	b	45280 <sd_bus_creds_has_bounding_cap@@Base+0x17958>
   4527c:	mov	r4, r5
   45280:	cmp	r3, #0
   45284:	beq	452d4 <sd_bus_creds_has_bounding_cap@@Base+0x179ac>
   45288:	add	r3, r4, #1
   4528c:	mov	ip, #0
   45290:	b	4529c <sd_bus_creds_has_bounding_cap@@Base+0x17974>
   45294:	cmp	r2, #47	; 0x2f
   45298:	beq	452b0 <sd_bus_creds_has_bounding_cap@@Base+0x17988>
   4529c:	mov	r5, r3
   452a0:	ldrb	r2, [r3], #1
   452a4:	add	ip, ip, #1
   452a8:	cmp	r2, #0
   452ac:	bne	45294 <sd_bus_creds_has_bounding_cap@@Base+0x1796c>
   452b0:	cmp	ip, #6
   452b4:	bls	452d4 <sd_bus_creds_has_bounding_cap@@Base+0x179ac>
   452b8:	sub	r0, ip, #6
   452bc:	mov	r1, r6
   452c0:	add	r0, r4, r0
   452c4:	mov	r2, #6
   452c8:	bl	3134 <memcmp@plt>
   452cc:	cmp	r0, #0
   452d0:	beq	45254 <sd_bus_creds_has_bounding_cap@@Base+0x1792c>
   452d4:	mov	r0, r4
   452d8:	pop	{r4, r5, r6, pc}
   452dc:	andeq	r1, r1, r4, lsl r5
   452e0:	push	{r4, lr}
   452e4:	subs	r4, r0, #0
   452e8:	beq	4533c <sd_bus_creds_has_bounding_cap@@Base+0x17a14>
   452ec:	ldr	r1, [pc, #104]	; 4535c <sd_bus_creds_has_bounding_cap@@Base+0x17a34>
   452f0:	add	r1, pc, r1
   452f4:	bl	2fc0 <strcmp@plt>
   452f8:	cmp	r0, #0
   452fc:	beq	45328 <sd_bus_creds_has_bounding_cap@@Base+0x17a00>
   45300:	ldr	r1, [pc, #88]	; 45360 <sd_bus_creds_has_bounding_cap@@Base+0x17a38>
   45304:	mov	r0, r4
   45308:	mov	r2, #5
   4530c:	add	r1, pc, r1
   45310:	bl	36bc <strncmp@plt>
   45314:	cmp	r0, #0
   45318:	bne	45334 <sd_bus_creds_has_bounding_cap@@Base+0x17a0c>
   4531c:	adds	r0, r4, #5
   45320:	moveq	r0, r4
   45324:	pop	{r4, pc}
   45328:	ldr	r0, [pc, #52]	; 45364 <sd_bus_creds_has_bounding_cap@@Base+0x17a3c>
   4532c:	add	r0, pc, r0
   45330:	pop	{r4, pc}
   45334:	mov	r0, r4
   45338:	pop	{r4, pc}
   4533c:	ldr	r0, [pc, #36]	; 45368 <sd_bus_creds_has_bounding_cap@@Base+0x17a40>
   45340:	movw	r2, #441	; 0x1b9
   45344:	ldr	r1, [pc, #32]	; 4536c <sd_bus_creds_has_bounding_cap@@Base+0x17a44>
   45348:	ldr	r3, [pc, #32]	; 45370 <sd_bus_creds_has_bounding_cap@@Base+0x17a48>
   4534c:	add	r0, pc, r0
   45350:	add	r1, pc, r1
   45354:	add	r3, pc, r3
   45358:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4535c:	muleq	r1, ip, r4
   45360:	muleq	r1, r0, r4
   45364:	andeq	r1, r1, ip, asr #8
   45368:	andeq	r1, r1, r4, lsr r4
   4536c:	strdeq	r1, [r1], -r8
   45370:	andeq	r1, r1, r0, lsr r3
   45374:	ldr	r3, [pc, #292]	; 454a0 <sd_bus_creds_has_bounding_cap@@Base+0x17b78>
   45378:	push	{r4, r5, r6, fp, lr}
   4537c:	add	fp, sp, #16
   45380:	ldr	r2, [pc, #284]	; 454a4 <sd_bus_creds_has_bounding_cap@@Base+0x17b7c>
   45384:	sub	sp, sp, #12
   45388:	add	r3, pc, r3
   4538c:	subs	r4, r0, #0
   45390:	mov	r6, r1
   45394:	ldr	r5, [r3, r2]
   45398:	ldr	r3, [r5]
   4539c:	str	r3, [fp, #-24]	; 0xffffffe8
   453a0:	beq	4545c <sd_bus_creds_has_bounding_cap@@Base+0x17b34>
   453a4:	cmp	r1, #0
   453a8:	beq	45480 <sd_bus_creds_has_bounding_cap@@Base+0x17b58>
   453ac:	mov	r1, #47	; 0x2f
   453b0:	bl	3074 <strchrnul@plt>
   453b4:	rsb	r1, r4, r0
   453b8:	mov	r0, r4
   453bc:	bl	34f4 <strnlen@plt>
   453c0:	mov	ip, #0
   453c4:	mov	r1, r4
   453c8:	add	r3, r0, #15
   453cc:	mov	r2, r0
   453d0:	bic	r3, r3, #7
   453d4:	sub	sp, sp, r3
   453d8:	mov	lr, sp
   453dc:	lsr	r3, lr, #3
   453e0:	strb	ip, [r0, r3, lsl #3]
   453e4:	lsl	r0, r3, #3
   453e8:	bl	30c8 <memcpy@plt>
   453ec:	cmp	r0, #0
   453f0:	beq	4547c <sd_bus_creds_has_bounding_cap@@Base+0x17b54>
   453f4:	ldrb	r3, [r0]
   453f8:	mov	r1, #3
   453fc:	cmp	r3, #95	; 0x5f
   45400:	addeq	r4, r0, #1
   45404:	movne	r4, r0
   45408:	mov	r0, r4
   4540c:	bl	461cc <sd_bus_creds_has_bounding_cap@@Base+0x188a4>
   45410:	cmp	r0, #0
   45414:	beq	45448 <sd_bus_creds_has_bounding_cap@@Base+0x17b20>
   45418:	mov	r0, r4
   4541c:	bl	341c <__strdup@plt>
   45420:	cmp	r0, #0
   45424:	beq	45450 <sd_bus_creds_has_bounding_cap@@Base+0x17b28>
   45428:	str	r0, [r6]
   4542c:	mov	r0, #0
   45430:	ldr	r2, [fp, #-24]	; 0xffffffe8
   45434:	ldr	r3, [r5]
   45438:	cmp	r2, r3
   4543c:	bne	45458 <sd_bus_creds_has_bounding_cap@@Base+0x17b30>
   45440:	sub	sp, fp, #16
   45444:	pop	{r4, r5, r6, fp, pc}
   45448:	mvn	r0, #21
   4544c:	b	45430 <sd_bus_creds_has_bounding_cap@@Base+0x17b08>
   45450:	mvn	r0, #11
   45454:	b	45430 <sd_bus_creds_has_bounding_cap@@Base+0x17b08>
   45458:	bl	314c <__stack_chk_fail@plt>
   4545c:	ldr	r0, [pc, #68]	; 454a8 <sd_bus_creds_has_bounding_cap@@Base+0x17b80>
   45460:	movw	r2, #1145	; 0x479
   45464:	ldr	r1, [pc, #64]	; 454ac <sd_bus_creds_has_bounding_cap@@Base+0x17b84>
   45468:	ldr	r3, [pc, #64]	; 454b0 <sd_bus_creds_has_bounding_cap@@Base+0x17b88>
   4546c:	add	r0, pc, r0
   45470:	add	r1, pc, r1
   45474:	add	r3, pc, r3
   45478:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4547c:	bl	45e8 <strspn@plt+0xed8>
   45480:	ldr	r0, [pc, #44]	; 454b4 <sd_bus_creds_has_bounding_cap@@Base+0x17b8c>
   45484:	movw	r2, #1146	; 0x47a
   45488:	ldr	r1, [pc, #40]	; 454b8 <sd_bus_creds_has_bounding_cap@@Base+0x17b90>
   4548c:	ldr	r3, [pc, #40]	; 454bc <sd_bus_creds_has_bounding_cap@@Base+0x17b94>
   45490:	add	r0, pc, r0
   45494:	add	r1, pc, r1
   45498:	add	r3, pc, r3
   4549c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   454a0:	andeq	r6, r2, r0, ror r9
   454a4:	andeq	r0, r0, r8, lsr #5
   454a8:	andeq	r1, r1, ip, lsl #8
   454ac:	ldrdeq	r1, [r1], -r8
   454b0:	andeq	r1, r1, r0, asr #9
   454b4:	andeq	r1, r1, ip, lsl r3
   454b8:			; <UNDEFINED> instruction: 0x000112b4
   454bc:	muleq	r1, ip, r4
   454c0:	cmp	r0, #0
   454c4:	push	{r4, lr}
   454c8:	mov	r4, r1
   454cc:	beq	454e8 <sd_bus_creds_has_bounding_cap@@Base+0x17bc0>
   454d0:	cmp	r1, #0
   454d4:	beq	45508 <sd_bus_creds_has_bounding_cap@@Base+0x17be0>
   454d8:	bl	45244 <sd_bus_creds_has_bounding_cap@@Base+0x1791c>
   454dc:	mov	r1, r4
   454e0:	pop	{r4, lr}
   454e4:	b	45374 <sd_bus_creds_has_bounding_cap@@Base+0x17a4c>
   454e8:	ldr	r0, [pc, #56]	; 45528 <sd_bus_creds_has_bounding_cap@@Base+0x17c00>
   454ec:	movw	r2, #1182	; 0x49e
   454f0:	ldr	r1, [pc, #52]	; 4552c <sd_bus_creds_has_bounding_cap@@Base+0x17c04>
   454f4:	ldr	r3, [pc, #52]	; 45530 <sd_bus_creds_has_bounding_cap@@Base+0x17c08>
   454f8:	add	r0, pc, r0
   454fc:	add	r1, pc, r1
   45500:	add	r3, pc, r3
   45504:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45508:	ldr	r0, [pc, #36]	; 45534 <sd_bus_creds_has_bounding_cap@@Base+0x17c0c>
   4550c:	movw	r2, #1183	; 0x49f
   45510:	ldr	r1, [pc, #32]	; 45538 <sd_bus_creds_has_bounding_cap@@Base+0x17c10>
   45514:	ldr	r3, [pc, #32]	; 4553c <sd_bus_creds_has_bounding_cap@@Base+0x17c14>
   45518:	add	r0, pc, r0
   4551c:	add	r1, pc, r1
   45520:	add	r3, pc, r3
   45524:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45528:	andeq	r8, r0, r4, lsr #10
   4552c:	andeq	r1, r1, ip, asr #4
   45530:	andeq	r1, r1, r8, asr #3
   45534:	muleq	r1, r4, r2
   45538:	andeq	r1, r1, ip, lsr #4
   4553c:	andeq	r1, r1, r8, lsr #3
   45540:	cmp	r0, #0
   45544:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   45548:	mov	r8, r1
   4554c:	beq	45748 <sd_bus_creds_has_bounding_cap@@Base+0x17e20>
   45550:	cmp	r1, #0
   45554:	beq	45728 <sd_bus_creds_has_bounding_cap@@Base+0x17e00>
   45558:	bl	45244 <sd_bus_creds_has_bounding_cap@@Base+0x1791c>
   4555c:	subs	r7, r0, #0
   45560:	beq	45708 <sd_bus_creds_has_bounding_cap@@Base+0x17de0>
   45564:	ldrb	r9, [r7]
   45568:	cmp	r9, #47	; 0x2f
   4556c:	movne	r3, r9
   45570:	movne	r4, r7
   45574:	bne	45590 <sd_bus_creds_has_bounding_cap@@Base+0x17c68>
   45578:	add	r2, r7, #1
   4557c:	mov	r4, r2
   45580:	add	r2, r2, #1
   45584:	ldrb	r3, [r4]
   45588:	cmp	r3, #47	; 0x2f
   4558c:	beq	4557c <sd_bus_creds_has_bounding_cap@@Base+0x17c54>
   45590:	cmp	r3, #0
   45594:	beq	4563c <sd_bus_creds_has_bounding_cap@@Base+0x17d14>
   45598:	add	r3, r4, #1
   4559c:	mov	r6, #0
   455a0:	b	455ac <sd_bus_creds_has_bounding_cap@@Base+0x17c84>
   455a4:	cmp	r2, #47	; 0x2f
   455a8:	beq	455c0 <sd_bus_creds_has_bounding_cap@@Base+0x17c98>
   455ac:	mov	r5, r3
   455b0:	ldrb	r2, [r3], #1
   455b4:	add	r6, r6, #1
   455b8:	cmp	r2, #0
   455bc:	bne	455a4 <sd_bus_creds_has_bounding_cap@@Base+0x17c7c>
   455c0:	cmp	r6, #14
   455c4:	bls	4563c <sd_bus_creds_has_bounding_cap@@Base+0x17d14>
   455c8:	ldr	r1, [pc, #408]	; 45768 <sd_bus_creds_has_bounding_cap@@Base+0x17e40>
   455cc:	mov	r0, r4
   455d0:	mov	r2, #8
   455d4:	add	r1, pc, r1
   455d8:	bl	3134 <memcmp@plt>
   455dc:	cmp	r0, #0
   455e0:	bne	4563c <sd_bus_creds_has_bounding_cap@@Base+0x17d14>
   455e4:	ldr	r1, [pc, #384]	; 4576c <sd_bus_creds_has_bounding_cap@@Base+0x17e44>
   455e8:	sub	r0, r6, #6
   455ec:	add	r0, r4, r0
   455f0:	mov	r2, #6
   455f4:	add	r1, pc, r1
   455f8:	bl	3134 <memcmp@plt>
   455fc:	cmp	r0, #0
   45600:	bne	4563c <sd_bus_creds_has_bounding_cap@@Base+0x17d14>
   45604:	ldrb	r3, [r5]
   45608:	cmp	r3, #47	; 0x2f
   4560c:	bne	45628 <sd_bus_creds_has_bounding_cap@@Base+0x17d00>
   45610:	add	r3, r5, #1
   45614:	mov	r5, r3
   45618:	add	r3, r3, #1
   4561c:	ldrb	r2, [r5]
   45620:	cmp	r2, #47	; 0x2f
   45624:	beq	45614 <sd_bus_creds_has_bounding_cap@@Base+0x17cec>
   45628:	mov	r0, r5
   4562c:	bl	45244 <sd_bus_creds_has_bounding_cap@@Base+0x1791c>
   45630:	mov	r1, r8
   45634:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   45638:	b	45374 <sd_bus_creds_has_bounding_cap@@Base+0x17a4c>
   4563c:	cmp	r9, #47	; 0x2f
   45640:	movne	r4, r7
   45644:	bne	45660 <sd_bus_creds_has_bounding_cap@@Base+0x17d38>
   45648:	add	r7, r7, #1
   4564c:	mov	r4, r7
   45650:	add	r7, r7, #1
   45654:	ldrb	r9, [r4]
   45658:	cmp	r9, #47	; 0x2f
   4565c:	beq	4564c <sd_bus_creds_has_bounding_cap@@Base+0x17d24>
   45660:	cmp	r9, #0
   45664:	beq	45700 <sd_bus_creds_has_bounding_cap@@Base+0x17dd8>
   45668:	add	r3, r4, #1
   4566c:	mov	r6, #0
   45670:	b	4567c <sd_bus_creds_has_bounding_cap@@Base+0x17d54>
   45674:	cmp	r2, #47	; 0x2f
   45678:	beq	45690 <sd_bus_creds_has_bounding_cap@@Base+0x17d68>
   4567c:	mov	r5, r3
   45680:	ldrb	r2, [r3], #1
   45684:	add	r6, r6, #1
   45688:	cmp	r2, #0
   4568c:	bne	45674 <sd_bus_creds_has_bounding_cap@@Base+0x17d4c>
   45690:	cmp	r6, #13
   45694:	bls	45700 <sd_bus_creds_has_bounding_cap@@Base+0x17dd8>
   45698:	ldr	r1, [pc, #208]	; 45770 <sd_bus_creds_has_bounding_cap@@Base+0x17e48>
   4569c:	mov	r0, r4
   456a0:	mov	r2, #5
   456a4:	add	r1, pc, r1
   456a8:	bl	3134 <memcmp@plt>
   456ac:	cmp	r0, #0
   456b0:	bne	45700 <sd_bus_creds_has_bounding_cap@@Base+0x17dd8>
   456b4:	ldr	r1, [pc, #184]	; 45774 <sd_bus_creds_has_bounding_cap@@Base+0x17e4c>
   456b8:	sub	r0, r6, #8
   456bc:	add	r0, r4, r0
   456c0:	mov	r2, #8
   456c4:	add	r1, pc, r1
   456c8:	bl	3134 <memcmp@plt>
   456cc:	cmp	r0, #0
   456d0:	bne	45700 <sd_bus_creds_has_bounding_cap@@Base+0x17dd8>
   456d4:	ldrb	r3, [r5]
   456d8:	cmp	r3, #47	; 0x2f
   456dc:	bne	45628 <sd_bus_creds_has_bounding_cap@@Base+0x17d00>
   456e0:	add	r3, r5, #1
   456e4:	mov	r5, r3
   456e8:	add	r3, r3, #1
   456ec:	ldrb	r2, [r5]
   456f0:	cmp	r2, #47	; 0x2f
   456f4:	beq	456e4 <sd_bus_creds_has_bounding_cap@@Base+0x17dbc>
   456f8:	cmp	r5, #0
   456fc:	bne	45628 <sd_bus_creds_has_bounding_cap@@Base+0x17d00>
   45700:	mvn	r0, #1
   45704:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   45708:	ldr	r0, [pc, #104]	; 45778 <sd_bus_creds_has_bounding_cap@@Base+0x17e50>
   4570c:	movw	r2, #1209	; 0x4b9
   45710:	ldr	r1, [pc, #100]	; 4577c <sd_bus_creds_has_bounding_cap@@Base+0x17e54>
   45714:	ldr	r3, [pc, #100]	; 45780 <sd_bus_creds_has_bounding_cap@@Base+0x17e58>
   45718:	add	r0, pc, r0
   4571c:	add	r1, pc, r1
   45720:	add	r3, pc, r3
   45724:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45728:	ldr	r0, [pc, #84]	; 45784 <sd_bus_creds_has_bounding_cap@@Base+0x17e5c>
   4572c:	movw	r2, #1247	; 0x4df
   45730:	ldr	r1, [pc, #80]	; 45788 <sd_bus_creds_has_bounding_cap@@Base+0x17e60>
   45734:	ldr	r3, [pc, #80]	; 4578c <sd_bus_creds_has_bounding_cap@@Base+0x17e64>
   45738:	add	r0, pc, r0
   4573c:	add	r1, pc, r1
   45740:	add	r3, pc, r3
   45744:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45748:	ldr	r0, [pc, #64]	; 45790 <sd_bus_creds_has_bounding_cap@@Base+0x17e68>
   4574c:	movw	r2, #1246	; 0x4de
   45750:	ldr	r1, [pc, #60]	; 45794 <sd_bus_creds_has_bounding_cap@@Base+0x17e6c>
   45754:	ldr	r3, [pc, #60]	; 45798 <sd_bus_creds_has_bounding_cap@@Base+0x17e70>
   45758:	add	r0, pc, r0
   4575c:	add	r1, pc, r1
   45760:	add	r3, pc, r3
   45764:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45768:	andeq	r1, r1, r0, ror #3
   4576c:	andeq	r1, r1, ip, asr #3
   45770:	andeq	r1, r1, r4, lsr #2
   45774:	andeq	r1, r1, ip, lsl #2
   45778:	andeq	sp, r0, r4, ror #22
   4577c:	andeq	r1, r1, ip, lsr #32
   45780:	andeq	r0, r1, r8, ror #31
   45784:	andeq	r1, r1, r4, ror r0
   45788:	andeq	r1, r1, ip
   4578c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   45790:	andeq	r8, r0, r4, asr #5
   45794:	andeq	r0, r1, ip, ror #31
   45798:	andeq	r0, r1, ip, ror pc
   4579c:	ldr	r3, [pc, #320]	; 458e4 <sd_bus_creds_has_bounding_cap@@Base+0x17fbc>
   457a0:	cmp	r0, #0
   457a4:	push	{r4, r5, r6, r7, fp, lr}
   457a8:	add	fp, sp, #20
   457ac:	ldr	r2, [pc, #308]	; 458e8 <sd_bus_creds_has_bounding_cap@@Base+0x17fc0>
   457b0:	sub	sp, sp, #8
   457b4:	add	r3, pc, r3
   457b8:	mov	r5, r1
   457bc:	ldr	r6, [r3, r2]
   457c0:	ldr	r3, [r6]
   457c4:	str	r3, [fp, #-24]	; 0xffffffe8
   457c8:	beq	458c0 <sd_bus_creds_has_bounding_cap@@Base+0x17f98>
   457cc:	bl	45244 <sd_bus_creds_has_bounding_cap@@Base+0x1791c>
   457d0:	mov	r1, #47	; 0x2f
   457d4:	mov	r4, r0
   457d8:	bl	3074 <strchrnul@plt>
   457dc:	cmp	r4, r0
   457e0:	beq	458b4 <sd_bus_creds_has_bounding_cap@@Base+0x17f8c>
   457e4:	rsb	r1, r4, r0
   457e8:	mov	r0, r4
   457ec:	bl	34f4 <strnlen@plt>
   457f0:	mov	ip, #0
   457f4:	mov	r1, r4
   457f8:	add	r3, r0, #15
   457fc:	mov	r2, r0
   45800:	bic	r3, r3, #7
   45804:	sub	sp, sp, r3
   45808:	mov	lr, sp
   4580c:	lsr	r3, lr, #3
   45810:	strb	ip, [r0, r3, lsl #3]
   45814:	lsl	r0, r3, #3
   45818:	bl	30c8 <memcpy@plt>
   4581c:	cmp	r0, #0
   45820:	beq	458e0 <sd_bus_creds_has_bounding_cap@@Base+0x17fb8>
   45824:	ldrb	r3, [r0]
   45828:	mov	r2, #8
   4582c:	ldr	r1, [pc, #184]	; 458ec <sd_bus_creds_has_bounding_cap@@Base+0x17fc4>
   45830:	cmp	r3, #95	; 0x5f
   45834:	addeq	r4, r0, #1
   45838:	add	r1, pc, r1
   4583c:	movne	r4, r0
   45840:	mov	r0, r4
   45844:	bl	36bc <strncmp@plt>
   45848:	subs	r7, r0, #0
   4584c:	bne	458b4 <sd_bus_creds_has_bounding_cap@@Base+0x17f8c>
   45850:	adds	r4, r4, #8
   45854:	beq	458b4 <sd_bus_creds_has_bounding_cap@@Base+0x17f8c>
   45858:	ldr	r1, [pc, #144]	; 458f0 <sd_bus_creds_has_bounding_cap@@Base+0x17fc8>
   4585c:	mov	r0, r4
   45860:	add	r1, pc, r1
   45864:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   45868:	cmp	r0, #0
   4586c:	cmpne	r0, r4
   45870:	mov	r1, r0
   45874:	beq	458b4 <sd_bus_creds_has_bounding_cap@@Base+0x17f8c>
   45878:	cmp	r5, #0
   4587c:	beq	45898 <sd_bus_creds_has_bounding_cap@@Base+0x17f70>
   45880:	mov	r0, r4
   45884:	rsb	r1, r4, r1
   45888:	bl	31ac <__strndup@plt>
   4588c:	cmp	r0, #0
   45890:	strne	r0, [r5]
   45894:	mvneq	r7, #11
   45898:	ldr	r2, [fp, #-24]	; 0xffffffe8
   4589c:	mov	r0, r7
   458a0:	ldr	r3, [r6]
   458a4:	cmp	r2, r3
   458a8:	bne	458bc <sd_bus_creds_has_bounding_cap@@Base+0x17f94>
   458ac:	sub	sp, fp, #20
   458b0:	pop	{r4, r5, r6, r7, fp, pc}
   458b4:	mvn	r7, #1
   458b8:	b	45898 <sd_bus_creds_has_bounding_cap@@Base+0x17f70>
   458bc:	bl	314c <__stack_chk_fail@plt>
   458c0:	ldr	r0, [pc, #44]	; 458f4 <sd_bus_creds_has_bounding_cap@@Base+0x17fcc>
   458c4:	movw	r2, #1314	; 0x522
   458c8:	ldr	r1, [pc, #40]	; 458f8 <sd_bus_creds_has_bounding_cap@@Base+0x17fd0>
   458cc:	ldr	r3, [pc, #40]	; 458fc <sd_bus_creds_has_bounding_cap@@Base+0x17fd4>
   458d0:	add	r0, pc, r0
   458d4:	add	r1, pc, r1
   458d8:	add	r3, pc, r3
   458dc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   458e0:	bl	45e8 <strspn@plt+0xed8>
   458e4:	andeq	r6, r2, r4, asr #10
   458e8:	andeq	r0, r0, r8, lsr #5
   458ec:	andeq	r0, r1, ip, ror pc
   458f0:	andeq	r0, r1, r0, ror #30
   458f4:	andeq	r8, r0, ip, asr #2
   458f8:	andeq	r0, r1, r4, ror lr
   458fc:	andeq	r0, r1, ip, lsl lr
   45900:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45904:	subs	sl, r0, #0
   45908:	mov	r9, r1
   4590c:	beq	45a08 <sd_bus_creds_has_bounding_cap@@Base+0x180e0>
   45910:	ldr	r8, [pc, #272]	; 45a28 <sd_bus_creds_has_bounding_cap@@Base+0x18100>
   45914:	cmp	r1, #0
   45918:	mov	r6, #0
   4591c:	add	r8, pc, r8
   45920:	mov	r7, r6
   45924:	beq	459e8 <sd_bus_creds_has_bounding_cap@@Base+0x180c0>
   45928:	ldrb	r3, [sl]
   4592c:	cmp	r3, #47	; 0x2f
   45930:	bne	45950 <sd_bus_creds_has_bounding_cap@@Base+0x18028>
   45934:	add	r2, sl, #1
   45938:	mov	r4, r2
   4593c:	add	r2, r2, #1
   45940:	ldrb	r3, [r4]
   45944:	cmp	r3, #47	; 0x2f
   45948:	beq	45938 <sd_bus_creds_has_bounding_cap@@Base+0x18010>
   4594c:	b	45954 <sd_bus_creds_has_bounding_cap@@Base+0x1802c>
   45950:	mov	r4, sl
   45954:	cmp	r3, #0
   45958:	beq	459b0 <sd_bus_creds_has_bounding_cap@@Base+0x18088>
   4595c:	add	r3, r4, #1
   45960:	mov	r5, #0
   45964:	b	45970 <sd_bus_creds_has_bounding_cap@@Base+0x18048>
   45968:	cmp	r2, #47	; 0x2f
   4596c:	beq	45984 <sd_bus_creds_has_bounding_cap@@Base+0x1805c>
   45970:	mov	sl, r3
   45974:	ldrb	r2, [r3], #1
   45978:	add	r5, r5, #1
   4597c:	cmp	r2, #0
   45980:	bne	45968 <sd_bus_creds_has_bounding_cap@@Base+0x18040>
   45984:	cmp	r5, #6
   45988:	bls	459b0 <sd_bus_creds_has_bounding_cap@@Base+0x18088>
   4598c:	sub	r0, r5, #6
   45990:	mov	r1, r8
   45994:	add	r0, r4, r0
   45998:	mov	r2, #6
   4599c:	bl	3134 <memcmp@plt>
   459a0:	cmp	r0, #0
   459a4:	moveq	r6, r5
   459a8:	moveq	r7, r4
   459ac:	beq	45928 <sd_bus_creds_has_bounding_cap@@Base+0x18000>
   459b0:	cmp	r7, #0
   459b4:	beq	459d8 <sd_bus_creds_has_bounding_cap@@Base+0x180b0>
   459b8:	mov	r0, r7
   459bc:	mov	r1, r6
   459c0:	bl	31ac <__strndup@plt>
   459c4:	cmp	r0, #0
   459c8:	beq	459e0 <sd_bus_creds_has_bounding_cap@@Base+0x180b8>
   459cc:	str	r0, [r9]
   459d0:	mov	r0, #0
   459d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   459d8:	mvn	r0, #1
   459dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   459e0:	mvn	r0, #11
   459e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   459e8:	ldr	r0, [pc, #60]	; 45a2c <sd_bus_creds_has_bounding_cap@@Base+0x18104>
   459ec:	movw	r2, #1406	; 0x57e
   459f0:	ldr	r1, [pc, #56]	; 45a30 <sd_bus_creds_has_bounding_cap@@Base+0x18108>
   459f4:	ldr	r3, [pc, #56]	; 45a34 <sd_bus_creds_has_bounding_cap@@Base+0x1810c>
   459f8:	add	r0, pc, r0
   459fc:	add	r1, pc, r1
   45a00:	add	r3, pc, r3
   45a04:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45a08:	ldr	r0, [pc, #40]	; 45a38 <sd_bus_creds_has_bounding_cap@@Base+0x18110>
   45a0c:	movw	r2, #1405	; 0x57d
   45a10:	ldr	r1, [pc, #36]	; 45a3c <sd_bus_creds_has_bounding_cap@@Base+0x18114>
   45a14:	ldr	r3, [pc, #36]	; 45a40 <sd_bus_creds_has_bounding_cap@@Base+0x18118>
   45a18:	add	r0, pc, r0
   45a1c:	add	r1, pc, r1
   45a20:	add	r3, pc, r3
   45a24:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45a28:	andeq	r0, r1, r8, asr #28
   45a2c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   45a30:	andeq	r0, r1, ip, asr #26
   45a34:	andeq	r0, r1, r4, ror #24
   45a38:	andeq	sp, r0, r4, ror #16
   45a3c:	andeq	r0, r1, ip, lsr #26
   45a40:	andeq	r0, r1, r4, asr #24
   45a44:	ldr	r3, [pc, #348]	; 45ba8 <sd_bus_creds_has_bounding_cap@@Base+0x18280>
   45a48:	cmp	r0, #0
   45a4c:	push	{r4, r5, r6, r7, r8, fp, lr}
   45a50:	add	fp, sp, #24
   45a54:	ldr	r2, [pc, #336]	; 45bac <sd_bus_creds_has_bounding_cap@@Base+0x18284>
   45a58:	sub	sp, sp, #20
   45a5c:	add	r3, pc, r3
   45a60:	mov	r7, r1
   45a64:	mov	r1, #0
   45a68:	ldr	r6, [r3, r2]
   45a6c:	str	r1, [fp, #-40]	; 0xffffffd8
   45a70:	ldr	r3, [r6]
   45a74:	str	r3, [fp, #-32]	; 0xffffffe0
   45a78:	beq	45b74 <sd_bus_creds_has_bounding_cap@@Base+0x1824c>
   45a7c:	sub	r1, fp, #40	; 0x28
   45a80:	bl	45900 <sd_bus_creds_has_bounding_cap@@Base+0x17fd8>
   45a84:	cmp	r0, #0
   45a88:	movlt	r8, r0
   45a8c:	ldrlt	r0, [fp, #-40]	; 0xffffffd8
   45a90:	blt	45b44 <sd_bus_creds_has_bounding_cap@@Base+0x1821c>
   45a94:	ldr	r4, [fp, #-40]	; 0xffffffd8
   45a98:	mov	r2, #5
   45a9c:	ldr	r1, [pc, #268]	; 45bb0 <sd_bus_creds_has_bounding_cap@@Base+0x18288>
   45aa0:	mov	r0, r4
   45aa4:	add	r1, pc, r1
   45aa8:	bl	36bc <strncmp@plt>
   45aac:	subs	r8, r0, #0
   45ab0:	bne	45b64 <sd_bus_creds_has_bounding_cap@@Base+0x1823c>
   45ab4:	adds	r5, r4, #5
   45ab8:	mov	r0, r4
   45abc:	beq	45b68 <sd_bus_creds_has_bounding_cap@@Base+0x18240>
   45ac0:	ldr	r1, [pc, #236]	; 45bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1828c>
   45ac4:	add	r1, pc, r1
   45ac8:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   45acc:	cmp	r0, #0
   45ad0:	beq	45b64 <sd_bus_creds_has_bounding_cap@@Base+0x1823c>
   45ad4:	rsb	r1, r5, r0
   45ad8:	mov	r0, r5
   45adc:	bl	34f4 <strnlen@plt>
   45ae0:	mov	r1, r5
   45ae4:	add	r2, r0, #15
   45ae8:	mov	r3, r0
   45aec:	bic	r2, r2, #7
   45af0:	mov	r0, #0
   45af4:	sub	sp, sp, r2
   45af8:	mov	r2, r3
   45afc:	mov	lr, sp
   45b00:	lsr	ip, lr, #3
   45b04:	strb	r0, [r3, ip, lsl #3]
   45b08:	lsl	r0, ip, #3
   45b0c:	bl	30c8 <memcpy@plt>
   45b10:	cmp	r0, #0
   45b14:	beq	45b64 <sd_bus_creds_has_bounding_cap@@Base+0x1823c>
   45b18:	sub	r1, fp, #36	; 0x24
   45b1c:	bl	3adac <sd_bus_creds_has_bounding_cap@@Base+0xd484>
   45b20:	cmp	r0, #0
   45b24:	ldrlt	r0, [fp, #-40]	; 0xffffffd8
   45b28:	mvnlt	r8, #4
   45b2c:	blt	45b44 <sd_bus_creds_has_bounding_cap@@Base+0x1821c>
   45b30:	cmp	r7, #0
   45b34:	ldrne	r3, [fp, #-36]	; 0xffffffdc
   45b38:	ldreq	r0, [fp, #-40]	; 0xffffffd8
   45b3c:	ldrne	r0, [fp, #-40]	; 0xffffffd8
   45b40:	strne	r3, [r7]
   45b44:	bl	3080 <free@plt>
   45b48:	ldr	r2, [fp, #-32]	; 0xffffffe0
   45b4c:	ldr	r3, [r6]
   45b50:	mov	r0, r8
   45b54:	cmp	r2, r3
   45b58:	bne	45b70 <sd_bus_creds_has_bounding_cap@@Base+0x18248>
   45b5c:	sub	sp, fp, #24
   45b60:	pop	{r4, r5, r6, r7, r8, fp, pc}
   45b64:	mov	r0, r4
   45b68:	mvn	r8, #1
   45b6c:	b	45b44 <sd_bus_creds_has_bounding_cap@@Base+0x1821c>
   45b70:	bl	314c <__stack_chk_fail@plt>
   45b74:	ldr	r0, [pc, #60]	; 45bb8 <sd_bus_creds_has_bounding_cap@@Base+0x18290>
   45b78:	movw	r2, #1364	; 0x554
   45b7c:	ldr	r1, [pc, #56]	; 45bbc <sd_bus_creds_has_bounding_cap@@Base+0x18294>
   45b80:	ldr	r3, [pc, #56]	; 45bc0 <sd_bus_creds_has_bounding_cap@@Base+0x18298>
   45b84:	add	r0, pc, r0
   45b88:	add	r1, pc, r1
   45b8c:	add	r3, pc, r3
   45b90:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45b94:	mov	r4, r0
   45b98:	ldr	r0, [fp, #-40]	; 0xffffffd8
   45b9c:	bl	3080 <free@plt>
   45ba0:	mov	r0, r4
   45ba4:	bl	36a4 <_Unwind_Resume@plt>
   45ba8:	muleq	r2, ip, r2
   45bac:	andeq	r0, r0, r8, lsr #5
   45bb0:	andeq	r0, r1, r4, asr sp
   45bb4:	andeq	r0, r1, r0, lsr #25
   45bb8:	muleq	r0, r8, lr
   45bbc:	andeq	r0, r1, r0, asr #23
   45bc0:	andeq	r0, r1, r0, lsl fp
   45bc4:	push	{r3, r4, r5, r6, r7, lr}
   45bc8:	subs	r6, r0, #0
   45bcc:	beq	45c68 <sd_bus_creds_has_bounding_cap@@Base+0x18340>
   45bd0:	cmp	r1, #0
   45bd4:	bne	45c2c <sd_bus_creds_has_bounding_cap@@Base+0x18304>
   45bd8:	ldrb	r1, [r6]
   45bdc:	cmp	r1, #0
   45be0:	cmpne	r1, #95	; 0x5f
   45be4:	movne	r7, #0
   45be8:	moveq	r7, #1
   45bec:	moveq	r7, #0
   45bf0:	beq	45c24 <sd_bus_creds_has_bounding_cap@@Base+0x182fc>
   45bf4:	ldr	r5, [pc, #120]	; 45c74 <sd_bus_creds_has_bounding_cap@@Base+0x1834c>
   45bf8:	add	r4, r6, #1
   45bfc:	add	r5, pc, r5
   45c00:	b	45c10 <sd_bus_creds_has_bounding_cap@@Base+0x182e8>
   45c04:	ldrb	r1, [r4], #1
   45c08:	cmp	r1, #0
   45c0c:	beq	45c50 <sd_bus_creds_has_bounding_cap@@Base+0x18328>
   45c10:	mov	r0, r5
   45c14:	bl	33b0 <strchr@plt>
   45c18:	mov	r3, r4
   45c1c:	cmp	r0, #0
   45c20:	bne	45c04 <sd_bus_creds_has_bounding_cap@@Base+0x182dc>
   45c24:	mov	r0, r7
   45c28:	pop	{r3, r4, r5, r6, r7, pc}
   45c2c:	ldr	r1, [pc, #68]	; 45c78 <sd_bus_creds_has_bounding_cap@@Base+0x18350>
   45c30:	mov	r2, #5
   45c34:	add	r1, pc, r1
   45c38:	bl	36bc <strncmp@plt>
   45c3c:	cmp	r0, #0
   45c40:	bne	45bd8 <sd_bus_creds_has_bounding_cap@@Base+0x182b0>
   45c44:	adds	r3, r6, #5
   45c48:	movne	r6, r3
   45c4c:	b	45bd8 <sd_bus_creds_has_bounding_cap@@Base+0x182b0>
   45c50:	rsb	r3, r6, r3
   45c54:	cmp	r3, #4096	; 0x1000
   45c58:	movgt	r7, #0
   45c5c:	movle	r7, #1
   45c60:	mov	r0, r7
   45c64:	pop	{r3, r4, r5, r6, r7, pc}
   45c68:	mov	r7, r6
   45c6c:	mov	r0, r7
   45c70:	pop	{r3, r4, r5, r6, r7, pc}
   45c74:	andeq	r0, r1, r4, lsr ip
   45c78:	andeq	r0, r1, r8, ror #22
   45c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45c80:	add	fp, sp, #32
   45c84:	sub	sp, sp, #2112	; 0x840
   45c88:	ldr	r3, [pc, #784]	; 45fa0 <sd_bus_creds_has_bounding_cap@@Base+0x18678>
   45c8c:	sub	sp, sp, #4
   45c90:	cmp	r2, #0
   45c94:	str	r2, [fp, #-2136]	; 0xfffff7a8
   45c98:	ldr	r2, [pc, #772]	; 45fa4 <sd_bus_creds_has_bounding_cap@@Base+0x1867c>
   45c9c:	add	r3, pc, r3
   45ca0:	mov	r4, r1
   45ca4:	mov	r5, r0
   45ca8:	ldr	r2, [r3, r2]
   45cac:	ldr	r3, [r2]
   45cb0:	str	r2, [fp, #-2132]	; 0xfffff7ac
   45cb4:	str	r3, [fp, #-40]	; 0xffffffd8
   45cb8:	beq	45f6c <sd_bus_creds_has_bounding_cap@@Base+0x18644>
   45cbc:	cmp	r1, #0
   45cc0:	blt	45f4c <sd_bus_creds_has_bounding_cap@@Base+0x18624>
   45cc4:	cmp	r0, #0
   45cc8:	beq	45eb4 <sd_bus_creds_has_bounding_cap@@Base+0x1858c>
   45ccc:	mov	r1, #1
   45cd0:	bl	45bc4 <sd_bus_creds_has_bounding_cap@@Base+0x1829c>
   45cd4:	cmp	r0, #0
   45cd8:	beq	45f2c <sd_bus_creds_has_bounding_cap@@Base+0x18604>
   45cdc:	mov	r0, r5
   45ce0:	bl	452e0 <sd_bus_creds_has_bounding_cap@@Base+0x179b8>
   45ce4:	str	r0, [fp, #-2104]	; 0xfffff7c8
   45ce8:	ldr	r5, [pc, #696]	; 45fa8 <sd_bus_creds_has_bounding_cap@@Base+0x18680>
   45cec:	cmp	r4, #0
   45cf0:	add	r5, pc, r5
   45cf4:	bne	45ec4 <sd_bus_creds_has_bounding_cap@@Base+0x1859c>
   45cf8:	ldr	r1, [pc, #684]	; 45fac <sd_bus_creds_has_bounding_cap@@Base+0x18684>
   45cfc:	mov	r0, r5
   45d00:	add	r1, pc, r1
   45d04:	bl	3620 <fopen64@plt>
   45d08:	cmp	r0, #0
   45d0c:	str	r0, [fp, #-2120]	; 0xfffff7b8
   45d10:	beq	45eec <sd_bus_creds_has_bounding_cap@@Base+0x185c4>
   45d14:	ldr	r2, [pc, #660]	; 45fb0 <sd_bus_creds_has_bounding_cap@@Base+0x18688>
   45d18:	sub	r1, fp, #2080	; 0x820
   45d1c:	ldr	r3, [pc, #656]	; 45fb4 <sd_bus_creds_has_bounding_cap@@Base+0x1868c>
   45d20:	sub	r1, r1, #4
   45d24:	add	r2, pc, r2
   45d28:	ldr	r0, [fp, #-2104]	; 0xfffff7c8
   45d2c:	str	r2, [fp, #-2128]	; 0xfffff7b0
   45d30:	sub	r2, fp, #2080	; 0x820
   45d34:	add	r3, pc, r3
   45d38:	sub	r2, r2, #8
   45d3c:	str	r3, [fp, #-2108]	; 0xfffff7c4
   45d40:	str	r1, [fp, #-2124]	; 0xfffff7b4
   45d44:	str	r2, [fp, #-2112]	; 0xfffff7c0
   45d48:	bl	33a4 <strlen@plt>
   45d4c:	ldr	r8, [pc, #612]	; 45fb8 <sd_bus_creds_has_bounding_cap@@Base+0x18690>
   45d50:	add	r8, pc, r8
   45d54:	mov	r4, r0
   45d58:	sub	r0, fp, #2080	; 0x820
   45d5c:	mov	r1, #2048	; 0x800
   45d60:	sub	r0, r0, #8
   45d64:	ldr	r2, [fp, #-2120]	; 0xfffff7b8
   45d68:	bl	308c <fgets@plt>
   45d6c:	cmp	r0, #0
   45d70:	beq	45f0c <sd_bus_creds_has_bounding_cap@@Base+0x185e4>
   45d74:	sub	r0, fp, #2080	; 0x820
   45d78:	sub	r0, r0, #8
   45d7c:	bl	3b8c4 <sd_bus_creds_has_bounding_cap@@Base+0xdf9c>
   45d80:	sub	r0, fp, #2080	; 0x820
   45d84:	mov	r1, #58	; 0x3a
   45d88:	sub	r0, r0, #8
   45d8c:	bl	33b0 <strchr@plt>
   45d90:	cmp	r0, #0
   45d94:	beq	45d58 <sd_bus_creds_has_bounding_cap@@Base+0x18430>
   45d98:	add	r7, r0, #1
   45d9c:	mov	r1, #58	; 0x3a
   45da0:	mov	r0, r7
   45da4:	bl	33b0 <strchr@plt>
   45da8:	cmp	r0, #0
   45dac:	str	r0, [fp, #-2116]	; 0xfffff7bc
   45db0:	beq	45d58 <sd_bus_creds_has_bounding_cap@@Base+0x18430>
   45db4:	sub	r3, fp, #2080	; 0x820
   45db8:	mov	r2, #0
   45dbc:	sub	r3, r3, #4
   45dc0:	strb	r2, [r0]
   45dc4:	sub	r6, r3, #8
   45dc8:	sub	r5, r3, #12
   45dcc:	ldr	r2, [fp, #-2128]	; 0xfffff7b0
   45dd0:	mov	r3, #0
   45dd4:	mov	r0, r6
   45dd8:	mov	r1, r5
   45ddc:	str	r7, [fp, #-2092]	; 0xfffff7d4
   45de0:	bl	3b74c <sd_bus_creds_has_bounding_cap@@Base+0xde24>
   45de4:	subs	sl, r0, #0
   45de8:	beq	45d58 <sd_bus_creds_has_bounding_cap@@Base+0x18430>
   45dec:	add	r7, r4, #5
   45df0:	b	45e48 <sd_bus_creds_has_bounding_cap@@Base+0x18520>
   45df4:	cmp	r9, r7
   45df8:	bne	45e2c <sd_bus_creds_has_bounding_cap@@Base+0x18504>
   45dfc:	mov	r0, sl
   45e00:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   45e04:	mov	r2, #5
   45e08:	bl	3134 <memcmp@plt>
   45e0c:	cmp	r0, #0
   45e10:	bne	45e2c <sd_bus_creds_has_bounding_cap@@Base+0x18504>
   45e14:	add	r0, sl, #5
   45e18:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   45e1c:	mov	r2, r4
   45e20:	bl	3134 <memcmp@plt>
   45e24:	cmp	r0, #0
   45e28:	beq	45e6c <sd_bus_creds_has_bounding_cap@@Base+0x18544>
   45e2c:	mov	r0, r6
   45e30:	mov	r1, r5
   45e34:	mov	r2, r8
   45e38:	mov	r3, #0
   45e3c:	bl	3b74c <sd_bus_creds_has_bounding_cap@@Base+0xde24>
   45e40:	subs	sl, r0, #0
   45e44:	beq	45d58 <sd_bus_creds_has_bounding_cap@@Base+0x18430>
   45e48:	ldr	r9, [fp, #-2096]	; 0xfffff7d0
   45e4c:	cmp	r9, r4
   45e50:	bne	45df4 <sd_bus_creds_has_bounding_cap@@Base+0x184cc>
   45e54:	mov	r0, sl
   45e58:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   45e5c:	mov	r2, r4
   45e60:	bl	3134 <memcmp@plt>
   45e64:	cmp	r0, #0
   45e68:	bne	45df4 <sd_bus_creds_has_bounding_cap@@Base+0x184cc>
   45e6c:	ldr	r2, [fp, #-2116]	; 0xfffff7bc
   45e70:	add	r0, r2, #1
   45e74:	bl	341c <__strdup@plt>
   45e78:	cmp	r0, #0
   45e7c:	beq	45f04 <sd_bus_creds_has_bounding_cap@@Base+0x185dc>
   45e80:	ldr	r3, [fp, #-2136]	; 0xfffff7a8
   45e84:	mov	r4, #0
   45e88:	str	r0, [r3]
   45e8c:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   45e90:	bl	34dc <fclose@plt>
   45e94:	ldr	r1, [fp, #-2132]	; 0xfffff7ac
   45e98:	mov	r0, r4
   45e9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   45ea0:	ldr	r3, [r1]
   45ea4:	cmp	r2, r3
   45ea8:	bne	45f34 <sd_bus_creds_has_bounding_cap@@Base+0x1860c>
   45eac:	sub	sp, fp, #32
   45eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45eb4:	ldr	r1, [pc, #256]	; 45fbc <sd_bus_creds_has_bounding_cap@@Base+0x18694>
   45eb8:	add	r1, pc, r1
   45ebc:	str	r1, [fp, #-2104]	; 0xfffff7c8
   45ec0:	b	45ce8 <sd_bus_creds_has_bounding_cap@@Base+0x183c0>
   45ec4:	sub	sp, sp, #40	; 0x28
   45ec8:	ldr	r3, [pc, #240]	; 45fc0 <sd_bus_creds_has_bounding_cap@@Base+0x18698>
   45ecc:	add	r5, sp, #8
   45ed0:	mov	r1, #1
   45ed4:	mov	r2, #26
   45ed8:	str	r4, [sp]
   45edc:	mov	r0, r5
   45ee0:	add	r3, pc, r3
   45ee4:	bl	3404 <__sprintf_chk@plt>
   45ee8:	b	45cf8 <sd_bus_creds_has_bounding_cap@@Base+0x183d0>
   45eec:	bl	33f8 <__errno_location@plt>
   45ef0:	ldr	r4, [r0]
   45ef4:	cmp	r4, #2
   45ef8:	rsbne	r4, r4, #0
   45efc:	mvneq	r4, #2
   45f00:	b	45e94 <sd_bus_creds_has_bounding_cap@@Base+0x1856c>
   45f04:	mvn	r4, #11
   45f08:	b	45e8c <sd_bus_creds_has_bounding_cap@@Base+0x18564>
   45f0c:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   45f10:	bl	30a4 <ferror@plt>
   45f14:	cmp	r0, #0
   45f18:	beq	45f98 <sd_bus_creds_has_bounding_cap@@Base+0x18670>
   45f1c:	bl	33f8 <__errno_location@plt>
   45f20:	ldr	r4, [r0]
   45f24:	rsb	r4, r4, #0
   45f28:	b	45e8c <sd_bus_creds_has_bounding_cap@@Base+0x18564>
   45f2c:	mvn	r4, #21
   45f30:	b	45e94 <sd_bus_creds_has_bounding_cap@@Base+0x1856c>
   45f34:	bl	314c <__stack_chk_fail@plt>
   45f38:	mov	r4, r0
   45f3c:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   45f40:	bl	34dc <fclose@plt>
   45f44:	mov	r0, r4
   45f48:	bl	36a4 <_Unwind_Resume@plt>
   45f4c:	ldr	r0, [pc, #112]	; 45fc4 <sd_bus_creds_has_bounding_cap@@Base+0x1869c>
   45f50:	movw	r2, #741	; 0x2e5
   45f54:	ldr	r1, [pc, #108]	; 45fc8 <sd_bus_creds_has_bounding_cap@@Base+0x186a0>
   45f58:	ldr	r3, [pc, #108]	; 45fcc <sd_bus_creds_has_bounding_cap@@Base+0x186a4>
   45f5c:	add	r0, pc, r0
   45f60:	add	r1, pc, r1
   45f64:	add	r3, pc, r3
   45f68:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45f6c:	ldr	r0, [pc, #92]	; 45fd0 <sd_bus_creds_has_bounding_cap@@Base+0x186a8>
   45f70:	mov	r2, #740	; 0x2e4
   45f74:	ldr	r1, [pc, #88]	; 45fd4 <sd_bus_creds_has_bounding_cap@@Base+0x186ac>
   45f78:	ldr	r3, [pc, #88]	; 45fd8 <sd_bus_creds_has_bounding_cap@@Base+0x186b0>
   45f7c:	add	r0, pc, r0
   45f80:	add	r1, pc, r1
   45f84:	add	r3, pc, r3
   45f88:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   45f8c:	mov	r4, r0
   45f90:	b	45f44 <sd_bus_creds_has_bounding_cap@@Base+0x1861c>
   45f94:	b	45f8c <sd_bus_creds_has_bounding_cap@@Base+0x18664>
   45f98:	mvn	r4, #1
   45f9c:	b	45e8c <sd_bus_creds_has_bounding_cap@@Base+0x18564>
   45fa0:	andeq	r6, r2, ip, asr r0
   45fa4:	andeq	r0, r0, r8, lsr #5
   45fa8:	andeq	r0, r1, ip, asr #23
   45fac:	andeq	ip, r0, r4, asr #16
   45fb0:	andeq	lr, r0, r8, lsr r8
   45fb4:	andeq	r0, r1, r8, ror #20
   45fb8:	andeq	lr, r0, ip, lsl #16
   45fbc:	ldrdeq	r0, [r1], -r4
   45fc0:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   45fc4:	andeq	r9, r0, ip, ror #15
   45fc8:	andeq	r0, r1, r8, ror #15
   45fcc:			; <UNDEFINED> instruction: 0x000107b4
   45fd0:	andeq	r7, r0, r0, lsr #21
   45fd4:	andeq	r0, r1, r8, asr #15
   45fd8:	muleq	r1, r4, r7
   45fdc:	ldr	r3, [pc, #164]	; 46088 <sd_bus_creds_has_bounding_cap@@Base+0x18760>
   45fe0:	ldr	r2, [pc, #164]	; 4608c <sd_bus_creds_has_bounding_cap@@Base+0x18764>
   45fe4:	add	r3, pc, r3
   45fe8:	push	{r4, r5, r6, lr}
   45fec:	subs	r5, r0, #0
   45ff0:	ldr	r4, [r3, r2]
   45ff4:	sub	sp, sp, #8
   45ff8:	ldr	r3, [r4]
   45ffc:	str	r3, [sp, #4]
   46000:	beq	46068 <sd_bus_creds_has_bounding_cap@@Base+0x18740>
   46004:	ldr	r0, [pc, #132]	; 46090 <sd_bus_creds_has_bounding_cap@@Base+0x18768>
   46008:	mov	r1, #1
   4600c:	mov	r2, sp
   46010:	add	r0, pc, r0
   46014:	bl	45c7c <sd_bus_creds_has_bounding_cap@@Base+0x18354>
   46018:	cmp	r0, #0
   4601c:	blt	4604c <sd_bus_creds_has_bounding_cap@@Base+0x18724>
   46020:	ldr	r6, [sp]
   46024:	ldr	r1, [pc, #104]	; 46094 <sd_bus_creds_has_bounding_cap@@Base+0x1876c>
   46028:	mov	r0, r6
   4602c:	add	r1, pc, r1
   46030:	bl	3a64c <sd_bus_creds_has_bounding_cap@@Base+0xcd24>
   46034:	cmp	r0, #0
   46038:	movne	r3, #0
   4603c:	strbne	r3, [r0]
   46040:	ldrne	r6, [sp]
   46044:	mov	r0, #0
   46048:	str	r6, [r5]
   4604c:	ldr	r2, [sp, #4]
   46050:	ldr	r3, [r4]
   46054:	cmp	r2, r3
   46058:	bne	46064 <sd_bus_creds_has_bounding_cap@@Base+0x1873c>
   4605c:	add	sp, sp, #8
   46060:	pop	{r4, r5, r6, pc}
   46064:	bl	314c <__stack_chk_fail@plt>
   46068:	ldr	r0, [pc, #40]	; 46098 <sd_bus_creds_has_bounding_cap@@Base+0x18770>
   4606c:	movw	r2, #1068	; 0x42c
   46070:	ldr	r1, [pc, #36]	; 4609c <sd_bus_creds_has_bounding_cap@@Base+0x18774>
   46074:	ldr	r3, [pc, #36]	; 460a0 <sd_bus_creds_has_bounding_cap@@Base+0x18778>
   46078:	add	r0, pc, r0
   4607c:	add	r1, pc, r1
   46080:	add	r3, pc, r3
   46084:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   46088:	andeq	r5, r2, r4, lsl sp
   4608c:	andeq	r0, r0, r8, lsr #5
   46090:	andeq	r0, r1, ip, ror r7
   46094:			; <UNDEFINED> instruction: 0x000108b4
   46098:	andeq	r7, r0, r4, lsr #19
   4609c:	andeq	r0, r1, ip, asr #13
   460a0:	andeq	r0, r1, r4, lsr r6
   460a4:	ldr	r3, [pc, #256]	; 461ac <sd_bus_creds_has_bounding_cap@@Base+0x18884>
   460a8:	push	{r4, r5, r6, r7, r8, lr}
   460ac:	subs	r6, r0, #0
   460b0:	ldr	r0, [pc, #248]	; 461b0 <sd_bus_creds_has_bounding_cap@@Base+0x18888>
   460b4:	add	r3, pc, r3
   460b8:	sub	sp, sp, #8
   460bc:	mov	r5, r2
   460c0:	mov	r2, #0
   460c4:	ldr	r4, [r3, r0]
   460c8:	str	r2, [sp]
   460cc:	ldr	r3, [r4]
   460d0:	str	r3, [sp, #4]
   460d4:	beq	4618c <sd_bus_creds_has_bounding_cap@@Base+0x18864>
   460d8:	cmp	r5, #0
   460dc:	beq	46158 <sd_bus_creds_has_bounding_cap@@Base+0x18830>
   460e0:	cmp	r1, #0
   460e4:	movne	r8, r2
   460e8:	beq	46130 <sd_bus_creds_has_bounding_cap@@Base+0x18808>
   460ec:	mov	r0, r6
   460f0:	bl	3f8a0 <sd_bus_creds_has_bounding_cap@@Base+0x11f78>
   460f4:	cmp	r0, #0
   460f8:	streq	r6, [r5]
   460fc:	subne	r3, r0, #1
   46100:	strne	r3, [r5]
   46104:	movne	r7, #0
   46108:	moveq	r7, r0
   4610c:	mov	r0, r8
   46110:	bl	3080 <free@plt>
   46114:	ldr	r2, [sp, #4]
   46118:	ldr	r3, [r4]
   4611c:	mov	r0, r7
   46120:	cmp	r2, r3
   46124:	bne	46154 <sd_bus_creds_has_bounding_cap@@Base+0x1882c>
   46128:	add	sp, sp, #8
   4612c:	pop	{r4, r5, r6, r7, r8, pc}
   46130:	mov	r0, sp
   46134:	bl	45fdc <sd_bus_creds_has_bounding_cap@@Base+0x186b4>
   46138:	cmp	r0, #0
   4613c:	ldrge	r1, [sp]
   46140:	movge	r8, r1
   46144:	bge	460ec <sd_bus_creds_has_bounding_cap@@Base+0x187c4>
   46148:	mov	r7, r0
   4614c:	ldr	r8, [sp]
   46150:	b	4610c <sd_bus_creds_has_bounding_cap@@Base+0x187e4>
   46154:	bl	314c <__stack_chk_fail@plt>
   46158:	ldr	r0, [pc, #84]	; 461b4 <sd_bus_creds_has_bounding_cap@@Base+0x1888c>
   4615c:	mov	r2, #1088	; 0x440
   46160:	ldr	r1, [pc, #80]	; 461b8 <sd_bus_creds_has_bounding_cap@@Base+0x18890>
   46164:	ldr	r3, [pc, #80]	; 461bc <sd_bus_creds_has_bounding_cap@@Base+0x18894>
   46168:	add	r0, pc, r0
   4616c:	add	r1, pc, r1
   46170:	add	r3, pc, r3
   46174:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   46178:	mov	r4, r0
   4617c:	ldr	r0, [sp]
   46180:	bl	3080 <free@plt>
   46184:	mov	r0, r4
   46188:	bl	36a4 <_Unwind_Resume@plt>
   4618c:	ldr	r0, [pc, #44]	; 461c0 <sd_bus_creds_has_bounding_cap@@Base+0x18898>
   46190:	movw	r2, #1087	; 0x43f
   46194:	ldr	r1, [pc, #40]	; 461c4 <sd_bus_creds_has_bounding_cap@@Base+0x1889c>
   46198:	ldr	r3, [pc, #40]	; 461c8 <sd_bus_creds_has_bounding_cap@@Base+0x188a0>
   4619c:	add	r0, pc, r0
   461a0:	add	r1, pc, r1
   461a4:	add	r3, pc, r3
   461a8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   461ac:	andeq	r5, r2, r4, asr #24
   461b0:	andeq	r0, r0, r8, lsr #5
   461b4:	andeq	r0, r1, r8, lsl #15
   461b8:	ldrdeq	r0, [r1], -ip
   461bc:			; <UNDEFINED> instruction: 0x000105b8
   461c0:	ldrdeq	r0, [r1], -ip
   461c4:	andeq	r0, r1, r8, lsr #11
   461c8:	andeq	r0, r1, r4, lsl #11
   461cc:	bics	r3, r1, #7
   461d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   461d4:	mov	r8, r1
   461d8:	mov	r5, r0
   461dc:	bne	46330 <sd_bus_creds_has_bounding_cap@@Base+0x18a08>
   461e0:	cmp	r1, #0
   461e4:	beq	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   461e8:	cmp	r0, #0
   461ec:	beq	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   461f0:	ldrb	r3, [r0]
   461f4:	cmp	r3, #0
   461f8:	bne	46208 <sd_bus_creds_has_bounding_cap@@Base+0x188e0>
   461fc:	mov	r6, #0
   46200:	mov	r0, r6
   46204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46208:	bl	33a4 <strlen@plt>
   4620c:	cmp	r0, #255	; 0xff
   46210:	bhi	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   46214:	mov	r0, r5
   46218:	mov	r1, #46	; 0x2e
   4621c:	bl	356c <strrchr@plt>
   46220:	cmp	r0, #0
   46224:	cmpne	r0, r5
   46228:	mov	r7, r0
   4622c:	movne	r6, #0
   46230:	moveq	r6, #1
   46234:	beq	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   46238:	ldr	r0, [pc, #272]	; 46350 <sd_bus_creds_has_bounding_cap@@Base+0x18a28>
   4623c:	mov	r1, #13
   46240:	add	r2, r7, #1
   46244:	add	r0, pc, r0
   46248:	bl	3f554 <sd_bus_creds_has_bounding_cap@@Base+0x11c2c>
   4624c:	cmp	r0, #0
   46250:	blt	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   46254:	cmp	r5, r7
   46258:	bcs	462e0 <sd_bus_creds_has_bounding_cap@@Base+0x189b8>
   4625c:	ldr	r9, [pc, #240]	; 46354 <sd_bus_creds_has_bounding_cap@@Base+0x18a2c>
   46260:	mov	r4, r5
   46264:	mov	sl, r6
   46268:	add	r9, pc, r9
   4626c:	b	46288 <sd_bus_creds_has_bounding_cap@@Base+0x18960>
   46270:	mov	r0, r9
   46274:	bl	33b0 <strchr@plt>
   46278:	cmp	r0, #0
   4627c:	beq	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   46280:	cmp	r4, r7
   46284:	beq	462a4 <sd_bus_creds_has_bounding_cap@@Base+0x1897c>
   46288:	mov	r3, r4
   4628c:	ldrb	r1, [r4], #1
   46290:	cmp	r1, #64	; 0x40
   46294:	bne	46270 <sd_bus_creds_has_bounding_cap@@Base+0x18948>
   46298:	cmp	sl, #0
   4629c:	moveq	sl, r3
   462a0:	b	46270 <sd_bus_creds_has_bounding_cap@@Base+0x18948>
   462a4:	cmp	sl, r5
   462a8:	beq	461fc <sd_bus_creds_has_bounding_cap@@Base+0x188d4>
   462ac:	tst	r8, #1
   462b0:	beq	462ec <sd_bus_creds_has_bounding_cap@@Base+0x189c4>
   462b4:	cmp	sl, #0
   462b8:	beq	46328 <sd_bus_creds_has_bounding_cap@@Base+0x18a00>
   462bc:	tst	r8, #2
   462c0:	bne	462fc <sd_bus_creds_has_bounding_cap@@Base+0x189d4>
   462c4:	tst	r8, #4
   462c8:	beq	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   462cc:	add	sl, sl, #1
   462d0:	subs	r3, r7, sl
   462d4:	rsbs	r6, r3, #0
   462d8:	adcs	r6, r6, r3
   462dc:	b	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   462e0:	tst	r8, #1
   462e4:	moveq	sl, r6
   462e8:	bne	46328 <sd_bus_creds_has_bounding_cap@@Base+0x18a00>
   462ec:	tst	r8, #2
   462f0:	beq	46314 <sd_bus_creds_has_bounding_cap@@Base+0x189ec>
   462f4:	cmp	sl, #0
   462f8:	beq	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   462fc:	add	sl, sl, #1
   46300:	cmp	r7, sl
   46304:	bhi	46328 <sd_bus_creds_has_bounding_cap@@Base+0x18a00>
   46308:	tst	r8, #4
   4630c:	bne	462d0 <sd_bus_creds_has_bounding_cap@@Base+0x189a8>
   46310:	b	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   46314:	tst	r8, #4
   46318:	beq	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   4631c:	cmp	sl, #0
   46320:	bne	462cc <sd_bus_creds_has_bounding_cap@@Base+0x189a4>
   46324:	b	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   46328:	mov	r6, #1
   4632c:	b	46200 <sd_bus_creds_has_bounding_cap@@Base+0x188d8>
   46330:	ldr	r0, [pc, #32]	; 46358 <sd_bus_creds_has_bounding_cap@@Base+0x18a30>
   46334:	mov	r2, #69	; 0x45
   46338:	ldr	r1, [pc, #28]	; 4635c <sd_bus_creds_has_bounding_cap@@Base+0x18a34>
   4633c:	ldr	r3, [pc, #28]	; 46360 <sd_bus_creds_has_bounding_cap@@Base+0x18a38>
   46340:	add	r0, pc, r0
   46344:	add	r1, pc, r1
   46348:	add	r3, pc, r3
   4634c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   46350:	andeq	r4, r2, ip, lsr #24
   46354:	andeq	r0, r1, r8, ror #14
   46358:	andeq	r0, r1, r8, asr #12
   4635c:	andeq	r0, r1, ip, lsr #12
   46360:	andeq	r0, r1, r0, lsl #12
   46364:	ldr	ip, [pc, #552]	; 46594 <sd_bus_creds_has_bounding_cap@@Base+0x18c6c>
   46368:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4636c:	mov	r6, r2
   46370:	ldr	r2, [pc, #544]	; 46598 <sd_bus_creds_has_bounding_cap@@Base+0x18c70>
   46374:	add	ip, pc, ip
   46378:	mov	r7, r3
   4637c:	sub	sp, sp, #40	; 0x28
   46380:	mov	r3, ip
   46384:	mov	r4, r0
   46388:	ldr	r8, [ip, r2]
   4638c:	mov	r0, r6
   46390:	mov	r5, r1
   46394:	ldr	sl, [sp, #72]	; 0x48
   46398:	ldr	r9, [sp, #76]	; 0x4c
   4639c:	ldr	r3, [r8]
   463a0:	str	r3, [sp, #36]	; 0x24
   463a4:	bl	44bcc <sd_bus_creds_has_bounding_cap@@Base+0x172a4>
   463a8:	cmp	r0, #0
   463ac:	beq	4645c <sd_bus_creds_has_bounding_cap@@Base+0x18b34>
   463b0:	cmp	r7, #0
   463b4:	beq	463c8 <sd_bus_creds_has_bounding_cap@@Base+0x18aa0>
   463b8:	mov	r0, r7
   463bc:	bl	44bcc <sd_bus_creds_has_bounding_cap@@Base+0x172a4>
   463c0:	cmp	r0, #0
   463c4:	beq	464c8 <sd_bus_creds_has_bounding_cap@@Base+0x18ba0>
   463c8:	ldr	r5, [sl]
   463cc:	add	r4, r5, #8
   463d0:	b	463f4 <sd_bus_creds_has_bounding_cap@@Base+0x18acc>
   463d4:	mov	r0, r6
   463d8:	str	r4, [sp, #32]
   463dc:	bl	2fc0 <strcmp@plt>
   463e0:	add	r4, r4, #8
   463e4:	ldr	sl, [r5, #4]
   463e8:	add	r5, r5, #8
   463ec:	cmp	r0, #0
   463f0:	beq	46434 <sd_bus_creds_has_bounding_cap@@Base+0x18b0c>
   463f4:	sub	r1, r4, #4
   463f8:	str	r1, [sp, #32]
   463fc:	ldr	r1, [r4, #-8]
   46400:	cmp	r1, #0
   46404:	bne	463d4 <sd_bus_creds_has_bounding_cap@@Base+0x18aac>
   46408:	mov	r0, r7
   4640c:	str	r1, [sp, #28]
   46410:	bl	3080 <free@plt>
   46414:	ldr	r1, [sp, #28]
   46418:	mov	r0, r1
   4641c:	ldr	r2, [sp, #36]	; 0x24
   46420:	ldr	r3, [r8]
   46424:	cmp	r2, r3
   46428:	bne	46550 <sd_bus_creds_has_bounding_cap@@Base+0x18c28>
   4642c:	add	sp, sp, #40	; 0x28
   46430:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46434:	ldr	r0, [sl]
   46438:	bl	3080 <free@plt>
   4643c:	cmp	r9, #0
   46440:	str	r7, [sl]
   46444:	moveq	r0, #1
   46448:	ldrne	r3, [r9]
   4644c:	movne	r0, #1
   46450:	addne	r3, r3, r0
   46454:	strne	r3, [r9]
   46458:	b	4641c <sd_bus_creds_has_bounding_cap@@Base+0x18af4>
   4645c:	mov	r0, r6
   46460:	bl	44c44 <sd_bus_creds_has_bounding_cap@@Base+0x1731c>
   46464:	mov	r6, r0
   46468:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   4646c:	cmp	r0, #2
   46470:	ble	464b8 <sd_bus_creds_has_bounding_cap@@Base+0x18b90>
   46474:	cmp	r4, #0
   46478:	beq	46538 <sd_bus_creds_has_bounding_cap@@Base+0x18c10>
   4647c:	ldr	r2, [pc, #280]	; 4659c <sd_bus_creds_has_bounding_cap@@Base+0x18c74>
   46480:	mov	r0, #3
   46484:	ldr	ip, [pc, #276]	; 465a0 <sd_bus_creds_has_bounding_cap@@Base+0x18c78>
   46488:	mov	r1, #0
   4648c:	add	r2, pc, r2
   46490:	str	r2, [sp, #4]
   46494:	ldr	r2, [pc, #264]	; 465a4 <sd_bus_creds_has_bounding_cap@@Base+0x18c7c>
   46498:	add	ip, pc, ip
   4649c:	str	r4, [sp, #8]
   464a0:	movw	r3, #502	; 0x1f6
   464a4:	str	r5, [sp, #12]
   464a8:	add	r2, pc, r2
   464ac:	str	r6, [sp, #16]
   464b0:	str	ip, [sp]
   464b4:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   464b8:	mov	r0, r6
   464bc:	bl	3080 <free@plt>
   464c0:	mvn	r0, #21
   464c4:	b	4641c <sd_bus_creds_has_bounding_cap@@Base+0x18af4>
   464c8:	mov	r0, r7
   464cc:	bl	44c44 <sd_bus_creds_has_bounding_cap@@Base+0x1731c>
   464d0:	mov	r7, r0
   464d4:	bl	44884 <sd_bus_creds_has_bounding_cap@@Base+0x16f5c>
   464d8:	cmp	r0, #2
   464dc:	ble	46528 <sd_bus_creds_has_bounding_cap@@Base+0x18c00>
   464e0:	cmp	r4, #0
   464e4:	beq	46544 <sd_bus_creds_has_bounding_cap@@Base+0x18c1c>
   464e8:	ldr	r2, [pc, #184]	; 465a8 <sd_bus_creds_has_bounding_cap@@Base+0x18c80>
   464ec:	mov	r0, #3
   464f0:	ldr	ip, [pc, #180]	; 465ac <sd_bus_creds_has_bounding_cap@@Base+0x18c84>
   464f4:	mov	r1, #0
   464f8:	add	r2, pc, r2
   464fc:	str	r2, [sp, #4]
   46500:	ldr	r2, [pc, #168]	; 465b0 <sd_bus_creds_has_bounding_cap@@Base+0x18c88>
   46504:	add	ip, pc, ip
   46508:	str	r4, [sp, #8]
   4650c:	movw	r3, #510	; 0x1fe
   46510:	str	r5, [sp, #12]
   46514:	add	r2, pc, r2
   46518:	str	r6, [sp, #16]
   4651c:	str	r7, [sp, #20]
   46520:	str	ip, [sp]
   46524:	bl	44104 <sd_bus_creds_has_bounding_cap@@Base+0x167dc>
   46528:	mov	r0, r7
   4652c:	bl	3080 <free@plt>
   46530:	mvn	r0, #21
   46534:	b	4641c <sd_bus_creds_has_bounding_cap@@Base+0x18af4>
   46538:	ldr	r4, [pc, #116]	; 465b4 <sd_bus_creds_has_bounding_cap@@Base+0x18c8c>
   4653c:	add	r4, pc, r4
   46540:	b	4647c <sd_bus_creds_has_bounding_cap@@Base+0x18b54>
   46544:	ldr	r4, [pc, #108]	; 465b8 <sd_bus_creds_has_bounding_cap@@Base+0x18c90>
   46548:	add	r4, pc, r4
   4654c:	b	464e8 <sd_bus_creds_has_bounding_cap@@Base+0x18bc0>
   46550:	bl	314c <__stack_chk_fail@plt>
   46554:	mov	r4, r0
   46558:	mov	r0, r6
   4655c:	bl	3080 <free@plt>
   46560:	mov	r0, r4
   46564:	bl	36a4 <_Unwind_Resume@plt>
   46568:	mov	r4, r0
   4656c:	mov	r6, #0
   46570:	b	46558 <sd_bus_creds_has_bounding_cap@@Base+0x18c30>
   46574:	mov	r4, r0
   46578:	mov	r0, r7
   4657c:	bl	3080 <free@plt>
   46580:	mov	r0, r4
   46584:	bl	36a4 <_Unwind_Resume@plt>
   46588:	mov	r4, r0
   4658c:	mov	r7, #0
   46590:	b	46578 <sd_bus_creds_has_bounding_cap@@Base+0x18c50>
   46594:	andeq	r5, r2, r4, lsl #19
   46598:	andeq	r0, r0, r8, lsr #5
   4659c:	ldrdeq	r0, [r1], -r4
   465a0:	andeq	r0, r1, r0, lsr #19
   465a4:	andeq	r0, r1, r4, lsr #19
   465a8:	muleq	r1, r4, r9
   465ac:	andeq	r0, r1, r4, lsr r9
   465b0:	andeq	r0, r1, r8, lsr r9
   465b4:	andeq	r3, r0, r8, lsl r2
   465b8:	andeq	r3, r0, ip, lsl #4
   465bc:	ldr	r3, [pc, #484]	; 467a8 <sd_bus_creds_has_bounding_cap@@Base+0x18e80>
   465c0:	ldr	ip, [pc, #484]	; 467ac <sd_bus_creds_has_bounding_cap@@Base+0x18e84>
   465c4:	add	r3, pc, r3
   465c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   465cc:	subs	r8, r0, #0
   465d0:	ldr	r9, [r3, ip]
   465d4:	sub	sp, sp, #116	; 0x74
   465d8:	mov	sl, r1
   465dc:	mov	fp, r2
   465e0:	ldr	r3, [r9]
   465e4:	str	r3, [sp, #108]	; 0x6c
   465e8:	beq	4675c <sd_bus_creds_has_bounding_cap@@Base+0x18e34>
   465ec:	cmp	r1, #0
   465f0:	beq	4673c <sd_bus_creds_has_bounding_cap@@Base+0x18e14>
   465f4:	bl	3494 <fileno@plt>
   465f8:	mov	r2, sp
   465fc:	mov	r1, r0
   46600:	mov	r0, #3
   46604:	bl	31e8 <__fxstat64@plt>
   46608:	cmp	r0, #0
   4660c:	blt	46710 <sd_bus_creds_has_bounding_cap@@Base+0x18de8>
   46610:	ldr	r3, [sp, #16]
   46614:	and	r3, r3, #61440	; 0xf000
   46618:	cmp	r3, #32768	; 0x8000
   4661c:	movne	r4, #2048	; 0x800
   46620:	beq	466d8 <sd_bus_creds_has_bounding_cap@@Base+0x18db0>
   46624:	mov	r7, #0
   46628:	mov	r5, r7
   4662c:	b	46664 <sd_bus_creds_has_bounding_cap@@Base+0x18d3c>
   46630:	add	r7, r6, r5
   46634:	mov	r1, #1
   46638:	rsb	r2, r5, r4
   4663c:	mov	r3, r8
   46640:	mov	r0, r7
   46644:	bl	3284 <fread@plt>
   46648:	cmp	r0, #0
   4664c:	beq	466a4 <sd_bus_creds_has_bounding_cap@@Base+0x18d7c>
   46650:	lsl	r4, r4, #1
   46654:	add	r5, r5, r0
   46658:	cmp	r4, #4194304	; 0x400000
   4665c:	bhi	466d0 <sd_bus_creds_has_bounding_cap@@Base+0x18da8>
   46660:	mov	r7, r6
   46664:	mov	r0, r7
   46668:	add	r1, r4, #1
   4666c:	bl	317c <realloc@plt>
   46670:	subs	r6, r0, #0
   46674:	bne	46630 <sd_bus_creds_has_bounding_cap@@Base+0x18d08>
   46678:	mov	r6, r7
   4667c:	mvn	r4, #11
   46680:	mov	r0, r6
   46684:	bl	3080 <free@plt>
   46688:	ldr	r2, [sp, #108]	; 0x6c
   4668c:	ldr	r3, [r9]
   46690:	mov	r0, r4
   46694:	cmp	r2, r3
   46698:	bne	46738 <sd_bus_creds_has_bounding_cap@@Base+0x18e10>
   4669c:	add	sp, sp, #116	; 0x74
   466a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   466a4:	mov	r0, r8
   466a8:	bl	30a4 <ferror@plt>
   466ac:	subs	r4, r0, #0
   466b0:	bne	46700 <sd_bus_creds_has_bounding_cap@@Base+0x18dd8>
   466b4:	cmp	fp, #0
   466b8:	strb	r4, [r7]
   466bc:	str	r6, [sl]
   466c0:	beq	46724 <sd_bus_creds_has_bounding_cap@@Base+0x18dfc>
   466c4:	str	r5, [fp]
   466c8:	mov	r6, r4
   466cc:	b	46680 <sd_bus_creds_has_bounding_cap@@Base+0x18d58>
   466d0:	mvn	r4, #6
   466d4:	b	46680 <sd_bus_creds_has_bounding_cap@@Base+0x18d58>
   466d8:	ldrd	r4, [sp, #48]	; 0x30
   466dc:	mov	r6, #4194304	; 0x400000
   466e0:	mov	r7, #0
   466e4:	cmp	r6, r4
   466e8:	sbcs	r3, r7, r5
   466ec:	blt	4672c <sd_bus_creds_has_bounding_cap@@Base+0x18e04>
   466f0:	cmp	r4, #1
   466f4:	sbcs	r3, r5, #0
   466f8:	movlt	r4, #2048	; 0x800
   466fc:	b	46624 <sd_bus_creds_has_bounding_cap@@Base+0x18cfc>
   46700:	bl	33f8 <__errno_location@plt>
   46704:	ldr	r4, [r0]
   46708:	rsb	r4, r4, #0
   4670c:	b	46680 <sd_bus_creds_has_bounding_cap@@Base+0x18d58>
   46710:	bl	33f8 <__errno_location@plt>
   46714:	mov	r6, #0
   46718:	ldr	r4, [r0]
   4671c:	rsb	r4, r4, #0
   46720:	b	46680 <sd_bus_creds_has_bounding_cap@@Base+0x18d58>
   46724:	mov	r6, r4
   46728:	b	46680 <sd_bus_creds_has_bounding_cap@@Base+0x18d58>
   4672c:	mov	r6, #0
   46730:	mvn	r4, #6
   46734:	b	46680 <sd_bus_creds_has_bounding_cap@@Base+0x18d58>
   46738:	bl	314c <__stack_chk_fail@plt>
   4673c:	ldr	r0, [pc, #108]	; 467b0 <sd_bus_creds_has_bounding_cap@@Base+0x18e88>
   46740:	mov	r2, #131	; 0x83
   46744:	ldr	r1, [pc, #104]	; 467b4 <sd_bus_creds_has_bounding_cap@@Base+0x18e8c>
   46748:	ldr	r3, [pc, #104]	; 467b8 <sd_bus_creds_has_bounding_cap@@Base+0x18e90>
   4674c:	add	r0, pc, r0
   46750:	add	r1, pc, r1
   46754:	add	r3, pc, r3
   46758:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4675c:	ldr	r0, [pc, #88]	; 467bc <sd_bus_creds_has_bounding_cap@@Base+0x18e94>
   46760:	mov	r2, #130	; 0x82
   46764:	ldr	r1, [pc, #84]	; 467c0 <sd_bus_creds_has_bounding_cap@@Base+0x18e98>
   46768:	ldr	r3, [pc, #84]	; 467c4 <sd_bus_creds_has_bounding_cap@@Base+0x18e9c>
   4676c:	add	r0, pc, r0
   46770:	add	r1, pc, r1
   46774:	add	r3, pc, r3
   46778:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4677c:	mov	r4, r0
   46780:	mov	r0, r6
   46784:	bl	3080 <free@plt>
   46788:	mov	r0, r4
   4678c:	bl	36a4 <_Unwind_Resume@plt>
   46790:	mov	r4, r0
   46794:	mov	r6, sl
   46798:	b	46780 <sd_bus_creds_has_bounding_cap@@Base+0x18e58>
   4679c:	mov	r4, r0
   467a0:	mov	r6, r8
   467a4:	b	46780 <sd_bus_creds_has_bounding_cap@@Base+0x18e58>
   467a8:	andeq	r5, r2, r4, lsr r7
   467ac:	andeq	r0, r0, r8, lsr #5
   467b0:	andeq	r8, r0, r0, asr #18
   467b4:	strdeq	r0, [r1], -ip
   467b8:	andeq	r0, r1, ip, asr #15
   467bc:	strdeq	sp, [r0], -ip
   467c0:	ldrdeq	r0, [r1], -ip
   467c4:	andeq	r0, r1, ip, lsr #15
   467c8:	cmp	r0, #0
   467cc:	push	{r4, r5, r6, lr}
   467d0:	mov	r4, r1
   467d4:	mov	r6, r2
   467d8:	beq	4684c <sd_bus_creds_has_bounding_cap@@Base+0x18f24>
   467dc:	cmp	r1, #0
   467e0:	beq	4682c <sd_bus_creds_has_bounding_cap@@Base+0x18f04>
   467e4:	ldr	r1, [pc, #148]	; 46880 <sd_bus_creds_has_bounding_cap@@Base+0x18f58>
   467e8:	add	r1, pc, r1
   467ec:	bl	3620 <fopen64@plt>
   467f0:	subs	r5, r0, #0
   467f4:	beq	46818 <sd_bus_creds_has_bounding_cap@@Base+0x18ef0>
   467f8:	mov	r1, r4
   467fc:	mov	r2, r6
   46800:	bl	465bc <sd_bus_creds_has_bounding_cap@@Base+0x18c94>
   46804:	mov	r4, r0
   46808:	mov	r0, r5
   4680c:	bl	34dc <fclose@plt>
   46810:	mov	r0, r4
   46814:	pop	{r4, r5, r6, pc}
   46818:	bl	33f8 <__errno_location@plt>
   4681c:	ldr	r4, [r0]
   46820:	rsb	r4, r4, #0
   46824:	mov	r0, r4
   46828:	pop	{r4, r5, r6, pc}
   4682c:	ldr	r0, [pc, #80]	; 46884 <sd_bus_creds_has_bounding_cap@@Base+0x18f5c>
   46830:	mov	r2, #192	; 0xc0
   46834:	ldr	r1, [pc, #76]	; 46888 <sd_bus_creds_has_bounding_cap@@Base+0x18f60>
   46838:	ldr	r3, [pc, #76]	; 4688c <sd_bus_creds_has_bounding_cap@@Base+0x18f64>
   4683c:	add	r0, pc, r0
   46840:	add	r1, pc, r1
   46844:	add	r3, pc, r3
   46848:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4684c:	ldr	r0, [pc, #60]	; 46890 <sd_bus_creds_has_bounding_cap@@Base+0x18f68>
   46850:	mov	r2, #191	; 0xbf
   46854:	ldr	r1, [pc, #56]	; 46894 <sd_bus_creds_has_bounding_cap@@Base+0x18f6c>
   46858:	ldr	r3, [pc, #56]	; 46898 <sd_bus_creds_has_bounding_cap@@Base+0x18f70>
   4685c:	add	r0, pc, r0
   46860:	add	r1, pc, r1
   46864:	add	r3, pc, r3
   46868:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4686c:	mov	r4, r0
   46870:	mov	r0, r5
   46874:	bl	34dc <fclose@plt>
   46878:	mov	r0, r4
   4687c:	bl	36a4 <_Unwind_Resume@plt>
   46880:	andeq	fp, r0, ip, asr sp
   46884:	andeq	r8, r0, r0, asr r8
   46888:	andeq	r0, r1, ip, lsl #12
   4688c:	andeq	r0, r1, r8, lsl #14
   46890:	andeq	sp, r0, r8, asr #3
   46894:	andeq	r0, r1, ip, ror #11
   46898:	andeq	r0, r1, r8, ror #13
   4689c:	ldr	ip, [pc, #1512]	; 46e8c <sd_bus_creds_has_bounding_cap@@Base+0x19564>
   468a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   468a4:	add	ip, pc, ip
   468a8:	sub	sp, sp, #84	; 0x54
   468ac:	ldr	lr, [pc, #1500]	; 46e90 <sd_bus_creds_has_bounding_cap@@Base+0x19568>
   468b0:	subs	r8, r2, #0
   468b4:	mov	r2, #0
   468b8:	str	r3, [sp, #20]
   468bc:	mov	r3, ip
   468c0:	ldr	ip, [sp, #120]	; 0x78
   468c4:	str	r1, [sp, #16]
   468c8:	str	ip, [sp, #24]
   468cc:	ldr	lr, [r3, lr]
   468d0:	ldr	r3, [sp, #124]	; 0x7c
   468d4:	str	r2, [sp, #56]	; 0x38
   468d8:	str	lr, [sp, #36]	; 0x24
   468dc:	str	r3, [sp, #28]
   468e0:	ldr	r3, [lr]
   468e4:	str	r2, [sp, #60]	; 0x3c
   468e8:	str	r2, [sp, #64]	; 0x40
   468ec:	str	r3, [sp, #76]	; 0x4c
   468f0:	str	r2, [sp, #68]	; 0x44
   468f4:	str	r2, [sp, #72]	; 0x48
   468f8:	beq	46e68 <sd_bus_creds_has_bounding_cap@@Base+0x19540>
   468fc:	cmp	r0, #0
   46900:	beq	46e14 <sd_bus_creds_has_bounding_cap@@Base+0x194ec>
   46904:	add	r1, sp, #56	; 0x38
   46908:	bl	465bc <sd_bus_creds_has_bounding_cap@@Base+0x18c94>
   4690c:	cmp	r0, #0
   46910:	blt	46e44 <sd_bus_creds_has_bounding_cap@@Base+0x1951c>
   46914:	ldr	r6, [sp, #56]	; 0x38
   46918:	ldrb	r4, [r6]
   4691c:	cmp	r4, #0
   46920:	beq	46a3c <sd_bus_creds_has_bounding_cap@@Base+0x19114>
   46924:	ldr	r1, [pc, #1384]	; 46e94 <sd_bus_creds_has_bounding_cap@@Base+0x1956c>
   46928:	mov	r5, #0
   4692c:	ldr	r2, [pc, #1380]	; 46e98 <sd_bus_creds_has_bounding_cap@@Base+0x19570>
   46930:	mov	r7, r5
   46934:	add	r1, pc, r1
   46938:	ldr	r3, [pc, #1372]	; 46e9c <sd_bus_creds_has_bounding_cap@@Base+0x19574>
   4693c:	str	r1, [sp, #40]	; 0x28
   46940:	mov	sl, r5
   46944:	ldr	ip, [pc, #1364]	; 46ea0 <sd_bus_creds_has_bounding_cap@@Base+0x19578>
   46948:	mov	r9, #1
   4694c:	ldr	r1, [pc, #1360]	; 46ea4 <sd_bus_creds_has_bounding_cap@@Base+0x1957c>
   46950:	add	r2, pc, r2
   46954:	mvn	fp, #0
   46958:	add	r3, pc, r3
   4695c:	add	ip, pc, ip
   46960:	add	r1, pc, r1
   46964:	str	r2, [sp, #48]	; 0x30
   46968:	str	r3, [sp, #44]	; 0x2c
   4696c:	str	ip, [sp, #32]
   46970:	str	r1, [sp, #52]	; 0x34
   46974:	str	fp, [sp, #12]
   46978:	cmp	r5, #10
   4697c:	addls	pc, pc, r5, lsl #2
   46980:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46984:	b	469b0 <sd_bus_creds_has_bounding_cap@@Base+0x19088>
   46988:	b	46b00 <sd_bus_creds_has_bounding_cap@@Base+0x191d8>
   4698c:	b	46bc4 <sd_bus_creds_has_bounding_cap@@Base+0x1929c>
   46990:	b	46b24 <sd_bus_creds_has_bounding_cap@@Base+0x191fc>
   46994:	b	46bf8 <sd_bus_creds_has_bounding_cap@@Base+0x192d0>
   46998:	b	46ae8 <sd_bus_creds_has_bounding_cap@@Base+0x191c0>
   4699c:	b	46ab0 <sd_bus_creds_has_bounding_cap@@Base+0x19188>
   469a0:	b	46a98 <sd_bus_creds_has_bounding_cap@@Base+0x19170>
   469a4:	b	46acc <sd_bus_creds_has_bounding_cap@@Base+0x191a4>
   469a8:	b	46a70 <sd_bus_creds_has_bounding_cap@@Base+0x19148>
   469ac:	b	469c4 <sd_bus_creds_has_bounding_cap@@Base+0x1909c>
   469b0:	ldr	r0, [sp, #32]
   469b4:	mov	r1, r4
   469b8:	bl	33b0 <strchr@plt>
   469bc:	cmp	r0, #0
   469c0:	beq	46d84 <sd_bus_creds_has_bounding_cap@@Base+0x1945c>
   469c4:	mov	r5, #9
   469c8:	ldrb	r4, [r6, #1]!
   469cc:	cmp	r4, #0
   469d0:	bne	46978 <sd_bus_creds_has_bounding_cap@@Base+0x19050>
   469d4:	sub	r3, r5, #2
   469d8:	cmp	r3, #6
   469dc:	bhi	46a3c <sd_bus_creds_has_bounding_cap@@Base+0x19114>
   469e0:	ldr	r3, [sp, #60]	; 0x3c
   469e4:	strb	r4, [r3, sl]
   469e8:	ldr	r3, [sp, #72]	; 0x48
   469ec:	cmp	r3, #0
   469f0:	strbne	r4, [r3, r7]
   469f4:	cmp	r5, #3
   469f8:	beq	46e28 <sd_bus_creds_has_bounding_cap@@Base+0x19500>
   469fc:	cmn	fp, #1
   46a00:	ldr	ip, [sp, #24]
   46a04:	ldr	r0, [sp, #16]
   46a08:	mov	r1, r9
   46a0c:	ldrne	r3, [sp, #60]	; 0x3c
   46a10:	movne	r2, #0
   46a14:	strbne	r2, [r3, fp]
   46a18:	str	ip, [sp]
   46a1c:	ldr	ip, [sp, #28]
   46a20:	ldr	r2, [sp, #60]	; 0x3c
   46a24:	ldr	r3, [sp, #72]	; 0x48
   46a28:	str	ip, [sp, #4]
   46a2c:	ldr	ip, [sp, #20]
   46a30:	blx	ip
   46a34:	subs	r3, r0, #0
   46a38:	blt	46dd0 <sd_bus_creds_has_bounding_cap@@Base+0x194a8>
   46a3c:	mov	r4, #0
   46a40:	ldr	r0, [sp, #60]	; 0x3c
   46a44:	bl	3080 <free@plt>
   46a48:	ldr	r0, [sp, #56]	; 0x38
   46a4c:	bl	3080 <free@plt>
   46a50:	ldr	r1, [sp, #36]	; 0x24
   46a54:	ldr	r2, [sp, #76]	; 0x4c
   46a58:	mov	r0, r4
   46a5c:	ldr	r3, [r1]
   46a60:	cmp	r2, r3
   46a64:	bne	46e88 <sd_bus_creds_has_bounding_cap@@Base+0x19560>
   46a68:	add	sp, sp, #84	; 0x54
   46a6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46a70:	cmp	r4, #92	; 0x5c
   46a74:	moveq	r5, #10
   46a78:	beq	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46a7c:	mov	r1, r4
   46a80:	mov	r0, r8
   46a84:	bl	33b0 <strchr@plt>
   46a88:	cmp	r0, #0
   46a8c:	addne	r9, r9, #1
   46a90:	movne	r5, #0
   46a94:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46a98:	cmp	r4, #34	; 0x22
   46a9c:	beq	46c98 <sd_bus_creds_has_bounding_cap@@Base+0x19370>
   46aa0:	cmp	r4, #92	; 0x5c
   46aa4:	bne	46c6c <sd_bus_creds_has_bounding_cap@@Base+0x19344>
   46aa8:	mov	r5, #8
   46aac:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46ab0:	mov	r0, r8
   46ab4:	mov	r1, r4
   46ab8:	bl	33b0 <strchr@plt>
   46abc:	cmp	r0, #0
   46ac0:	beq	46d24 <sd_bus_creds_has_bounding_cap@@Base+0x193fc>
   46ac4:	mov	r5, #5
   46ac8:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46acc:	mov	r0, r8
   46ad0:	mov	r1, r4
   46ad4:	bl	33b0 <strchr@plt>
   46ad8:	cmp	r0, #0
   46adc:	beq	46d54 <sd_bus_creds_has_bounding_cap@@Base+0x1942c>
   46ae0:	mov	r5, #7
   46ae4:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46ae8:	cmp	r4, #39	; 0x27
   46aec:	beq	46c98 <sd_bus_creds_has_bounding_cap@@Base+0x19370>
   46af0:	cmp	r4, #92	; 0x5c
   46af4:	bne	46c6c <sd_bus_creds_has_bounding_cap@@Base+0x19344>
   46af8:	mov	r5, #6
   46afc:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46b00:	mov	r0, r8
   46b04:	mov	r1, r4
   46b08:	bl	33b0 <strchr@plt>
   46b0c:	cmp	r0, #0
   46b10:	beq	46ca0 <sd_bus_creds_has_bounding_cap@@Base+0x19378>
   46b14:	mov	r5, #0
   46b18:	add	r9, r9, #1
   46b1c:	mov	sl, r5
   46b20:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46b24:	mov	r0, r8
   46b28:	mov	r1, r4
   46b2c:	bl	33b0 <strchr@plt>
   46b30:	cmp	r0, #0
   46b34:	beq	46c40 <sd_bus_creds_has_bounding_cap@@Base+0x19318>
   46b38:	ldr	r3, [sp, #60]	; 0x3c
   46b3c:	mov	r2, #0
   46b40:	ldr	r1, [sp, #12]
   46b44:	add	r9, r9, #1
   46b48:	strb	r2, [r3, sl]
   46b4c:	ldr	r3, [sp, #72]	; 0x48
   46b50:	cmp	r3, r2
   46b54:	strbne	r2, [r3, r7]
   46b58:	cmn	r1, #1
   46b5c:	ldrne	r3, [sp, #72]	; 0x48
   46b60:	movne	r2, #0
   46b64:	strbne	r2, [r3, r1]
   46b68:	cmn	fp, #1
   46b6c:	mov	r1, r9
   46b70:	ldrne	r3, [sp, #60]	; 0x3c
   46b74:	movne	r2, #0
   46b78:	strbne	r2, [r3, fp]
   46b7c:	ldr	ip, [sp, #24]
   46b80:	ldr	r2, [sp, #60]	; 0x3c
   46b84:	ldr	r0, [sp, #16]
   46b88:	str	ip, [sp]
   46b8c:	ldr	ip, [sp, #28]
   46b90:	ldr	r3, [sp, #72]	; 0x48
   46b94:	str	ip, [sp, #4]
   46b98:	ldr	ip, [sp, #20]
   46b9c:	blx	ip
   46ba0:	subs	r3, r0, #0
   46ba4:	blt	46dd0 <sd_bus_creds_has_bounding_cap@@Base+0x194a8>
   46ba8:	mov	r3, #0
   46bac:	str	r3, [sp, #72]	; 0x48
   46bb0:	mov	r5, r3
   46bb4:	str	r3, [sp, #68]	; 0x44
   46bb8:	mov	r7, r3
   46bbc:	mov	sl, r3
   46bc0:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46bc4:	mov	r0, r8
   46bc8:	mov	r1, r4
   46bcc:	bl	33b0 <strchr@plt>
   46bd0:	cmp	r0, #0
   46bd4:	beq	46cf4 <sd_bus_creds_has_bounding_cap@@Base+0x193cc>
   46bd8:	ldr	r3, [sp, #60]	; 0x3c
   46bdc:	mov	r2, #0
   46be0:	add	r9, r9, #1
   46be4:	strb	r2, [r3, sl]
   46be8:	ldr	r3, [sp, #72]	; 0x48
   46bec:	cmp	r3, r2
   46bf0:	strbne	r2, [r3, r7]
   46bf4:	b	46b68 <sd_bus_creds_has_bounding_cap@@Base+0x19240>
   46bf8:	mov	r0, r8
   46bfc:	mov	r1, r4
   46c00:	bl	33b0 <strchr@plt>
   46c04:	cmp	r0, #0
   46c08:	movne	r5, #3
   46c0c:	bne	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46c10:	add	r0, sp, #72	; 0x48
   46c14:	add	r1, sp, #68	; 0x44
   46c18:	add	r2, r7, #2
   46c1c:	mov	r3, #1
   46c20:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46c24:	cmp	r0, #0
   46c28:	beq	46dcc <sd_bus_creds_has_bounding_cap@@Base+0x194a4>
   46c2c:	ldr	r3, [sp, #72]	; 0x48
   46c30:	mov	r5, #3
   46c34:	strb	r4, [r3, r7]
   46c38:	add	r7, r7, #1
   46c3c:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46c40:	cmp	r4, #92	; 0x5c
   46c44:	beq	46de0 <sd_bus_creds_has_bounding_cap@@Base+0x194b8>
   46c48:	ldr	r0, [sp, #40]	; 0x28
   46c4c:	mov	r1, r4
   46c50:	bl	33b0 <strchr@plt>
   46c54:	cmp	r0, #0
   46c58:	beq	46e08 <sd_bus_creds_has_bounding_cap@@Base+0x194e0>
   46c5c:	ldr	r1, [sp, #12]
   46c60:	cmn	r1, #1
   46c64:	moveq	r1, r7
   46c68:	str	r1, [sp, #12]
   46c6c:	add	r0, sp, #72	; 0x48
   46c70:	add	r1, sp, #68	; 0x44
   46c74:	add	r2, r7, #2
   46c78:	mov	r3, #1
   46c7c:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46c80:	cmp	r0, #0
   46c84:	beq	46dcc <sd_bus_creds_has_bounding_cap@@Base+0x194a4>
   46c88:	ldr	r3, [sp, #72]	; 0x48
   46c8c:	strb	r4, [r3, r7]
   46c90:	add	r7, r7, #1
   46c94:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46c98:	mov	r5, #2
   46c9c:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46ca0:	cmp	r4, #61	; 0x3d
   46ca4:	beq	46df0 <sd_bus_creds_has_bounding_cap@@Base+0x194c8>
   46ca8:	ldr	r0, [sp, #44]	; 0x2c
   46cac:	mov	r1, r4
   46cb0:	bl	33b0 <strchr@plt>
   46cb4:	cmp	r0, #0
   46cb8:	mvneq	fp, #0
   46cbc:	beq	46cc8 <sd_bus_creds_has_bounding_cap@@Base+0x193a0>
   46cc0:	cmn	fp, #1
   46cc4:	moveq	fp, sl
   46cc8:	add	r0, sp, #60	; 0x3c
   46ccc:	add	r1, sp, #64	; 0x40
   46cd0:	add	r2, sl, #2
   46cd4:	mov	r3, #1
   46cd8:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46cdc:	cmp	r0, #0
   46ce0:	beq	46dcc <sd_bus_creds_has_bounding_cap@@Base+0x194a4>
   46ce4:	ldr	r3, [sp, #60]	; 0x3c
   46ce8:	strb	r4, [r3, sl]
   46cec:	add	sl, sl, #1
   46cf0:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46cf4:	cmp	r4, #39	; 0x27
   46cf8:	beq	46ac4 <sd_bus_creds_has_bounding_cap@@Base+0x1919c>
   46cfc:	cmp	r4, #34	; 0x22
   46d00:	beq	46ae0 <sd_bus_creds_has_bounding_cap@@Base+0x191b8>
   46d04:	cmp	r4, #92	; 0x5c
   46d08:	beq	46e00 <sd_bus_creds_has_bounding_cap@@Base+0x194d8>
   46d0c:	ldr	r0, [sp, #48]	; 0x30
   46d10:	mov	r1, r4
   46d14:	bl	33b0 <strchr@plt>
   46d18:	cmp	r0, #0
   46d1c:	bne	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46d20:	b	46c10 <sd_bus_creds_has_bounding_cap@@Base+0x192e8>
   46d24:	add	r0, sp, #72	; 0x48
   46d28:	add	r1, sp, #68	; 0x44
   46d2c:	add	r2, r7, #2
   46d30:	mov	r3, #1
   46d34:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46d38:	cmp	r0, #0
   46d3c:	beq	46dcc <sd_bus_creds_has_bounding_cap@@Base+0x194a4>
   46d40:	ldr	r3, [sp, #72]	; 0x48
   46d44:	mov	r5, #5
   46d48:	strb	r4, [r3, r7]
   46d4c:	add	r7, r7, #1
   46d50:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46d54:	add	r0, sp, #72	; 0x48
   46d58:	add	r1, sp, #68	; 0x44
   46d5c:	add	r2, r7, #2
   46d60:	mov	r3, #1
   46d64:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46d68:	cmp	r0, #0
   46d6c:	beq	46dcc <sd_bus_creds_has_bounding_cap@@Base+0x194a4>
   46d70:	ldr	r3, [sp, #72]	; 0x48
   46d74:	mov	r5, #7
   46d78:	strb	r4, [r3, r7]
   46d7c:	add	r7, r7, #1
   46d80:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46d84:	ldr	r0, [sp, #52]	; 0x34
   46d88:	mov	r1, r4
   46d8c:	bl	33b0 <strchr@plt>
   46d90:	cmp	r0, #0
   46d94:	bne	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46d98:	add	r0, sp, #60	; 0x3c
   46d9c:	add	r1, sp, #64	; 0x40
   46da0:	add	r2, sl, #2
   46da4:	mov	r3, #1
   46da8:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46dac:	cmp	r0, #0
   46db0:	beq	46dcc <sd_bus_creds_has_bounding_cap@@Base+0x194a4>
   46db4:	ldr	r3, [sp, #60]	; 0x3c
   46db8:	mov	r5, #1
   46dbc:	mvn	fp, #0
   46dc0:	strb	r4, [r3, sl]
   46dc4:	add	sl, sl, r5
   46dc8:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46dcc:	mvn	r3, #11
   46dd0:	ldr	r0, [sp, #72]	; 0x48
   46dd4:	mov	r4, r3
   46dd8:	bl	3080 <free@plt>
   46ddc:	b	46a40 <sd_bus_creds_has_bounding_cap@@Base+0x19118>
   46de0:	mvn	r1, #0
   46de4:	mov	r5, #4
   46de8:	str	r1, [sp, #12]
   46dec:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46df0:	mvn	ip, #0
   46df4:	mov	r5, #2
   46df8:	str	ip, [sp, #12]
   46dfc:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46e00:	mov	r5, #4
   46e04:	b	469c8 <sd_bus_creds_has_bounding_cap@@Base+0x190a0>
   46e08:	mvn	r3, #0
   46e0c:	str	r3, [sp, #12]
   46e10:	b	46c6c <sd_bus_creds_has_bounding_cap@@Base+0x19344>
   46e14:	mov	r2, r0
   46e18:	add	r1, sp, #56	; 0x38
   46e1c:	ldr	r0, [sp, #16]
   46e20:	bl	467c8 <sd_bus_creds_has_bounding_cap@@Base+0x18ea0>
   46e24:	b	4690c <sd_bus_creds_has_bounding_cap@@Base+0x18fe4>
   46e28:	ldr	r2, [sp, #12]
   46e2c:	cmn	r2, #1
   46e30:	ldrne	r3, [sp, #72]	; 0x48
   46e34:	movne	r2, #0
   46e38:	ldrne	ip, [sp, #12]
   46e3c:	strbne	r2, [r3, ip]
   46e40:	b	469fc <sd_bus_creds_has_bounding_cap@@Base+0x190d4>
   46e44:	mov	r4, r0
   46e48:	b	46a40 <sd_bus_creds_has_bounding_cap@@Base+0x19118>
   46e4c:	mov	r4, r0
   46e50:	ldr	r0, [sp, #60]	; 0x3c
   46e54:	bl	3080 <free@plt>
   46e58:	ldr	r0, [sp, #56]	; 0x38
   46e5c:	bl	3080 <free@plt>
   46e60:	mov	r0, r4
   46e64:	bl	36a4 <_Unwind_Resume@plt>
   46e68:	ldr	r0, [pc, #56]	; 46ea8 <sd_bus_creds_has_bounding_cap@@Base+0x19580>
   46e6c:	mov	r2, #230	; 0xe6
   46e70:	ldr	r1, [pc, #52]	; 46eac <sd_bus_creds_has_bounding_cap@@Base+0x19584>
   46e74:	ldr	r3, [pc, #52]	; 46eb0 <sd_bus_creds_has_bounding_cap@@Base+0x19588>
   46e78:	add	r0, pc, r0
   46e7c:	add	r1, pc, r1
   46e80:	add	r3, pc, r3
   46e84:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   46e88:	bl	314c <__stack_chk_fail@plt>
   46e8c:	andeq	r5, r2, r4, asr r4
   46e90:	andeq	r0, r0, r8, lsr #5
   46e94:	andeq	r4, r0, r0, asr r1
   46e98:	andeq	r4, r0, r4, lsr r1
   46e9c:	andeq	r4, r0, ip, lsr #2
   46ea0:	andeq	r0, r1, r0, lsr #11
   46ea4:	andeq	r4, r0, r4, lsr #2
   46ea8:	andeq	r0, r1, ip, ror r0
   46eac:	ldrdeq	pc, [r0], -r0
   46eb0:	strheq	r0, [r1], -r4
   46eb4:	push	{r1, r2, r3}
   46eb8:	mov	r1, r0
   46ebc:	ldr	r3, [pc, #140]	; 46f50 <sd_bus_creds_has_bounding_cap@@Base+0x19628>
   46ec0:	mov	r0, #0
   46ec4:	ldr	ip, [pc, #136]	; 46f54 <sd_bus_creds_has_bounding_cap@@Base+0x1962c>
   46ec8:	add	r3, pc, r3
   46ecc:	push	{r4, lr}
   46ed0:	sub	sp, sp, #28
   46ed4:	ldr	r4, [r3, ip]
   46ed8:	ldr	r2, [sp, #36]	; 0x24
   46edc:	str	r0, [sp, #16]
   46ee0:	ldr	r3, [r4]
   46ee4:	cmp	r2, r0
   46ee8:	str	r3, [sp, #20]
   46eec:	beq	46f40 <sd_bus_creds_has_bounding_cap@@Base+0x19618>
   46ef0:	add	r3, sp, #24
   46ef4:	add	r0, sp, #40	; 0x28
   46ef8:	str	r0, [r3, #-12]!
   46efc:	add	r0, sp, #16
   46f00:	str	r3, [sp]
   46f04:	ldr	r3, [pc, #76]	; 46f58 <sd_bus_creds_has_bounding_cap@@Base+0x19630>
   46f08:	str	r0, [sp, #4]
   46f0c:	mov	r0, #0
   46f10:	add	r3, pc, r3
   46f14:	bl	4689c <sd_bus_creds_has_bounding_cap@@Base+0x18f74>
   46f18:	ldr	r2, [sp, #20]
   46f1c:	ldr	r3, [r4]
   46f20:	cmp	r0, #0
   46f24:	ldrge	r0, [sp, #16]
   46f28:	cmp	r2, r3
   46f2c:	bne	46f4c <sd_bus_creds_has_bounding_cap@@Base+0x19624>
   46f30:	add	sp, sp, #28
   46f34:	pop	{r4, lr}
   46f38:	add	sp, sp, #12
   46f3c:	bx	lr
   46f40:	ldr	r2, [pc, #20]	; 46f5c <sd_bus_creds_has_bounding_cap@@Base+0x19634>
   46f44:	add	r2, pc, r2
   46f48:	b	46ef0 <sd_bus_creds_has_bounding_cap@@Base+0x195c8>
   46f4c:	bl	314c <__stack_chk_fail@plt>
   46f50:	andeq	r4, r2, r0, lsr lr
   46f54:	andeq	r0, r0, r8, lsr #5
   46f58:			; <UNDEFINED> instruction: 0xfffff44c
   46f5c:	andeq	sp, r0, r8, lsl #3
   46f60:	ldr	r3, [pc, #512]	; 47168 <sd_bus_creds_has_bounding_cap@@Base+0x19840>
   46f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46f68:	add	r3, pc, r3
   46f6c:	subs	r6, r0, #0
   46f70:	ldr	r0, [pc, #500]	; 4716c <sd_bus_creds_has_bounding_cap@@Base+0x19844>
   46f74:	mov	r8, r2
   46f78:	mov	r2, r3
   46f7c:	sub	sp, sp, #36	; 0x24
   46f80:	mov	r3, #0
   46f84:	ldr	r0, [r2, r0]
   46f88:	mov	r9, r1
   46f8c:	str	r3, [sp, #20]
   46f90:	str	r3, [sp, #24]
   46f94:	ldr	r3, [r0]
   46f98:	str	r0, [sp, #12]
   46f9c:	str	r3, [sp, #28]
   46fa0:	beq	47134 <sd_bus_creds_has_bounding_cap@@Base+0x1980c>
   46fa4:	cmp	r8, #0
   46fa8:	beq	46fd0 <sd_bus_creds_has_bounding_cap@@Base+0x196a8>
   46fac:	mov	r2, #1
   46fb0:	add	r0, sp, #20
   46fb4:	mov	r3, r2
   46fb8:	add	r1, sp, #24
   46fbc:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   46fc0:	cmp	r0, #0
   46fc4:	ldreq	r0, [sp, #20]
   46fc8:	mvneq	r7, #11
   46fcc:	beq	47098 <sd_bus_creds_has_bounding_cap@@Base+0x19770>
   46fd0:	mov	r0, r6
   46fd4:	bl	35f0 <flockfile@plt>
   46fd8:	cmp	r9, #0
   46fdc:	beq	470bc <sd_bus_creds_has_bounding_cap@@Base+0x19794>
   46fe0:	add	r2, sp, #20
   46fe4:	add	r3, sp, #24
   46fe8:	str	r2, [sp, #4]
   46fec:	mov	r5, #0
   46ff0:	str	r3, [sp, #8]
   46ff4:	bl	33f8 <__errno_location@plt>
   46ff8:	mov	fp, r5
   46ffc:	mov	sl, r0
   47000:	b	47044 <sd_bus_creds_has_bounding_cap@@Base+0x1971c>
   47004:	cmp	r4, #0
   47008:	beq	47070 <sd_bus_creds_has_bounding_cap@@Base+0x19748>
   4700c:	cmp	r8, #0
   47010:	beq	47038 <sd_bus_creds_has_bounding_cap@@Base+0x19710>
   47014:	add	r0, sp, #20
   47018:	add	r1, sp, #24
   4701c:	add	r2, r5, #2
   47020:	mov	r3, #1
   47024:	bl	3e094 <sd_bus_creds_has_bounding_cap@@Base+0x1076c>
   47028:	cmp	r0, #0
   4702c:	beq	470d0 <sd_bus_creds_has_bounding_cap@@Base+0x197a8>
   47030:	ldr	r3, [sp, #20]
   47034:	strb	r4, [r3, r5]
   47038:	cmp	r7, r9
   4703c:	beq	470bc <sd_bus_creds_has_bounding_cap@@Base+0x19794>
   47040:	mov	r5, r7
   47044:	str	fp, [sl]
   47048:	ldr	r3, [r6, #4]
   4704c:	ldr	r2, [r6, #8]
   47050:	cmp	r3, r2
   47054:	bcs	470d8 <sd_bus_creds_has_bounding_cap@@Base+0x197b0>
   47058:	add	r2, r3, #1
   4705c:	str	r2, [r6, #4]
   47060:	ldrb	r4, [r3]
   47064:	cmp	r4, #10
   47068:	add	r7, r5, #1
   4706c:	bne	47004 <sd_bus_creds_has_bounding_cap@@Base+0x196dc>
   47070:	mov	r0, r6
   47074:	bl	31b8 <funlockfile@plt>
   47078:	cmp	r8, #0
   4707c:	beq	470c8 <sd_bus_creds_has_bounding_cap@@Base+0x197a0>
   47080:	ldr	r2, [sp, #20]
   47084:	mov	r3, #0
   47088:	mov	r0, r3
   4708c:	strb	r3, [r2, r5]
   47090:	ldr	r3, [sp, #20]
   47094:	str	r3, [r8]
   47098:	bl	3080 <free@plt>
   4709c:	ldr	r1, [sp, #12]
   470a0:	ldr	r2, [sp, #28]
   470a4:	mov	r0, r7
   470a8:	ldr	r3, [r1]
   470ac:	cmp	r2, r3
   470b0:	bne	47164 <sd_bus_creds_has_bounding_cap@@Base+0x1983c>
   470b4:	add	sp, sp, #36	; 0x24
   470b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   470bc:	mvn	r7, #104	; 0x68
   470c0:	mov	r0, r6
   470c4:	bl	31b8 <funlockfile@plt>
   470c8:	ldr	r0, [sp, #20]
   470cc:	b	47098 <sd_bus_creds_has_bounding_cap@@Base+0x19770>
   470d0:	mvn	r7, #11
   470d4:	b	470c0 <sd_bus_creds_has_bounding_cap@@Base+0x19798>
   470d8:	mov	r0, r6
   470dc:	bl	3524 <__uflow@plt>
   470e0:	cmn	r0, #1
   470e4:	bne	47118 <sd_bus_creds_has_bounding_cap@@Base+0x197f0>
   470e8:	ldr	r3, [r6]
   470ec:	tst	r3, #32
   470f0:	beq	47110 <sd_bus_creds_has_bounding_cap@@Base+0x197e8>
   470f4:	cmp	r5, #0
   470f8:	bne	47110 <sd_bus_creds_has_bounding_cap@@Base+0x197e8>
   470fc:	ldr	r7, [sl]
   47100:	cmp	r7, #0
   47104:	rsbgt	r7, r7, #0
   47108:	mvnle	r7, #4
   4710c:	b	470c0 <sd_bus_creds_has_bounding_cap@@Base+0x19798>
   47110:	mov	r7, r5
   47114:	b	47070 <sd_bus_creds_has_bounding_cap@@Base+0x19748>
   47118:	mov	r4, r0
   4711c:	b	47064 <sd_bus_creds_has_bounding_cap@@Base+0x1973c>
   47120:	mov	r4, r0
   47124:	ldr	r0, [sp, #20]
   47128:	bl	3080 <free@plt>
   4712c:	mov	r0, r4
   47130:	bl	36a4 <_Unwind_Resume@plt>
   47134:	ldr	r0, [pc, #52]	; 47170 <sd_bus_creds_has_bounding_cap@@Base+0x19848>
   47138:	movw	r2, #815	; 0x32f
   4713c:	ldr	r1, [pc, #48]	; 47174 <sd_bus_creds_has_bounding_cap@@Base+0x1984c>
   47140:	ldr	r3, [pc, #48]	; 47178 <sd_bus_creds_has_bounding_cap@@Base+0x19850>
   47144:	add	r0, pc, r0
   47148:	add	r1, pc, r1
   4714c:	add	r3, pc, r3
   47150:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47154:	mov	r4, r0
   47158:	mov	r0, r6
   4715c:	bl	31b8 <funlockfile@plt>
   47160:	b	47124 <sd_bus_creds_has_bounding_cap@@Base+0x197fc>
   47164:	bl	314c <__stack_chk_fail@plt>
   47168:	muleq	r2, r0, sp
   4716c:	andeq	r0, r0, r8, lsr #5
   47170:	andeq	ip, r0, r4, lsr #30
   47174:	andeq	pc, r0, r4, lsl #26
   47178:	andeq	pc, r0, r0, lsl lr	; <UNPREDICTABLE>
   4717c:	cmp	r0, #0
   47180:	push	{r3, r4, r5, lr}
   47184:	mov	r4, r1
   47188:	beq	471fc <sd_bus_creds_has_bounding_cap@@Base+0x198d4>
   4718c:	cmp	r1, #0
   47190:	beq	471dc <sd_bus_creds_has_bounding_cap@@Base+0x198b4>
   47194:	ldr	r1, [pc, #148]	; 47230 <sd_bus_creds_has_bounding_cap@@Base+0x19908>
   47198:	add	r1, pc, r1
   4719c:	bl	3620 <fopen64@plt>
   471a0:	subs	r5, r0, #0
   471a4:	beq	471c8 <sd_bus_creds_has_bounding_cap@@Base+0x198a0>
   471a8:	mov	r2, r4
   471ac:	mov	r1, #1048576	; 0x100000
   471b0:	bl	46f60 <sd_bus_creds_has_bounding_cap@@Base+0x19638>
   471b4:	and	r4, r0, r0, asr #31
   471b8:	mov	r0, r5
   471bc:	bl	34dc <fclose@plt>
   471c0:	mov	r0, r4
   471c4:	pop	{r3, r4, r5, pc}
   471c8:	bl	33f8 <__errno_location@plt>
   471cc:	ldr	r4, [r0]
   471d0:	rsb	r4, r4, #0
   471d4:	mov	r0, r4
   471d8:	pop	{r3, r4, r5, pc}
   471dc:	ldr	r0, [pc, #80]	; 47234 <sd_bus_creds_has_bounding_cap@@Base+0x1990c>
   471e0:	mov	r2, #115	; 0x73
   471e4:	ldr	r1, [pc, #76]	; 47238 <sd_bus_creds_has_bounding_cap@@Base+0x19910>
   471e8:	ldr	r3, [pc, #76]	; 4723c <sd_bus_creds_has_bounding_cap@@Base+0x19914>
   471ec:	add	r0, pc, r0
   471f0:	add	r1, pc, r1
   471f4:	add	r3, pc, r3
   471f8:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   471fc:	ldr	r0, [pc, #60]	; 47240 <sd_bus_creds_has_bounding_cap@@Base+0x19918>
   47200:	mov	r2, #114	; 0x72
   47204:	ldr	r1, [pc, #56]	; 47244 <sd_bus_creds_has_bounding_cap@@Base+0x1991c>
   47208:	ldr	r3, [pc, #56]	; 47248 <sd_bus_creds_has_bounding_cap@@Base+0x19920>
   4720c:	add	r0, pc, r0
   47210:	add	r1, pc, r1
   47214:	add	r3, pc, r3
   47218:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4721c:	mov	r4, r0
   47220:	mov	r0, r5
   47224:	bl	34dc <fclose@plt>
   47228:	mov	r0, r4
   4722c:	bl	36a4 <_Unwind_Resume@plt>
   47230:	andeq	fp, r0, ip, lsr #7
   47234:	andeq	r8, r0, ip, lsr #10
   47238:	andeq	pc, r0, ip, asr ip	; <UNPREDICTABLE>
   4723c:	andeq	pc, r0, r0, lsr ip	; <UNPREDICTABLE>
   47240:	andeq	ip, r0, r8, lsl r8
   47244:	andeq	pc, r0, ip, lsr ip	; <UNPREDICTABLE>
   47248:	andeq	pc, r0, r0, lsl ip	; <UNPREDICTABLE>
   4724c:	cmp	r0, #0
   47250:	rsblt	r0, r0, #0
   47254:	cmp	r0, #133	; 0x85
   47258:	bgt	4726c <sd_bus_creds_has_bounding_cap@@Base+0x19944>
   4725c:	ldr	r3, [pc, #16]	; 47274 <sd_bus_creds_has_bounding_cap@@Base+0x1994c>
   47260:	add	r3, pc, r3
   47264:	ldr	r0, [r3, r0, lsl #2]
   47268:	bx	lr
   4726c:	mov	r0, #0
   47270:	bx	lr
   47274:	andeq	r3, r2, r4, asr #24
   47278:	push	{r4, r5, r6, lr}
   4727c:	subs	r4, r0, #0
   47280:	beq	473a4 <sd_bus_creds_has_bounding_cap@@Base+0x19a7c>
   47284:	bl	33a4 <strlen@plt>
   47288:	sub	r3, r0, #3
   4728c:	cmp	r3, #12
   47290:	bhi	47378 <sd_bus_creds_has_bounding_cap@@Base+0x19a50>
   47294:	cmp	r0, #3
   47298:	mov	r3, r0
   4729c:	blt	47380 <sd_bus_creds_has_bounding_cap@@Base+0x19a58>
   472a0:	cmp	r0, #4
   472a4:	ble	472c8 <sd_bus_creds_has_bounding_cap@@Base+0x199a0>
   472a8:	cmp	r0, #5
   472ac:	bne	47380 <sd_bus_creds_has_bounding_cap@@Base+0x19a58>
   472b0:	ldrb	r2, [r4, #4]
   472b4:	ldr	r1, [pc, #264]	; 473c4 <sd_bus_creds_has_bounding_cap@@Base+0x19a9c>
   472b8:	lsl	r2, r2, #1
   472bc:	add	r1, pc, r1
   472c0:	ldrh	r2, [r1, r2]
   472c4:	add	r3, r3, r2
   472c8:	ldrb	ip, [r4, #2]
   472cc:	movw	r1, #326	; 0x146
   472d0:	ldrb	r0, [r4, #1]
   472d4:	ldr	r2, [pc, #236]	; 473c8 <sd_bus_creds_has_bounding_cap@@Base+0x19aa0>
   472d8:	lsl	ip, ip, #1
   472dc:	add	r2, pc, r2
   472e0:	lsl	r0, r0, #1
   472e4:	ldrh	r5, [r2, ip]
   472e8:	ldrh	r2, [r2, r0]
   472ec:	add	r5, r5, r3
   472f0:	add	r5, r5, r2
   472f4:	cmp	r5, r1
   472f8:	bhi	47378 <sd_bus_creds_has_bounding_cap@@Base+0x19a50>
   472fc:	ldr	r3, [pc, #200]	; 473cc <sd_bus_creds_has_bounding_cap@@Base+0x19aa4>
   47300:	add	r3, pc, r3
   47304:	ldr	r3, [r3, r5, lsl #3]
   47308:	cmp	r3, #0
   4730c:	beq	4739c <sd_bus_creds_has_bounding_cap@@Base+0x19a74>
   47310:	ldrb	r2, [r4]
   47314:	ldrb	ip, [r3]
   47318:	eor	r0, r2, ip
   4731c:	bics	r0, r0, #32
   47320:	bne	47378 <sd_bus_creds_has_bounding_cap@@Base+0x19a50>
   47324:	ldr	r1, [pc, #164]	; 473d0 <sd_bus_creds_has_bounding_cap@@Base+0x19aa8>
   47328:	mov	r6, r3
   4732c:	add	r1, pc, r1
   47330:	ldrb	r3, [r1, r2]
   47334:	ldrb	r2, [r1, ip]
   47338:	cmp	r3, r2
   4733c:	movne	ip, #0
   47340:	moveq	ip, #1
   47344:	cmp	r3, #0
   47348:	moveq	ip, #0
   4734c:	cmp	ip, #0
   47350:	ldrbne	r2, [r4, #1]!
   47354:	ldrbne	ip, [r6, #1]!
   47358:	bne	47330 <sd_bus_creds_has_bounding_cap@@Base+0x19a08>
   4735c:	cmp	r3, r2
   47360:	popne	{r4, r5, r6, pc}
   47364:	ldr	r3, [pc, #104]	; 473d4 <sd_bus_creds_has_bounding_cap@@Base+0x19aac>
   47368:	add	r3, pc, r3
   4736c:	add	r5, r3, r5, lsl #3
   47370:	ldr	r0, [r5, #4]
   47374:	pop	{r4, r5, r6, pc}
   47378:	mov	r0, #0
   4737c:	pop	{r4, r5, r6, pc}
   47380:	ldrb	r3, [r4, #5]
   47384:	ldr	r2, [pc, #76]	; 473d8 <sd_bus_creds_has_bounding_cap@@Base+0x19ab0>
   47388:	lsl	r3, r3, #1
   4738c:	add	r2, pc, r2
   47390:	ldrh	r3, [r2, r3]
   47394:	add	r3, r0, r3
   47398:	b	472b0 <sd_bus_creds_has_bounding_cap@@Base+0x19988>
   4739c:	mov	r0, r3
   473a0:	pop	{r4, r5, r6, pc}
   473a4:	ldr	r0, [pc, #48]	; 473dc <sd_bus_creds_has_bounding_cap@@Base+0x19ab4>
   473a8:	mov	r2, #48	; 0x30
   473ac:	ldr	r1, [pc, #44]	; 473e0 <sd_bus_creds_has_bounding_cap@@Base+0x19ab8>
   473b0:	ldr	r3, [pc, #44]	; 473e4 <sd_bus_creds_has_bounding_cap@@Base+0x19abc>
   473b4:	add	r0, pc, r0
   473b8:	add	r1, pc, r1
   473bc:	add	r3, pc, r3
   473c0:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   473c4:			; <UNDEFINED> instruction: 0x0000fcbc
   473c8:	muleq	r0, ip, ip
   473cc:			; <UNDEFINED> instruction: 0x00023dbc
   473d0:	andeq	r0, r1, r0, lsl #7
   473d4:	andeq	r3, r2, r4, asr sp
   473d8:	andeq	pc, r0, ip, ror #23
   473dc:			; <UNDEFINED> instruction: 0x0000c1b8
   473e0:	andeq	pc, r0, r0, asr #27
   473e4:	andeq	pc, r0, ip, lsr #23
   473e8:	cmp	r0, #37	; 0x25
   473ec:	bhi	47400 <sd_bus_creds_has_bounding_cap@@Base+0x19ad8>
   473f0:	ldr	r3, [pc, #16]	; 47408 <sd_bus_creds_has_bounding_cap@@Base+0x19ae0>
   473f4:	add	r3, pc, r3
   473f8:	ldr	r0, [r3, r0, lsl #2]
   473fc:	bx	lr
   47400:	mov	r0, #0
   47404:	bx	lr
   47408:	andeq	r4, r2, r0, lsl #14
   4740c:	ldr	r3, [pc, #272]	; 47524 <sd_bus_creds_has_bounding_cap@@Base+0x19bfc>
   47410:	push	{r4, r5, r6, fp, lr}
   47414:	add	fp, sp, #16
   47418:	ldr	r2, [pc, #264]	; 47528 <sd_bus_creds_has_bounding_cap@@Base+0x19c00>
   4741c:	sub	sp, sp, #28
   47420:	add	r3, pc, r3
   47424:	subs	r6, r1, #0
   47428:	mov	r1, #0
   4742c:	ldr	r4, [r3, r2]
   47430:	str	r1, [fp, #-32]	; 0xffffffe0
   47434:	ldr	r3, [r4]
   47438:	str	r3, [fp, #-24]	; 0xffffffe8
   4743c:	beq	474f0 <sd_bus_creds_has_bounding_cap@@Base+0x19bc8>
   47440:	ldr	r5, [pc, #228]	; 4752c <sd_bus_creds_has_bounding_cap@@Base+0x19c04>
   47444:	cmp	r0, #0
   47448:	add	r5, pc, r5
   4744c:	bne	474b4 <sd_bus_creds_has_bounding_cap@@Base+0x19b8c>
   47450:	mov	r0, r5
   47454:	sub	r1, fp, #32
   47458:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   4745c:	cmp	r0, #0
   47460:	blt	474dc <sd_bus_creds_has_bounding_cap@@Base+0x19bb4>
   47464:	ldr	r0, [fp, #-32]	; 0xffffffe0
   47468:	sub	r1, fp, #28
   4746c:	bl	3abb0 <sd_bus_creds_has_bounding_cap@@Base+0xd288>
   47470:	subs	r5, r0, #0
   47474:	blt	47490 <sd_bus_creds_has_bounding_cap@@Base+0x19b68>
   47478:	ldr	r3, [fp, #-28]	; 0xffffffe4
   4747c:	sub	r2, r3, #1
   47480:	cmn	r2, #3
   47484:	bhi	474e4 <sd_bus_creds_has_bounding_cap@@Base+0x19bbc>
   47488:	mov	r5, #0
   4748c:	str	r3, [r6]
   47490:	ldr	r0, [fp, #-32]	; 0xffffffe0
   47494:	bl	3080 <free@plt>
   47498:	ldr	r2, [fp, #-24]	; 0xffffffe8
   4749c:	ldr	r3, [r4]
   474a0:	mov	r0, r5
   474a4:	cmp	r2, r3
   474a8:	bne	474ec <sd_bus_creds_has_bounding_cap@@Base+0x19bc4>
   474ac:	sub	sp, fp, #16
   474b0:	pop	{r4, r5, r6, fp, pc}
   474b4:	sub	sp, sp, #40	; 0x28
   474b8:	ldr	r3, [pc, #112]	; 47530 <sd_bus_creds_has_bounding_cap@@Base+0x19c08>
   474bc:	add	r5, sp, #8
   474c0:	mov	r1, #1
   474c4:	str	r0, [sp]
   474c8:	mov	r2, #29
   474cc:	mov	r0, r5
   474d0:	add	r3, pc, r3
   474d4:	bl	3404 <__sprintf_chk@plt>
   474d8:	b	47450 <sd_bus_creds_has_bounding_cap@@Base+0x19b28>
   474dc:	mov	r5, r0
   474e0:	b	47490 <sd_bus_creds_has_bounding_cap@@Base+0x19b68>
   474e4:	mvn	r5, #5
   474e8:	b	47490 <sd_bus_creds_has_bounding_cap@@Base+0x19b68>
   474ec:	bl	314c <__stack_chk_fail@plt>
   474f0:	ldr	r0, [pc, #60]	; 47534 <sd_bus_creds_has_bounding_cap@@Base+0x19c0c>
   474f4:	mov	r2, #43	; 0x2b
   474f8:	ldr	r1, [pc, #56]	; 47538 <sd_bus_creds_has_bounding_cap@@Base+0x19c10>
   474fc:	ldr	r3, [pc, #56]	; 4753c <sd_bus_creds_has_bounding_cap@@Base+0x19c14>
   47500:	add	r0, pc, r0
   47504:	add	r1, pc, r1
   47508:	add	r3, pc, r3
   4750c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47510:	mov	r4, r0
   47514:	ldr	r0, [fp, #-32]	; 0xffffffe0
   47518:	bl	3080 <free@plt>
   4751c:	mov	r0, r4
   47520:	bl	36a4 <_Unwind_Resume@plt>
   47524:	ldrdeq	r4, [r2], -r8
   47528:	andeq	r0, r0, r8, lsr #5
   4752c:	andeq	r0, r1, r4, ror #16
   47530:	andeq	r0, r1, r8, lsl #16
   47534:	andeq	r0, r1, r0, lsl #11
   47538:	andeq	r0, r1, r0, asr #15
   4753c:	andeq	r0, r1, r4, ror r7
   47540:	ldr	r3, [pc, #252]	; 47644 <sd_bus_creds_has_bounding_cap@@Base+0x19d1c>
   47544:	push	{r4, r5, r6, fp, lr}
   47548:	add	fp, sp, #16
   4754c:	ldr	r2, [pc, #244]	; 47648 <sd_bus_creds_has_bounding_cap@@Base+0x19d20>
   47550:	sub	sp, sp, #28
   47554:	add	r3, pc, r3
   47558:	subs	r6, r1, #0
   4755c:	mov	r1, #0
   47560:	ldr	r4, [r3, r2]
   47564:	str	r1, [fp, #-32]	; 0xffffffe0
   47568:	ldr	r3, [r4]
   4756c:	str	r3, [fp, #-24]	; 0xffffffe8
   47570:	beq	47610 <sd_bus_creds_has_bounding_cap@@Base+0x19ce8>
   47574:	ldr	r5, [pc, #208]	; 4764c <sd_bus_creds_has_bounding_cap@@Base+0x19d24>
   47578:	cmp	r0, #0
   4757c:	add	r5, pc, r5
   47580:	bne	475e4 <sd_bus_creds_has_bounding_cap@@Base+0x19cbc>
   47584:	mov	r0, r5
   47588:	sub	r1, fp, #32
   4758c:	bl	4717c <sd_bus_creds_has_bounding_cap@@Base+0x19854>
   47590:	cmp	r0, #0
   47594:	blt	475dc <sd_bus_creds_has_bounding_cap@@Base+0x19cb4>
   47598:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4759c:	sub	r1, fp, #28
   475a0:	bl	3adac <sd_bus_creds_has_bounding_cap@@Base+0xd484>
   475a4:	cmp	r0, #0
   475a8:	blt	475dc <sd_bus_creds_has_bounding_cap@@Base+0x19cb4>
   475ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   475b0:	mov	r5, #0
   475b4:	str	r3, [r6]
   475b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   475bc:	bl	3080 <free@plt>
   475c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   475c4:	ldr	r3, [r4]
   475c8:	mov	r0, r5
   475cc:	cmp	r2, r3
   475d0:	bne	4760c <sd_bus_creds_has_bounding_cap@@Base+0x19ce4>
   475d4:	sub	sp, fp, #16
   475d8:	pop	{r4, r5, r6, fp, pc}
   475dc:	mov	r5, r0
   475e0:	b	475b8 <sd_bus_creds_has_bounding_cap@@Base+0x19c90>
   475e4:	sub	sp, sp, #40	; 0x28
   475e8:	ldr	r3, [pc, #96]	; 47650 <sd_bus_creds_has_bounding_cap@@Base+0x19d28>
   475ec:	add	r5, sp, #8
   475f0:	mov	r1, #1
   475f4:	str	r0, [sp]
   475f8:	mov	r2, #28
   475fc:	mov	r0, r5
   47600:	add	r3, pc, r3
   47604:	bl	3404 <__sprintf_chk@plt>
   47608:	b	47584 <sd_bus_creds_has_bounding_cap@@Base+0x19c5c>
   4760c:	bl	314c <__stack_chk_fail@plt>
   47610:	ldr	r0, [pc, #60]	; 47654 <sd_bus_creds_has_bounding_cap@@Base+0x19d2c>
   47614:	mov	r2, #68	; 0x44
   47618:	ldr	r1, [pc, #56]	; 47658 <sd_bus_creds_has_bounding_cap@@Base+0x19d30>
   4761c:	ldr	r3, [pc, #56]	; 4765c <sd_bus_creds_has_bounding_cap@@Base+0x19d34>
   47620:	add	r0, pc, r0
   47624:	add	r1, pc, r1
   47628:	add	r3, pc, r3
   4762c:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47630:	mov	r4, r0
   47634:	ldr	r0, [fp, #-32]	; 0xffffffe0
   47638:	bl	3080 <free@plt>
   4763c:	mov	r0, r4
   47640:	bl	36a4 <_Unwind_Resume@plt>
   47644:	andeq	r4, r2, r4, lsr #15
   47648:	andeq	r0, r0, r8, lsr #5
   4764c:	andeq	r0, r1, r0, ror r7
   47650:	andeq	r0, r1, r0, lsl #14
   47654:	andeq	ip, r0, r0, asr r0
   47658:	andeq	r0, r1, r0, lsr #13
   4765c:	andeq	r0, r1, ip, ror #12
   47660:	push	{r4, r5, r6, lr}
   47664:	subs	r6, r0, #0
   47668:	mov	r4, r1
   4766c:	mov	r5, r2
   47670:	popeq	{r4, r5, r6, pc}
   47674:	mov	r0, r4
   47678:	mov	r1, #10
   4767c:	mov	r2, r5
   47680:	bl	34ac <memchr@plt>
   47684:	cmp	r0, #0
   47688:	rsb	r3, r0, r4
   4768c:	add	r4, r0, #1
   47690:	sub	r3, r3, #1
   47694:	popeq	{r4, r5, r6, pc}
   47698:	ldr	r2, [r6]
   4769c:	add	r5, r5, r3
   476a0:	add	r3, r2, #1
   476a4:	str	r3, [r6]
   476a8:	b	47674 <sd_bus_creds_has_bounding_cap@@Base+0x19d4c>
   476ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   476b0:	cmp	r0, #0
   476b4:	sub	sp, sp, #28
   476b8:	mov	r7, r2
   476bc:	mov	r5, r3
   476c0:	str	r0, [sp, #8]
   476c4:	str	r1, [sp, #12]
   476c8:	beq	47b58 <sd_bus_creds_has_bounding_cap@@Base+0x1a230>
   476cc:	ldr	r1, [sp, #8]
   476d0:	ldr	r4, [r1]
   476d4:	cmp	r4, #0
   476d8:	beq	47b38 <sd_bus_creds_has_bounding_cap@@Base+0x1a210>
   476dc:	ldr	r2, [sp, #12]
   476e0:	cmp	r2, #0
   476e4:	beq	47b18 <sd_bus_creds_has_bounding_cap@@Base+0x1a1f0>
   476e8:	cmp	r7, #0
   476ec:	beq	47af8 <sd_bus_creds_has_bounding_cap@@Base+0x1a1d0>
   476f0:	ldr	fp, [r7]
   476f4:	cmp	fp, #0
   476f8:	bne	47710 <sd_bus_creds_has_bounding_cap@@Base+0x19de8>
   476fc:	cmp	r3, #0
   47700:	movne	r3, #1
   47704:	moveq	fp, #1
   47708:	movne	fp, r3
   4770c:	strne	r3, [r5]
   47710:	ldr	r3, [pc, #1120]	; 47b78 <sd_bus_creds_has_bounding_cap@@Base+0x1a250>
   47714:	ldr	r8, [pc, #1120]	; 47b7c <sd_bus_creds_has_bounding_cap@@Base+0x1a254>
   47718:	add	r3, pc, r3
   4771c:	str	r3, [sp, #4]
   47720:	ldr	r3, [pc, #1112]	; 47b80 <sd_bus_creds_has_bounding_cap@@Base+0x1a258>
   47724:	add	r8, pc, r8
   47728:	ldr	sl, [pc, #1108]	; 47b84 <sd_bus_creds_has_bounding_cap@@Base+0x1a25c>
   4772c:	add	r3, pc, r3
   47730:	str	r3, [sp]
   47734:	ldr	r3, [pc, #1100]	; 47b88 <sd_bus_creds_has_bounding_cap@@Base+0x1a260>
   47738:	add	sl, pc, sl
   4773c:	ldrb	r0, [r4]
   47740:	add	r3, pc, r3
   47744:	str	r3, [sp, #20]
   47748:	ldr	r3, [pc, #1084]	; 47b8c <sd_bus_creds_has_bounding_cap@@Base+0x1a264>
   4774c:	add	r3, pc, r3
   47750:	str	r3, [sp, #16]
   47754:	cmp	r0, #0
   47758:	beq	477e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ec0>
   4775c:	cmp	fp, #2
   47760:	beq	47800 <sd_bus_creds_has_bounding_cap@@Base+0x19ed8>
   47764:	cmp	fp, #3
   47768:	beq	477f0 <sd_bus_creds_has_bounding_cap@@Base+0x19ec8>
   4776c:	cmp	fp, #1
   47770:	bne	4775c <sd_bus_creds_has_bounding_cap@@Base+0x19e34>
   47774:	mov	r0, r4
   47778:	mov	r1, #60	; 0x3c
   4777c:	bl	3074 <strchrnul@plt>
   47780:	cmp	r0, r4
   47784:	bhi	479d4 <sd_bus_creds_has_bounding_cap@@Base+0x1a0ac>
   47788:	ldrb	r3, [r0]
   4778c:	cmp	r3, #60	; 0x3c
   47790:	bne	47ad8 <sd_bus_creds_has_bounding_cap@@Base+0x1a1b0>
   47794:	add	r6, r4, #1
   47798:	ldr	r1, [sp]
   4779c:	mov	r2, #3
   477a0:	mov	r0, r6
   477a4:	bl	36bc <strncmp@plt>
   477a8:	cmp	r0, #0
   477ac:	bne	47900 <sd_bus_creds_has_bounding_cap@@Base+0x19fd8>
   477b0:	adds	r0, r4, #4
   477b4:	beq	47900 <sd_bus_creds_has_bounding_cap@@Base+0x19fd8>
   477b8:	ldr	r1, [sp, #16]
   477bc:	bl	2fa8 <strstr@plt>
   477c0:	subs	r9, r0, #0
   477c4:	beq	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   477c8:	add	r4, r9, #3
   477cc:	mov	r0, r5
   477d0:	mov	r1, r6
   477d4:	rsb	r2, r6, r4
   477d8:	bl	47660 <sd_bus_creds_has_bounding_cap@@Base+0x19d38>
   477dc:	ldrb	r0, [r9, #3]
   477e0:	cmp	r0, #0
   477e4:	bne	4775c <sd_bus_creds_has_bounding_cap@@Base+0x19e34>
   477e8:	add	sp, sp, #28
   477ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   477f0:	cmp	r0, #61	; 0x3d
   477f4:	beq	47880 <sd_bus_creds_has_bounding_cap@@Base+0x19f58>
   477f8:	mov	fp, #2
   477fc:	b	47754 <sd_bus_creds_has_bounding_cap@@Base+0x19e2c>
   47800:	mov	r0, r4
   47804:	mov	r1, r8
   47808:	bl	3710 <strspn@plt>
   4780c:	ldrb	r3, [r4, r0]
   47810:	add	r6, r4, r0
   47814:	cmp	r3, #0
   47818:	beq	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   4781c:	mov	r1, r4
   47820:	mov	r0, r5
   47824:	rsb	r2, r4, r6
   47828:	bl	47660 <sd_bus_creds_has_bounding_cap@@Base+0x19d38>
   4782c:	mov	r0, r6
   47830:	mov	r1, sl
   47834:	bl	2ffc <strcspn@plt>
   47838:	add	r0, r6, r0
   4783c:	cmp	r6, r0
   47840:	bcc	47a1c <sd_bus_creds_has_bounding_cap@@Base+0x1a0f4>
   47844:	mov	r2, fp
   47848:	mov	r0, r6
   4784c:	ldr	r1, [sp, #4]
   47850:	bl	36bc <strncmp@plt>
   47854:	cmp	r0, #0
   47858:	bne	47864 <sd_bus_creds_has_bounding_cap@@Base+0x19f3c>
   4785c:	adds	r3, r6, #2
   47860:	bne	47a54 <sd_bus_creds_has_bounding_cap@@Base+0x1a12c>
   47864:	ldrb	r3, [r6]
   47868:	cmp	r3, #62	; 0x3e
   4786c:	bne	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   47870:	add	r4, r6, #1
   47874:	ldrb	r0, [r6, #1]
   47878:	mov	fp, #1
   4787c:	b	47754 <sd_bus_creds_has_bounding_cap@@Base+0x19e2c>
   47880:	ldrb	r1, [r4, #1]
   47884:	add	r6, r4, #1
   47888:	cmp	r1, #39	; 0x27
   4788c:	cmpne	r1, #34	; 0x22
   47890:	movne	r8, #0
   47894:	moveq	r8, #1
   47898:	bne	47944 <sd_bus_creds_has_bounding_cap@@Base+0x1a01c>
   4789c:	add	r4, r4, #2
   478a0:	mov	r0, r4
   478a4:	bl	33b0 <strchr@plt>
   478a8:	subs	r8, r0, #0
   478ac:	beq	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   478b0:	rsb	r9, r6, r8
   478b4:	mov	r0, r5
   478b8:	mov	r1, r6
   478bc:	mov	r2, r9
   478c0:	bl	47660 <sd_bus_creds_has_bounding_cap@@Base+0x19d38>
   478c4:	mov	r0, r4
   478c8:	sub	r1, r9, #1
   478cc:	bl	31ac <__strndup@plt>
   478d0:	cmp	r0, #0
   478d4:	beq	47ad0 <sd_bus_creds_has_bounding_cap@@Base+0x1a1a8>
   478d8:	ldr	r2, [sp, #12]
   478dc:	add	r8, r8, #1
   478e0:	ldr	r1, [sp, #8]
   478e4:	mov	r3, #2
   478e8:	str	r0, [r2]
   478ec:	mov	r0, #6
   478f0:	str	r8, [r1]
   478f4:	str	r3, [r7]
   478f8:	add	sp, sp, #28
   478fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47900:	ldrb	r2, [r4, #1]
   47904:	cmp	r2, #63	; 0x3f
   47908:	beq	479a4 <sd_bus_creds_has_bounding_cap@@Base+0x1a07c>
   4790c:	cmp	r2, #33	; 0x21
   47910:	bne	47a74 <sd_bus_creds_has_bounding_cap@@Base+0x1a14c>
   47914:	add	r0, r4, #2
   47918:	mov	r1, #62	; 0x3e
   4791c:	bl	33b0 <strchr@plt>
   47920:	subs	r9, r0, #0
   47924:	beq	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   47928:	add	r4, r9, #1
   4792c:	mov	r0, r5
   47930:	mov	r1, r6
   47934:	rsb	r2, r6, r4
   47938:	bl	47660 <sd_bus_creds_has_bounding_cap@@Base+0x19d38>
   4793c:	ldrb	r0, [r9, #1]
   47940:	b	47754 <sd_bus_creds_has_bounding_cap@@Base+0x19e2c>
   47944:	ldr	r1, [pc, #580]	; 47b90 <sd_bus_creds_has_bounding_cap@@Base+0x1a268>
   47948:	mov	r0, r6
   4794c:	add	r1, pc, r1
   47950:	bl	3638 <strpbrk@plt>
   47954:	subs	r4, r0, #0
   47958:	mov	r0, r6
   4795c:	rsbne	r1, r6, r4
   47960:	moveq	r1, r8
   47964:	moveq	r4, r6
   47968:	bl	31ac <__strndup@plt>
   4796c:	cmp	r0, #0
   47970:	beq	47ad0 <sd_bus_creds_has_bounding_cap@@Base+0x1a1a8>
   47974:	ldr	r2, [sp, #12]
   47978:	mov	r3, #2
   4797c:	ldr	r1, [sp, #8]
   47980:	str	r0, [r2]
   47984:	mov	r0, #6
   47988:	str	r4, [r1]
   4798c:	str	r3, [r7]
   47990:	add	sp, sp, #28
   47994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47998:	mvn	r0, #21
   4799c:	add	sp, sp, #28
   479a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   479a4:	add	r0, r4, #2
   479a8:	ldr	r1, [sp, #20]
   479ac:	bl	2fa8 <strstr@plt>
   479b0:	subs	r9, r0, #0
   479b4:	beq	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   479b8:	add	r4, r9, #2
   479bc:	mov	r0, r5
   479c0:	mov	r1, r6
   479c4:	rsb	r2, r6, r4
   479c8:	bl	47660 <sd_bus_creds_has_bounding_cap@@Base+0x19d38>
   479cc:	ldrb	r0, [r9, #2]
   479d0:	b	47754 <sd_bus_creds_has_bounding_cap@@Base+0x19e2c>
   479d4:	rsb	r8, r4, r0
   479d8:	mov	r6, r0
   479dc:	mov	r0, r4
   479e0:	mov	r1, r8
   479e4:	bl	31ac <__strndup@plt>
   479e8:	subs	r9, r0, #0
   479ec:	beq	47ad0 <sd_bus_creds_has_bounding_cap@@Base+0x1a1a8>
   479f0:	mov	r0, r5
   479f4:	mov	r1, r4
   479f8:	mov	r2, r8
   479fc:	bl	47660 <sd_bus_creds_has_bounding_cap@@Base+0x19d38>
   47a00:	ldr	r1, [sp, #12]
   47a04:	ldr	r2, [sp, #8]
   47a08:	mov	r0, fp
   47a0c:	str	r9, [r1]
   47a10:	str	r6, [r2]
   47a14:	str	fp, [r7]
   47a18:	b	477e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ec0>
   47a1c:	mov	r4, r0
   47a20:	mov	r0, r6
   47a24:	rsb	r1, r6, r4
   47a28:	bl	31ac <__strndup@plt>
   47a2c:	cmp	r0, #0
   47a30:	beq	47ad0 <sd_bus_creds_has_bounding_cap@@Base+0x1a1a8>
   47a34:	ldr	r2, [sp, #12]
   47a38:	mov	r3, #3
   47a3c:	ldr	r1, [sp, #8]
   47a40:	str	r0, [r2]
   47a44:	mov	r0, #5
   47a48:	str	r4, [r1]
   47a4c:	str	r3, [r7]
   47a50:	b	477e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ec0>
   47a54:	ldr	r2, [sp, #12]
   47a58:	ldr	r1, [sp, #8]
   47a5c:	str	r0, [r2]
   47a60:	mov	r2, #1
   47a64:	str	r3, [r1]
   47a68:	mov	r0, #4
   47a6c:	str	r2, [r7]
   47a70:	b	477e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ec0>
   47a74:	cmp	r2, #47	; 0x2f
   47a78:	ldr	r1, [pc, #276]	; 47b94 <sd_bus_creds_has_bounding_cap@@Base+0x1a26c>
   47a7c:	addeq	r6, r4, #2
   47a80:	add	r1, pc, r1
   47a84:	moveq	r4, #3
   47a88:	mov	r0, r6
   47a8c:	movne	r4, #2
   47a90:	bl	3638 <strpbrk@plt>
   47a94:	subs	r5, r0, #0
   47a98:	beq	47998 <sd_bus_creds_has_bounding_cap@@Base+0x1a070>
   47a9c:	mov	r0, r6
   47aa0:	rsb	r1, r6, r5
   47aa4:	bl	31ac <__strndup@plt>
   47aa8:	cmp	r0, #0
   47aac:	beq	47ad0 <sd_bus_creds_has_bounding_cap@@Base+0x1a1a8>
   47ab0:	ldr	r3, [sp, #12]
   47ab4:	ldr	r1, [sp, #8]
   47ab8:	str	r0, [r3]
   47abc:	mov	r3, #2
   47ac0:	str	r5, [r1]
   47ac4:	mov	r0, r4
   47ac8:	str	r3, [r7]
   47acc:	b	477e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ec0>
   47ad0:	mvn	r0, #11
   47ad4:	b	477e8 <sd_bus_creds_has_bounding_cap@@Base+0x19ec0>
   47ad8:	ldr	r0, [pc, #184]	; 47b98 <sd_bus_creds_has_bounding_cap@@Base+0x1a270>
   47adc:	mov	r2, #102	; 0x66
   47ae0:	ldr	r1, [pc, #180]	; 47b9c <sd_bus_creds_has_bounding_cap@@Base+0x1a274>
   47ae4:	ldr	r3, [pc, #180]	; 47ba0 <sd_bus_creds_has_bounding_cap@@Base+0x1a278>
   47ae8:	add	r0, pc, r0
   47aec:	add	r1, pc, r1
   47af0:	add	r3, pc, r3
   47af4:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47af8:	ldr	r0, [pc, #164]	; 47ba4 <sd_bus_creds_has_bounding_cap@@Base+0x1a27c>
   47afc:	mov	r2, #66	; 0x42
   47b00:	ldr	r1, [pc, #160]	; 47ba8 <sd_bus_creds_has_bounding_cap@@Base+0x1a280>
   47b04:	ldr	r3, [pc, #160]	; 47bac <sd_bus_creds_has_bounding_cap@@Base+0x1a284>
   47b08:	add	r0, pc, r0
   47b0c:	add	r1, pc, r1
   47b10:	add	r3, pc, r3
   47b14:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47b18:	ldr	r0, [pc, #144]	; 47bb0 <sd_bus_creds_has_bounding_cap@@Base+0x1a288>
   47b1c:	mov	r2, #65	; 0x41
   47b20:	ldr	r1, [pc, #140]	; 47bb4 <sd_bus_creds_has_bounding_cap@@Base+0x1a28c>
   47b24:	ldr	r3, [pc, #140]	; 47bb8 <sd_bus_creds_has_bounding_cap@@Base+0x1a290>
   47b28:	add	r0, pc, r0
   47b2c:	add	r1, pc, r1
   47b30:	add	r3, pc, r3
   47b34:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47b38:	ldr	r0, [pc, #124]	; 47bbc <sd_bus_creds_has_bounding_cap@@Base+0x1a294>
   47b3c:	mov	r2, #64	; 0x40
   47b40:	ldr	r1, [pc, #120]	; 47bc0 <sd_bus_creds_has_bounding_cap@@Base+0x1a298>
   47b44:	ldr	r3, [pc, #120]	; 47bc4 <sd_bus_creds_has_bounding_cap@@Base+0x1a29c>
   47b48:	add	r0, pc, r0
   47b4c:	add	r1, pc, r1
   47b50:	add	r3, pc, r3
   47b54:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47b58:	ldr	r0, [pc, #104]	; 47bc8 <sd_bus_creds_has_bounding_cap@@Base+0x1a2a0>
   47b5c:	mov	r2, #63	; 0x3f
   47b60:	ldr	r1, [pc, #100]	; 47bcc <sd_bus_creds_has_bounding_cap@@Base+0x1a2a4>
   47b64:	ldr	r3, [pc, #100]	; 47bd0 <sd_bus_creds_has_bounding_cap@@Base+0x1a2a8>
   47b68:	add	r0, pc, r0
   47b6c:	add	r1, pc, r1
   47b70:	add	r3, pc, r3
   47b74:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47b78:	andeq	r0, r1, ip, lsr r6
   47b7c:	andeq	r3, r0, r0, ror #6
   47b80:	andeq	r0, r1, r8, lsl r6
   47b84:	andeq	r0, r1, r0, lsr #12
   47b88:	andeq	r0, r1, ip, lsl #12
   47b8c:	strdeq	r0, [r1], -ip
   47b90:	andeq	r0, r1, r4, lsl r4
   47b94:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   47b98:	andeq	r0, r1, r0, asr r2
   47b9c:	andeq	r0, r1, r8, lsr r2
   47ba0:	andeq	r0, r1, r4, lsr #4
   47ba4:			; <UNDEFINED> instruction: 0x000044bc
   47ba8:	andeq	r0, r1, r8, lsl r2
   47bac:	andeq	r0, r1, r4, lsl #4
   47bb0:	andeq	fp, r0, r4, asr #20
   47bb4:	strdeq	r0, [r1], -r8
   47bb8:	andeq	r0, r1, r4, ror #3
   47bbc:	andeq	r3, r0, r8, lsl #26
   47bc0:	ldrdeq	r0, [r1], -r8
   47bc4:	andeq	r0, r1, r4, asr #3
   47bc8:	andeq	fp, r0, r4, lsl r7
   47bcc:			; <UNDEFINED> instruction: 0x000101b8
   47bd0:	andeq	r0, r1, r4, lsr #3
   47bd4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47bd8:	subs	sl, r0, #0
   47bdc:	beq	47cc0 <sd_bus_creds_has_bounding_cap@@Base+0x1a398>
   47be0:	ldrb	r4, [sl]
   47be4:	cmp	r4, #0
   47be8:	bne	47c0c <sd_bus_creds_has_bounding_cap@@Base+0x1a2e4>
   47bec:	mov	r0, #2
   47bf0:	bl	32d8 <malloc@plt>
   47bf4:	subs	r3, r0, #0
   47bf8:	beq	47cb8 <sd_bus_creds_has_bounding_cap@@Base+0x1a390>
   47bfc:	mov	r2, #95	; 0x5f
   47c00:	mov	r0, r3
   47c04:	strh	r2, [r3]
   47c08:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47c0c:	bl	33a4 <strlen@plt>
   47c10:	add	r0, r0, r0, lsl #1
   47c14:	add	r0, r0, #1
   47c18:	bl	32d8 <malloc@plt>
   47c1c:	subs	r9, r0, #0
   47c20:	beq	47cb8 <sd_bus_creds_has_bounding_cap@@Base+0x1a390>
   47c24:	add	r6, sl, #1
   47c28:	mov	r7, sl
   47c2c:	mov	r5, r9
   47c30:	mov	r8, #95	; 0x5f
   47c34:	b	47c84 <sd_bus_creds_has_bounding_cap@@Base+0x1a35c>
   47c38:	cmp	sl, r7
   47c3c:	add	fp, r5, #3
   47c40:	sub	r3, r4, #48	; 0x30
   47c44:	bcs	47c50 <sd_bus_creds_has_bounding_cap@@Base+0x1a328>
   47c48:	cmp	r3, #9
   47c4c:	bls	47c94 <sd_bus_creds_has_bounding_cap@@Base+0x1a36c>
   47c50:	strb	r8, [r5]
   47c54:	add	r6, r6, #1
   47c58:	ldrb	r0, [r6, #-2]
   47c5c:	lsr	r0, r0, #4
   47c60:	bl	3bfe4 <sd_bus_creds_has_bounding_cap@@Base+0xe6bc>
   47c64:	strb	r0, [r5, #1]
   47c68:	ldrb	r0, [r6, #-2]
   47c6c:	bl	3bfe4 <sd_bus_creds_has_bounding_cap@@Base+0xe6bc>
   47c70:	strb	r0, [r5, #2]
   47c74:	mov	r5, fp
   47c78:	ldrb	r4, [r7, #1]!
   47c7c:	cmp	r4, #0
   47c80:	beq	47cac <sd_bus_creds_has_bounding_cap@@Base+0x1a384>
   47c84:	bic	r3, r4, #32
   47c88:	sub	r3, r3, #65	; 0x41
   47c8c:	cmp	r3, #25
   47c90:	bhi	47c38 <sd_bus_creds_has_bounding_cap@@Base+0x1a310>
   47c94:	strb	r4, [r5]
   47c98:	add	r6, r6, #1
   47c9c:	ldrb	r4, [r7, #1]!
   47ca0:	add	r5, r5, #1
   47ca4:	cmp	r4, #0
   47ca8:	bne	47c84 <sd_bus_creds_has_bounding_cap@@Base+0x1a35c>
   47cac:	mov	r0, r9
   47cb0:	strb	r4, [r5]
   47cb4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47cb8:	mov	r0, #0
   47cbc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47cc0:	ldr	r0, [pc, #32]	; 47ce8 <sd_bus_creds_has_bounding_cap@@Base+0x1a3c0>
   47cc4:	mov	r2, #36	; 0x24
   47cc8:	ldr	r1, [pc, #28]	; 47cec <sd_bus_creds_has_bounding_cap@@Base+0x1a3c4>
   47ccc:	ldr	r3, [pc, #28]	; 47cf0 <sd_bus_creds_has_bounding_cap@@Base+0x1a3c8>
   47cd0:	add	r0, pc, r0
   47cd4:	add	r1, pc, r1
   47cd8:	add	r3, pc, r3
   47cdc:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   47ce0:	mov	r0, sl
   47ce4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47ce8:	andeq	r9, r0, r0, lsl #4
   47cec:	muleq	r1, r4, r0
   47cf0:	andeq	r0, r1, r8, lsr #1
   47cf4:	push	{r4, r5, r6, r7, r8, lr}
   47cf8:	subs	r5, r0, #0
   47cfc:	beq	47dec <sd_bus_creds_has_bounding_cap@@Base+0x1a4c4>
   47d00:	ldrb	r6, [r5]
   47d04:	cmp	r6, #95	; 0x5f
   47d08:	bne	47d28 <sd_bus_creds_has_bounding_cap@@Base+0x1a400>
   47d0c:	ldrb	r3, [r5, #1]
   47d10:	cmp	r3, #0
   47d14:	bne	47dd0 <sd_bus_creds_has_bounding_cap@@Base+0x1a4a8>
   47d18:	mov	r0, #1
   47d1c:	mov	r1, r0
   47d20:	pop	{r4, r5, r6, r7, r8, lr}
   47d24:	b	2f9c <calloc@plt>
   47d28:	bl	33a4 <strlen@plt>
   47d2c:	add	r0, r0, #1
   47d30:	bl	32d8 <malloc@plt>
   47d34:	subs	r7, r0, #0
   47d38:	beq	47de4 <sd_bus_creds_has_bounding_cap@@Base+0x1a4bc>
   47d3c:	cmp	r6, #0
   47d40:	beq	47dbc <sd_bus_creds_has_bounding_cap@@Base+0x1a494>
   47d44:	add	r4, r7, #1
   47d48:	mov	r3, r6
   47d4c:	mov	r8, #95	; 0x5f
   47d50:	b	47d68 <sd_bus_creds_has_bounding_cap@@Base+0x1a440>
   47d54:	ldrb	r3, [r2, #1]
   47d58:	add	r4, r4, #1
   47d5c:	add	r5, r2, #1
   47d60:	cmp	r3, #0
   47d64:	beq	47dc0 <sd_bus_creds_has_bounding_cap@@Base+0x1a498>
   47d68:	cmp	r3, #95	; 0x5f
   47d6c:	mov	r2, r5
   47d70:	mov	r1, r4
   47d74:	strbne	r3, [r4, #-1]
   47d78:	bne	47d54 <sd_bus_creds_has_bounding_cap@@Base+0x1a42c>
   47d7c:	ldrb	r0, [r5, #1]
   47d80:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   47d84:	subs	r6, r0, #0
   47d88:	blt	47dac <sd_bus_creds_has_bounding_cap@@Base+0x1a484>
   47d8c:	ldrb	r0, [r5, #2]
   47d90:	bl	3bffc <sd_bus_creds_has_bounding_cap@@Base+0xe6d4>
   47d94:	mov	r1, r4
   47d98:	add	r2, r5, #2
   47d9c:	cmp	r0, #0
   47da0:	orr	r6, r0, r6, lsl #4
   47da4:	strbge	r6, [r4, #-1]
   47da8:	bge	47d54 <sd_bus_creds_has_bounding_cap@@Base+0x1a42c>
   47dac:	strb	r8, [r4, #-1]
   47db0:	mov	r2, r5
   47db4:	mov	r1, r4
   47db8:	b	47d54 <sd_bus_creds_has_bounding_cap@@Base+0x1a42c>
   47dbc:	mov	r1, r7
   47dc0:	mov	r3, #0
   47dc4:	mov	r0, r7
   47dc8:	strb	r3, [r1]
   47dcc:	pop	{r4, r5, r6, r7, r8, pc}
   47dd0:	bl	33a4 <strlen@plt>
   47dd4:	add	r0, r0, #1
   47dd8:	bl	32d8 <malloc@plt>
   47ddc:	subs	r7, r0, #0
   47de0:	bne	47d44 <sd_bus_creds_has_bounding_cap@@Base+0x1a41c>
   47de4:	mov	r0, r7
   47de8:	pop	{r4, r5, r6, r7, r8, pc}
   47dec:	ldr	r0, [pc, #32]	; 47e14 <sd_bus_creds_has_bounding_cap@@Base+0x1a4ec>
   47df0:	mov	r2, #72	; 0x48
   47df4:	ldr	r1, [pc, #28]	; 47e18 <sd_bus_creds_has_bounding_cap@@Base+0x1a4f0>
   47df8:	ldr	r3, [pc, #28]	; 47e1c <sd_bus_creds_has_bounding_cap@@Base+0x1a4f4>
   47dfc:	add	r0, pc, r0
   47e00:	add	r1, pc, r1
   47e04:	add	r3, pc, r3
   47e08:	bl	441c0 <sd_bus_creds_has_bounding_cap@@Base+0x16898>
   47e0c:	mov	r0, r5
   47e10:	pop	{r4, r5, r6, r7, r8, pc}
   47e14:	andeq	ip, r0, ip, ror #4
   47e18:	andeq	pc, r0, r8, ror #30
   47e1c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   47e20:	ldr	r3, [pc, #324]	; 47f6c <sd_bus_creds_has_bounding_cap@@Base+0x1a644>
   47e24:	ldr	r2, [pc, #324]	; 47f70 <sd_bus_creds_has_bounding_cap@@Base+0x1a648>
   47e28:	add	r3, pc, r3
   47e2c:	push	{r4, r5, r6, r7, lr}
   47e30:	subs	r4, r0, #0
   47e34:	ldr	r5, [r3, r2]
   47e38:	sub	sp, sp, #28
   47e3c:	movne	r6, #0
   47e40:	ldr	r3, [r5]
   47e44:	str	r3, [sp, #20]
   47e48:	beq	47e94 <sd_bus_creds_has_bounding_cap@@Base+0x1a56c>
   47e4c:	mov	r1, r4
   47e50:	movw	r0, #385	; 0x181
   47e54:	mov	r2, #3
   47e58:	bl	3380 <syscall@plt>
   47e5c:	subs	r4, r0, #0
   47e60:	bge	47e70 <sd_bus_creds_has_bounding_cap@@Base+0x1a548>
   47e64:	bl	33f8 <__errno_location@plt>
   47e68:	ldr	r4, [r0]
   47e6c:	rsb	r4, r4, #0
   47e70:	mov	r0, r6
   47e74:	bl	3080 <free@plt>
   47e78:	ldr	r2, [sp, #20]
   47e7c:	ldr	r3, [r5]
   47e80:	mov	r0, r4
   47e84:	cmp	r2, r3
   47e88:	bne	47f28 <sd_bus_creds_has_bounding_cap@@Base+0x1a600>
   47e8c:	add	sp, sp, #28
   47e90:	pop	{r4, r5, r6, r7, pc}
   47e94:	mov	r0, #16
   47e98:	mov	r1, sp
   47e9c:	str	r4, [sp]
   47ea0:	str	r4, [sp, #4]
   47ea4:	str	r4, [sp, #8]
   47ea8:	str	r4, [sp, #12]
   47eac:	strb	r4, [sp, #16]
   47eb0:	bl	347c <prctl@plt>
   47eb4:	cmp	r0, #0
   47eb8:	blt	47f2c <sd_bus_creds_has_bounding_cap@@Base+0x1a604>
   47ebc:	ldrb	r3, [sp]
   47ec0:	cmp	r3, #0
   47ec4:	bne	47edc <sd_bus_creds_has_bounding_cap@@Base+0x1a5b4>
   47ec8:	ldr	r7, [pc, #164]	; 47f74 <sd_bus_creds_has_bounding_cap@@Base+0x1a64c>
   47ecc:	add	r7, pc, r7
   47ed0:	mov	r6, r4
   47ed4:	mov	r4, r7
   47ed8:	b	47e4c <sd_bus_creds_has_bounding_cap@@Base+0x1a524>
   47edc:	mov	r0, sp
   47ee0:	bl	44c44 <sd_bus_creds_has_bounding_cap@@Base+0x1731c>
   47ee4:	subs	r4, r0, #0
   47ee8:	beq	47f14 <sd_bus_creds_has_bounding_cap@@Base+0x1a5ec>
   47eec:	ldr	r0, [pc, #132]	; 47f78 <sd_bus_creds_has_bounding_cap@@Base+0x1a650>
   47ef0:	mov	r1, r4
   47ef4:	add	r0, pc, r0
   47ef8:	bl	3bc60 <sd_bus_creds_has_bounding_cap@@Base+0xe338>
   47efc:	subs	r7, r0, #0
   47f00:	beq	47f14 <sd_bus_creds_has_bounding_cap@@Base+0x1a5ec>
   47f04:	mov	r0, r4
   47f08:	mov	r4, r7
   47f0c:	bl	3080 <free@plt>
   47f10:	b	47ed0 <sd_bus_creds_has_bounding_cap@@Base+0x1a5a8>
   47f14:	mov	r0, r4
   47f18:	mov	r6, #0
   47f1c:	bl	3080 <free@plt>
   47f20:	mvn	r4, #11
   47f24:	b	47e70 <sd_bus_creds_has_bounding_cap@@Base+0x1a548>
   47f28:	bl	314c <__stack_chk_fail@plt>
   47f2c:	ldr	r0, [pc, #72]	; 47f7c <sd_bus_creds_has_bounding_cap@@Base+0x1a654>
   47f30:	mov	r2, #49	; 0x31
   47f34:	ldr	r1, [pc, #68]	; 47f80 <sd_bus_creds_has_bounding_cap@@Base+0x1a658>
   47f38:	ldr	r3, [pc, #68]	; 47f84 <sd_bus_creds_has_bounding_cap@@Base+0x1a65c>
   47f3c:	add	r0, pc, r0
   47f40:	add	r1, pc, r1
   47f44:	add	r3, pc, r3
   47f48:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47f4c:	mov	r5, r0
   47f50:	mov	r0, r4
   47f54:	bl	3080 <free@plt>
   47f58:	mov	r0, r5
   47f5c:	bl	36a4 <_Unwind_Resume@plt>
   47f60:	mov	r5, r0
   47f64:	mov	r4, #0
   47f68:	b	47f50 <sd_bus_creds_has_bounding_cap@@Base+0x1a628>
   47f6c:	ldrdeq	r3, [r2], -r0
   47f70:	andeq	r0, r0, r8, lsr #5
   47f74:	andeq	r5, r0, ip, lsl #30
   47f78:	ldrdeq	r5, [r0], -r4
   47f7c:			; <UNDEFINED> instruction: 0x00005eb4
   47f80:	andeq	pc, r0, ip, lsl #29
   47f84:	andeq	pc, r0, r0, lsr #29
   47f88:	cmp	r0, #0
   47f8c:	push	{r3, lr}
   47f90:	blt	47fc0 <sd_bus_creds_has_bounding_cap@@Base+0x1a698>
   47f94:	movw	r1, #1033	; 0x409
   47f98:	mov	r2, #15
   47f9c:	bl	33e0 <fcntl@plt>
   47fa0:	cmp	r0, #0
   47fa4:	blt	47fb0 <sd_bus_creds_has_bounding_cap@@Base+0x1a688>
   47fa8:	mov	r0, #0
   47fac:	pop	{r3, pc}
   47fb0:	bl	33f8 <__errno_location@plt>
   47fb4:	ldr	r0, [r0]
   47fb8:	rsb	r0, r0, #0
   47fbc:	pop	{r3, pc}
   47fc0:	ldr	r0, [pc, #24]	; 47fe0 <sd_bus_creds_has_bounding_cap@@Base+0x1a6b8>
   47fc4:	mov	r2, #102	; 0x66
   47fc8:	ldr	r1, [pc, #20]	; 47fe4 <sd_bus_creds_has_bounding_cap@@Base+0x1a6bc>
   47fcc:	ldr	r3, [pc, #20]	; 47fe8 <sd_bus_creds_has_bounding_cap@@Base+0x1a6c0>
   47fd0:	add	r0, pc, r0
   47fd4:	add	r1, pc, r1
   47fd8:	add	r3, pc, r3
   47fdc:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   47fe0:	andeq	sl, r0, r8, lsl #1
   47fe4:	strdeq	pc, [r0], -r8
   47fe8:	ldrdeq	pc, [r0], -r0
   47fec:	cmp	r0, #0
   47ff0:	push	{r3, lr}
   47ff4:	blt	4801c <sd_bus_creds_has_bounding_cap@@Base+0x1a6f4>
   47ff8:	bl	311c <ftruncate64@plt>
   47ffc:	cmp	r0, #0
   48000:	blt	4800c <sd_bus_creds_has_bounding_cap@@Base+0x1a6e4>
   48004:	mov	r0, #0
   48008:	pop	{r3, pc}
   4800c:	bl	33f8 <__errno_location@plt>
   48010:	ldr	r0, [r0]
   48014:	rsb	r0, r0, #0
   48018:	pop	{r3, pc}
   4801c:	ldr	r0, [pc, #24]	; 4803c <sd_bus_creds_has_bounding_cap@@Base+0x1a714>
   48020:	mov	r2, #141	; 0x8d
   48024:	ldr	r1, [pc, #20]	; 48040 <sd_bus_creds_has_bounding_cap@@Base+0x1a718>
   48028:	ldr	r3, [pc, #20]	; 48044 <sd_bus_creds_has_bounding_cap@@Base+0x1a71c>
   4802c:	add	r0, pc, r0
   48030:	add	r1, pc, r1
   48034:	add	r3, pc, r3
   48038:	bl	43ed0 <sd_bus_creds_has_bounding_cap@@Base+0x165a8>
   4803c:	andeq	sl, r0, ip, lsr #32
   48040:	muleq	r0, ip, sp
   48044:	andeq	pc, r0, r8, lsl #27
   48048:	ldr	r3, [r0, #4]
   4804c:	str	r3, [r1]
   48050:	str	r1, [r0, #4]
   48054:	bx	lr
   48058:	subs	r2, r1, #1
   4805c:	bxeq	lr
   48060:	bcc	48238 <sd_bus_creds_has_bounding_cap@@Base+0x1a910>
   48064:	cmp	r0, r1
   48068:	bls	4821c <sd_bus_creds_has_bounding_cap@@Base+0x1a8f4>
   4806c:	tst	r1, r2
   48070:	beq	48228 <sd_bus_creds_has_bounding_cap@@Base+0x1a900>
   48074:	clz	r3, r0
   48078:	clz	r2, r1
   4807c:	sub	r3, r2, r3
   48080:	rsbs	r3, r3, #31
   48084:	addne	r3, r3, r3, lsl #1
   48088:	mov	r2, #0
   4808c:	addne	pc, pc, r3, lsl #2
   48090:	nop	{0}
   48094:	cmp	r0, r1, lsl #31
   48098:	adc	r2, r2, r2
   4809c:	subcs	r0, r0, r1, lsl #31
   480a0:	cmp	r0, r1, lsl #30
   480a4:	adc	r2, r2, r2
   480a8:	subcs	r0, r0, r1, lsl #30
   480ac:	cmp	r0, r1, lsl #29
   480b0:	adc	r2, r2, r2
   480b4:	subcs	r0, r0, r1, lsl #29
   480b8:	cmp	r0, r1, lsl #28
   480bc:	adc	r2, r2, r2
   480c0:	subcs	r0, r0, r1, lsl #28
   480c4:	cmp	r0, r1, lsl #27
   480c8:	adc	r2, r2, r2
   480cc:	subcs	r0, r0, r1, lsl #27
   480d0:	cmp	r0, r1, lsl #26
   480d4:	adc	r2, r2, r2
   480d8:	subcs	r0, r0, r1, lsl #26
   480dc:	cmp	r0, r1, lsl #25
   480e0:	adc	r2, r2, r2
   480e4:	subcs	r0, r0, r1, lsl #25
   480e8:	cmp	r0, r1, lsl #24
   480ec:	adc	r2, r2, r2
   480f0:	subcs	r0, r0, r1, lsl #24
   480f4:	cmp	r0, r1, lsl #23
   480f8:	adc	r2, r2, r2
   480fc:	subcs	r0, r0, r1, lsl #23
   48100:	cmp	r0, r1, lsl #22
   48104:	adc	r2, r2, r2
   48108:	subcs	r0, r0, r1, lsl #22
   4810c:	cmp	r0, r1, lsl #21
   48110:	adc	r2, r2, r2
   48114:	subcs	r0, r0, r1, lsl #21
   48118:	cmp	r0, r1, lsl #20
   4811c:	adc	r2, r2, r2
   48120:	subcs	r0, r0, r1, lsl #20
   48124:	cmp	r0, r1, lsl #19
   48128:	adc	r2, r2, r2
   4812c:	subcs	r0, r0, r1, lsl #19
   48130:	cmp	r0, r1, lsl #18
   48134:	adc	r2, r2, r2
   48138:	subcs	r0, r0, r1, lsl #18
   4813c:	cmp	r0, r1, lsl #17
   48140:	adc	r2, r2, r2
   48144:	subcs	r0, r0, r1, lsl #17
   48148:	cmp	r0, r1, lsl #16
   4814c:	adc	r2, r2, r2
   48150:	subcs	r0, r0, r1, lsl #16
   48154:	cmp	r0, r1, lsl #15
   48158:	adc	r2, r2, r2
   4815c:	subcs	r0, r0, r1, lsl #15
   48160:	cmp	r0, r1, lsl #14
   48164:	adc	r2, r2, r2
   48168:	subcs	r0, r0, r1, lsl #14
   4816c:	cmp	r0, r1, lsl #13
   48170:	adc	r2, r2, r2
   48174:	subcs	r0, r0, r1, lsl #13
   48178:	cmp	r0, r1, lsl #12
   4817c:	adc	r2, r2, r2
   48180:	subcs	r0, r0, r1, lsl #12
   48184:	cmp	r0, r1, lsl #11
   48188:	adc	r2, r2, r2
   4818c:	subcs	r0, r0, r1, lsl #11
   48190:	cmp	r0, r1, lsl #10
   48194:	adc	r2, r2, r2
   48198:	subcs	r0, r0, r1, lsl #10
   4819c:	cmp	r0, r1, lsl #9
   481a0:	adc	r2, r2, r2
   481a4:	subcs	r0, r0, r1, lsl #9
   481a8:	cmp	r0, r1, lsl #8
   481ac:	adc	r2, r2, r2
   481b0:	subcs	r0, r0, r1, lsl #8
   481b4:	cmp	r0, r1, lsl #7
   481b8:	adc	r2, r2, r2
   481bc:	subcs	r0, r0, r1, lsl #7
   481c0:	cmp	r0, r1, lsl #6
   481c4:	adc	r2, r2, r2
   481c8:	subcs	r0, r0, r1, lsl #6
   481cc:	cmp	r0, r1, lsl #5
   481d0:	adc	r2, r2, r2
   481d4:	subcs	r0, r0, r1, lsl #5
   481d8:	cmp	r0, r1, lsl #4
   481dc:	adc	r2, r2, r2
   481e0:	subcs	r0, r0, r1, lsl #4
   481e4:	cmp	r0, r1, lsl #3
   481e8:	adc	r2, r2, r2
   481ec:	subcs	r0, r0, r1, lsl #3
   481f0:	cmp	r0, r1, lsl #2
   481f4:	adc	r2, r2, r2
   481f8:	subcs	r0, r0, r1, lsl #2
   481fc:	cmp	r0, r1, lsl #1
   48200:	adc	r2, r2, r2
   48204:	subcs	r0, r0, r1, lsl #1
   48208:	cmp	r0, r1
   4820c:	adc	r2, r2, r2
   48210:	subcs	r0, r0, r1
   48214:	mov	r0, r2
   48218:	bx	lr
   4821c:	moveq	r0, #1
   48220:	movne	r0, #0
   48224:	bx	lr
   48228:	clz	r2, r1
   4822c:	rsb	r2, r2, #31
   48230:	lsr	r0, r0, r2
   48234:	bx	lr
   48238:	cmp	r0, #0
   4823c:	mvnne	r0, #0
   48240:	b	486a0 <sd_bus_creds_has_bounding_cap@@Base+0x1ad78>
   48244:	cmp	r1, #0
   48248:	beq	48238 <sd_bus_creds_has_bounding_cap@@Base+0x1a910>
   4824c:	push	{r0, r1, lr}
   48250:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48254:	pop	{r1, r2, lr}
   48258:	mul	r3, r2, r0
   4825c:	sub	r1, r1, r3
   48260:	bx	lr
   48264:	eor	r1, r1, #-2147483648	; 0x80000000
   48268:	b	48270 <sd_bus_creds_has_bounding_cap@@Base+0x1a948>
   4826c:	eor	r3, r3, #-2147483648	; 0x80000000
   48270:	push	{r4, r5, lr}
   48274:	lsl	r4, r1, #1
   48278:	lsl	r5, r3, #1
   4827c:	teq	r4, r5
   48280:	teqeq	r0, r2
   48284:	orrsne	ip, r4, r0
   48288:	orrsne	ip, r5, r2
   4828c:	mvnsne	ip, r4, asr #21
   48290:	mvnsne	ip, r5, asr #21
   48294:	beq	48480 <sd_bus_creds_has_bounding_cap@@Base+0x1ab58>
   48298:	lsr	r4, r4, #21
   4829c:	rsbs	r5, r4, r5, lsr #21
   482a0:	rsblt	r5, r5, #0
   482a4:	ble	482c4 <sd_bus_creds_has_bounding_cap@@Base+0x1a99c>
   482a8:	add	r4, r4, r5
   482ac:	eor	r2, r0, r2
   482b0:	eor	r3, r1, r3
   482b4:	eor	r0, r2, r0
   482b8:	eor	r1, r3, r1
   482bc:	eor	r2, r0, r2
   482c0:	eor	r3, r1, r3
   482c4:	cmp	r5, #54	; 0x36
   482c8:	pophi	{r4, r5, pc}
   482cc:	tst	r1, #-2147483648	; 0x80000000
   482d0:	lsl	r1, r1, #12
   482d4:	mov	ip, #1048576	; 0x100000
   482d8:	orr	r1, ip, r1, lsr #12
   482dc:	beq	482e8 <sd_bus_creds_has_bounding_cap@@Base+0x1a9c0>
   482e0:	rsbs	r0, r0, #0
   482e4:	rsc	r1, r1, #0
   482e8:	tst	r3, #-2147483648	; 0x80000000
   482ec:	lsl	r3, r3, #12
   482f0:	orr	r3, ip, r3, lsr #12
   482f4:	beq	48300 <sd_bus_creds_has_bounding_cap@@Base+0x1a9d8>
   482f8:	rsbs	r2, r2, #0
   482fc:	rsc	r3, r3, #0
   48300:	teq	r4, r5
   48304:	beq	48468 <sd_bus_creds_has_bounding_cap@@Base+0x1ab40>
   48308:	sub	r4, r4, #1
   4830c:	rsbs	lr, r5, #32
   48310:	blt	4832c <sd_bus_creds_has_bounding_cap@@Base+0x1aa04>
   48314:	lsl	ip, r2, lr
   48318:	adds	r0, r0, r2, lsr r5
   4831c:	adc	r1, r1, #0
   48320:	adds	r0, r0, r3, lsl lr
   48324:	adcs	r1, r1, r3, asr r5
   48328:	b	48348 <sd_bus_creds_has_bounding_cap@@Base+0x1aa20>
   4832c:	sub	r5, r5, #32
   48330:	add	lr, lr, #32
   48334:	cmp	r2, #1
   48338:	lsl	ip, r3, lr
   4833c:	orrcs	ip, ip, #2
   48340:	adds	r0, r0, r3, asr r5
   48344:	adcs	r1, r1, r3, asr #31
   48348:	and	r5, r1, #-2147483648	; 0x80000000
   4834c:	bpl	4835c <sd_bus_creds_has_bounding_cap@@Base+0x1aa34>
   48350:	rsbs	ip, ip, #0
   48354:	rscs	r0, r0, #0
   48358:	rsc	r1, r1, #0
   4835c:	cmp	r1, #1048576	; 0x100000
   48360:	bcc	483a0 <sd_bus_creds_has_bounding_cap@@Base+0x1aa78>
   48364:	cmp	r1, #2097152	; 0x200000
   48368:	bcc	48388 <sd_bus_creds_has_bounding_cap@@Base+0x1aa60>
   4836c:	lsrs	r1, r1, #1
   48370:	rrxs	r0, r0
   48374:	rrx	ip, ip
   48378:	add	r4, r4, #1
   4837c:	lsl	r2, r4, #21
   48380:	cmn	r2, #4194304	; 0x400000
   48384:	bcs	484e0 <sd_bus_creds_has_bounding_cap@@Base+0x1abb8>
   48388:	cmp	ip, #-2147483648	; 0x80000000
   4838c:	lsrseq	ip, r0, #1
   48390:	adcs	r0, r0, #0
   48394:	adc	r1, r1, r4, lsl #20
   48398:	orr	r1, r1, r5
   4839c:	pop	{r4, r5, pc}
   483a0:	lsls	ip, ip, #1
   483a4:	adcs	r0, r0, r0
   483a8:	adc	r1, r1, r1
   483ac:	tst	r1, #1048576	; 0x100000
   483b0:	sub	r4, r4, #1
   483b4:	bne	48388 <sd_bus_creds_has_bounding_cap@@Base+0x1aa60>
   483b8:	teq	r1, #0
   483bc:	moveq	r1, r0
   483c0:	moveq	r0, #0
   483c4:	clz	r3, r1
   483c8:	addeq	r3, r3, #32
   483cc:	sub	r3, r3, #11
   483d0:	subs	r2, r3, #32
   483d4:	bge	483f8 <sd_bus_creds_has_bounding_cap@@Base+0x1aad0>
   483d8:	adds	r2, r2, #12
   483dc:	ble	483f4 <sd_bus_creds_has_bounding_cap@@Base+0x1aacc>
   483e0:	add	ip, r2, #20
   483e4:	rsb	r2, r2, #12
   483e8:	lsl	r0, r1, ip
   483ec:	lsr	r1, r1, r2
   483f0:	b	48408 <sd_bus_creds_has_bounding_cap@@Base+0x1aae0>
   483f4:	add	r2, r2, #20
   483f8:	rsble	ip, r2, #32
   483fc:	lsl	r1, r1, r2
   48400:	orrle	r1, r1, r0, lsr ip
   48404:	lslle	r0, r0, r2
   48408:	subs	r4, r4, r3
   4840c:	addge	r1, r1, r4, lsl #20
   48410:	orrge	r1, r1, r5
   48414:	popge	{r4, r5, pc}
   48418:	mvn	r4, r4
   4841c:	subs	r4, r4, #31
   48420:	bge	4845c <sd_bus_creds_has_bounding_cap@@Base+0x1ab34>
   48424:	adds	r4, r4, #12
   48428:	bgt	48444 <sd_bus_creds_has_bounding_cap@@Base+0x1ab1c>
   4842c:	add	r4, r4, #20
   48430:	rsb	r2, r4, #32
   48434:	lsr	r0, r0, r4
   48438:	orr	r0, r0, r1, lsl r2
   4843c:	orr	r1, r5, r1, lsr r4
   48440:	pop	{r4, r5, pc}
   48444:	rsb	r4, r4, #12
   48448:	rsb	r2, r4, #32
   4844c:	lsr	r0, r0, r2
   48450:	orr	r0, r0, r1, lsl r4
   48454:	mov	r1, r5
   48458:	pop	{r4, r5, pc}
   4845c:	lsr	r0, r1, r4
   48460:	mov	r1, r5
   48464:	pop	{r4, r5, pc}
   48468:	teq	r4, #0
   4846c:	eor	r3, r3, #1048576	; 0x100000
   48470:	eoreq	r1, r1, #1048576	; 0x100000
   48474:	addeq	r4, r4, #1
   48478:	subne	r5, r5, #1
   4847c:	b	48308 <sd_bus_creds_has_bounding_cap@@Base+0x1a9e0>
   48480:	mvns	ip, r4, asr #21
   48484:	mvnsne	ip, r5, asr #21
   48488:	beq	484f0 <sd_bus_creds_has_bounding_cap@@Base+0x1abc8>
   4848c:	teq	r4, r5
   48490:	teqeq	r0, r2
   48494:	beq	484a8 <sd_bus_creds_has_bounding_cap@@Base+0x1ab80>
   48498:	orrs	ip, r4, r0
   4849c:	moveq	r1, r3
   484a0:	moveq	r0, r2
   484a4:	pop	{r4, r5, pc}
   484a8:	teq	r1, r3
   484ac:	movne	r1, #0
   484b0:	movne	r0, #0
   484b4:	popne	{r4, r5, pc}
   484b8:	lsrs	ip, r4, #21
   484bc:	bne	484d0 <sd_bus_creds_has_bounding_cap@@Base+0x1aba8>
   484c0:	lsls	r0, r0, #1
   484c4:	adcs	r1, r1, r1
   484c8:	orrcs	r1, r1, #-2147483648	; 0x80000000
   484cc:	pop	{r4, r5, pc}
   484d0:	adds	r4, r4, #4194304	; 0x400000
   484d4:	addcc	r1, r1, #1048576	; 0x100000
   484d8:	popcc	{r4, r5, pc}
   484dc:	and	r5, r1, #-2147483648	; 0x80000000
   484e0:	orr	r1, r5, #2130706432	; 0x7f000000
   484e4:	orr	r1, r1, #15728640	; 0xf00000
   484e8:	mov	r0, #0
   484ec:	pop	{r4, r5, pc}
   484f0:	mvns	ip, r4, asr #21
   484f4:	movne	r1, r3
   484f8:	movne	r0, r2
   484fc:	mvnseq	ip, r5, asr #21
   48500:	movne	r3, r1
   48504:	movne	r2, r0
   48508:	orrs	r4, r0, r1, lsl #12
   4850c:	orrseq	r5, r2, r3, lsl #12
   48510:	teqeq	r1, r3
   48514:	orrne	r1, r1, #524288	; 0x80000
   48518:	pop	{r4, r5, pc}
   4851c:	teq	r0, #0
   48520:	moveq	r1, #0
   48524:	bxeq	lr
   48528:	push	{r4, r5, lr}
   4852c:	mov	r4, #1024	; 0x400
   48530:	add	r4, r4, #50	; 0x32
   48534:	mov	r5, #0
   48538:	mov	r1, #0
   4853c:	b	483b8 <sd_bus_creds_has_bounding_cap@@Base+0x1aa90>
   48540:	teq	r0, #0
   48544:	moveq	r1, #0
   48548:	bxeq	lr
   4854c:	push	{r4, r5, lr}
   48550:	mov	r4, #1024	; 0x400
   48554:	add	r4, r4, #50	; 0x32
   48558:	ands	r5, r0, #-2147483648	; 0x80000000
   4855c:	rsbmi	r0, r0, #0
   48560:	mov	r1, #0
   48564:	b	483b8 <sd_bus_creds_has_bounding_cap@@Base+0x1aa90>
   48568:	lsls	r2, r0, #1
   4856c:	asr	r1, r2, #3
   48570:	rrx	r1, r1
   48574:	lsl	r0, r2, #28
   48578:	andsne	r3, r2, #-16777216	; 0xff000000
   4857c:	teqne	r3, #-16777216	; 0xff000000
   48580:	eorne	r1, r1, #939524096	; 0x38000000
   48584:	bxne	lr
   48588:	teq	r2, #0
   4858c:	teqne	r3, #-16777216	; 0xff000000
   48590:	bxeq	lr
   48594:	push	{r4, r5, lr}
   48598:	mov	r4, #896	; 0x380
   4859c:	and	r5, r1, #-2147483648	; 0x80000000
   485a0:	bic	r1, r1, #-2147483648	; 0x80000000
   485a4:	b	483b8 <sd_bus_creds_has_bounding_cap@@Base+0x1aa90>
   485a8:	orrs	r2, r0, r1
   485ac:	bxeq	lr
   485b0:	push	{r4, r5, lr}
   485b4:	mov	r5, #0
   485b8:	b	485d8 <sd_bus_creds_has_bounding_cap@@Base+0x1acb0>
   485bc:	orrs	r2, r0, r1
   485c0:	bxeq	lr
   485c4:	push	{r4, r5, lr}
   485c8:	ands	r5, r1, #-2147483648	; 0x80000000
   485cc:	bpl	485d8 <sd_bus_creds_has_bounding_cap@@Base+0x1acb0>
   485d0:	rsbs	r0, r0, #0
   485d4:	rsc	r1, r1, #0
   485d8:	mov	r4, #1024	; 0x400
   485dc:	add	r4, r4, #50	; 0x32
   485e0:	lsrs	ip, r1, #22
   485e4:	beq	4835c <sd_bus_creds_has_bounding_cap@@Base+0x1aa34>
   485e8:	mov	r2, #3
   485ec:	lsrs	ip, ip, #3
   485f0:	addne	r2, r2, #3
   485f4:	lsrs	ip, ip, #3
   485f8:	addne	r2, r2, #3
   485fc:	add	r2, r2, ip, lsr #3
   48600:	rsb	r3, r2, #32
   48604:	lsl	ip, r0, r3
   48608:	lsr	r0, r0, r2
   4860c:	orr	r0, r0, r1, lsl r3
   48610:	lsr	r1, r1, r2
   48614:	add	r4, r4, r2
   48618:	b	4835c <sd_bus_creds_has_bounding_cap@@Base+0x1aa34>
   4861c:	cmp	r3, #0
   48620:	cmpeq	r2, #0
   48624:	bne	48648 <sd_bus_creds_has_bounding_cap@@Base+0x1ad20>
   48628:	cmp	r1, #0
   4862c:	movlt	r1, #-2147483648	; 0x80000000
   48630:	movlt	r0, #0
   48634:	blt	48644 <sd_bus_creds_has_bounding_cap@@Base+0x1ad1c>
   48638:	cmpeq	r0, #0
   4863c:	mvnne	r1, #-2147483648	; 0x80000000
   48640:	mvnne	r0, #0
   48644:	b	486a0 <sd_bus_creds_has_bounding_cap@@Base+0x1ad78>
   48648:	sub	sp, sp, #8
   4864c:	push	{sp, lr}
   48650:	bl	486f8 <sd_bus_creds_has_bounding_cap@@Base+0x1add0>
   48654:	ldr	lr, [sp, #4]
   48658:	add	sp, sp, #8
   4865c:	pop	{r2, r3}
   48660:	bx	lr
   48664:	cmp	r3, #0
   48668:	cmpeq	r2, #0
   4866c:	bne	48684 <sd_bus_creds_has_bounding_cap@@Base+0x1ad5c>
   48670:	cmp	r1, #0
   48674:	cmpeq	r0, #0
   48678:	mvnne	r1, #0
   4867c:	mvnne	r0, #0
   48680:	b	486a0 <sd_bus_creds_has_bounding_cap@@Base+0x1ad78>
   48684:	sub	sp, sp, #8
   48688:	push	{sp, lr}
   4868c:	bl	48734 <sd_bus_creds_has_bounding_cap@@Base+0x1ae0c>
   48690:	ldr	lr, [sp, #4]
   48694:	add	sp, sp, #8
   48698:	pop	{r2, r3}
   4869c:	bx	lr
   486a0:	push	{r1, lr}
   486a4:	mov	r0, #8
   486a8:	bl	2fb4 <raise@plt>
   486ac:	pop	{r1, pc}
   486b0:	vmov	d7, r0, r1
   486b4:	vldr	d5, [pc, #44]	; 486e8 <sd_bus_creds_has_bounding_cap@@Base+0x1adc0>
   486b8:	vldr	d6, [pc, #48]	; 486f0 <sd_bus_creds_has_bounding_cap@@Base+0x1adc8>
   486bc:	mov	r0, #0
   486c0:	vmul.f64	d5, d7, d5
   486c4:	vcvt.u32.f64	s9, d5
   486c8:	vcvt.f64.u32	d5, s9
   486cc:	vmov	r1, s9
   486d0:	vmls.f64	d7, d5, d6
   486d4:	vcvt.u32.f64	s14, d7
   486d8:	vmov	r3, s14
   486dc:	orr	r0, r0, r3
   486e0:	bx	lr
   486e4:	nop	{0}
   486e8:	andeq	r0, r0, r0
   486ec:	ldclcc	0, cr0, [r0]
   486f0:	andeq	r0, r0, r0
   486f4:	mvnsmi	r0, r0
   486f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   486fc:	mov	r8, r2
   48700:	mov	r6, r0
   48704:	mov	r7, r1
   48708:	mov	sl, r3
   4870c:	ldr	r9, [sp, #32]
   48710:	bl	48770 <sd_bus_creds_has_bounding_cap@@Base+0x1ae48>
   48714:	umull	r4, r5, r8, r0
   48718:	mul	r8, r8, r1
   4871c:	mla	r2, r0, sl, r8
   48720:	add	r5, r2, r5
   48724:	subs	r4, r6, r4
   48728:	sbc	r5, r7, r5
   4872c:	strd	r4, [r9]
   48730:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   48734:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   48738:	mov	r8, r2
   4873c:	mov	r6, r0
   48740:	mov	r7, r1
   48744:	mov	r5, r3
   48748:	ldr	r9, [sp, #32]
   4874c:	bl	48bfc <sd_bus_creds_has_bounding_cap@@Base+0x1b2d4>
   48750:	mul	r3, r0, r5
   48754:	umull	r4, r5, r0, r8
   48758:	mla	r8, r8, r1, r3
   4875c:	add	r5, r8, r5
   48760:	subs	r4, r6, r4
   48764:	sbc	r5, r7, r5
   48768:	strd	r4, [r9]
   4876c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48774:	rsbs	r4, r0, #0
   48778:	rsc	r5, r1, #0
   4877c:	cmp	r1, #0
   48780:	mvn	r6, #0
   48784:	sub	sp, sp, #12
   48788:	movge	r4, r0
   4878c:	movge	r5, r1
   48790:	movge	r6, #0
   48794:	cmp	r3, #0
   48798:	blt	489d0 <sd_bus_creds_has_bounding_cap@@Base+0x1b0a8>
   4879c:	cmp	r3, #0
   487a0:	mov	sl, r4
   487a4:	mov	ip, r5
   487a8:	mov	r0, r2
   487ac:	mov	r1, r3
   487b0:	mov	r8, r2
   487b4:	mov	r7, r4
   487b8:	mov	r9, r5
   487bc:	bne	488b4 <sd_bus_creds_has_bounding_cap@@Base+0x1af8c>
   487c0:	cmp	r2, r5
   487c4:	bls	488f0 <sd_bus_creds_has_bounding_cap@@Base+0x1afc8>
   487c8:	clz	r3, r2
   487cc:	cmp	r3, #0
   487d0:	rsbne	r2, r3, #32
   487d4:	lslne	r8, r0, r3
   487d8:	lsrne	r2, r4, r2
   487dc:	lslne	r7, r4, r3
   487e0:	orrne	r9, r2, r5, lsl r3
   487e4:	lsr	r4, r8, #16
   487e8:	uxth	sl, r8
   487ec:	mov	r1, r4
   487f0:	mov	r0, r9
   487f4:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   487f8:	mov	r1, r4
   487fc:	mov	fp, r0
   48800:	mov	r0, r9
   48804:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48808:	mul	r0, sl, fp
   4880c:	lsr	r2, r7, #16
   48810:	orr	r1, r2, r1, lsl #16
   48814:	cmp	r0, r1
   48818:	bls	4883c <sd_bus_creds_has_bounding_cap@@Base+0x1af14>
   4881c:	adds	r1, r1, r8
   48820:	sub	r3, fp, #1
   48824:	bcs	48838 <sd_bus_creds_has_bounding_cap@@Base+0x1af10>
   48828:	cmp	r0, r1
   4882c:	subhi	fp, fp, #2
   48830:	addhi	r1, r1, r8
   48834:	bhi	4883c <sd_bus_creds_has_bounding_cap@@Base+0x1af14>
   48838:	mov	fp, r3
   4883c:	rsb	r9, r0, r1
   48840:	mov	r1, r4
   48844:	uxth	r7, r7
   48848:	mov	r0, r9
   4884c:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48850:	mov	r1, r4
   48854:	mov	r5, r0
   48858:	mov	r0, r9
   4885c:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48860:	mul	sl, sl, r5
   48864:	orr	r1, r7, r1, lsl #16
   48868:	cmp	sl, r1
   4886c:	bls	4888c <sd_bus_creds_has_bounding_cap@@Base+0x1af64>
   48870:	adds	r8, r1, r8
   48874:	sub	r3, r5, #1
   48878:	bcs	48888 <sd_bus_creds_has_bounding_cap@@Base+0x1af60>
   4887c:	cmp	sl, r8
   48880:	subhi	r5, r5, #2
   48884:	bhi	4888c <sd_bus_creds_has_bounding_cap@@Base+0x1af64>
   48888:	mov	r5, r3
   4888c:	orr	r3, r5, fp, lsl #16
   48890:	mov	r4, #0
   48894:	cmp	r6, #0
   48898:	mov	r0, r3
   4889c:	mov	r1, r4
   488a0:	beq	488ac <sd_bus_creds_has_bounding_cap@@Base+0x1af84>
   488a4:	rsbs	r0, r0, #0
   488a8:	rsc	r1, r1, #0
   488ac:	add	sp, sp, #12
   488b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   488b4:	cmp	r3, r5
   488b8:	movhi	r4, #0
   488bc:	movhi	r3, r4
   488c0:	bhi	48894 <sd_bus_creds_has_bounding_cap@@Base+0x1af6c>
   488c4:	clz	r5, r1
   488c8:	cmp	r5, #0
   488cc:	bne	48abc <sd_bus_creds_has_bounding_cap@@Base+0x1b194>
   488d0:	cmp	r1, ip
   488d4:	cmpcs	r2, sl
   488d8:	movhi	r4, #0
   488dc:	movls	r4, #1
   488e0:	movls	r3, #1
   488e4:	movls	r4, r5
   488e8:	movhi	r3, r4
   488ec:	b	48894 <sd_bus_creds_has_bounding_cap@@Base+0x1af6c>
   488f0:	cmp	r2, #0
   488f4:	bne	48908 <sd_bus_creds_has_bounding_cap@@Base+0x1afe0>
   488f8:	mov	r1, r2
   488fc:	mov	r0, #1
   48900:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48904:	mov	r8, r0
   48908:	clz	r3, r8
   4890c:	cmp	r3, #0
   48910:	bne	489e0 <sd_bus_creds_has_bounding_cap@@Base+0x1b0b8>
   48914:	rsb	r9, r8, r9
   48918:	lsr	r5, r8, #16
   4891c:	uxth	sl, r8
   48920:	mov	r4, #1
   48924:	mov	r1, r5
   48928:	mov	r0, r9
   4892c:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48930:	mov	r1, r5
   48934:	mov	fp, r0
   48938:	mov	r0, r9
   4893c:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48940:	mul	r0, sl, fp
   48944:	lsr	r2, r7, #16
   48948:	orr	r1, r2, r1, lsl #16
   4894c:	cmp	r0, r1
   48950:	bls	48970 <sd_bus_creds_has_bounding_cap@@Base+0x1b048>
   48954:	adds	r1, r1, r8
   48958:	sub	r3, fp, #1
   4895c:	bcs	48bdc <sd_bus_creds_has_bounding_cap@@Base+0x1b2b4>
   48960:	cmp	r0, r1
   48964:	subhi	fp, fp, #2
   48968:	addhi	r1, r1, r8
   4896c:	bls	48bdc <sd_bus_creds_has_bounding_cap@@Base+0x1b2b4>
   48970:	rsb	r2, r0, r1
   48974:	mov	r1, r5
   48978:	str	r2, [sp]
   4897c:	uxth	r7, r7
   48980:	mov	r0, r2
   48984:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48988:	ldr	r2, [sp]
   4898c:	mov	r1, r5
   48990:	mov	r9, r0
   48994:	mov	r0, r2
   48998:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   4899c:	mul	sl, sl, r9
   489a0:	orr	r1, r7, r1, lsl #16
   489a4:	cmp	sl, r1
   489a8:	bls	489c8 <sd_bus_creds_has_bounding_cap@@Base+0x1b0a0>
   489ac:	adds	r8, r1, r8
   489b0:	sub	r3, r9, #1
   489b4:	bcs	489c4 <sd_bus_creds_has_bounding_cap@@Base+0x1b09c>
   489b8:	cmp	sl, r8
   489bc:	subhi	r9, r9, #2
   489c0:	bhi	489c8 <sd_bus_creds_has_bounding_cap@@Base+0x1b0a0>
   489c4:	mov	r9, r3
   489c8:	orr	r3, r9, fp, lsl #16
   489cc:	b	48894 <sd_bus_creds_has_bounding_cap@@Base+0x1af6c>
   489d0:	mvn	r6, r6
   489d4:	rsbs	r2, r2, #0
   489d8:	rsc	r3, r3, #0
   489dc:	b	4879c <sd_bus_creds_has_bounding_cap@@Base+0x1ae74>
   489e0:	lsl	r8, r8, r3
   489e4:	rsb	fp, r3, #32
   489e8:	lsr	r4, r9, fp
   489ec:	lsr	fp, r7, fp
   489f0:	lsr	r5, r8, #16
   489f4:	orr	fp, fp, r9, lsl r3
   489f8:	mov	r0, r4
   489fc:	lsl	r7, r7, r3
   48a00:	mov	r1, r5
   48a04:	uxth	sl, r8
   48a08:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48a0c:	mov	r1, r5
   48a10:	mov	r3, r0
   48a14:	mov	r0, r4
   48a18:	str	r3, [sp]
   48a1c:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48a20:	ldr	r3, [sp]
   48a24:	lsr	r2, fp, #16
   48a28:	mul	r0, sl, r3
   48a2c:	orr	r1, r2, r1, lsl #16
   48a30:	cmp	r0, r1
   48a34:	bls	48a54 <sd_bus_creds_has_bounding_cap@@Base+0x1b12c>
   48a38:	adds	r1, r1, r8
   48a3c:	sub	r2, r3, #1
   48a40:	bcs	48bf4 <sd_bus_creds_has_bounding_cap@@Base+0x1b2cc>
   48a44:	cmp	r0, r1
   48a48:	subhi	r3, r3, #2
   48a4c:	addhi	r1, r1, r8
   48a50:	bls	48bf4 <sd_bus_creds_has_bounding_cap@@Base+0x1b2cc>
   48a54:	rsb	r9, r0, r1
   48a58:	mov	r1, r5
   48a5c:	str	r3, [sp]
   48a60:	uxth	fp, fp
   48a64:	mov	r0, r9
   48a68:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48a6c:	mov	r1, r5
   48a70:	mov	r4, r0
   48a74:	mov	r0, r9
   48a78:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48a7c:	mul	r9, sl, r4
   48a80:	ldr	r3, [sp]
   48a84:	orr	r1, fp, r1, lsl #16
   48a88:	cmp	r9, r1
   48a8c:	bls	48ab0 <sd_bus_creds_has_bounding_cap@@Base+0x1b188>
   48a90:	adds	r1, r1, r8
   48a94:	sub	r2, r4, #1
   48a98:	bcs	48aac <sd_bus_creds_has_bounding_cap@@Base+0x1b184>
   48a9c:	cmp	r9, r1
   48aa0:	subhi	r4, r4, #2
   48aa4:	addhi	r1, r1, r8
   48aa8:	bhi	48ab0 <sd_bus_creds_has_bounding_cap@@Base+0x1b188>
   48aac:	mov	r4, r2
   48ab0:	rsb	r9, r9, r1
   48ab4:	orr	r4, r4, r3, lsl #16
   48ab8:	b	48924 <sd_bus_creds_has_bounding_cap@@Base+0x1affc>
   48abc:	rsb	sl, r5, #32
   48ac0:	lsl	r3, r2, r5
   48ac4:	lsr	r0, r2, sl
   48ac8:	lsr	r2, ip, sl
   48acc:	orr	r4, r0, r1, lsl r5
   48ad0:	lsr	sl, r7, sl
   48ad4:	mov	r0, r2
   48ad8:	orr	sl, sl, ip, lsl r5
   48adc:	lsr	r9, r4, #16
   48ae0:	str	r3, [sp, #4]
   48ae4:	str	r2, [sp]
   48ae8:	uxth	fp, r4
   48aec:	mov	r1, r9
   48af0:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48af4:	ldr	r2, [sp]
   48af8:	mov	r1, r9
   48afc:	mov	r8, r0
   48b00:	mov	r0, r2
   48b04:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48b08:	mul	r0, fp, r8
   48b0c:	lsr	r2, sl, #16
   48b10:	orr	r1, r2, r1, lsl #16
   48b14:	cmp	r0, r1
   48b18:	bls	48b38 <sd_bus_creds_has_bounding_cap@@Base+0x1b210>
   48b1c:	adds	r1, r1, r4
   48b20:	sub	r2, r8, #1
   48b24:	bcs	48bec <sd_bus_creds_has_bounding_cap@@Base+0x1b2c4>
   48b28:	cmp	r0, r1
   48b2c:	subhi	r8, r8, #2
   48b30:	addhi	r1, r1, r4
   48b34:	bls	48bec <sd_bus_creds_has_bounding_cap@@Base+0x1b2c4>
   48b38:	rsb	ip, r0, r1
   48b3c:	mov	r1, r9
   48b40:	str	ip, [sp]
   48b44:	mov	r0, ip
   48b48:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48b4c:	ldr	ip, [sp]
   48b50:	mov	r1, r9
   48b54:	mov	r2, r0
   48b58:	mov	r0, ip
   48b5c:	str	r2, [sp]
   48b60:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48b64:	ldr	r2, [sp]
   48b68:	uxth	ip, sl
   48b6c:	mul	fp, fp, r2
   48b70:	orr	ip, ip, r1, lsl #16
   48b74:	cmp	fp, ip
   48b78:	bls	48b98 <sd_bus_creds_has_bounding_cap@@Base+0x1b270>
   48b7c:	adds	ip, ip, r4
   48b80:	sub	r1, r2, #1
   48b84:	bcs	48be4 <sd_bus_creds_has_bounding_cap@@Base+0x1b2bc>
   48b88:	cmp	fp, ip
   48b8c:	subhi	r2, r2, #2
   48b90:	addhi	ip, ip, r4
   48b94:	bls	48be4 <sd_bus_creds_has_bounding_cap@@Base+0x1b2bc>
   48b98:	ldr	r0, [sp, #4]
   48b9c:	orr	r1, r2, r8, lsl #16
   48ba0:	rsb	fp, fp, ip
   48ba4:	umull	r2, r3, r1, r0
   48ba8:	cmp	fp, r3
   48bac:	bcc	48bd0 <sd_bus_creds_has_bounding_cap@@Base+0x1b2a8>
   48bb0:	movne	r4, #0
   48bb4:	moveq	r4, #1
   48bb8:	cmp	r2, r7, lsl r5
   48bbc:	movls	r4, #0
   48bc0:	andhi	r4, r4, #1
   48bc4:	cmp	r4, #0
   48bc8:	moveq	r3, r1
   48bcc:	beq	48894 <sd_bus_creds_has_bounding_cap@@Base+0x1af6c>
   48bd0:	sub	r3, r1, #1
   48bd4:	mov	r4, #0
   48bd8:	b	48894 <sd_bus_creds_has_bounding_cap@@Base+0x1af6c>
   48bdc:	mov	fp, r3
   48be0:	b	48970 <sd_bus_creds_has_bounding_cap@@Base+0x1b048>
   48be4:	mov	r2, r1
   48be8:	b	48b98 <sd_bus_creds_has_bounding_cap@@Base+0x1b270>
   48bec:	mov	r8, r2
   48bf0:	b	48b38 <sd_bus_creds_has_bounding_cap@@Base+0x1b210>
   48bf4:	mov	r3, r2
   48bf8:	b	48a54 <sd_bus_creds_has_bounding_cap@@Base+0x1b12c>
   48bfc:	cmp	r3, #0
   48c00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48c04:	mov	r6, r0
   48c08:	sub	sp, sp, #12
   48c0c:	mov	r5, r1
   48c10:	mov	r7, r0
   48c14:	mov	r4, r2
   48c18:	mov	r8, r1
   48c1c:	bne	48cfc <sd_bus_creds_has_bounding_cap@@Base+0x1b3d4>
   48c20:	cmp	r2, r1
   48c24:	bls	48d38 <sd_bus_creds_has_bounding_cap@@Base+0x1b410>
   48c28:	clz	r3, r2
   48c2c:	cmp	r3, #0
   48c30:	rsbne	r8, r3, #32
   48c34:	lslne	r4, r2, r3
   48c38:	lsrne	r8, r0, r8
   48c3c:	lslne	r7, r0, r3
   48c40:	orrne	r8, r8, r1, lsl r3
   48c44:	lsr	r5, r4, #16
   48c48:	uxth	sl, r4
   48c4c:	mov	r1, r5
   48c50:	mov	r0, r8
   48c54:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48c58:	mov	r1, r5
   48c5c:	mov	r9, r0
   48c60:	mov	r0, r8
   48c64:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48c68:	mul	r0, sl, r9
   48c6c:	lsr	r3, r7, #16
   48c70:	orr	r1, r3, r1, lsl #16
   48c74:	cmp	r0, r1
   48c78:	bls	48c9c <sd_bus_creds_has_bounding_cap@@Base+0x1b374>
   48c7c:	adds	r1, r1, r4
   48c80:	sub	r2, r9, #1
   48c84:	bcs	48c98 <sd_bus_creds_has_bounding_cap@@Base+0x1b370>
   48c88:	cmp	r0, r1
   48c8c:	subhi	r9, r9, #2
   48c90:	addhi	r1, r1, r4
   48c94:	bhi	48c9c <sd_bus_creds_has_bounding_cap@@Base+0x1b374>
   48c98:	mov	r9, r2
   48c9c:	rsb	r8, r0, r1
   48ca0:	mov	r1, r5
   48ca4:	uxth	r7, r7
   48ca8:	mov	r0, r8
   48cac:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48cb0:	mov	r1, r5
   48cb4:	mov	r6, r0
   48cb8:	mov	r0, r8
   48cbc:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48cc0:	mul	sl, sl, r6
   48cc4:	orr	r1, r7, r1, lsl #16
   48cc8:	cmp	sl, r1
   48ccc:	bls	48ce8 <sd_bus_creds_has_bounding_cap@@Base+0x1b3c0>
   48cd0:	adds	r4, r1, r4
   48cd4:	sub	r3, r6, #1
   48cd8:	bcs	48fe4 <sd_bus_creds_has_bounding_cap@@Base+0x1b6bc>
   48cdc:	cmp	sl, r4
   48ce0:	subhi	r6, r6, #2
   48ce4:	bls	48fe4 <sd_bus_creds_has_bounding_cap@@Base+0x1b6bc>
   48ce8:	orr	r0, r6, r9, lsl #16
   48cec:	mov	r6, #0
   48cf0:	mov	r1, r6
   48cf4:	add	sp, sp, #12
   48cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48cfc:	cmp	r3, r1
   48d00:	movhi	r6, #0
   48d04:	movhi	r0, r6
   48d08:	bhi	48cf0 <sd_bus_creds_has_bounding_cap@@Base+0x1b3c8>
   48d0c:	clz	r7, r3
   48d10:	cmp	r7, #0
   48d14:	bne	48e14 <sd_bus_creds_has_bounding_cap@@Base+0x1b4ec>
   48d18:	cmp	r3, r1
   48d1c:	cmpcs	r2, r6
   48d20:	movhi	r6, #0
   48d24:	movls	r6, #1
   48d28:	movls	r0, #1
   48d2c:	movls	r6, r7
   48d30:	movhi	r0, r6
   48d34:	b	48cf0 <sd_bus_creds_has_bounding_cap@@Base+0x1b3c8>
   48d38:	cmp	r2, #0
   48d3c:	bne	48d50 <sd_bus_creds_has_bounding_cap@@Base+0x1b428>
   48d40:	mov	r1, r2
   48d44:	mov	r0, #1
   48d48:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48d4c:	mov	r4, r0
   48d50:	clz	r3, r4
   48d54:	cmp	r3, #0
   48d58:	bne	48f10 <sd_bus_creds_has_bounding_cap@@Base+0x1b5e8>
   48d5c:	rsb	r5, r4, r5
   48d60:	lsr	r8, r4, #16
   48d64:	uxth	sl, r4
   48d68:	mov	r6, #1
   48d6c:	mov	r1, r8
   48d70:	mov	r0, r5
   48d74:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48d78:	mov	r1, r8
   48d7c:	mov	r9, r0
   48d80:	mov	r0, r5
   48d84:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48d88:	mul	r0, sl, r9
   48d8c:	lsr	r3, r7, #16
   48d90:	orr	r1, r3, r1, lsl #16
   48d94:	cmp	r0, r1
   48d98:	bls	48db8 <sd_bus_creds_has_bounding_cap@@Base+0x1b490>
   48d9c:	adds	r1, r1, r4
   48da0:	sub	r2, r9, #1
   48da4:	bcs	48fec <sd_bus_creds_has_bounding_cap@@Base+0x1b6c4>
   48da8:	cmp	r0, r1
   48dac:	subhi	r9, r9, #2
   48db0:	addhi	r1, r1, r4
   48db4:	bls	48fec <sd_bus_creds_has_bounding_cap@@Base+0x1b6c4>
   48db8:	rsb	fp, r0, r1
   48dbc:	mov	r1, r8
   48dc0:	uxth	r7, r7
   48dc4:	mov	r0, fp
   48dc8:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48dcc:	mov	r1, r8
   48dd0:	mov	r5, r0
   48dd4:	mov	r0, fp
   48dd8:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48ddc:	mul	sl, sl, r5
   48de0:	orr	r1, r7, r1, lsl #16
   48de4:	cmp	sl, r1
   48de8:	bls	48e04 <sd_bus_creds_has_bounding_cap@@Base+0x1b4dc>
   48dec:	adds	r4, r1, r4
   48df0:	sub	r3, r5, #1
   48df4:	bcs	48ff4 <sd_bus_creds_has_bounding_cap@@Base+0x1b6cc>
   48df8:	cmp	sl, r4
   48dfc:	subhi	r5, r5, #2
   48e00:	bls	48ff4 <sd_bus_creds_has_bounding_cap@@Base+0x1b6cc>
   48e04:	orr	r0, r5, r9, lsl #16
   48e08:	mov	r1, r6
   48e0c:	add	sp, sp, #12
   48e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48e14:	rsb	r1, r7, #32
   48e18:	lsl	r0, r2, r7
   48e1c:	lsr	r2, r2, r1
   48e20:	lsr	fp, r5, r1
   48e24:	orr	r8, r2, r3, lsl r7
   48e28:	lsr	r1, r6, r1
   48e2c:	str	r0, [sp, #4]
   48e30:	orr	r5, r1, r5, lsl r7
   48e34:	lsr	r9, r8, #16
   48e38:	mov	r0, fp
   48e3c:	uxth	sl, r8
   48e40:	mov	r1, r9
   48e44:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48e48:	mov	r1, r9
   48e4c:	mov	r4, r0
   48e50:	mov	r0, fp
   48e54:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48e58:	mul	r0, sl, r4
   48e5c:	lsr	ip, r5, #16
   48e60:	orr	r1, ip, r1, lsl #16
   48e64:	cmp	r0, r1
   48e68:	bls	48e7c <sd_bus_creds_has_bounding_cap@@Base+0x1b554>
   48e6c:	adds	r1, r1, r8
   48e70:	sub	r2, r4, #1
   48e74:	bcc	49010 <sd_bus_creds_has_bounding_cap@@Base+0x1b6e8>
   48e78:	mov	r4, r2
   48e7c:	rsb	ip, r0, r1
   48e80:	mov	r1, r9
   48e84:	str	ip, [sp]
   48e88:	uxth	r5, r5
   48e8c:	mov	r0, ip
   48e90:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48e94:	ldr	ip, [sp]
   48e98:	mov	r1, r9
   48e9c:	mov	fp, r0
   48ea0:	mov	r0, ip
   48ea4:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48ea8:	mul	sl, sl, fp
   48eac:	orr	r1, r5, r1, lsl #16
   48eb0:	cmp	sl, r1
   48eb4:	bls	48ec8 <sd_bus_creds_has_bounding_cap@@Base+0x1b5a0>
   48eb8:	adds	r1, r1, r8
   48ebc:	sub	r2, fp, #1
   48ec0:	bcc	48ffc <sd_bus_creds_has_bounding_cap@@Base+0x1b6d4>
   48ec4:	mov	fp, r2
   48ec8:	ldr	r3, [sp, #4]
   48ecc:	orr	r0, fp, r4, lsl #16
   48ed0:	rsb	sl, sl, r1
   48ed4:	umull	r4, r5, r0, r3
   48ed8:	cmp	sl, r5
   48edc:	bcc	48efc <sd_bus_creds_has_bounding_cap@@Base+0x1b5d4>
   48ee0:	movne	r3, #0
   48ee4:	moveq	r3, #1
   48ee8:	cmp	r4, r6, lsl r7
   48eec:	movls	r6, #0
   48ef0:	andhi	r6, r3, #1
   48ef4:	cmp	r6, #0
   48ef8:	beq	48cf0 <sd_bus_creds_has_bounding_cap@@Base+0x1b3c8>
   48efc:	mov	r6, #0
   48f00:	sub	r0, r0, #1
   48f04:	mov	r1, r6
   48f08:	add	sp, sp, #12
   48f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48f10:	lsl	r4, r4, r3
   48f14:	rsb	r9, r3, #32
   48f18:	lsr	r2, r5, r9
   48f1c:	lsr	r9, r6, r9
   48f20:	lsr	r8, r4, #16
   48f24:	orr	r9, r9, r5, lsl r3
   48f28:	mov	r0, r2
   48f2c:	lsl	r7, r6, r3
   48f30:	mov	r1, r8
   48f34:	str	r2, [sp]
   48f38:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48f3c:	ldr	r2, [sp]
   48f40:	mov	r1, r8
   48f44:	uxth	sl, r4
   48f48:	mov	fp, r0
   48f4c:	mov	r0, r2
   48f50:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48f54:	mul	r0, sl, fp
   48f58:	lsr	r3, r9, #16
   48f5c:	orr	r1, r3, r1, lsl #16
   48f60:	cmp	r0, r1
   48f64:	bls	48f84 <sd_bus_creds_has_bounding_cap@@Base+0x1b65c>
   48f68:	adds	r1, r1, r4
   48f6c:	sub	r3, fp, #1
   48f70:	bcs	49024 <sd_bus_creds_has_bounding_cap@@Base+0x1b6fc>
   48f74:	cmp	r0, r1
   48f78:	subhi	fp, fp, #2
   48f7c:	addhi	r1, r1, r4
   48f80:	bls	49024 <sd_bus_creds_has_bounding_cap@@Base+0x1b6fc>
   48f84:	rsb	r5, r0, r1
   48f88:	mov	r1, r8
   48f8c:	uxth	r9, r9
   48f90:	mov	r0, r5
   48f94:	bl	48058 <sd_bus_creds_has_bounding_cap@@Base+0x1a730>
   48f98:	mov	r1, r8
   48f9c:	mov	r6, r0
   48fa0:	mov	r0, r5
   48fa4:	bl	48244 <sd_bus_creds_has_bounding_cap@@Base+0x1a91c>
   48fa8:	mul	r5, sl, r6
   48fac:	orr	r1, r9, r1, lsl #16
   48fb0:	cmp	r5, r1
   48fb4:	bls	48fd8 <sd_bus_creds_has_bounding_cap@@Base+0x1b6b0>
   48fb8:	adds	r1, r1, r4
   48fbc:	sub	r3, r6, #1
   48fc0:	bcs	48fd4 <sd_bus_creds_has_bounding_cap@@Base+0x1b6ac>
   48fc4:	cmp	r5, r1
   48fc8:	subhi	r6, r6, #2
   48fcc:	addhi	r1, r1, r4
   48fd0:	bhi	48fd8 <sd_bus_creds_has_bounding_cap@@Base+0x1b6b0>
   48fd4:	mov	r6, r3
   48fd8:	rsb	r5, r5, r1
   48fdc:	orr	r6, r6, fp, lsl #16
   48fe0:	b	48d6c <sd_bus_creds_has_bounding_cap@@Base+0x1b444>
   48fe4:	mov	r6, r3
   48fe8:	b	48ce8 <sd_bus_creds_has_bounding_cap@@Base+0x1b3c0>
   48fec:	mov	r9, r2
   48ff0:	b	48db8 <sd_bus_creds_has_bounding_cap@@Base+0x1b490>
   48ff4:	mov	r5, r3
   48ff8:	b	48e04 <sd_bus_creds_has_bounding_cap@@Base+0x1b4dc>
   48ffc:	cmp	sl, r1
   49000:	subhi	fp, fp, #2
   49004:	addhi	r1, r1, r8
   49008:	bhi	48ec8 <sd_bus_creds_has_bounding_cap@@Base+0x1b5a0>
   4900c:	b	48ec4 <sd_bus_creds_has_bounding_cap@@Base+0x1b59c>
   49010:	cmp	r0, r1
   49014:	subhi	r4, r4, #2
   49018:	addhi	r1, r1, r8
   4901c:	bhi	48e7c <sd_bus_creds_has_bounding_cap@@Base+0x1b554>
   49020:	b	48e78 <sd_bus_creds_has_bounding_cap@@Base+0x1b550>
   49024:	mov	fp, r3
   49028:	b	48f84 <sd_bus_creds_has_bounding_cap@@Base+0x1b65c>

0004902c <__libc_csu_init@@Base>:
   4902c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   49030:	mov	r7, r0
   49034:	ldr	r6, [pc, #76]	; 49088 <__libc_csu_init@@Base+0x5c>
   49038:	mov	r8, r1
   4903c:	ldr	r5, [pc, #72]	; 4908c <__libc_csu_init@@Base+0x60>
   49040:	mov	r9, r2
   49044:	add	r6, pc, r6
   49048:	bl	2f70 <_init@@Base>
   4904c:	add	r5, pc, r5
   49050:	rsb	r6, r5, r6
   49054:	asrs	r6, r6, #2
   49058:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   4905c:	sub	r5, r5, #4
   49060:	mov	r4, #0
   49064:	add	r4, r4, #1
   49068:	ldr	r3, [r5, #4]!
   4906c:	mov	r0, r7
   49070:	mov	r1, r8
   49074:	mov	r2, r9
   49078:	blx	r3
   4907c:	cmp	r4, r6
   49080:	bne	49064 <__libc_csu_init@@Base+0x38>
   49084:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   49088:	andeq	r1, r2, r0, ror #16
   4908c:	andeq	r1, r2, r4, asr r8

00049090 <__libc_csu_fini@@Base>:
   49090:	bx	lr

Disassembly of section .fini:

00049094 <_fini@@Base>:
   49094:	push	{r3, lr}
   49098:	pop	{r3, pc}
