; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_leaky_relu_reflection_pad2d_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 10, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 2, !dbg !12
  %10 = and i32 %9, 508, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = or disjoint i32 %11, 1, !dbg !13
  %13 = or disjoint i32 %11, 2, !dbg !13
  %14 = or disjoint i32 %11, 3, !dbg !13
  %15 = or disjoint i32 %11, 512, !dbg !13
  %16 = icmp slt i32 %11, 1115136, !dbg !14
  %17 = icmp slt i32 %15, 1115136, !dbg !14
  %18 = srem i32 %11, 64, !dbg !15
  %19 = srem i32 %12, 64, !dbg !15
  %20 = srem i32 %13, 64, !dbg !15
  %21 = srem i32 %14, 64, !dbg !15
  %22 = sdiv i32 %11, 278784, !dbg !16
  %23 = sdiv i32 %15, 278784, !dbg !16
  %24 = insertelement <2 x i32> poison, i32 %11, i64 0, !dbg !17
  %25 = shufflevector <2 x i32> %24, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !17
  %26 = sdiv <2 x i32> %25, <i32 4224, i32 64>, !dbg !17
  %27 = srem <2 x i32> %26, splat (i32 66), !dbg !18
  %28 = add nsw <2 x i32> %27, splat (i32 -1), !dbg !19
  %29 = tail call <2 x i32> @llvm.abs.v2i32(<2 x i32> %28, i1 true), !dbg !20
  %30 = add nsw <2 x i32> %29, splat (i32 -63), !dbg !21
  %31 = tail call <2 x i32> @llvm.abs.v2i32(<2 x i32> %30, i1 true), !dbg !22
  %32 = mul nsw <2 x i32> %31, <i32 -4096, i32 -64>, !dbg !23
  %33 = insertelement <2 x i32> poison, i32 %15, i64 0, !dbg !17
  %34 = shufflevector <2 x i32> %33, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !17
  %35 = sdiv <2 x i32> %34, <i32 4224, i32 64>, !dbg !17
  %36 = srem <2 x i32> %35, splat (i32 66), !dbg !18
  %37 = add nsw <2 x i32> %36, splat (i32 -1), !dbg !19
  %38 = tail call <2 x i32> @llvm.abs.v2i32(<2 x i32> %37, i1 true), !dbg !20
  %39 = add nsw <2 x i32> %38, splat (i32 -63), !dbg !21
  %40 = tail call <2 x i32> @llvm.abs.v2i32(<2 x i32> %39, i1 true), !dbg !22
  %41 = mul nsw <2 x i32> %40, <i32 -4096, i32 -64>, !dbg !23
  %42 = shl nsw i32 %22, 18, !dbg !24
  %43 = shl nsw i32 %23, 18, !dbg !24
  %44 = or disjoint i32 %42, 262080, !dbg !25
  %45 = add nsw i32 %44, %18, !dbg !26
  %46 = extractelement <2 x i32> %32, i64 0, !dbg !27
  %47 = add i32 %45, %46, !dbg !27
  %48 = extractelement <2 x i32> %32, i64 1, !dbg !28
  %49 = add i32 %47, %48, !dbg !28
  %50 = add nsw i32 %44, %19, !dbg !26
  %51 = add i32 %50, %46, !dbg !27
  %52 = add i32 %51, %48, !dbg !28
  %53 = add nsw i32 %44, %20, !dbg !26
  %54 = add i32 %53, %46, !dbg !27
  %55 = add i32 %54, %48, !dbg !28
  %56 = add nsw i32 %44, %21, !dbg !26
  %57 = add i32 %56, %46, !dbg !27
  %58 = add i32 %57, %48, !dbg !28
  %59 = or disjoint i32 %43, 262080, !dbg !25
  %60 = add nsw i32 %59, %18, !dbg !26
  %61 = extractelement <2 x i32> %41, i64 0, !dbg !27
  %62 = add i32 %60, %61, !dbg !27
  %63 = extractelement <2 x i32> %41, i64 1, !dbg !28
  %64 = add i32 %62, %63, !dbg !28
  %65 = add nsw i32 %59, %19, !dbg !26
  %66 = add i32 %65, %61, !dbg !27
  %67 = add i32 %66, %63, !dbg !28
  %68 = add nsw i32 %59, %20, !dbg !26
  %69 = add i32 %68, %61, !dbg !27
  %70 = add i32 %69, %63, !dbg !28
  %71 = add nsw i32 %59, %21, !dbg !26
  %72 = add i32 %71, %61, !dbg !27
  %73 = add i32 %72, %63, !dbg !28
  %74 = sext i32 %49 to i64, !dbg !29
  %75 = getelementptr i1, ptr addrspace(1) %0, i64 %74, !dbg !29
  %76 = sext i32 %52 to i64, !dbg !29
  %77 = getelementptr i1, ptr addrspace(1) %0, i64 %76, !dbg !29
  %78 = sext i32 %55 to i64, !dbg !29
  %79 = getelementptr i1, ptr addrspace(1) %0, i64 %78, !dbg !29
  %80 = sext i32 %58 to i64, !dbg !29
  %81 = getelementptr i1, ptr addrspace(1) %0, i64 %80, !dbg !29
  %82 = sext i32 %64 to i64, !dbg !29
  %83 = getelementptr i1, ptr addrspace(1) %0, i64 %82, !dbg !29
  %84 = sext i32 %67 to i64, !dbg !29
  %85 = getelementptr i1, ptr addrspace(1) %0, i64 %84, !dbg !29
  %86 = sext i32 %70 to i64, !dbg !29
  %87 = getelementptr i1, ptr addrspace(1) %0, i64 %86, !dbg !29
  %88 = sext i32 %73 to i64, !dbg !29
  %89 = getelementptr i1, ptr addrspace(1) %0, i64 %88, !dbg !29
  %90 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %75, i1 %16) #2, !dbg !30
  %91 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %77, i1 %16) #2, !dbg !30
  %92 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %79, i1 %16) #2, !dbg !30
  %93 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %81, i1 %16) #2, !dbg !30
  %94 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %83, i1 %17) #2, !dbg !30
  %95 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %85, i1 %17) #2, !dbg !30
  %96 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %87, i1 %17) #2, !dbg !30
  %97 = tail call i8 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b8 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %89, i1 %17) #2, !dbg !30
  %.not = icmp eq i8 %90, 0, !dbg !30
  %.not1 = icmp eq i8 %91, 0, !dbg !30
  %.not2 = icmp eq i8 %92, 0, !dbg !30
  %.not3 = icmp eq i8 %93, 0, !dbg !30
  %.not4 = icmp eq i8 %94, 0, !dbg !30
  %.not5 = icmp eq i8 %95, 0, !dbg !30
  %.not6 = icmp eq i8 %96, 0, !dbg !30
  %.not7 = icmp eq i8 %97, 0, !dbg !30
  %98 = getelementptr float, ptr addrspace(1) %1, i64 %74, !dbg !31
  %99 = getelementptr float, ptr addrspace(1) %1, i64 %76, !dbg !31
  %100 = getelementptr float, ptr addrspace(1) %1, i64 %78, !dbg !31
  %101 = getelementptr float, ptr addrspace(1) %1, i64 %80, !dbg !31
  %102 = getelementptr float, ptr addrspace(1) %1, i64 %82, !dbg !31
  %103 = getelementptr float, ptr addrspace(1) %1, i64 %84, !dbg !31
  %104 = getelementptr float, ptr addrspace(1) %1, i64 %86, !dbg !31
  %105 = getelementptr float, ptr addrspace(1) %1, i64 %88, !dbg !31
  %106 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %98, i1 %16) #2, !dbg !32
  %107 = bitcast i32 %106 to float, !dbg !32
  %108 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %99, i1 %16) #2, !dbg !32
  %109 = bitcast i32 %108 to float, !dbg !32
  %110 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %100, i1 %16) #2, !dbg !32
  %111 = bitcast i32 %110 to float, !dbg !32
  %112 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %101, i1 %16) #2, !dbg !32
  %113 = bitcast i32 %112 to float, !dbg !32
  %114 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %102, i1 %17) #2, !dbg !32
  %115 = bitcast i32 %114 to float, !dbg !32
  %116 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %103, i1 %17) #2, !dbg !32
  %117 = bitcast i32 %116 to float, !dbg !32
  %118 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %104, i1 %17) #2, !dbg !32
  %119 = bitcast i32 %118 to float, !dbg !32
  %120 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %105, i1 %17) #2, !dbg !32
  %121 = bitcast i32 %120 to float, !dbg !32
  %122 = sext i32 %18 to i64, !dbg !33
  %123 = getelementptr float, ptr addrspace(1) %2, i64 %122, !dbg !33
  %124 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %123, i1 %16) #2, !dbg !34
  %125 = extractvalue { i32, i32, i32, i32 } %124, 0, !dbg !34
  %126 = extractvalue { i32, i32, i32, i32 } %124, 1, !dbg !34
  %127 = extractvalue { i32, i32, i32, i32 } %124, 2, !dbg !34
  %128 = extractvalue { i32, i32, i32, i32 } %124, 3, !dbg !34
  %129 = bitcast i32 %125 to float, !dbg !34
  %130 = bitcast i32 %126 to float, !dbg !34
  %131 = bitcast i32 %127 to float, !dbg !34
  %132 = bitcast i32 %128 to float, !dbg !34
  %133 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %123, i1 %17) #2, !dbg !34
  %134 = extractvalue { i32, i32, i32, i32 } %133, 0, !dbg !34
  %135 = extractvalue { i32, i32, i32, i32 } %133, 1, !dbg !34
  %136 = extractvalue { i32, i32, i32, i32 } %133, 2, !dbg !34
  %137 = extractvalue { i32, i32, i32, i32 } %133, 3, !dbg !34
  %138 = bitcast i32 %134 to float, !dbg !34
  %139 = bitcast i32 %135 to float, !dbg !34
  %140 = bitcast i32 %136 to float, !dbg !34
  %141 = bitcast i32 %137 to float, !dbg !34
  %142 = fadd float %107, %129, !dbg !35
  %143 = fadd float %109, %130, !dbg !35
  %144 = fadd float %111, %131, !dbg !35
  %145 = fadd float %113, %132, !dbg !35
  %146 = fadd float %115, %138, !dbg !35
  %147 = fadd float %117, %139, !dbg !35
  %148 = fadd float %119, %140, !dbg !35
  %149 = fadd float %121, %141, !dbg !35
  %150 = fmul float %142, 0x3FC99999A0000000, !dbg !36
  %151 = fmul float %143, 0x3FC99999A0000000, !dbg !36
  %152 = fmul float %144, 0x3FC99999A0000000, !dbg !36
  %153 = fmul float %145, 0x3FC99999A0000000, !dbg !36
  %154 = fmul float %146, 0x3FC99999A0000000, !dbg !36
  %155 = fmul float %147, 0x3FC99999A0000000, !dbg !36
  %156 = fmul float %148, 0x3FC99999A0000000, !dbg !36
  %157 = fmul float %149, 0x3FC99999A0000000, !dbg !36
  %158 = select i1 %.not, float %150, float %142, !dbg !37
  %159 = select i1 %.not1, float %151, float %143, !dbg !37
  %160 = select i1 %.not2, float %152, float %144, !dbg !37
  %161 = select i1 %.not3, float %153, float %145, !dbg !37
  %162 = select i1 %.not4, float %154, float %146, !dbg !37
  %163 = select i1 %.not5, float %155, float %147, !dbg !37
  %164 = select i1 %.not6, float %156, float %148, !dbg !37
  %165 = select i1 %.not7, float %157, float %149, !dbg !37
  %166 = sext i32 %11 to i64, !dbg !38
  %167 = getelementptr float, ptr addrspace(1) %3, i64 %166, !dbg !38
  %168 = sext i32 %15 to i64, !dbg !38
  %169 = getelementptr float, ptr addrspace(1) %3, i64 %168, !dbg !38
  %170 = bitcast float %158 to i32, !dbg !39
  %171 = bitcast float %159 to i32, !dbg !39
  %172 = bitcast float %160 to i32, !dbg !39
  %173 = bitcast float %161 to i32, !dbg !39
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %170, i32 %171, i32 %172, i32 %173, ptr addrspace(1) %167, i1 %16) #2, !dbg !39
  %174 = bitcast float %162 to i32, !dbg !39
  %175 = bitcast float %163 to i32, !dbg !39
  %176 = bitcast float %164 to i32, !dbg !39
  %177 = bitcast float %165 to i32, !dbg !39
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %174, i32 %175, i32 %176, i32 %177, ptr addrspace(1) %169, i1 %17) #2, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare <2 x i32> @llvm.abs.v2i32(<2 x i32>, i1 immarg) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "csrjdjzsrcukr2xi2xamwvotovs6hvx2cyykgiohygn35ogfqtl4.py", directory: "inductor_cache/sr")
!4 = !{ptr @triton_poi_fused_convolution_leaky_relu_reflection_pad2d_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_leaky_relu_reflection_pad2d_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_leaky_relu_reflection_pad2d_10", linkageName: "triton_poi_fused_convolution_leaky_relu_reflection_pad2d_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 21, scope: !7)
!18 = !DILocation(line: 26, column: 29, scope: !7)
!19 = !DILocation(line: 29, column: 92, scope: !7)
!20 = !DILocation(line: 29, column: 85, scope: !7)
!21 = !DILocation(line: 29, column: 73, scope: !7)
!22 = !DILocation(line: 29, column: 65, scope: !7)
!23 = !DILocation(line: 29, column: 53, scope: !7)
!24 = !DILocation(line: 29, column: 161, scope: !7)
!25 = !DILocation(line: 29, column: 39, scope: !7)
!26 = !DILocation(line: 29, column: 45, scope: !7)
!27 = !DILocation(line: 29, column: 101, scope: !7)
!28 = !DILocation(line: 29, column: 154, scope: !7)
!29 = !DILocation(line: 29, column: 30, scope: !7)
!30 = !DILocation(line: 29, column: 166, scope: !7)
!31 = !DILocation(line: 30, column: 30, scope: !7)
!32 = !DILocation(line: 30, column: 166, scope: !7)
!33 = !DILocation(line: 31, column: 30, scope: !7)
!34 = !DILocation(line: 31, column: 35, scope: !7)
!35 = !DILocation(line: 32, column: 18, scope: !7)
!36 = !DILocation(line: 34, column: 18, scope: !7)
!37 = !DILocation(line: 35, column: 32, scope: !7)
!38 = !DILocation(line: 36, column: 25, scope: !7)
!39 = !DILocation(line: 36, column: 36, scope: !7)
!40 = !DILocation(line: 36, column: 4, scope: !7)
