<node>
<?xml version="1.0" ?>
<node address="0x00000000" byte_size="4194304" hw_type="ic" id="fpga1">
   <node absolute_id="tpm_test.regfile" absolute_offset="00000000" address="0x00000000" byte_size="65536" id="regfile" link_done="regfile_output.xml">
      <node absolute_id="tpm_test.regfile.rev" absolute_offset="00000000" address="0x00000000" description="Revision register" hw_rst="g_rev" id="rev" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.regfile.xml_mmap_magic" absolute_offset="00000004" address="0x00000004" description="XML memory map offset magic number" hw_rst="0xA1CE55AD" id="xml_mmap_magic" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.regfile.xml_mmap_offset" absolute_offset="00000008" address="0x00000008" description="XML memory map offset" hw_rst="0x2000" id="xml_mmap_offset" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.regfile.ext_info_magic" absolute_offset="0000000c" address="0x0000000c" description="Extended info offset magic number" hw_rst="0xBAF4328E" id="ext_info_magic" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.regfile.ext_info_offset" absolute_offset="00000010" address="0x00000010" description="Extended info offset" hw_rst="0x4000" id="ext_info_offset" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.regfile.feature" absolute_offset="00000014" address="0x00000014" description="Implemented Features" hw_rst="0x0" id="feature" permission="rw" size="1">
         <node absolute_id="tpm_test.regfile.feature.channelizer" absolute_offset="00000014" description="Channelizer presence" hw_rst="g_channelizer_inst" id="channelizer" mask="0x00010000" permission="r" size="1"/>
         <node absolute_id="tpm_test.regfile.feature.adc_num" absolute_offset="00000014" description="Number of ADCs" hw_rst="g_adc_num" id="adc_num" mask="0x000000FF" permission="r" size="1"/>
         <node absolute_id="tpm_test.regfile.feature.lane_per_adc" absolute_offset="00000014" description="Number of JESD lane per ADC" hw_rst="g_lane_per_adc" id="lane_per_adc" mask="0x0000FF00" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.regfile.fpga_id" absolute_offset="0000001c" address="0x0000001c" description="FPGA identifier" hw_rst="no" id="fpga_id" mask="0x00000001" permission="r" size="1"/>
      <node absolute_id="tpm_test.regfile.reset" absolute_offset="00000020" address="0x00000020" description="Missing description" hw_rst="0x0" id="reset" permission="rw" size="1">
         <node absolute_id="tpm_test.regfile.reset.global_rst" absolute_offset="00000020" description="Missing description" hw_rst="00000000" id="global_rst" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.regfile.reset.eth10g_rst" absolute_offset="00000020" description="Missing description" hw_rst="00000000" id="eth10g_rst" mask="0x00000002" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.regfile.stream_sel" absolute_offset="00000024" address="0x00000024" description="Select streamed stream: 0=&gt;raw, 1=&gt;channelized, 2=&gt;beamformed" hw_rst="0x0" id="stream_sel" mask="0x00000003" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.stream_demux" absolute_offset="00000028" address="0x00000028" description="0=&gt;no stream, 1=&gt;SPEAD, 2=&gt;custom protocol" hw_rst="0x1" id="stream_demux" mask="0x00000003" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.stream_mux" absolute_offset="0000002c" address="0x0000002c" description="0=&gt;custom protocol, 1=&gt;LMC SPEAD, 2=&gt;CSP SPEAD" hw_rst="0x1" id="stream_mux" mask="0x00000003" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.channelizer_reorder_disable" absolute_offset="00000030" address="0x00000030" description="Disable channelized frequency channels reorder" hw_rst="0x0" id="channelizer_reorder_disable" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.channelizer_truncate_adj" absolute_offset="00000034" address="0x00000034" description="Channelizer truncate adjust" hw_rst="0x0" id="channelizer_truncate_adj" mask="0x00000007" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.test_gen_walking" absolute_offset="00000038" address="0x00000038" description="Walking test pattern" hw_rst="0x0" id="test_gen_walking" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.beamf_latency_comp" absolute_offset="0000003c" address="0x0000003c" description="Walking test pattern" hw_rst="0x2" id="beamf_latency_comp" mask="0x00000007" permission="rw" size="1"/>
      <node absolute_id="tpm_test.regfile.size8192b" absolute_offset="00002000" address="0x00002000" description="Array of size 8192 byte" hw_rst="no" id="size8192b" mask="0xFFFFFFFF" permission="rw" size="2048"/>
      <node absolute_id="tpm_test.regfile.size2048b_0" absolute_offset="00004000" address="0x00004000" description="Array of size 2048 byte" hw_rst="no" id="size2048b_0" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.regfile.size2048b_1" absolute_offset="00006000" address="0x00006000" description="Array of size 2048 byte" hw_rst="no" id="size2048b_1" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.regfile.size2048b_2" absolute_offset="00008000" address="0x00008000" description="Array of size 2048 byte" hw_rst="no" id="size2048b_2" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.regfile.size2048b_3" absolute_offset="0000a000" address="0x0000a000" description="Array of size 2048 byte" hw_rst="no" id="size2048b_3" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.regfile.test_size2048b" absolute_offset="0000c000" address="0x0000c000" description="Array of size 2048 byte for test" hw_rst="no" id="test_size2048b" mask="0xFFFFFFFF" permission="rw" size="512"/>
   </node>
   <node absolute_id="tpm_test.jesd204_if" absolute_offset="00010000" address="0x00010000" byte_size="65536" hw_type="ic_merged" id="jesd204_if" link_done="jesd204_if_output.xml">
      <node absolute_id="tpm_test.jesd204_if.core_id_0_version" absolute_offset="00010000" address="0x00000000" description="Version" hw_rst="0x0" id="core_id_0_version" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_reset" absolute_offset="00010004" address="0x00000004" description="Reset" hw_rst="0x0" id="core_id_0_reset" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_ila_support" absolute_offset="00010008" address="0x00000008" description="ILA Support" hw_rst="0x0" id="core_id_0_ila_support" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_scrambling" absolute_offset="0001000c" address="0x0000000c" description="Scrambling" hw_rst="0x0" id="core_id_0_scrambling" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_sysref_handling" absolute_offset="00010010" address="0x00000010" description="SYSREF Handling" hw_rst="0x0" id="core_id_0_sysref_handling" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_test_modes" absolute_offset="00010018" address="0x00000018" description="Test Modes" hw_rst="0x0" id="core_id_0_test_modes" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_link_error_status_0" absolute_offset="0001001c" address="0x0000001c" description="Link Error Status (Lanes 0 to 7)" hw_rst="0x0" id="core_id_0_link_error_status_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_octets_per_frame" absolute_offset="00010020" address="0x00000020" description="Octets per Frame" hw_rst="0x0" id="core_id_0_octets_per_frame" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_frames_per_multiframe" absolute_offset="00010024" address="0x00000024" description="Frames per Multiframe" hw_rst="0x0" id="core_id_0_frames_per_multiframe" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lanes_in_use" absolute_offset="00010028" address="0x00000028" description="Lanes in Use" hw_rst="0x0" id="core_id_0_lanes_in_use" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_subclass_mode" absolute_offset="0001002c" address="0x0000002c" description="Subclass Mode" hw_rst="0x0" id="core_id_0_subclass_mode" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_rx_buffer_delay" absolute_offset="00010030" address="0x00000030" description="RX Buffer Delay" hw_rst="0x0" id="core_id_0_rx_buffer_delay" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_error_reporting" absolute_offset="00010034" address="0x00000034" description="Error Reporting" hw_rst="0x0" id="core_id_0_error_reporting" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_sync_status" absolute_offset="00010038" address="0x00000038" description="Sync Status" hw_rst="0x0" id="core_id_0_sync_status" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_link_error_status_1" absolute_offset="0001003c" address="0x0000003c" description="Link Error Status (Lanes 8 to 11)" hw_rst="0x0" id="core_id_0_link_error_status_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_0" absolute_offset="00010800" address="0x00000800" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_1" absolute_offset="00010804" address="0x00000804" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_2" absolute_offset="00010808" address="0x00000808" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_3" absolute_offset="0001080c" address="0x0000080c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_4" absolute_offset="00010810" address="0x00000810" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_5" absolute_offset="00010814" address="0x00000814" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_6" absolute_offset="00010818" address="0x00000818" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_ila_config_data_7" absolute_offset="0001081c" address="0x0000081c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_0_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_test_mode_error_count" absolute_offset="00010820" address="0x00000820" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_0_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_link_error_count" absolute_offset="00010824" address="0x00000824" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_0_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_test_mode_ila_count" absolute_offset="00010828" address="0x00000828" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_0_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_test_mode_multiframe_count" absolute_offset="0001082c" address="0x0000082c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_0_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_0_buffer_adjust" absolute_offset="00010830" address="0x00000830" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_0_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_0" absolute_offset="00010840" address="0x00000840" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_1" absolute_offset="00010844" address="0x00000844" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_2" absolute_offset="00010848" address="0x00000848" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_3" absolute_offset="0001084c" address="0x0000084c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_4" absolute_offset="00010850" address="0x00000850" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_5" absolute_offset="00010854" address="0x00000854" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_6" absolute_offset="00010858" address="0x00000858" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_ila_config_data_7" absolute_offset="0001085c" address="0x0000085c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_1_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_test_mode_error_count" absolute_offset="00010860" address="0x00000860" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_1_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_link_error_count" absolute_offset="00010864" address="0x00000864" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_1_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_test_mode_ila_count" absolute_offset="00010868" address="0x00000868" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_1_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_test_mode_multiframe_count" absolute_offset="0001086c" address="0x0000086c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_1_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_1_buffer_adjust" absolute_offset="00010870" address="0x00000870" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_1_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_0" absolute_offset="00010880" address="0x00000880" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_1" absolute_offset="00010884" address="0x00000884" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_2" absolute_offset="00010888" address="0x00000888" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_3" absolute_offset="0001088c" address="0x0000088c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_4" absolute_offset="00010890" address="0x00000890" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_5" absolute_offset="00010894" address="0x00000894" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_6" absolute_offset="00010898" address="0x00000898" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_ila_config_data_7" absolute_offset="0001089c" address="0x0000089c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_2_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_test_mode_error_count" absolute_offset="000108a0" address="0x000008a0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_2_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_link_error_count" absolute_offset="000108a4" address="0x000008a4" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_2_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_test_mode_ila_count" absolute_offset="000108a8" address="0x000008a8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_2_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_test_mode_multiframe_count" absolute_offset="000108ac" address="0x000008ac" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_2_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_2_buffer_adjust" absolute_offset="000108b0" address="0x000008b0" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_2_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_0" absolute_offset="000108c0" address="0x000008c0" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_1" absolute_offset="000108c4" address="0x000008c4" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_2" absolute_offset="000108c8" address="0x000008c8" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_3" absolute_offset="000108cc" address="0x000008cc" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_4" absolute_offset="000108d0" address="0x000008d0" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_5" absolute_offset="000108d4" address="0x000008d4" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_6" absolute_offset="000108d8" address="0x000008d8" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_ila_config_data_7" absolute_offset="000108dc" address="0x000008dc" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_3_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_test_mode_error_count" absolute_offset="000108e0" address="0x000008e0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_3_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_link_error_count" absolute_offset="000108e4" address="0x000008e4" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_3_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_test_mode_ila_count" absolute_offset="000108e8" address="0x000008e8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_3_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_test_mode_multiframe_count" absolute_offset="000108ec" address="0x000008ec" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_3_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_3_buffer_adjust" absolute_offset="000108f0" address="0x000008f0" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_3_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_0" absolute_offset="00010900" address="0x00000900" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_1" absolute_offset="00010904" address="0x00000904" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_2" absolute_offset="00010908" address="0x00000908" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_3" absolute_offset="0001090c" address="0x0000090c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_4" absolute_offset="00010910" address="0x00000910" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_5" absolute_offset="00010914" address="0x00000914" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_6" absolute_offset="00010918" address="0x00000918" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_ila_config_data_7" absolute_offset="0001091c" address="0x0000091c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_4_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_test_mode_error_count" absolute_offset="00010920" address="0x00000920" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_4_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_link_error_count" absolute_offset="00010924" address="0x00000924" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_4_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_test_mode_ila_count" absolute_offset="00010928" address="0x00000928" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_4_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_test_mode_multiframe_count" absolute_offset="0001092c" address="0x0000092c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_4_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_4_buffer_adjust" absolute_offset="00010930" address="0x00000930" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_4_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_0" absolute_offset="00010940" address="0x00000940" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_1" absolute_offset="00010944" address="0x00000944" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_2" absolute_offset="00010948" address="0x00000948" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_3" absolute_offset="0001094c" address="0x0000094c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_4" absolute_offset="00010950" address="0x00000950" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_5" absolute_offset="00010954" address="0x00000954" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_6" absolute_offset="00010958" address="0x00000958" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_ila_config_data_7" absolute_offset="0001095c" address="0x0000095c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_5_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_test_mode_error_count" absolute_offset="00010960" address="0x00000960" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_5_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_link_error_count" absolute_offset="00010964" address="0x00000964" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_5_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_test_mode_ila_count" absolute_offset="00010968" address="0x00000968" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_5_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_test_mode_multiframe_count" absolute_offset="0001096c" address="0x0000096c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_5_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_5_buffer_adjust" absolute_offset="00010970" address="0x00000970" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_5_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_0" absolute_offset="00010980" address="0x00000980" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_1" absolute_offset="00010984" address="0x00000984" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_2" absolute_offset="00010988" address="0x00000988" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_3" absolute_offset="0001098c" address="0x0000098c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_4" absolute_offset="00010990" address="0x00000990" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_5" absolute_offset="00010994" address="0x00000994" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_6" absolute_offset="00010998" address="0x00000998" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_ila_config_data_7" absolute_offset="0001099c" address="0x0000099c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_6_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_test_mode_error_count" absolute_offset="000109a0" address="0x000009a0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_6_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_link_error_count" absolute_offset="000109a4" address="0x000009a4" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_6_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_test_mode_ila_count" absolute_offset="000109a8" address="0x000009a8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_6_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_test_mode_multiframe_count" absolute_offset="000109ac" address="0x000009ac" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_6_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_6_buffer_adjust" absolute_offset="000109b0" address="0x000009b0" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_6_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_0" absolute_offset="000109c0" address="0x000009c0" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_1" absolute_offset="000109c4" address="0x000009c4" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_2" absolute_offset="000109c8" address="0x000009c8" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_3" absolute_offset="000109cc" address="0x000009cc" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_4" absolute_offset="000109d0" address="0x000009d0" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_5" absolute_offset="000109d4" address="0x000009d4" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_6" absolute_offset="000109d8" address="0x000009d8" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_ila_config_data_7" absolute_offset="000109dc" address="0x000009dc" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_7_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_test_mode_error_count" absolute_offset="000109e0" address="0x000009e0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_7_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_link_error_count" absolute_offset="000109e4" address="0x000009e4" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_7_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_test_mode_ila_count" absolute_offset="000109e8" address="0x000009e8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_7_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_test_mode_multiframe_count" absolute_offset="000109ec" address="0x000009ec" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_7_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_7_buffer_adjust" absolute_offset="000109f0" address="0x000009f0" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_7_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_0" absolute_offset="00010a00" address="0x00000a00" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_1" absolute_offset="00010a04" address="0x00000a04" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_2" absolute_offset="00010a08" address="0x00000a08" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_3" absolute_offset="00010a0c" address="0x00000a0c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_4" absolute_offset="00010a10" address="0x00000a10" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_5" absolute_offset="00010a14" address="0x00000a14" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_6" absolute_offset="00010a18" address="0x00000a18" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_ila_config_data_7" absolute_offset="00010a1c" address="0x00000a1c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_8_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_test_mode_error_count" absolute_offset="00010a20" address="0x00000a20" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_8_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_link_error_count" absolute_offset="00010a24" address="0x00000a24" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_8_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_test_mode_ila_count" absolute_offset="00010a28" address="0x00000a28" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_8_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_test_mode_multiframe_count" absolute_offset="00010a2c" address="0x00000a2c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_8_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_8_buffer_adjust" absolute_offset="00010a30" address="0x00000a30" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_8_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_0" absolute_offset="00010a40" address="0x00000a40" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_1" absolute_offset="00010a44" address="0x00000a44" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_2" absolute_offset="00010a48" address="0x00000a48" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_3" absolute_offset="00010a4c" address="0x00000a4c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_4" absolute_offset="00010a50" address="0x00000a50" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_5" absolute_offset="00010a54" address="0x00000a54" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_6" absolute_offset="00010a58" address="0x00000a58" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_ila_config_data_7" absolute_offset="00010a5c" address="0x00000a5c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_9_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_test_mode_error_count" absolute_offset="00010a60" address="0x00000a60" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_9_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_link_error_count" absolute_offset="00010a64" address="0x00000a64" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_9_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_test_mode_ila_count" absolute_offset="00010a68" address="0x00000a68" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_9_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_test_mode_multiframe_count" absolute_offset="00010a6c" address="0x00000a6c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_9_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_9_buffer_adjust" absolute_offset="00010a70" address="0x00000a70" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_9_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_0" absolute_offset="00010a80" address="0x00000a80" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_1" absolute_offset="00010a84" address="0x00000a84" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_2" absolute_offset="00010a88" address="0x00000a88" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_3" absolute_offset="00010a8c" address="0x00000a8c" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_4" absolute_offset="00010a90" address="0x00000a90" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_5" absolute_offset="00010a94" address="0x00000a94" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_6" absolute_offset="00010a98" address="0x00000a98" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_ila_config_data_7" absolute_offset="00010a9c" address="0x00000a9c" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_10_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_test_mode_error_count" absolute_offset="00010aa0" address="0x00000aa0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_10_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_link_error_count" absolute_offset="00010aa4" address="0x00000aa4" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_10_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_test_mode_ila_count" absolute_offset="00010aa8" address="0x00000aa8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_10_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_test_mode_multiframe_count" absolute_offset="00010aac" address="0x00000aac" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_10_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_10_buffer_adjust" absolute_offset="00010ab0" address="0x00000ab0" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_10_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_0" absolute_offset="00010ac0" address="0x00000ac0" description="Config Data 0" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_1" absolute_offset="00010ac4" address="0x00000ac4" description="Config Data 1" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_2" absolute_offset="00010ac8" address="0x00000ac8" description="Config Data 2" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_3" absolute_offset="00010acc" address="0x00000acc" description="Config Data 3" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_4" absolute_offset="00010ad0" address="0x00000ad0" description="Config Data 4" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_5" absolute_offset="00010ad4" address="0x00000ad4" description="Config Data 5" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_6" absolute_offset="00010ad8" address="0x00000ad8" description="Config Data 6" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_ila_config_data_7" absolute_offset="00010adc" address="0x00000adc" description="Config Data 7" hw_rst="0x0" id="core_id_0_lane_11_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_test_mode_error_count" absolute_offset="00010ae0" address="0x00000ae0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_0_lane_11_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_link_error_count" absolute_offset="00010ae4" address="0x00000ae4" description="Link Error Count" hw_rst="0x0" id="core_id_0_lane_11_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_test_mode_ila_count" absolute_offset="00010ae8" address="0x00000ae8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_0_lane_11_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_test_mode_multiframe_count" absolute_offset="00010aec" address="0x00000aec" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_0_lane_11_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_0_lane_11_buffer_adjust" absolute_offset="00010af0" address="0x00000af0" description="Buffer Adjust" hw_rst="0x0" id="core_id_0_lane_11_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_version" absolute_offset="00011000" address="0x00001000" description="Version" hw_rst="0x0" id="core_id_1_version" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_reset" absolute_offset="00011004" address="0x00001004" description="Reset" hw_rst="0x0" id="core_id_1_reset" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_ila_support" absolute_offset="00011008" address="0x00001008" description="ILA Support" hw_rst="0x0" id="core_id_1_ila_support" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_scrambling" absolute_offset="0001100c" address="0x0000100c" description="Scrambling" hw_rst="0x0" id="core_id_1_scrambling" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_sysref_handling" absolute_offset="00011010" address="0x00001010" description="SYSREF Handling" hw_rst="0x0" id="core_id_1_sysref_handling" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_test_modes" absolute_offset="00011018" address="0x00001018" description="Test Modes" hw_rst="0x0" id="core_id_1_test_modes" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_link_error_status_0" absolute_offset="0001101c" address="0x0000101c" description="Link Error Status (Lanes 0 to 7)" hw_rst="0x0" id="core_id_1_link_error_status_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_octets_per_frame" absolute_offset="00011020" address="0x00001020" description="Octets per Frame" hw_rst="0x0" id="core_id_1_octets_per_frame" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_frames_per_multiframe" absolute_offset="00011024" address="0x00001024" description="Frames per Multiframe" hw_rst="0x0" id="core_id_1_frames_per_multiframe" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lanes_in_use" absolute_offset="00011028" address="0x00001028" description="Lanes in Use" hw_rst="0x0" id="core_id_1_lanes_in_use" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_subclass_mode" absolute_offset="0001102c" address="0x0000102c" description="Subclass Mode" hw_rst="0x0" id="core_id_1_subclass_mode" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_rx_buffer_delay" absolute_offset="00011030" address="0x00001030" description="RX Buffer Delay" hw_rst="0x0" id="core_id_1_rx_buffer_delay" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_error_reporting" absolute_offset="00011034" address="0x00001034" description="Error Reporting" hw_rst="0x0" id="core_id_1_error_reporting" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_sync_status" absolute_offset="00011038" address="0x00001038" description="Sync Status" hw_rst="0x0" id="core_id_1_sync_status" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_link_error_status_1" absolute_offset="0001103c" address="0x0000103c" description="Link Error Status (Lanes 8 to 11)" hw_rst="0x0" id="core_id_1_link_error_status_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_0" absolute_offset="00011800" address="0x00001800" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_1" absolute_offset="00011804" address="0x00001804" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_2" absolute_offset="00011808" address="0x00001808" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_3" absolute_offset="0001180c" address="0x0000180c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_4" absolute_offset="00011810" address="0x00001810" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_5" absolute_offset="00011814" address="0x00001814" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_6" absolute_offset="00011818" address="0x00001818" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_ila_config_data_7" absolute_offset="0001181c" address="0x0000181c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_0_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_test_mode_error_count" absolute_offset="00011820" address="0x00001820" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_0_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_link_error_count" absolute_offset="00011824" address="0x00001824" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_0_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_test_mode_ila_count" absolute_offset="00011828" address="0x00001828" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_0_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_test_mode_multiframe_count" absolute_offset="0001182c" address="0x0000182c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_0_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_0_buffer_adjust" absolute_offset="00011830" address="0x00001830" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_0_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_0" absolute_offset="00011840" address="0x00001840" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_1" absolute_offset="00011844" address="0x00001844" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_2" absolute_offset="00011848" address="0x00001848" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_3" absolute_offset="0001184c" address="0x0000184c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_4" absolute_offset="00011850" address="0x00001850" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_5" absolute_offset="00011854" address="0x00001854" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_6" absolute_offset="00011858" address="0x00001858" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_ila_config_data_7" absolute_offset="0001185c" address="0x0000185c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_1_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_test_mode_error_count" absolute_offset="00011860" address="0x00001860" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_1_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_link_error_count" absolute_offset="00011864" address="0x00001864" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_1_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_test_mode_ila_count" absolute_offset="00011868" address="0x00001868" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_1_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_test_mode_multiframe_count" absolute_offset="0001186c" address="0x0000186c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_1_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_1_buffer_adjust" absolute_offset="00011870" address="0x00001870" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_1_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_0" absolute_offset="00011880" address="0x00001880" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_1" absolute_offset="00011884" address="0x00001884" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_2" absolute_offset="00011888" address="0x00001888" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_3" absolute_offset="0001188c" address="0x0000188c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_4" absolute_offset="00011890" address="0x00001890" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_5" absolute_offset="00011894" address="0x00001894" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_6" absolute_offset="00011898" address="0x00001898" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_ila_config_data_7" absolute_offset="0001189c" address="0x0000189c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_2_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_test_mode_error_count" absolute_offset="000118a0" address="0x000018a0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_2_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_link_error_count" absolute_offset="000118a4" address="0x000018a4" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_2_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_test_mode_ila_count" absolute_offset="000118a8" address="0x000018a8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_2_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_test_mode_multiframe_count" absolute_offset="000118ac" address="0x000018ac" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_2_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_2_buffer_adjust" absolute_offset="000118b0" address="0x000018b0" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_2_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_0" absolute_offset="000118c0" address="0x000018c0" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_1" absolute_offset="000118c4" address="0x000018c4" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_2" absolute_offset="000118c8" address="0x000018c8" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_3" absolute_offset="000118cc" address="0x000018cc" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_4" absolute_offset="000118d0" address="0x000018d0" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_5" absolute_offset="000118d4" address="0x000018d4" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_6" absolute_offset="000118d8" address="0x000018d8" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_ila_config_data_7" absolute_offset="000118dc" address="0x000018dc" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_3_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_test_mode_error_count" absolute_offset="000118e0" address="0x000018e0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_3_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_link_error_count" absolute_offset="000118e4" address="0x000018e4" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_3_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_test_mode_ila_count" absolute_offset="000118e8" address="0x000018e8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_3_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_test_mode_multiframe_count" absolute_offset="000118ec" address="0x000018ec" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_3_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_3_buffer_adjust" absolute_offset="000118f0" address="0x000018f0" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_3_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_0" absolute_offset="00011900" address="0x00001900" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_1" absolute_offset="00011904" address="0x00001904" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_2" absolute_offset="00011908" address="0x00001908" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_3" absolute_offset="0001190c" address="0x0000190c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_4" absolute_offset="00011910" address="0x00001910" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_5" absolute_offset="00011914" address="0x00001914" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_6" absolute_offset="00011918" address="0x00001918" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_ila_config_data_7" absolute_offset="0001191c" address="0x0000191c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_4_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_test_mode_error_count" absolute_offset="00011920" address="0x00001920" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_4_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_link_error_count" absolute_offset="00011924" address="0x00001924" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_4_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_test_mode_ila_count" absolute_offset="00011928" address="0x00001928" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_4_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_test_mode_multiframe_count" absolute_offset="0001192c" address="0x0000192c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_4_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_4_buffer_adjust" absolute_offset="00011930" address="0x00001930" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_4_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_0" absolute_offset="00011940" address="0x00001940" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_1" absolute_offset="00011944" address="0x00001944" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_2" absolute_offset="00011948" address="0x00001948" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_3" absolute_offset="0001194c" address="0x0000194c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_4" absolute_offset="00011950" address="0x00001950" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_5" absolute_offset="00011954" address="0x00001954" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_6" absolute_offset="00011958" address="0x00001958" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_ila_config_data_7" absolute_offset="0001195c" address="0x0000195c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_5_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_test_mode_error_count" absolute_offset="00011960" address="0x00001960" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_5_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_link_error_count" absolute_offset="00011964" address="0x00001964" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_5_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_test_mode_ila_count" absolute_offset="00011968" address="0x00001968" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_5_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_test_mode_multiframe_count" absolute_offset="0001196c" address="0x0000196c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_5_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_5_buffer_adjust" absolute_offset="00011970" address="0x00001970" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_5_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_0" absolute_offset="00011980" address="0x00001980" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_1" absolute_offset="00011984" address="0x00001984" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_2" absolute_offset="00011988" address="0x00001988" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_3" absolute_offset="0001198c" address="0x0000198c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_4" absolute_offset="00011990" address="0x00001990" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_5" absolute_offset="00011994" address="0x00001994" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_6" absolute_offset="00011998" address="0x00001998" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_ila_config_data_7" absolute_offset="0001199c" address="0x0000199c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_6_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_test_mode_error_count" absolute_offset="000119a0" address="0x000019a0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_6_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_link_error_count" absolute_offset="000119a4" address="0x000019a4" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_6_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_test_mode_ila_count" absolute_offset="000119a8" address="0x000019a8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_6_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_test_mode_multiframe_count" absolute_offset="000119ac" address="0x000019ac" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_6_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_6_buffer_adjust" absolute_offset="000119b0" address="0x000019b0" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_6_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_0" absolute_offset="000119c0" address="0x000019c0" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_1" absolute_offset="000119c4" address="0x000019c4" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_2" absolute_offset="000119c8" address="0x000019c8" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_3" absolute_offset="000119cc" address="0x000019cc" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_4" absolute_offset="000119d0" address="0x000019d0" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_5" absolute_offset="000119d4" address="0x000019d4" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_6" absolute_offset="000119d8" address="0x000019d8" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_ila_config_data_7" absolute_offset="000119dc" address="0x000019dc" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_7_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_test_mode_error_count" absolute_offset="000119e0" address="0x000019e0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_7_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_link_error_count" absolute_offset="000119e4" address="0x000019e4" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_7_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_test_mode_ila_count" absolute_offset="000119e8" address="0x000019e8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_7_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_test_mode_multiframe_count" absolute_offset="000119ec" address="0x000019ec" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_7_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_7_buffer_adjust" absolute_offset="000119f0" address="0x000019f0" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_7_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_0" absolute_offset="00011a00" address="0x00001a00" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_1" absolute_offset="00011a04" address="0x00001a04" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_2" absolute_offset="00011a08" address="0x00001a08" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_3" absolute_offset="00011a0c" address="0x00001a0c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_4" absolute_offset="00011a10" address="0x00001a10" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_5" absolute_offset="00011a14" address="0x00001a14" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_6" absolute_offset="00011a18" address="0x00001a18" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_ila_config_data_7" absolute_offset="00011a1c" address="0x00001a1c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_8_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_test_mode_error_count" absolute_offset="00011a20" address="0x00001a20" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_8_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_link_error_count" absolute_offset="00011a24" address="0x00001a24" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_8_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_test_mode_ila_count" absolute_offset="00011a28" address="0x00001a28" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_8_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_test_mode_multiframe_count" absolute_offset="00011a2c" address="0x00001a2c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_8_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_8_buffer_adjust" absolute_offset="00011a30" address="0x00001a30" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_8_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_0" absolute_offset="00011a40" address="0x00001a40" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_1" absolute_offset="00011a44" address="0x00001a44" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_2" absolute_offset="00011a48" address="0x00001a48" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_3" absolute_offset="00011a4c" address="0x00001a4c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_4" absolute_offset="00011a50" address="0x00001a50" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_5" absolute_offset="00011a54" address="0x00001a54" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_6" absolute_offset="00011a58" address="0x00001a58" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_ila_config_data_7" absolute_offset="00011a5c" address="0x00001a5c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_9_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_test_mode_error_count" absolute_offset="00011a60" address="0x00001a60" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_9_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_link_error_count" absolute_offset="00011a64" address="0x00001a64" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_9_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_test_mode_ila_count" absolute_offset="00011a68" address="0x00001a68" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_9_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_test_mode_multiframe_count" absolute_offset="00011a6c" address="0x00001a6c" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_9_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_9_buffer_adjust" absolute_offset="00011a70" address="0x00001a70" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_9_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_0" absolute_offset="00011a80" address="0x00001a80" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_1" absolute_offset="00011a84" address="0x00001a84" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_2" absolute_offset="00011a88" address="0x00001a88" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_3" absolute_offset="00011a8c" address="0x00001a8c" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_4" absolute_offset="00011a90" address="0x00001a90" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_5" absolute_offset="00011a94" address="0x00001a94" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_6" absolute_offset="00011a98" address="0x00001a98" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_ila_config_data_7" absolute_offset="00011a9c" address="0x00001a9c" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_10_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_test_mode_error_count" absolute_offset="00011aa0" address="0x00001aa0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_10_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_link_error_count" absolute_offset="00011aa4" address="0x00001aa4" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_10_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_test_mode_ila_count" absolute_offset="00011aa8" address="0x00001aa8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_10_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_test_mode_multiframe_count" absolute_offset="00011aac" address="0x00001aac" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_10_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_10_buffer_adjust" absolute_offset="00011ab0" address="0x00001ab0" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_10_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_0" absolute_offset="00011ac0" address="0x00001ac0" description="Config Data 0" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_0" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_1" absolute_offset="00011ac4" address="0x00001ac4" description="Config Data 1" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_1" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_2" absolute_offset="00011ac8" address="0x00001ac8" description="Config Data 2" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_2" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_3" absolute_offset="00011acc" address="0x00001acc" description="Config Data 3" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_3" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_4" absolute_offset="00011ad0" address="0x00001ad0" description="Config Data 4" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_4" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_5" absolute_offset="00011ad4" address="0x00001ad4" description="Config Data 5" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_5" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_6" absolute_offset="00011ad8" address="0x00001ad8" description="Config Data 6" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_6" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_ila_config_data_7" absolute_offset="00011adc" address="0x00001adc" description="Config Data 7" hw_rst="0x0" id="core_id_1_lane_11_ila_config_data_7" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_test_mode_error_count" absolute_offset="00011ae0" address="0x00001ae0" description="Test Mode Error Count" hw_rst="0x0" id="core_id_1_lane_11_test_mode_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_link_error_count" absolute_offset="00011ae4" address="0x00001ae4" description="Link Error Count" hw_rst="0x0" id="core_id_1_lane_11_link_error_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_test_mode_ila_count" absolute_offset="00011ae8" address="0x00001ae8" description="Test Mode ILA Count" hw_rst="0x0" id="core_id_1_lane_11_test_mode_ila_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_test_mode_multiframe_count" absolute_offset="00011aec" address="0x00001aec" description="Test Mode Multiframe Count" hw_rst="0x0" id="core_id_1_lane_11_test_mode_multiframe_count" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.core_id_1_lane_11_buffer_adjust" absolute_offset="00011af0" address="0x00001af0" description="Buffer Adjust" hw_rst="0x0" id="core_id_1_lane_11_buffer_adjust" permission="r" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_ctrl" absolute_offset="0001f000" address="0x0000f000" description="JESD control" hw_rst="0x0" id="regfile_ctrl" permission="rw" size="1">
         <node absolute_id="tpm_test.jesd204_if.regfile.ctrl.ext_trig_en" absolute_offset="0001f000" description="Enable external trigger, not used" hw_rst="0" id="ext_trig_en" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.ctrl.reset_n" absolute_offset="0001f000" description="JESD reset active low" hw_rst="0" id="reset_n" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.jesd204_if.regfile_channel_disable" absolute_offset="0001f004" address="0x0000f004" description="JESD channel disable" hw_rst="0" id="regfile_channel_disable" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_channel_zero" absolute_offset="0001f008" address="0x0000f008" description="JESD channel force to zero" hw_rst="0" id="regfile_channel_zero" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_channel_dds_0" absolute_offset="0001f00c" address="0x0000f00c" description="" hw_rst="0" id="regfile_channel_dds_0" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_freq_dds_0" absolute_offset="0001f010" address="0x0000f010" description="" hw_rst="0x10000000" id="regfile_freq_dds_0" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_phase_dds_0" absolute_offset="0001f014" address="0x0000f014" description="" hw_rst="0" id="regfile_phase_dds_0" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_status" absolute_offset="0001f018" address="0x0000f018" description="JESD status" hw_rst="0x0" id="regfile_status" permission="rw" size="1">
         <node absolute_id="tpm_test.jesd204_if.regfile.status.valid" absolute_offset="0001f018" description="Data valid" hw_rst="no" id="valid" mask="0x00000008" permission="r" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.status.qpll_locked" absolute_offset="0001f018" description="QPLL locked" hw_rst="no" id="qpll_locked" mask="0x00000010" permission="r" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.status.mgt_reset" absolute_offset="0001f018" description="MGT reset" hw_rst="no" id="mgt_reset" mask="0x00000001" permission="r" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.status.core_number" absolute_offset="0001f018" description="JESD core number" hw_rst="no" id="core_number" mask="0x1F000000" permission="r" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.status.sync_n" absolute_offset="0001f018" description="sync line status" hw_rst="no" id="sync_n" mask="0x00000004" permission="r" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.status.mgt_reset_done" absolute_offset="0001f018" description="MGT reset done" hw_rst="no" id="mgt_reset_done" mask="0x00000002" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.jesd204_if.regfile_version" absolute_offset="0001f01c" address="0x0000f01c" description="Version" hw_rst="0x0" id="regfile_version" permission="rw" size="1">
         <node absolute_id="tpm_test.jesd204_if.regfile.version.major" absolute_offset="0001f01c" description="Major version number" hw_rst="1" id="major" mask="0x0000FFFF" permission="r" size="1"/>
         <node absolute_id="tpm_test.jesd204_if.regfile.version.minor" absolute_offset="0001f01c" description="Minor version number" hw_rst="3" id="minor" mask="0xFFFF0000" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.jesd204_if.regfile_axi4_tlast_period" absolute_offset="0001f020" address="0x0000f020" description="End of packet period in clock cycles" hw_rst="0x0FF" id="regfile_axi4_tlast_period" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_channel_incr" absolute_offset="0001f028" address="0x0000f028" description="JESD channel force to zero" hw_rst="0" id="regfile_channel_incr" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_channel_dds_1" absolute_offset="0001f030" address="0x0000f030" description="" hw_rst="0" id="regfile_channel_dds_1" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_freq_dds_1" absolute_offset="0001f034" address="0x0000f034" description="" hw_rst="0x20000000" id="regfile_freq_dds_1" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd204_if.regfile_phase_dds_1" absolute_offset="0001f038" address="0x0000f038" description="" hw_rst="0" id="regfile_phase_dds_1" mask="0xFFFFFFFF" permission="rw" size="1"/>
   </node>
   <node absolute_id="tpm_test.jesd_buffer" absolute_offset="00030000" address="0x00030000" byte_size="8192" id="jesd_buffer" link_done="jesd_buffer_output.xml">
      <node absolute_id="tpm_test.jesd_buffer.read_first_0" absolute_offset="00030000" address="0x00000000" description="Buffer start lane" hw_rst="0x0" id="read_first_0" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_1" absolute_offset="00030004" address="0x00000004" description="Buffer start lane" hw_rst="0x0" id="read_first_1" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_2" absolute_offset="00030008" address="0x00000008" description="Buffer start lane" hw_rst="0x0" id="read_first_2" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_3" absolute_offset="0003000c" address="0x0000000c" description="Buffer start lane" hw_rst="0x0" id="read_first_3" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_4" absolute_offset="00030010" address="0x00000010" description="Buffer start lane" hw_rst="0x0" id="read_first_4" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_5" absolute_offset="00030014" address="0x00000014" description="Buffer start lane" hw_rst="0x0" id="read_first_5" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_6" absolute_offset="00030018" address="0x00000018" description="Buffer start lane" hw_rst="0x0" id="read_first_6" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_7" absolute_offset="0003001c" address="0x0000001c" description="Buffer start lane" hw_rst="0x0" id="read_first_7" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_8" absolute_offset="00030020" address="0x00000020" description="Buffer start lane" hw_rst="0x0" id="read_first_8" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_9" absolute_offset="00030024" address="0x00000024" description="Buffer start lane" hw_rst="0x0" id="read_first_9" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_10" absolute_offset="00030028" address="0x00000028" description="Buffer start lane" hw_rst="0x0" id="read_first_10" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_11" absolute_offset="0003002c" address="0x0000002c" description="Buffer start lane" hw_rst="0x0" id="read_first_11" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_12" absolute_offset="00030030" address="0x00000030" description="Buffer start lane" hw_rst="0x0" id="read_first_12" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_13" absolute_offset="00030034" address="0x00000034" description="Buffer start lane" hw_rst="0x0" id="read_first_13" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_14" absolute_offset="00030038" address="0x00000038" description="Buffer start lane" hw_rst="0x0" id="read_first_14" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_first_15" absolute_offset="0003003c" address="0x0000003c" description="Buffer start lane" hw_rst="0x0" id="read_first_15" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_0" absolute_offset="00030100" address="0x00000100" description="Buffer start lane" hw_rst="0x0" id="read_last_0" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_1" absolute_offset="00030104" address="0x00000104" description="Buffer start lane" hw_rst="0x0" id="read_last_1" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_2" absolute_offset="00030108" address="0x00000108" description="Buffer start lane" hw_rst="0x0" id="read_last_2" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_3" absolute_offset="0003010c" address="0x0000010c" description="Buffer start lane" hw_rst="0x0" id="read_last_3" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_4" absolute_offset="00030110" address="0x00000110" description="Buffer start lane" hw_rst="0x0" id="read_last_4" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_5" absolute_offset="00030114" address="0x00000114" description="Buffer start lane" hw_rst="0x0" id="read_last_5" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_6" absolute_offset="00030118" address="0x00000118" description="Buffer start lane" hw_rst="0x0" id="read_last_6" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_7" absolute_offset="0003011c" address="0x0000011c" description="Buffer start lane" hw_rst="0x0" id="read_last_7" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_8" absolute_offset="00030120" address="0x00000120" description="Buffer start lane" hw_rst="0x0" id="read_last_8" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_9" absolute_offset="00030124" address="0x00000124" description="Buffer start lane" hw_rst="0x0" id="read_last_9" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_10" absolute_offset="00030128" address="0x00000128" description="Buffer start lane" hw_rst="0x0" id="read_last_10" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_11" absolute_offset="0003012c" address="0x0000012c" description="Buffer start lane" hw_rst="0x0" id="read_last_11" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_12" absolute_offset="00030130" address="0x00000130" description="Buffer start lane" hw_rst="0x0" id="read_last_12" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_13" absolute_offset="00030134" address="0x00000134" description="Buffer start lane" hw_rst="0x0" id="read_last_13" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_14" absolute_offset="00030138" address="0x00000138" description="Buffer start lane" hw_rst="0x0" id="read_last_14" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.read_last_15" absolute_offset="0003013c" address="0x0000013c" description="Buffer start lane" hw_rst="0x0" id="read_last_15" mask="0x0000001F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_0" absolute_offset="00030200" address="0x00000200" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_0" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_1" absolute_offset="00030204" address="0x00000204" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_1" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_2" absolute_offset="00030208" address="0x00000208" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_2" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_3" absolute_offset="0003020c" address="0x0000020c" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_3" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_4" absolute_offset="00030210" address="0x00000210" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_4" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_5" absolute_offset="00030214" address="0x00000214" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_5" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_6" absolute_offset="00030218" address="0x00000218" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_6" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_7" absolute_offset="0003021c" address="0x0000021c" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_7" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_8" absolute_offset="00030220" address="0x00000220" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_8" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_9" absolute_offset="00030224" address="0x00000224" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_9" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_10" absolute_offset="00030228" address="0x00000228" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_10" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_11" absolute_offset="0003022c" address="0x0000022c" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_11" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_12" absolute_offset="00030230" address="0x00000230" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_12" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_13" absolute_offset="00030234" address="0x00000234" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_13" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_14" absolute_offset="00030238" address="0x00000238" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_14" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_config_15" absolute_offset="0003023c" address="0x0000023c" description="Write mux configuration" hw_rst="0x0" id="write_mux_config_15" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_we" absolute_offset="00030300" address="0x00000300" description="Buffer write enable" hw_rst="0x0" id="write_mux_we" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.write_mux_we_shift" absolute_offset="00030304" address="0x00000304" description="Buffer write enable shift" hw_rst="0x0" id="write_mux_we_shift" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.bit_per_sample" absolute_offset="00030400" address="0x00000400" description="" hw_rst="0" id="bit_per_sample" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.test_pattern_enable" absolute_offset="00030404" address="0x00000404" description="" hw_rst="0" id="test_pattern_enable" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.test_pattern_lane" absolute_offset="00030408" address="0x00000408" description="Per lane test pattern enable" hw_rst="0" id="test_pattern_lane" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.zero_lane" absolute_offset="0003040c" address="0x0000040c" description="Fix to 0 the related lane" hw_rst="0" id="zero_lane" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.tag_ram_enable" absolute_offset="00030410" address="0x00000410" description="Enable TAG RAM download" hw_rst="0" id="tag_ram_enable" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.jesd_buffer.tag_ram" absolute_offset="00031000" address="0x00001000" description="" hw_rst="0" id="tag_ram" mask="0xFFFFFFFF" permission="rw" size="1024"/>
   </node>
   <!--    <node id="f2f"          address="0x40000" link="f2f_output.xml">
   </node>-->
   <node absolute_id="tpm_test.bram" absolute_offset="00050000" address="0x00050000" byte_size="16384" id="bram" link_done="bram_output.xml">
      <node absolute_id="tpm_test.bram.size16384b" absolute_offset="00050000" address="0x00000000" description="Array of size 16384 byte" hw_rst="no" id="size16384b" mask="0xFFFFFFFF" permission="rw" size="4096"/>
   </node>
   <node absolute_id="tpm_test.lmc_spead_tx" absolute_offset="00060000" address="0x00060000" byte_size="8192" id="lmc_spead_tx" link_done="spead_tx_formatter_output.xml">
      <node absolute_id="tpm_test.lmc_spead_tx.lut_center_frequency_lower" absolute_offset="00060000" address="0x00000000" description="[0-511 LUT] float64 Representation Center Frequency[31..0] for Inclusion into SPEAD Payload Data" hw_rst="0x0" id="lut_center_frequency_lower" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.lmc_spead_tx.lut_center_frequency_upper" absolute_offset="00060800" address="0x00000800" description="[0-511 LUT] float64 Representation Center Frequency[63..32] for Inclusion into SPEAD Payload Data" hw_rst="0x0" id="lut_center_frequency_upper" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.lmc_spead_tx.status" absolute_offset="00061000" address="0x00001000" description="SPEAD Tx Formatter Status Register" hw_rst="0x0" id="status" permission="rw" size="1">
         <node absolute_id="tpm_test.lmc_spead_tx.status.running" absolute_offset="00061000" description="SPEAD Tx Formatter Running" hw_rst="0" id="running" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.lmc_spead_tx.control" absolute_offset="00061004" address="0x00001004" description="SPEAD Tx Formatter Control Register" hw_rst="0x0" id="control" permission="rw" size="1">
         <node absolute_id="tpm_test.lmc_spead_tx.control.inc_center_freq_in_payload" absolute_offset="00061004" description="Include the float64 Representation of the Center Frequency in the Payload Data" hw_rst="1" id="inc_center_freq_in_payload" mask="0x00000008" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_spead_tx.control.inc_time_stamp_scale_in_payload" absolute_offset="00061004" description="Include the float64 Representation of Time-Stamp Scale in the Payload Data" hw_rst="1" id="inc_time_stamp_scale_in_payload" mask="0x00000004" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_spead_tx.control.streamed_payload_length" absolute_offset="00061004" description="Total Length of SPEAD Payload Data in Bytes (excluding Time-Stamp Scale and Center Frequency), Must be a 2^N Number" hw_rst="0x2000" id="streamed_payload_length" mask="0x7FFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_spead_tx.control.streamed_payload_divider" absolute_offset="00061004" description="Division Factor for Breaking Down SPEAD Transmissions into Multiple UDP Packets, the Function is actually a Logical-Shift_Right, therefore possible values are 1(1), 2(2), 3(4), 4(8), 5(16)" hw_rst="0x1" id="streamed_payload_divider" mask="0x0000F000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_spead_tx.control.enable" absolute_offset="00061004" description="Enable" hw_rst="0" id="enable" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_spead_tx.control.heap_counter_reset" absolute_offset="00061004" description="Heap Counter Reset" hw_rst="0" id="heap_counter_reset" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.lmc_spead_tx.time_stamp_scale_lower" absolute_offset="00061008" address="0x00001008" description="float64 Representation Time-Stamp Scale[31..0] for Inclusion into SPEAD Payload Data" hw_rst="0xE826D695" id="time_stamp_scale_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.lmc_spead_tx.time_stamp_scale_upper" absolute_offset="0006100c" address="0x0000100c" description="float64 Representation Time-Stamp Scale[63..32]for Inclusion into SPEAD Payload Data" hw_rst="0x3E112E0B" id="time_stamp_scale_upper" mask="0xFFFFFFFF" permission="rw" size="1"/>
   </node>
   <node absolute_id="tpm_test.beamf" absolute_offset="00070000" address="0x00070000" byte_size="32768" id="beamf" link_done="beamformer_output.xml">
      <node absolute_id="tpm_test.beamf.ch00coeff" absolute_offset="00070000" address="0x00000000" description="Array of 1kB for coeff" hw_rst="no" id="ch00coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch01coeff" absolute_offset="00070400" address="0x00000400" description="Array of 1kB for coeff" hw_rst="no" id="ch01coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch02coeff" absolute_offset="00070800" address="0x00000800" description="Array of 1kB for coeff" hw_rst="no" id="ch02coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch03coeff" absolute_offset="00070c00" address="0x00000c00" description="Array of 1kB for coeff" hw_rst="no" id="ch03coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch04coeff" absolute_offset="00071000" address="0x00001000" description="Array of 1kB for coeff" hw_rst="no" id="ch04coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch05coeff" absolute_offset="00071400" address="0x00001400" description="Array of 1kB for coeff" hw_rst="no" id="ch05coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch06coeff" absolute_offset="00071800" address="0x00001800" description="Array of 1kB for coeff" hw_rst="no" id="ch06coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch07coeff" absolute_offset="00071c00" address="0x00001c00" description="Array of 1kB for coeff" hw_rst="no" id="ch07coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch08coeff" absolute_offset="00072000" address="0x00002000" description="Array of 1kB for coeff" hw_rst="no" id="ch08coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch09coeff" absolute_offset="00072400" address="0x00002400" description="Array of 1kB for coeff" hw_rst="no" id="ch09coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch10coeff" absolute_offset="00072800" address="0x00002800" description="Array of 1kB for coeff" hw_rst="no" id="ch10coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch11coeff" absolute_offset="00072c00" address="0x00002c00" description="Array of 1kB for coeff" hw_rst="no" id="ch11coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch12coeff" absolute_offset="00073000" address="0x00003000" description="Array of 1kB for coeff" hw_rst="no" id="ch12coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch13coeff" absolute_offset="00073400" address="0x00003400" description="Array of 1kB for coeff" hw_rst="no" id="ch13coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch14coeff" absolute_offset="00073800" address="0x00003800" description="Array of 1kB for coeff" hw_rst="no" id="ch14coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.ch15coeff" absolute_offset="00073c00" address="0x00003c00" description="Array of 1kB for coeff" hw_rst="no" id="ch15coeff" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.beamf.coeff_are_set" absolute_offset="00074000" address="0x00004000" description="Register to notify whether the coefficients are set" hw_rst="0" id="coeff_are_set" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.beamf.truncate_adj" absolute_offset="00074004" address="0x00004004" description="Result truncate Adjust" hw_rst="0" id="truncate_adj" mask="0x0000000F" permission="rw" size="1"/>
   </node>
   <node absolute_id="tpm_test.lmc_gen" absolute_offset="00080000" address="0x00080000" byte_size="8" id="lmc_gen" link_done="lmc_gen_output.xml">
      <node absolute_id="tpm_test.lmc_gen.request" absolute_offset="00080000" address="0x00000000" description="" hw_rst="0x0" id="request" permission="rw" size="1">
         <node absolute_id="tpm_test.lmc_gen.request.channelized_data" absolute_offset="00080000" description="Channelized data request. Auto-clearing" hw_rst="0x0" id="channelized_data" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_gen.request.raw_data" absolute_offset="00080000" description="Raw data request. Auto-clearing" hw_rst="0x0" id="raw_data" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_gen.request.beamformed_data" absolute_offset="00080000" description="Beamformed data request. Auto-clearing" hw_rst="0x0" id="beamformed_data" mask="0x00000004" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.lmc_gen.channelized_pkt_length" absolute_offset="00080004" address="0x00000004" description="Number of samples per frequency channel minus 1. This must be multiple of 32." hw_rst="0x7F" id="channelized_pkt_length" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.lmc_gen.single_channel_mode" absolute_offset="00080008" address="0x00000008" description="" hw_rst="0x0" id="single_channel_mode" permission="rw" size="1">
         <node absolute_id="tpm_test.lmc_gen.single_channel_mode.enable" absolute_offset="00080008" description="When channelized data are requested and this bit is set, the number of samples set in channelized_pkt_length and belonging to frequency channel set in single_channel_mode.id are transmitted" hw_rst="0x0" id="enable" mask="0x00010000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.lmc_gen.single_channel_mode.id" absolute_offset="00080008" description="Frequency channel id for single channel mode operation" hw_rst="0x0" id="id" mask="0x000001FF" permission="rw" size="1"/>
      </node>
   </node>
   <node absolute_id="tpm_test.pps_manager" absolute_offset="00090000" address="0x00090000" byte_size="32" id="pps_manager" link_done="pps_manager_output.xml">
      <node absolute_id="tpm_test.pps_manager.pps_selection" absolute_offset="00090000" address="0x00000000" description="0 =&gt; auto, 1 =&gt; internal generated, 2=&gt; external" hw_rst="0x0" id="pps_selection" mask="0x00000003" permission="rw" size="1"/>
      <node absolute_id="tpm_test.pps_manager.pps_gen_tc" absolute_offset="00090004" address="0x00000004" description="" hw_rst="0x1FF" id="pps_gen_tc" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.pps_manager.sync_time_cmd" absolute_offset="00090008" address="0x00000008" description="" hw_rst="0x0" id="sync_time_cmd" permission="rw" size="1">
         <node absolute_id="tpm_test.pps_manager.sync_time_cmd.down_req" absolute_offset="00090008" description="" hw_rst="0x0" id="down_req" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.pps_manager.sync_time_cmd.wr_req" absolute_offset="00090008" description="" hw_rst="0x0" id="wr_req" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.pps_manager.sync_time_read_val" absolute_offset="0009000c" address="0x0000000c" description="" hw_rst="0x0" id="sync_time_read_val" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.pps_manager.sync_time_write_val" absolute_offset="00090010" address="0x00000010" description="" hw_rst="0x0" id="sync_time_write_val" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.pps_manager.sync_time_arm_val" absolute_offset="00090014" address="0x00000014" description="" hw_rst="0xFFFFFFFF" id="sync_time_arm_val" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.pps_manager.sync_time_arm_force" absolute_offset="00090018" address="0x00000018" description="" hw_rst="0x1" id="sync_time_arm_force" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.pps_manager.pps_detection_val" absolute_offset="0009001c" address="0x0000001c" description="Default at 125 MHz" hw_rst="0xFFFFFFFF" id="pps_detection_val" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.pps_manager.pps_detected" absolute_offset="00090020" address="0x00000020" description="High when external PPS is detected" hw_rst="no" id="pps_detected" mask="0x00000001" permission="r" size="1"/>
   </node>
   <!--<node id="csp_spead_tx" address="0xA0000" link="spead_tx_formatter_output.xml">
   </node>/!-->
   <node absolute_id="tpm_test.csp_gen" absolute_offset="000a0000" address="0x000a0000" byte_size="16" id="csp_gen" link_done="csp_gen_output.xml">
      <node absolute_id="tpm_test.csp_gen.trigger" absolute_offset="000a0000" address="0x00000000" description="" hw_rst="0x0" id="trigger" mask="0x00000001" permission="rw" size="1"/>
      <node absolute_id="tpm_test.csp_gen.pkt_num" absolute_offset="000a0004" address="0x00000004" description="" hw_rst="0x0" id="pkt_num" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.csp_gen.tlast_mask" absolute_offset="000a0008" address="0x00000008" description="" hw_rst="0x0" id="tlast_mask" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.csp_gen.zero" absolute_offset="000a000c" address="0x0000000c" description="" hw_rst="0x0" id="zero" mask="0x00000001" permission="rw" size="1"/>
   </node>
   <node absolute_id="tpm_test.udp_core0" absolute_offset="00300000" address="0x00300000" byte_size="131072" hw_type="ic_merged" id="udp_core0" link_done="udp_core_10g_top_ic_memory_map_output.xml">
      <node absolute_id="tpm_test.udp_core0.udp_core_top_mac_ip_port_luts_lower_mac_addr_lut" absolute_offset="00300000" address="0x00000000" description="Farm-Mode Destination MAC Addr[31..0] LUT" hw_rst="0x0" id="udp_core_top_mac_ip_port_luts_lower_mac_addr_lut" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_mac_ip_port_luts_upper_mac_addr_lut" absolute_offset="00300400" address="0x00000400" description="Farm-Mode Destination MAC Addr[47..32] LUT" hw_rst="0x0" id="udp_core_top_mac_ip_port_luts_upper_mac_addr_lut" mask="0x0000FFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_mac_ip_port_luts_ip_addr_lut" absolute_offset="00300800" address="0x00000800" description="Farm-Mode Destination IP Addr[31..0] LUT" hw_rst="0x0" id="udp_core_top_mac_ip_port_luts_ip_addr_lut" mask="0xFFFFFFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_mac_ip_port_luts_port_lut" absolute_offset="00300c00" address="0x00000c00" description="Farm-Mode Destination Port[15..0] LUT" hw_rst="0x0" id="udp_core_top_mac_ip_port_luts_port_lut" mask="0x0000FFFF" permission="rw" size="256"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_src_mac_addr_lower" absolute_offset="00301000" address="0x00001000" description="[out_reg_0]Source MAC Address Lower" hw_rst="0x00000062" id="udp_core_top_udp_core_config_src_mac_addr_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_src_mac_addr_upper" absolute_offset="00301004" address="0x00001004" description="[out_reg_1]Source MAC Address Upper" hw_rst="0x0100" id="udp_core_top_udp_core_config_src_mac_addr_upper" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_dst_mac_addr_lower" absolute_offset="0030100c" address="0x0000100c" description="[out_reg_1]Destination MAC Address Lower" hw_rst="0x06430700" id="udp_core_top_udp_core_config_dst_mac_addr_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_dst_mac_addr_upper" absolute_offset="00301010" address="0x00001010" description="[out_reg_2]Destination MAC Address Upper" hw_rst="0xA331" id="udp_core_top_udp_core_config_dst_mac_addr_upper" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_ip_v4_header_0" absolute_offset="00301014" address="0x00001014" description="[out_reg_3]IP v4 Header Fields 0" hw_rst="0x0" id="udp_core_top_udp_core_config_ip_v4_header_0" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_0.ethertype" absolute_offset="00301014" description="IP Packet Type" hw_rst="0x0008" id="ethertype" mask="0x0000FFFF" permission="r" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_0.ip_ver_hdr_len" absolute_offset="00301014" description="IP Version and Header Length" hw_rst="0x45" id="ip_ver_hdr_len" mask="0x00FF0000" permission="r" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_0.ip_service" absolute_offset="00301014" description="IP Service (Type of Service/DiffService)" hw_rst="0x00" id="ip_service" mask="0xFF000000" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_ip_v4_header_1" absolute_offset="00301018" address="0x00001018" description="[out_reg_4]IP v4 Header Fields 1" hw_rst="0x0" id="udp_core_top_udp_core_config_ip_v4_header_1" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_1.ip_count" absolute_offset="00301018" description="IP Count (IP Identification)" hw_rst="0xDB00" id="ip_count" mask="0xFFFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_1.ip_packet_length" absolute_offset="00301018" description="IP Packet Length" hw_rst="0x3C00" id="ip_packet_length" mask="0x0000FFFF" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_ip_v4_header_2" absolute_offset="0030101c" address="0x0000101c" description="[out_reg_5]IP v4 Header Fields 2" hw_rst="0x0" id="udp_core_top_udp_core_config_ip_v4_header_2" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_2.ip_fragment" absolute_offset="0030101c" description="IP Fragment" hw_rst="0x0000" id="ip_fragment" mask="0x0000FFFF" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_2.ip_time_to_live" absolute_offset="0030101c" description="IP Time to Live" hw_rst="0x80" id="ip_time_to_live" mask="0x00FF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_ip_v4_header_2.ip_protocol" absolute_offset="0030101c" description="IP Protocol" hw_rst="0x11" id="ip_protocol" mask="0xFF000000" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_ip_header_checksum" absolute_offset="00301020" address="0x00001020" description="[out_reg_6]IP Header Checksum" hw_rst="0x0000" id="udp_core_top_udp_core_config_ip_header_checksum" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_udp_dst_ip_addr" absolute_offset="00301024" address="0x00001024" description="[out_reg_6/7]UDP Destination IP Address" hw_rst="0x0D00A8C0" id="udp_core_top_udp_core_config_udp_dst_ip_addr" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_udp_src_ip_addr" absolute_offset="00301028" address="0x00001028" description="[out_reg_7/8]UDP Source IP Address" hw_rst="0x0100A8C0" id="udp_core_top_udp_core_config_udp_src_ip_addr" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_udp_ports" absolute_offset="0030102c" address="0x0000102c" description="[out_reg_8/9]UDP Ports" hw_rst="0x0" id="udp_core_top_udp_core_config_udp_ports" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_udp_ports.udp_src_port" absolute_offset="0030102c" description="UDP Source Port" hw_rst="0x0000" id="udp_src_port" mask="0x0000FFFF" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_udp_ports.udp_dst_port" absolute_offset="0030102c" description="UDP Destination Port" hw_rst="0x0000" id="udp_dst_port" mask="0xFFFF0000" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_udp_length" absolute_offset="00301030" address="0x00001030" description="[out_reg_9]UDP Length" hw_rst="0x0000" id="udp_core_top_udp_core_config_udp_length" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_index_cycle" absolute_offset="00301034" address="0x00001034" description="[out_reg_10]Index Cycle" hw_rst="0x0" id="udp_core_top_udp_core_config_index_cycle" mask="0x0000000F" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_hdr_tlr_inserter" absolute_offset="00301038" address="0x00001038" description="[out_reg_11]Header Trailer Inserter Control Register" hw_rst="0x0" id="udp_core_top_udp_core_config_hdr_tlr_inserter" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_hdr_tlr_inserter.hti_enable" absolute_offset="00301038" description="Header Trailer Enable" hw_rst="1" id="hti_enable" mask="0x00000004" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_hdr_tlr_inserter.hti_mode" absolute_offset="00301038" description="Header Trailer Mode" hw_rst="00" id="hti_mode" mask="0x00000003" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_hdr_tlr_inserter.filter_mask" absolute_offset="00301038" description="Filter Mask" hw_rst="0x3F" id="filter_mask" mask="0x0000FF00" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_packet_split_size" absolute_offset="0030103c" address="0x0000103c" description="[out_reg_12]Packet Split Size" hw_rst="0x0000" id="udp_core_top_udp_core_config_packet_split_size" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_inter_gap_value" absolute_offset="00301040" address="0x00001040" description="[out_reg_13]Debugging: Inter-Frame Gap Value" hw_rst="0x0000" id="udp_core_top_udp_core_config_inter_gap_value" mask="0x0000FFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_control" absolute_offset="00301048" address="0x00001048" description="[out_reg_15]UDP Core Control Register" hw_rst="0x0" id="udp_core_top_udp_core_config_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.header_trailer_en" absolute_offset="00301048" description="Header/Trailer Enable" hw_rst="0" id="header_trailer_en" mask="0x00000040" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.farm_mode" absolute_offset="00301048" description="Farm Mode Enable" hw_rst="0" id="farm_mode" mask="0x00000020" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.udp_checksum_zero" absolute_offset="00301048" description="Set UDP Checksum to Zero" hw_rst="1" id="udp_checksum_zero" mask="0x00000010" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.fixed_pkt_size" absolute_offset="00301048" description="Fixed Packet Size" hw_rst="0" id="fixed_pkt_size" mask="0x00000008" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.debug_step_en" absolute_offset="00301048" description="Debugging: Step Enable" hw_rst="0" id="debug_step_en" mask="0x00000004" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.debug_mode_en" absolute_offset="00301048" description="Debugging: Mode Enable" hw_rst="0" id="debug_mode_en" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.udp_core_config_control.inter_pkt_gap_en" absolute_offset="00301048" description="Debugging: Inter-Packet Gap Enable" hw_rst="0" id="inter_pkt_gap_en" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_ip_id" absolute_offset="00301060" address="0x00001060" description="[in_reg_0]IP ID" hw_rst="0x00000000" id="udp_core_top_udp_core_config_ip_id" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_udp_core_config_udp_core_id" absolute_offset="00301074" address="0x00001074" description="[in_reg_4]Value to Identify UDP Core" hw_rst="0x76543210" id="udp_core_top_udp_core_config_udp_core_id" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_rx_stream_mux_control" absolute_offset="00302000" address="0x00002000" description="[out_reg_15]UDP Core Control Register" hw_rst="0x0" id="udp_core_top_rx_stream_mux_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_control.enable" absolute_offset="00302000" description="Enable Mux, All UDP Packets Target Stream 0 when Disabled" hw_rst="0" id="enable" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_control.stream2mmm_select" absolute_offset="00302000" description="Stream to memory Mapped Master Select, Selects which of the Output Streams should be associated with the Incoming Source MAC/IP/Port Values" hw_rst="0" id="stream2mmm_select" mask="0x00000030" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_rx_stream_mux_status" absolute_offset="00302004" address="0x00002004" description="[out_reg_15]UDP Core Control Register" hw_rst="0x0" id="udp_core_top_rx_stream_mux_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_status.target_stream" absolute_offset="00302004" description="Returns Last Targeted Stream" hw_rst="0" id="target_stream" mask="0x00000003" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_rx_stream_mux_stream_0_port_boundaries" absolute_offset="00302010" address="0x00002010" description="Rx Stream Stream 0 Inclusive Port Boundaries" hw_rst="0x0" id="udp_core_top_rx_stream_mux_stream_0_port_boundaries" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_0_port_boundaries.stream_0_upper_port_boundary" absolute_offset="00302010" description="Stream 0 Upper Port Boundary" hw_rst="0" id="stream_0_upper_port_boundary" mask="0xFFFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_0_port_boundaries.stream_0_lower_port_boundary" absolute_offset="00302010" description="Stream 0 Lower Port Boundary" hw_rst="0" id="stream_0_lower_port_boundary" mask="0x0000FFFF" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_rx_stream_mux_stream_1_port_boundaries" absolute_offset="00302014" address="0x00002014" description="Rx Stream Stream 1 Inclusive Port Boundaries" hw_rst="0x0" id="udp_core_top_rx_stream_mux_stream_1_port_boundaries" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_1_port_boundaries.stream_1_upper_port_boundary" absolute_offset="00302014" description="Stream 1 Upper Port Boundary" hw_rst="0" id="stream_1_upper_port_boundary" mask="0xFFFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_1_port_boundaries.stream_1_lower_port_boundary" absolute_offset="00302014" description="Stream 1 Lower Port Boundary" hw_rst="0" id="stream_1_lower_port_boundary" mask="0x0000FFFF" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_rx_stream_mux_stream_2_port_boundaries" absolute_offset="00302018" address="0x00002018" description="Rx Stream Stream 2 Inclusive Port Boundaries" hw_rst="0x0" id="udp_core_top_rx_stream_mux_stream_2_port_boundaries" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_2_port_boundaries.stream_2_upper_port_boundary" absolute_offset="00302018" description="Stream 2 Upper Port Boundary" hw_rst="0" id="stream_2_upper_port_boundary" mask="0xFFFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_2_port_boundaries.stream_2_lower_port_boundary" absolute_offset="00302018" description="Stream 2 Lower Port Boundary" hw_rst="0" id="stream_2_lower_port_boundary" mask="0x0000FFFF" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.udp_core_top_rx_stream_mux_stream_3_port_boundaries" absolute_offset="0030201c" address="0x0000201c" description="Rx Stream Stream 3 Inclusive Port Boundaries" hw_rst="0x0" id="udp_core_top_rx_stream_mux_stream_3_port_boundaries" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_3_port_boundaries.stream_3_upper_port_boundary" absolute_offset="0030201c" description="Stream 3 Upper Port Boundary" hw_rst="0" id="stream_3_upper_port_boundary" mask="0xFFFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.udp_core_top.rx_stream_mux_stream_3_port_boundaries.stream_3_lower_port_boundary" absolute_offset="0030201c" description="Stream 3 Lower Port Boundary" hw_rst="0" id="stream_3_lower_port_boundary" mask="0x0000FFFF" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_generator_control" absolute_offset="00304000" address="0x00004000" description="[out_reg_0]Frame Generator Control Register" hw_rst="0x0" id="frame_generator_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_generator.control.trigger" absolute_offset="00304000" description="Frame Generator Soft Trigger" hw_rst="0" id="trigger" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_generator.control.soft_reset" absolute_offset="00304000" description="Synchronous Soft Reset" hw_rst="0" id="soft_reset" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_generator.control.frame_gen_mux_sel" absolute_offset="00304000" description="Frame Generator De-MUX Select" hw_rst="0" id="frame_gen_mux_sel" mask="0x00000004" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_generator_frame_length" absolute_offset="00304004" address="0x00004004" description="[out_reg_1]Frame Length" hw_rst="0x000007FE" id="frame_generator_frame_length" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_generator_frame_number" absolute_offset="00304008" address="0x00004008" description="[out_reg_2]Frame Number" hw_rst="0x00000000" id="frame_generator_frame_number" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_generator_error_trig_level" absolute_offset="0030400c" address="0x0000400c" description="[out_reg_3]Error Trigger Level" hw_rst="0x00000020" id="frame_generator_error_trig_level" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_generator_frame_format" absolute_offset="00304010" address="0x00004010" description="[out_reg_4]Frame Format Control Register" hw_rst="0x00000001" id="frame_generator_frame_format" mask="0xFFFFFFFF" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_generator.frame_format.format" absolute_offset="00304010" description="Format" hw_rst="0" id="format" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_generator.frame_format.header_type" absolute_offset="00304010" description="Header Type" hw_rst="0" id="header_type" mask="0x00000100" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_generator.frame_format.count_type" absolute_offset="00304010" description="Count Type" hw_rst="0" id="count_type" mask="0x00000030" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_generator_frame_count_lower" absolute_offset="00304014" address="0x00004014" description="[out_reg_5]Lower Frame Count" hw_rst="0x00000000" id="frame_generator_frame_count_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_generator_frame_count_upper" absolute_offset="00304018" address="0x00004018" description="[out_reg_6]Upper Frame Count" hw_rst="0x00000000" id="frame_generator_frame_count_upper" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_generator_fixed_frame_header" absolute_offset="0030401c" address="0x0000401c" description="[out_reg_7]Fixed Frame Header" hw_rst="0x00000000" id="frame_generator_fixed_frame_header" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_generator_id_values" absolute_offset="00304020" address="0x00004020" description="[in_reg_0]ID Values Passed to the Frame Generator via Generics at Compilation Time" hw_rst="0x0" id="frame_generator_id_values" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_generator.id_values.ip_id" absolute_offset="00304020" description="IP ID" hw_rst="0x0000" id="ip_id" mask="0x0000FF00" permission="r" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_generator.id_values.channel" absolute_offset="00304020" description="Channel" hw_rst="0x0000" id="channel" mask="0x000000FF" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_generator_status" absolute_offset="00304024" address="0x00004024" description="[in_reg_1]Status" hw_rst="0x0" id="frame_generator_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_generator.status.busy" absolute_offset="00304024" description="Busy" hw_rst="0" id="busy" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_generator_frame_generator_id" absolute_offset="00304030" address="0x00004030" description="[in_reg_4]Value to Identify Frame Generator 0" hw_rst="0xFEDCBA98" id="frame_generator_frame_generator_id" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_control" absolute_offset="00308000" address="0x00008000" description="[out_reg_0]Frame Generator Control Register" hw_rst="0x0" id="frame_checker_ll_frame_gen_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_control.trigger" absolute_offset="00308000" description="Frame Generator Soft Trigger" hw_rst="0" id="trigger" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_control.soft_reset" absolute_offset="00308000" description="Synchronous Soft Reset" hw_rst="0" id="soft_reset" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_control.frame_gen_mux_sel" absolute_offset="00308000" description="Frame Generator De-MUX Select" hw_rst="0" id="frame_gen_mux_sel" mask="0x00000004" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_frame_length" absolute_offset="00308004" address="0x00008004" description="[out_reg_1]Frame Length" hw_rst="0x000007FE" id="frame_checker_ll_frame_gen_frame_length" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_frame_number" absolute_offset="00308008" address="0x00008008" description="[out_reg_2]Frame Number" hw_rst="0x00000000" id="frame_checker_ll_frame_gen_frame_number" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_error_trig_level" absolute_offset="0030800c" address="0x0000800c" description="[out_reg_3]Error Trigger Level" hw_rst="0x00000020" id="frame_checker_ll_frame_gen_error_trig_level" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_frame_format" absolute_offset="00308010" address="0x00008010" description="[out_reg_4]Frame Format Control Register" hw_rst="0x00000001" id="frame_checker_ll_frame_gen_frame_format" mask="0xFFFFFFFF" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_frame_format.format" absolute_offset="00308010" description="Format" hw_rst="0" id="format" mask="0x00000001" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_frame_format.header_type" absolute_offset="00308010" description="Header Type" hw_rst="0" id="header_type" mask="0x00000100" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_frame_format.count_type" absolute_offset="00308010" description="Count Type" hw_rst="0" id="count_type" mask="0x00000030" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_frame_count_lower" absolute_offset="00308014" address="0x00008014" description="[out_reg_5]Lower Frame Count" hw_rst="0x00000000" id="frame_checker_ll_frame_gen_frame_count_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_frame_count_upper" absolute_offset="00308018" address="0x00008018" description="[out_reg_6]Upper Frame Count" hw_rst="0x00000000" id="frame_checker_ll_frame_gen_frame_count_upper" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_fixed_frame_header" absolute_offset="0030801c" address="0x0000801c" description="[out_reg_7]Fixed Frame Header" hw_rst="0x00000000" id="frame_checker_ll_frame_gen_fixed_frame_header" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_id_values" absolute_offset="00308020" address="0x00008020" description="[in_reg_0]ID Values Passed to the Frame Generator via Generics at Compilation Time" hw_rst="0x0" id="frame_checker_ll_frame_gen_id_values" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_id_values.ip_id" absolute_offset="00308020" description="IP ID" hw_rst="0x0000" id="ip_id" mask="0x0000FF00" permission="r" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_id_values.channel" absolute_offset="00308020" description="Channel" hw_rst="0x0000" id="channel" mask="0x000000FF" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_status" absolute_offset="00308024" address="0x00008024" description="[in_reg_1]Status" hw_rst="0x0" id="frame_checker_ll_frame_gen_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_gen_status.busy" absolute_offset="00308024" description="Busy" hw_rst="0" id="busy" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_gen_frame_generator_id" absolute_offset="00308030" address="0x00008030" description="[in_reg_4]Value to Identify Frame Generator 0" hw_rst="0xFEDCBA98" id="frame_checker_ll_frame_gen_frame_generator_id" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_chk_control" absolute_offset="00308040" address="0x00008040" description="[out_reg_0]Frame Checker Control Register" hw_rst="0x0" id="frame_checker_ll_frame_chk_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_chk_control.frame_chk_mux_sel" absolute_offset="00308040" description="Frame Checker MUX Select" hw_rst="0" id="frame_chk_mux_sel" mask="0x00000004" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.frame_checker.ll_frame_chk_control.soft_reset" absolute_offset="00308040" description="Synchronous Soft Reset" hw_rst="0" id="soft_reset" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_chk_data_error_count" absolute_offset="00308048" address="0x00008048" description="[in_reg_0 equiv.]Data Error Count" hw_rst="no" id="frame_checker_ll_frame_chk_data_error_count" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.frame_checker_ll_frame_chk_flag_error_count" absolute_offset="0030804c" address="0x0000804c" description="[in_reg_1 equiv.]Flag Error Count" hw_rst="no" id="frame_checker_ll_frame_chk_flag_error_count" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_control" absolute_offset="0030c000" address="0x0000c000" description="[out_reg_0]Frame Monitor Control Register" hw_rst="0x0" id="tx_monitor_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.tx_monitor.control.reset_disable" absolute_offset="0030c000" description="Reset Disable" hw_rst="0" id="reset_disable" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_resets" absolute_offset="0030c004" address="0x0000c004" description="[out_reg_1]Frame Monitor Reset(s) Register" hw_rst="0x0" id="tx_monitor_resets" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.tx_monitor.resets.counter_reset" absolute_offset="0030c004" description="Monitor Counters Reset" hw_rst="1" id="counter_reset" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_last_frame_length" absolute_offset="0030c040" address="0x0000c040" description="[in_reg_0]Last Frame Length" hw_rst="0x00000000" id="tx_monitor_last_frame_length" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_max_frame_length" absolute_offset="0030c044" address="0x0000c044" description="[in_reg_1]Maximum Frame Length" hw_rst="0x00000000" id="tx_monitor_max_frame_length" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_min_frame_length" absolute_offset="0030c048" address="0x0000c048" description="[in_reg_2]Minimum Frame Length" hw_rst="0x00000000" id="tx_monitor_min_frame_length" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_frame_number" absolute_offset="0030c04c" address="0x0000c04c" description="[in_reg_3]Frame Number" hw_rst="0x00000000" id="tx_monitor_frame_number" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_last_frame_cycle" absolute_offset="0030c050" address="0x0000c050" description="[in_reg_4]Last Frame Cycle" hw_rst="0x00000000" id="tx_monitor_last_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_max_frame_cycle" absolute_offset="0030c054" address="0x0000c054" description="[in_reg_5]Maximum Frame Cycle" hw_rst="0x00000000" id="tx_monitor_max_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_min_frame_cycle" absolute_offset="0030c058" address="0x0000c058" description="[in_reg_6]Minimum Frame Cycle" hw_rst="0x00000000" id="tx_monitor_min_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_total_frame_data" absolute_offset="0030c05c" address="0x0000c05c" description="[in_reg_7]Total Frame Data" hw_rst="0x00000000" id="tx_monitor_total_frame_data" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_total_frame_cycle" absolute_offset="0030c060" address="0x0000c060" description="[in_reg_8]Total Frame Cycle" hw_rst="0x00000000" id="tx_monitor_total_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_frame_trigger_count" absolute_offset="0030c064" address="0x0000c064" description="[in_reg_9]Frame Trigger Count" hw_rst="0x00000000" id="tx_monitor_frame_trigger_count" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.tx_monitor_status" absolute_offset="0030c07c" address="0x0000c07c" description="[in_reg_15]Frame Monitor Status" hw_rst="0x0" id="tx_monitor_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.tx_monitor.status.running" absolute_offset="0030c07c" description="Running" hw_rst="0" id="running" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_control" absolute_offset="00310000" address="0x00010000" description="[out_reg_0]Frame Monitor Control Register" hw_rst="0x0" id="rx_monitor_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.rx_monitor.control.reset_disable" absolute_offset="00310000" description="Reset Disable" hw_rst="0" id="reset_disable" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_resets" absolute_offset="00310004" address="0x00010004" description="[out_reg_1]Frame Monitor Reset(s) Register" hw_rst="0x0" id="rx_monitor_resets" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.rx_monitor.resets.counter_reset" absolute_offset="00310004" description="Monitor Counters Reset" hw_rst="1" id="counter_reset" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_last_frame_length" absolute_offset="00310040" address="0x00010040" description="[in_reg_0]Last Frame Length" hw_rst="0x00000000" id="rx_monitor_last_frame_length" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_max_frame_length" absolute_offset="00310044" address="0x00010044" description="[in_reg_1]Maximum Frame Length" hw_rst="0x00000000" id="rx_monitor_max_frame_length" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_min_frame_length" absolute_offset="00310048" address="0x00010048" description="[in_reg_2]Minimum Frame Length" hw_rst="0x00000000" id="rx_monitor_min_frame_length" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_frame_number" absolute_offset="0031004c" address="0x0001004c" description="[in_reg_3]Frame Number" hw_rst="0x00000000" id="rx_monitor_frame_number" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_last_frame_cycle" absolute_offset="00310050" address="0x00010050" description="[in_reg_4]Last Frame Cycle" hw_rst="0x00000000" id="rx_monitor_last_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_max_frame_cycle" absolute_offset="00310054" address="0x00010054" description="[in_reg_5]Maximum Frame Cycle" hw_rst="0x00000000" id="rx_monitor_max_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_min_frame_cycle" absolute_offset="00310058" address="0x00010058" description="[in_reg_6]Minimum Frame Cycle" hw_rst="0x00000000" id="rx_monitor_min_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_total_frame_data" absolute_offset="0031005c" address="0x0001005c" description="[in_reg_7]Total Frame Data" hw_rst="0x00000000" id="rx_monitor_total_frame_data" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_total_frame_cycle" absolute_offset="00310060" address="0x00010060" description="[in_reg_8]Total Frame Cycle" hw_rst="0x00000000" id="rx_monitor_total_frame_cycle" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_frame_trigger_count" absolute_offset="00310064" address="0x00010064" description="[in_reg_9]Frame Trigger Count" hw_rst="0x00000000" id="rx_monitor_frame_trigger_count" mask="0xFFFFFFFF" permission="r" size="1"/>
      <node absolute_id="tpm_test.udp_core0.rx_monitor_status" absolute_offset="0031007c" address="0x0001007c" description="[in_reg_15]Frame Monitor Status" hw_rst="0x0" id="rx_monitor_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.rx_monitor.status.running" absolute_offset="0031007c" description="Running" hw_rst="0" id="running" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.spead_formatter_lut_center_frequency_lower" absolute_offset="00314000" address="0x00014000" description="[0-511 LUT] float64 Representation Center Frequency[31..0] for Inclusion into SPEAD Payload Data" hw_rst="0x0" id="spead_formatter_lut_center_frequency_lower" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.udp_core0.spead_formatter_lut_center_frequency_upper" absolute_offset="00314800" address="0x00014800" description="[0-511 LUT] float64 Representation Center Frequency[63..32] for Inclusion into SPEAD Payload Data" hw_rst="0x0" id="spead_formatter_lut_center_frequency_upper" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.udp_core0.spead_formatter_status" absolute_offset="00315000" address="0x00015000" description="SPEAD Tx Formatter Status Register" hw_rst="0x0" id="spead_formatter_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.spead_formatter.status.running" absolute_offset="00315000" description="SPEAD Tx Formatter Running" hw_rst="0" id="running" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.spead_formatter_control" absolute_offset="00315004" address="0x00015004" description="SPEAD Tx Formatter Control Register" hw_rst="0x0" id="spead_formatter_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.spead_formatter.control.inc_center_freq_in_payload" absolute_offset="00315004" description="Include the float64 Representation of the Center Frequency in the Payload Data" hw_rst="1" id="inc_center_freq_in_payload" mask="0x00000008" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.spead_formatter.control.inc_time_stamp_scale_in_payload" absolute_offset="00315004" description="Include the float64 Representation of Time-Stamp Scale in the Payload Data" hw_rst="1" id="inc_time_stamp_scale_in_payload" mask="0x00000004" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.spead_formatter.control.streamed_payload_length" absolute_offset="00315004" description="Total Length of SPEAD Payload Data in Bytes (excluding Time-Stamp Scale and Center Frequency), Must be a 2^N Number" hw_rst="0x2000" id="streamed_payload_length" mask="0x7FFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.spead_formatter.control.streamed_payload_divider" absolute_offset="00315004" description="Division Factor for Breaking Down SPEAD Transmissions into Multiple UDP Packets, the Function is actually a Logical-Shift_Right, therefore possible values are 1(1), 2(2), 3(4), 4(8), 5(16)" hw_rst="0x1" id="streamed_payload_divider" mask="0x0000F000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.spead_formatter.control.enable" absolute_offset="00315004" description="Enable" hw_rst="0" id="enable" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.spead_formatter.control.heap_counter_reset" absolute_offset="00315004" description="Heap Counter Reset" hw_rst="0" id="heap_counter_reset" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.spead_formatter_time_stamp_scale_lower" absolute_offset="00315008" address="0x00015008" description="float64 Representation Time-Stamp Scale[31..0] for Inclusion into SPEAD Payload Data" hw_rst="0xE826D695" id="spead_formatter_time_stamp_scale_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.spead_formatter_time_stamp_scale_upper" absolute_offset="0031500c" address="0x0001500c" description="float64 Representation Time-Stamp Scale[63..32]for Inclusion into SPEAD Payload Data" hw_rst="0x3E112E0B" id="spead_formatter_time_stamp_scale_upper" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter_lut_center_frequency_lower" absolute_offset="00318000" address="0x00018000" description="[0-511 LUT] float64 Representation Center Frequency[31..0] for Inclusion into SPEAD Payload Data" hw_rst="0x0" id="int_gen_spead_formatter_lut_center_frequency_lower" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter_lut_center_frequency_upper" absolute_offset="00318800" address="0x00018800" description="[0-511 LUT] float64 Representation Center Frequency[63..32] for Inclusion into SPEAD Payload Data" hw_rst="0x0" id="int_gen_spead_formatter_lut_center_frequency_upper" mask="0xFFFFFFFF" permission="rw" size="512"/>
      <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter_status" absolute_offset="00319000" address="0x00019000" description="SPEAD Tx Formatter Status Register" hw_rst="0x0" id="int_gen_spead_formatter_status" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.status.running" absolute_offset="00319000" description="SPEAD Tx Formatter Running" hw_rst="0" id="running" mask="0x00000001" permission="r" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter_control" absolute_offset="00319004" address="0x00019004" description="SPEAD Tx Formatter Control Register" hw_rst="0x0" id="int_gen_spead_formatter_control" permission="rw" size="1">
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.control.inc_center_freq_in_payload" absolute_offset="00319004" description="Include the float64 Representation of the Center Frequency in the Payload Data" hw_rst="1" id="inc_center_freq_in_payload" mask="0x00000008" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.control.inc_time_stamp_scale_in_payload" absolute_offset="00319004" description="Include the float64 Representation of Time-Stamp Scale in the Payload Data" hw_rst="1" id="inc_time_stamp_scale_in_payload" mask="0x00000004" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.control.streamed_payload_length" absolute_offset="00319004" description="Total Length of SPEAD Payload Data in Bytes (excluding Time-Stamp Scale and Center Frequency), Must be a 2^N Number" hw_rst="0x2000" id="streamed_payload_length" mask="0x7FFF0000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.control.streamed_payload_divider" absolute_offset="00319004" description="Division Factor for Breaking Down SPEAD Transmissions into Multiple UDP Packets, the Function is actually a Logical-Shift_Right, therefore possible values are 1(1), 2(2), 3(4), 4(8), 5(16)" hw_rst="0x1" id="streamed_payload_divider" mask="0x0000F000" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.control.enable" absolute_offset="00319004" description="Enable" hw_rst="0" id="enable" mask="0x00000002" permission="rw" size="1"/>
         <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter.control.heap_counter_reset" absolute_offset="00319004" description="Heap Counter Reset" hw_rst="0" id="heap_counter_reset" mask="0x00000001" permission="rw" size="1"/>
      </node>
      <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter_time_stamp_scale_lower" absolute_offset="00319008" address="0x00019008" description="float64 Representation Time-Stamp Scale[31..0] for Inclusion into SPEAD Payload Data" hw_rst="0xE826D695" id="int_gen_spead_formatter_time_stamp_scale_lower" mask="0xFFFFFFFF" permission="rw" size="1"/>
      <node absolute_id="tpm_test.udp_core0.int_gen_spead_formatter_time_stamp_scale_upper" absolute_offset="0031900c" address="0x0001900c" description="float64 Representation Time-Stamp Scale[63..32]for Inclusion into SPEAD Payload Data" hw_rst="0x3E112E0B" id="int_gen_spead_formatter_time_stamp_scale_upper" mask="0xFFFFFFFF" permission="rw" size="1"/>
   </node>
</node>
</node>