

================================================================
== Vitis HLS Report for 'do_gelu'
================================================================
* Date:           Sun Jun 22 19:53:05 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_gelu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.752 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9509|     9509|  95.090 us|  95.090 us|  9509|  9509|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TT_LOOP_CT_LOOP  |     9506|     9506|         2|          1|          1|  9506|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      67|    -|
|Register         |        -|     -|      29|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      29|     108|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_90_p2                 |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_96_p2                |      icmp|   0|  0|  12|          14|          14|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          33|          20|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_stream_V_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_reg_79    |   9|          2|   14|         28|
    |o_stream_V_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  67|         14|   18|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln54_reg_129        |   1|   0|    1|          0|
    |indvar_flatten_reg_79    |  14|   0|   14|          0|
    |this_table_load_reg_116  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   29|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       do_gelu|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       do_gelu|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       do_gelu|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       do_gelu|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       do_gelu|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       do_gelu|  return value|
|i_stream_V_dout      |   in|   32|     ap_fifo|    i_stream_V|       pointer|
|i_stream_V_empty_n   |   in|    1|     ap_fifo|    i_stream_V|       pointer|
|i_stream_V_read      |  out|    1|     ap_fifo|    i_stream_V|       pointer|
|o_stream_V_din       |  out|   32|     ap_fifo|    o_stream_V|       pointer|
|o_stream_V_full_n    |   in|    1|     ap_fifo|    o_stream_V|       pointer|
|o_stream_V_write     |  out|    1|     ap_fifo|    o_stream_V|       pointer|
|this_table_address0  |  out|    6|   ap_memory|    this_table|         array|
|this_table_ce0       |  out|    1|   ap_memory|    this_table|         array|
|this_table_q0        |   in|    8|   ap_memory|    this_table|         array|
+---------------------+-----+-----+------------+--------------+--------------+

