#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Nov 14 15:08:09 2022
# Process ID: 16308
# Log file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/reset/planAhead_run_4/planAhead.log
# Journal file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/reset/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/reset/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
