# openlane-guide

> Read this repository and stop breaking your OpenLane environment forever.

This repository is a **battle-tested, failure-driven guide** for running OpenLane  
in a **stable, reproducible, and disaster-proof** way.

This is **not** a quick start.  
This is **not** a feature reference.

This repository exists because **real environments were broken**.

---

## ğŸ“¦ What this repository is

This repository documents the **entire OpenLane reality**, including:

- ğŸ§ WSL2 + Docker environment survival
- ğŸ§Š OpenLane1 vs OpenLane2 coexistence (strict separation)
- ğŸ§¬ PDK asset management (sky130 / gf180)
- ğŸ§± Full physical design flow
- ğŸ“ Placement / CTS / Routing
- ğŸ“Š DRC / LVS / STA
- ğŸ“¦ GDS signoff
- ğŸ” GLS (functional & SDF)
- ğŸ§ª Caravel hardening
- ğŸ” RTL â†’ GDS â†’ GLS â†’ MPW
- ğŸ’¥ Failure cases and irreversible mistakes
- â™»ï¸ Disaster recovery via WSL export/import

Nothing here is theoretical.  
Every file exists because **something failed before**.

---

## ğŸ§­ How to read this repository

This repository is **linear**.

You are expected to read files **in order**.  
Skipping steps **guarantees failure**.

ğŸ‘‰ **Start here:**

- [`index.md`](./index.md)

---

## âš ï¸ Core rules

- Do not fix. **Roll back**.
- Do not update. **Clone**.
- Do not rebuild. **Export & import**.
- Your environment is an **asset**, not a workspace.

If you violate these rules, failure is expected.

---

## ğŸ¯ Scope

### Included
- OpenLane1 (stable / production)
- OpenLane2 (evaluation-only)
- sky130 / gf180
- WSL2 + Docker Desktop
- GLS (Icarus Verilog)
- OpenROAD / OpenSTA
- Magic / KLayout
- Caravel / MPW flow

### Excluded by design
- Verilog tutorials
- ASIC theory textbooks
- Option encyclopedias
- â€œLatest versionâ€ workflows

---

If this repository saves you even **one full reinstall**,  
it has already done its job.
