

================================================================
== Vitis HLS Report for 'dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s'
================================================================
* Date:           Mon Apr 28 16:55:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.667 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_val5_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_4_val5" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 5 'read' 'data_4_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_val4_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_3_val4" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 6 'read' 'data_3_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_val3_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_2_val3" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 7 'read' 'data_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_val2_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_1_val2" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 8 'read' 'data_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_val1_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %data_0_val1" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 9 'read' 'data_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i27.i2, i27 %data_0_val1_read, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i29 %tmp" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 11 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i27.i3, i27 %data_1_val2_read, i3 0" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 12 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl11 = sext i30 %tmp_141" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 13 'sext' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.63ns)   --->   "%p_neg12 = sub i31 0, i31 %p_shl11" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 14 'sub' 'p_neg12' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i27.i3, i27 %data_2_val3_read, i3 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 15 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i30 %tmp_143" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 16 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %data_2_val3_read, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 17 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i28 %tmp_144" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 18 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.63ns)   --->   "%sub_ln73 = sub i31 %sext_ln73_11, i31 %sext_ln73_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 19 'sub' 'sub_ln73' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i27 %data_3_val4_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 20 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i27.i3, i27 %data_4_val5_read, i3 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 21 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i30 %tmp_145" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 22 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %data_4_val5_read, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 23 'bitconcatenate' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i28 %tmp_146" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 24 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.63ns)   --->   "%sub_ln73_34 = sub i31 %sext_ln73_14, i31 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 25 'sub' 'sub_ln73_34' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.59ns)   --->   "%sub_ln58 = sub i30 %sext_ln70, i30 %sext_ln73" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 26 'sub' 'sub_ln58' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %data_1_val2_read, i1 0" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 27 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl13 = sext i28 %tmp_142" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 28 'sext' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.66ns)   --->   "%mul_ln73_34 = sub i31 %p_neg12, i31 %p_shl13" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 29 'sub' 'mul_ln73_34' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.66ns)   --->   "%add_ln58_46 = add i31 %sub_ln73, i31 %sub_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 30 'add' 'add_ln58_46' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i30 %sub_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 31 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.66ns)   --->   "%add_ln58 = add i31 %sext_ln58, i31 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 32 'add' 'add_ln58' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_stream.h:13]   --->   Operation 33 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 34 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i31 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 35 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i31 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 36 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.66ns)   --->   "%add_ln58_47 = add i32 %sext_ln58_31, i32 %sext_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:17]   --->   Operation 37 'add' 'add_ln58_47' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i32 %add_ln58_47" [firmware/nnet_utils/nnet_dense_stream.h:18]   --->   Operation 38 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_val5_read       (read             ) [ 00000]
data_3_val4_read       (read             ) [ 00000]
data_2_val3_read       (read             ) [ 00000]
data_1_val2_read       (read             ) [ 01100]
data_0_val1_read       (read             ) [ 00000]
tmp                    (bitconcatenate   ) [ 00000]
sext_ln73              (sext             ) [ 00000]
tmp_141                (bitconcatenate   ) [ 00000]
p_shl11                (sext             ) [ 00000]
p_neg12                (sub              ) [ 01100]
tmp_143                (bitconcatenate   ) [ 00000]
sext_ln73_11           (sext             ) [ 00000]
tmp_144                (bitconcatenate   ) [ 00000]
sext_ln73_12           (sext             ) [ 00000]
sub_ln73               (sub              ) [ 01100]
sext_ln70              (sext             ) [ 00000]
tmp_145                (bitconcatenate   ) [ 00000]
sext_ln73_13           (sext             ) [ 00000]
tmp_146                (bitconcatenate   ) [ 00000]
sext_ln73_14           (sext             ) [ 00000]
sub_ln73_34            (sub              ) [ 01100]
sub_ln58               (sub              ) [ 01110]
tmp_142                (bitconcatenate   ) [ 00000]
p_shl13                (sext             ) [ 00000]
mul_ln73_34            (sub              ) [ 01010]
add_ln58_46            (add              ) [ 01011]
sext_ln58              (sext             ) [ 00000]
add_ln58               (add              ) [ 01001]
specpipeline_ln13      (specpipeline     ) [ 00000]
specresourcelimit_ln33 (specresourcelimit) [ 00000]
sext_ln58_24           (sext             ) [ 00000]
sext_ln58_31           (sext             ) [ 00000]
add_ln58_47            (add              ) [ 00000]
ret_ln18               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i27.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i27.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i27.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="data_4_val5_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="27" slack="0"/>
<pin id="42" dir="0" index="1" bw="27" slack="0"/>
<pin id="43" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val5_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_3_val4_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="27" slack="0"/>
<pin id="48" dir="0" index="1" bw="27" slack="0"/>
<pin id="49" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val4_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_2_val3_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="27" slack="0"/>
<pin id="54" dir="0" index="1" bw="27" slack="0"/>
<pin id="55" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val3_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_1_val2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="27" slack="0"/>
<pin id="60" dir="0" index="1" bw="27" slack="0"/>
<pin id="61" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_0_val1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="27" slack="0"/>
<pin id="66" dir="0" index="1" bw="27" slack="0"/>
<pin id="67" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="29" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln73_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="29" slack="0"/>
<pin id="80" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_141_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_141/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_shl11_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="0"/>
<pin id="92" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl11/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_neg12_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="30" slack="0"/>
<pin id="97" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg12/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_143_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="30" slack="0"/>
<pin id="102" dir="0" index="1" bw="27" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_143/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln73_11_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="30" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_144_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="28" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_144/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln73_12_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="28" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_12/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sub_ln73_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="28" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln70_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="27" slack="0"/>
<pin id="132" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_145_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="0"/>
<pin id="136" dir="0" index="1" bw="27" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_145/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln73_13_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="30" slack="0"/>
<pin id="144" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_13/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_146_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="28" slack="0"/>
<pin id="148" dir="0" index="1" bw="27" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_146/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln73_14_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_14/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln73_34_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="28" slack="0"/>
<pin id="160" dir="0" index="1" bw="30" slack="0"/>
<pin id="161" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_34/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_ln58_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="27" slack="0"/>
<pin id="166" dir="0" index="1" bw="29" slack="0"/>
<pin id="167" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_142_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="28" slack="0"/>
<pin id="172" dir="0" index="1" bw="27" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_142/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_shl13_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="28" slack="0"/>
<pin id="179" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl13/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln73_34_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="1"/>
<pin id="183" dir="0" index="1" bw="28" slack="0"/>
<pin id="184" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_ln73_34/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln58_46_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="1"/>
<pin id="188" dir="0" index="1" bw="31" slack="1"/>
<pin id="189" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_46/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln58_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="30" slack="2"/>
<pin id="192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln58_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="30" slack="0"/>
<pin id="195" dir="0" index="1" bw="31" slack="1"/>
<pin id="196" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln58_24_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_24/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln58_31_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_31/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln58_47_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="31" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_47/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="data_1_val2_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="27" slack="1"/>
<pin id="212" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val2_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="p_neg12_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="1"/>
<pin id="217" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_neg12 "/>
</bind>
</comp>

<comp id="220" class="1005" name="sub_ln73_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="1"/>
<pin id="222" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73 "/>
</bind>
</comp>

<comp id="225" class="1005" name="sub_ln73_34_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="1"/>
<pin id="227" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73_34 "/>
</bind>
</comp>

<comp id="230" class="1005" name="sub_ln58_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="2"/>
<pin id="232" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln58 "/>
</bind>
</comp>

<comp id="235" class="1005" name="mul_ln73_34_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="1"/>
<pin id="237" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73_34 "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln58_46_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="2"/>
<pin id="242" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="add_ln58_46 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln58_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="1"/>
<pin id="247" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="52" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="108" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="46" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="40" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="142" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="130" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="78" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="198" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="58" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="218"><net_src comp="94" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="223"><net_src comp="124" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="228"><net_src comp="158" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="233"><net_src comp="164" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="238"><net_src comp="181" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="243"><net_src comp="186" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="248"><net_src comp="193" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_0_val1 | {1 }
	Port: dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_1_val2 | {1 }
	Port: dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_2_val3 | {1 }
	Port: dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_3_val4 | {1 }
	Port: dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> : data_4_val5 | {1 }
  - Chain level:
	State 1
		sext_ln73 : 1
		p_shl11 : 1
		p_neg12 : 2
		sext_ln73_11 : 1
		sext_ln73_12 : 1
		sub_ln73 : 2
		sext_ln73_13 : 1
		sext_ln73_14 : 1
		sub_ln73_34 : 2
		sub_ln58 : 2
	State 2
		p_shl13 : 1
		mul_ln73_34 : 2
	State 3
		add_ln58 : 1
	State 4
		add_ln58_47 : 1
		ret_ln18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        p_neg12_fu_94        |    0    |    37   |
|          |       sub_ln73_fu_124       |    0    |    37   |
|    sub   |      sub_ln73_34_fu_158     |    0    |    37   |
|          |       sub_ln58_fu_164       |    0    |    36   |
|          |      mul_ln73_34_fu_181     |    0    |    38   |
|----------|-----------------------------|---------|---------|
|          |      add_ln58_46_fu_186     |    0    |    38   |
|    add   |       add_ln58_fu_193       |    0    |    38   |
|          |      add_ln58_47_fu_204     |    0    |    38   |
|----------|-----------------------------|---------|---------|
|          | data_4_val5_read_read_fu_40 |    0    |    0    |
|          | data_3_val4_read_read_fu_46 |    0    |    0    |
|   read   | data_2_val3_read_read_fu_52 |    0    |    0    |
|          | data_1_val2_read_read_fu_58 |    0    |    0    |
|          | data_0_val1_read_read_fu_64 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_70          |    0    |    0    |
|          |        tmp_141_fu_82        |    0    |    0    |
|          |        tmp_143_fu_100       |    0    |    0    |
|bitconcatenate|        tmp_144_fu_112       |    0    |    0    |
|          |        tmp_145_fu_134       |    0    |    0    |
|          |        tmp_146_fu_146       |    0    |    0    |
|          |        tmp_142_fu_170       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       sext_ln73_fu_78       |    0    |    0    |
|          |        p_shl11_fu_90        |    0    |    0    |
|          |     sext_ln73_11_fu_108     |    0    |    0    |
|          |     sext_ln73_12_fu_120     |    0    |    0    |
|          |       sext_ln70_fu_130      |    0    |    0    |
|   sext   |     sext_ln73_13_fu_142     |    0    |    0    |
|          |     sext_ln73_14_fu_154     |    0    |    0    |
|          |        p_shl13_fu_177       |    0    |    0    |
|          |       sext_ln58_fu_190      |    0    |    0    |
|          |     sext_ln58_24_fu_198     |    0    |    0    |
|          |     sext_ln58_31_fu_201     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   299   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln58_46_reg_240  |   31   |
|    add_ln58_reg_245    |   31   |
|data_1_val2_read_reg_210|   27   |
|   mul_ln73_34_reg_235  |   31   |
|     p_neg12_reg_215    |   31   |
|    sub_ln58_reg_230    |   30   |
|   sub_ln73_34_reg_225  |   31   |
|    sub_ln73_reg_220    |   31   |
+------------------------+--------+
|          Total         |   243  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   299  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   243  |    -   |
+-----------+--------+--------+
|   Total   |   243  |   299  |
+-----------+--------+--------+
