Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Mon Jan 29 01:17:17 2018
| Host              : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Pico_Toplevel_timing_summary_routed.rpt -rpx Pico_Toplevel_timing_summary_routed.rpx
| Design            : Pico_Toplevel
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.19 11-12-2015
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_0/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_1/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_2/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_3/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_4/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_5/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_6/startFunction_reg/C (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: UserWrapper/UserModule/user_wrapper/UserModule_7/startFunction_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0               304327        0.017        0.000                      0               304007        0.000        0.000                       0                165386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)             Period(ns)      Frequency(MHz)
-----                      ------------             ----------      --------------
REFCLK                     {0.000 3.333}            6.667           149.992         
  qpll0outclk_out[0]       {0.000 0.067}            0.133           7499.625        
    rxoutclk_out[0]_2      {0.000 1.333}            2.667           374.981         
      rx_clk               {0.000 2.667}            5.334           187.491         
    txoutclk_out[0]        {0.000 1.333}            2.667           374.981         
      hmc_tx_clk           {0.000 2.667}            5.334           187.491         
  qpll0outclk_out[0]_1     {0.000 0.067}            0.133           7499.625        
  qpll0outrefclk_out[0]    {0.000 3.333}            6.667           149.992         
  qpll0outrefclk_out[0]_1  {0.000 3.333}            6.667           149.992         
REFCLK1                    {0.000 3.333}            6.667           149.992         
  qpll0outclk_out[0]_2     {0.000 0.067}            0.133           7499.625        
  qpll0outclk_out[0]_3     {0.000 0.067}            0.133           7499.625        
    rxoutclk_out[3]_5      {0.000 1.333}            2.667           374.981         
      rx_clk_1             {0.000 2.667}            5.334           187.491         
    txoutclk_out[3]_4      {0.000 1.333}            2.667           374.981         
      tx_clk               {0.000 2.667}            5.334           187.491         
  qpll0outrefclk_out[0]_2  {0.000 3.333}            6.667           149.992         
  qpll0outrefclk_out[0]_3  {0.000 3.333}            6.667           149.992         
extra_clk                  {0.000 2.500}            5.000           200.000         
  clk_out0_clk_wiz_0       {0.000 10.000}           20.000          50.000          
  clk_out0_clk_wiz_0_1     {0.000 10.000}           20.000          50.000          
  clkfbout_clk_wiz_0       {0.000 2.500}            5.000           200.000         
  clkfbout_clk_wiz_0_1     {0.000 2.500}            5.000           200.000         
sys_clk                    {0.000 5.000}            10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}            0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}            0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}            10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}            10.000          100.000         
  txoutclk_out[3]          {0.000 2.000}            4.000           250.000         
    mcap_clk               {0.000 4.000}            8.000           125.000         
    sys_picoclk            {0.000 120.000}          240.000         4.167           
      dclk                 {0.000 7680.001}         15360.001       0.065           
    usr_picoclk            {0.000 120.000}          240.000         4.167           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    rxoutclk_out[0]_2                                                                                                                                                     0.394        0.000                       0                    10  
      rx_clk                  0.380        0.000                      0                29334        0.031        0.000                      0                29334        0.566        0.000                       0                 20396  
    txoutclk_out[0]                                                                                                                                                       0.198        0.000                       0                    10  
      hmc_tx_clk              0.223        0.000                      0               152077        0.030        0.000                      0               151757        0.245        0.000                       0                 78186  
    rxoutclk_out[3]_5                                                                                                                                                     0.437        0.000                       0                    10  
      rx_clk_1                0.806        0.000                      0                28482        0.017        0.000                      0                28482        0.504        0.000                       0                 20364  
    txoutclk_out[3]_4                                                                                                                                                     0.260        0.000                       0                    10  
      tx_clk                  0.175        0.000                      0                45084        0.031        0.000                      0                45084        0.279        0.000                       0                 24851  
extra_clk                     3.877        0.000                      0                   32        0.079        0.000                      0                   32        1.100        0.000                       0                    35  
  clk_out0_clk_wiz_0         17.700        0.000                      0                  364        0.049        0.000                      0                  364        9.725        0.000                       0                   277  
  clk_out0_clk_wiz_0_1       17.525        0.000                      0                  364        0.033        0.000                      0                  364        9.725        0.000                       0                   277  
  clkfbout_clk_wiz_0                                                                                                                                                      3.621        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    3.621        0.000                       0                     3  
sys_clk                       7.492        0.000                      0                  174        0.051        0.000                      0                  174        3.200        0.000                       0                   229  
  txoutclk_out[3]             0.200        0.000                      0                38720        0.031        0.000                      0                38720        0.000        0.000                       0                 15537  
    mcap_clk                                                                                                                                                              0.000        0.000                       0                     1  
    sys_picoclk             235.545        0.000                      0                 1036        0.033        0.000                      0                 1036      119.146        0.000                       0                   440  
      dclk                15356.489        0.000                      0                   86        0.474        0.000                      0                   86     7678.400        0.000                       0                    41  
    usr_picoclk             225.287        0.000                      0                 8450        0.030        0.000                      0                 8450      119.146        0.000                       0                  4706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hmc_tx_clk    rx_clk              2.800        0.000                      0                    1        0.789        0.000                      0                    1  
rx_clk        hmc_tx_clk          3.207        0.000                      0                   32        0.035        0.000                      0                   32  
tx_clk        rx_clk_1            3.973        0.000                      0                    1        0.220        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rx_clk             hmc_tx_clk               4.150        0.000                      0                    1        0.129        0.000                      0                    1  
**async_default**  sys_clk            sys_clk                  8.272        0.000                      0                   20        0.497        0.000                      0                   20  
**async_default**  rx_clk_1           tx_clk                   3.858        0.000                      0                    1        0.268        0.000                      0                    1  
**async_default**  txoutclk_out[3]    txoutclk_out[3]          1.567        0.000                      0                   68        0.130        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X1Y84        hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X1Y86        hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.125       0.394      GTHE3_CHANNEL_X1Y16  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.125       0.394      GTHE3_CHANNEL_X1Y19  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.124       0.395      GTHE3_CHANNEL_X1Y18  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.123       0.396      GTHE3_CHANNEL_X1Y17  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.111       0.405      GTHE3_CHANNEL_X1Y16  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.110       0.406      GTHE3_CHANNEL_X1Y17  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.109       0.407      GTHE3_CHANNEL_X1Y19  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.109       0.407      GTHE3_CHANNEL_X1Y18  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.106       0.413      GTHE3_CHANNEL_X1Y15  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.106       0.413      GTHE3_CHANNEL_X1Y12  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][0]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][0]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][1]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][1]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][2]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][2]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][3]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][3]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][4]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][4]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][5]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][5]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][5]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.114ns (2.489%)  route 4.467ns (97.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 7.210 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.278ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.467     6.880    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.547     7.210    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X129Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][6]/C
                         clock pessimism              0.169     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X129Y291       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     7.260    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].match_reg[7][6]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.114ns (2.562%)  route 4.335ns (97.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 7.221 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.278ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.335     6.748    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X131Y292       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.558     7.221    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X131Y292       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]/C
                         clock pessimism              0.168     7.389    
                         clock uncertainty           -0.035     7.354    
    SLICE_X131Y292       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     7.270    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.114ns (2.562%)  route 4.335ns (97.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 7.221 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.278ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.335     6.748    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X131Y292       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.558     7.221    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X131Y292       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]/C
                         clock pessimism              0.168     7.389    
                         clock uncertainty           -0.035     7.354    
    SLICE_X131Y292       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     7.272    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.114ns (2.599%)  route 4.272ns (97.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 7.227 - 5.334 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.311ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.278ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.902     2.299    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X117Y252       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y252       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.413 f  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.272     6.685    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X131Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.564     7.227    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X131Y291       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]/C
                         clock pessimism              0.168     7.395    
                         clock uncertainty           -0.035     7.360    
    SLICE_X131Y291       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     7.276    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]
  -------------------------------------------------------------------
                         required time                          7.276    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  0.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/tag_flits/tmap_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/tag_flits/tmap_reg[7][31]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.086ns (47.778%)  route 0.094ns (52.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.852ns (routing 0.158ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.184ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.852     0.970    hmc_top/hmc_node/tag_flits/hmc_rx_clk
    SLICE_X96Y163        FDRE                                         r  hmc_top/hmc_node/tag_flits/tmap_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.018 r  hmc_top/hmc_node/tag_flits/tmap_reg[6][31]/Q
                         net (fo=2, routed)           0.081     1.099    hmc_top/hmc_node/tag_flits/tmap_reg_n_0_[6][31]
    SLICE_X98Y163        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038     1.137 r  hmc_top/hmc_node/tag_flits/tmap[7][31]_i_1/O
                         net (fo=1, routed)           0.013     1.150    hmc_top/hmc_node/tag_flits/tmap[7][31]_i_1_n_0
    SLICE_X98Y163        FDRE                                         r  hmc_top/hmc_node/tag_flits/tmap_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.030     1.195    hmc_top/hmc_node/tag_flits/hmc_rx_clk
    SLICE_X98Y163        FDRE                                         r  hmc_top/hmc_node/tag_flits/tmap_reg[7][31]/C
                         clock pessimism             -0.132     1.063    
    SLICE_X98Y163        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.119    hmc_top/hmc_node/tag_flits/tmap_reg[7][31]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/din_q_reg[275]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/din_q2_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.048ns (22.749%)  route 0.163ns (77.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.849ns (routing 0.158ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.184ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.849     0.967    hmc_top/hmc_node/hmc_rx_clk
    SLICE_X104Y240       FDRE                                         r  hmc_top/hmc_node/din_q_reg[275]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y240       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.015 r  hmc_top/hmc_node/din_q_reg[275]/Q
                         net (fo=1, routed)           0.163     1.178    hmc_top/hmc_node/din_q[275]
    SLICE_X104Y239       FDRE                                         r  hmc_top/hmc_node/din_q2_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.998     1.163    hmc_top/hmc_node/hmc_rx_clk
    SLICE_X104Y239       FDRE                                         r  hmc_top/hmc_node/din_q2_reg[275]/C
                         clock pessimism             -0.073     1.090    
    SLICE_X104Y239       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.146    hmc_top/hmc_node/din_q2_reg[275]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[2][60]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[4].__fifo__/DIN[28]
                            (rising edge-triggered cell FIFO36E2 clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.827ns (routing 0.158ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.184ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.827     0.945    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X107Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[2][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y269       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.993 r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[2][60]/Q
                         net (fo=1, routed)           0.181     1.174    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/flits_reg[2][95][28]
    RAMB36_X13Y54        FIFO36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[4].__fifo__/DIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.074     1.239    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/gtwiz_userclk_rx_usrclk2_out[0]
    RAMB36_X13Y54        FIFO36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[4].__fifo__/WRCLK
                         clock pessimism             -0.127     1.112    
    RAMB36_X13Y54        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[28])
                                                      0.029     1.141    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[4].__fifo__
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/finder/rx_data_o_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[73]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.104ns (16.587%)  route 0.523ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.743ns (routing 0.278ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.311ns, distribution 1.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.743     2.072    hmc_top/hmc_node/finder/hmc_rx_clk
    SLICE_X98Y248        FDRE                                         r  hmc_top/hmc_node/finder/rx_data_o_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.176 r  hmc_top/hmc_node/finder/rx_data_o_reg[73]/Q
                         net (fo=8, routed)           0.523     2.699    hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/rx_data_o_reg[95][73]
    SLICE_X95Y247        SRL16E                                       r  hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[73]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       2.204     2.601    hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/hmc_rx_clk
    SLICE_X95Y247        SRL16E                                       r  hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[73]_srl5/CLK
                         clock pessimism             -0.180     2.421    
    SLICE_X95Y247        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.244     2.665    hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[73]_srl5
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/finder/rx_data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.106ns (16.409%)  route 0.540ns (83.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.726ns (routing 0.278ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.311ns, distribution 1.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.726     2.055    hmc_top/hmc_node/finder/hmc_rx_clk
    SLICE_X96Y242        FDRE                                         r  hmc_top/hmc_node/finder/rx_data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y242        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     2.161 r  hmc_top/hmc_node/finder/rx_data_o_reg[11]/Q
                         net (fo=8, routed)           0.540     2.701    hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/rx_data_o_reg[95][11]
    SLICE_X95Y241        SRL16E                                       r  hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       2.206     2.603    hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/hmc_rx_clk
    SLICE_X95Y241        SRL16E                                       r  hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[11]_srl5/CLK
                         clock pessimism             -0.180     2.423    
    SLICE_X95Y241        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.667    hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[4].hmc_crc_pipe/data_o_reg[11]_srl5
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[2].__fifo__/DIN[32]
                            (rising edge-triggered cell FIFO36E2 clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.854ns (routing 0.158ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.184ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.854     0.972    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X97Y262        FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y262        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.020 r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[1][48]/Q
                         net (fo=1, routed)           0.175     1.195    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/flits_reg[1][79][32]
    RAMB36_X12Y52        FIFO36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[2].__fifo__/DIN[32]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.093     1.258    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/gtwiz_userclk_rx_usrclk2_out[0]
    RAMB36_X12Y52        FIFO36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[2].__fifo__/WRCLK
                         clock pessimism             -0.126     1.132    
    RAMB36_X12Y52        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[32])
                                                      0.029     1.161    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[2].__fifo__
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/din_q2_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/finder/rx_data_o_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.976ns (routing 0.158ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.184ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.976     1.094    hmc_top/hmc_node/hmc_rx_clk
    SLICE_X94Y250        FDRE                                         r  hmc_top/hmc_node/din_q2_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y250        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.142 r  hmc_top/hmc_node/din_q2_reg[171]/Q
                         net (fo=1, routed)           0.130     1.272    hmc_top/hmc_node/finder/Q[171]
    SLICE_X93Y250        FDRE                                         r  hmc_top/hmc_node/finder/rx_data_o_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.175     1.340    hmc_top/hmc_node/finder/hmc_rx_clk
    SLICE_X93Y250        FDRE                                         r  hmc_top/hmc_node/finder/rx_data_o_reg[171]/C
                         clock pessimism             -0.159     1.181    
    SLICE_X93Y250        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.237    hmc_top/hmc_node/finder/rx_data_o_reg[171]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[2].o_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.799ns (routing 0.158ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.184ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.799     0.917    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y233       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[2].o_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y233       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.965 r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[2].o_reg[2][4]/Q
                         net (fo=1, routed)           0.093     1.058    hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_data_o[4]
    SLICE_X111Y234       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.966     1.131    hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X111Y234       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[84]/C
                         clock pessimism             -0.164     0.967    
    SLICE_X111Y234       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.023    hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[4][126]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[8].__fifo__/DIN[62]
                            (rising edge-triggered cell FIFO36E2 clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.862ns (routing 0.158ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.184ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.862     0.980    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X97Y280        FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[4][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y280        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.028 r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[4][126]/Q
                         net (fo=1, routed)           0.178     1.206    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/flits_reg[4][127][62]
    RAMB36_X12Y56        FIFO36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[8].__fifo__/DIN[62]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.103     1.268    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/gtwiz_userclk_rx_usrclk2_out[0]
    RAMB36_X12Y56        FIFO36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[8].__fifo__/WRCLK
                         clock pessimism             -0.126     1.142    
    RAMB36_X12Y56        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[62])
                                                      0.029     1.171    hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[8].__fifo__
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[2].o_0_reg[2][50]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[130]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.749ns (routing 0.158ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.184ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.749     0.867    hmc_top/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X124Y227       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[2].o_0_reg[2][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y227       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.916 r  hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[2].o_0_reg[2][50]/Q
                         net (fo=1, routed)           0.223     1.139    hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/scr_x15[2].o_0_reg[2][79][19]
    SLICE_X118Y227       SRL16E                                       r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[130]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.946     1.111    hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X118Y227       SRL16E                                       r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[130]_srl2/CLK
                         clock pessimism             -0.128     0.983    
    SLICE_X118Y227       SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     1.103    hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[2].sync_shift/rx_reg_reg[130]_srl2
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.334
Sources:            { hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X11Y34        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X11Y29        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X11Y35        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_8/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X11Y36        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_9/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X14Y33        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X12Y33        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB18_X13Y76        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X14Y34        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X13Y33        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X14Y35        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y35        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_8/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X14Y32        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_5/CLKBWRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK           n/a                     0.854         2.667       1.813      RAMB36_X12Y52        hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[2].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK           n/a                     0.854         2.667       1.813      RAMB36_X13Y54        hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[4].__fifo__/WRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X13Y25        hmc_top/hmc_node/gc_rx/rx_port0/rx_buffer_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X13Y28        hmc_top/hmc_node/gc_rx/rx_port0/rx_buffer_reg_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y33        hmc_top/hmc_node/gc_rx/rx_port1/rx_buffer_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y26        hmc_top/hmc_node/gc_rx/rx_port1/rx_buffer_reg_7/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X10Y33        hmc_top/hmc_node/gc_rx/rx_port1/rx_buffer_reg_8/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y37        hmc_top/hmc_node/gc_rx/rx_port1/rx_buffer_reg_9/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y34        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y36        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_9/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X11Y36        hmc_top/hmc_node/gc_rx/rx_port3/rx_buffer_reg_9/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X14Y33        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X12Y33        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X14Y34        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X14Y35        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_4/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X15Y33        hmc_top/hmc_node/gc_rx/rx_port4/rx_buffer_reg_7/CLKBWRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK           n/a                     0.854         2.667       1.813      RAMB36_X11Y41        hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK           n/a                     0.854         2.667       1.813      RAMB36_X12Y41        hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.439       0.566      GTHE3_CHANNEL_X1Y12  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.437       0.568      GTHE3_CHANNEL_X1Y13  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.437       0.568      GTHE3_CHANNEL_X1Y15  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.437       0.568      GTHE3_CHANNEL_X1Y14  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.408       0.597      GTHE3_CHANNEL_X1Y19  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.407       0.598      GTHE3_CHANNEL_X1Y18  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.406       0.599      GTHE3_CHANNEL_X1Y16  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.405       0.600      GTHE3_CHANNEL_X1Y17  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.261       0.621      GTHE3_CHANNEL_X1Y12  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.260       0.622      GTHE3_CHANNEL_X1Y15  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X1Y88        hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X1Y92        hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.318       0.198      GTHE3_CHANNEL_X1Y17  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.317       0.199      GTHE3_CHANNEL_X1Y19  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.316       0.200      GTHE3_CHANNEL_X1Y18  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.306       0.210      GTHE3_CHANNEL_X1Y16  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.304       0.212      GTHE3_CHANNEL_X1Y12  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.303       0.213      GTHE3_CHANNEL_X1Y13  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.298       0.218      GTHE3_CHANNEL_X1Y15  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.291       0.225      GTHE3_CHANNEL_X1Y14  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.222       0.298      GTHE3_CHANNEL_X1Y19  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.221       0.299      GTHE3_CHANNEL_X1Y18  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hmc_tx_clk
  To Clock:  hmc_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/eof_map_buf_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.117ns (2.379%)  route 4.802ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.802     7.545    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X97Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/eof_map_buf_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/eof_map_buf_reg[8]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X97Y182        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/eof_map_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.117ns (2.379%)  route 4.802ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.802     7.545    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X97Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[32]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X97Y182        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[32]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.117ns (2.380%)  route 4.799ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.799     7.542    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[19]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X98Y182        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[19]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.117ns (2.380%)  route 4.799ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.799     7.542    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[37]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X98Y182        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[37]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.117ns (2.380%)  route 4.799ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.799     7.542    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[39]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X98Y182        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/len_buf_reg[39]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.117ns (2.380%)  route 4.799ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.799     7.542    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[3]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X98Y182        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[3]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.117ns (2.380%)  route 4.799ns (97.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.680 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.291ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.799     7.542    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/rst_q3_tx
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.017     7.680    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X98Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[4]/C
                         clock pessimism              0.207     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X98Y182        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     7.768    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/present_map_reg[4]
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.117ns (2.418%)  route 4.722ns (97.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 7.668 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.291ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.722     7.465    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/rst_q3_tx
    SLICE_X99Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.005     7.668    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X99Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[1]/C
                         clock pessimism              0.207     7.875    
                         clock uncertainty           -0.035     7.839    
    SLICE_X99Y182        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     7.756    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[1]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.117ns (2.418%)  route 4.722ns (97.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 7.668 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.291ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.722     7.465    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/rst_q3_tx
    SLICE_X99Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.005     7.668    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X99Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[2]/C
                         clock pessimism              0.207     7.875    
                         clock uncertainty           -0.035     7.839    
    SLICE_X99Y182        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     7.756    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/present_map_reg[2]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/rst_q3_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/sof_map_buf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.117ns (2.418%)  route 4.722ns (97.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 7.668 - 5.334 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.325ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.291ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.229     2.626    hmc_top/hmc_node/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y226       FDRE                                         r  hmc_top/hmc_node/rst_q3_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y226       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.743 r  hmc_top/hmc_node/rst_q3_tx_reg/Q
                         net (fo=3884, routed)        4.722     7.465    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/rst_q3_tx
    SLICE_X99Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/sof_map_buf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.005     7.668    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X99Y182        FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/sof_map_buf_reg[2]/C
                         clock pessimism              0.207     7.875    
                         clock uncertainty           -0.035     7.839    
    SLICE_X99Y182        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     7.756    hmc_top/hmc_node/gc_tx/tx_port0/flits_to_parallel/sof_map_buf_reg[2]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[6].o_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      0.897ns (routing 0.171ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.199ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.897     1.015    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X141Y271       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[6].o_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y271       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.063 r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[6].o_reg[6][7]/Q
                         net (fo=1, routed)           0.134     1.197    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[167]
    GTHE3_CHANNEL_X1Y18  GTHE3_CHANNEL                                r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.997     1.162    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X1Y18  GTHE3_CHANNEL                                r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.162     1.000    
    GTHE3_CHANNEL_X1Y18  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[7])
                                                      0.167     1.167    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/gc_rx/rx_port0/rx_latch_data_reg[593]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_rx/rx_port0/data_pre1_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      1.358ns (routing 0.171ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.199ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.358     1.476    hmc_top_1/hmc_node/gc_rx/rx_port0/hmc_tx_clk
    SLICE_X27Y200        FDRE                                         r  hmc_top_1/hmc_node/gc_rx/rx_port0/rx_latch_data_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.525 r  hmc_top_1/hmc_node/gc_rx/rx_port0/rx_latch_data_reg[593]/Q
                         net (fo=1, routed)           0.072     1.597    hmc_top_1/hmc_node/gc_rx/rx_port0/rx_latch_data[593]
    SLICE_X27Y198        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.612 r  hmc_top_1/hmc_node/gc_rx/rx_port0/data_pre1[81]_i_1__4/O
                         net (fo=1, routed)           0.016     1.628    hmc_top_1/hmc_node/gc_rx/rx_port0/data_pre1[81]_i_1__4_n_0
    SLICE_X27Y198        FDRE                                         r  hmc_top_1/hmc_node/gc_rx/rx_port0/data_pre1_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.616     1.781    hmc_top_1/hmc_node/gc_rx/rx_port0/hmc_tx_clk
    SLICE_X27Y198        FDRE                                         r  hmc_top_1/hmc_node/gc_rx/rx_port0/data_pre1_reg[81]/C
                         clock pessimism             -0.240     1.541    
    SLICE_X27Y198        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.597    hmc_top_1/hmc_node/gc_rx/rx_port0/data_pre1_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      0.910ns (routing 0.171ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.199ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.910     1.028    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X142Y245       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y245       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.077 r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][31]/Q
                         net (fo=1, routed)           0.127     1.204    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[31]
    GTHE3_CHANNEL_X1Y16  GTHE3_CHANNEL                                r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.026     1.191    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X1Y16  GTHE3_CHANNEL                                r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.198     0.993    
    GTHE3_CHANNEL_X1Y16  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.173    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_tx/tx_port4/flits_to_parallel/dout_reg[309]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/arb/dout_reg[309]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.912ns (routing 0.171ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.199ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.912     1.030    hmc_top/hmc_node/gc_tx/tx_port4/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X137Y179       FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port4/flits_to_parallel/dout_reg[309]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y179       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.079 r  hmc_top/hmc_node/gc_tx/tx_port4/flits_to_parallel/dout_reg[309]/Q
                         net (fo=1, routed)           0.077     1.156    hmc_top/hmc_node/gc_tx/arb/Q[309]
    SLICE_X135Y179       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.171 r  hmc_top/hmc_node/gc_tx/arb/dout[309]_i_1__4/O
                         net (fo=1, routed)           0.015     1.186    hmc_top/hmc_node/gc_tx/arb/dout[309]_i_1__4_n_0
    SLICE_X135Y179       FDRE                                         r  hmc_top/hmc_node/gc_tx/arb/dout_reg[309]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.091     1.256    hmc_top/hmc_node/gc_tx/arb/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X135Y179       FDRE                                         r  hmc_top/hmc_node/gc_tx/arb/dout_reg[309]/C
                         clock pessimism             -0.158     1.098    
    SLICE_X135Y179       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.154    hmc_top/hmc_node/gc_tx/arb/dout_reg[309]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_dout_1_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__/DIN[52]
                            (rising edge-triggered cell FIFO36E2 clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.174ns (routing 0.171ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.199ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.174     1.292    hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/hmc_tx_clk
    SLICE_X65Y200        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_dout_1_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y200        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.341 r  hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_dout_1_reg[124]/Q
                         net (fo=1, routed)           0.138     1.479    hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/Q[124]
    RAMB36_X8Y40         FIFO36E2                                     r  hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__/DIN[52]
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.431     1.596    hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/hmc_tx_clk
    RAMB36_X8Y40         FIFO36E2                                     r  hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.178     1.418    
    RAMB36_X8Y40         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[52])
                                                      0.029     1.447    hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_dout_1_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__/DIN[15]
                            (rising edge-triggered cell FIFO36E2 clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.199ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.165     1.283    hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/hmc_tx_clk
    SLICE_X77Y278        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_dout_1_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y278        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.332 r  hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_dout_1_reg[87]/Q
                         net (fo=1, routed)           0.163     1.495    hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/Q[87]
    RAMB36_X9Y55         FIFO36E2                                     r  hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__/DIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.445     1.610    hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/hmc_tx_clk
    RAMB36_X9Y55         FIFO36E2                                     r  hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.176     1.434    
    RAMB36_X9Y55         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[15])
                                                      0.029     1.463    hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[3].o_reg[3][33]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.899ns (routing 0.171ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.199ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.899     1.017    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X141Y234       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[3].o_reg[3][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.065 r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[3].o_reg[3][33]/Q
                         net (fo=1, routed)           0.167     1.232    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[273]
    GTHE3_CHANNEL_X1Y15  GTHE3_CHANNEL                                r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.003     1.168    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X1Y15  GTHE3_CHANNEL                                r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.155     1.013    
    GTHE3_CHANNEL_X1Y15  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     1.200    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].l_0_reg[4][63]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][63]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.079ns (47.024%)  route 0.089ns (52.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.910ns (routing 0.171ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.199ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.910     1.028    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X138Y248       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].l_0_reg[4][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y248       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.077 r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].l_0_reg[4][63]/Q
                         net (fo=1, routed)           0.073     1.150    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].l_0_reg[4]__0[63]
    SLICE_X140Y248       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.180 r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o[4][63]_i_1/O
                         net (fo=1, routed)           0.016     1.196    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/p_3_out[63]
    SLICE_X140Y248       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.103     1.268    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X140Y248       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][63]/C
                         clock pessimism             -0.161     1.107    
    SLICE_X140Y248       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.163    hmc_top/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[4].o_reg[4][63]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[437]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_tx/arb/dout_reg[437]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.904ns (routing 0.171ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.199ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       0.904     1.022    hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X130Y178       FDRE                                         r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y178       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.071 r  hmc_top/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[437]/Q
                         net (fo=1, routed)           0.075     1.146    hmc_top/hmc_node/gc_tx/arb/dout_reg[639]_0[437]
    SLICE_X131Y178       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.030     1.176 r  hmc_top/hmc_node/gc_tx/arb/dout[437]_i_1__4/O
                         net (fo=1, routed)           0.016     1.192    hmc_top/hmc_node/gc_tx/arb/dout[437]_i_1__4_n_0
    SLICE_X131Y178       FDRE                                         r  hmc_top/hmc_node/gc_tx/arb/dout_reg[437]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.096     1.261    hmc_top/hmc_node/gc_tx/arb/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X131Y178       FDRE                                         r  hmc_top/hmc_node/gc_tx/arb/dout_reg[437]/C
                         clock pessimism             -0.158     1.103    
    SLICE_X131Y178       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.159    hmc_top/hmc_node/gc_tx/arb/dout_reg[437]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.063ns (34.615%)  route 0.119ns (65.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.230ns (routing 0.171ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.199ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.230     1.348    UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y174        FDRE                                         r  UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y174        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.396 r  UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=5, routed)           0.103     1.499    UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]
    SLICE_X50Y174        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.514 r  UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.016     1.530    UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst_n_3
    SLICE_X50Y174        FDRE                                         r  UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.460     1.625    UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y174        FDRE                                         r  UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.184     1.441    
    SLICE_X50Y174        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.497    UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hmc_tx_clk
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.334
Sources:            { hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X16Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X16Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X15Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X15Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X16Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X16Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X16Y43        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X16Y43        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X15Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X15Y43        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X16Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X14Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_8/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X16Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X16Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X15Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X16Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X16Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X16Y43        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X15Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_5/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X14Y44        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_7/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X14Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_8/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X14Y46        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X14Y46        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_9/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X12Y45        hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.330       0.245      GTHE3_CHANNEL_X1Y14  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.321       0.254      GTHE3_CHANNEL_X1Y16  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.318       0.257      GTHE3_CHANNEL_X1Y15  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.305       0.270      GTHE3_CHANNEL_X1Y12  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.304       0.271      GTHE3_CHANNEL_X1Y13  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.295       0.280      GTHE3_CHANNEL_X1Y19  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.294       0.281      GTHE3_CHANNEL_X1Y17  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.294       0.281      GTHE3_CHANNEL_X1Y18  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.226       0.688      GTHE3_CHANNEL_X1Y14  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.220       0.694      GTHE3_CHANNEL_X1Y15  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[3]_5
  To Clock:  rxoutclk_out[3]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[3]_5
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X0Y116       hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X0Y108       hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.082       0.437      GTHE3_CHANNEL_X0Y19  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.078       0.441      GTHE3_CHANNEL_X0Y12  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.075       0.444      GTHE3_CHANNEL_X0Y17  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.073       0.446      GTHE3_CHANNEL_X0Y18  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.072       0.447      GTHE3_CHANNEL_X0Y14  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.072       0.447      GTHE3_CHANNEL_X0Y16  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.069       0.450      GTHE3_CHANNEL_X0Y15  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.068       0.451      GTHE3_CHANNEL_X0Y13  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.043       0.473      GTHE3_CHANNEL_X0Y19  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.039       0.477      GTHE3_CHANNEL_X0Y12  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_1
  To Clock:  rx_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.115ns (2.721%)  route 4.112ns (97.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 7.483 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.425ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.112     6.653    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y293         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.839     7.483    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y293         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]/C
                         clock pessimism              0.096     7.579    
                         clock uncertainty           -0.035     7.543    
    SLICE_X5Y293         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     7.459    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].locked_reg[7]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.115ns (2.721%)  route 4.112ns (97.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 7.483 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.425ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.112     6.653    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y293         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.839     7.483    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y293         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]/C
                         clock pessimism              0.096     7.579    
                         clock uncertainty           -0.035     7.543    
    SLICE_X5Y293         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     7.461    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].state_reg[7][0]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.115ns (2.724%)  route 4.106ns (97.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 7.482 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.425ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.106     6.647    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y293         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.838     7.482    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y293         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]/C
                         clock pessimism              0.096     7.578    
                         clock uncertainty           -0.035     7.542    
    SLICE_X5Y293         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     7.459    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].inverted_reg[7]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][52]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.115ns (2.733%)  route 4.093ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.495 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.425ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.093     6.634    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][52]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.851     7.495    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][52]/C
                         clock pessimism              0.096     7.591    
                         clock uncertainty           -0.035     7.555    
    SLICE_X5Y292         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     7.471    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][52]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][58]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.115ns (2.732%)  route 4.094ns (97.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 7.496 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.425ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.094     6.635    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X6Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][58]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.852     7.496    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X6Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][58]/C
                         clock pessimism              0.096     7.592    
                         clock uncertainty           -0.035     7.556    
    SLICE_X6Y292         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     7.472    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][58]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][62]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.115ns (2.733%)  route 4.093ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.495 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.425ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.093     6.634    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][62]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.851     7.495    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][62]/C
                         clock pessimism              0.096     7.591    
                         clock uncertainty           -0.035     7.555    
    SLICE_X5Y292         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     7.471    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][62]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][64]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.115ns (2.733%)  route 4.093ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.495 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.425ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.093     6.634    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][64]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.851     7.495    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][64]/C
                         clock pessimism              0.096     7.591    
                         clock uncertainty           -0.035     7.555    
    SLICE_X5Y292         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     7.471    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][64]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][53]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.115ns (2.733%)  route 4.093ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.495 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.425ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.093     6.634    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][53]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.851     7.495    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][53]/C
                         clock pessimism              0.096     7.591    
                         clock uncertainty           -0.035     7.555    
    SLICE_X5Y292         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     7.473    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][53]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][59]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.115ns (2.732%)  route 4.094ns (97.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 7.496 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.425ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.094     6.635    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X6Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][59]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.852     7.496    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X6Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][59]/C
                         clock pessimism              0.096     7.592    
                         clock uncertainty           -0.035     7.556    
    SLICE_X6Y292         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     7.474    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][59]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][63]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.115ns (2.733%)  route 4.093ns (97.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.495 - 5.334 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.480ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.425ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.075     2.426    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.541 f  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].resetctl/rstb_reg/Q
                         net (fo=752, routed)         4.093     6.634    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/rx_reset_sync_7
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][63]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.851     7.495    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y292         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][63]/C
                         clock pessimism              0.096     7.591    
                         clock uncertainty           -0.035     7.555    
    SLICE_X5Y292         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082     7.473    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[7].o_0_reg[7][63]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].o_0_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[129]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.953ns (routing 0.269ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.322ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.953     1.069    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X5Y192         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].o_0_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.117 r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].o_0_reg[0][49]/Q
                         net (fo=1, routed)           0.162     1.279    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/Q[18]
    SLICE_X4Y193         SRL16E                                       r  hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[129]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.141     1.293    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y193         SRL16E                                       r  hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[129]_srl2/CLK
                         clock pessimism             -0.151     1.142    
    SLICE_X4Y193         SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.120     1.262    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[129]_srl2
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/catch_retry/data_o_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/errstat/dout_reg[526]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.008ns (routing 0.269ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.322ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.008     1.124    hmc_top_1/hmc_node/catch_retry/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y222        FDRE                                         r  hmc_top_1/hmc_node/catch_retry/data_o_reg[526]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y222        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.173 r  hmc_top_1/hmc_node/catch_retry/data_o_reg[526]/Q
                         net (fo=1, routed)           0.137     1.310    hmc_top_1/hmc_node/errstat/Q[458]
    SLICE_X37Y222        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[526]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.213     1.365    hmc_top_1/hmc_node/errstat/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y222        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[526]_srl10/CLK
                         clock pessimism             -0.201     1.164    
    SLICE_X37Y222        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.120     1.284    hmc_top_1/hmc_node/errstat/dout_reg[526]_srl10
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[3].o_0_reg[3][58]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[3].sync_shift/rx_reg_reg[138]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.961ns (routing 0.269ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.322ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.961     1.077    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y238         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[3].o_0_reg[3][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y238         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.126 r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[3].o_0_reg[3][58]/Q
                         net (fo=1, routed)           0.141     1.267    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[3].sync_shift/scr_x15[3].o_0_reg[3][79][27]
    SLICE_X4Y239         SRL16E                                       r  hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[3].sync_shift/rx_reg_reg[138]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.150     1.302    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[3].sync_shift/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y239         SRL16E                                       r  hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[3].sync_shift/rx_reg_reg[138]_srl2/CLK
                         clock pessimism             -0.185     1.117    
    SLICE_X4Y239         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     1.240    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[3].sync_shift/rx_reg_reg[138]_srl2
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/catch_retry/data_o_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/errstat/dout_reg[141]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.929ns (routing 0.269ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.322ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.929     1.045    hmc_top_1/hmc_node/catch_retry/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X16Y197        FDRE                                         r  hmc_top_1/hmc_node/catch_retry/data_o_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y197        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.093 r  hmc_top_1/hmc_node/catch_retry/data_o_reg[141]/Q
                         net (fo=1, routed)           0.164     1.257    hmc_top_1/hmc_node/errstat/Q[124]
    SLICE_X17Y198        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[141]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.109     1.261    hmc_top_1/hmc_node/errstat/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X17Y198        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[141]_srl10/CLK
                         clock pessimism             -0.151     1.110    
    SLICE_X17Y198        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.120     1.230    hmc_top_1/hmc_node/errstat/dout_reg[141]_srl10
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].o_0_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[138]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.953ns (routing 0.269ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.322ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.953     1.069    hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y192         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].o_0_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y192         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.118 r  hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].o_0_reg[0][58]/Q
                         net (fo=1, routed)           0.142     1.260    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/Q[27]
    SLICE_X4Y193         SRL16E                                       r  hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[138]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.141     1.293    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y193         SRL16E                                       r  hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[138]_srl2/CLK
                         clock pessimism             -0.185     1.108    
    SLICE_X4Y193         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     1.231    hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[138]_srl2
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/catch_retry/data_o_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/errstat/dout_reg[140]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.929ns (routing 0.269ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.322ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.929     1.045    hmc_top_1/hmc_node/catch_retry/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X16Y197        FDRE                                         r  hmc_top_1/hmc_node/catch_retry/data_o_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y197        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.093 r  hmc_top_1/hmc_node/catch_retry/data_o_reg[140]/Q
                         net (fo=1, routed)           0.168     1.261    hmc_top_1/hmc_node/errstat/Q[123]
    SLICE_X17Y198        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[140]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.109     1.261    hmc_top_1/hmc_node/errstat/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X17Y198        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[140]_srl10/CLK
                         clock pessimism             -0.151     1.110    
    SLICE_X17Y198        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.230    hmc_top_1/hmc_node/errstat/dout_reg[140]_srl10
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/catch_retry/data_o_reg[292]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/errstat/dout_reg[292]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.104ns (26.667%)  route 0.286ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.820ns (routing 0.425ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.480ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     0.027    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.310 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.820     2.130    hmc_top_1/hmc_node/catch_retry/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X16Y189        FDRE                                         r  hmc_top_1/hmc_node/catch_retry/data_o_reg[292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y189        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     2.234 r  hmc_top_1/hmc_node/catch_retry/data_o_reg[292]/Q
                         net (fo=1, routed)           0.286     2.520    hmc_top_1/hmc_node/errstat/Q[249]
    SLICE_X17Y189        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[292]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.062     2.413    hmc_top_1/hmc_node/errstat/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X17Y189        SRL16E                                       r  hmc_top_1/hmc_node/errstat/dout_reg[292]_srl10/CLK
                         clock pessimism             -0.169     2.244    
    SLICE_X17Y189        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     2.488    hmc_top_1/hmc_node/errstat/dout_reg[292]_srl10
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[8].hmc_crc_pipe/data_o_reg[639]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[12].hmc_crc_pipe/data_o_reg[255]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.107ns (26.225%)  route 0.301ns (73.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.821ns (routing 0.425ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.480ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     0.027    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.310 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.821     2.131    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[8].hmc_crc_pipe/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y195        FDRE                                         r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[8].hmc_crc_pipe/data_o_reg[639]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     2.238 r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[8].hmc_crc_pipe/data_o_reg[639]/Q
                         net (fo=2, routed)           0.301     2.539    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[12].hmc_crc_pipe/data_o[31]
    SLICE_X10Y194        SRL16E                                       r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[12].hmc_crc_pipe/data_o_reg[255]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.070     2.421    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[12].hmc_crc_pipe/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y194        SRL16E                                       r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[12].hmc_crc_pipe/data_o_reg[255]_srl4/CLK
                         clock pessimism             -0.234     2.187    
    SLICE_X10Y194        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.507    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[12].hmc_crc_pipe/data_o_reg[255]_srl4
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tag_flits/tmap_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tag_flits/tmap_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      0.990ns (routing 0.269ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.322ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.990     1.106    hmc_top_1/hmc_node/tag_flits/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X35Y211        FDRE                                         r  hmc_top_1/hmc_node/tag_flits/tmap_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y211        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.154 r  hmc_top_1/hmc_node/tag_flits/tmap_reg[1][6]/Q
                         net (fo=2, routed)           0.078     1.232    hmc_top_1/hmc_node/tag_flits/tmap_reg_n_0_[1][6]
    SLICE_X37Y211        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     1.264 r  hmc_top_1/hmc_node/tag_flits/tmap[2][15]_i_1__0/O
                         net (fo=1, routed)           0.016     1.280    hmc_top_1/hmc_node/tag_flits/tmap[2][15]_i_1__0_n_0
    SLICE_X37Y211        FDRE                                         r  hmc_top_1/hmc_node/tag_flits/tmap_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.201     1.353    hmc_top_1/hmc_node/tag_flits/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y211        FDRE                                         r  hmc_top_1/hmc_node/tag_flits/tmap_reg[2][15]/C
                         clock pessimism             -0.162     1.191    
    SLICE_X37Y211        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.247    hmc_top_1/hmc_node/tag_flits/tmap_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[9].hmc_crc_pipe/data_o_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[13].hmc_crc_pipe/data_o_reg[248]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.106ns (27.041%)  route 0.286ns (72.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.886ns (routing 0.425ns, distribution 1.461ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.480ns, distribution 1.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     0.027    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.310 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.886     2.196    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[9].hmc_crc_pipe/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X27Y221        FDRE                                         r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[9].hmc_crc_pipe/data_o_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     2.302 r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[9].hmc_crc_pipe/data_o_reg[632]/Q
                         net (fo=2, routed)           0.286     2.588    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[13].hmc_crc_pipe/data_o[24]
    SLICE_X25Y216        SRL16E                                       r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[13].hmc_crc_pipe/data_o_reg[248]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.140     2.491    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[13].hmc_crc_pipe/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X25Y216        SRL16E                                       r  hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[13].hmc_crc_pipe/data_o_reg[248]_srl4/CLK
                         clock pessimism             -0.180     2.311    
    SLICE_X25Y216        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.244     2.555    hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[13].hmc_crc_pipe/data_o_reg[248]_srl4
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_1
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.334
Sources:            { hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X4Y34         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X4Y41         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB18_X6Y88         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X3Y38         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X4Y37         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X3Y39         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X3Y35         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X2Y40         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X3Y34         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         5.334       3.625      RAMB36_X4Y44         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_8/CLKBWRCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK           n/a                     0.854         2.667       1.813      RAMB36_X2Y52         hmc_top_1/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/FIFO36[2].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK           n/a                     0.854         2.667       1.813      RAMB36_X10Y43        hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y38         hmc_top_1/hmc_node/gc_rx/rx_port1/rx_buffer_reg_4/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X3Y40         hmc_top_1/hmc_node/gc_rx/rx_port3/rx_buffer_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X5Y37         hmc_top_1/hmc_node/gc_rx/rx_port3/rx_buffer_reg_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y41         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB18_X6Y88         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_10/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X3Y38         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y37         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X3Y35         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y34         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y34         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y41         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB18_X6Y88         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_10/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB18_X6Y88         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_10/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X3Y38         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X4Y37         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X3Y39         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_4/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X3Y35         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         2.667       1.813      RAMB36_X2Y40         hmc_top_1/hmc_node/gc_rx/rx_port0/rx_buffer_reg_6/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.501       0.504      GTHE3_CHANNEL_X0Y16  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.495       0.510      GTHE3_CHANNEL_X0Y18  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.494       0.511      GTHE3_CHANNEL_X0Y13  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.486       0.519      GTHE3_CHANNEL_X0Y17  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.484       0.521      GTHE3_CHANNEL_X0Y15  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.471       0.534      GTHE3_CHANNEL_X0Y14  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.470       0.535      GTHE3_CHANNEL_X0Y19  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.469       0.536      GTHE3_CHANNEL_X0Y12  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.336       0.546      GTHE3_CHANNEL_X0Y16  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.334       0.548      GTHE3_CHANNEL_X0Y18  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]_4
  To Clock:  txoutclk_out[3]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]_4
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X0Y111       hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         2.667       1.288      BUFG_GT_X0Y109       hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.256       0.260      GTHE3_CHANNEL_X0Y17  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.256       0.260      GTHE3_CHANNEL_X0Y16  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.255       0.261      GTHE3_CHANNEL_X0Y19  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.254       0.262      GTHE3_CHANNEL_X0Y18  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.247       0.269      GTHE3_CHANNEL_X0Y15  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.240       0.276      GTHE3_CHANNEL_X0Y14  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.234       0.282      GTHE3_CHANNEL_X0Y12  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.233       0.283      GTHE3_CHANNEL_X0Y13  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.200       0.320      GTHE3_CHANNEL_X0Y16  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.198       0.322      GTHE3_CHANNEL_X0Y17  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.263ns (5.445%)  route 4.567ns (94.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 7.863 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.406ns, distribution 1.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.532     7.626    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X54Y283        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.775 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[160]_i_1__8/O
                         net (fo=1, routed)           0.035     7.810    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[160]_i_1__8_n_0
    SLICE_X54Y283        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.219     7.863    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X54Y283        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[160]/C
                         clock pessimism              0.095     7.958    
                         clock uncertainty           -0.035     7.922    
    SLICE_X54Y283        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     7.985    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[160]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.246ns (5.120%)  route 4.559ns (94.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 7.863 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.406ns, distribution 1.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.532     7.626    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X54Y283        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     7.758 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[159]_i_1__8/O
                         net (fo=1, routed)           0.027     7.785    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[159]_i_1__8_n_0
    SLICE_X54Y283        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.219     7.863    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X54Y283        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[159]/C
                         clock pessimism              0.095     7.958    
                         clock uncertainty           -0.035     7.922    
    SLICE_X54Y283        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.981    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[159]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.308ns (6.419%)  route 4.490ns (93.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 7.857 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.406ns, distribution 1.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.455     7.549    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X53Y277        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     7.743 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[141]_i_1__8/O
                         net (fo=1, routed)           0.035     7.778    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[141]_i_1__8_n_0
    SLICE_X53Y277        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.213     7.857    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y277        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[141]/C
                         clock pessimism              0.095     7.952    
                         clock uncertainty           -0.035     7.916    
    SLICE_X53Y277        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     7.979    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[141]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.291ns (6.097%)  route 4.482ns (93.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 7.857 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.406ns, distribution 1.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.455     7.549    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X53Y277        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     7.726 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[140]_i_1__8/O
                         net (fo=1, routed)           0.027     7.753    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[140]_i_1__8_n_0
    SLICE_X53Y277        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.213     7.857    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y277        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[140]/C
                         clock pessimism              0.095     7.952    
                         clock uncertainty           -0.035     7.916    
    SLICE_X53Y277        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     7.975    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[140]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.252ns (5.249%)  route 4.549ns (94.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.893 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.406ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.506     7.600    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X65Y292        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.138     7.738 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[485]_i_1__8/O
                         net (fo=1, routed)           0.043     7.781    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[485]_i_1__8_n_0
    SLICE_X65Y292        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.249     7.893    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X65Y292        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[485]/C
                         clock pessimism              0.095     7.988    
                         clock uncertainty           -0.035     7.952    
    SLICE_X65Y292        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.013    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[485]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.209ns (4.416%)  route 4.524ns (95.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 7.865 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.221ns (routing 0.406ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.481     7.575    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X53Y288        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.095     7.670 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[156]_i_1__8/O
                         net (fo=1, routed)           0.043     7.713    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[156]_i_1__8_n_0
    SLICE_X53Y288        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.221     7.865    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y288        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[156]/C
                         clock pessimism              0.095     7.960    
                         clock uncertainty           -0.035     7.924    
    SLICE_X53Y288        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     7.985    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[156]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.229ns (4.813%)  route 4.529ns (95.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.893 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.406ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.506     7.600    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X65Y292        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     7.715 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[484]_i_1__8/O
                         net (fo=1, routed)           0.023     7.738    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[484]_i_1__8_n_0
    SLICE_X65Y292        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.249     7.893    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X65Y292        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[484]/C
                         clock pessimism              0.095     7.988    
                         clock uncertainty           -0.035     7.952    
    SLICE_X65Y292        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.011    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[484]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.209ns (4.420%)  route 4.519ns (95.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 7.865 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.221ns (routing 0.406ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.484     7.578    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X53Y288        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     7.673 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[154]_i_1__8/O
                         net (fo=1, routed)           0.035     7.708    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[154]_i_1__8_n_0
    SLICE_X53Y288        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.221     7.865    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y288        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[154]/C
                         clock pessimism              0.095     7.960    
                         clock uncertainty           -0.035     7.924    
    SLICE_X53Y288        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     7.987    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[154]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[483]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.209ns (4.399%)  route 4.542ns (95.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.893 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.406ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.507     7.601    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X65Y292        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     7.696 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[483]_i_1__8/O
                         net (fo=1, routed)           0.035     7.731    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[483]_i_1__8_n_0
    SLICE_X65Y292        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.249     7.893    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X65Y292        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[483]/C
                         clock pessimism              0.095     7.988    
                         clock uncertainty           -0.035     7.952    
    SLICE_X65Y292        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.015    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[483]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.209ns (4.445%)  route 4.493ns (95.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 7.848 - 5.334 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.460ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.406ns, distribution 1.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.629     2.980    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X74Y211        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.094 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in_reg[0]/Q
                         net (fo=641, routed)         4.458     7.552    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/load_in[0]
    SLICE_X52Y282        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     7.647 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[33]_i_1__17/O
                         net (fo=1, routed)           0.035     7.682    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout[33]_i_1__17_n_0
    SLICE_X52Y282        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.204     7.848    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y282        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[33]/C
                         clock pessimism              0.095     7.943    
                         clock uncertainty           -0.035     7.907    
    SLICE_X52Y282        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     7.970    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[33]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMD/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAME/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAME/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAME
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMF/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMF/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMF/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMF
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMG/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMG/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMG/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMG
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.212ns (routing 0.252ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.303ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.212     1.328    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X87Y270        FDRE                                         r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.376 r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.wr_addr_q_reg[1]/Q
                         net (fo=37, routed)          0.130     1.506    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/ADDRH1
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.440     1.592    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/WCLK
    SLICE_X89Y272        RAMD64E                                      r  hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMH/CLK
                         clock pessimism             -0.192     1.400    
    SLICE_X89Y272        RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.475    hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg_64_127_0_2/RAMH
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[479]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/gc_tx/arb/dout_reg[479]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.134ns (routing 0.252ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.303ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.134     1.250    hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X61Y290        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[479]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y290        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.299 r  hmc_top_1/hmc_node/gc_tx/tx_port3/flits_to_parallel/dout_reg[479]/Q
                         net (fo=1, routed)           0.075     1.374    hmc_top_1/hmc_node/gc_tx/arb/dout_reg[639]_0[479]
    SLICE_X60Y290        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030     1.404 r  hmc_top_1/hmc_node/gc_tx/arb/dout[479]_i_1__10/O
                         net (fo=1, routed)           0.015     1.419    hmc_top_1/hmc_node/gc_tx/arb/dout[479]_i_1__10_n_0
    SLICE_X60Y290        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/arb/dout_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.359     1.511    hmc_top_1/hmc_node/gc_tx/arb/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y290        FDRE                                         r  hmc_top_1/hmc_node/gc_tx/arb/dout_reg[479]/C
                         clock pessimism             -0.180     1.331    
    SLICE_X60Y290        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.387    hmc_top_1/hmc_node/gc_tx/arb/dout_reg[479]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[2].o_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.911ns (routing 0.252ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.303ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       0.911     1.027    hmc_top_1/hmc_phy/hmc_pma/hmc_scrambler/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X0Y213         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[2].o_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.075 r  hmc_top_1/hmc_phy/hmc_pma/hmc_scrambler/scr_x15_parallel[2].o_reg[2][7]/Q
                         net (fo=1, routed)           0.118     1.193    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[167]
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                                r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.025     1.177    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                                r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.183     0.994    
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[7])
                                                      0.167     1.161    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.334
Sources:            { hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y50         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y50         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y53         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         5.334       3.373      RAMB36_X7Y53         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y50         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X8Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X8Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X8Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X9Y46         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y49         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y50         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y50         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y50         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         2.667       1.687      RAMB36_X7Y52         hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/bram_reg_3/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.296       0.279      GTHE3_CHANNEL_X0Y12  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.295       0.280      GTHE3_CHANNEL_X0Y13  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.280       0.295      GTHE3_CHANNEL_X0Y14  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.272       0.303      GTHE3_CHANNEL_X0Y16  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.272       0.303      GTHE3_CHANNEL_X0Y19  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.271       0.304      GTHE3_CHANNEL_X0Y17  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.271       0.304      GTHE3_CHANNEL_X0Y18  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.268       0.307      GTHE3_CHANNEL_X0Y15  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.223       0.691      GTHE3_CHANNEL_X0Y12  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.222       0.692      GTHE3_CHANNEL_X0Y13  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  extra_clk
  To Clock:  extra_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.666ns (61.439%)  route 0.418ns (38.561%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 8.290 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.972ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.959 r  RGBBlink/cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.041     5.000    RGBBlink/cnt_reg[24]_i_1_n_8
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.344     8.290    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/C
                         clock pessimism              0.562     8.852    
                         clock uncertainty           -0.035     8.817    
    SLICE_X96Y167        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.877    RGBBlink/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.654ns (61.179%)  route 0.415ns (38.821%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 8.290 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.972ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.947 r  RGBBlink/cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.985    RGBBlink/cnt_reg[24]_i_1_n_10
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.344     8.290    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/C
                         clock pessimism              0.562     8.852    
                         clock uncertainty           -0.035     8.817    
    SLICE_X96Y167        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.876    RGBBlink/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.644ns (62.222%)  route 0.391ns (37.778%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 8.289 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.972ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.910 r  RGBBlink/cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.951    RGBBlink/cnt_reg[16]_i_1_n_8
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.343     8.289    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/C
                         clock pessimism              0.562     8.851    
                         clock uncertainty           -0.035     8.816    
    SLICE_X96Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.876    RGBBlink/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.618ns (59.653%)  route 0.418ns (40.347%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.972ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     4.911 r  RGBBlink/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.041     4.952    RGBBlink/cnt_reg[24]_i_1_n_12
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.346     8.292    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/C
                         clock pessimism              0.562     8.854    
                         clock uncertainty           -0.035     8.819    
    SLICE_X96Y167        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.878    RGBBlink/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.621ns (60.116%)  route 0.412ns (39.884%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 8.290 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.972ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.914 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.035     4.949    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.344     8.290    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism              0.562     8.852    
                         clock uncertainty           -0.035     8.817    
    SLICE_X96Y167        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.877    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.616ns (59.690%)  route 0.416ns (40.310%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 8.290 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.972ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     4.909 r  RGBBlink/cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.039     4.948    RGBBlink/cnt_reg[24]_i_1_n_9
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.344     8.290    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/C
                         clock pessimism              0.562     8.852    
                         clock uncertainty           -0.035     8.817    
    SLICE_X96Y167        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.877    RGBBlink/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.613ns (59.457%)  route 0.418ns (40.543%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.972ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     4.906 r  RGBBlink/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.041     4.947    RGBBlink/cnt_reg[24]_i_1_n_14
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.346     8.292    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/C
                         clock pessimism              0.562     8.854    
                         clock uncertainty           -0.035     8.819    
    SLICE_X96Y167        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.877    RGBBlink/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.632ns (61.961%)  route 0.388ns (38.039%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 8.289 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.972ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.898 r  RGBBlink/cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.936    RGBBlink/cnt_reg[16]_i_1_n_10
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.343     8.289    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/C
                         clock pessimism              0.562     8.851    
                         clock uncertainty           -0.035     8.816    
    SLICE_X96Y166        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.875    RGBBlink/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.579ns (58.308%)  route 0.414ns (41.692%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.972ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     4.872 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.037     4.909    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.346     8.292    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism              0.562     8.854    
                         clock uncertainty           -0.035     8.819    
    SLICE_X96Y167        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.878    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.569ns (57.533%)  route 0.420ns (42.467%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.060ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.346ns (routing 0.972ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.626     3.916    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.030 r  RGBBlink/cnt_reg[10]/Q
                         net (fo=1, routed)           0.323     4.353    RGBBlink/cnt_reg_n_0_[10]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.697 r  RGBBlink/cnt_reg[8]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     4.724    RGBBlink/cnt_reg[8]_i_1__0_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.746 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.773    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     4.862 r  RGBBlink/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.043     4.905    RGBBlink/cnt_reg[24]_i_1_n_13
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          2.346     8.292    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/C
                         clock pessimism              0.562     8.854    
                         clock uncertainty           -0.035     8.819    
    SLICE_X96Y167        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.878    RGBBlink/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Net Delay (Source):      1.184ns (routing 0.508ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.562ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.184     1.638    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.687 r  RGBBlink/cnt_reg[8]/Q
                         net (fo=1, routed)           0.049     1.736    RGBBlink/cnt_reg_n_0_[8]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.768 r  RGBBlink/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.010     1.778    RGBBlink/cnt_reg[8]_i_1__0_n_15
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.375     2.166    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X96Y165        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.699    RGBBlink/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.183ns (routing 0.508ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.562ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.183     1.637    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.686 f  RGBBlink/cnt_reg[0]/Q
                         net (fo=1, routed)           0.033     1.719    RGBBlink/cnt_reg_n_0_[0]
    SLICE_X96Y164        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.734 r  RGBBlink/cnt[0]_i_9/O
                         net (fo=1, routed)           0.001     1.735    RGBBlink/cnt[0]_i_9_n_0
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.767 r  RGBBlink/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.777    RGBBlink/cnt_reg[0]_i_1_n_15
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.375     2.166    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
                         clock pessimism             -0.524     1.642    
    SLICE_X96Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.698    RGBBlink/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.184ns (routing 0.508ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.562ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.184     1.638    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.687 r  RGBBlink/cnt_reg[16]/Q
                         net (fo=1, routed)           0.049     1.736    RGBBlink/cnt_reg_n_0_[16]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.768 r  RGBBlink/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.778    RGBBlink/cnt_reg[16]_i_1_n_15
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.376     2.167    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
                         clock pessimism             -0.524     1.643    
    SLICE_X96Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.699    RGBBlink/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.185ns (routing 0.508ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.562ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.185     1.639    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.688 r  RGBBlink/cnt_reg[24]/Q
                         net (fo=1, routed)           0.049     1.737    RGBBlink/cnt_reg_n_0_[24]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.769 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.779    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.377     2.168    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism             -0.524     1.644    
    SLICE_X96Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.700    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.182ns (routing 0.508ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.562ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.182     1.636    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.685 r  RGBBlink/cnt_reg[20]/Q
                         net (fo=1, routed)           0.049     1.734    RGBBlink/cnt_reg_n_0_[20]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.766 r  RGBBlink/cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.776    RGBBlink/cnt_reg[16]_i_1_n_11
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.373     2.164    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
                         clock pessimism             -0.524     1.640    
    SLICE_X96Y166        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.696    RGBBlink/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Net Delay (Source):      1.182ns (routing 0.508ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.562ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.182     1.636    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.685 r  RGBBlink/cnt_reg[12]/Q
                         net (fo=1, routed)           0.049     1.734    RGBBlink/cnt_reg_n_0_[12]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.766 r  RGBBlink/cnt_reg[8]_i_1__0/O[4]
                         net (fo=1, routed)           0.010     1.776    RGBBlink/cnt_reg[8]_i_1__0_n_11
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.372     2.163    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
                         clock pessimism             -0.523     1.640    
    SLICE_X96Y165        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.696    RGBBlink/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.183ns (routing 0.508ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.562ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.183     1.637    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.686 r  RGBBlink/cnt_reg[28]/Q
                         net (fo=1, routed)           0.049     1.735    RGBBlink/cnt_reg_n_0_[28]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.767 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.777    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.374     2.165    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism             -0.524     1.641    
    SLICE_X96Y167        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.697    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.181ns (routing 0.508ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.562ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.181     1.635    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.684 r  RGBBlink/cnt_reg[4]/Q
                         net (fo=1, routed)           0.049     1.733    RGBBlink/cnt_reg_n_0_[4]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.765 r  RGBBlink/cnt_reg[0]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.775    RGBBlink/cnt_reg[0]_i_1_n_11
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.372     2.163    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
                         clock pessimism             -0.524     1.639    
    SLICE_X96Y164        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.695    RGBBlink/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Net Delay (Source):      1.184ns (routing 0.508ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.562ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.184     1.638    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.687 r  RGBBlink/cnt_reg[9]/Q
                         net (fo=1, routed)           0.048     1.735    RGBBlink/cnt_reg_n_0_[9]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.767 r  RGBBlink/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.013     1.780    RGBBlink/cnt_reg[8]_i_1__0_n_14
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.375     2.166    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X96Y165        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.699    RGBBlink/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.184ns (routing 0.508ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.562ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.184     1.638    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.687 r  RGBBlink/cnt_reg[17]/Q
                         net (fo=1, routed)           0.048     1.735    RGBBlink/cnt_reg_n_0_[17]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.767 r  RGBBlink/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.780    RGBBlink/cnt_reg[16]_i_1_n_14
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.376     2.167    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
                         clock pessimism             -0.524     1.643    
    SLICE_X96Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.699    RGBBlink/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extra_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { extra_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.000       3.621      BUFGCE_X1Y50     extra_clk_BUFG_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y164    RGBBlink/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y165    RGBBlink/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y165    RGBBlink/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y165    RGBBlink/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y165    RGBBlink/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y165    RGBBlink/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y165    RGBBlink/cnt_reg[15]/C
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y164    RGBBlink/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y165    RGBBlink/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y165    RGBBlink/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y164    RGBBlink/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y164    RGBBlink/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y164    RGBBlink/cnt_reg[3]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y165    RGBBlink/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y165    RGBBlink/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y165    RGBBlink/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y165    RGBBlink/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y166    RGBBlink/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y166    RGBBlink/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_clk_wiz_0
  To Clock:  clk_out0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.700ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.606ns (29.619%)  route 1.440ns (70.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 23.095 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.937ns, distribution 1.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.756     5.930    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y270       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.577    23.095    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y270       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/C
                         clock pessimism              0.653    23.748    
                         clock uncertainty           -0.071    23.677    
    SLICE_X138Y270       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    23.630    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         23.630    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 17.700    

Slack (MET) :             17.700ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.606ns (29.619%)  route 1.440ns (70.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 23.095 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.937ns, distribution 1.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.756     5.930    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y270       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.577    23.095    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y270       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                         clock pessimism              0.653    23.748    
                         clock uncertainty           -0.071    23.677    
    SLICE_X138Y270       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    23.630    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         23.630    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 17.700    

Slack (MET) :             17.872ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.606ns (31.189%)  route 1.337ns (68.811%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 23.101 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.937ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.653     5.827    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.583    23.101    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/C
                         clock pessimism              0.715    23.816    
                         clock uncertainty           -0.071    23.746    
    SLICE_X138Y269       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    23.699    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 17.872    

Slack (MET) :             17.872ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.606ns (31.189%)  route 1.337ns (68.811%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 23.101 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.937ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.653     5.827    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.583    23.101    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]/C
                         clock pessimism              0.715    23.816    
                         clock uncertainty           -0.071    23.746    
    SLICE_X138Y269       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    23.699    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 17.872    

Slack (MET) :             17.872ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.606ns (31.189%)  route 1.337ns (68.811%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 23.101 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.937ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.653     5.827    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.583    23.101    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]/C
                         clock pessimism              0.715    23.816    
                         clock uncertainty           -0.071    23.746    
    SLICE_X138Y269       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    23.699    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 17.872    

Slack (MET) :             17.872ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.606ns (31.189%)  route 1.337ns (68.811%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 23.101 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.937ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.653     5.827    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.583    23.101    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]/C
                         clock pessimism              0.715    23.816    
                         clock uncertainty           -0.071    23.746    
    SLICE_X138Y269       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    23.699    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 17.872    

Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.606ns (32.441%)  route 1.262ns (67.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 23.099 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.581ns (routing 0.937ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.578     5.752    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.581    23.099    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/C
                         clock pessimism              0.715    23.814    
                         clock uncertainty           -0.071    23.744    
    SLICE_X138Y269       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    23.697    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 17.945    

Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.606ns (32.441%)  route 1.262ns (67.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 23.099 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.581ns (routing 0.937ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.578     5.752    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.581    23.099    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/C
                         clock pessimism              0.715    23.814    
                         clock uncertainty           -0.071    23.744    
    SLICE_X138Y269       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    23.697    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 17.945    

Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.606ns (32.441%)  route 1.262ns (67.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 23.099 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.581ns (routing 0.937ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.578     5.752    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.581    23.099    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/C
                         clock pessimism              0.715    23.814    
                         clock uncertainty           -0.071    23.744    
    SLICE_X138Y269       FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    23.697    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 17.945    

Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0 rise@20.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.606ns (32.441%)  route 1.262ns (67.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 23.099 - 20.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.019ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.581ns (routing 0.937ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.428     3.718    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.244     0.474 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     0.911    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.994 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.890     3.884    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y267       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.998 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/Q
                         net (fo=2, routed)           0.148     4.146    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
    SLICE_X138Y266       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     4.278 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5/O
                         net (fo=2, routed)           0.385     4.663    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_5_n_0
    SLICE_X139Y267       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.838 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=1, routed)           0.151     4.989    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3_n_0
    SLICE_X139Y268       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.174 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.578     5.752    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.204    23.150    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.079    20.071 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.443    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.518 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         2.581    23.099    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y269       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/C
                         clock pessimism              0.715    23.814    
                         clock uncertainty           -0.071    23.744    
    SLICE_X138Y269       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    23.697    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 17.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.315ns (routing 0.500ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.554ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.315     1.468    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y264       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.517 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/Q
                         net (fo=16, routed)          0.074     1.591    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/out[1]
    SLICE_X139Y265       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.606 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/pllreset_rx_out_i_1/O
                         net (fo=1, routed)           0.016     1.622    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_1
    SLICE_X139Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.529     2.137    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/C
                         clock pessimism             -0.620     1.517    
    SLICE_X139Y265       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.573    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      1.312ns (routing 0.500ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.554ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.312     1.465    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y254       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y254       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.514 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.098     1.612    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3
    SLICE_X141Y256       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.521     2.129    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y256       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.622     1.507    
    SLICE_X141Y256       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.562    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Net Delay (Source):      1.311ns (routing 0.500ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.554ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.311     1.464    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y260       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.513 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/Q
                         net (fo=5, routed)           0.035     1.548    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]
    SLICE_X141Y260       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.563 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]_i_1/O
                         net (fo=1, routed)           0.012     1.575    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_1_in[0]
    SLICE_X141Y260       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.520     2.128    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y260       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]/C
                         clock pessimism             -0.659     1.469    
    SLICE_X141Y260       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.525    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.315ns (routing 0.500ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.554ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.315     1.468    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y264       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.517 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/Q
                         net (fo=16, routed)          0.075     1.592    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/out[1]
    SLICE_X139Y265       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.607 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.016     1.623    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_1
    SLICE_X139Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.529     2.137    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.620     1.517    
    SLICE_X139Y265       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.573    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.310ns (routing 0.500ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.554ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.310     1.463    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X134Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y264       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.512 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.035     1.547    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    SLICE_X134Y264       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.562 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.015     1.577    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X134Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.522     2.130    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X134Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.662     1.468    
    SLICE_X134Y264       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.524    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Net Delay (Source):      1.298ns (routing 0.500ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.554ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.298     1.451    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X137Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y267       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.500 f  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=8, routed)           0.035     1.535    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[0]
    SLICE_X137Y267       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.550 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[0]_i_1/O
                         net (fo=1, routed)           0.015     1.565    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[0]
    SLICE_X137Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.501     2.109    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X137Y267       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                         clock pessimism             -0.653     1.456    
    SLICE_X137Y267       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.512    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Net Delay (Source):      1.300ns (routing 0.500ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.554ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.300     1.453    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X137Y268       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y268       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.502 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=3, routed)           0.035     1.537    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[5]
    SLICE_X137Y268       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.552 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.015     1.567    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X137Y268       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.507     2.115    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X137Y268       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.657     1.458    
    SLICE_X137Y268       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.514    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Net Delay (Source):      1.313ns (routing 0.500ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.554ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.313     1.466    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y265       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.515 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.035     1.550    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat
    SLICE_X138Y265       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.565 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.015     1.580    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1_n_0
    SLICE_X138Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.526     2.134    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X138Y265       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
                         clock pessimism             -0.663     1.471    
    SLICE_X138Y265       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.527    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      1.267ns (routing 0.500ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.554ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.267     1.420    hmc_top/hmc_phy/hmc_pmd/extra_clk_n
    SLICE_X127Y259       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y259       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.469 f  hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.035     1.504    hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg_n_0_[0]
    SLICE_X127Y259       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.519 r  hmc_top/hmc_phy/hmc_pmd/system_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.015     1.534    hmc_top/hmc_phy/hmc_pmd/p_0_in_0[0]
    SLICE_X127Y259       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.468     2.076    hmc_top/hmc_phy/hmc_pmd/extra_clk_n
    SLICE_X127Y259       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]/C
                         clock pessimism             -0.651     1.425    
    SLICE_X127Y259       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.481    hmc_top/hmc_phy/hmc_pmd/system_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0 rise@0.000ns - clk_out0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.310ns (routing 0.500ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.554ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.077     1.531    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.572    -0.041 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.126    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.153 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.310     1.463    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X134Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y264       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.512 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.035     1.547    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0
    SLICE_X134Y264       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.562 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1/O
                         net (fo=1, routed)           0.016     1.578    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1_n_0
    SLICE_X134Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.234     2.025    hmc_top/debug_pll/refclk
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.657     0.368 r  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.577    hmc_top/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y69         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.608 r  hmc_top/debug_pll/clkout0_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=275, routed)         1.522     2.130    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X134Y264       FDRE                                         r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                         clock pessimism             -0.662     1.468    
    SLICE_X134Y264       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.524    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X1Y69     hmc_top/debug_pll/clkout0_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X91Y258    hmc_top/hmc_init/p_rst_n_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X142Y261   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X127Y258   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X127Y258   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X127Y258   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X127Y258   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X127Y258   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X142Y261   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X87Y247    hmc_top/hmc_init/reset_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X141Y262   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X137Y249   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X137Y249   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X137Y249   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X137Y249   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X137Y249   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X141Y262   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X142Y264   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         10.000      9.725      SLICE_X134Y263   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X138Y270   hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_clk_wiz_0_1
  To Clock:  clk_out0_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.633ns (29.306%)  route 1.527ns (70.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 23.106 - 20.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.833ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.765ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.423     3.806    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y247         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.920 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.339     4.259    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/i_in_out_reg_0[4]
    SLICE_X0Y243         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.432 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/FSM_sequential_sm_reset_tx[2]_i_8/O
                         net (fo=2, routed)           0.468     4.900    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg_0
    SLICE_X0Y233         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     5.074 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=2, routed)           0.284     5.358    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg_0
    SLICE_X0Y232         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     5.530 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.436     5.966    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    SLICE_X0Y231         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.161    23.106    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y231         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.503    23.609    
                         clock uncertainty           -0.071    23.538    
    SLICE_X0Y231         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    23.491    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         23.491    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.633ns (29.306%)  route 1.527ns (70.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 23.106 - 20.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.833ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.765ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.423     3.806    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y247         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.920 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.339     4.259    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/i_in_out_reg_0[4]
    SLICE_X0Y243         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.432 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/FSM_sequential_sm_reset_tx[2]_i_8/O
                         net (fo=2, routed)           0.468     4.900    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg_0
    SLICE_X0Y233         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     5.074 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=2, routed)           0.284     5.358    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg_0
    SLICE_X0Y232         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     5.530 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.436     5.966    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    SLICE_X0Y231         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.161    23.106    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y231         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.503    23.609    
                         clock uncertainty           -0.071    23.538    
    SLICE_X0Y231         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    23.491    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         23.491    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.633ns (29.306%)  route 1.527ns (70.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 23.106 - 20.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.833ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.765ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.423     3.806    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y247         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.920 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.339     4.259    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/i_in_out_reg_0[4]
    SLICE_X0Y243         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     4.432 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/FSM_sequential_sm_reset_tx[2]_i_8/O
                         net (fo=2, routed)           0.468     4.900    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg_0
    SLICE_X0Y233         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     5.074 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=2, routed)           0.284     5.358    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg_0
    SLICE_X0Y232         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     5.530 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.436     5.966    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    SLICE_X0Y231         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.161    23.106    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y231         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.503    23.609    
                         clock uncertainty           -0.071    23.538    
    SLICE_X0Y231         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    23.491    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         23.491    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             18.057ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.458ns (26.846%)  route 1.248ns (73.154%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 23.120 - 20.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.833ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.765ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.427     3.810    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y228         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y228         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.924 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.442     4.366    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/i_in_out_reg_0[0]
    SLICE_X0Y243         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.498 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/FSM_sequential_sm_reset_rx[2]_i_8/O
                         net (fo=2, routed)           0.330     4.828    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/i_in_out_reg_0
    SLICE_X0Y236         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.136     5.136    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg_0
    SLICE_X0Y237         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     5.176 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.340     5.516    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_3
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.175    23.120    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.573    23.693    
                         clock uncertainty           -0.071    23.623    
    SLICE_X1Y237         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    23.573    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                 18.057    

Slack (MET) :             18.062ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.458ns (26.878%)  route 1.246ns (73.122%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 23.120 - 20.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.833ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.765ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.427     3.810    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y228         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y228         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.924 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.442     4.366    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/i_in_out_reg_0[0]
    SLICE_X0Y243         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.498 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/FSM_sequential_sm_reset_rx[2]_i_8/O
                         net (fo=2, routed)           0.330     4.828    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/i_in_out_reg_0
    SLICE_X0Y236         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.136     5.136    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg_0
    SLICE_X0Y237         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     5.176 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.338     5.514    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_3
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.175    23.120    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.573    23.693    
                         clock uncertainty           -0.071    23.623    
    SLICE_X1Y237         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    23.576    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         23.576    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 18.062    

Slack (MET) :             18.062ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.458ns (26.878%)  route 1.246ns (73.122%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 23.120 - 20.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.833ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.765ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.427     3.810    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y228         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y228         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.924 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.442     4.366    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/i_in_out_reg_0[0]
    SLICE_X0Y243         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     4.498 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/FSM_sequential_sm_reset_rx[2]_i_8/O
                         net (fo=2, routed)           0.330     4.828    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/i_in_out_reg_0
    SLICE_X0Y236         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.136     5.136    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg_0
    SLICE_X0Y237         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     5.176 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.338     5.514    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_3
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.175    23.120    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.573    23.693    
                         clock uncertainty           -0.071    23.623    
    SLICE_X1Y237         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    23.576    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         23.576    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 18.062    

Slack (MET) :             18.127ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.522ns (30.869%)  route 1.169ns (69.131%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 23.103 - 20.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 0.833ns, distribution 1.589ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.765ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.422     3.805    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.919 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]/Q
                         net (fo=2, routed)           0.296     4.215    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]
    SLICE_X4Y237         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.393 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_4/O
                         net (fo=1, routed)           0.066     4.459    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_4_n_0
    SLICE_X4Y237         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     4.574 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2/O
                         net (fo=2, routed)           0.292     4.866    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2_n_0
    SLICE_X3Y234         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     4.981 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.515     5.496    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X4Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.158    23.103    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/C
                         clock pessimism              0.638    23.741    
                         clock uncertainty           -0.071    23.670    
    SLICE_X4Y237         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    23.623    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 18.127    

Slack (MET) :             18.127ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.522ns (30.869%)  route 1.169ns (69.131%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 23.103 - 20.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 0.833ns, distribution 1.589ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.765ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.422     3.805    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.919 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]/Q
                         net (fo=2, routed)           0.296     4.215    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]
    SLICE_X4Y237         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.393 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_4/O
                         net (fo=1, routed)           0.066     4.459    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_4_n_0
    SLICE_X4Y237         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     4.574 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2/O
                         net (fo=2, routed)           0.292     4.866    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2_n_0
    SLICE_X3Y234         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     4.981 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.515     5.496    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X4Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.158    23.103    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                         clock pessimism              0.638    23.741    
                         clock uncertainty           -0.071    23.670    
    SLICE_X4Y237         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    23.623    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         23.623    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 18.127    

Slack (MET) :             18.134ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.325ns (19.140%)  route 1.373ns (80.860%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 23.111 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 0.833ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.765ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.417     3.800    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y235         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.915 f  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=8, routed)           0.538     4.453    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[0]
    SLICE_X1Y239         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073     4.526 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.397     4.923    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X1Y239         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     5.060 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.438     5.498    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.166    23.111    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/C
                         clock pessimism              0.640    23.751    
                         clock uncertainty           -0.071    23.680    
    SLICE_X2Y239         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    23.632    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         23.632    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                 18.134    

Slack (MET) :             18.138ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out0_clk_wiz_0_1 rise@20.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.325ns (19.174%)  route 1.370ns (80.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 23.111 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 0.833ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.765ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.396     3.686    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.823     0.863 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.300    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.383 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.417     3.800    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y235         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.915 f  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=8, routed)           0.538     4.453    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[0]
    SLICE_X1Y239         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073     4.526 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.397     4.923    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X1Y239         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     5.060 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=11, routed)          0.435     5.495    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    AK31                                              0.000    20.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171    20.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    20.871    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.946 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          2.175    23.121    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.623    20.498 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    20.870    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.945 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         2.166    23.111    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                         clock pessimism              0.640    23.751    
                         clock uncertainty           -0.071    23.680    
    SLICE_X2Y239         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    23.633    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                 18.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.064ns (39.024%)  route 0.100ns (60.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Net Delay (Source):      1.087ns (routing 0.402ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.445ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.087     1.511    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y237         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.560 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/Q
                         net (fo=13, routed)          0.084     1.644    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/out[0]
    SLICE_X0Y237         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.659 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     1.675    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X0Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.265     2.112    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.526     1.586    
    SLICE_X0Y237         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.642    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Net Delay (Source):      1.085ns (routing 0.402ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.445ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.085     1.509    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y237         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.557 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/Q
                         net (fo=3, routed)           0.036     1.593    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]
    SLICE_X2Y237         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     1.638 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     1.654    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_i_1_n_0
    SLICE_X2Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.278     2.125    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                         clock pessimism             -0.574     1.551    
    SLICE_X2Y237         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.607    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_init/reset_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_init/reset_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Net Delay (Source):      1.209ns (routing 0.402ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.445ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.209     1.633    hmc_top_1/hmc_init/CLK
    SLICE_X78Y237        FDRE                                         r  hmc_top_1/hmc_init/reset_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y237        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.682 r  hmc_top_1/hmc_init/reset_reg_reg[5]/Q
                         net (fo=2, routed)           0.035     1.717    hmc_top_1/hmc_init/reset_reg_reg_n_0_[5]
    SLICE_X78Y237        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.732 r  hmc_top_1/hmc_init/reset_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.012     1.744    hmc_top_1/hmc_init/p_0_in__2[5]
    SLICE_X78Y237        FDRE                                         r  hmc_top_1/hmc_init/reset_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.410     2.257    hmc_top_1/hmc_init/CLK
    SLICE_X78Y237        FDRE                                         r  hmc_top_1/hmc_init/reset_reg_reg[5]/C
                         clock pessimism             -0.619     1.638    
    SLICE_X78Y237        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.694    hmc_top_1/hmc_init/reset_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Net Delay (Source):      1.080ns (routing 0.402ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.445ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.080     1.504    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y239         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.553 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=3, routed)           0.035     1.588    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[5]
    SLICE_X2Y239         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.603 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.012     1.615    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.262     2.109    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y239         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.600     1.509    
    SLICE_X2Y239         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.565    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Net Delay (Source):      1.080ns (routing 0.402ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.445ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.080     1.504    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y234         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.553 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=2, routed)           0.037     1.590    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_pllreset_tx_int
    SLICE_X0Y234         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.015     1.605 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1/O
                         net (fo=1, routed)           0.012     1.617    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    SLICE_X0Y234         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.261     2.108    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y234         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                         clock pessimism             -0.600     1.508    
    SLICE_X0Y234         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.564    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_init/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_init/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Net Delay (Source):      1.209ns (routing 0.402ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.445ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.209     1.633    hmc_top_1/hmc_init/CLK
    SLICE_X78Y237        FDRE                                         r  hmc_top_1/hmc_init/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y237        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.682 f  hmc_top_1/hmc_init/reset_reg_reg[0]/Q
                         net (fo=7, routed)           0.035     1.717    hmc_top_1/hmc_init/reset_reg_reg_n_0_[0]
    SLICE_X78Y237        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.732 r  hmc_top_1/hmc_init/reset_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.015     1.747    hmc_top_1/hmc_init/p_0_in__2[0]
    SLICE_X78Y237        FDRE                                         r  hmc_top_1/hmc_init/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.410     2.257    hmc_top_1/hmc_init/CLK
    SLICE_X78Y237        FDRE                                         r  hmc_top_1/hmc_init/reset_reg_reg[0]/C
                         clock pessimism             -0.619     1.638    
    SLICE_X78Y237        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.694    hmc_top_1/hmc_init/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Net Delay (Source):      1.073ns (routing 0.402ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.445ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.073     1.497    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y235         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.546 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=3, routed)           0.035     1.581    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    SLICE_X3Y235         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.596 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.015     1.611    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X3Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.254     2.101    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.599     1.502    
    SLICE_X3Y235         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.558    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Net Delay (Source):      1.078ns (routing 0.402ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.445ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.078     1.502    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y233         FDSE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y233         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.551 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.035     1.586    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X0Y233         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.601 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_i_1/O
                         net (fo=1, routed)           0.015     1.616    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_i_1_n_0
    SLICE_X0Y233         FDSE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.256     2.103    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y233         FDSE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                         clock pessimism             -0.596     1.507    
    SLICE_X0Y233         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.563    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Net Delay (Source):      1.073ns (routing 0.402ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.445ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.073     1.497    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y235         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.546 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=3, routed)           0.035     1.581    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0
    SLICE_X3Y235         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.596 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1/O
                         net (fo=1, routed)           0.016     1.612    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1_n_0
    SLICE_X3Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.254     2.101    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y235         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                         clock pessimism             -0.599     1.502    
    SLICE_X3Y235         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.558    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out0_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_0_1 rise@0.000ns - clk_out0_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Net Delay (Source):      1.087ns (routing 0.402ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.445ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.051     1.505    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.275     0.230 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.397    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.424 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.087     1.511    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y237         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.560 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/Q
                         net (fo=2, routed)           0.035     1.595    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_pllreset_rx_int
    SLICE_X2Y237         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     1.610 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/pllreset_rx_out_i_1/O
                         net (fo=1, routed)           0.016     1.626    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_1
    SLICE_X2Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
                         net (fo=34, routed)          1.206     1.997    hmc_top_1/debug_pll/refclk
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.390     0.607 r  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.816    hmc_top_1/debug_pll/clk_out0_clk_wiz_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.847 r  hmc_top_1/debug_pll/clkout0_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=275, routed)         1.278     2.125    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y237         FDRE                                         r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/C
                         clock pessimism             -0.609     1.516    
    SLICE_X2Y237         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.572    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X1Y38     hmc_top_1/debug_pll/clkout0_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X77Y237    hmc_top_1/hmc_init/p_rst_n_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X77Y237    hmc_top_1/hmc_init/p_rst_n_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X77Y237    hmc_top_1/hmc_init/p_rst_n_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X78Y237    hmc_top_1/hmc_init/reset_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y226     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y228     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y226     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y226     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y226     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y228     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y228     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X0Y215     hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hmc_top/debug_pll/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X1Y70     hmc_top/debug_pll/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y2  hmc_top/debug_pll/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hmc_top_1/debug_pll/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X1Y47     hmc_top_1/debug_pll/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y1  hmc_top_1/debug_pll/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.474ns (20.265%)  route 1.865ns (79.735%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 12.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.739ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.669ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         2.005     2.734    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X142Y108       FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y108       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.851 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.634     3.485    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X141Y88        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.525 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.725     4.250    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y42        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.435 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__8/O
                         net (fo=3, routed)           0.479     4.914    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X140Y37        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.046 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     5.073    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.745    12.251    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.289    12.541    
                         clock uncertainty           -0.035    12.505    
    SLICE_X140Y37        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.564    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.449ns (19.353%)  route 1.871ns (80.647%))
  Logic Levels:           4  (LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.739ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.669ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         2.005     2.734    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X142Y108       FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y108       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.851 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.634     3.485    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X141Y88        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.525 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.725     4.250    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y42        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.435 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__8/O
                         net (fo=3, routed)           0.472     4.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/resetdone_a
    SLICE_X140Y37        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     4.947 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.947    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X140Y37        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.067     5.014 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     5.054    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_2
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.743    12.249    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.289    12.539    
                         clock uncertainty           -0.035    12.503    
    SLICE_X140Y37        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.563    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.527ns (23.003%)  route 1.764ns (76.997%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.739ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.669ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         2.005     2.734    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X142Y108       FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y108       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.851 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.634     3.485    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X141Y88        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.525 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.725     4.250    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y42        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.435 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__8/O
                         net (fo=3, routed)           0.382     4.817    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X140Y37        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     5.002 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.023     5.025    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.743    12.249    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.289    12.539    
                         clock uncertainty           -0.035    12.503    
    SLICE_X140Y37        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    12.563    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.183ns (17.215%)  route 0.880ns (82.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 12.237 - 10.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.991ns (routing 0.739ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.669ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.991     2.720    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.834 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=17, routed)          0.266     3.100    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X141Y37        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.169 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.614     3.783    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X142Y29        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y29        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.341    12.578    
                         clock uncertainty           -0.035    12.543    
    SLICE_X142Y29        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    12.493    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.183ns (17.248%)  route 0.878ns (82.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 12.237 - 10.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.991ns (routing 0.739ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.669ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.991     2.720    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.834 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=17, routed)          0.266     3.100    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X141Y37        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.169 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.612     3.781    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X142Y29        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y29        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.341    12.578    
                         clock uncertainty           -0.035    12.543    
    SLICE_X142Y29        FDPE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    12.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.460ns (37.338%)  route 0.772ns (62.662%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 12.238 - 10.000 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.739ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.669ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.971     2.700    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.814 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.361     3.175    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y38        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     3.349 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=3, routed)           0.385     3.734    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X140Y38        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     3.906 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.026     3.932    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.732    12.238    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.413    12.651    
                         clock uncertainty           -0.035    12.616    
    SLICE_X140Y38        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.676    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.473ns (41.970%)  route 0.654ns (58.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.739ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.669ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.971     2.700    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.814 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.361     3.175    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y38        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     3.349 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=3, routed)           0.270     3.619    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X140Y38        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.185     3.804 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.023     3.827    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.734    12.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.456    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X140Y38        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    12.720    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  8.894    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.114ns (13.443%)  route 0.734ns (86.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.739ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.669ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.998     2.727    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y37        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.841 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=4, routed)           0.734     3.575    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset
    SLICE_X142Y32        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.736    12.242    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y32        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                         clock pessimism              0.341    12.583    
                         clock uncertainty           -0.035    12.548    
    SLICE_X142Y32        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.063    12.485    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.548ns (53.359%)  route 0.479ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 12.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.739ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.669ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.984     2.713    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y43        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y43        SRL16E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.548     3.261 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/Q
                         net (fo=1, routed)           0.479     3.740    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3_n_0
    SLICE_X142Y48        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.737    12.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y48        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[3]/C
                         clock pessimism              0.395    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X142Y48        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    12.663    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.230ns (23.092%)  route 0.766ns (76.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 12.241 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 0.739ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.669ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.996     2.725    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.839 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=17, routed)          0.740     3.579    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X140Y39        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.695 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.026     3.721    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[1]
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.735    12.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.395    12.636    
                         clock uncertainty           -0.035    12.600    
    SLICE_X140Y39        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.658    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  8.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.878ns (routing 0.385ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.436ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.878     1.130    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.179 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=18, routed)          0.040     1.219    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X140Y37        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.045     1.264 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_i_1/O
                         net (fo=1, routed)           0.012     1.276    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_i_1_n_0
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.051     1.438    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.268     1.169    
    SLICE_X140Y37        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.225    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.094ns (64.828%)  route 0.051ns (35.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.879ns (routing 0.385ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.436ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.879     1.131    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.180 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=17, routed)          0.039     1.219    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/out[1]
    SLICE_X140Y37        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.045     1.264 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.012     1.276    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.049     1.436    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.268     1.167    
    SLICE_X140Y37        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.879ns (routing 0.385ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.436ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.879     1.131    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.180 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/Q
                         net (fo=17, routed)          0.037     1.217    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X140Y37        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.232 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_i_1/O
                         net (fo=1, routed)           0.015     1.247    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_i_1_n_0
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.051     1.438    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.301     1.136    
    SLICE_X140Y37        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.192    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      0.872ns (routing 0.385ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.436ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.872     1.124    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.173 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.037     1.210    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y38        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.225 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[0]_i_1_n_0
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.036     1.423    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.293     1.129    
    SLICE_X140Y38        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.185    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      0.880ns (routing 0.385ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.436ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.880     1.132    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y37        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.181 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=4, routed)           0.198     1.379    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset
    SLICE_X142Y43        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.049     1.436    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y43        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.233     1.202    
    SLICE_X142Y43        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.322    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.872ns (routing 0.385ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.436ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.872     1.124    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.173 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.074     1.247    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y39        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.262 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     1.278    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.037     1.424    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.259     1.164    
    SLICE_X140Y39        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.220    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.064ns (39.506%)  route 0.098ns (60.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.879ns (routing 0.385ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.436ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.879     1.131    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.180 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=17, routed)          0.082     1.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X141Y37        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.277 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.293    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X141Y37        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.054     1.441    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.268     1.172    
    SLICE_X141Y37        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.228    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.872ns (routing 0.385ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.436ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.872     1.124    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.173 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=4, routed)           0.070     1.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X140Y38        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.258 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     1.274    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.034     1.421    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.269     1.152    
    SLICE_X140Y38        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.208    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.171%)  route 0.085ns (51.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.873ns (routing 0.385ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.436ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.873     1.125    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y39        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.174 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=6, routed)           0.070     1.244    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X140Y38        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.030     1.274 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     1.289    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.036     1.423    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.259     1.163    
    SLICE_X140Y38        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.219    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      0.873ns (routing 0.385ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.436ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.873     1.125    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y39        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.173 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=3, routed)           0.038     1.211    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
    SLICE_X140Y39        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.241 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.037     1.424    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.293     1.130    
    SLICE_X140Y39        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.186    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y26       PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X142Y32       PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.020ns (36.455%)  route 1.778ns (63.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 6.541 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.754ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.846 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=133, routed)         0.934     4.780    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y5         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.092     4.872 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.844     5.716    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.212     6.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.377     6.918    
                         clock uncertainty           -0.035     6.883    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[18])
                                                     -0.967     5.916    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[16]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 1.020ns (35.953%)  route 1.817ns (64.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 6.541 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.754ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.846 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=133, routed)         0.934     4.780    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y5         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.092     4.872 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.883     5.755    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[16]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.212     6.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.377     6.918    
                         clock uncertainty           -0.035     6.883    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[16])
                                                     -0.835     6.048    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 PicoFramework/app/PIO_EP/s_out_en_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.394ns (16.101%)  route 2.053ns (83.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 6.493 - 4.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.830ns, distribution 1.809ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.754ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.639     3.036    PicoFramework/app/PIO_EP/bbstub_user_clk
    SLICE_X132Y75        FDRE                                         r  PicoFramework/app/PIO_EP/s_out_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.150 r  PicoFramework/app/PIO_EP/s_out_en_reg/Q
                         net (fo=3, routed)           0.475     3.625    PicoFramework/app/PIO_EP/s_out_en
    SLICE_X131Y76        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.131     3.756 r  PicoFramework/app/PIO_EP/fifo1_i_2__2/O
                         net (fo=4, routed)           0.134     3.890    PicoFramework/app/PIO_EP/fifo1_i_2__2_n_0
    SLICE_X131Y76        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.039 r  PicoFramework/app/PIO_EP/fifo1_i_1__6/O
                         net (fo=2, routed)           1.444     5.483    UserWrapper/stream_out[0].gen_stream_out/s0_fifo/s0_fifo_rd_en_10
    RAMB36_X14Y22        FIFO36E2                                     r  UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.164     6.493    UserWrapper/stream_out[0].gen_stream_out/s0_fifo/user_clk
    RAMB36_X14Y22        FIFO36E2                                     r  UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo2/RDCLK
                         clock pessimism              0.209     6.702    
                         clock uncertainty           -0.035     6.666    
    RAMB36_X14Y22        FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.866     5.800    UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo2
  -------------------------------------------------------------------
                         required time                          5.800    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[19]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 1.020ns (36.222%)  route 1.796ns (63.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 6.541 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.754ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.846 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=133, routed)         0.934     4.780    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y5         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.092     4.872 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.862     5.734    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[19]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.212     6.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.377     6.918    
                         clock uncertainty           -0.035     6.883    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[19])
                                                     -0.827     6.056    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[17]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 1.020ns (36.209%)  route 1.797ns (63.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 6.541 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.754ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.846 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=133, routed)         0.934     4.780    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y5         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.092     4.872 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.863     5.735    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.212     6.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.377     6.918    
                         clock uncertainty           -0.035     6.883    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[17])
                                                     -0.820     6.063    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DIN[31]
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.117ns (4.115%)  route 2.726ns (95.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 6.614 - 4.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 0.830ns, distribution 1.806ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.754ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.636     3.033    UserWrapper/stream_in[0].gen_stream_in/user_clk
    SLICE_X137Y69        FDRE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y69        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.150 r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_reg[31]/Q
                         net (fo=9, routed)           2.726     5.876    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/din[31]
    RAMB36_X15Y32        FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.285     6.614    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X15Y32        FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/WRCLK
                         clock pessimism              0.142     6.756    
                         clock uncertainty           -0.035     6.721    
    RAMB36_X15Y32        FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[31])
                                                     -0.485     6.236    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[20]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.020ns (35.380%)  route 1.863ns (64.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 6.541 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.754ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.846 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=133, routed)         0.934     4.780    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y5         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.092     4.872 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.929     5.801    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[20]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.212     6.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.377     6.918    
                         clock uncertainty           -0.035     6.883    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[20])
                                                     -0.711     6.172    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          6.172    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXRATE[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.114ns (4.400%)  route 2.477ns (95.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 6.568 - 4.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 0.839ns, distribution 1.741ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.763ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.580     2.977    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X135Y54        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y54        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.091 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/Q
                         net (fo=20, routed)          2.477     5.568    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxrate_in[10]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXRATE[1]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.239     6.568    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[3]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                         clock pessimism              0.141     6.709    
                         clock uncertainty           -0.035     6.674    
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_RXUSRCLK2_RXRATE[1])
                                                     -0.714     5.960    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s126i_stream/s0_fifo/fifo1/DIN[41]
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.114ns (4.148%)  route 2.634ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 6.613 - 4.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 0.830ns, distribution 1.805ns)
  Clock Net Delay (Destination): 2.284ns (routing 0.754ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.635     3.032    UserWrapper/stream_in[0].gen_stream_in/user_clk
    SLICE_X134Y62        FDRE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y62        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.146 r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_reg[41]/Q
                         net (fo=9, routed)           2.634     5.780    UserWrapper/UserModule_s2pb/s126i_stream/s0_fifo/din[41]
    RAMB36_X16Y30        FIFO36E2                                     r  UserWrapper/UserModule_s2pb/s126i_stream/s0_fifo/fifo1/DIN[41]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.284     6.613    UserWrapper/UserModule_s2pb/s126i_stream/s0_fifo/user_clk
    RAMB36_X16Y30        FIFO36E2                                     r  UserWrapper/UserModule_s2pb/s126i_stream/s0_fifo/fifo1/WRCLK
                         clock pessimism              0.142     6.755    
                         clock uncertainty           -0.035     6.720    
    RAMB36_X16Y30        FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[41])
                                                     -0.523     6.197    UserWrapper/UserModule_s2pb/s126i_stream/s0_fifo/fifo1
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 PicoFramework/app/PIO_EP/s_out_en_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo1/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.394ns (16.802%)  route 1.951ns (83.198%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 6.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.830ns, distribution 1.809ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.754ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.639     3.036    PicoFramework/app/PIO_EP/bbstub_user_clk
    SLICE_X132Y75        FDRE                                         r  PicoFramework/app/PIO_EP/s_out_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y75        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.150 r  PicoFramework/app/PIO_EP/s_out_en_reg/Q
                         net (fo=3, routed)           0.475     3.625    PicoFramework/app/PIO_EP/s_out_en
    SLICE_X131Y76        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.131     3.756 r  PicoFramework/app/PIO_EP/fifo1_i_2__2/O
                         net (fo=4, routed)           0.134     3.890    PicoFramework/app/PIO_EP/fifo1_i_2__2_n_0
    SLICE_X131Y76        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.039 r  PicoFramework/app/PIO_EP/fifo1_i_1__6/O
                         net (fo=2, routed)           1.342     5.381    UserWrapper/stream_out[0].gen_stream_out/s0_fifo/s0_fifo_rd_en_10
    RAMB36_X14Y21        FIFO36E2                                     r  UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.162     6.491    UserWrapper/stream_out[0].gen_stream_out/s0_fifo/user_clk
    RAMB36_X14Y21        FIFO36E2                                     r  UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo1/RDCLK
                         clock pessimism              0.209     6.700    
                         clock uncertainty           -0.035     6.664    
    RAMB36_X14Y21        FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.866     5.798    UserWrapper/stream_out[0].gen_stream_out/s0_fifo/fifo1
  -------------------------------------------------------------------
                         required time                          5.798    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  0.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.134ns (37.746%)  route 0.221ns (62.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.159ns (routing 0.419ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.474ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.159     1.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y9         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.134     1.411 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           0.221     1.632    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[18]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.329     1.494    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.179     1.315    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[18])
                                                      0.286     1.601    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[110]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.150%)  route 0.247ns (62.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.136ns (routing 0.419ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.474ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.136     1.254    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X15Y14        RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X15Y14        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.146     1.400 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           0.247     1.647    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[110]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[110]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.329     1.494    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.180     1.314    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[110])
                                                      0.301     1.615    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[79]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.131ns (32.266%)  route 0.275ns (67.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.130ns (routing 0.419ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.474ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.130     1.248    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X15Y12        RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X15Y12        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.131     1.379 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/DOUTBDOUT[7]
                         net (fo=1, routed)           0.275     1.654    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[79]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[79]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.329     1.494    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.180     1.314    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[79])
                                                      0.307     1.621    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXRATE[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.163ns (routing 0.441ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.497ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.163     1.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X141Y55        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y55        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[0]/Q
                         net (fo=20, routed)          0.245     1.575    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txrate_in[0]
    GTHE3_CHANNEL_X1Y4   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXRATE[0]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.333     1.498    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y4   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.101     1.397    
    GTHE3_CHANNEL_X1Y4   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXRATE[0])
                                                      0.145     1.542    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[118]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.138ns (37.602%)  route 0.229ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.161ns (routing 0.419ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.474ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.161     1.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.138     1.417 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[9]
                         net (fo=1, routed)           0.229     1.646    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[118]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[118]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.329     1.494    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.176     1.318    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[118])
                                                      0.295     1.613    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      2.174ns (routing 0.754ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.576ns (routing 0.830ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.174     2.503    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
    SLICE_X118Y82        FDCE                                         r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y82        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     2.607 r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[35]/Q
                         net (fo=1, routed)           0.285     2.892    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[35]
    SLICE_X123Y82        FDCE                                         r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.576     2.973    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X123Y82        FDCE                                         r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/C
                         clock pessimism             -0.222     2.751    
    SLICE_X123Y82        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.107     2.858    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.164ns (routing 0.441ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.497ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.164     1.282    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X142Y49        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y49        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.127     1.457    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[397]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.304     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.210     1.259    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     1.423    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[26]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.161ns (routing 0.441ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.497ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.161     1.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X141Y48        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y48        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.328 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/Q
                         net (fo=1, routed)           0.168     1.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[410]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.304     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.180     1.289    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[26])
                                                      0.172     1.461    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1/DIN[60]
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.129ns (routing 0.439ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.495ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.129     1.247    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X127Y38        FDRE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y38        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.296 r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[60]/Q
                         net (fo=1, routed)           0.180     1.476    PicoFramework/app/PIO_EP/axibuffer/fifo/Q[60]
    RAMB36_X16Y8         FIFO36E2                                     r  PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1/DIN[60]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.419     1.584    PicoFramework/app/PIO_EP/axibuffer/fifo/bbstub_user_clk
    RAMB36_X16Y8         FIFO36E2                                     r  PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1/WRCLK
                         clock pessimism             -0.172     1.412    
    RAMB36_X16Y8         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[60])
                                                      0.029     1.441    PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1/DIN[55]
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.127ns (routing 0.439ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.495ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.127     1.245    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X127Y38        FDRE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y38        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.294 r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q3_reg[55]/Q
                         net (fo=1, routed)           0.182     1.476    PicoFramework/app/PIO_EP/axibuffer/fifo/Q[55]
    RAMB36_X16Y8         FIFO36E2                                     r  PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1/DIN[55]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.419     1.584    PicoFramework/app/PIO_EP/axibuffer/fifo/bbstub_user_clk
    RAMB36_X16Y8         FIFO36E2                                     r  PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1/WRCLK
                         clock pessimism             -0.172     1.412    
    RAMB36_X16Y8         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[55])
                                                      0.029     1.441    PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     PCIE_3_1/USERCLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.374         0.297       0.077      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.374         0.297       0.077      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.374         0.291       0.083      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/CORECLK  0.374         0.284       0.090      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK  0.374         0.280       0.094      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK  0.374         0.273       0.101      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.609         0.411       0.198      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.609         0.407       0.202      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.609         0.406       0.203      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK  0.609         0.402       0.207      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_picoclk
  To Clock:  sys_picoclk

Setup :            0  Failing Endpoints,  Worst Slack      235.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.545ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.357ns (30.722%)  route 3.060ns (69.278%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 245.736 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.785ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174    10.989 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[5]
                         net (fo=1, routed)           0.038    11.027    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_96
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.877   245.736    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[30]/C
                         clock pessimism              0.813   246.549    
                         clock uncertainty           -0.035   246.513    
    SLICE_X129Y109       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059   246.572    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[30]
  -------------------------------------------------------------------
                         required time                        246.572    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                235.545    

Slack (MET) :             235.580ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.321ns (30.132%)  route 3.063ns (69.868%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 245.738 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.785ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138    10.953 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.041    10.994    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_98
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.879   245.738    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[28]/C
                         clock pessimism              0.813   246.551    
                         clock uncertainty           -0.035   246.515    
    SLICE_X129Y109       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059   246.574    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[28]
  -------------------------------------------------------------------
                         required time                        246.574    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                235.580    

Slack (MET) :             235.582ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.324ns (30.221%)  route 3.057ns (69.779%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 245.736 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.785ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141    10.956 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[4]
                         net (fo=1, routed)           0.035    10.991    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_97
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.877   245.736    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[29]/C
                         clock pessimism              0.813   246.549    
                         clock uncertainty           -0.035   246.513    
    SLICE_X129Y109       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060   246.573    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[29]
  -------------------------------------------------------------------
                         required time                        246.573    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                235.582    

Slack (MET) :             235.583ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.319ns (30.114%)  route 3.061ns (69.886%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 245.736 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.785ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136    10.951 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[6]
                         net (fo=1, routed)           0.039    10.990    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_95
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.877   245.736    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[31]/C
                         clock pessimism              0.813   246.549    
                         clock uncertainty           -0.035   246.513    
    SLICE_X129Y109       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060   246.573    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[31]
  -------------------------------------------------------------------
                         required time                        246.573    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                235.583    

Slack (MET) :             235.584ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.316ns (30.053%)  route 3.063ns (69.948%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 245.738 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.785ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    10.948 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.041    10.989    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_100
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.879   245.738    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[26]/C
                         clock pessimism              0.813   246.551    
                         clock uncertainty           -0.035   246.515    
    SLICE_X129Y109       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058   246.573    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[26]
  -------------------------------------------------------------------
                         required time                        246.573    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                235.584    

Slack (MET) :             235.623ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.282ns (29.532%)  route 3.059ns (70.468%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 245.738 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.785ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099    10.914 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.037    10.951    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_101
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.879   245.738    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[25]/C
                         clock pessimism              0.813   246.551    
                         clock uncertainty           -0.035   246.515    
    SLICE_X129Y109       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059   246.574    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[25]
  -------------------------------------------------------------------
                         required time                        246.574    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                235.623    

Slack (MET) :             235.626ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.393ns (32.119%)  route 2.944ns (67.881%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 245.736 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.785ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.476    10.100    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y106       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.204    10.304 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[1]_i_7/O
                         net (fo=1, routed)           0.000    10.304    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[1]_i_7_n_0
    SLICE_X129Y106       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.340    10.644 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[1]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.671    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[1]_i_1_n_0
    SLICE_X129Y107       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.693 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.720    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]_i_1_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    10.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/O[7]
                         net (fo=1, routed)           0.041    10.947    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_87
    SLICE_X129Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.877   245.736    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[24]/C
                         clock pessimism              0.813   246.549    
                         clock uncertainty           -0.035   246.513    
    SLICE_X129Y108       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060   246.573    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[24]
  -------------------------------------------------------------------
                         required time                        246.573    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                235.626    

Slack (MET) :             235.627ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.272ns (29.329%)  route 3.065ns (70.671%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 245.738 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.785ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.622    10.246    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y108       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    10.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6/O
                         net (fo=1, routed)           0.000    10.451    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[17]_i_6_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.337    10.788 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.815    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1_n_0
    SLICE_X129Y109       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089    10.904 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.043    10.947    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_99
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.879   245.738    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[27]/C
                         clock pessimism              0.813   246.551    
                         clock uncertainty           -0.035   246.515    
    SLICE_X129Y109       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059   246.574    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[27]
  -------------------------------------------------------------------
                         required time                        246.574    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                235.627    

Slack (MET) :             235.640ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.381ns (31.953%)  route 2.941ns (68.047%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 245.736 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.785ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.476    10.100    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y106       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.204    10.304 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[1]_i_7/O
                         net (fo=1, routed)           0.000    10.304    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[1]_i_7_n_0
    SLICE_X129Y106       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.340    10.644 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[1]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.671    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[1]_i_1_n_0
    SLICE_X129Y107       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.693 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.720    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]_i_1_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174    10.894 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/O[5]
                         net (fo=1, routed)           0.038    10.932    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_89
    SLICE_X129Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.877   245.736    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[22]/C
                         clock pessimism              0.813   246.549    
                         clock uncertainty           -0.035   246.513    
    SLICE_X129Y108       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059   246.572    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[22]
  -------------------------------------------------------------------
                         required time                        246.572    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                235.640    

Slack (MET) :             235.675ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.345ns (31.359%)  route 2.944ns (68.641%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 245.738 - 240.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.855ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.785ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         2.114     6.610    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y106       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.724 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[8]/Q
                         net (fo=3, routed)           0.478     7.202    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[8]
    SLICE_X130Y107       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     7.387 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.137     7.524    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X130Y106       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     7.565 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.149     7.714    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X130Y107       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     7.899 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.609     8.508    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y104       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     8.624 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=132, routed)         1.476    10.100    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_active1
    SLICE_X129Y106       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.204    10.304 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[1]_i_7/O
                         net (fo=1, routed)           0.000    10.304    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len[1]_i_7_n_0
    SLICE_X129Y106       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.340    10.644 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[1]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.671    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[1]_i_1_n_0
    SLICE_X129Y107       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.693 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]_i_1/CO[7]
                         net (fo=1, routed)           0.027    10.720    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]_i_1_n_0
    SLICE_X129Y108       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138    10.858 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.041    10.899    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo_n_91
    SLICE_X129Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231   242.560    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.664 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120   243.784    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.859 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.879   245.738    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[20]/C
                         clock pessimism              0.813   246.551    
                         clock uncertainty           -0.035   246.515    
    SLICE_X129Y108       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059   246.574    PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[20]
  -------------------------------------------------------------------
                         required time                        246.574    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                235.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[71]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[7]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.894ns (routing 0.392ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.894     2.866    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y96        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y96        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.915 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[71]/Q
                         net (fo=1, routed)           0.151     3.066    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[71]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[7])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[58]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.886ns (routing 0.392ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.886     2.858    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X128Y89        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y89        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.907 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[58]/Q
                         net (fo=1, routed)           0.159     3.066    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[58]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[58]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[58])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/cmd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Net Delay (Source):      0.905ns (routing 0.392ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.436ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.905     2.877    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X128Y109       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/cmd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.925 r  PicoFramework/app/FrameworkPicoBus/s2pb/cmd_reg[19]/Q
                         net (fo=3, routed)           0.070     2.995    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/Q[19]
    SLICE_X128Y108       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.010 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.rd_len[19]_i_1/O
                         net (fo=1, routed)           0.016     3.026    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_175
    SLICE_X128Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.081     3.532    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X128Y108       FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[19]/C
                         clock pessimism             -0.598     2.934    
    SLICE_X128Y108       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.990    PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[8]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Net Delay (Source):      0.892ns (routing 0.392ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.892     2.864    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X128Y95        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y95        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.912 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[8]/Q
                         net (fo=1, routed)           0.115     3.027    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[8]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.602     2.962    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[8])
                                                      0.029     2.991    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[43]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.884ns (routing 0.392ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.884     2.856    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X127Y91        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.905 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[43]/Q
                         net (fo=1, routed)           0.168     3.073    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[43]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[43]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[43])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[27]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.889ns (routing 0.392ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.889     2.861    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X127Y93        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y93        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.910 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[27]/Q
                         net (fo=1, routed)           0.164     3.074    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[27]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[27])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[61]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.882ns (routing 0.392ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.882     2.854    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X127Y92        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y92        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.902 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[61]/Q
                         net (fo=1, routed)           0.172     3.074    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[61]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[61]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[61])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[66]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[2]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.894ns (routing 0.392ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.894     2.866    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y96        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y96        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.915 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[66]/Q
                         net (fo=1, routed)           0.160     3.075    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[66]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[2])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[52]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[52]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Net Delay (Source):      0.887ns (routing 0.392ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.887     2.859    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X129Y94        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y94        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.907 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[52]/Q
                         net (fo=1, routed)           0.170     3.077    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[52]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[52]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.560     3.004    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[52])
                                                      0.029     3.033    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[5]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Net Delay (Source):      0.883ns (routing 0.392ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.436ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         0.883     2.855    PicoFramework/app/FrameworkPicoBus/s2pb/wr_rst_q_reg[4]
    SLICE_X128Y90        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y90        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.903 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.132     3.035    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[5]
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y1 (CLOCK_ROOT)    net (fo=440, routed)         1.113     3.564    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y18        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.603     2.961    
    RAMB36_X16Y18        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[5])
                                                      0.029     2.990    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_picoclk
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y21   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X15Y16   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y18   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y19   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X126Y101  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X126Y101  PicoFramework/app/FrameworkPicoBus/s2pb/rst_qq__reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X126Y109  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/power_on_wr_rst_reg_reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X126Y107  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[3]_srl4/CLK
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X125Y109  PicoFramework/app/CardInfo/PicoDataOut_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X125Y108  PicoFramework/app/CardInfo/PicoDataOut_reg[13]/C
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y18   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y21   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y21   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y16   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y18   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y19   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y19   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y16   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X126Y101  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X126Y101  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y21   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y21   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y16   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y16   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y18   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y18   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y19   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y19   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X126Y101  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X126Y101  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dclk
  To Clock:  dclk

Setup :            0  Failing Endpoints,  Worst Slack    15356.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     7678.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15356.489ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.672ns (25.826%)  route 1.930ns (74.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.032     9.577    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     9.751 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.898    10.649    PicoFramework/app/SystemMonitor/Vp
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[2]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15367.135    PicoFramework/app/SystemMonitor/Vp_reg[2]
  -------------------------------------------------------------------
                         required time                      15367.137    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                              15356.489    

Slack (MET) :             15356.489ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.672ns (25.826%)  route 1.930ns (74.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.032     9.577    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     9.751 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.898    10.649    PicoFramework/app/SystemMonitor/Vp
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[4]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15367.135    PicoFramework/app/SystemMonitor/Vp_reg[4]
  -------------------------------------------------------------------
                         required time                      15367.137    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                              15356.489    

Slack (MET) :             15356.489ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.672ns (25.826%)  route 1.930ns (74.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.032     9.577    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     9.751 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.898    10.649    PicoFramework/app/SystemMonitor/Vp
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[6]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050 15367.135    PicoFramework/app/SystemMonitor/Vp_reg[6]
  -------------------------------------------------------------------
                         required time                      15367.137    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                              15356.489    

Slack (MET) :             15356.489ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.672ns (25.826%)  route 1.930ns (74.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.032     9.577    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     9.751 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.898    10.649    PicoFramework/app/SystemMonitor/Vp
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[7]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050 15367.135    PicoFramework/app/SystemMonitor/Vp_reg[7]
  -------------------------------------------------------------------
                         required time                      15367.137    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                              15356.489    

Slack (MET) :             15356.713ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.671ns (28.205%)  route 1.708ns (71.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.029     9.574    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     9.747 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          0.679    10.426    PicoFramework/app/SystemMonitor/Vccint
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[2]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047 15367.138    PicoFramework/app/SystemMonitor/Vccint_reg[2]
  -------------------------------------------------------------------
                         required time                      15367.139    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                              15356.713    

Slack (MET) :             15356.713ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.671ns (28.205%)  route 1.708ns (71.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.029     9.574    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     9.747 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          0.679    10.426    PicoFramework/app/SystemMonitor/Vccint
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047 15367.138    PicoFramework/app/SystemMonitor/Vccint_reg[4]
  -------------------------------------------------------------------
                         required time                      15367.139    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                              15356.713    

Slack (MET) :             15356.713ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.671ns (28.205%)  route 1.708ns (71.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.029     9.574    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     9.747 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          0.679    10.426    PicoFramework/app/SystemMonitor/Vccint
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047 15367.138    PicoFramework/app/SystemMonitor/Vccint_reg[6]
  -------------------------------------------------------------------
                         required time                      15367.139    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                              15356.713    

Slack (MET) :             15356.713ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.671ns (28.205%)  route 1.708ns (71.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 15366.295 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.029     9.574    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     9.747 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          0.679    10.426    PicoFramework/app/SystemMonitor/Vccint
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.449 15366.295    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y107       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/C
                         clock pessimism              0.925 15367.220    
                         clock uncertainty           -0.035 15367.185    
    SLICE_X130Y107       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047 15367.138    PicoFramework/app/SystemMonitor/Vccint_reg[7]
  -------------------------------------------------------------------
                         required time                      15367.139    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                              15356.713    

Slack (MET) :             15356.762ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.671ns (26.786%)  route 1.834ns (73.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 15366.465 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.931ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.029     9.574    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     9.747 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          0.805    10.552    PicoFramework/app/SystemMonitor/Vccint
    SLICE_X130Y108       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.619 15366.465    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y108       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[0]/C
                         clock pessimism              0.931 15367.396    
                         clock uncertainty           -0.035 15367.360    
    SLICE_X130Y108       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15367.311    PicoFramework/app/SystemMonitor/Vccint_reg[0]
  -------------------------------------------------------------------
                         required time                      15367.313    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                              15356.762    

Slack (MET) :             15356.762ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.671ns (26.786%)  route 1.834ns (73.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 15366.465 - 15360.001 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    0.931ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.516     2.913    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.027 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.386     4.413    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         2.124     6.620    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.733 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          1.314     8.047    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498     8.545 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.029     9.574    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     9.747 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          0.805    10.552    PicoFramework/app/SystemMonitor/Vccint
    SLICE_X130Y108       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.231 15362.562    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104 15362.665 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.120 15363.785    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.860 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.882 15365.742    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104 15365.846 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.619 15366.465    PicoFramework/app/SystemMonitor/dclk
    SLICE_X130Y108       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[1]/C
                         clock pessimism              0.931 15367.396    
                         clock uncertainty           -0.035 15367.360    
    SLICE_X130Y108       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15367.311    PicoFramework/app/SystemMonitor/Vccint_reg[1]
  -------------------------------------------------------------------
                         required time                      15367.313    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                              15356.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.066ns (12.865%)  route 0.447ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[15])
                                                      0.066     3.677 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[15]
                         net (fo=4, routed)           0.447     4.124    PicoFramework/app/SystemMonitor/dobus[15]
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.714     4.297    PicoFramework/app/SystemMonitor/dclk
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[9]/C
                         clock pessimism             -0.703     3.594    
    SLICE_X128Y110       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.650    PicoFramework/app/SystemMonitor/Vccint_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.057ns (10.536%)  route 0.484ns (89.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[14])
                                                      0.057     3.668 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[14]
                         net (fo=4, routed)           0.484     4.152    PicoFramework/app/SystemMonitor/dobus[14]
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.714     4.297    PicoFramework/app/SystemMonitor/dclk
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[8]/C
                         clock pessimism             -0.703     3.594    
    SLICE_X128Y110       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.649    PicoFramework/app/SystemMonitor/Vp_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.066ns (12.022%)  route 0.483ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[15])
                                                      0.066     3.677 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[15]
                         net (fo=4, routed)           0.483     4.160    PicoFramework/app/SystemMonitor/dobus[15]
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.714     4.297    PicoFramework/app/SystemMonitor/dclk
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[9]/C
                         clock pessimism             -0.703     3.594    
    SLICE_X128Y110       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.649    PicoFramework/app/SystemMonitor/Vp_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.062ns (11.992%)  route 0.455ns (88.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[10])
                                                      0.062     3.673 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[10]
                         net (fo=4, routed)           0.455     4.128    PicoFramework/app/SystemMonitor/dobus[10]
    SLICE_X129Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.661     4.244    PicoFramework/app/SystemMonitor/dclk
    SLICE_X129Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
                         clock pessimism             -0.703     3.541    
    SLICE_X129Y110       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.597    PicoFramework/app/SystemMonitor/Vccaux_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.057ns (9.580%)  route 0.538ns (90.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[14])
                                                      0.057     3.668 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[14]
                         net (fo=4, routed)           0.538     4.206    PicoFramework/app/SystemMonitor/dobus[14]
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.714     4.297    PicoFramework/app/SystemMonitor/dclk
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[8]/C
                         clock pessimism             -0.703     3.594    
    SLICE_X128Y110       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.650    PicoFramework/app/SystemMonitor/Vccint_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/my_sysmon/DEN
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.979%)  route 0.132ns (34.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_EOC)
                                                      0.256     3.867 r  PicoFramework/app/SystemMonitor/my_sysmon/EOC
                         net (fo=1, routed)           0.132     3.999    PicoFramework/app/SystemMonitor/eoc
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.902     4.485    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                         clock pessimism             -0.865     3.620    
    SYSMONE1_X0Y0        SYSMONE1 (Hold_SYSMONE1_DCLK_DEN)
                                                     -0.272     3.348    PicoFramework/app/SystemMonitor/my_sysmon
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.062ns (9.598%)  route 0.584ns (90.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[10])
                                                      0.062     3.673 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[10]
                         net (fo=4, routed)           0.584     4.257    PicoFramework/app/SystemMonitor/dobus[10]
    SLICE_X129Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.661     4.244    PicoFramework/app/SystemMonitor/dclk
    SLICE_X129Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[4]/C
                         clock pessimism             -0.703     3.541    
    SLICE_X129Y110       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     3.597    PicoFramework/app/SystemMonitor/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/my_sysmon/DADDR[2]
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.258ns (53.416%)  route 0.225ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[2])
                                                      0.258     3.869 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[2]
                         net (fo=5, routed)           0.225     4.094    PicoFramework/app/SystemMonitor/channel[2]
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.902     4.485    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                         clock pessimism             -0.865     3.620    
    SYSMONE1_X0Y0        SYSMONE1 (Hold_SYSMONE1_DCLK_DADDR[2])
                                                     -0.283     3.337    PicoFramework/app/SystemMonitor/my_sysmon
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.060ns (7.472%)  route 0.743ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[11])
                                                      0.060     3.671 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[11]
                         net (fo=4, routed)           0.743     4.414    PicoFramework/app/SystemMonitor/dobus[11]
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.714     4.297    PicoFramework/app/SystemMonitor/dclk
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[5]/C
                         clock pessimism             -0.703     3.594    
    SLICE_X128Y110       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.650    PicoFramework/app/SystemMonitor/Vccint_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.234ns (30.911%)  route 0.523ns (69.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.111     1.229    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.278 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.667     1.945    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.972 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         0.905     2.877    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.926 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.685     3.611    PicoFramework/app/SystemMonitor/dclk
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DRDY)
                                                      0.219     3.830 r  PicoFramework/app/SystemMonitor/my_sysmon/DRDY
                         net (fo=4, routed)           0.384     4.214    PicoFramework/app/SystemMonitor/drdy
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     4.229 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.139     4.368    PicoFramework/app/SystemMonitor/Vp
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.310     1.475    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/bbstub_user_clk
    SLICE_X124Y24        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.539 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.881     2.420    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.451 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=440, routed)         1.068     3.519    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X136Y107       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.064     3.583 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=42, routed)          0.714     4.297    PicoFramework/app/SystemMonitor/dclk
    SLICE_X128Y110       FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[3]/C
                         clock pessimism             -0.703     3.594    
    SLICE_X128Y110       FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.002     3.592    PicoFramework/app/SystemMonitor/Vp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           4.368    
  -------------------------------------------------------------------
                         slack                                  0.776    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk
Waveform(ns):       { 0.000 7680.001 }
Period(ns):         15360.002
Sources:            { PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SYSMONE1/DCLK  n/a            4.000         15360.002   15356.002  SYSMONE1_X0Y0   PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y109  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y109  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y109  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y109  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/C
Low Pulse Width   Fast    SYSMONE1/DCLK  n/a            1.600         7680.000    7678.400   SYSMONE1_X0Y0   PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Slow    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0   PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7679.999    7679.725   SLICE_X129Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7679.999    7679.725   SLICE_X129Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7679.999    7679.725   SLICE_X129Y110  PicoFramework/app/SystemMonitor/temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7679.999    7679.725   SLICE_X129Y110  PicoFramework/app/SystemMonitor/temp_reg[5]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y109  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
High Pulse Width  Slow    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0   PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK  n/a            1.600         7680.002    7678.402   SYSMONE1_X0Y0   PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y109  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X130Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.001    7679.726   SLICE_X129Y110  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  usr_picoclk
  To Clock:  usr_picoclk

Setup :            0  Failing Endpoints,  Worst Slack      225.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             225.287ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.502ns  (logic 0.842ns (5.806%)  route 13.660ns (94.194%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 245.822 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.351ns, distribution 1.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.527    15.275    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X22Y243        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.191    15.466 r  UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2/O
                         net (fo=42, routed)          4.445    19.911    UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2_n_0
    SLICE_X108Y256       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.173    20.084 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[28]_i_6/O
                         net (fo=1, routed)           0.421    20.505    UserWrapper/UserModule_s2pb/s2pb/debug_dout[28]_i_6_n_0
    SLICE_X107Y253       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    20.696 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[28]_i_4/O
                         net (fo=1, routed)           0.238    20.934    UserWrapper/UserModule_s2pb/s2pb/debug_dout[28]_i_4_n_0
    SLICE_X105Y253       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173    21.107 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[28]_i_1/O
                         net (fo=1, routed)           0.029    21.136    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[28]
    SLICE_X105Y253       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.135   245.822    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X105Y253       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[28]/C
                         clock pessimism              0.577   246.399    
                         clock uncertainty           -0.035   246.364    
    SLICE_X105Y253       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059   246.423    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[28]
  -------------------------------------------------------------------
                         required time                        246.423    
                         arrival time                         -21.136    
  -------------------------------------------------------------------
                         slack                                225.287    

Slack (MET) :             225.489ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.308ns  (logic 0.594ns (4.152%)  route 13.714ns (95.848%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 245.830 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.351ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.527    15.275    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X22Y243        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.191    15.466 r  UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2/O
                         net (fo=42, routed)          4.441    19.907    UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2_n_0
    SLICE_X108Y256       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071    19.978 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[26]_i_6/O
                         net (fo=1, routed)           0.361    20.339    UserWrapper/UserModule_s2pb/s2pb/debug_dout[26]_i_6_n_0
    SLICE_X106Y254       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177    20.516 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[26]_i_4/O
                         net (fo=1, routed)           0.358    20.874    UserWrapper/UserModule_s2pb/s2pb/debug_dout[26]_i_4_n_0
    SLICE_X102Y254       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041    20.915 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[26]_i_1/O
                         net (fo=1, routed)           0.027    20.942    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[26]
    SLICE_X102Y254       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.143   245.830    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X102Y254       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[26]/C
                         clock pessimism              0.577   246.407    
                         clock uncertainty           -0.035   246.372    
    SLICE_X102Y254       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059   246.431    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[26]
  -------------------------------------------------------------------
                         required time                        246.431    
                         arrival time                         -20.942    
  -------------------------------------------------------------------
                         slack                                225.489    

Slack (MET) :             225.495ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.297ns  (logic 0.779ns (5.449%)  route 13.518ns (94.551%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 245.825 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.351ns, distribution 1.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.527    15.275    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X22Y243        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.191    15.466 r  UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2/O
                         net (fo=42, routed)          4.456    19.922    UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2_n_0
    SLICE_X108Y247       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173    20.095 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[16]_i_8/O
                         net (fo=1, routed)           0.126    20.221    UserWrapper/UserModule_s2pb/s2pb/debug_dout[16]_i_8_n_0
    SLICE_X108Y247       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116    20.337 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[16]_i_2/O
                         net (fo=1, routed)           0.380    20.717    UserWrapper/UserModule_s2pb/s2pb/debug_dout[16]_i_2_n_0
    SLICE_X108Y253       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185    20.902 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[16]_i_1/O
                         net (fo=1, routed)           0.029    20.931    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[16]
    SLICE_X108Y253       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.138   245.825    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X108Y253       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[16]/C
                         clock pessimism              0.577   246.402    
                         clock uncertainty           -0.035   246.367    
    SLICE_X108Y253       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059   246.426    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[16]
  -------------------------------------------------------------------
                         required time                        246.426    
                         arrival time                         -20.931    
  -------------------------------------------------------------------
                         slack                                225.495    

Slack (MET) :             225.679ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.118ns  (logic 0.591ns (4.186%)  route 13.527ns (95.814%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 245.830 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.351ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 f  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.633    15.381    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X25Y251        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    15.498 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2/O
                         net (fo=42, routed)          4.322    19.820    UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2_n_0
    SLICE_X105Y254       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    19.891 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[27]_i_6/O
                         net (fo=1, routed)           0.126    20.017    UserWrapper/UserModule_s2pb/s2pb/debug_dout[27]_i_6_n_0
    SLICE_X105Y254       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    20.133 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[27]_i_4/O
                         net (fo=1, routed)           0.417    20.550    UserWrapper/UserModule_s2pb/s2pb/debug_dout[27]_i_4_n_0
    SLICE_X102Y254       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173    20.723 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[27]_i_1/O
                         net (fo=1, routed)           0.029    20.752    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[27]
    SLICE_X102Y254       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.143   245.830    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X102Y254       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[27]/C
                         clock pessimism              0.577   246.407    
                         clock uncertainty           -0.035   246.372    
    SLICE_X102Y254       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059   246.431    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[27]
  -------------------------------------------------------------------
                         required time                        246.431    
                         arrival time                         -20.752    
  -------------------------------------------------------------------
                         slack                                225.679    

Slack (MET) :             225.692ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.094ns  (logic 0.509ns (3.611%)  route 13.585ns (96.389%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 245.819 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.351ns, distribution 1.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 f  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.633    15.381    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X25Y251        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    15.498 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2/O
                         net (fo=42, routed)          4.329    19.827    UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2_n_0
    SLICE_X106Y250       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137    19.964 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[24]_i_6/O
                         net (fo=1, routed)           0.302    20.266    UserWrapper/UserModule_s2pb/s2pb/debug_dout[24]_i_6_n_0
    SLICE_X105Y250       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070    20.336 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[24]_i_4/O
                         net (fo=1, routed)           0.294    20.630    UserWrapper/UserModule_s2pb/s2pb/debug_dout[24]_i_4_n_0
    SLICE_X102Y253       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071    20.701 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[24]_i_1/O
                         net (fo=1, routed)           0.027    20.728    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[24]
    SLICE_X102Y253       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.132   245.819    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X102Y253       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[24]/C
                         clock pessimism              0.577   246.396    
                         clock uncertainty           -0.035   246.361    
    SLICE_X102Y253       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059   246.420    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[24]
  -------------------------------------------------------------------
                         required time                        246.420    
                         arrival time                         -20.728    
  -------------------------------------------------------------------
                         slack                                225.692    

Slack (MET) :             225.694ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.099ns  (logic 0.597ns (4.234%)  route 13.502ns (95.766%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 245.826 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.351ns, distribution 1.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 f  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.633    15.381    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X25Y251        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    15.498 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2/O
                         net (fo=42, routed)          3.830    19.328    UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2_n_0
    SLICE_X109Y248       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043    19.371 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[2]_i_7/O
                         net (fo=1, routed)           0.627    19.998    UserWrapper/UserModule_s2pb/s2pb/debug_dout[2]_i_7_n_0
    SLICE_X108Y248       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132    20.130 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[2]_i_5/O
                         net (fo=1, routed)           0.385    20.515    UserWrapper/UserModule_s2pb/s2pb/debug_dout[2]_i_5_n_0
    SLICE_X107Y249       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191    20.706 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[2]_i_1/O
                         net (fo=1, routed)           0.027    20.733    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[2]
    SLICE_X107Y249       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.139   245.826    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X107Y249       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[2]/C
                         clock pessimism              0.577   246.403    
                         clock uncertainty           -0.035   246.368    
    SLICE_X107Y249       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059   246.427    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[2]
  -------------------------------------------------------------------
                         required time                        246.427    
                         arrival time                         -20.733    
  -------------------------------------------------------------------
                         slack                                225.694    

Slack (MET) :             225.694ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        14.099ns  (logic 0.589ns (4.178%)  route 13.510ns (95.822%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 245.826 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.351ns, distribution 1.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.527    15.275    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X22Y243        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.191    15.466 r  UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2/O
                         net (fo=42, routed)          4.440    19.906    UserWrapper/UserModule_s2pb/s2pb/shift[4][4]_i_2_n_0
    SLICE_X108Y256       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.070    19.976 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[8]_i_6/O
                         net (fo=1, routed)           0.383    20.359    UserWrapper/UserModule_s2pb/s2pb/debug_dout[8]_i_6_n_0
    SLICE_X108Y249       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173    20.532 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[8]_i_4/O
                         net (fo=1, routed)           0.133    20.665    UserWrapper/UserModule_s2pb/s2pb/debug_dout[8]_i_4_n_0
    SLICE_X108Y250       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041    20.706 r  UserWrapper/UserModule_s2pb/s2pb/debug_dout[8]_i_1/O
                         net (fo=1, routed)           0.027    20.733    hmc_top/hmc_phy/hmc_pma/hmc_bonder/rx_0_reg[607]_0[8]
    SLICE_X108Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.139   245.826    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X108Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[8]/C
                         clock pessimism              0.577   246.403    
                         clock uncertainty           -0.035   246.368    
    SLICE_X108Y250       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059   246.427    hmc_top/hmc_phy/hmc_pma/hmc_bonder/debug_dout_reg[8]
  -------------------------------------------------------------------
                         required time                        246.427    
                         arrival time                         -20.733    
  -------------------------------------------------------------------
                         slack                                225.694    

Slack (MET) :             225.783ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        13.922ns  (logic 0.366ns (2.629%)  route 13.556ns (97.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.847ns = ( 245.847 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.351ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 f  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.633    15.381    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X25Y251        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    15.498 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2/O
                         net (fo=42, routed)          3.762    19.260    UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2_n_0
    SLICE_X107Y240       LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.135    19.395 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_1/O
                         net (fo=20, routed)          1.161    20.556    hmc_top/hmc_phy/hmc_pma/hmc_bonder/W32.PicoAddr_reg[3]_rep__0[0]
    SLICE_X112Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.160   245.847    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X112Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][1]/C
                         clock pessimism              0.577   246.424    
                         clock uncertainty           -0.035   246.389    
    SLICE_X112Y250       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050   246.339    hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][1]
  -------------------------------------------------------------------
                         required time                        246.339    
                         arrival time                         -20.556    
  -------------------------------------------------------------------
                         slack                                225.783    

Slack (MET) :             225.783ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        13.922ns  (logic 0.366ns (2.629%)  route 13.556ns (97.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.847ns = ( 245.847 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.351ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 f  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.633    15.381    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X25Y251        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    15.498 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2/O
                         net (fo=42, routed)          3.762    19.260    UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2_n_0
    SLICE_X107Y240       LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.135    19.395 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_1/O
                         net (fo=20, routed)          1.161    20.556    hmc_top/hmc_phy/hmc_pma/hmc_bonder/W32.PicoAddr_reg[3]_rep__0[0]
    SLICE_X112Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.160   245.847    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X112Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][3]/C
                         clock pessimism              0.577   246.424    
                         clock uncertainty           -0.035   246.389    
    SLICE_X112Y250       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050   246.339    hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][3]
  -------------------------------------------------------------------
                         required time                        246.339    
                         arrival time                         -20.556    
  -------------------------------------------------------------------
                         slack                                225.783    

Slack (MET) :             225.789ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (usr_picoclk rise@240.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        13.919ns  (logic 0.366ns (2.629%)  route 13.553ns (97.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.847ns = ( 245.847 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 0.380ns, distribution 2.016ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.351ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.869     3.266    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.380 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.775     4.155    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.238 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.396     6.634    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X106Y223       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y223       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.748 f  UserWrapper/UserModule_s2pb/s2pb/W32.PicoAddr_reg[2]/Q
                         net (fo=2562, routed)        8.633    15.381    UserWrapper/UserModule_s2pb/s2pb/Q[1]
    SLICE_X25Y251        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    15.498 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2/O
                         net (fo=42, routed)          3.762    19.260    UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_2_n_0
    SLICE_X107Y240       LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.135    19.395 r  UserWrapper/UserModule_s2pb/s2pb/shift[0][4]_i_1/O
                         net (fo=20, routed)          1.158    20.553    hmc_top/hmc_phy/hmc_pma/hmc_bonder/W32.PicoAddr_reg[3]_rep__0[0]
    SLICE_X112Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       2.563   242.892    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104   242.996 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.616   243.612    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.687 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        2.160   245.847    hmc_top/hmc_phy/hmc_pma/hmc_bonder/PicoClk
    SLICE_X112Y250       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][0]/C
                         clock pessimism              0.577   246.424    
                         clock uncertainty           -0.035   246.389    
    SLICE_X112Y250       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047   246.342    hmc_top/hmc_phy/hmc_pma/hmc_bonder/shift_reg[3][0]
  -------------------------------------------------------------------
                         required time                        246.342    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                225.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[3]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      0.915ns (routing 0.162ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.181ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        0.915     2.751    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X34Y247        FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y247        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.800 r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[467]/Q
                         net (fo=2, routed)           0.144     2.944    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[35]
    RAMB36_X4Y49         RAMB36E2                                     r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[3]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.134     3.357    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y49         RAMB36E2                                     r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.472     2.885    
    RAMB36_X4Y49         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[3])
                                                      0.029     2.914    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/W32.o_data_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[32]
                            (rising edge-triggered cell FIFO36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.037ns (routing 0.162ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.181ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.037     2.873    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X118Y103       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.o_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y103       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.921 r  UserWrapper/UserModule_s2pb/s2pb/W32.o_data_reg_reg[32]/Q
                         net (fo=1, routed)           0.158     3.079    UserWrapper/UserModule_s2pb/s2pb/so_fifo/Q[32]
    RAMB36_X14Y20        FIFO36E2                                     r  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[32]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.268     3.491    UserWrapper/UserModule_s2pb/s2pb/so_fifo/CLK
    RAMB36_X14Y20        FIFO36E2                                     r  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.476     3.015    
    RAMB36_X14Y20        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[32])
                                                      0.029     3.044    UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule_s2pb/s2pb/cmd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s2pb/W32.rd_len_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      1.054ns (routing 0.162ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.181ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.054     2.890    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X124Y152       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/cmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y152       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.938 r  UserWrapper/UserModule_s2pb/s2pb/cmd_reg[6]/Q
                         net (fo=3, routed)           0.075     3.013    UserWrapper/UserModule_s2pb/s2pb/so_fifo/cmd_reg[64][6]
    SLICE_X122Y152       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.015     3.028 r  UserWrapper/UserModule_s2pb/s2pb/so_fifo/W32.rd_len[6]_i_1__0/O
                         net (fo=1, routed)           0.014     3.042    UserWrapper/UserModule_s2pb/s2pb/so_fifo_n_189
    SLICE_X122Y152       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.rd_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.222     3.445    UserWrapper/UserModule_s2pb/s2pb/power_on_rd_rst_reg_reg[4]
    SLICE_X122Y152       FDRE                                         r  UserWrapper/UserModule_s2pb/s2pb/W32.rd_len_reg[6]/C
                         clock pessimism             -0.494     2.951    
    SLICE_X122Y152       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.007    UserWrapper/UserModule_s2pb/s2pb/W32.rd_len_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[461]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Net Delay (Source):      1.120ns (routing 0.162ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.181ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.120     2.956    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X124Y249       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[461]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y249       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.005 r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[461]/Q
                         net (fo=2, routed)           0.171     3.176    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[29]
    RAMB36_X15Y50        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.376     3.599    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X15Y50        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.489     3.110    
    RAMB36_X15Y50        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                      0.029     3.139    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[258]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Net Delay (Source):      1.145ns (routing 0.162ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.181ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.145     2.981    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X128Y261       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y261       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.030 r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[258]/Q
                         net (fo=2, routed)           0.108     3.138    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X16Y52        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.385     3.608    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X16Y52        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.536     3.072    
    RAMB36_X16Y52        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                      0.029     3.101    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[278]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      0.870ns (routing 0.162ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.181ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        0.870     2.706    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X46Y260        FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[278]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y260        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.755 r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[278]/Q
                         net (fo=2, routed)           0.100     2.855    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[26]
    RAMB36_X5Y52         RAMB36E2                                     r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.073     3.296    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y52         RAMB36E2                                     r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508     2.788    
    RAMB36_X5Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     2.817    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[397]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Net Delay (Source):      0.811ns (routing 0.162ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.181ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        0.811     2.647    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X53Y245        FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[397]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y245        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.695 r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[397]/Q
                         net (fo=2, routed)           0.165     2.860    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X6Y49         RAMB36E2                                     r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.025     3.248    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y49         RAMB36E2                                     r  hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.456     2.792    
    RAMB36_X6Y49         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                      0.029     2.821    hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Net Delay (Source):      1.137ns (routing 0.162ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.181ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.137     2.973    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X128Y259       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y259       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.022 r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[282]/Q
                         net (fo=2, routed)           0.118     3.140    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[30]
    RAMB36_X16Y52        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.385     3.608    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X16Y52        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.536     3.072    
    RAMB36_X16Y52        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     3.101    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      0.905ns (routing 0.162ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.181ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        0.905     2.741    hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/PicoClk
    SLICE_X78Y250        FDRE                                         r  hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.790 r  hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_1_reg[25]/Q
                         net (fo=1, routed)           0.132     2.922    hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_1[25]
    SLICE_X80Y249        FDRE                                         r  hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.075     3.298    hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/PicoClk
    SLICE_X80Y249        FDRE                                         r  hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_2_reg[25]/C
                         clock pessimism             -0.472     2.826    
    SLICE_X80Y249        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.882    hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/cnt_inx_out_2_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by usr_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             usr_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usr_picoclk rise@0.000ns - usr_picoclk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.048ns (20.870%)  route 0.182ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Net Delay (Source):      1.091ns (routing 0.162ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.181ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.328     1.446    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.495 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.314     1.809    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.836 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.091     2.927    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/PicoClk
    SLICE_X131Y237       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y237       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.975 r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/bram_din_reg[23]/Q
                         net (fo=2, routed)           0.182     3.157    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB36_X17Y47        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock usr_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13317, routed)       1.545     1.710    UserWrapper/UserModule_s2pb/s2pb/clk_gen/user_clk
    SLICE_X48Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.064     1.774 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.418     2.192    UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg
    BUFGCE_X1Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.223 r  UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4706, routed)        1.353     3.576    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X17Y47        RAMB36E2                                     r  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.488     3.088    
    RAMB36_X17Y47        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[21])
                                                      0.029     3.117    hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usr_picoclk
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.709         240.000     238.291    RAMB36_X15Y30  UserWrapper/UserModule_s2pb/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.709         240.000     238.291    RAMB36_X16Y29  UserWrapper/UserModule_s2pb/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         240.000     238.291    RAMB36_X14Y20  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         240.000     238.291    RAMB36_X16Y22  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         240.000     238.291    RAMB36_X17Y47  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y50  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y49  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         240.000     238.291    RAMB36_X15Y50  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         240.000     238.291    RAMB36_X15Y49  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         240.000     238.291    RAMB36_X14Y50  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y47  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X13Y48  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X5Y50   hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK      n/a            0.854         120.000     119.146    RAMB36_X16Y29  UserWrapper/UserModule_s2pb/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.854         120.000     119.146    RAMB36_X14Y20  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.854         120.000     119.146    RAMB36_X14Y20  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y50  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y49  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X14Y50  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X14Y48  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK      n/a            0.854         120.000     119.146    RAMB36_X15Y30  UserWrapper/UserModule_s2pb/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK      n/a            0.854         120.000     119.146    RAMB36_X15Y30  UserWrapper/UserModule_s2pb/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK      n/a            0.854         120.000     119.146    RAMB36_X16Y29  UserWrapper/UserModule_s2pb/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.854         120.000     119.146    RAMB36_X14Y20  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.854         120.000     119.146    RAMB36_X16Y22  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.854         120.000     119.146    RAMB36_X16Y22  UserWrapper/UserModule_s2pb/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y47  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y47  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y50  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y49  hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  hmc_tx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 hmc_top/ctl_rst_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/rx_rst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk rise@5.334ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.114ns (6.090%)  route 1.758ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 7.581 - 5.334 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 0.325ns, distribution 2.212ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.278ns, distribution 1.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.537     2.934    hmc_top/tx_clk
    SLICE_X92Y141        FDRE                                         r  hmc_top/ctl_rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y141        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.048 r  hmc_top/ctl_rst_q2_reg/Q
                         net (fo=402, routed)         1.758     4.806    hmc_top/hmc_node/hmc_rst
    SLICE_X86Y164        FDRE                                         r  hmc_top/hmc_node/rx_rst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.918     7.581    hmc_top/hmc_node/hmc_rx_clk
    SLICE_X86Y164        FDRE                                         r  hmc_top/hmc_node/rx_rst_q_reg/C
                         clock pessimism              0.000     7.581    
                         clock uncertainty           -0.035     7.545    
    SLICE_X86Y164        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     7.606    hmc_top/hmc_node/rx_rst_q_reg
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  2.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 hmc_top/ctl_rst_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/rx_rst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - hmc_tx_clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.048ns (5.206%)  route 0.874ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.138ns (routing 0.171ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.184ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.138     1.256    hmc_top/tx_clk
    SLICE_X92Y141        FDRE                                         r  hmc_top/ctl_rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y141        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.304 r  hmc_top/ctl_rst_q2_reg/Q
                         net (fo=402, routed)         0.874     2.178    hmc_top/hmc_node/hmc_rst
    SLICE_X86Y164        FDRE                                         r  hmc_top/hmc_node/rx_rst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.169     1.334    hmc_top/hmc_node/hmc_rx_clk
    SLICE_X86Y164        FDRE                                         r  hmc_top/hmc_node/rx_rst_q_reg/C
                         clock pessimism              0.000     1.334    
    SLICE_X86Y164        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.389    hmc_top/hmc_node/rx_rst_q_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  hmc_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.118ns (5.339%)  route 2.092ns (94.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 7.671 - 5.334 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.880ns (routing 0.311ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.291ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.880     2.277    hmc_top/hmc_node/gc_rx/rx_port3/hmc_rx_clk
    SLICE_X97Y158        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y158        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.395 r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[6]/Q
                         net (fo=1, routed)           2.092     4.487    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg_n_0_[6]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.008     7.671    hmc_top/hmc_node/gc_rx/rx_port3/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[6]/C
                         clock pessimism              0.000     7.671    
                         clock uncertainty           -0.035     7.635    
    SLICE_X97Y157        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     7.694    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[6]
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.114ns (5.743%)  route 1.871ns (94.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 7.670 - 5.334 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.880ns (routing 0.311ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.291ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.880     2.277    hmc_top/hmc_node/gc_rx/rx_port3/hmc_rx_clk
    SLICE_X97Y158        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y158        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.391 r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[3]/Q
                         net (fo=1, routed)           1.871     4.262    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg_n_0_[3]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.007     7.670    hmc_top/hmc_node/gc_rx/rx_port3/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[3]/C
                         clock pessimism              0.000     7.670    
                         clock uncertainty           -0.035     7.634    
    SLICE_X97Y157        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     7.695    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.118ns (7.079%)  route 1.549ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 7.912 - 5.334 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.151ns (routing 0.311ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.291ns, distribution 1.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       2.151     2.548    hmc_top/hmc_node/gc_rx/rx_port1/hmc_rx_clk
    SLICE_X90Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.666 r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[5]/Q
                         net (fo=1, routed)           1.549     4.215    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg_n_0_[5]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.249     7.912    hmc_top/hmc_node/gc_rx/rx_port1/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[5]/C
                         clock pessimism              0.000     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X91Y159        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     7.938    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[5]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.115ns (7.021%)  route 1.523ns (92.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 7.671 - 5.334 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.311ns, distribution 1.572ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.291ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.883     2.280    hmc_top/hmc_node/gc_rx/rx_port3/hmc_rx_clk
    SLICE_X99Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.395 r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[7]/Q
                         net (fo=1, routed)           1.523     3.918    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg_n_0_[7]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.008     7.671    hmc_top/hmc_node/gc_rx/rx_port3/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[7]/C
                         clock pessimism              0.000     7.671    
                         clock uncertainty           -0.035     7.635    
    SLICE_X97Y157        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     7.696    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[7]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.117ns (7.471%)  route 1.449ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 7.670 - 5.334 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.880ns (routing 0.311ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.291ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.880     2.277    hmc_top/hmc_node/gc_rx/rx_port3/hmc_rx_clk
    SLICE_X97Y158        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y158        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.394 r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[2]/Q
                         net (fo=1, routed)           1.449     3.843    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg_n_0_[2]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.007     7.670    hmc_top/hmc_node/gc_rx/rx_port3/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[2]/C
                         clock pessimism              0.000     7.670    
                         clock uncertainty           -0.035     7.634    
    SLICE_X97Y157        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     7.694    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[2]
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.117ns (7.965%)  route 1.352ns (92.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 7.670 - 5.334 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.880ns (routing 0.311ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.291ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.880     2.277    hmc_top/hmc_node/gc_rx/rx_port3/hmc_rx_clk
    SLICE_X97Y158        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y158        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.394 r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[4]/Q
                         net (fo=1, routed)           1.352     3.746    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg_n_0_[4]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.007     7.670    hmc_top/hmc_node/gc_rx/rx_port3/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[4]/C
                         clock pessimism              0.000     7.670    
                         clock uncertainty           -0.035     7.634    
    SLICE_X97Y157        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     7.694    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.114ns (7.895%)  route 1.330ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 7.670 - 5.334 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.311ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.291ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.891     2.288    hmc_top/hmc_node/gc_rx/rx_port3/hmc_rx_clk
    SLICE_X96Y158        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.402 r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg[0]/Q
                         net (fo=1, routed)           1.330     3.732    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_reg_n_0_[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.007     7.670    hmc_top/hmc_node/gc_rx/rx_port3/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X97Y157        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[0]/C
                         clock pessimism              0.000     7.670    
                         clock uncertainty           -0.035     7.634    
    SLICE_X97Y157        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     7.693    hmc_top/hmc_node/gc_rx/rx_port3/wrptr_gray_user_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.113ns (8.898%)  route 1.157ns (91.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 7.647 - 5.334 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.311ns, distribution 1.554ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.291ns, distribution 1.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.865     2.262    hmc_top/hmc_node/gc_rx/rx_port4/hmc_rx_clk
    SLICE_X107Y168       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y168       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.375 r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[5]/Q
                         net (fo=1, routed)           1.157     3.532    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg_n_0_[5]
    SLICE_X107Y166       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.984     7.647    hmc_top/hmc_node/gc_rx/rx_port4/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X107Y166       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[5]/C
                         clock pessimism              0.000     7.647    
                         clock uncertainty           -0.035     7.611    
    SLICE_X107Y166       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     7.671    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[5]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.114ns (9.120%)  route 1.136ns (90.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 7.639 - 5.334 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.311ns, distribution 1.554ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.291ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.865     2.262    hmc_top/hmc_node/gc_rx/rx_port4/hmc_rx_clk
    SLICE_X107Y168       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.376 r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[1]/Q
                         net (fo=1, routed)           1.136     3.512    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg_n_0_[1]
    SLICE_X106Y168       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.976     7.639    hmc_top/hmc_node/gc_rx/rx_port4/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X106Y168       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[1]/C
                         clock pessimism              0.000     7.639    
                         clock uncertainty           -0.035     7.603    
    SLICE_X106Y168       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     7.662    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[1]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.118ns (9.501%)  route 1.124ns (90.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 7.647 - 5.334 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.311ns, distribution 1.550ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.291ns, distribution 1.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.861     2.258    hmc_top/hmc_node/gc_rx/rx_port4/hmc_rx_clk
    SLICE_X107Y168       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y168       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.376 r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[4]/Q
                         net (fo=1, routed)           1.124     3.500    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg_n_0_[4]
    SLICE_X107Y166       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.984     7.647    hmc_top/hmc_node/gc_rx/rx_port4/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X107Y166       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[4]/C
                         clock pessimism              0.000     7.647    
                         clock uncertainty           -0.035     7.611    
    SLICE_X107Y166       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     7.671    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.107ns (12.892%)  route 0.723ns (87.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.278ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.325ns, distribution 1.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.651     1.980    hmc_top/hmc_node/gc_rx/rx_port2/hmc_rx_clk
    SLICE_X101Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y163       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     2.087 r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.723     2.810    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg_n_0_[4]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.271     2.668    hmc_top/hmc_node/gc_rx/rx_port2/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[4]/C
                         clock pessimism              0.000     2.668    
    SLICE_X102Y163       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     2.775    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.103ns (12.089%)  route 0.749ns (87.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.278ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.543ns (routing 0.325ns, distribution 2.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.906     2.235    hmc_top/hmc_node/gc_rx/rx_port1/hmc_rx_clk
    SLICE_X90Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     2.338 r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.749     3.087    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg_n_0_[3]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.543     2.940    hmc_top/hmc_node/gc_rx/rx_port1/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[3]/C
                         clock pessimism              0.000     2.940    
    SLICE_X91Y159        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.108     3.048    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.107ns (12.693%)  route 0.736ns (87.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.278ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.325ns, distribution 1.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.652     1.981    hmc_top/hmc_node/gc_rx/rx_port2/hmc_rx_clk
    SLICE_X102Y162       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y162       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     2.088 r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[6]/Q
                         net (fo=1, routed)           0.736     2.824    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg_n_0_[6]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.266     2.663    hmc_top/hmc_node/gc_rx/rx_port2/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[6]/C
                         clock pessimism              0.000     2.663    
    SLICE_X102Y163       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.108     2.771    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.104ns (12.352%)  route 0.738ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.278ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.325ns, distribution 1.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.652     1.981    hmc_top/hmc_node/gc_rx/rx_port2/hmc_rx_clk
    SLICE_X102Y162       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.085 r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.738     2.823    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg_n_0_[5]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.266     2.663    hmc_top/hmc_node/gc_rx/rx_port2/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[5]/C
                         clock pessimism              0.000     2.663    
    SLICE_X102Y163       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.106     2.769    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.104ns (11.913%)  route 0.769ns (88.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.278ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.543ns (routing 0.325ns, distribution 2.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.906     2.235    hmc_top/hmc_node/gc_rx/rx_port1/hmc_rx_clk
    SLICE_X90Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     2.339 r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.769     3.108    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg_n_0_[4]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.543     2.940    hmc_top/hmc_node/gc_rx/rx_port1/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[4]/C
                         clock pessimism              0.000     2.940    
    SLICE_X91Y159        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     3.047    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.049ns (9.387%)  route 0.473ns (90.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.158ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.199ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.837     0.955    hmc_top/hmc_node/gc_rx/rx_port2/hmc_rx_clk
    SLICE_X101Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y163       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.004 r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.473     1.477    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg_n_0_[3]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.193     1.358    hmc_top/hmc_node/gc_rx/rx_port2/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X102Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[3]/C
                         clock pessimism              0.000     1.358    
    SLICE_X102Y163       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.414    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.048ns (9.108%)  route 0.479ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.825ns (routing 0.158ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.199ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.825     0.943    hmc_top/hmc_node/gc_rx/rx_port4/hmc_rx_clk
    SLICE_X107Y168       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y168       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.991 r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.479     1.470    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_reg_n_0_[3]
    SLICE_X107Y166       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.186     1.351    hmc_top/hmc_node/gc_rx/rx_port4/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X107Y166       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[3]/C
                         clock pessimism              0.000     1.351    
    SLICE_X107Y166       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.407    hmc_top/hmc_node/gc_rx/rx_port4/wrptr_gray_user_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.049ns (9.057%)  route 0.492ns (90.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.158ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.199ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.839     0.957    hmc_top/hmc_node/gc_rx/rx_port2/hmc_rx_clk
    SLICE_X103Y162       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.006 r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.492     1.498    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_reg_n_0_[1]
    SLICE_X103Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.203     1.368    hmc_top/hmc_node/gc_rx/rx_port2/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X103Y163       FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[1]/C
                         clock pessimism              0.000     1.368    
    SLICE_X103Y163       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.423    hmc_top/hmc_node/gc_rx/rx_port2/wrptr_gray_user_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.104ns (11.913%)  route 0.769ns (88.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.278ns, distribution 1.641ns)
  Clock Net Delay (Destination): 2.538ns (routing 0.325ns, distribution 2.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.919     2.248    hmc_top/hmc_node/gc_rx/rx_port1/hmc_rx_clk
    SLICE_X91Y162        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y162        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.352 r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.769     3.121    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg_n_0_[0]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       2.538     2.935    hmc_top/hmc_node/gc_rx/rx_port1/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[0]/C
                         clock pessimism              0.000     2.935    
    SLICE_X91Y159        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     3.044    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             hmc_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.049ns (8.974%)  route 0.497ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.158ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.199ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.983     1.101    hmc_top/hmc_node/gc_rx/rx_port1/hmc_rx_clk
    SLICE_X90Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.150 r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.497     1.647    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_reg_n_0_[1]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.350     1.515    hmc_top/hmc_node/gc_rx/rx_port1/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X91Y159        FDRE                                         r  hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[1]/C
                         clock pessimism              0.000     1.515    
    SLICE_X91Y159        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.570    hmc_top/hmc_node/gc_rx/rx_port1/wrptr_gray_user_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  rx_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 hmc_top_1/ctl_rst_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/rx_rst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (rx_clk_1 rise@5.334ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.114ns (11.728%)  route 0.858ns (88.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 7.927 - 5.334 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 0.460ns, distribution 2.196ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.425ns, distribution 1.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       2.656     3.007    hmc_top_1/tx_clk
    SLICE_X79Y235        FDRE                                         r  hmc_top_1/ctl_rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y235        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.121 r  hmc_top_1/ctl_rst_q2_reg/Q
                         net (fo=2, routed)           0.858     3.979    hmc_top_1/hmc_node/ctl_rst_q2_reg
    SLICE_X73Y228        FDRE                                         r  hmc_top_1/hmc_node/rx_rst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.283     7.927    hmc_top_1/hmc_node/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X73Y228        FDRE                                         r  hmc_top_1/hmc_node/rx_rst_q_reg/C
                         clock pessimism              0.000     7.927    
                         clock uncertainty           -0.035     7.891    
    SLICE_X73Y228        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     7.952    hmc_top_1/hmc_node/rx_rst_q_reg
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                  3.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hmc_top_1/ctl_rst_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_node/rx_rst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             rx_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_1 rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.048ns (10.127%)  route 0.426ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.218ns (routing 0.252ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.322ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.218     1.334    hmc_top_1/tx_clk
    SLICE_X79Y235        FDRE                                         r  hmc_top_1/ctl_rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y235        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.382 r  hmc_top_1/ctl_rst_q2_reg/Q
                         net (fo=2, routed)           0.426     1.808    hmc_top_1/hmc_node/ctl_rst_q2_reg
    SLICE_X73Y228        FDRE                                         r  hmc_top_1/hmc_node/rx_rst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       1.381     1.533    hmc_top_1/hmc_node/bbstub_gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X73Y228        FDRE                                         r  hmc_top_1/hmc_node/rx_rst_q_reg/C
                         clock pessimism              0.000     1.533    
    SLICE_X73Y228        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.588    hmc_top_1/hmc_node/rx_rst_q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  hmc_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
                            (recovery check against rising-edge clock hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.334ns  (hmc_tx_clk rise@5.334ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.291ns (26.870%)  route 0.792ns (73.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 7.532 - 5.334 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.311ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.291ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       1.784     2.181    hmc_top/hmc_phy/hmc_pma/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X119Y252       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y252       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.296 r  hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/Q
                         net (fo=2, routed)           0.225     2.521    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/p_1_in
    SLICE_X119Y249       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.697 f  hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__0/O
                         net (fo=1, routed)           0.567     3.264    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__0_n_0
    SLICE_X123Y251       FDCE                                         f  hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      5.334     5.334 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     5.334 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     5.380    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.663 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.869     7.532    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X123Y251       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/C
                         clock pessimism              0.000     7.532    
                         clock uncertainty           -0.035     7.496    
    SLICE_X123Y251       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     7.414    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  4.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
                            (removal check against rising-edge clock hmc_tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hmc_tx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.114ns (22.984%)  route 0.382ns (77.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.158ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.199ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20396, routed)       0.761     0.879    hmc_top/hmc_phy/hmc_pma/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X119Y252       FDRE                                         r  hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y252       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.928 r  hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/Q
                         net (fo=2, routed)           0.110     1.038    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/p_1_in
    SLICE_X119Y249       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.065     1.103 f  hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__0/O
                         net (fo=1, routed)           0.272     1.375    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__0_n_0
    SLICE_X123Y251       FDCE                                         f  hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hmc_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y12  GTHE3_CHANNEL                0.000     0.000 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X1Y88        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=78186, routed)       1.076     1.241    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X123Y251       FDCE                                         r  hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/C
                         clock pessimism              0.000     1.241    
    SLICE_X123Y251       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.246    hmc_top/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.117ns (7.738%)  route 1.395ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 12.237 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.669ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.395     4.190    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y29        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y29        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.342    12.579    
                         clock uncertainty           -0.035    12.543    
    SLICE_X142Y29        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    12.461    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.117ns (7.738%)  route 1.395ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 12.237 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.669ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.395     4.190    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y29        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y29        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.342    12.579    
                         clock uncertainty           -0.035    12.543    
    SLICE_X142Y29        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    12.461    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.117ns (8.521%)  route 1.256ns (91.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 12.241 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.669ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.256     4.051    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y39        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.735    12.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.342    12.583    
                         clock uncertainty           -0.035    12.547    
    SLICE_X140Y39        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.465    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.117ns (8.521%)  route 1.256ns (91.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 12.241 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.669ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.256     4.051    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y39        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.735    12.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.342    12.583    
                         clock uncertainty           -0.035    12.547    
    SLICE_X140Y39        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.465    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.117ns (8.521%)  route 1.256ns (91.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 12.241 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.669ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.256     4.051    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y39        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.735    12.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y39        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.342    12.583    
                         clock uncertainty           -0.035    12.547    
    SLICE_X140Y39        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.465    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.117ns (8.540%)  route 1.253ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.669ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.253     4.048    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y38        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.734    12.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.342    12.582    
                         clock uncertainty           -0.035    12.546    
    SLICE_X140Y38        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.464    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.117ns (8.540%)  route 1.253ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.669ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.253     4.048    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y38        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.734    12.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.342    12.582    
                         clock uncertainty           -0.035    12.546    
    SLICE_X140Y38        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.464    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.117ns (8.540%)  route 1.253ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.669ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.253     4.048    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y38        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.734    12.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.342    12.582    
                         clock uncertainty           -0.035    12.546    
    SLICE_X140Y38        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.464    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.117ns (8.540%)  route 1.253ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.669ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.253     4.048    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y38        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.734    12.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.342    12.582    
                         clock uncertainty           -0.035    12.546    
    SLICE_X140Y38        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.464    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.117ns (8.603%)  route 1.243ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 12.238 - 10.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.739ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.669ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.949     2.678    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.795 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.243     4.038    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y38        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.732    12.238    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.342    12.580    
                         clock uncertainty           -0.035    12.544    
    SLICE_X140Y38        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    12.462    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  8.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.048ns (8.122%)  route 0.543ns (91.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.436ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.543     1.704    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.049     1.436    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.234     1.202    
    SLICE_X140Y37        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.207    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.048ns (8.122%)  route 0.543ns (91.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.436ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.543     1.704    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.049     1.436    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.234     1.202    
    SLICE_X140Y37        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.207    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.048ns (8.027%)  route 0.550ns (91.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.436ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.550     1.711    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y37        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.054     1.441    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.233     1.207    
    SLICE_X141Y37        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.212    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.048ns (8.027%)  route 0.550ns (91.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.436ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.550     1.711    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y37        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.054     1.441    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.233     1.207    
    SLICE_X141Y37        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     1.212    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.048ns (8.027%)  route 0.550ns (91.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.436ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.550     1.711    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.054     1.441    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.233     1.207    
    SLICE_X141Y37        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.212    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.048ns (8.027%)  route 0.550ns (91.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.436ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.550     1.711    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.054     1.441    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.233     1.207    
    SLICE_X141Y37        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.212    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.048ns (8.054%)  route 0.548ns (91.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.436ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.548     1.709    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.051     1.438    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.234     1.204    
    SLICE_X140Y37        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.048ns (8.054%)  route 0.548ns (91.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.436ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.548     1.709    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.051     1.438    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.234     1.204    
    SLICE_X140Y37        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.048ns (8.054%)  route 0.548ns (91.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.436ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.548     1.709    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y37        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.051     1.438    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y37        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.234     1.204    
    SLICE_X140Y37        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.048ns (7.218%)  route 0.617ns (92.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      0.861ns (routing 0.385ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.436ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.861     1.113    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X125Y26        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y26        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.161 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.617     1.778    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y38        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.034     1.421    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y38        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.234     1.187    
    SLICE_X140Y38        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.192    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk_1
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
                            (recovery check against rising-edge clock tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.334ns  (tx_clk rise@5.334ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.309ns (30.235%)  route 0.713ns (69.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 7.449 - 5.334 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 0.480ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.406ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.036     0.036    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.351 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       2.100     2.451    hmc_top_1/hmc_phy/hmc_pma/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X17Y236        FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.569 r  hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/Q
                         net (fo=2, routed)           0.258     2.827    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/p_1_in
    SLICE_X16Y237        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.018 f  hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__3/O
                         net (fo=1, routed)           0.455     3.473    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__3_n_0
    SLICE_X19Y238        FDCE                                         f  hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     5.334     5.334 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     5.334 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.027     5.361    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     5.644 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.805     7.449    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X19Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/C
                         clock pessimism              0.000     7.449    
                         clock uncertainty           -0.035     7.413    
    SLICE_X19Y238        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     7.331    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  3.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
                            (removal check against rising-edge clock tx_clk  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - rx_clk_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.119ns (25.647%)  route 0.345ns (74.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.942ns (routing 0.269ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.303ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.016     0.016    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.116 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=20364, routed)       0.942     1.058    hmc_top_1/hmc_phy/hmc_pma/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X17Y236        FDRE                                         r  hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.106 r  hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]/Q
                         net (fo=2, routed)           0.129     1.235    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/p_1_in
    SLICE_X16Y237        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     1.306 f  hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__3/O
                         net (fo=1, routed)           0.216     1.522    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_i_1__3_n_0
    SLICE_X19Y238        FDCE                                         f  hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.022     0.022    hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.152 r  hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=24851, routed)       1.097     1.249    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/bbstub_gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X19Y238        FDCE                                         r  hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg/C
                         clock pessimism              0.000     1.249    
    SLICE_X19Y238        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.254    hmc_top_1/hmc_phy/hmc_pma/hmc_tx_link_trainer/resetctl/rstb_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.114ns (5.215%)  route 2.072ns (94.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.754ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          2.072     5.093    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X127Y60        FDPE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.306     6.635    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X127Y60        FDPE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/C
                         clock pessimism              0.142     6.777    
                         clock uncertainty           -0.035     6.742    
    SLICE_X127Y60        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     6.660    PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.139ns (53.803%)  route 0.978ns (46.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 6.559 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.754ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.869 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.679     4.548    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X124Y25        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.736 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/reg_user_reset_i_1/O
                         net (fo=2, routed)           0.299     5.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst_n_105
    SLICE_X124Y25        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.230     6.559    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_int_reg/C
                         clock pessimism              0.234     6.793    
                         clock uncertainty           -0.035     6.758    
    SLICE_X124Y25        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     6.676    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.139ns (54.058%)  route 0.968ns (45.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 6.557 - 4.000 ) 
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 0.830ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.754ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.521     2.918    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.869 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.679     4.548    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X124Y25        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.736 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/reg_user_reset_i_1/O
                         net (fo=2, routed)           0.289     5.025    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst_n_105
    SLICE_X124Y25        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.228     6.557    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                         clock pessimism              0.234     6.791    
                         clock uncertainty           -0.035     6.756    
    SLICE_X124Y25        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.674    PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_qq_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.114ns (6.074%)  route 1.763ns (93.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 6.586 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.754ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.763     4.784    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X129Y40        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.257     6.586    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X129Y40        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_qq_reg/C
                         clock pessimism              0.234     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X129Y40        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.703    PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_qq_reg
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[14]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.114ns (6.074%)  route 1.763ns (93.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 6.586 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.754ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.763     4.784    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X129Y40        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.257     6.586    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X129Y40        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[14]/C
                         clock pessimism              0.234     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X129Y40        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.703    PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[14]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[5]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.114ns (6.074%)  route 1.763ns (93.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 6.586 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.754ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.763     4.784    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X129Y40        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.257     6.586    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X129Y40        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[5]/C
                         clock pessimism              0.234     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X129Y40        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     6.703    PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.114ns (6.074%)  route 1.763ns (93.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 6.586 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.754ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.763     4.784    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X129Y40        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.257     6.586    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X129Y40        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/C
                         clock pessimism              0.234     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X129Y40        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     6.703    PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.114ns (6.271%)  route 1.704ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 6.588 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.754ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.704     4.725    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X128Y40        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.259     6.588    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X128Y40        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[3]/C
                         clock pessimism              0.234     6.822    
                         clock uncertainty           -0.035     6.787    
    SLICE_X128Y40        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.705    PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.114ns (6.344%)  route 1.683ns (93.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 6.587 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.754ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.683     4.704    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X127Y46        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.258     6.587    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X127Y46        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/C
                         clock pessimism              0.234     6.821    
                         clock uncertainty           -0.035     6.786    
    SLICE_X127Y46        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.704    PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.114ns (6.466%)  route 1.649ns (93.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 6.554 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 0.830ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.754ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.510     2.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_clk
    SLICE_X124Y25        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y25        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.021 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/reg_user_reset_reg/Q
                         net (fo=47, routed)          1.649     4.670    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_reset
    SLICE_X124Y37        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       2.225     6.554    PicoFramework/core/pcie3_7x_to_v1_6/bbstub_user_clk
    SLICE_X124Y37        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg/C
                         clock pessimism              0.235     6.789    
                         clock uncertainty           -0.035     6.753    
    SLICE_X124Y37        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.671    PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.175ns (routing 0.439ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.495ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.175     1.293    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X130Y86        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y86        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.342 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.174     1.516    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X131Y86        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.398     1.563    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X131Y86        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.182     1.381    
    SLICE_X131Y86        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.386    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.139ns (routing 0.439ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.495ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.139     1.257    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y82        FDPE                                         r  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y82        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.306 f  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.137     1.443    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y82        FDPE                                         f  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.352     1.517    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y82        FDPE                                         r  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.219     1.298    
    SLICE_X122Y82        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.303    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.150ns (routing 0.439ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.495ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.150     1.268    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y61        FDPE                                         r  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y61        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.317 f  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.132     1.449    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X121Y61        FDPE                                         f  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.359     1.524    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X121Y61        FDPE                                         r  UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.220     1.304    
    SLICE_X121Y61        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     1.309    UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      1.190ns (routing 0.439ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.495ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.190     1.308    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y84        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y84        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.357 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.137     1.494    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X141Y84        FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.405     1.570    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y84        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.225     1.345    
    SLICE_X141Y84        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.350    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.131ns (routing 0.439ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.495ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.131     1.249    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X127Y42        FDSE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.297 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.172     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X125Y42        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.322     1.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X125Y42        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.180     1.307    
    SLICE_X125Y42        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.312    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.131ns (routing 0.439ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.495ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.131     1.249    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X127Y42        FDSE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.297 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.172     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X125Y42        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.322     1.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X125Y42        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.180     1.307    
    SLICE_X125Y42        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.312    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.063ns (27.155%)  route 0.169ns (72.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.188ns (routing 0.439ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.495ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.188     1.306    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X131Y82        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y82        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.354 r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.033     1.387    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X131Y82        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.402 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.136     1.538    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X130Y82        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.386     1.551    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X130Y82        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.182     1.369    
    SLICE_X130Y82        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.374    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.063ns (27.155%)  route 0.169ns (72.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.188ns (routing 0.439ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.495ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.188     1.306    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X131Y82        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y82        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.354 r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.033     1.387    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X131Y82        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.402 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.136     1.538    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X130Y82        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.386     1.551    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X130Y82        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.182     1.369    
    SLICE_X130Y82        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.374    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.139ns (routing 0.439ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.495ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.139     1.257    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y82        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y82        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.306 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.206     1.512    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X120Y81        FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.359     1.524    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y81        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.183     1.341    
    SLICE_X120Y81        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.346    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.063ns (27.876%)  route 0.163ns (72.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      1.136ns (routing 0.439ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.495ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.136     1.254    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X124Y87        FDRE                                         r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y87        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.302 r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.033     1.335    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X124Y87        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.350 f  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.130     1.480    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X123Y87        FDPE                                         f  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=13317, routed)       1.346     1.511    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y87        FDPE                                         r  UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.218     1.293    
    SLICE_X123Y87        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.298    UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.182    





