#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[36].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
i2[0].C[0] (sdffre)                                                                    1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                                  0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                                   1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                                  0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                     1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                                  0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                                   1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                                   0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                               1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                              0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                                1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                             0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                              1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                              0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                                1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                               0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                                1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                             0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                              1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                             0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                              1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                             0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                              1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                             0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                              1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                             0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                              1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                             0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                              1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                             0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                             1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                            0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                             1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                            0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                             1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                            0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                             1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                            0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                             1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                            0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                             1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                            0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                             1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                            0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                             1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                            0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                             1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                            0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                             1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                            0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                             1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                            0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                             1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                            0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                             1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                            0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                             1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                            0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                             1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                            0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                             1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                            0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                             1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                            0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                             1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                            0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                             1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                            0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                             1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                            0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                             1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                            0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                             1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                            0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                             1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].cout[0] (fa_1bit)                            0.052    58.164
$auto$alumacc.cc:485:replace_alu$46.C[33].cin[0] (fa_1bit)                             1.455    59.619
$auto$alumacc.cc:485:replace_alu$46.C[33].cout[0] (fa_1bit)                            0.052    59.671
$auto$alumacc.cc:485:replace_alu$46.C[34].cin[0] (fa_1bit)                             1.455    61.126
$auto$alumacc.cc:485:replace_alu$46.C[34].cout[0] (fa_1bit)                            0.052    61.178
$auto$alumacc.cc:485:replace_alu$46.C[35].cin[0] (fa_1bit)                             1.455    62.633
$auto$alumacc.cc:485:replace_alu$46.C[35].cout[0] (fa_1bit)                            0.052    62.686
$auto$alumacc.cc:485:replace_alu$46.C[36].cin[0] (fa_1bit)                             1.455    64.140
$auto$alumacc.cc:485:replace_alu$46.C[36].cout[0] (fa_1bit)                            0.052    64.193
$abc$4987$auto$alumacc.cc:485:replace_alu$46.co.cin[0] (fa_1bit)                       1.455    65.648
$abc$4987$auto$alumacc.cc:485:replace_alu$46.co.sum[0] (fa_1bit)                       0.057    65.705
add_or_sub[36].in[1] (.names)                                                          1.455    67.160
add_or_sub[36].out[0] (.names)                                                         0.260    67.420
P[36].D[0] (sdffre)                                                                    1.455    68.874
data arrival time                                                                               68.874

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[36].C[0] (sdffre)                                                                    1.455     1.455
clock uncertainty                                                                      0.000     1.455
cell setup time                                                                       -0.142     1.313
data required time                                                                               1.313
------------------------------------------------------------------------------------------------------
data required time                                                                               1.313
data arrival time                                                                              -68.874
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -67.561


#Path 2
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[37].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
i2[0].C[0] (sdffre)                                                                    1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                                  0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                                   1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                                  0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                     1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                                  0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                                   1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                                   0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                               1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                              0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                                1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                             0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                              1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                              0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                                1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                               0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                                1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                             0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                              1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                             0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                              1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                             0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                              1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                             0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                              1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                             0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                              1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                             0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                              1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                             0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                             1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                            0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                             1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                            0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                             1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                            0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                             1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                            0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                             1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                            0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                             1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                            0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                             1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                            0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                             1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                            0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                             1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                            0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                             1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                            0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                             1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                            0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                             1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                            0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                             1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                            0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                             1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                            0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                             1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                            0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                             1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                            0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                             1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                            0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                             1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                            0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                             1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                            0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                             1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                            0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                             1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                            0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                             1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                            0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                             1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].cout[0] (fa_1bit)                            0.052    58.164
$auto$alumacc.cc:485:replace_alu$46.C[33].cin[0] (fa_1bit)                             1.455    59.619
$auto$alumacc.cc:485:replace_alu$46.C[33].cout[0] (fa_1bit)                            0.052    59.671
$auto$alumacc.cc:485:replace_alu$46.C[34].cin[0] (fa_1bit)                             1.455    61.126
$auto$alumacc.cc:485:replace_alu$46.C[34].cout[0] (fa_1bit)                            0.052    61.178
$auto$alumacc.cc:485:replace_alu$46.C[35].cin[0] (fa_1bit)                             1.455    62.633
$auto$alumacc.cc:485:replace_alu$46.C[35].cout[0] (fa_1bit)                            0.052    62.686
$auto$alumacc.cc:485:replace_alu$46.C[36].cin[0] (fa_1bit)                             1.455    64.140
$auto$alumacc.cc:485:replace_alu$46.C[36].cout[0] (fa_1bit)                            0.052    64.193
$abc$4987$auto$alumacc.cc:485:replace_alu$46.co.cin[0] (fa_1bit)                       1.455    65.648
$abc$4987$auto$alumacc.cc:485:replace_alu$46.co.sum[0] (fa_1bit)                       0.057    65.705
add_or_sub[37].in[4] (.names)                                                          1.455    67.160
add_or_sub[37].out[0] (.names)                                                         0.110    67.270
P[37].D[0] (sdffre)                                                                    1.455    68.724
data arrival time                                                                               68.724

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[37].C[0] (sdffre)                                                                    1.455     1.455
clock uncertainty                                                                      0.000     1.455
cell setup time                                                                       -0.142     1.313
data required time                                                                               1.313
------------------------------------------------------------------------------------------------------
data required time                                                                               1.313
data arrival time                                                                              -68.724
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -67.411


#Path 3
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[35].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                       0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                        1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                       0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                        1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].cout[0] (fa_1bit)                       0.052    58.164
$auto$alumacc.cc:485:replace_alu$46.C[33].cin[0] (fa_1bit)                        1.455    59.619
$auto$alumacc.cc:485:replace_alu$46.C[33].cout[0] (fa_1bit)                       0.052    59.671
$auto$alumacc.cc:485:replace_alu$46.C[34].cin[0] (fa_1bit)                        1.455    61.126
$auto$alumacc.cc:485:replace_alu$46.C[34].cout[0] (fa_1bit)                       0.052    61.178
$auto$alumacc.cc:485:replace_alu$46.C[35].cin[0] (fa_1bit)                        1.455    62.633
$auto$alumacc.cc:485:replace_alu$46.C[35].cout[0] (fa_1bit)                       0.052    62.686
$auto$alumacc.cc:485:replace_alu$46.C[36].cin[0] (fa_1bit)                        1.455    64.140
$auto$alumacc.cc:485:replace_alu$46.C[36].sum[0] (fa_1bit)                        0.057    64.198
P[35].D[0] (sdffre)                                                               1.455    65.652
data arrival time                                                                          65.652

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[35].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -65.652
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -64.339


#Path 4
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[34].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                       0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                        1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                       0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                        1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].cout[0] (fa_1bit)                       0.052    58.164
$auto$alumacc.cc:485:replace_alu$46.C[33].cin[0] (fa_1bit)                        1.455    59.619
$auto$alumacc.cc:485:replace_alu$46.C[33].cout[0] (fa_1bit)                       0.052    59.671
$auto$alumacc.cc:485:replace_alu$46.C[34].cin[0] (fa_1bit)                        1.455    61.126
$auto$alumacc.cc:485:replace_alu$46.C[34].cout[0] (fa_1bit)                       0.052    61.178
$auto$alumacc.cc:485:replace_alu$46.C[35].cin[0] (fa_1bit)                        1.455    62.633
$auto$alumacc.cc:485:replace_alu$46.C[35].sum[0] (fa_1bit)                        0.057    62.690
P[34].D[0] (sdffre)                                                               1.455    64.145
data arrival time                                                                          64.145

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[34].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -64.145
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -62.832


#Path 5
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[33].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                       0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                        1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                       0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                        1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].cout[0] (fa_1bit)                       0.052    58.164
$auto$alumacc.cc:485:replace_alu$46.C[33].cin[0] (fa_1bit)                        1.455    59.619
$auto$alumacc.cc:485:replace_alu$46.C[33].cout[0] (fa_1bit)                       0.052    59.671
$auto$alumacc.cc:485:replace_alu$46.C[34].cin[0] (fa_1bit)                        1.455    61.126
$auto$alumacc.cc:485:replace_alu$46.C[34].sum[0] (fa_1bit)                        0.057    61.183
P[33].D[0] (sdffre)                                                               1.455    62.638
data arrival time                                                                          62.638

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[33].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -62.638
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -61.325


#Path 6
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[32].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                       0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                        1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                       0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                        1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].cout[0] (fa_1bit)                       0.052    58.164
$auto$alumacc.cc:485:replace_alu$46.C[33].cin[0] (fa_1bit)                        1.455    59.619
$auto$alumacc.cc:485:replace_alu$46.C[33].sum[0] (fa_1bit)                        0.057    59.676
P[32].D[0] (sdffre)                                                               1.455    61.131
data arrival time                                                                          61.131

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[32].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -61.131
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -59.818


#Path 7
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[31].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                       0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                        1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].cout[0] (fa_1bit)                       0.052    56.656
$auto$alumacc.cc:485:replace_alu$46.C[32].cin[0] (fa_1bit)                        1.455    58.111
$auto$alumacc.cc:485:replace_alu$46.C[32].sum[0] (fa_1bit)                        0.057    58.169
P[31].D[0] (sdffre)                                                               1.455    59.623
data arrival time                                                                          59.623

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[31].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -59.623
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -58.310


#Path 8
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[30].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].cout[0] (fa_1bit)                       0.052    55.149
$auto$alumacc.cc:485:replace_alu$46.C[31].cin[0] (fa_1bit)                        1.455    56.604
$auto$alumacc.cc:485:replace_alu$46.C[31].sum[0] (fa_1bit)                        0.057    56.661
P[30].D[0] (sdffre)                                                               1.455    58.116
data arrival time                                                                          58.116

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[30].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -58.116
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -56.803


#Path 9
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[29].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].cout[0] (fa_1bit)                       0.052    53.642
$auto$alumacc.cc:485:replace_alu$46.C[30].cin[0] (fa_1bit)                        1.455    55.097
$auto$alumacc.cc:485:replace_alu$46.C[30].sum[0] (fa_1bit)                        0.057    55.154
P[29].D[0] (sdffre)                                                               1.455    56.609
data arrival time                                                                          56.609

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[29].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -56.609
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -55.296


#Path 10
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[28].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].cout[0] (fa_1bit)                       0.052    52.135
$auto$alumacc.cc:485:replace_alu$46.C[29].cin[0] (fa_1bit)                        1.455    53.589
$auto$alumacc.cc:485:replace_alu$46.C[29].sum[0] (fa_1bit)                        0.057    53.647
P[28].D[0] (sdffre)                                                               1.455    55.101
data arrival time                                                                          55.101

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[28].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -55.101
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -53.788


#Path 11
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[27].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].cout[0] (fa_1bit)                       0.052    50.627
$auto$alumacc.cc:485:replace_alu$46.C[28].cin[0] (fa_1bit)                        1.455    52.082
$auto$alumacc.cc:485:replace_alu$46.C[28].sum[0] (fa_1bit)                        0.057    52.139
P[27].D[0] (sdffre)                                                               1.455    53.594
data arrival time                                                                          53.594

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[27].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -53.594
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -52.281


#Path 12
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[26].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].cout[0] (fa_1bit)                       0.052    49.120
$auto$alumacc.cc:485:replace_alu$46.C[27].cin[0] (fa_1bit)                        1.455    50.575
$auto$alumacc.cc:485:replace_alu$46.C[27].sum[0] (fa_1bit)                        0.057    50.632
P[26].D[0] (sdffre)                                                               1.455    52.087
data arrival time                                                                          52.087

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[26].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -52.087
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -50.774


#Path 13
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[25].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].cout[0] (fa_1bit)                       0.052    47.613
$auto$alumacc.cc:485:replace_alu$46.C[26].cin[0] (fa_1bit)                        1.455    49.068
$auto$alumacc.cc:485:replace_alu$46.C[26].sum[0] (fa_1bit)                        0.057    49.125
P[25].D[0] (sdffre)                                                               1.455    50.580
data arrival time                                                                          50.580

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[25].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -50.580
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -49.267


#Path 14
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[24].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].cout[0] (fa_1bit)                       0.052    46.106
$auto$alumacc.cc:485:replace_alu$46.C[25].cin[0] (fa_1bit)                        1.455    47.560
$auto$alumacc.cc:485:replace_alu$46.C[25].sum[0] (fa_1bit)                        0.057    47.618
P[24].D[0] (sdffre)                                                               1.455    49.072
data arrival time                                                                          49.072

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[24].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -49.072
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -47.759


#Path 15
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[23].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].cout[0] (fa_1bit)                       0.052    44.598
$auto$alumacc.cc:485:replace_alu$46.C[24].cin[0] (fa_1bit)                        1.455    46.053
$auto$alumacc.cc:485:replace_alu$46.C[24].sum[0] (fa_1bit)                        0.057    46.110
P[23].D[0] (sdffre)                                                               1.455    47.565
data arrival time                                                                          47.565

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[23].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -47.565
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -46.252


#Path 16
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[22].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].cout[0] (fa_1bit)                       0.052    43.091
$auto$alumacc.cc:485:replace_alu$46.C[23].cin[0] (fa_1bit)                        1.455    44.546
$auto$alumacc.cc:485:replace_alu$46.C[23].sum[0] (fa_1bit)                        0.057    44.603
P[22].D[0] (sdffre)                                                               1.455    46.058
data arrival time                                                                          46.058

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[22].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -46.058
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -44.745


#Path 17
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[21].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].cout[0] (fa_1bit)                       0.052    41.584
$auto$alumacc.cc:485:replace_alu$46.C[22].cin[0] (fa_1bit)                        1.455    43.039
$auto$alumacc.cc:485:replace_alu$46.C[22].sum[0] (fa_1bit)                        0.057    43.096
P[21].D[0] (sdffre)                                                               1.455    44.551
data arrival time                                                                          44.551

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[21].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -44.551
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -43.238


#Path 18
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[20].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].cout[0] (fa_1bit)                       0.052    40.076
$auto$alumacc.cc:485:replace_alu$46.C[21].cin[0] (fa_1bit)                        1.455    41.531
$auto$alumacc.cc:485:replace_alu$46.C[21].sum[0] (fa_1bit)                        0.057    41.588
P[20].D[0] (sdffre)                                                               1.455    43.043
data arrival time                                                                          43.043

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[20].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -43.043
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -41.730


#Path 19
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[19].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].cout[0] (fa_1bit)                       0.052    38.569
$auto$alumacc.cc:485:replace_alu$46.C[20].cin[0] (fa_1bit)                        1.455    40.024
$auto$alumacc.cc:485:replace_alu$46.C[20].sum[0] (fa_1bit)                        0.057    40.081
P[19].D[0] (sdffre)                                                               1.455    41.536
data arrival time                                                                          41.536

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[19].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -41.536
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -40.223


#Path 20
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[18].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].cout[0] (fa_1bit)                       0.052    37.062
$auto$alumacc.cc:485:replace_alu$46.C[19].cin[0] (fa_1bit)                        1.455    38.517
$auto$alumacc.cc:485:replace_alu$46.C[19].sum[0] (fa_1bit)                        0.057    38.574
P[18].D[0] (sdffre)                                                               1.455    40.029
data arrival time                                                                          40.029

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[18].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -40.029
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -38.716


#Path 21
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[17].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].cout[0] (fa_1bit)                       0.052    35.555
$auto$alumacc.cc:485:replace_alu$46.C[18].cin[0] (fa_1bit)                        1.455    37.009
$auto$alumacc.cc:485:replace_alu$46.C[18].sum[0] (fa_1bit)                        0.057    37.067
P[17].D[0] (sdffre)                                                               1.455    38.521
data arrival time                                                                          38.521

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[17].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -38.521
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -37.208


#Path 22
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[16].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].cout[0] (fa_1bit)                       0.052    34.047
$auto$alumacc.cc:485:replace_alu$46.C[17].cin[0] (fa_1bit)                        1.455    35.502
$auto$alumacc.cc:485:replace_alu$46.C[17].sum[0] (fa_1bit)                        0.057    35.559
P[16].D[0] (sdffre)                                                               1.455    37.014
data arrival time                                                                          37.014

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[16].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -37.014
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -35.701


#Path 23
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[15].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].cout[0] (fa_1bit)                       0.052    32.540
$auto$alumacc.cc:485:replace_alu$46.C[16].cin[0] (fa_1bit)                        1.455    33.995
$auto$alumacc.cc:485:replace_alu$46.C[16].sum[0] (fa_1bit)                        0.057    34.052
P[15].D[0] (sdffre)                                                               1.455    35.507
data arrival time                                                                          35.507

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[15].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -35.507
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -34.194


#Path 24
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[14].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].cout[0] (fa_1bit)                       0.052    31.033
$auto$alumacc.cc:485:replace_alu$46.C[15].cin[0] (fa_1bit)                        1.455    32.488
$auto$alumacc.cc:485:replace_alu$46.C[15].sum[0] (fa_1bit)                        0.057    32.545
P[14].D[0] (sdffre)                                                               1.455    34.000
data arrival time                                                                          34.000

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[14].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -34.000
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -32.687


#Path 25
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[13].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].cout[0] (fa_1bit)                       0.052    29.526
$auto$alumacc.cc:485:replace_alu$46.C[14].cin[0] (fa_1bit)                        1.455    30.980
$auto$alumacc.cc:485:replace_alu$46.C[14].sum[0] (fa_1bit)                        0.057    31.038
P[13].D[0] (sdffre)                                                               1.455    32.492
data arrival time                                                                          32.492

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[13].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -32.492
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -31.179


#Path 26
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[12].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].cout[0] (fa_1bit)                       0.052    28.018
$auto$alumacc.cc:485:replace_alu$46.C[13].cin[0] (fa_1bit)                        1.455    29.473
$auto$alumacc.cc:485:replace_alu$46.C[13].sum[0] (fa_1bit)                        0.057    29.530
P[12].D[0] (sdffre)                                                               1.455    30.985
data arrival time                                                                          30.985

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[12].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -30.985
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -29.672


#Path 27
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[11].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].cout[0] (fa_1bit)                       0.052    26.511
$auto$alumacc.cc:485:replace_alu$46.C[12].cin[0] (fa_1bit)                        1.455    27.966
$auto$alumacc.cc:485:replace_alu$46.C[12].sum[0] (fa_1bit)                        0.057    28.023
P[11].D[0] (sdffre)                                                               1.455    29.478
data arrival time                                                                          29.478

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[11].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -29.478
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -28.165


#Path 28
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[10].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
i2[0].C[0] (sdffre)                                                               1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                             0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                              1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                             0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                                1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                             0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                              1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                              0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                          1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                         0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                           1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                        0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                         1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                         0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                           1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                          0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                           1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                        0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                         1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                        0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                         1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                        0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                         1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                        0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                         1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                        0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                         1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                        0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                         1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                        0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                        1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].cout[0] (fa_1bit)                       0.052    25.004
$auto$alumacc.cc:485:replace_alu$46.C[11].cin[0] (fa_1bit)                        1.455    26.459
$auto$alumacc.cc:485:replace_alu$46.C[11].sum[0] (fa_1bit)                        0.057    26.516
P[10].D[0] (sdffre)                                                               1.455    27.971
data arrival time                                                                          27.971

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[10].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                 0.000     1.455
cell setup time                                                                  -0.142     1.313
data required time                                                                          1.313
-------------------------------------------------------------------------------------------------
data required time                                                                          1.313
data arrival time                                                                         -27.971
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -26.658


#Path 29
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[9].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                       0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                        1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                       0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                        1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                       0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                        1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                       0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                        1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                       0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                        1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].cout[0] (fa_1bit)                       0.052    23.496
$auto$alumacc.cc:485:replace_alu$46.C[10].cin[0] (fa_1bit)                       1.455    24.951
$auto$alumacc.cc:485:replace_alu$46.C[10].sum[0] (fa_1bit)                       0.057    25.008
P[9].D[0] (sdffre)                                                               1.455    26.463
data arrival time                                                                         26.463

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[9].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -26.463
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -25.150


#Path 30
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[8].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                       0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                        1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                       0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                        1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                       0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                        1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                       0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                        1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].cout[0] (fa_1bit)                       0.052    21.989
$auto$alumacc.cc:485:replace_alu$46.C[9].cin[0] (fa_1bit)                        1.455    23.444
$auto$alumacc.cc:485:replace_alu$46.C[9].sum[0] (fa_1bit)                        0.057    23.501
P[8].D[0] (sdffre)                                                               1.455    24.956
data arrival time                                                                         24.956

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[8].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -24.956
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -23.643


#Path 31
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[7].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                       0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                        1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                       0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                        1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                       0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                        1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].cout[0] (fa_1bit)                       0.052    20.482
$auto$alumacc.cc:485:replace_alu$46.C[8].cin[0] (fa_1bit)                        1.455    21.937
$auto$alumacc.cc:485:replace_alu$46.C[8].sum[0] (fa_1bit)                        0.057    21.994
P[7].D[0] (sdffre)                                                               1.455    23.449
data arrival time                                                                         23.449

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[7].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -23.449
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -22.136


#Path 32
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[6].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                       0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                        1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                       0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                        1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].cout[0] (fa_1bit)                       0.052    18.975
$auto$alumacc.cc:485:replace_alu$46.C[7].cin[0] (fa_1bit)                        1.455    20.429
$auto$alumacc.cc:485:replace_alu$46.C[7].sum[0] (fa_1bit)                        0.057    20.487
P[6].D[0] (sdffre)                                                               1.455    21.941
data arrival time                                                                         21.941

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[6].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -21.941
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -20.628


#Path 33
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[5].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                       0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                        1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].cout[0] (fa_1bit)                       0.052    17.467
$auto$alumacc.cc:485:replace_alu$46.C[6].cin[0] (fa_1bit)                        1.455    18.922
$auto$alumacc.cc:485:replace_alu$46.C[6].sum[0] (fa_1bit)                        0.057    18.979
P[5].D[0] (sdffre)                                                               1.455    20.434
data arrival time                                                                         20.434

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[5].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -20.434
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.121


#Path 34
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[4].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].cout[0] (fa_1bit)                       0.052    15.960
$auto$alumacc.cc:485:replace_alu$46.C[5].cin[0] (fa_1bit)                        1.455    17.415
$auto$alumacc.cc:485:replace_alu$46.C[5].sum[0] (fa_1bit)                        0.057    17.472
P[4].D[0] (sdffre)                                                               1.455    18.927
data arrival time                                                                         18.927

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[4].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -18.927
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -17.614


#Path 35
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[3].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].p[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].cout[0] (fa_1bit)                            0.102     4.886
$auto$maccmap.cc:240:synth$229.C[2].cin[0] (fa_1bit)                             1.455     6.341
$auto$maccmap.cc:240:synth$229.C[2].sum[0] (fa_1bit)                             0.057     6.398
$auto$alumacc.cc:485:replace_alu$43.BB[1].in[0] (.names)                         1.455     7.853
$auto$alumacc.cc:485:replace_alu$43.BB[1].out[0] (.names)                        0.320     8.173
$auto$alumacc.cc:485:replace_alu$43.C[2].p[0] (fa_1bit)                          1.455     9.628
$auto$alumacc.cc:485:replace_alu$43.C[2].cout[0] (fa_1bit)                       0.102     9.729
$auto$alumacc.cc:485:replace_alu$43.C[3].cin[0] (fa_1bit)                        1.455    11.184
$auto$alumacc.cc:485:replace_alu$43.C[3].sum[0] (fa_1bit)                        0.057    11.241
$auto$alumacc.cc:485:replace_alu$46.S[2].in[2] (.names)                          1.455    12.696
$auto$alumacc.cc:485:replace_alu$46.S[2].out[0] (.names)                         0.200    12.896
$auto$alumacc.cc:485:replace_alu$46.C[3].p[0] (fa_1bit)                          1.455    14.351
$auto$alumacc.cc:485:replace_alu$46.C[3].cout[0] (fa_1bit)                       0.102    14.453
$auto$alumacc.cc:485:replace_alu$46.C[4].cin[0] (fa_1bit)                        1.455    15.908
$auto$alumacc.cc:485:replace_alu$46.C[4].sum[0] (fa_1bit)                        0.057    15.965
P[3].D[0] (sdffre)                                                               1.455    17.420
data arrival time                                                                         17.420

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[3].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -17.420
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -16.107


#Path 36
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[2].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].g[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].sum[0] (fa_1bit)                             0.101     4.885
$auto$alumacc.cc:485:replace_alu$43.BB[0].in[0] (.names)                         1.455     6.340
$auto$alumacc.cc:485:replace_alu$43.BB[0].out[0] (.names)                        0.320     6.660
$auto$alumacc.cc:485:replace_alu$43.C[1].p[0] (fa_1bit)                          1.455     8.115
$auto$alumacc.cc:485:replace_alu$43.C[1].cout[0] (fa_1bit)                       0.102     8.216
$auto$alumacc.cc:485:replace_alu$43.C[2].cin[0] (fa_1bit)                        1.455     9.671
$auto$alumacc.cc:485:replace_alu$43.C[2].sum[0] (fa_1bit)                        0.057     9.728
$auto$alumacc.cc:485:replace_alu$46.S[1].in[2] (.names)                          1.455    11.183
$auto$alumacc.cc:485:replace_alu$46.S[1].out[0] (.names)                         0.200    11.383
$auto$alumacc.cc:485:replace_alu$46.C[2].p[0] (fa_1bit)                          1.455    12.838
$auto$alumacc.cc:485:replace_alu$46.C[2].cout[0] (fa_1bit)                       0.102    12.940
$auto$alumacc.cc:485:replace_alu$46.C[3].cin[0] (fa_1bit)                        1.455    14.395
$auto$alumacc.cc:485:replace_alu$46.C[3].sum[0] (fa_1bit)                        0.057    14.452
P[2].D[0] (sdffre)                                                               1.455    15.907
data arrival time                                                                         15.907

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[2].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -15.907
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -14.594


#Path 37
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[1].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
i2[0].C[0] (sdffre)                                                              1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                            0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                             1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                            0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].g[0] (fa_1bit)                               1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].sum[0] (fa_1bit)                             0.101     4.885
$auto$alumacc.cc:485:replace_alu$43.BB[0].in[0] (.names)                         1.455     6.340
$auto$alumacc.cc:485:replace_alu$43.BB[0].out[0] (.names)                        0.320     6.660
$auto$alumacc.cc:485:replace_alu$43.C[1].p[0] (fa_1bit)                          1.455     8.115
$auto$alumacc.cc:485:replace_alu$43.C[1].cout[0] (fa_1bit)                       0.102     8.216
$auto$alumacc.cc:485:replace_alu$43.C[2].cin[0] (fa_1bit)                        1.455     9.671
$auto$alumacc.cc:485:replace_alu$43.C[2].sum[0] (fa_1bit)                        0.057     9.728
$auto$alumacc.cc:485:replace_alu$46.S[1].in[2] (.names)                          1.455    11.183
$auto$alumacc.cc:485:replace_alu$46.S[1].out[0] (.names)                         0.200    11.383
$auto$alumacc.cc:485:replace_alu$46.C[2].p[0] (fa_1bit)                          1.455    12.838
$auto$alumacc.cc:485:replace_alu$46.C[2].sum[0] (fa_1bit)                        0.058    12.896
P[1].D[0] (sdffre)                                                               1.455    14.351
data arrival time                                                                         14.351

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[1].C[0] (sdffre)                                                               1.455     1.455
clock uncertainty                                                                0.000     1.455
cell setup time                                                                 -0.142     1.313
data required time                                                                         1.313
------------------------------------------------------------------------------------------------
data required time                                                                         1.313
data arrival time                                                                        -14.351
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -13.038


#Path 38
Startpoint: i2[0].Q[0] (sdffre clocked by clk)
Endpoint  : P[0].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
i2[0].C[0] (sdffre)                                                             1.455     1.455
i2[0].Q[0] (sdffre) [clock-to-output]                                           0.100     1.555
$auto$maccmap.cc:114:fulladd$183.A[0].in[0] (.names)                            1.455     3.010
$auto$maccmap.cc:114:fulladd$183.A[0].out[0] (.names)                           0.320     3.330
$auto$maccmap.cc:240:synth$229.C[1].g[0] (fa_1bit)                              1.455     4.784
$auto$maccmap.cc:240:synth$229.C[1].sum[0] (fa_1bit)                            0.101     4.885
$auto$alumacc.cc:485:replace_alu$43.BB[0].in[0] (.names)                        1.455     6.340
$auto$alumacc.cc:485:replace_alu$43.BB[0].out[0] (.names)                       0.320     6.660
$auto$alumacc.cc:485:replace_alu$43.C[1].p[0] (fa_1bit)                         1.455     8.115
$auto$alumacc.cc:485:replace_alu$43.C[1].sum[0] (fa_1bit)                       0.058     8.173
$auto$alumacc.cc:485:replace_alu$46.S[0].in[3] (.names)                         1.455     9.627
$auto$alumacc.cc:485:replace_alu$46.S[0].out[0] (.names)                        0.160     9.787
$auto$alumacc.cc:485:replace_alu$46.C[1].p[0] (fa_1bit)                         1.455    11.242
$auto$alumacc.cc:485:replace_alu$46.C[1].sum[0] (fa_1bit)                       0.058    11.300
P[0].D[0] (sdffre)                                                              1.455    12.755
data arrival time                                                                        12.755

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
P[0].C[0] (sdffre)                                                              1.455     1.455
clock uncertainty                                                               0.000     1.455
cell setup time                                                                -0.142     1.313
data required time                                                                        1.313
-----------------------------------------------------------------------------------------------
data required time                                                                        1.313
data arrival time                                                                       -12.755
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.442


#Path 39
Startpoint: P[18].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (sdffre)                                              1.455     1.455
P[18].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[18].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 40
Startpoint: P[29].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[29].C[0] (sdffre)                                              1.455     1.455
P[29].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[29].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 41
Startpoint: P[17].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (sdffre)                                              1.455     1.455
P[17].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[17].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 42
Startpoint: P[16].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (sdffre)                                              1.455     1.455
P[16].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[16].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 43
Startpoint: P[15].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (sdffre)                                              1.455     1.455
P[15].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[15].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 44
Startpoint: P[14].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (sdffre)                                              1.455     1.455
P[14].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[14].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 45
Startpoint: P[13].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (sdffre)                                              1.455     1.455
P[13].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[13].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 46
Startpoint: P[12].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (sdffre)                                              1.455     1.455
P[12].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[12].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 47
Startpoint: P[11].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (sdffre)                                              1.455     1.455
P[11].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[11].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 48
Startpoint: P[10].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (sdffre)                                              1.455     1.455
P[10].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[10].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 49
Startpoint: P[9].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (sdffre)                                               1.455     1.455
P[9].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[9].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 50
Startpoint: P[8].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (sdffre)                                               1.455     1.455
P[8].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[8].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 51
Startpoint: P[7].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (sdffre)                                               1.455     1.455
P[7].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[7].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 52
Startpoint: P[6].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (sdffre)                                               1.455     1.455
P[6].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[6].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 53
Startpoint: P[5].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (sdffre)                                               1.455     1.455
P[5].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[5].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 54
Startpoint: P[4].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (sdffre)                                               1.455     1.455
P[4].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[4].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 55
Startpoint: P[3].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (sdffre)                                               1.455     1.455
P[3].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[3].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 56
Startpoint: P[2].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (sdffre)                                               1.455     1.455
P[2].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[2].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 57
Startpoint: P[1].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (sdffre)                                               1.455     1.455
P[1].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[1].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 58
Startpoint: P[0].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (sdffre)                                               1.455     1.455
P[0].Q[0] (sdffre) [clock-to-output]                             0.100     1.555
out:P[0].outpad[0] (.output)                                     1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 59
Startpoint: P[20].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[20].C[0] (sdffre)                                              1.455     1.455
P[20].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[20].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 60
Startpoint: P[37].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (sdffre)                                              1.455     1.455
P[37].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[37].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 61
Startpoint: P[36].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (sdffre)                                              1.455     1.455
P[36].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[36].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 62
Startpoint: P[35].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (sdffre)                                              1.455     1.455
P[35].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[35].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 63
Startpoint: P[34].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (sdffre)                                              1.455     1.455
P[34].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[34].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 64
Startpoint: P[33].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (sdffre)                                              1.455     1.455
P[33].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[33].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 65
Startpoint: P[32].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (sdffre)                                              1.455     1.455
P[32].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[32].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 66
Startpoint: P[31].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[31].C[0] (sdffre)                                              1.455     1.455
P[31].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[31].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 67
Startpoint: P[30].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[30].C[0] (sdffre)                                              1.455     1.455
P[30].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[30].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 68
Startpoint: P[27].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (sdffre)                                              1.455     1.455
P[27].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[27].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 69
Startpoint: P[26].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (sdffre)                                              1.455     1.455
P[26].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[26].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 70
Startpoint: P[25].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (sdffre)                                              1.455     1.455
P[25].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[25].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 71
Startpoint: P[24].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[24].C[0] (sdffre)                                              1.455     1.455
P[24].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[24].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 72
Startpoint: P[23].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[23].C[0] (sdffre)                                              1.455     1.455
P[23].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[23].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 73
Startpoint: P[22].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[22].C[0] (sdffre)                                              1.455     1.455
P[22].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[22].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 74
Startpoint: P[21].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[21].C[0] (sdffre)                                              1.455     1.455
P[21].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[21].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 75
Startpoint: P[19].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[19].C[0] (sdffre)                                              1.455     1.455
P[19].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[19].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 76
Startpoint: P[28].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (sdffre)                                              1.455     1.455
P[28].Q[0] (sdffre) [clock-to-output]                            0.100     1.555
out:P[28].outpad[0] (.output)                                    1.455     3.010
data arrival time                                                          3.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.010


#Path 77
Startpoint: B[13].inpad[0] (.input clocked by clk)
Endpoint  : i2[13].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[13].inpad[0] (.input)                                          0.000     0.000
i2[13].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[13].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 78
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[15].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[15].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[15].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 79
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[12].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[12].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[12].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 80
Startpoint: B[12].inpad[0] (.input clocked by clk)
Endpoint  : i2[12].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[12].inpad[0] (.input)                                          0.000     0.000
i2[12].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[12].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 81
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[11].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[11].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[11].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 82
Startpoint: B[11].inpad[0] (.input clocked by clk)
Endpoint  : i2[11].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[11].inpad[0] (.input)                                          0.000     0.000
i2[11].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[11].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 83
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[10].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[10].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[10].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 84
Startpoint: B[10].inpad[0] (.input clocked by clk)
Endpoint  : i2[10].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[10].inpad[0] (.input)                                          0.000     0.000
i2[10].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[10].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 85
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[9].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[9].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[9].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 86
Startpoint: B[9].inpad[0] (.input clocked by clk)
Endpoint  : i2[9].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[9].inpad[0] (.input)                                           0.000     0.000
i2[9].D[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[9].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 87
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[13].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[13].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[13].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 88
Startpoint: B[14].inpad[0] (.input clocked by clk)
Endpoint  : i2[14].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[14].inpad[0] (.input)                                          0.000     0.000
i2[14].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[14].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 89
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[14].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[14].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[14].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 90
Startpoint: B[15].inpad[0] (.input clocked by clk)
Endpoint  : i2[15].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[15].inpad[0] (.input)                                          0.000     0.000
i2[15].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[15].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 91
Startpoint: B[16].inpad[0] (.input clocked by clk)
Endpoint  : i2[16].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[16].inpad[0] (.input)                                          0.000     0.000
i2[16].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[16].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 92
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[16].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[16].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[16].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 93
Startpoint: B[17].inpad[0] (.input clocked by clk)
Endpoint  : i2[17].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B[17].inpad[0] (.input)                                          0.000     0.000
i2[17].D[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[17].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 94
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[17].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[17].R[0] (sdffre)                                             1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[17].C[0] (sdffre)                                             1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 95
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i2[8].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
i2[8].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i2[8].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 96
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[36].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[36].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 97
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[25].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[25].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 98
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[26].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[26].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 99
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[27].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[27].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 100
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[28].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[28].R[0] (sdffre)                                              1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (sdffre)                                              1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.142     1.313
data required time                                                         1.313
--------------------------------------------------------------------------------
data required time                                                         1.313
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#End of timing report
