Fitter Route Stage Report for counter
Sun Sep 28 14:55:37 2025
Quartus Prime Version 25.1.1 Build 125 07/31/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Global Router Wire Utilization Map
  6. Peak Wire Demand Summary
  7. Peak Wire Demand Details
  8. Peak Total Grid Crossings
  9. Global Router Congestion Hotspot Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                        ;
+-----------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name      ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-----------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; LED[0]    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; LED[1]    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; LED[2]    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; LED[3]    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; KEY[0]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; CLOCK0_50 ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; KEY[1]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-----------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+--------------------------------------+------------------------+
; Routing Resource Type                ; Usage                  ;
+--------------------------------------+------------------------+
; Block Input Mux Wrapbacks            ; 0 / 43,616 ( 0 % )     ;
; Block Input Muxes                    ; 48 / 500,456 ( < 1 % ) ;
; Block interconnects                  ; 41 / 526,400 ( < 1 % ) ;
; C1 interconnects                     ; 2 / 234,240 ( < 1 % )  ;
; C4 interconnects                     ; 2 / 229,360 ( < 1 % )  ;
; C8 interconnects                     ; 0 / 22,936 ( 0 % )     ;
; DCM_muxes                            ; 1 / 216 ( < 1 % )      ;
; DELAY_CHAINs                         ; 0 / 1,262 ( 0 % )      ;
; Direct links                         ; 30 / 526,400 ( < 1 % ) ;
; HIO Buffers                          ; 2 / 10,528 ( < 1 % )   ;
; IO75XDDRFMXCKTREE_CLKDRV_BIG_VCO_REs ; 0 / 8 ( 0 % )          ;
; IO75XDDRFMXCKTREE_CLKDRV_GM0_REs     ; 0 / 8 ( 0 % )          ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_INPUTs  ; 0 / 4 ( 0 % )          ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_OUTPUTs ; 0 / 4 ( 0 % )          ;
; IO75XDDRFMXCKTREE_FB_MUX31_REs       ; 0 / 24 ( 0 % )         ;
; IOFBRADAPT_C2P_BUF_INPUTs            ; 0 / 66 ( 0 % )         ;
; IOFBRADAPT_C2P_BUF_OUTPUTs           ; 0 / 66 ( 0 % )         ;
; IOFBRADAPT_FRZ_BUFS_REs              ; 0 / 308 ( 0 % )        ;
; IOFBRADAPT_P2C_BUF_INPUTs            ; 0 / 142 ( 0 % )        ;
; IOFBRADAPT_P2C_BUF_OUTPUTs           ; 0 / 142 ( 0 % )        ;
; Programmable Invert Buffers          ; 0 / 208 ( 0 % )        ;
; Programmable Invert Inputs           ; 8 / 57,078 ( < 1 % )   ;
; Programmable Inverts                 ; 8 / 57,078 ( < 1 % )   ;
; R0 interconnects                     ; 8 / 401,380 ( < 1 % )  ;
; R1 interconnects                     ; 5 / 229,360 ( < 1 % )  ;
; R12 interconnects                    ; 0 / 34,404 ( 0 % )     ;
; R2 interconnects                     ; 2 / 115,620 ( < 1 % )  ;
; R4 interconnects                     ; 2 / 117,500 ( < 1 % )  ;
; R6 interconnects                     ; 2 / 118,440 ( < 1 % )  ;
; Redundancy Muxes                     ; 6 / 20,728 ( < 1 % )   ;
; Row Clock Tap-Offs                   ; 3 / 34,404 ( < 1 % )   ;
; Switchbox_clock_muxes                ; 2 / 1,920 ( < 1 % )    ;
; VIO Buffers                          ; 0 / 8,320 ( 0 % )      ;
; Vertical_seam_tap_muxes              ; 2 / 576 ( < 1 % )      ;
+--------------------------------------+------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 25.1.1 Build 125 07/31/2025 SC Pro Edition
    Info: Processing started: Sun Sep 28 14:53:38 2025
    Info: System process ID: 21576
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off counter -c counter
Info: qfit2_default_script.tcl version: #1
Info: Project  = counter
Info: Revision = counter
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 0% of right directional wire in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short right directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short left directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short up directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short down directional wire demand : 0% in region X0_Y0 to X11_Y7
Info (20215): Router estimated peak long high speed interconnect demand : 4% of right directional wire in region X108_Y40 to X119_Y47
    Info (20265): Estimated peak long high speed right directional wire demand : 4% in region X108_Y40 to X119_Y47
    Info (20265): Estimated peak long high speed left directional wire demand : 2% in region X120_Y40 to X122_Y47
    Info (20265): Estimated peak long high speed up directional wire demand : 1% in region X108_Y40 to X119_Y47
    Info (20265): Estimated peak long high speed down directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 2.86 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 0.02 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:15


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; long high speed ; right     ; [(108, 40), (119, 47)]            ; 4.167 %     ;
; long high speed ; left      ; [(120, 40), (122, 47)]            ; 2.083 %     ;
; long high speed ; up        ; [(108, 40), (119, 47)]            ; 1.389 %     ;
+-----------------+-----------+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                 ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------+
; long high speed ; right     ; [(108, 40), (119, 47)]            ; 4.167 %     ;    High Routing Fan-Out  ;
;     --          ;           ;                                   ;             ; u_counter|counter_out[0] ;
; long high speed ; right     ; [(108, 40), (119, 47)]            ; 4.167 %     ;    Long Distance         ;
;     --          ;           ;                                   ;             ; u_counter|counter_out[0] ;
; long high speed ; left      ; [(120, 40), (122, 47)]            ; 2.083 %     ;    High Routing Fan-Out  ;
;     --          ;           ;                                   ;             ; KEY[1]~input             ;
; long high speed ; left      ; [(120, 40), (122, 47)]            ; 2.083 %     ;    Long Distance         ;
;     --          ;           ;                                   ;             ; KEY[1]~input             ;
; long high speed ; up        ; [(108, 40), (119, 47)]            ; 1.389 %     ;    High Routing Fan-Out  ;
;     --          ;           ;                                   ;             ; KEY[1]~_wirecell         ;
; long high speed ; up        ; [(108, 40), (119, 47)]            ; 1.389 %     ;    Long Distance         ;
;     --          ;           ;                                   ;             ; KEY[1]~_wirecell         ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------+


+-------------------------------------------------+
; Peak Total Grid Crossings                       ;
+--------------------------+----------------------+
; Net Name                 ; Total Grid Crossings ;
+--------------------------+----------------------+
; KEY[1]~_wirecell         ; 2                    ;
; u_counter|counter_out[0] ; 1                    ;
; KEY[1]~input             ; 1                    ;
+--------------------------+----------------------+


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


