#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov  1 03:56:07 2023
# Process ID: 45980
# Current directory: C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1\vivado.jou
# Running On: Ziyao-DESKTOP, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68469 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1593.863 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2011.844 ; gain = 245.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_audio_pipeline_0_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_audio_pipeline_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_audio_pipeline_0_0' (1#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_audio_pipeline_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (2#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 43 connections declared, but only 40 given [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:174]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (3#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:422]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:971]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:971]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (6#1) [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:1117]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:1242]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (7#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (8#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (9#1) [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:1242]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (10#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:936]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'design_1_xbar_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (11#1) [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:422]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (12#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:338]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:338]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:338]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:338]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:338]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (13#1) [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/.Xil/Vivado-45980-Ziyao-DESKTOP/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_arready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_rdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_rresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_rlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'saxigp0_rvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 74 given [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:345]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (14#1) [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (15#1) [C:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2076.699 ; gain = 310.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2094.621 ; gain = 328.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2094.621 ; gain = 328.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2094.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0_in_context.xdc] for cell 'design_1_i/audio_pipeline_0'
Finished Parsing XDC File [c:/Users/Mando/Documents/projects/group_project/group_project.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0_in_context.xdc] for cell 'design_1_i/audio_pipeline_0'
Parsing XDC File [C:/Users/Mando/Documents/projects/kria-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw_in'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:35]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:45]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/Mando/Documents/projects/kria-constraints.xdc:50]
Finished Parsing XDC File [C:/Users/Mando/Documents/projects/kria-constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Mando/Documents/projects/kria-constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mando/Documents/projects/kria-constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2134.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.086 ; gain = 367.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.086 ; gain = 367.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/audio_pipeline_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.086 ; gain = 367.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.086 ; gain = 367.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2134.086 ; gain = 367.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.953 ; gain = 943.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.324 ; gain = 944.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2729.414 ; gain = 963.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_audio_pipeline_0_0  |         1|
|5     |design_1_axi_dma_0_0         |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_clk_wiz_0_0         |         1|
|8     |design_1_rst_ps8_0_99M_0     |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_audio_pipeline_0  |     1|
|2     |design_1_auto_ds           |     1|
|3     |design_1_auto_pc           |     1|
|4     |design_1_axi_dma_0         |     1|
|5     |design_1_axi_smc           |     1|
|6     |design_1_clk_wiz_0         |     1|
|7     |design_1_rst_ps8_0_99M     |     1|
|8     |design_1_xbar              |     1|
|9     |design_1_zynq_ultra_ps_e_0 |     1|
|10    |IBUF                       |     1|
|11    |OBUF                       |     2|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.199 ; gain = 928.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.199 ; gain = 968.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2747.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: 75dacb4d
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2777.375 ; gain = 1183.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mando/Documents/projects/group_project/group_project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 03:56:43 2023...
