FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2012 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
/* bench 13110.3.0 7bab8e10a0e0 */
/* bench 13110.3.1 2210dad800c0 */
/* bench 13110.3.2 dde6f419867c */
/* bench 13110.3.3 b9120012f385 */
/* bench 13110.3.4 ee46317db239 */
/* bench 13110.3.5 f17e13ee65c7 */
/* bench 13110.3.6 0c72e11ab084 */
/* bench 13110.3.7 1a75071d01d9 */
/* bench 13110.3.8 88c4d30cb7be */
/* bench 13110.3.9 bc06139cc22e */
/* bench 13110.3.10 8acd37e52e27 */
/* bench 13110.3.11 542cf90a712f */
/* bench 13110.3.12 55661298051e */
/* bench 13110.3.13 fb6a10975a5d */
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */
#include "rootnv50.h"
#include "channv50.h"

#include <nvif/class.h>

static const struct nv50_disp_root_func
gm107_disp_root = {
	.user = {
		{{0,0,GK104_DISP_CURSOR             }, gf119_disp_curs_new },
		{{0,0,GK104_DISP_OVERLAY            }, gf119_disp_oimm_new },
		{{0,0,GK110_DISP_BASE_CHANNEL_DMA   }, gf119_disp_base_new },
		{{0,0,GM107_DISP_CORE_CHANNEL_DMA   }, gk104_disp_core_new },
		{{0,0,GK104_DISP_OVERLAY_CONTROL_DMA}, gk104_disp_ovly_new },
		{}
	},
};

static int
gm107_disp_root_new(struct nvkm_disp *disp, const struct nvkm_oclass *oclass,
		    void *data, u32 size, struct nvkm_object **pobject)
/* bench 11861.1.0 5592153a1648 */
/* bench 11861.1.1 ec6151a2cfe2 */
/* bench 11861.1.2 ad3ab9da2d00 */
/* bench 11861.1.3 f50425e75474 */
/* bench 11861.1.4 d98aa4f069db */
/* bench 11861.1.5 4a3c2dc8e9f0 */
/* bench 11861.1.6 d70224157fa1 */
/* bench 11861.1.7 574350696e0b */
/* bench 11861.1.8 4612f0a3a762 */
/* bench 11861.1.9 89efb9b2a6ba */
}

const struct nvkm_disp_oclass
gm107_disp_root_oclass = {
	.base.oclass = GM107_DISP,
	.base.minver = -1,
	.base.maxver = -1,
	.ctor = gm107_disp_root_new,
};
