# ğŸ“˜ Welcome to the PYQ & Final Exam Circuit Practice â€“ Day-11 Folder!
> **I'm the README.md file of this folder, here to guide you step-by-step!** ğŸš€  
This final folder is a blend of **PYQ-based practice circuits** and the **actual problem statement I solved during my final Digital Logic exam**, focusing on MUX and Flip-Flop based shift-register designs.

---

## ğŸ§  What I Learned in the D11 Folder

In this final stage, I explored both **classic digital logic conversions** and **complex conditional shifting operations** using **MUX** and **D Flip-Flops**. I also practiced creating **manual MUX designs** from logic gates and understood real-world applications of **master-slave flip-flops** with clean triggering and resets.

---

## ğŸ§ª Technical Highlights

### ğŸ“‹ PYQ Circuits Practiced

- ğŸ”„ **Binary to Gray Code Converter**
- ğŸ”¢ **Binary to BCD Converter**

âœ… Both circuits are:
- Included in the `.circ` simulation file
- Supported by individual **screenshots**

---

### ğŸ§ª Final Exam Problem (Simulated Design)

I received the following logic design task in my Digital Logic Design final exam:

> ğŸ§  **Design a conditional shift register** using **MUX and D Flip-Flops**, with control inputs:
>
> | Control Input | Operation                       |
> |---------------|----------------------------------|
> | `00`          | Parallel Load                    |
> | `01`          | Circular Right Shift by 2 bits   |
> | `10`          | Serial Right Shift by 1 bit      |
> | `11`          | Circular Left Shift by 2 bits    |

### ğŸ”§ My Implementation:

- ğŸ”€ Used **4Ã—1 MUX** (joined using 2Ã—1 MUX blocks) to select operations
- ğŸ”„ Manually designed **2Ã—1 MUX** using **AND, OR, and NOT gates**
- â›“ï¸ Connected 4Ã—1 MUX outputs to **D Flip-Flops** in **Master-Slave Configuration**
- ğŸ§¼ Integrated **Active-Low Clear** for reset logic
- ğŸ•¹ï¸ Applied **Negative Edge Triggering** for stable operation

> âš ï¸ Note: This circuit was designed **only in simulation**, not on hardware.

---

## ğŸ§© Why Active-Low Clear and Negative Edge Trigger?

| Feature              | Why It Was Used                                                                 |
|----------------------|----------------------------------------------------------------------------------|
| ğŸ§¼ **Active-Low Clear**  | âœ… More noise-immune and **industry standard** reset design                     |
| â¬‡ï¸ **Negative Edge Trigger** | âœ… Ensures stable state changes; **avoids race conditions** in sequential circuits |

---

## ğŸ“ Folder Structure

This folder contains:

- ğŸ§¾ `README.md`  
  > The file you are reading now â€” complete documentation of the final exam logic and PYQ practice.

- ğŸ–¼ï¸ `Binary_to_Gray_Converter.png`  
  > Simulation screenshot of the classic code conversion circuit.

- ğŸ–¼ï¸ `Binary_to_BCD_Converter.png`  
  > Screenshot of the BCD conversion logic.

- ğŸ§  `PYQ_Circuit.circ`  
  > Logisim file that includes:
  - Binary to Gray Code Converter  
  - Binary to BCD Converter  
  > *(Note: Final Exam Circuit was designed but not included in this file.)*

---

## ğŸ¯ **Final Takeaway**

This folder marks the **culmination of my Digital Logic Design journey**. Here's what I gained:

âœ”ï¸ Practical experience solving **PYQ-based digital circuits**  
âœ”ï¸ Deep understanding of **MUX-based conditional shift operations**  
âœ”ï¸ Capability to build **custom MUX circuits** using basic gates  
âœ”ï¸ Mastery over **D Flip-Flop logic**, especially in **Master-Slave form**  
âœ”ï¸ Confidence to handle **edge-sensitive sequential circuits** with correct triggering and resets  
âœ”ï¸ Ability to **simulate exam-grade problems** independently in Logisim

---

