<div id="pf11a" class="pf w0 h0" data-page-no="11a"><div class="pc pc11a w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg11a.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x, 1st AHB address phase: Read from input bus is translated into a read</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">operation on the output bus with the actual memory address (with the decoration</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">removed) and then captured in a register</div><div class="t m0 x33 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x+1, 2nd AHB address phase: Write access with the registered (but actual)</div><div class="t m0 x117 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">memory address is output</div><div class="t m0 x33 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x+1, 1st AHB data phase: The &quot;original&quot; 1-bit memory read data is captured in</div><div class="t m0 x117 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">a register, while the 1-bit field is set or clear based on the function defined by the</div><div class="t m0 x117 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">decoration with the modified data captured in a register; the input bus cycle is stalled</div><div class="t m0 x33 hf y120 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x+2, 2nd AHB data phase: The selected original 1-bit is right justified, zero</div><div class="t m0 x117 hf y121 ff3 fs5 fc0 sc0 ls0 ws0">filled and then driven onto the input read data bus, while the registered write data is</div><div class="t m0 x117 hf y122 ff3 fs5 fc0 sc0 ls0 ws0">sourced onto the output write data bus</div><div class="t m0 x10e h8 y1945 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1946 ff3 fs5 fc0 sc0 ls0 ws0">Any wait states inserted by the peripheral slave device</div><div class="t m0 x3e hf y1947 ff3 fs5 fc0 sc0 ls0 ws0">(sx_hready = 0) are simply passed through the BME back to the</div><div class="t m0 x3e hf y1948 ff3 fs5 fc0 sc0 ls0 ws0">master input bus, stalling the AHB transaction cycle for cycle.</div><div class="t m0 x9 hf y1949 ff3 fs5 fc0 sc0 ls0 ws0">A generic timing diagram of a decorated load showing an unsigned bit field operation is</div><div class="t m0 x9 hf y194a ff3 fs5 fc0 sc0 ls0 ws0">shown in the following figure.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">282<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
