sti sti.df2
K1 K1
M4 M4
M5 M5
MT MT
QT QT
HT HT
AM AM
RX pfet_sd nfet_sd
m3_resistive m3_resistive
m2_resistive m2_resistive
m1_resistive m1_resistive
pc_model pc_model
pc_resistive pc_resistive
nfet_sd nfet_sd
pfet_sd pfet_sd
nw nw
sub50 sub50.df2
pc_resistive_pc_model_ovia pc_resistive_pc_model_ovia
pc_resistive_pc_resistive_pc_model_butt_ovia pc_resistive_pc_resistive_pc_model_butt_ovia
pc_resistive_pc_model_butt pc_resistive_pc_model_butt
pc_model_pc_resistive_pc_model_butt_ovia pc_model_pc_resistive_pc_model_butt_ovia
nd_via nd_via
nd_comp nd_comp
pd_via pd_via
pd_comp pd_comp
butt_rxn butt_rxn
butt_top butt_top
nwell_diff nwell_diff
butt_rxp butt_rxp
sub_diff_top sub_diff_top
GateCon GateCon
Gate Gate
LVgateCon LVgateCon
LVgate LVgate
ca6 ca6
ca4 ca4
v1 v1
v2 v2
well_nwell_diff_ovia well_nwell_diff_ovia
well well
substrate_substrate_text_ovia substrate_substrate_text_ovia
substrate substrate
substrate_text substrate_text
subs_sti_substrate_ovia subs_sti_substrate_ovia
subs_sti subs_sti
sub_dev_Device_206 sub_dev_Device_206
