<paper id="1547669136"><title>Ladder Metamodeling and PLC Program Validation through Time Petri Nets</title><year>2008</year><authors><author org="Institut de Recherche en Informatique de Toulouse (CNRS UMR 5505), Université de Toulouse., France and Departamento de Automação e Sistemas, Federal University of Santa Catarina., F ...#TAB#" id="2336951546">Darlam Fabio Bender</author><author org="Institut de Recherche en Informatique de Toulouse (CNRS UMR 5505), Université de Toulouse., France#TAB#" id="200783772">Benoît Combemale</author><author org="Institut de Recherche en Informatique de Toulouse (CNRS UMR 5505), Université de Toulouse., France#TAB#" id="2951432815">Xavier Crégut</author><author org="Departamento de Automação e Sistemas, Federal University of Santa Catarina., Florianopolis, Brazil" id="2008593554">Jean Marie Farines</author><author org="Laboratoire d'Analyse et d'Archicteture des Systemes (CNRS), Université de Toulouse., France" id="104559369">Bernard Berthomieu</author><author org="Laboratoire d'Analyse et d'Archicteture des Systemes (CNRS), Université de Toulouse., France" id="308395410">François Vernadat</author></authors><n_citation>24</n_citation><doc_type>Conference</doc_type><references><reference>137098674</reference><reference>1517759046</reference><reference>1521216227</reference><reference>1541947827</reference><reference>1556566737</reference><reference>1568729458</reference><reference>1587772696</reference><reference>1589633291</reference><reference>1756958128</reference><reference>1819209966</reference><reference>2049008406</reference><reference>2096389927</reference><reference>2104910381</reference><reference>2129380858</reference><reference>2694136767</reference><reference>2789764638</reference></references><venue id="2755158973" type="C">European conference on Model driven architecture-foundations and applications</venue><doi>10.1007/978-3-540-69100-6_9</doi><keywords><keyword weight="0.47482">Race condition</keyword><keyword weight="0.50573">Model transformation</keyword><keyword weight="0.45788">Programming language</keyword><keyword weight="0.54713">Petri net</keyword><keyword weight="0.48497">Model checking</keyword><keyword weight="0.53649">Ladder logic</keyword><keyword weight="0.43783">Computer science</keyword><keyword weight="0.50649">Instruction list</keyword><keyword weight="0.4975">Metamodeling</keyword><keyword weight="0.51704">Formal verification</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Ladder Diagram (LD) is the most used programming language for Programmable Logical Controllers (PLCs). A PLC is a special purpose industrial computer used to automate industrial processes. Bugs in LD programs are very costly and sometimes are even a threat to human safety. We propose a model driven approach for formal verification of LD programs through model-checking. We provide a metamodel for a subset of the LD language. We define a time Petri net (TPN) semantics for LD programs through an ATL model transformation. Finally, we automatically generate behavioral properties over the LD models as LTL formulae which are then checked over the generated TPN using the model-checkers available in the Tina toolkit. We focus on race condition detection.</abstract></paper>