# TCL File Generated by Component Editor 20.1
# Mon Mar 15 16:44:39 ICT 2021
# DO NOT MODIFY


# 
# backprop_controller "backprop_controller" v1.0
# Wachirawit Wacharak 2021.03.15.16:44:39
# Create control sugnal for backprop layer
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module backprop_controller
# 
set_module_property DESCRIPTION "Create control sugnal for backprop layer"
set_module_property NAME backprop_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP neural_burning/backprop_layer
set_module_property AUTHOR "Wachirawit Wacharak"
set_module_property DISPLAY_NAME backprop_controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL backprop_stack_controller
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file backprop_stack_controller.sv SYSTEM_VERILOG PATH ../backprop_stack_controller/backprop_stack_controller.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter size INTEGER 3
set_parameter_property size DEFAULT_VALUE 3
set_parameter_property size DISPLAY_NAME size
set_parameter_property size TYPE INTEGER
set_parameter_property size UNITS None
set_parameter_property size ALLOWED_RANGES -2147483648:2147483647
set_parameter_property size HDL_PARAMETER true
add_parameter data_size INTEGER 16
set_parameter_property data_size DEFAULT_VALUE 16
set_parameter_property data_size DISPLAY_NAME data_size
set_parameter_property data_size TYPE INTEGER
set_parameter_property data_size UNITS None
set_parameter_property data_size ALLOWED_RANGES -2147483648:2147483647
set_parameter_property data_size HDL_PARAMETER true
add_parameter backprop_controll_size INTEGER 66 ""
set_parameter_property backprop_controll_size DEFAULT_VALUE 66
set_parameter_property backprop_controll_size DISPLAY_NAME backprop_controll_size
set_parameter_property backprop_controll_size TYPE INTEGER
set_parameter_property backprop_controll_size UNITS None
set_parameter_property backprop_controll_size ALLOWED_RANGES -2147483648:2147483647
set_parameter_property backprop_controll_size DESCRIPTION ""
set_parameter_property backprop_controll_size HDL_PARAMETER true
add_parameter max_layer_size INTEGER 4
set_parameter_property max_layer_size DEFAULT_VALUE 4
set_parameter_property max_layer_size DISPLAY_NAME max_layer_size
set_parameter_property max_layer_size TYPE INTEGER
set_parameter_property max_layer_size UNITS None
set_parameter_property max_layer_size ALLOWED_RANGES -2147483648:2147483647
set_parameter_property max_layer_size HDL_PARAMETER true


# 
# display items
# 


# 
# connection point backprop_controll_bundle_in_interface
# 
add_interface backprop_controll_bundle_in_interface conduit end
set_interface_property backprop_controll_bundle_in_interface associatedClock ""
set_interface_property backprop_controll_bundle_in_interface associatedReset ""
set_interface_property backprop_controll_bundle_in_interface ENABLED true
set_interface_property backprop_controll_bundle_in_interface EXPORT_OF ""
set_interface_property backprop_controll_bundle_in_interface PORT_NAME_MAP ""
set_interface_property backprop_controll_bundle_in_interface CMSIS_SVD_VARIABLES ""
set_interface_property backprop_controll_bundle_in_interface SVD_ADDRESS_GROUP ""

add_interface_port backprop_controll_bundle_in_interface backprop_controll_bundle backprop_controll Input backprop_controll_size


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point backprop_controll_matrix_in_interface
# 
add_interface backprop_controll_matrix_in_interface conduit end
set_interface_property backprop_controll_matrix_in_interface associatedClock ""
set_interface_property backprop_controll_matrix_in_interface associatedReset ""
set_interface_property backprop_controll_matrix_in_interface ENABLED true
set_interface_property backprop_controll_matrix_in_interface EXPORT_OF ""
set_interface_property backprop_controll_matrix_in_interface PORT_NAME_MAP ""
set_interface_property backprop_controll_matrix_in_interface CMSIS_SVD_VARIABLES ""
set_interface_property backprop_controll_matrix_in_interface SVD_ADDRESS_GROUP ""

add_interface_port backprop_controll_matrix_in_interface diff_dense backprop_dense Input data_size*size
add_interface_port backprop_controll_matrix_in_interface diff_start backprop_start Input data_size*size
add_interface_port backprop_controll_matrix_in_interface diff_cost backprop_cost Input data_size*size
add_interface_port backprop_controll_matrix_in_interface diff_to_all backprop_to_all Input data_size*size


# 
# connection point backprop_controll_matrix_out_interface
# 
add_interface backprop_controll_matrix_out_interface conduit end
set_interface_property backprop_controll_matrix_out_interface associatedClock ""
set_interface_property backprop_controll_matrix_out_interface associatedReset ""
set_interface_property backprop_controll_matrix_out_interface ENABLED true
set_interface_property backprop_controll_matrix_out_interface EXPORT_OF ""
set_interface_property backprop_controll_matrix_out_interface PORT_NAME_MAP ""
set_interface_property backprop_controll_matrix_out_interface CMSIS_SVD_VARIABLES ""
set_interface_property backprop_controll_matrix_out_interface SVD_ADDRESS_GROUP ""

add_interface_port backprop_controll_matrix_out_interface diff_cost_out diff_cost Output data_size*size
add_interface_port backprop_controll_matrix_out_interface diff_dense_out diff_dense Output data_size*size
add_interface_port backprop_controll_matrix_out_interface diff_start_out diff_start Output data_size*size
add_interface_port backprop_controll_matrix_out_interface diff_to_all_out diff_act Output data_size*size


# 
# connection point backprop_controll_out_controll_interface
# 
add_interface backprop_controll_out_controll_interface conduit end
set_interface_property backprop_controll_out_controll_interface associatedClock ""
set_interface_property backprop_controll_out_controll_interface associatedReset ""
set_interface_property backprop_controll_out_controll_interface ENABLED true
set_interface_property backprop_controll_out_controll_interface EXPORT_OF ""
set_interface_property backprop_controll_out_controll_interface PORT_NAME_MAP ""
set_interface_property backprop_controll_out_controll_interface CMSIS_SVD_VARIABLES ""
set_interface_property backprop_controll_out_controll_interface SVD_ADDRESS_GROUP ""

add_interface_port backprop_controll_out_controll_interface active_train active_train Output 1
add_interface_port backprop_controll_out_controll_interface current_row_out current_row Output 32
add_interface_port backprop_controll_out_controll_interface is_last_layer is_last_layer Output 1
add_interface_port backprop_controll_out_controll_interface read_update_data read_update_data Output 1
add_interface_port backprop_controll_out_controll_interface start_new_layer start_new_layer Output 1
add_interface_port backprop_controll_out_controll_interface current_layer_out current_layer Output 32

