{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617737815190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617737815213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 06 14:36:53 2021 " "Processing started: Tue Apr 06 14:36:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617737815213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737815213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisenoModular -c DisenoModular " "Command: quartus_map --read_settings_files=on --write_settings_files=off DisenoModular -c DisenoModular" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737815214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617737817252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617737817252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puerta_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puerta_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 puerta_not-sol " "Found design unit 1: puerta_not-sol" {  } { { "puerta_not.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/puerta_not.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841432 ""} { "Info" "ISGN_ENTITY_NAME" "1 puerta_not " "Found entity 1: puerta_not" {  } { { "puerta_not.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/puerta_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737841432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-sol " "Found design unit 1: comparador-sol" {  } { { "comparador.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/comparador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841447 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737841447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray-sol " "Found design unit 1: gray-sol" {  } { { "gray.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/gray.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841461 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray " "Found entity 1: gray" {  } { { "gray.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/gray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737841461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum-sol " "Found design unit 1: sum-sol" {  } { { "sum.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/sum.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841476 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/sum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737841476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-Behavioral " "Found design unit 1: mux4a1-Behavioral" {  } { { "mux4a1.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/mux4a1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841489 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/mux4a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737841489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disenomodular.bdf 1 1 " "Found 1 design units, including 1 entities, in source file disenomodular.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisenoModular " "Found entity 1: DisenoModular" {  } { { "DisenoModular.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/DisenoModular.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617737841501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737841501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisenoModular " "Elaborating entity \"DisenoModular\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617737841637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 mux4a1:inst " "Elaborating entity \"mux4a1\" for hierarchy \"mux4a1:inst\"" {  } { { "DisenoModular.bdf" "inst" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/DisenoModular.bdf" { { 88 936 1104 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617737841670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst5 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst5\"" {  } { { "DisenoModular.bdf" "inst5" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/DisenoModular.bdf" { { 344 1080 1256 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617737841677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum sum:inst1 " "Elaborating entity \"sum\" for hierarchy \"sum:inst1\"" {  } { { "DisenoModular.bdf" "inst1" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/DisenoModular.bdf" { { 120 560 720 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617737841708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray gray:inst4 " "Elaborating entity \"gray\" for hierarchy \"gray:inst4\"" {  } { { "DisenoModular.bdf" "inst4" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/0_CLASES/SD1C4.MSI/DisenoModular/DisenoModular.bdf" { { 344 488 656 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617737841715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617737843861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617737845061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617737845061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617737845221 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617737845221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617737845221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617737845221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617737845287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 06 14:37:25 2021 " "Processing ended: Tue Apr 06 14:37:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617737845287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617737845287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617737845287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617737845287 ""}
