//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23920284
// Cuda compilation tools, release 9.2, V9.2.88
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	_Z6getDoGPddd
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;
// _ZZ6getDoGPdddE2g1 has been demoted
// _ZZ6getDoGPdddE2g2 has been demoted

.visible .entry _Z6getDoGPddd(
	.param .u64 _Z6getDoGPddd_param_0,
	.param .f64 _Z6getDoGPddd_param_1,
	.param .f64 _Z6getDoGPddd_param_2
)
{
	.reg .pred 	%p<93>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<250>;
	.reg .f64 	%fd<262>;
	.reg .b64 	%rd<24>;
	// demoted variable
	.shared .align 8 .b8 _ZZ6getDoGPdddE2g1[1600];
	// demoted variable
	.shared .align 8 .b8 _ZZ6getDoGPdddE2g2[1600];

	ld.param.f64 	%fd84, [_Z6getDoGPddd_param_1];
	mul.f64 	%fd86, %fd84, 0d4008000000000000;
	cvt.rpi.f64.f64	%fd87, %fd86;
	fma.rn.f64 	%fd88, %fd87, 0d4000000000000000, 0d3FF0000000000000;
	cvt.rzi.s32.f64	%r1, %fd88;
	bar.sync 	0;
	mov.u32 	%r46, %tid.y;
	mov.u32 	%r47, %tid.x;
	shr.u32 	%r48, %r1, 31;
	add.s32 	%r49, %r1, %r48;
	shr.s32 	%r50, %r49, 1;
	sub.s32 	%r51, %r47, %r50;
	abs.s32 	%r3, %r51;
	sub.s32 	%r52, %r46, %r50;
	abs.s32 	%r4, %r52;
	cvt.rn.f64.s32	%fd1, %r3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd1;
	}
	mov.f64 	%fd89, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd89;
	}
	bfe.u32 	%r53, %r6, 20, 11;
	add.s32 	%r54, %r53, -1012;
	mov.u64 	%rd2, 4611686018427387904;
	shl.b64 	%rd3, %rd2, %r54;
	setp.eq.s64	%p5, %rd3, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd233, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.lt.s32	%p6, %r5, 0;
	and.pred  	%p1, %p6, %p5;
	@!%p1 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd233;
	}
	xor.b32  	%r56, %r55, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r57, %temp}, %fd233;
	}
	mov.b64 	%fd233, {%r57, %r56};

BB0_2:
	setp.eq.s32	%p7, %r3, 0;
	@%p7 bra 	BB0_5;

	setp.gt.s32	%p8, %r5, -1;
	@%p8 bra 	BB0_6;

	cvt.rzi.f64.f64	%fd91, %fd89;
	setp.neu.f64	%p9, %fd91, 0d4000000000000000;
	selp.f64	%fd233, 0dFFF8000000000000, %fd233, %p9;
	bra.uni 	BB0_6;

BB0_5:
	bfe.u32 	%r58, %r6, 20, 11;
	add.s32 	%r59, %r58, -1012;
	shl.b64 	%rd5, %rd2, %r59;
	setp.eq.s64	%p10, %rd5, -9223372036854775808;
	selp.b32	%r60, %r5, 0, %p10;
	or.b32  	%r61, %r60, 2146435072;
	setp.lt.s32	%p11, %r6, 0;
	selp.b32	%r62, %r61, %r60, %p11;
	mov.u32 	%r63, 0;
	mov.b64 	%fd233, {%r63, %r62};

BB0_6:
	add.f64 	%fd234, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd234;
	}
	and.b32  	%r65, %r64, 2146435072;
	setp.ne.s32	%p12, %r65, 2146435072;
	@%p12 bra 	BB0_7;

	setp.gtu.f64	%p13, %fd2, 0d7FF0000000000000;
	@%p13 bra 	BB0_16;

	and.b32  	%r66, %r6, 2147483647;
	setp.ne.s32	%p14, %r66, 2146435072;
	@%p14 bra 	BB0_11;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd89;
	}
	setp.eq.s32	%p15, %r67, 0;
	@%p15 bra 	BB0_15;

BB0_11:
	and.b32  	%r68, %r5, 2147483647;
	setp.ne.s32	%p16, %r68, 2146435072;
	@%p16 bra 	BB0_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd1;
	}
	setp.ne.s32	%p17, %r69, 0;
	mov.f64 	%fd234, %fd233;
	@%p17 bra 	BB0_16;

	shr.s32 	%r70, %r6, 31;
	and.b32  	%r71, %r70, -2146435072;
	add.s32 	%r72, %r71, 2146435072;
	or.b32  	%r73, %r72, -2147483648;
	selp.b32	%r74, %r73, %r72, %p1;
	mov.u32 	%r75, 0;
	mov.b64 	%fd234, {%r75, %r74};
	bra.uni 	BB0_16;

BB0_7:
	mov.f64 	%fd234, %fd233;
	bra.uni 	BB0_16;

BB0_12:
	mov.f64 	%fd234, %fd233;
	bra.uni 	BB0_16;

BB0_15:
	setp.gt.f64	%p18, %fd2, 0d3FF0000000000000;
	selp.b32	%r76, 2146435072, 0, %p18;
	xor.b32  	%r77, %r76, 2146435072;
	setp.lt.s32	%p19, %r6, 0;
	selp.b32	%r78, %r77, %r76, %p19;
	setp.eq.s32	%p20, %r3, -1;
	selp.b32	%r79, 1072693248, %r78, %p20;
	mov.u32 	%r80, 0;
	mov.b64 	%fd234, {%r80, %r79};

BB0_16:
	bfe.u32 	%r81, %r6, 20, 11;
	add.s32 	%r82, %r81, -1012;
	shl.b64 	%rd7, %rd2, %r82;
	setp.eq.s64	%p21, %rd7, -9223372036854775808;
	setp.eq.s32	%p22, %r3, 1;
	selp.f64	%fd13, 0d3FF0000000000000, %fd234, %p22;
	cvt.rn.f64.s32	%fd14, %r4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd14;
	}
	abs.f64 	%fd15, %fd14;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd15;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd236, [retval0+0];
	
	//{
	}// Callseq End 1
	setp.lt.s32	%p23, %r7, 0;
	and.pred  	%p2, %p23, %p21;
	@!%p2 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd236;
	}
	xor.b32  	%r84, %r83, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r85, %temp}, %fd236;
	}
	mov.b64 	%fd236, {%r85, %r84};

BB0_18:
	setp.eq.s32	%p24, %r4, 0;
	@%p24 bra 	BB0_21;

	setp.gt.s32	%p25, %r7, -1;
	@%p25 bra 	BB0_22;

	cvt.rzi.f64.f64	%fd94, %fd89;
	setp.neu.f64	%p26, %fd94, 0d4000000000000000;
	selp.f64	%fd236, 0dFFF8000000000000, %fd236, %p26;
	bra.uni 	BB0_22;

BB0_21:
	bfe.u32 	%r86, %r6, 20, 11;
	add.s32 	%r87, %r86, -1012;
	shl.b64 	%rd9, %rd2, %r87;
	setp.eq.s64	%p27, %rd9, -9223372036854775808;
	selp.b32	%r88, %r7, 0, %p27;
	or.b32  	%r89, %r88, 2146435072;
	setp.lt.s32	%p28, %r6, 0;
	selp.b32	%r90, %r89, %r88, %p28;
	mov.u32 	%r91, 0;
	mov.b64 	%fd236, {%r91, %r90};

BB0_22:
	add.f64 	%fd237, %fd14, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd237;
	}
	and.b32  	%r93, %r92, 2146435072;
	setp.ne.s32	%p29, %r93, 2146435072;
	@%p29 bra 	BB0_23;

	setp.gtu.f64	%p30, %fd15, 0d7FF0000000000000;
	@%p30 bra 	BB0_32;

	and.b32  	%r94, %r6, 2147483647;
	setp.ne.s32	%p31, %r94, 2146435072;
	@%p31 bra 	BB0_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd89;
	}
	setp.eq.s32	%p32, %r95, 0;
	@%p32 bra 	BB0_31;

BB0_27:
	and.b32  	%r96, %r7, 2147483647;
	setp.ne.s32	%p33, %r96, 2146435072;
	@%p33 bra 	BB0_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r97, %temp}, %fd14;
	}
	setp.ne.s32	%p34, %r97, 0;
	mov.f64 	%fd237, %fd236;
	@%p34 bra 	BB0_32;

	shr.s32 	%r98, %r6, 31;
	and.b32  	%r99, %r98, -2146435072;
	add.s32 	%r100, %r99, 2146435072;
	or.b32  	%r101, %r100, -2147483648;
	selp.b32	%r102, %r101, %r100, %p2;
	mov.u32 	%r103, 0;
	mov.b64 	%fd237, {%r103, %r102};
	bra.uni 	BB0_32;

BB0_23:
	mov.f64 	%fd237, %fd236;
	bra.uni 	BB0_32;

BB0_28:
	mov.f64 	%fd237, %fd236;
	bra.uni 	BB0_32;

BB0_31:
	setp.gt.f64	%p35, %fd15, 0d3FF0000000000000;
	selp.b32	%r104, 2146435072, 0, %p35;
	xor.b32  	%r105, %r104, 2146435072;
	setp.lt.s32	%p36, %r6, 0;
	selp.b32	%r106, %r105, %r104, %p36;
	setp.eq.s32	%p37, %r4, -1;
	selp.b32	%r107, 1072693248, %r106, %p37;
	mov.u32 	%r108, 0;
	mov.b64 	%fd237, {%r108, %r107};

BB0_32:
	bfe.u32 	%r109, %r6, 20, 11;
	add.s32 	%r110, %r109, -1012;
	shl.b64 	%rd11, %rd2, %r110;
	setp.eq.s64	%p38, %rd11, -9223372036854775808;
	setp.eq.s32	%p39, %r4, 1;
	selp.f64	%fd96, 0d3FF0000000000000, %fd237, %p39;
	add.f64 	%fd97, %fd13, %fd96;
	neg.f64 	%fd26, %fd97;
	abs.f64 	%fd27, %fd84;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd27;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd239, [retval0+0];
	
	//{
	}// Callseq End 2
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd84;
	}
	setp.lt.s32	%p40, %r8, 0;
	and.pred  	%p3, %p40, %p38;
	@!%p3 bra 	BB0_34;
	bra.uni 	BB0_33;

BB0_33:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd239;
	}
	xor.b32  	%r112, %r111, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd239;
	}
	mov.b64 	%fd239, {%r113, %r112};

BB0_34:
	setp.eq.f64	%p41, %fd84, 0d0000000000000000;
	@%p41 bra 	BB0_37;
	bra.uni 	BB0_35;

BB0_37:
	bfe.u32 	%r114, %r6, 20, 11;
	add.s32 	%r115, %r114, -1012;
	shl.b64 	%rd13, %rd2, %r115;
	setp.eq.s64	%p44, %rd13, -9223372036854775808;
	selp.b32	%r116, %r8, 0, %p44;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p45, %r6, 0;
	selp.b32	%r118, %r117, %r116, %p45;
	mov.u32 	%r119, 0;
	mov.b64 	%fd239, {%r119, %r118};
	bra.uni 	BB0_38;

BB0_35:
	setp.gt.s32	%p42, %r8, -1;
	@%p42 bra 	BB0_38;

	cvt.rzi.f64.f64	%fd99, %fd89;
	setp.neu.f64	%p43, %fd99, 0d4000000000000000;
	selp.f64	%fd239, 0dFFF8000000000000, %fd239, %p43;

BB0_38:
	add.f64 	%fd240, %fd84, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd240;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p46, %r121, 2146435072;
	@%p46 bra 	BB0_39;

	setp.gtu.f64	%p47, %fd27, 0d7FF0000000000000;
	@%p47 bra 	BB0_48;

	and.b32  	%r122, %r6, 2147483647;
	setp.ne.s32	%p48, %r122, 2146435072;
	@%p48 bra 	BB0_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd89;
	}
	setp.eq.s32	%p49, %r123, 0;
	@%p49 bra 	BB0_47;

BB0_43:
	and.b32  	%r124, %r8, 2147483647;
	setp.ne.s32	%p50, %r124, 2146435072;
	@%p50 bra 	BB0_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd84;
	}
	setp.ne.s32	%p51, %r125, 0;
	mov.f64 	%fd240, %fd239;
	@%p51 bra 	BB0_48;

	shr.s32 	%r126, %r6, 31;
	and.b32  	%r127, %r126, -2146435072;
	add.s32 	%r128, %r127, 2146435072;
	or.b32  	%r129, %r128, -2147483648;
	selp.b32	%r130, %r129, %r128, %p3;
	mov.u32 	%r131, 0;
	mov.b64 	%fd240, {%r131, %r130};
	bra.uni 	BB0_48;

BB0_39:
	mov.f64 	%fd240, %fd239;
	bra.uni 	BB0_48;

BB0_44:
	mov.f64 	%fd240, %fd239;
	bra.uni 	BB0_48;

BB0_47:
	setp.gt.f64	%p52, %fd27, 0d3FF0000000000000;
	selp.b32	%r132, 2146435072, 0, %p52;
	xor.b32  	%r133, %r132, 2146435072;
	setp.lt.s32	%p53, %r6, 0;
	selp.b32	%r134, %r133, %r132, %p53;
	setp.eq.f64	%p54, %fd84, 0dBFF0000000000000;
	selp.b32	%r135, 1072693248, %r134, %p54;
	mov.u32 	%r136, 0;
	mov.b64 	%fd240, {%r136, %r135};

BB0_48:
	add.f64 	%fd101, %fd240, %fd240;
	setp.eq.f64	%p55, %fd84, 0d3FF0000000000000;
	selp.f64	%fd102, 0d4000000000000000, %fd101, %p55;
	div.rn.f64 	%fd38, %fd26, %fd102;
	mov.f64 	%fd103, 0d4338000000000000;
	mov.f64 	%fd104, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd105, %fd38, %fd104, %fd103;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd105;
	}
	mov.f64 	%fd106, 0dC338000000000000;
	add.rn.f64 	%fd107, %fd105, %fd106;
	mov.f64 	%fd108, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd109, %fd107, %fd108, %fd38;
	mov.f64 	%fd110, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd111, %fd107, %fd110, %fd109;
	mov.f64 	%fd112, 0d3E928AF3FCA213EA;
	mov.f64 	%fd113, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd114, %fd113, %fd111, %fd112;
	mov.f64 	%fd115, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd116, %fd114, %fd111, %fd115;
	mov.f64 	%fd117, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd118, %fd116, %fd111, %fd117;
	mov.f64 	%fd119, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd120, %fd118, %fd111, %fd119;
	mov.f64 	%fd121, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd122, %fd120, %fd111, %fd121;
	mov.f64 	%fd123, 0d3F81111111122322;
	fma.rn.f64 	%fd124, %fd122, %fd111, %fd123;
	mov.f64 	%fd125, 0d3FA55555555502A1;
	fma.rn.f64 	%fd126, %fd124, %fd111, %fd125;
	mov.f64 	%fd127, 0d3FC5555555555511;
	fma.rn.f64 	%fd128, %fd126, %fd111, %fd127;
	mov.f64 	%fd129, 0d3FE000000000000B;
	fma.rn.f64 	%fd130, %fd128, %fd111, %fd129;
	mov.f64 	%fd131, 0d3FF0000000000000;
	fma.rn.f64 	%fd132, %fd130, %fd111, %fd131;
	fma.rn.f64 	%fd133, %fd132, %fd111, %fd131;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd133;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd133;
	}
	shl.b32 	%r137, %r9, 20;
	add.s32 	%r138, %r11, %r137;
	mov.b64 	%fd241, {%r10, %r138};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd38;
	}
	mov.b32 	 %f3, %r139;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p56, %f1, 0f4086232B;
	@%p56 bra 	BB0_51;

	setp.lt.f64	%p57, %fd38, 0d0000000000000000;
	add.f64 	%fd134, %fd38, 0d7FF0000000000000;
	selp.f64	%fd241, 0d0000000000000000, %fd134, %p57;
	setp.geu.f32	%p58, %f1, 0f40874800;
	@%p58 bra 	BB0_51;

	mov.f64 	%fd231, 0d4338000000000000;
	mov.f64 	%fd230, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd229, %fd38, %fd230, %fd231;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r231, %temp}, %fd229;
	}
	shr.u32 	%r140, %r231, 31;
	add.s32 	%r141, %r231, %r140;
	shr.s32 	%r142, %r141, 1;
	shl.b32 	%r143, %r142, 20;
	add.s32 	%r144, %r143, %r11;
	mov.b64 	%fd135, {%r10, %r144};
	sub.s32 	%r145, %r231, %r142;
	shl.b32 	%r146, %r145, 20;
	add.s32 	%r147, %r146, 1072693248;
	mov.u32 	%r148, 0;
	mov.b64 	%fd136, {%r148, %r147};
	mul.f64 	%fd241, %fd135, %fd136;

BB0_51:
	mov.u32 	%r234, %tid.x;
	mov.u32 	%r233, %tid.y;
	mad.lo.s32 	%r232, %r233, %r1, %r234;
	shl.b32 	%r149, %r232, 3;
	mov.u32 	%r150, _ZZ6getDoGPdddE2g1;
	add.s32 	%r12, %r150, %r149;
	st.shared.f64 	[%r12], %fd241;
	bar.sync 	0;
	mov.f64 	%fd248, 0d0000000000000000;
	setp.lt.s32	%p59, %r1, 1;
	@%p59 bra 	BB0_66;

	and.b32  	%r13, %r1, 3;
	mov.u32 	%r151, 0;
	mov.f64 	%fd138, 0d0000000000000000;
	mov.f64 	%fd248, %fd138;
	mov.u32 	%r238, %r151;

BB0_53:
	mul.lo.s32 	%r15, %r238, %r1;
	setp.eq.s32	%p60, %r13, 0;
	@%p60 bra 	BB0_54;

	setp.eq.s32	%p61, %r13, 1;
	@%p61 bra 	BB0_56;
	bra.uni 	BB0_57;

BB0_56:
	mov.u32 	%r240, %r151;
	bra.uni 	BB0_61;

BB0_54:
	mov.f64 	%fd245, %fd248;
	mov.u32 	%r243, %r151;
	mov.f64 	%fd248, %fd138;
	bra.uni 	BB0_62;

BB0_57:
	setp.eq.s32	%p62, %r13, 2;
	@%p62 bra 	BB0_58;
	bra.uni 	BB0_59;

BB0_58:
	mov.u32 	%r239, %r151;
	bra.uni 	BB0_60;

BB0_59:
	shl.b32 	%r156, %r15, 3;
	add.s32 	%r158, %r150, %r156;
	ld.shared.f64 	%fd140, [%r158];
	add.f64 	%fd248, %fd248, %fd140;
	mov.u32 	%r239, 1;

BB0_60:
	add.s32 	%r159, %r239, %r15;
	shl.b32 	%r160, %r159, 3;
	add.s32 	%r162, %r150, %r160;
	ld.shared.f64 	%fd141, [%r162];
	add.f64 	%fd248, %fd248, %fd141;
	add.s32 	%r240, %r239, 1;

BB0_61:
	add.s32 	%r163, %r240, %r15;
	shl.b32 	%r164, %r163, 3;
	add.s32 	%r166, %r150, %r164;
	ld.shared.f64 	%fd142, [%r166];
	add.f64 	%fd245, %fd248, %fd142;
	add.s32 	%r243, %r240, 1;
	mov.f64 	%fd248, %fd245;

BB0_62:
	setp.lt.u32	%p63, %r1, 4;
	@%p63 bra 	BB0_65;

	mad.lo.s32 	%r167, %r1, %r238, %r243;
	shl.b32 	%r168, %r167, 3;
	add.s32 	%r242, %r150, %r168;
	mov.f64 	%fd248, %fd245;

BB0_64:
	ld.shared.f64 	%fd143, [%r242];
	add.f64 	%fd144, %fd248, %fd143;
	ld.shared.f64 	%fd145, [%r242+8];
	add.f64 	%fd146, %fd144, %fd145;
	ld.shared.f64 	%fd147, [%r242+16];
	add.f64 	%fd148, %fd146, %fd147;
	ld.shared.f64 	%fd149, [%r242+24];
	add.f64 	%fd248, %fd148, %fd149;
	add.s32 	%r242, %r242, 32;
	add.s32 	%r243, %r243, 4;
	setp.lt.s32	%p64, %r243, %r1;
	@%p64 bra 	BB0_64;

BB0_65:
	add.s32 	%r238, %r238, 1;
	setp.lt.s32	%p65, %r238, %r1;
	@%p65 bra 	BB0_53;

BB0_66:
	ld.param.f64 	%fd226, [_Z6getDoGPddd_param_1];
	ld.param.f64 	%fd221, [_Z6getDoGPddd_param_2];
	mov.u64 	%rd21, 4611686018427387904;
	bfe.u32 	%r170, %r6, 20, 11;
	add.s32 	%r171, %r170, -1012;
	shl.b64 	%rd15, %rd21, %r171;
	setp.eq.s64	%p66, %rd15, -9223372036854775808;
	ld.shared.f64 	%fd150, [%r12];
	div.rn.f64 	%fd151, %fd150, %fd248;
	st.shared.f64 	[%r12], %fd151;
	mul.f64 	%fd55, %fd226, %fd221;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd55;
	}
	abs.f64 	%fd56, %fd55;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd251, [retval0+0];
	
	//{
	}// Callseq End 3
	setp.lt.s32	%p67, %r27, 0;
	and.pred  	%p4, %p67, %p66;
	@!%p4 bra 	BB0_68;
	bra.uni 	BB0_67;

BB0_67:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd251;
	}
	xor.b32  	%r173, %r172, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r174, %temp}, %fd251;
	}
	mov.b64 	%fd251, {%r174, %r173};

BB0_68:
	setp.eq.f64	%p68, %fd55, 0d0000000000000000;
	@%p68 bra 	BB0_71;
	bra.uni 	BB0_69;

BB0_71:
	mov.u64 	%rd22, 4611686018427387904;
	bfe.u32 	%r175, %r6, 20, 11;
	add.s32 	%r176, %r175, -1012;
	shl.b64 	%rd17, %rd22, %r176;
	setp.eq.s64	%p71, %rd17, -9223372036854775808;
	selp.b32	%r177, %r27, 0, %p71;
	or.b32  	%r178, %r177, 2146435072;
	setp.lt.s32	%p72, %r6, 0;
	selp.b32	%r179, %r178, %r177, %p72;
	mov.u32 	%r180, 0;
	mov.b64 	%fd251, {%r180, %r179};
	bra.uni 	BB0_72;

BB0_69:
	setp.gt.s32	%p69, %r27, -1;
	@%p69 bra 	BB0_72;

	mov.f64 	%fd228, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd153, %fd228;
	setp.neu.f64	%p70, %fd153, 0d4000000000000000;
	selp.f64	%fd251, 0dFFF8000000000000, %fd251, %p70;

BB0_72:
	add.f64 	%fd252, %fd55, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd252;
	}
	and.b32  	%r182, %r181, 2146435072;
	setp.ne.s32	%p73, %r182, 2146435072;
	@%p73 bra 	BB0_73;

	setp.gtu.f64	%p74, %fd56, 0d7FF0000000000000;
	@%p74 bra 	BB0_82;

	and.b32  	%r183, %r6, 2147483647;
	setp.ne.s32	%p75, %r183, 2146435072;
	@%p75 bra 	BB0_77;

	mov.f64 	%fd227, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r184, %temp}, %fd227;
	}
	setp.eq.s32	%p76, %r184, 0;
	@%p76 bra 	BB0_81;

BB0_77:
	and.b32  	%r185, %r27, 2147483647;
	setp.ne.s32	%p77, %r185, 2146435072;
	@%p77 bra 	BB0_78;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r186, %temp}, %fd55;
	}
	setp.ne.s32	%p78, %r186, 0;
	mov.f64 	%fd252, %fd251;
	@%p78 bra 	BB0_82;

	shr.s32 	%r187, %r6, 31;
	and.b32  	%r188, %r187, -2146435072;
	add.s32 	%r189, %r188, 2146435072;
	or.b32  	%r190, %r189, -2147483648;
	selp.b32	%r191, %r190, %r189, %p4;
	mov.u32 	%r192, 0;
	mov.b64 	%fd252, {%r192, %r191};
	bra.uni 	BB0_82;

BB0_73:
	mov.f64 	%fd252, %fd251;
	bra.uni 	BB0_82;

BB0_78:
	mov.f64 	%fd252, %fd251;
	bra.uni 	BB0_82;

BB0_81:
	setp.gt.f64	%p79, %fd56, 0d3FF0000000000000;
	selp.b32	%r193, 2146435072, 0, %p79;
	xor.b32  	%r194, %r193, 2146435072;
	setp.lt.s32	%p80, %r6, 0;
	selp.b32	%r195, %r194, %r193, %p80;
	setp.eq.f64	%p81, %fd55, 0dBFF0000000000000;
	selp.b32	%r196, 1072693248, %r195, %p81;
	mov.u32 	%r197, 0;
	mov.b64 	%fd252, {%r197, %r196};

BB0_82:
	mov.f64 	%fd225, 0d3FF0000000000000;
	mov.f64 	%fd224, 0d3FE000000000000B;
	mov.f64 	%fd223, 0d3FC5555555555511;
	mov.f64 	%fd222, 0d3FA55555555502A1;
	mov.f64 	%fd220, 0d3F81111111122322;
	mov.f64 	%fd219, 0d3F56C16C1852B7AF;
	mov.f64 	%fd218, 0d3F2A01A014761F65;
	mov.f64 	%fd217, 0d3EFA01997C89EB71;
	mov.f64 	%fd216, 0d3EC71DEE62401315;
	mov.f64 	%fd215, 0d3E928AF3FCA213EA;
	mov.f64 	%fd214, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd213, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd212, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd211, 0dC338000000000000;
	mov.f64 	%fd210, 0d4338000000000000;
	mov.f64 	%fd209, 0d3FF71547652B82FE;
	add.f64 	%fd155, %fd252, %fd252;
	setp.eq.f64	%p82, %fd55, 0d3FF0000000000000;
	selp.f64	%fd156, 0d4000000000000000, %fd155, %p82;
	div.rn.f64 	%fd67, %fd26, %fd156;
	fma.rn.f64 	%fd159, %fd67, %fd209, %fd210;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r28, %temp}, %fd159;
	}
	add.rn.f64 	%fd161, %fd159, %fd211;
	fma.rn.f64 	%fd163, %fd161, %fd212, %fd67;
	fma.rn.f64 	%fd165, %fd161, %fd213, %fd163;
	fma.rn.f64 	%fd168, %fd214, %fd165, %fd215;
	fma.rn.f64 	%fd170, %fd168, %fd165, %fd216;
	fma.rn.f64 	%fd172, %fd170, %fd165, %fd217;
	fma.rn.f64 	%fd174, %fd172, %fd165, %fd218;
	fma.rn.f64 	%fd176, %fd174, %fd165, %fd219;
	fma.rn.f64 	%fd178, %fd176, %fd165, %fd220;
	fma.rn.f64 	%fd180, %fd178, %fd165, %fd222;
	fma.rn.f64 	%fd182, %fd180, %fd165, %fd223;
	fma.rn.f64 	%fd184, %fd182, %fd165, %fd224;
	fma.rn.f64 	%fd186, %fd184, %fd165, %fd225;
	fma.rn.f64 	%fd187, %fd186, %fd165, %fd225;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r29, %temp}, %fd187;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd187;
	}
	shl.b32 	%r198, %r28, 20;
	add.s32 	%r199, %r30, %r198;
	mov.b64 	%fd253, {%r29, %r199};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r200}, %fd67;
	}
	mov.b32 	 %f4, %r200;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p83, %f2, 0f4086232B;
	@%p83 bra 	BB0_85;

	setp.lt.f64	%p84, %fd67, 0d0000000000000000;
	add.f64 	%fd188, %fd67, 0d7FF0000000000000;
	selp.f64	%fd253, 0d0000000000000000, %fd188, %p84;
	setp.geu.f32	%p85, %f2, 0f40874800;
	@%p85 bra 	BB0_85;

	shr.u32 	%r201, %r28, 31;
	add.s32 	%r202, %r28, %r201;
	shr.s32 	%r203, %r202, 1;
	shl.b32 	%r204, %r203, 20;
	add.s32 	%r205, %r204, %r30;
	mov.b64 	%fd189, {%r29, %r205};
	sub.s32 	%r206, %r28, %r203;
	shl.b32 	%r207, %r206, 20;
	add.s32 	%r208, %r207, 1072693248;
	mov.u32 	%r209, 0;
	mov.b64 	%fd190, {%r209, %r208};
	mul.f64 	%fd253, %fd189, %fd190;

BB0_85:
	mov.u32 	%r211, _ZZ6getDoGPdddE2g2;
	add.s32 	%r31, %r211, %r149;
	st.shared.f64 	[%r31], %fd253;
	bar.sync 	0;
	mov.f64 	%fd260, 0d0000000000000000;
	@%p59 bra 	BB0_100;

	and.b32  	%r32, %r1, 3;
	mov.u32 	%r212, 0;
	mov.f64 	%fd192, 0d0000000000000000;
	mov.f64 	%fd260, %fd192;
	mov.u32 	%r244, %r212;

BB0_87:
	mul.lo.s32 	%r34, %r244, %r1;
	setp.eq.s32	%p87, %r32, 0;
	@%p87 bra 	BB0_88;

	setp.eq.s32	%p88, %r32, 1;
	@%p88 bra 	BB0_90;
	bra.uni 	BB0_91;

BB0_90:
	mov.u32 	%r246, %r212;
	bra.uni 	BB0_95;

BB0_88:
	mov.f64 	%fd257, %fd260;
	mov.u32 	%r249, %r212;
	mov.f64 	%fd260, %fd192;
	bra.uni 	BB0_96;

BB0_91:
	setp.eq.s32	%p89, %r32, 2;
	@%p89 bra 	BB0_92;
	bra.uni 	BB0_93;

BB0_92:
	mov.u32 	%r245, %r212;
	bra.uni 	BB0_94;

BB0_93:
	shl.b32 	%r217, %r34, 3;
	add.s32 	%r219, %r211, %r217;
	ld.shared.f64 	%fd194, [%r219];
	add.f64 	%fd260, %fd260, %fd194;
	mov.u32 	%r245, 1;

BB0_94:
	add.s32 	%r220, %r245, %r34;
	shl.b32 	%r221, %r220, 3;
	add.s32 	%r223, %r211, %r221;
	ld.shared.f64 	%fd195, [%r223];
	add.f64 	%fd260, %fd260, %fd195;
	add.s32 	%r246, %r245, 1;

BB0_95:
	add.s32 	%r224, %r246, %r34;
	shl.b32 	%r225, %r224, 3;
	add.s32 	%r227, %r211, %r225;
	ld.shared.f64 	%fd196, [%r227];
	add.f64 	%fd257, %fd260, %fd196;
	add.s32 	%r249, %r246, 1;
	mov.f64 	%fd260, %fd257;

BB0_96:
	setp.lt.u32	%p90, %r1, 4;
	@%p90 bra 	BB0_99;

	mad.lo.s32 	%r228, %r1, %r244, %r249;
	shl.b32 	%r229, %r228, 3;
	add.s32 	%r248, %r211, %r229;
	mov.f64 	%fd260, %fd257;

BB0_98:
	ld.shared.f64 	%fd197, [%r248];
	add.f64 	%fd198, %fd260, %fd197;
	ld.shared.f64 	%fd199, [%r248+8];
	add.f64 	%fd200, %fd198, %fd199;
	ld.shared.f64 	%fd201, [%r248+16];
	add.f64 	%fd202, %fd200, %fd201;
	ld.shared.f64 	%fd203, [%r248+24];
	add.f64 	%fd260, %fd202, %fd203;
	add.s32 	%r248, %r248, 32;
	add.s32 	%r249, %r249, 4;
	setp.lt.s32	%p91, %r249, %r1;
	@%p91 bra 	BB0_98;

BB0_99:
	add.s32 	%r244, %r244, 1;
	setp.lt.s32	%p92, %r244, %r1;
	@%p92 bra 	BB0_87;

BB0_100:
	ld.shared.f64 	%fd204, [%r31];
	div.rn.f64 	%fd205, %fd204, %fd260;
	st.shared.f64 	[%r31], %fd205;
	bar.sync 	0;
	mov.u32 	%r237, %tid.x;
	mov.u32 	%r236, %tid.y;
	mad.lo.s32 	%r235, %r236, %r1, %r237;
	ld.param.u64 	%rd23, [_Z6getDoGPddd_param_0];
	ld.shared.f64 	%fd206, [%r12];
	ld.shared.f64 	%fd207, [%r31];
	sub.f64 	%fd208, %fd207, %fd206;
	cvta.to.global.u64 	%rd18, %rd23;
	mul.wide.s32 	%rd19, %r235, 8;
	add.s64 	%rd20, %rd18, %rd19;
	st.global.f64 	[%rd20], %fd208;
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB1_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB1_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB1_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB1_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd15, %fd14;
	neg.f64 	%fd16, %fd14;
	mov.f64 	%fd17, 0d3FF0000000000000;
	fma.rn.f64 	%fd18, %fd16, %fd15, %fd17;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd15, %fd15;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	neg.f64 	%fd40, %fd23;
	fma.rn.f64 	%fd41, %fd40, %fd21, %fd39;
	mul.f64 	%fd42, %fd20, %fd41;
	fma.rn.f64 	%fd43, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd44, 0d3FB5555555555555;
	sub.f64 	%fd45, %fd44, %fd43;
	fma.rn.f64 	%fd46, %fd24, %fd37, %fd45;
	add.f64 	%fd47, %fd46, 0d0000000000000000;
	add.f64 	%fd48, %fd47, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd49, %fd43, %fd48;
	sub.f64 	%fd50, %fd43, %fd49;
	add.f64 	%fd51, %fd48, %fd50;
	mul.rn.f64 	%fd52, %fd23, %fd23;
	neg.f64 	%fd53, %fd52;
	fma.rn.f64 	%fd54, %fd23, %fd23, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd42;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd42;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd55, {%r22, %r24};
	fma.rn.f64 	%fd56, %fd23, %fd55, %fd54;
	mul.rn.f64 	%fd57, %fd52, %fd23;
	neg.f64 	%fd58, %fd57;
	fma.rn.f64 	%fd59, %fd52, %fd23, %fd58;
	fma.rn.f64 	%fd60, %fd52, %fd42, %fd59;
	fma.rn.f64 	%fd61, %fd56, %fd23, %fd60;
	mul.rn.f64 	%fd62, %fd49, %fd57;
	neg.f64 	%fd63, %fd62;
	fma.rn.f64 	%fd64, %fd49, %fd57, %fd63;
	fma.rn.f64 	%fd65, %fd49, %fd61, %fd64;
	fma.rn.f64 	%fd66, %fd51, %fd57, %fd65;
	add.f64 	%fd67, %fd62, %fd66;
	sub.f64 	%fd68, %fd62, %fd67;
	add.f64 	%fd69, %fd66, %fd68;
	add.f64 	%fd70, %fd23, %fd67;
	sub.f64 	%fd71, %fd23, %fd70;
	add.f64 	%fd72, %fd67, %fd71;
	add.f64 	%fd73, %fd69, %fd72;
	add.f64 	%fd74, %fd42, %fd73;
	add.f64 	%fd75, %fd70, %fd74;
	sub.f64 	%fd76, %fd70, %fd75;
	add.f64 	%fd77, %fd74, %fd76;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, 1127219200;
	mov.b64 	%fd78, {%r25, %r26};
	mov.u32 	%r27, -2147483648;
	mov.b64 	%fd79, {%r27, %r26};
	sub.f64 	%fd80, %fd78, %fd79;
	mov.f64 	%fd81, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd82, %fd80, %fd81, %fd75;
	neg.f64 	%fd83, %fd80;
	fma.rn.f64 	%fd84, %fd83, %fd81, %fd82;
	sub.f64 	%fd85, %fd84, %fd75;
	sub.f64 	%fd86, %fd77, %fd85;
	mov.f64 	%fd87, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd88, %fd80, %fd87, %fd86;
	add.f64 	%fd89, %fd82, %fd88;
	sub.f64 	%fd90, %fd82, %fd89;
	add.f64 	%fd91, %fd88, %fd90;
	mov.f64 	%fd92, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd92;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd92;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd89, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd89, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd91, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd17;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB1_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB1_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB1_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB1_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB1_10;

BB1_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB1_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


