22:53:06 **** Incremental Build of configuration Release for project sdsoc-project ****
make all 
make --no-print-directory pre-build
sdsoc_make_clean Release
 
make --no-print-directory main-build
Building file: ../src/main.cpp
Invoking: SDS++ Compiler
sds++ -Wall -O3 -I"../src" -c -fmessage-length=0 -MT"src/main.o" -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.cpp" -sds-hw myFuncAccel4 myIP.cpp  -clkid 2 -sds-end -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Analyzing source for RTL template usage
/home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/main.cpp:128:29: error: invalid operands to binary expression ('unsigned int' and 'dataType_t *' (aka 'float *'))
        dataType_t * pointer1 = dim*data1/2;
                                ~~~^~~~~~
/home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/main.cpp:129:29: error: invalid operands to binary expression ('unsigned int' and 'dataType_t *' (aka 'float *'))
        dataType_t * pointer2 = dim*data2_hw/2;
                                ~~~^~~~~~~~~
Error while processing /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/main.cpp.
ERROR: [TemplateExtract 83-3509] Failed to run clang frontend action of rtl_template_extract!
ERROR: [SdsCompiler 83-5176] RTL template analysis exited with non-zero code processing /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/main.cpp
sds++ log file saved as /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/reports/sds_main.log
ERROR: [SdsCompiler 83-5004] Build failed

src/subdir.mk:21: recipe for target 'src/main.o' failed
make[1]: *** [src/main.o] Error 1
makefile:39: recipe for target 'all' failed
make: *** [all] Error 2
22:53:12 **** Incremental Build of configuration Debug for project sdsoc-project_system ****
make all 
No accelerated applications to merge.
23:12:56 **** Clean-only build of configuration Release for project sdsoc-project ****
make clean 
rm -rf _sds sd_card  ./src/main.o ./src/myIP.o  ./src/main.d ./src/myIP.d  sdsoc-project.elf
 
23:12:57 **** Clean-only build of configuration Debug for project sdsoc-project_system ****
make clean 
rm -rf ./_sds
rm -rf sd_card
23:12:58 **** Build of configuration Release for project sdsoc-project ****
make all 
make --no-print-directory pre-build
sdsoc_make_clean Release
 
make --no-print-directory main-build
Building file: ../src/main.cpp
Invoking: SDS++ Compiler
sds++ -Wall -O3 -I"../src" -c -fmessage-length=0 -MT"src/main.o" -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.cpp" -sds-hw myFuncAccel4 myIP.cpp  -clkid 2 -sds-end -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Analyzing source for RTL template usage
Create data motion intermediate representation
Compiling /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/main.cpp
sds++ log file saved as /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/reports/sds_main.log

Finished building: ../src/main.cpp
 
Building file: ../src/myIP.cpp
Invoking: SDS++ Compiler
sds++ -Wall -O3 -I"../src" -c -fmessage-length=0 -MT"src/myIP.o" -MMD -MP -MF"src/myIP.d" -MT"src/myIP.o" -o "src/myIP.o" "../src/myIP.cpp" -sds-hw myFuncAccel4 myIP.cpp  -clkid 2 -sds-end -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Processing -sds-hw block for myFuncAccel4
Analyzing source for RTL template usage
Create data motion intermediate representation
Performing accelerator source linting for myFuncAccel4
Performing pragma generation
INFO: [PragmaGen 83-3231] Successfully generated tcl script: /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/vhls/myFuncAccel4.tcl
Moving function myFuncAccel4 to Programmable Logic
sds++ log file saved as /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/reports/sds_myIP.log

Finished building: ../src/myIP.cpp
 
Building target: sdsoc-project.elf
Invoking: SDS++ Linker
sds++ --remote_ip_cache /home/manolis/Documents/GitHub/HRY591-project/code/part3/ip_cache -o "sdsoc-project.elf"  ./src/main.o ./src/myIP.o    -dmclkid 2  -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Analyzing object files
... /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/src/main.o
... /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/src/myIP.o
Generating data motion network
INFO: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INFO: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INFO: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INFO: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INFO: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INFO: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INFO: [DMAnalysis 83-4454] Rewriting caller code
Creating block diagram (BD)
Creating top.bd.tcl
Rewrite caller functions
Compile caller rewrite file /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/swstubs/main.cpp
Prepare hardware access API functions
Create accelerator stub functions
Compile hardware access API functions
Compile accelerator stub functions
                 from /media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int.h:54,
                 from /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/myLib.h:9,
                 from myIP.cpp:1:
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h: In instantiation of ‘void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() volatile [with int _AP_W = 32; bool _AP_S = false]’:
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:1648:3:   required from ‘ap_private<_AP_W, _AP_S, true>::ap_private(unsigned int) [with int _AP_W = 32; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:4665:3:   required from ‘ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(unsigned int) [with int _AP_W = 128; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int_base.h:244:3:   required from ‘ap_int_base<_AP_W, _AP_S>::ap_int_base(unsigned int) [with int _AP_W = 128; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int_ref.h:392:3:   required from ‘ap_range_ref<_AP_W, _AP_S>& ap_range_ref<_AP_W, _AP_S>::operator=(unsigned int) [with int _AP_W = 128; bool _AP_S = false]’
myIP.cpp:68:49:   required from here
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:2144:28: warning: enum constant in boolean context [-Wint-in-bool-context]
             : (excess_bits ? (((uint64_t)VAL) << (excess_bits)) >> (excess_bits)
               ~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                            : (uint64_t)VAL));
                            ~~~~~~~~~~~~~~~~
                 from /media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int.h:54,
                 from /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/myLib.h:9,
                 from myIP.cpp:1:
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h: In instantiation of ‘void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = false; int _AP_W = 128; bool _AP_S = false]’:
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:5334:7:   required from ‘void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = false; int _AP_W = 128; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:4597:7:   required from ‘ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = false; int _AP_W = 128; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:4665:3:   required from ‘ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(unsigned int) [with int _AP_W = 128; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int_base.h:244:3:   required from ‘ap_int_base<_AP_W, _AP_S>::ap_int_base(unsigned int) [with int _AP_W = 128; bool _AP_S = false]’
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int_ref.h:392:3:   required from ‘ap_range_ref<_AP_W, _AP_S>& ap_range_ref<_AP_W, _AP_S>::operator=(unsigned int) [with int _AP_W = 128; bool _AP_S = false]’
myIP.cpp:68:49:   required from here
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:5291:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:5299:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 from /media/manolis/90GB/Xilinx/Vivado/2019.1/include/ap_int.h:54,
                 from /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/src/myLib.h:9,
                 from myIP.cpp:1:
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h: In function ‘void myFuncAccel4(unsigned int, unsigned int, dataType_t, dataType_t*, dataType_bus*, dataType_bus*)’:
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:3428:28: warning: ‘temp_data_in.ap_private<128, false, false>::pVal[1]’ is used uninitialized in this function [-Wuninitialized]
                      : pVal[_AP_N - 1]);
                        ~~~~^
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:3428:28: warning: ‘temp_data_out.ap_private<128, false, false>::pVal[1]’ is used uninitialized in this function [-Wuninitialized]
                      : pVal[_AP_N - 1]);
                        ~~~~^
/media/manolis/90GB/Xilinx/Vivado/2019.1/include/etc/ap_private.h:3428:28: warning: ‘tmp.ap_private<128, false, false>::pVal[1]’ may be used uninitialized in this function [-Wmaybe-uninitialized]
                      : pVal[_AP_N - 1]);
                        ~~~~^
Preliminary link application ELF
Enable generation of hardware programming files
Enable generation of boot files
Calling VPL

****** vpl v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [VPL 60-895]   Target platform: /media/manolis/90GB/Xilinx/SDx/2019.1/platforms/zed/zed.xpfm
INFO: [VPL 60-423]   Target device: zed
INFO: [VPL 60-1032] Extracting DSA to /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/p0/vivado/vpl/.local/dsa
[23:15:15] Run vpl: Step create_project: Started
Creating Vivado project.
[23:15:18] Run vpl: Step create_project: Completed
[23:15:18] Run vpl: Step create_bd: Started
[23:16:34] Run vpl: Step create_bd: RUNNING...
[23:17:49] Run vpl: Step create_bd: RUNNING...
[23:18:22] Run vpl: Step create_bd: Completed
[23:18:22] Run vpl: Step update_bd: Started
[23:18:24] Run vpl: Step update_bd: Completed
[23:18:24] Run vpl: Step generate_target: Started
[23:19:39] Run vpl: Step generate_target: RUNNING...
[23:20:54] Run vpl: Step generate_target: RUNNING...
[23:21:07] Run vpl: Step generate_target: Completed
[23:21:07] Run vpl: Step config_hw_runs: Started
[23:21:07] Run vpl: Step config_hw_runs: Completed
[23:21:07] Run vpl: Step synth: Started
[23:22:08] Top-level synthesis in progress.
[23:22:38] Top-level synthesis in progress.
[23:22:40] Run vpl: Step synth: Completed
[23:22:40] Run vpl: Step impl: Started
[23:25:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 11s 

[23:25:12] Starting logic optimization..
[23:25:12] Phase 1 Retarget
[23:25:42] Phase 2 Constant propagation
[23:25:42] Phase 3 Sweep
[23:25:42] Phase 4 BUFG optimization
[23:25:42] Phase 5 Shift Register Optimization
[23:25:42] Phase 6 Post Processing Netlist
[23:26:42] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 30s 

[23:26:42] Starting logic placement..
[23:26:42] Phase 1 Placer Initialization
[23:26:42] Phase 1.1 Placer Initialization Netlist Sorting
[23:26:42] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:27:12] Phase 1.3 Build Placer Netlist Model
[23:27:12] Phase 1.4 Constrain Clocks/Macros
[23:27:12] Phase 2 Global Placement
[23:27:12] Phase 2.1 Floorplanning
[23:27:12] Phase 2.2 Global Placement Core
[23:28:12] Phase 2.2.1 Physical Synthesis In Placer
[23:28:12] Phase 3 Detail Placement
[23:28:12] Phase 3.1 Commit Multi Column Macros
[23:28:12] Phase 3.2 Commit Most Macros & LUTRAMs
[23:28:12] Phase 3.3 Area Swap Optimization
[23:28:42] Phase 3.4 Pipeline Register Optimization
[23:28:42] Phase 3.5 Small Shape Detail Placement
[23:28:42] Phase 3.6 Re-assign LUT pins
[23:28:42] Phase 3.7 Pipeline Register Optimization
[23:28:42] Phase 4 Post Placement Optimization and Clean-Up
[23:28:42] Phase 4.1 Post Commit Optimization
[23:29:13] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 02m 30s 

[23:29:13] Starting logic routing..
[23:29:13] Phase 1 Build RT Design
[23:29:13] Phase 4.1.1 Post Placement Optimization
[23:29:13] Phase 4.1.1.1 BUFG Insertion
[23:29:13] Phase 4.2 Post Placement Cleanup
[23:29:13] Phase 4.3 Placer Reporting
[23:29:13] Phase 4.4 Final Placement Cleanup
[23:29:43] Phase 2 Router Initialization
[23:29:43] Phase 2.1 Create Timer
[23:29:43] Phase 2.2 Fix Topology Constraints
[23:29:43] Phase 2.3 Pre Route Cleanup
[23:29:43] Phase 2.4 Update Timing
[23:30:13] Phase 3 Initial Routing
[23:30:13] Phase 4 Rip-up And Reroute
[23:30:13] Phase 4.1 Global Iteration 0
[23:30:43] Phase 4.2 Global Iteration 1
[23:31:13] Phase 4.3 Global Iteration 2
[23:31:13] Phase 5 Delay and Skew Optimization
[23:31:13] Phase 5.1 Delay CleanUp
[23:31:13] Phase 5.2 Clock Skew Optimization
[23:31:13] Phase 6 Post Hold Fix
[23:31:13] Phase 6.1 Hold Fix Iter
[23:31:13] Phase 6.1.1 Update Timing
[23:31:13] Phase 7 Route finalize
[23:31:13] Phase 8 Verifying routed nets
[23:31:13] Phase 9 Depositing Routes
[23:31:13] Phase 10 Post Router Timing
[23:31:13] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 02m 00s 

[23:31:13] Starting bitstream generation..
[23:33:13] Creating bitmap...
[23:33:22] Writing bitstream ./zed_wrapper.bit...
[23:33:22] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 02m 08s 
[23:33:22] Run vpl: Step impl: Completed
[23:33:22] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [VPL 60-841] Created output file: /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/p0/vpl/system.bit
INFO: [VPL 60-841] Created output file: /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/p0/vpl/address_map.xml
INFO: [VPL 60-841] Created output file: /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/p0/vpl/_new_clk_freq
INFO: [VPL 60-841] Created output file: /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/p0/vpl/system.hdf
Software tracing enabled
Compile hardware access API functions
Link application ELF file
SD card folder created /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/sd_card
No timing report available
sds++ log file saved as /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/_sds/reports/sds.log

Finished building target: sdsoc-project.elf
 
23:33:33 **** Build of configuration Debug for project sdsoc-project_system ****
make all 
No accelerated applications to merge.
sdx_sdcard --xpfm /media/manolis/90GB/Xilinx/SDx/2019.1/platforms/zed/zed.xpfm --sys_config linux --bitstream /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/sdsoc-project.elf.bit --sd_file /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/sdsoc-project.elf 
No input directory specified, searching current directory for SD card files
No output directory specified, creating sd_card folder in current directory
creating BOOT.BIN using /home/manolis/Documents/GitHub/HRY591-project/code/part3/sdsoc-project/Release/sdsoc-project.elf.bit
10:47:40 **** Clean-only build of configuration Release for project sdsoc-project ****
make clean 
rm -rf _sds sd_card  ./src/main.o ./src/myIP.o  ./src/main.d ./src/myIP.d  sdsoc-project.elf
 
10:47:40 **** Clean-only build of configuration Debug for project sdsoc-project_system ****
make clean 
rm -rf ./_sds
rm -rf sd_card
