OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/placement/7-global.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/chittesh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty -corner Typical /home/chittesh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Fastest /home/chittesh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/floorplan/3-initial_fp.sdc'…
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 10 input buffers.
[INFO RSZ-0028] Inserted 5 output buffers.
[INFO RSZ-0058] Using max wire length 4508um.
[INFO RSZ-0039] Resized 57 instances.
Placement Analysis
---------------------------------
total displacement        147.4 u
average displacement        1.4 u
max displacement            8.8 u
original HPWL             891.7 u
legalized HPWL            986.2 u
delta HPWL                   11 %

[INFO DPL-0020] Mirrored 38 instances
[INFO DPL-0021] HPWL before             986.2 u
[INFO DPL-0022] HPWL after              937.1 u
[INFO DPL-0023] HPWL delta               -5.0 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/placement/9-resizer.odb'…
Writing netlist to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/placement/9-resizer.nl.v'…
Writing powered netlist to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/placement/9-resizer.pnl.v'…
Writing layout to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/placement/9-resizer.def'…
Writing timing constraints to '/openlane/designs/4bit_alu/runs/RUN_2025.08.12_07.29.39/tmp/placement/9-resizer.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 432 u^2 33% utilization.
area_report_end
