#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 29 02:51:41 2018
# Process ID: 11300
# Current directory: C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.runs/synth_1
# Command line: vivado.exe -log ArithmeticLogicUnit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArithmeticLogicUnit.tcl
# Log file: C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.runs/synth_1/ArithmeticLogicUnit.vds
# Journal file: C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ArithmeticLogicUnit.tcl -notrace
Command: synth_design -top ArithmeticLogicUnit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 345.906 ; gain = 100.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ArithmeticLogicUnit' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:81]
INFO: [Synth 8-3491] module 'bitwise_and' declared at 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:4' bound to instance 'and_comp' of component 'bitwise_and' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'bitwise_and' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'bitwise_and' (1#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:7]
INFO: [Synth 8-3491] module 'bitwise_or' declared at 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:15' bound to instance 'or_comp' of component 'bitwise_or' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:101]
INFO: [Synth 8-638] synthesizing module 'bitwise_or' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bitwise_or' (2#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:18]
INFO: [Synth 8-3491] module 'bitwise_lsr' declared at 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:26' bound to instance 'lsr_comp' of component 'bitwise_lsr' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:102]
INFO: [Synth 8-638] synthesizing module 'bitwise_lsr' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'bitwise_lsr' (3#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:29]
INFO: [Synth 8-3491] module 'bitwise_lsl' declared at 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:50' bound to instance 'lsl_comp' of component 'bitwise_lsl' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'bitwise_lsl' [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'bitwise_lsl' (4#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:53]
WARNING: [Synth 8-614] signal 'and_output' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
WARNING: [Synth 8-614] signal 'or_output' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
WARNING: [Synth 8-614] signal 'lsr_output' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
WARNING: [Synth 8-614] signal 'lsl_output' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticLogicUnit' (5#1) [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.816 ; gain = 152.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.816 ; gain = 152.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ArithmeticLogicUnit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ArithmeticLogicUnit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 685.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 685.680 ; gain = 440.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 685.680 ; gain = 440.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 685.680 ; gain = 440.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 685.680 ; gain = 440.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ArithmeticLogicUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module bitwise_lsr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bitwise_lsl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 685.680 ; gain = 440.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 716.363 ; gain = 471.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 716.363 ; gain = 471.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     2|
|2     |IBUF |     6|
|3     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 726.398 ; gain = 481.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 726.398 ; gain = 193.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 726.398 ; gain = 481.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 733.512 ; gain = 501.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Documents/development/ncat-ecen429-repository/Lab7/Lab7Part1/Lab7Part1.runs/synth_1/ArithmeticLogicUnit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ArithmeticLogicUnit_utilization_synth.rpt -pb ArithmeticLogicUnit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 733.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 02:52:43 2018...
