library ieee;
use ieee.std_logic_1164.all;

entity clock_divider is
    port(
		  reset: in std_logic ;
        MCLK : in  std_logic;   -- 50kHz input clock
        HUNDREDHZCLOCK : buffer std_logic   -- 100Hz output clock
    );
end clock_divider;

architecture behavioral of clock_divider is
	  signal counter : integer range 0 to 250 := 0; -- 50kHz / 2 * 100Hz
begin
    process(MCLK , reset)
    begin
		if reset = '1' then
			HUNDREDHZCLOCK <= '0' ;
        elsif rising_edge(MCLK) then
            counter <= counter + 1;
            if counter = 250 then   -- when counter reaches half a second
                HUNDREDHZCLOCK <= not HUNDREDHZCLOCK ;       -- toggle the output clock
                counter <= 0;                 -- reset the counter
            end if;
        end if;
    end process;
end behavioral;
