// Seed: 240916971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd40
) (
    input  tri   _id_0,
    input  wand  id_1,
    output uwire id_2
    , id_7,
    input  wor   id_3,
    output uwire id_4,
    input  wire  id_5
);
  wire [id_0 : -1 'd0] id_8;
  integer id_9;
  ;
  assign id_7[-1] = 1;
  wire id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9
  );
  assign id_4 = id_3;
  wire id_11;
endmodule
