#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18dcbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18dcd80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18cf2d0 .functor NOT 1, L_0x192d820, C4<0>, C4<0>, C4<0>;
L_0x192d600 .functor XOR 2, L_0x192d4a0, L_0x192d560, C4<00>, C4<00>;
L_0x192d710 .functor XOR 2, L_0x192d600, L_0x192d670, C4<00>, C4<00>;
v0x1928790_0 .net *"_ivl_10", 1 0, L_0x192d670;  1 drivers
v0x1928890_0 .net *"_ivl_12", 1 0, L_0x192d710;  1 drivers
v0x1928970_0 .net *"_ivl_2", 1 0, L_0x192bb00;  1 drivers
v0x1928a30_0 .net *"_ivl_4", 1 0, L_0x192d4a0;  1 drivers
v0x1928b10_0 .net *"_ivl_6", 1 0, L_0x192d560;  1 drivers
v0x1928c40_0 .net *"_ivl_8", 1 0, L_0x192d600;  1 drivers
v0x1928d20_0 .net "a", 0 0, v0x19251c0_0;  1 drivers
v0x1928dc0_0 .net "b", 0 0, v0x1925260_0;  1 drivers
v0x1928e60_0 .net "c", 0 0, v0x1925300_0;  1 drivers
v0x1928f00_0 .var "clk", 0 0;
v0x1928fa0_0 .net "d", 0 0, v0x1925440_0;  1 drivers
v0x1929040_0 .net "out_pos_dut", 0 0, L_0x192d060;  1 drivers
v0x19290e0_0 .net "out_pos_ref", 0 0, L_0x192a610;  1 drivers
v0x1929180_0 .net "out_sop_dut", 0 0, L_0x192b570;  1 drivers
v0x1929220_0 .net "out_sop_ref", 0 0, L_0x18ff970;  1 drivers
v0x19292c0_0 .var/2u "stats1", 223 0;
v0x1929360_0 .var/2u "strobe", 0 0;
v0x1929400_0 .net "tb_match", 0 0, L_0x192d820;  1 drivers
v0x19294d0_0 .net "tb_mismatch", 0 0, L_0x18cf2d0;  1 drivers
v0x1929570_0 .net "wavedrom_enable", 0 0, v0x1925710_0;  1 drivers
v0x1929640_0 .net "wavedrom_title", 511 0, v0x19257b0_0;  1 drivers
L_0x192bb00 .concat [ 1 1 0 0], L_0x192a610, L_0x18ff970;
L_0x192d4a0 .concat [ 1 1 0 0], L_0x192a610, L_0x18ff970;
L_0x192d560 .concat [ 1 1 0 0], L_0x192d060, L_0x192b570;
L_0x192d670 .concat [ 1 1 0 0], L_0x192a610, L_0x18ff970;
L_0x192d820 .cmp/eeq 2, L_0x192bb00, L_0x192d710;
S_0x18dcf10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18dcd80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18cf6b0 .functor AND 1, v0x1925300_0, v0x1925440_0, C4<1>, C4<1>;
L_0x18cfa90 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x18cfe70 .functor NOT 1, v0x1925260_0, C4<0>, C4<0>, C4<0>;
L_0x18d00f0 .functor AND 1, L_0x18cfa90, L_0x18cfe70, C4<1>, C4<1>;
L_0x18e7810 .functor AND 1, L_0x18d00f0, v0x1925300_0, C4<1>, C4<1>;
L_0x18ff970 .functor OR 1, L_0x18cf6b0, L_0x18e7810, C4<0>, C4<0>;
L_0x1929a90 .functor NOT 1, v0x1925260_0, C4<0>, C4<0>, C4<0>;
L_0x1929b00 .functor OR 1, L_0x1929a90, v0x1925440_0, C4<0>, C4<0>;
L_0x1929c10 .functor AND 1, v0x1925300_0, L_0x1929b00, C4<1>, C4<1>;
L_0x1929cd0 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x1929da0 .functor OR 1, L_0x1929cd0, v0x1925260_0, C4<0>, C4<0>;
L_0x1929e10 .functor AND 1, L_0x1929c10, L_0x1929da0, C4<1>, C4<1>;
L_0x1929f90 .functor NOT 1, v0x1925260_0, C4<0>, C4<0>, C4<0>;
L_0x192a000 .functor OR 1, L_0x1929f90, v0x1925440_0, C4<0>, C4<0>;
L_0x1929f20 .functor AND 1, v0x1925300_0, L_0x192a000, C4<1>, C4<1>;
L_0x192a190 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x192a290 .functor OR 1, L_0x192a190, v0x1925440_0, C4<0>, C4<0>;
L_0x192a350 .functor AND 1, L_0x1929f20, L_0x192a290, C4<1>, C4<1>;
L_0x192a500 .functor XNOR 1, L_0x1929e10, L_0x192a350, C4<0>, C4<0>;
v0x18cec00_0 .net *"_ivl_0", 0 0, L_0x18cf6b0;  1 drivers
v0x18cf000_0 .net *"_ivl_12", 0 0, L_0x1929a90;  1 drivers
v0x18cf3e0_0 .net *"_ivl_14", 0 0, L_0x1929b00;  1 drivers
v0x18cf7c0_0 .net *"_ivl_16", 0 0, L_0x1929c10;  1 drivers
v0x18cfba0_0 .net *"_ivl_18", 0 0, L_0x1929cd0;  1 drivers
v0x18cff80_0 .net *"_ivl_2", 0 0, L_0x18cfa90;  1 drivers
v0x18d0200_0 .net *"_ivl_20", 0 0, L_0x1929da0;  1 drivers
v0x1923730_0 .net *"_ivl_24", 0 0, L_0x1929f90;  1 drivers
v0x1923810_0 .net *"_ivl_26", 0 0, L_0x192a000;  1 drivers
v0x19238f0_0 .net *"_ivl_28", 0 0, L_0x1929f20;  1 drivers
v0x19239d0_0 .net *"_ivl_30", 0 0, L_0x192a190;  1 drivers
v0x1923ab0_0 .net *"_ivl_32", 0 0, L_0x192a290;  1 drivers
v0x1923b90_0 .net *"_ivl_36", 0 0, L_0x192a500;  1 drivers
L_0x7f76625a4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1923c50_0 .net *"_ivl_38", 0 0, L_0x7f76625a4018;  1 drivers
v0x1923d30_0 .net *"_ivl_4", 0 0, L_0x18cfe70;  1 drivers
v0x1923e10_0 .net *"_ivl_6", 0 0, L_0x18d00f0;  1 drivers
v0x1923ef0_0 .net *"_ivl_8", 0 0, L_0x18e7810;  1 drivers
v0x1923fd0_0 .net "a", 0 0, v0x19251c0_0;  alias, 1 drivers
v0x1924090_0 .net "b", 0 0, v0x1925260_0;  alias, 1 drivers
v0x1924150_0 .net "c", 0 0, v0x1925300_0;  alias, 1 drivers
v0x1924210_0 .net "d", 0 0, v0x1925440_0;  alias, 1 drivers
v0x19242d0_0 .net "out_pos", 0 0, L_0x192a610;  alias, 1 drivers
v0x1924390_0 .net "out_sop", 0 0, L_0x18ff970;  alias, 1 drivers
v0x1924450_0 .net "pos0", 0 0, L_0x1929e10;  1 drivers
v0x1924510_0 .net "pos1", 0 0, L_0x192a350;  1 drivers
L_0x192a610 .functor MUXZ 1, L_0x7f76625a4018, L_0x1929e10, L_0x192a500, C4<>;
S_0x1924690 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18dcd80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19251c0_0 .var "a", 0 0;
v0x1925260_0 .var "b", 0 0;
v0x1925300_0 .var "c", 0 0;
v0x19253a0_0 .net "clk", 0 0, v0x1928f00_0;  1 drivers
v0x1925440_0 .var "d", 0 0;
v0x1925530_0 .var/2u "fail", 0 0;
v0x19255d0_0 .var/2u "fail1", 0 0;
v0x1925670_0 .net "tb_match", 0 0, L_0x192d820;  alias, 1 drivers
v0x1925710_0 .var "wavedrom_enable", 0 0;
v0x19257b0_0 .var "wavedrom_title", 511 0;
E_0x18db560/0 .event negedge, v0x19253a0_0;
E_0x18db560/1 .event posedge, v0x19253a0_0;
E_0x18db560 .event/or E_0x18db560/0, E_0x18db560/1;
S_0x19249c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1924690;
 .timescale -12 -12;
v0x1924c00_0 .var/2s "i", 31 0;
E_0x18db400 .event posedge, v0x19253a0_0;
S_0x1924d00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1924690;
 .timescale -12 -12;
v0x1924f00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1924fe0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1924690;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1925990 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18dcd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x192a7c0 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x192a850 .functor NOT 1, v0x1925260_0, C4<0>, C4<0>, C4<0>;
L_0x192a9f0 .functor AND 1, L_0x192a7c0, L_0x192a850, C4<1>, C4<1>;
L_0x192ab00 .functor AND 1, L_0x192a9f0, v0x1925300_0, C4<1>, C4<1>;
L_0x192ad00 .functor AND 1, L_0x192ab00, v0x1925440_0, C4<1>, C4<1>;
L_0x192aed0 .functor AND 1, v0x19251c0_0, v0x1925260_0, C4<1>, C4<1>;
L_0x192b090 .functor AND 1, L_0x192aed0, v0x1925300_0, C4<1>, C4<1>;
L_0x192b150 .functor AND 1, L_0x192b090, v0x1925440_0, C4<1>, C4<1>;
L_0x192b260 .functor OR 1, L_0x192ad00, L_0x192b150, C4<0>, C4<0>;
L_0x192b370 .functor AND 1, v0x19251c0_0, v0x1925260_0, C4<1>, C4<1>;
L_0x192b440 .functor NOT 1, v0x1925300_0, C4<0>, C4<0>, C4<0>;
L_0x192b4b0 .functor AND 1, L_0x192b370, L_0x192b440, C4<1>, C4<1>;
L_0x192b5e0 .functor NOT 1, v0x1925440_0, C4<0>, C4<0>, C4<0>;
L_0x192b650 .functor AND 1, L_0x192b4b0, L_0x192b5e0, C4<1>, C4<1>;
L_0x192b570 .functor OR 1, L_0x192b260, L_0x192b650, C4<0>, C4<0>;
L_0x192b8d0 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x192b9d0 .functor OR 1, L_0x192b8d0, v0x1925260_0, C4<0>, C4<0>;
L_0x192ba90 .functor NOT 1, v0x1925300_0, C4<0>, C4<0>, C4<0>;
L_0x192bba0 .functor OR 1, L_0x192b9d0, L_0x192ba90, C4<0>, C4<0>;
L_0x192bcb0 .functor NOT 1, v0x1925440_0, C4<0>, C4<0>, C4<0>;
L_0x192bdd0 .functor OR 1, L_0x192bba0, L_0x192bcb0, C4<0>, C4<0>;
L_0x192bee0 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x192c010 .functor NOT 1, v0x1925260_0, C4<0>, C4<0>, C4<0>;
L_0x192c080 .functor OR 1, L_0x192bee0, L_0x192c010, C4<0>, C4<0>;
L_0x192c260 .functor OR 1, L_0x192c080, v0x1925300_0, C4<0>, C4<0>;
L_0x192c320 .functor NOT 1, v0x1925440_0, C4<0>, C4<0>, C4<0>;
L_0x192c470 .functor OR 1, L_0x192c260, L_0x192c320, C4<0>, C4<0>;
L_0x192c580 .functor AND 1, L_0x192bdd0, L_0x192c470, C4<1>, C4<1>;
L_0x192c780 .functor NOT 1, v0x19251c0_0, C4<0>, C4<0>, C4<0>;
L_0x192c7f0 .functor NOT 1, v0x1925260_0, C4<0>, C4<0>, C4<0>;
L_0x192c960 .functor OR 1, L_0x192c780, L_0x192c7f0, C4<0>, C4<0>;
L_0x192ca70 .functor NOT 1, v0x1925300_0, C4<0>, C4<0>, C4<0>;
L_0x192cbf0 .functor OR 1, L_0x192c960, L_0x192ca70, C4<0>, C4<0>;
L_0x192cd00 .functor OR 1, L_0x192cbf0, v0x1925440_0, C4<0>, C4<0>;
L_0x192cee0 .functor AND 1, L_0x192c580, L_0x192cd00, C4<1>, C4<1>;
L_0x192cff0 .functor OR 1, v0x19251c0_0, v0x1925260_0, C4<0>, C4<0>;
L_0x192d190 .functor OR 1, L_0x192cff0, v0x1925300_0, C4<0>, C4<0>;
L_0x192d250 .functor OR 1, L_0x192d190, v0x1925440_0, C4<0>, C4<0>;
L_0x192d060 .functor AND 1, L_0x192cee0, L_0x192d250, C4<1>, C4<1>;
v0x1925b50_0 .net *"_ivl_0", 0 0, L_0x192a7c0;  1 drivers
v0x1925c30_0 .net *"_ivl_10", 0 0, L_0x192aed0;  1 drivers
v0x1925d10_0 .net *"_ivl_12", 0 0, L_0x192b090;  1 drivers
v0x1925e00_0 .net *"_ivl_14", 0 0, L_0x192b150;  1 drivers
v0x1925ee0_0 .net *"_ivl_16", 0 0, L_0x192b260;  1 drivers
v0x1926010_0 .net *"_ivl_18", 0 0, L_0x192b370;  1 drivers
v0x19260f0_0 .net *"_ivl_2", 0 0, L_0x192a850;  1 drivers
v0x19261d0_0 .net *"_ivl_20", 0 0, L_0x192b440;  1 drivers
v0x19262b0_0 .net *"_ivl_22", 0 0, L_0x192b4b0;  1 drivers
v0x1926420_0 .net *"_ivl_24", 0 0, L_0x192b5e0;  1 drivers
v0x1926500_0 .net *"_ivl_26", 0 0, L_0x192b650;  1 drivers
v0x19265e0_0 .net *"_ivl_30", 0 0, L_0x192b8d0;  1 drivers
v0x19266c0_0 .net *"_ivl_32", 0 0, L_0x192b9d0;  1 drivers
v0x19267a0_0 .net *"_ivl_34", 0 0, L_0x192ba90;  1 drivers
v0x1926880_0 .net *"_ivl_36", 0 0, L_0x192bba0;  1 drivers
v0x1926960_0 .net *"_ivl_38", 0 0, L_0x192bcb0;  1 drivers
v0x1926a40_0 .net *"_ivl_4", 0 0, L_0x192a9f0;  1 drivers
v0x1926c30_0 .net *"_ivl_40", 0 0, L_0x192bdd0;  1 drivers
v0x1926d10_0 .net *"_ivl_42", 0 0, L_0x192bee0;  1 drivers
v0x1926df0_0 .net *"_ivl_44", 0 0, L_0x192c010;  1 drivers
v0x1926ed0_0 .net *"_ivl_46", 0 0, L_0x192c080;  1 drivers
v0x1926fb0_0 .net *"_ivl_48", 0 0, L_0x192c260;  1 drivers
v0x1927090_0 .net *"_ivl_50", 0 0, L_0x192c320;  1 drivers
v0x1927170_0 .net *"_ivl_52", 0 0, L_0x192c470;  1 drivers
v0x1927250_0 .net *"_ivl_54", 0 0, L_0x192c580;  1 drivers
v0x1927330_0 .net *"_ivl_56", 0 0, L_0x192c780;  1 drivers
v0x1927410_0 .net *"_ivl_58", 0 0, L_0x192c7f0;  1 drivers
v0x19274f0_0 .net *"_ivl_6", 0 0, L_0x192ab00;  1 drivers
v0x19275d0_0 .net *"_ivl_60", 0 0, L_0x192c960;  1 drivers
v0x19276b0_0 .net *"_ivl_62", 0 0, L_0x192ca70;  1 drivers
v0x1927790_0 .net *"_ivl_64", 0 0, L_0x192cbf0;  1 drivers
v0x1927870_0 .net *"_ivl_66", 0 0, L_0x192cd00;  1 drivers
v0x1927950_0 .net *"_ivl_68", 0 0, L_0x192cee0;  1 drivers
v0x1927c40_0 .net *"_ivl_70", 0 0, L_0x192cff0;  1 drivers
v0x1927d20_0 .net *"_ivl_72", 0 0, L_0x192d190;  1 drivers
v0x1927e00_0 .net *"_ivl_74", 0 0, L_0x192d250;  1 drivers
v0x1927ee0_0 .net *"_ivl_8", 0 0, L_0x192ad00;  1 drivers
v0x1927fc0_0 .net "a", 0 0, v0x19251c0_0;  alias, 1 drivers
v0x1928060_0 .net "b", 0 0, v0x1925260_0;  alias, 1 drivers
v0x1928150_0 .net "c", 0 0, v0x1925300_0;  alias, 1 drivers
v0x1928240_0 .net "d", 0 0, v0x1925440_0;  alias, 1 drivers
v0x1928330_0 .net "out_pos", 0 0, L_0x192d060;  alias, 1 drivers
v0x19283f0_0 .net "out_sop", 0 0, L_0x192b570;  alias, 1 drivers
S_0x1928570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18dcd80;
 .timescale -12 -12;
E_0x18c49f0 .event anyedge, v0x1929360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1929360_0;
    %nor/r;
    %assign/vec4 v0x1929360_0, 0;
    %wait E_0x18c49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1924690;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1925530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19255d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1924690;
T_4 ;
    %wait E_0x18db560;
    %load/vec4 v0x1925670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1925530_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1924690;
T_5 ;
    %wait E_0x18db400;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %wait E_0x18db400;
    %load/vec4 v0x1925530_0;
    %store/vec4 v0x19255d0_0, 0, 1;
    %fork t_1, S_0x19249c0;
    %jmp t_0;
    .scope S_0x19249c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1924c00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1924c00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18db400;
    %load/vec4 v0x1924c00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1924c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1924c00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1924690;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18db560;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1925440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925260_0, 0;
    %assign/vec4 v0x19251c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1925530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19255d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18dcd80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1928f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1929360_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18dcd80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1928f00_0;
    %inv;
    %store/vec4 v0x1928f00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18dcd80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19253a0_0, v0x19294d0_0, v0x1928d20_0, v0x1928dc0_0, v0x1928e60_0, v0x1928fa0_0, v0x1929220_0, v0x1929180_0, v0x19290e0_0, v0x1929040_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18dcd80;
T_9 ;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18dcd80;
T_10 ;
    %wait E_0x18db560;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19292c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
    %load/vec4 v0x1929400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19292c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1929220_0;
    %load/vec4 v0x1929220_0;
    %load/vec4 v0x1929180_0;
    %xor;
    %load/vec4 v0x1929220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19290e0_0;
    %load/vec4 v0x19290e0_0;
    %load/vec4 v0x1929040_0;
    %xor;
    %load/vec4 v0x19290e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19292c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19292c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response30/top_module.sv";
