<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Esercizio5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Debouncer.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Debouncer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2_1_Nbit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2_1_Nbit.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX_2_1_Nbit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2_1_Nbit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegiste_on_board_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegiste_on_board_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ShiftRegiste_on_board_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegiste_on_board_tb_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ShiftRegiste_on_board_tb_isim_map.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegiste_on_board_tb_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegiste_on_board_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ShiftRegister.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ShiftRegister.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ShiftRegister.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ShiftRegister.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ShiftRegister.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ShiftRegister.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ShiftRegister.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ShiftRegister.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ShiftRegister.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ShiftRegister.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ShiftRegister.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftRegister.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ShiftRegister.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ShiftRegister.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ShiftRegister.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ShiftRegister.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ShiftRegister.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ShiftRegister.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ShiftRegister.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ShiftRegister_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ShiftRegister_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegister_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ShiftRegister_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ShiftRegister_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ShiftRegister_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ShiftRegister_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ShiftRegister_on_board.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ShiftRegister_on_board.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ShiftRegister_on_board.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ShiftRegister_on_board.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ShiftRegister_on_board.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ShiftRegister_on_board.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ShiftRegister_on_board.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ShiftRegister_on_board.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ShiftRegister_on_board.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ShiftRegister_on_board.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister_on_board.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ShiftRegister_on_board.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftRegister_on_board.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ShiftRegister_on_board.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ShiftRegister_on_board.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ShiftRegister_on_board.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ShiftRegister_on_board.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ShiftRegister_on_board.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ShiftRegister_on_board.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ShiftRegister_on_board.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ShiftRegister_on_board_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ShiftRegister_on_board_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ShiftRegister_on_board_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ShiftRegister_on_board_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ShiftRegister_on_board_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ShiftRegister_on_board_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_on_board_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_on_board_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ShiftRegister_on_board_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ShiftRegister_on_board_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_on_board_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ShiftRegister_on_board_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ShiftRegister_on_board_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ShiftRegister_on_board_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister_on_board_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_on_board_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ShiftRegister_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ShiftRegister_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ShiftRegister_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ShiftRegister_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegister_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ShiftRegister_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ShiftRegister_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/ShiftRegister_on_board_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/ShiftRegister_on_board_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/ShiftRegister_on_board_map.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="shiftregister.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="shiftregister.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="shiftregister.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="shiftregister_on_board.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="shiftregister_on_board.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="shiftregister_on_board.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574691853" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1574691853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580465978" xil_pn:in_ck="8824090261880498216" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1580465978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Debouncer.vhd"/>
      <outfile xil_pn:name="FF_D.vhd"/>
      <outfile xil_pn:name="MUX_2_1_Nbit.vhd"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb.vhd"/>
      <outfile xil_pn:name="ShiftRegister.vhd"/>
      <outfile xil_pn:name="ShiftRegister_on_board.vhd"/>
      <outfile xil_pn:name="ShiftRegister_tb.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580465795" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6582461452786021247" xil_pn:start_ts="1580465795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580465795" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2580719118650582207" xil_pn:start_ts="1580465795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574695202" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2942139964087157167" xil_pn:start_ts="1574695202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580465981" xil_pn:in_ck="8824090261880498216" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1580465981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Debouncer.vhd"/>
      <outfile xil_pn:name="FF_D.vhd"/>
      <outfile xil_pn:name="MUX_2_1_Nbit.vhd"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb.vhd"/>
      <outfile xil_pn:name="ShiftRegister.vhd"/>
      <outfile xil_pn:name="ShiftRegister_on_board.vhd"/>
      <outfile xil_pn:name="ShiftRegister_tb.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580465984" xil_pn:in_ck="8824090261880498216" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4407483934424904896" xil_pn:start_ts="1580465981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb_beh.prj"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580465984" xil_pn:in_ck="-8956391016109313577" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5983904444273023341" xil_pn:start_ts="1580465984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1574689940" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1574689940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574696178" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6717786942032115403" xil_pn:start_ts="1574696178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574696178" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2942139964087157167" xil_pn:start_ts="1574696178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574696178" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1574696178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574696178" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8952349021410629495" xil_pn:start_ts="1574696178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574696178" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1574696178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574696178" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4501281243935805881" xil_pn:start_ts="1574696178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581099921" xil_pn:in_ck="668586759705568071" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="145741610029189920" xil_pn:start_ts="1581099912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ShiftRegister.ngr"/>
      <outfile xil_pn:name="ShiftRegister_on_board.lso"/>
      <outfile xil_pn:name="ShiftRegister_on_board.ngc"/>
      <outfile xil_pn:name="ShiftRegister_on_board.ngr"/>
      <outfile xil_pn:name="ShiftRegister_on_board.prj"/>
      <outfile xil_pn:name="ShiftRegister_on_board.stx"/>
      <outfile xil_pn:name="ShiftRegister_on_board.syr"/>
      <outfile xil_pn:name="ShiftRegister_on_board.xst"/>
      <outfile xil_pn:name="ShiftRegister_on_board_vhdl.prj"/>
      <outfile xil_pn:name="ShiftRegister_on_board_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1580417385" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="994176942560026782" xil_pn:start_ts="1580417385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580465441" xil_pn:in_ck="4950615140373126867" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="270592717020299964" xil_pn:start_ts="1580465436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ShiftRegister_on_board.bld"/>
      <outfile xil_pn:name="ShiftRegister_on_board.ngd"/>
      <outfile xil_pn:name="ShiftRegister_on_board_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580465445" xil_pn:in_ck="-1269821199943895531" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="4434801857544382025" xil_pn:start_ts="1580465441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftRegister_on_board.pcf"/>
      <outfile xil_pn:name="ShiftRegister_on_board_map.map"/>
      <outfile xil_pn:name="ShiftRegister_on_board_map.mrp"/>
      <outfile xil_pn:name="ShiftRegister_on_board_map.ncd"/>
      <outfile xil_pn:name="ShiftRegister_on_board_map.ngm"/>
      <outfile xil_pn:name="ShiftRegister_on_board_map.xrpt"/>
      <outfile xil_pn:name="ShiftRegister_on_board_summary.xml"/>
      <outfile xil_pn:name="ShiftRegister_on_board_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580465455" xil_pn:in_ck="-5832769936299105145" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1580465445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ShiftRegister_on_board.ncd"/>
      <outfile xil_pn:name="ShiftRegister_on_board.pad"/>
      <outfile xil_pn:name="ShiftRegister_on_board.par"/>
      <outfile xil_pn:name="ShiftRegister_on_board.ptwx"/>
      <outfile xil_pn:name="ShiftRegister_on_board.unroutes"/>
      <outfile xil_pn:name="ShiftRegister_on_board.xpi"/>
      <outfile xil_pn:name="ShiftRegister_on_board_pad.csv"/>
      <outfile xil_pn:name="ShiftRegister_on_board_pad.txt"/>
      <outfile xil_pn:name="ShiftRegister_on_board_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580465460" xil_pn:in_ck="1401551802082984687" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1580465455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftRegister_on_board.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="shiftregister_on_board.bgn"/>
      <outfile xil_pn:name="shiftregister_on_board.bit"/>
      <outfile xil_pn:name="shiftregister_on_board.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1574697614" xil_pn:in_ck="9214030711411610003" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1574697614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1580465515" xil_pn:in_ck="9214030711411610003" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1580465512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1580465455" xil_pn:in_ck="8171036478682789901" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1580465453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ShiftRegister_on_board.twr"/>
      <outfile xil_pn:name="ShiftRegister_on_board.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580465584" xil_pn:in_ck="-2333465399201910423" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="5324970623277526196" xil_pn:start_ts="1580465580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/ShiftRegister_on_board_map.nlf"/>
      <outfile xil_pn:name="netgen/map/ShiftRegister_on_board_map.sdf"/>
      <outfile xil_pn:name="netgen/map/ShiftRegister_on_board_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580465584" xil_pn:in_ck="2642416074054424700" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1580465584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb.vhd"/>
      <outfile xil_pn:name="ShiftRegister_tb.vhd"/>
      <outfile xil_pn:name="netgen/map/ShiftRegister_on_board_map.sdf"/>
      <outfile xil_pn:name="netgen/map/ShiftRegister_on_board_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580465735" xil_pn:in_ck="3503497879510240945" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-2080521714437865248" xil_pn:start_ts="1580465728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb_isim_map.exe"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580465735" xil_pn:in_ck="6741107199148411559" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="5179635569431511928" xil_pn:start_ts="1580465735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="ShiftRegiste_on_board_tb_isim_map.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
