Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DATAPATH02 -c DATAPATH02 --vector_source="C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/Waveform2.vwf" --testbench_file="C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/Waveform2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Oct 13 15:51:20 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DATAPATH02 -c DATAPATH02 --vector_source=C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/Waveform2.vwf --testbench_file=C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/Waveform2.vwf.vt
Info (119006): Selected device 5CSEBA6U23I7 for design "DATAPATH02"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Thu Oct 13 15:51:21 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/" DATAPATH02 -c DATAPATH02

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Oct 13 15:51:21 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/ DATAPATH02 -c DATAPATH02
Info (119006): Selected device 5CSEBA6U23I7 for design "DATAPATH02"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DATAPATH02.vo in folder "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4724 megabytes
    Info: Processing ended: Thu Oct 13 15:51:21 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/DATAPATH02.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do DATAPATH02.do

Reading pref.tcl

# 2020.1

# do DATAPATH02.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:22 on Oct 13,2022
# vlog -work work DATAPATH02.vo 

# -- Compiling module DATAPATH02
# 
# Top level modules:
# 	DATAPATH02
# End time: 15:51:22 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:22 on Oct 13,2022
# vlog -work work Waveform2.vwf.vt 

# -- Compiling module DATAPATH02_vlg_vec_tst
# 
# Top level modules:
# 	DATAPATH02_vlg_vec_tst
# End time: 15:51:22 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DATAPATH02_vlg_vec_tst 
# Start time: 15:51:23 on Oct 13,2022
# Loading work.DATAPATH02_vlg_vec_tst
# Loading work.DATAPATH02
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[19]~output  File: DATAPATH02.vo Line: 140
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[18]~output  File: DATAPATH02.vo Line: 155
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[17]~output  File: DATAPATH02.vo Line: 170
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[16]~output  File: DATAPATH02.vo Line: 185
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[15]~output  File: DATAPATH02.vo Line: 200
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[14]~output  File: DATAPATH02.vo Line: 215
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[13]~output  File: DATAPATH02.vo Line: 230
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[12]~output  File: DATAPATH02.vo Line: 245
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[11]~output  File: DATAPATH02.vo Line: 260
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[10]~output  File: DATAPATH02.vo Line: 275
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[9]~output  File: DATAPATH02.vo Line: 290
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[8]~output  File: DATAPATH02.vo Line: 305
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[7]~output  File: DATAPATH02.vo Line: 320
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[6]~output  File: DATAPATH02.vo Line: 335
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[5]~output  File: DATAPATH02.vo Line: 350
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[4]~output  File: DATAPATH02.vo Line: 365
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[3]~output  File: DATAPATH02.vo Line: 380
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[2]~output  File: DATAPATH02.vo Line: 395
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[1]~output  File: DATAPATH02.vo Line: 410
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'dynamicterminationcontrol').
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst/i1/\INSTR[0]~output  File: DATAPATH02.vo Line: 425
# after#25
# ** Note: $finish    : Waveform2.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /DATAPATH02_vlg_vec_tst
# End time: 15:51:23 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/Waveform2.vwf...

Reading C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/DATAPATH02.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH02/simulation/qsim/DATAPATH02_20221013155123.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.