Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[11:16:29.206241] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 11:16:29 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     7804
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[11:16:29.111784] Periodic Lic check successful
[11:16:29.111819] Feature usage summary:
[11:16:29.111819] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (17 seconds elapsed).

WARNING: This version of the tool is 687 days old.
@genus:root: 1> source ../scripts/genus_sorter.tcl
Sourcing '../scripts/genus_sorter.tcl' (Sun Aug 11 11:16:51 UTC 2024)...
#@ Begin verbose source ../scripts/genus_sorter.tcl
@file(genus_sorter.tcl) 2: set debug_file "debug.txt"
@file(genus_sorter.tcl) 3: set design(TOPLEVEL) "proj_sorter" 
@file(genus_sorter.tcl) 4: set runtype "synthesis"
@file(genus_sorter.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_sorter.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_sorter.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_sorter.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 11:16
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log100 and the command file is genus.cmd100
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_sorter.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_sorter.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_sorter.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_sorter.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_sorter.tcl) 34: set df [open $debug_file a]
@file(genus_sorter.tcl) 35: puts $df "\n******************************************"
@file(genus_sorter.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_sorter.tcl) 37: puts $df "******************************************"
@file(genus_sorter.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_sorter.tcl) 44: close $df
@file(genus_sorter.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_sorter.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_sorter.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_sorter.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 11:16
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_sorter.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_sorter.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_sorter.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 11:17
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_sorter.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_sorter.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_sorter.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_sorter.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_sorter.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_sorter.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 11:17
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_sorter.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_sorter.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_sorter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_sorter' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [4] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 54.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_sorter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_sorter.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 11:17
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_sorter'

No empty modules in design 'proj_sorter'

  Done Checking the design.
@file(genus_sorter.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_sorter.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_sorter.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter...
%# Begin write_design (08/11 11:17:15, mem=4909.79M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
%# End write_design (08/11 11:17:18, total cpu=08:00:00, real=08:00:03, peak res=799.30M, current mem=4916.79M)
@file(genus_sorter.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_sorter.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.02)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_sorter.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:17:19 am
  Module:                 proj_sorter
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_sorter/smallest_idx_next_reg[0][index][0]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][10]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][11]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
  ... 41 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    44
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         44

@file(genus_sorter.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_sorter.tcl) 134: enics_default_cost_groups
@file(genus_sorter.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_min_flops' = 8
@file(genus_sorter.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_style' = latch
@file(genus_sorter.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 11:17
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_sorter.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_sorter.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_sorter.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_sorter.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 11:17
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.023s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        23.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_sorter' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.031s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        31.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.027s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        27.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 18, runtime: 0.009s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I2', 'mux_39_35'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I2
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I3', 'mux_39_39'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I3
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I4', 'mux_39_43'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I4
Completed constant-data mux optimization (accepts: 3, rejects: 1, runtime: 0.104s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.012s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.003s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      18 |         9.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       3 |       1 |       104.00 | 
| hlo_inequality_transform  |       0 |       0 |        12.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       1 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         2.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         2.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       3 |       0 |         3.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
cmo_mux_476 
SOP DEBUG : Module= proj_sorter, Cluster= g475, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster g475.
              Info: total 38 bmuxes found, 38 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_sorter':
          live_trim(2) sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_sorter'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:5 Speculation: 0
    MaxCSA: weighted_instance_count is 528 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 119 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_54...
        Done timing csa_tree_54.
      Timing csa_tree_61...
        Done timing csa_tree_61.
      Timing csa_tree_68...
        Done timing csa_tree_68.
      Timing add_signed_carry_74...
        Done timing add_signed_carry_74.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree_190...
        Done timing csa_tree_190.
      Timing add_unsigned...
        Done timing add_unsigned.
      Timing csa_tree_215...
        Done timing csa_tree_215.
      Timing add_unsigned_carry_220...
        Done timing add_unsigned_carry_220.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing lt_unsigned_7_rtlopto_model_251...
        Done timing lt_unsigned_7_rtlopto_model_251.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_258...
        Done timing increment_unsigned_258.
      Timing increment_unsigned_275...
        Done timing increment_unsigned_275.
      Timing increment_unsigned_258_276...
        Done timing increment_unsigned_258_276.
      Timing lt_unsigned_7_rtlopto_model_277...
        Done timing lt_unsigned_7_rtlopto_model_277.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing lt_unsigned_7_rtlopto_model_344...
        Done timing lt_unsigned_7_rtlopto_model_344.
      Timing increment_unsigned_371...
        Done timing increment_unsigned_371.
      Timing increment_unsigned_258_372...
        Done timing increment_unsigned_258_372.
      Timing lt_unsigned_7_rtlopto_model_373...
        Done timing lt_unsigned_7_rtlopto_model_373.
      Timing increment_unsigned_393...
        Done timing increment_unsigned_393.
      Timing increment_unsigned_258_394...
        Done timing increment_unsigned_258_394.
      Timing lt_unsigned_7_rtlopto_model_395...
        Done timing lt_unsigned_7_rtlopto_model_395.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing lt_unsigned_7_rtlopto_model_462...
        Done timing lt_unsigned_7_rtlopto_model_462.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_sorter: area: 46302919992 ,dp = 15 mux = 37 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_sorter: area: 43035765948 ,dp = 18 mux = 37 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_sorter: area: 41816445300 ,dp = 15 mux = 37 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_sorter: area: 43035765948 ,dp = 18 mux = 37 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_sorter: area: 41816445300 ,dp = 15 mux = 37 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_sorter: area: 41816445300 ,dp = 15 mux = 37 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_sorter: area: 43035765948 ,dp = 18 mux = 37 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_sorter: area: 75074197590 ,dp = 18 mux = 37 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c5 in proj_sorter: area: 41816445300 ,dp = 15 mux = 37 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 41816445300.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      46302919992        43035765948        41816445300        43035765948        41816445300        41816445300        43035765948        75074197590  
##>            WNS         +5489.90           +5515.30           +5525.70           +5515.30           +5525.70           +5525.70           +5515.30           +5250.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  0                  1                  0                  0                  1                  6  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  3  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  8  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            46302919992 (      )     5489.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            46302919992 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( -0.19)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46216942254 ( -0.19)     5489.90 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>                                  END            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            46216942254 ( +0.00)     5489.90 (   +0.00)             0 (       0)              
##>                                  END            41816445300 ( -9.52)     5525.70 (  +35.80)             0 (       0)           0  
##>group_csa_final_adder_dp        START            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)              
##>                                  END            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)              
##>                                  END            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)              
##>                                  END            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)           0  
##>                                  END            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)              
##>                                  END            41816445300 ( +0.00)     5525.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_sorter'.
      Removing temporary intermediate hierarchies under proj_sorter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.028s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |        28.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_sorter'.
              Post blast muxes in design 'proj_sorter'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_sorter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.140s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       140.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                               Message Text                                                                                                 |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372   |Info    |    1 |Bitwidth mismatch in assignment.                                                                                                                                                                            |
|            |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool.    |
|            |        |      | For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit    |
|            |        |      | assignment.                                                                                                                                                                                                |
| CDFG-738   |Info    |    7 |Common subexpression eliminated.                                                                                                                                                                            |
| CDFG-739   |Info    |    7 |Common subexpression kept.                                                                                                                                                                                  |
| CDFG-818   |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                       |
| CDFG2G-615 |Warning |    2 |Generated logic differs from the expected logic.                                                                                                                                                            |
|            |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                                                                            |
| CDFG2G-616 |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                            |
|            |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                   |
|            |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                            |
|            |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                      |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                  |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                             |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                       |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                  |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                               |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                                                                                                         |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                    |
| GLO-34     |Info    |    3 |Deleting instances not driving any primary outputs.                                                                                                                                                         |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted             |
|            |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this           |
|            |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                              |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                  |
| LBR-412    |Info    |    3 |Created nominal operating condition.                                                                                                                                                                        |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                             |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                              |
| PHYS-93    |Warning |    1 |The design is not fully mapped.                                                                                                                                                                             |
|            |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                |
| PHYS-106   |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                               |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                |
| RTLOPT-40  |Info    |    4 |Transformed datapath macro.                                                                                                                                                                                 |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                                                                                                               |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I5' of datapath component 'increment_unsigned_393'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I6' of datapath component 'increment_unsigned_258_394'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I7' of datapath component 'increment_unsigned_258_394'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I8' of datapath component 'increment_unsigned_258_394'.
Inserting clock-gating logic .....
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !g143/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g2909/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g223/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g191/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g2904/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g2926/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g203/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             44		 12%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      308		 88%
  Register bank width too small         0		  0%
Total flip-flops                        352		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_7_rtlopto_model_395...
          Done structuring (delay-based) lt_unsigned_7_rtlopto_model_395
        Mapping component lt_unsigned_7_rtlopto_model_395...
          Structuring (delay-based) lt_unsigned_7_rtlopto_model_395_121...
          Done structuring (delay-based) lt_unsigned_7_rtlopto_model_395_121
        Mapping component lt_unsigned_7_rtlopto_model_395_121...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                 Message Text                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |    4 |A datapath component has been ungrouped.                                                                       |
| POPT-92 |Info    |    1 |A potential clock gating enable was not considered due to the presence of timing exceptions.                   |
|         |        |      |Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute. |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                                         |
|         |        |      |The requested number of cpus are not available on machine.                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   237 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[7][0])

                  Pin                             Type         Fanout Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[7][index][0]/clk                                             
  smallest_idx_curr_reg[7][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[7][0] 
out_smallest_idx[7][0]                   <<<  interconnect                           
                                              out port                               
(proj.sdc_line_17_139_1)                      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                        10000 R 
                                              uncertainty                            
-------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[7][index][0]/clk
End-point    : out_smallest_idx[7][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6721ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_45_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_140_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[3][index][11]/d)

                  Pin                               Type          Fanout Load Arrival   
                                                                         (fF)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                        ext delay                                
in_signature[0]                           (u)  in port                24 19.0           
lt_39_68_I2/A[0] 
  g837/in_1                                                                             
  g837/z                                  (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                             
  g830/z                                  (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                             
  g831/z                                  (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                             
  g792/z                                  (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                             
  g777/z                                  (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                             
  g767/z                                  (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                             
  g768/z                                  (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                             
  g764/z                                  (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                             
  g761/z                                  (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                             
  g759/z                                  (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                             
  g852/z                                  (u)  unmapped_complex4       2  7.4           
lt_39_68_I2/Z 
mux_ctl_0xi/lt_39_68_I2_Z 
  g2980/in_1                                                                            
  g2980/z                                 (u)  unmapped_or2            7 25.9           
  g4984/in_1                                                                            
  g4984/z                                 (u)  unmapped_nand2          2  7.6           
  g4978/in_0                                                                            
  g4978/z                                 (u)  unmapped_nand2          1  3.7           
  g4980/in_0                                                                            
  g4980/z                                 (u)  unmapped_nand2          3 11.4           
  g4976/in_0                                                                            
  g4976/z                                 (u)  unmapped_complex2       1  3.8           
  g4977/in_1                                                                            
  g4977/z                                 (u)  unmapped_nand2          4 14.8           
  g4970/in_0                                                                            
  g4970/z                                 (u)  unmapped_complex2       1  3.7           
  g4971/in_1                                                                            
  g4971/z                                 (u)  unmapped_nand2          4 15.2           
  g4962/in_0                                                                            
  g4962/z                                 (u)  unmapped_complex2       1  3.8           
  g4963/in_1                                                                            
  g4963/z                                 (u)  unmapped_nand2          4 14.8           
  g2972/in_0                                                                            
  g2972/z                                 (u)  unmapped_nand2          3 11.4           
  g4934/in_1                                                                            
  g4934/z                                 (u)  unmapped_complex2       3 11.4           
  g4932/in_1                                                                            
  g4932/z                                 (u)  unmapped_or2            1  3.8           
  g4933/in_1                                                                            
  g4933/z                                 (u)  unmapped_nand2          7 25.9           
  g4920/in_1                                                                            
  g4920/z                                 (u)  unmapped_nand2          2  7.6           
  g4900/in_1                                                                            
  g4900/z                                 (u)  unmapped_or2           48 26.6           
  g4067/in_0                                                                            
  g4067/z                                 (u)  unmapped_nand2          1  3.7           
  g4068/in_2                                                                            
  g4068/z                                 (u)  unmapped_nand3         44 26.6           
  g3702/in_1                                                                            
  g3702/z                                 (u)  unmapped_nand2          1  3.7           
  g3705/in_0                                                                            
  g3705/z                                 (u)  unmapped_nand3          1  3.8           
  g5004/data0                                                                           
  g5004/z                                 (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[3][index][11]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[3][index][11]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                          10000 R 
                                               uncertainty                              
----------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[3][index][11]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5097ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[3][index][11]/d)

                    Pin                                Type          Fanout Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][signature][0]/clk                                               
  smallest_idx_curr_reg[1][signature][0]/q   (u)  unmapped_d_flop         4 15.2           
mux_ctl_0xi/lt_39_68_I2_B[0] 
lt_39_68_I2/B[0] 
  g837/in_2                                                                                
  g837/z                                     (u)  unmapped_complex3       1  3.7           
  g830/in_0                                                                                
  g830/z                                     (u)  unmapped_complex2       1  3.8           
  g831/in_1                                                                                
  g831/z                                     (u)  unmapped_nand2          1  3.7           
  g792/in_0                                                                                
  g792/z                                     (u)  unmapped_nand3          1  3.8           
  g777/in_0                                                                                
  g777/z                                     (u)  unmapped_nand3          1  3.7           
  g767/in_1                                                                                
  g767/z                                     (u)  unmapped_complex4       1  3.8           
  g768/in_1                                                                                
  g768/z                                     (u)  unmapped_complex2       1  3.7           
  g764/in_0                                                                                
  g764/z                                     (u)  unmapped_complex5       1  3.8           
  g761/in_0                                                                                
  g761/z                                     (u)  unmapped_complex3       1  3.7           
  g759/in_0                                                                                
  g759/z                                     (u)  unmapped_complex4       1  3.8           
  g852/in_1                                                                                
  g852/z                                     (u)  unmapped_complex4       2  7.6           
lt_39_68_I2/Z 
mux_ctl_0xi/lt_39_68_I2_Z 
  g2980/in_1                                                                               
  g2980/z                                    (u)  unmapped_or2            7 26.6           
  g4984/in_1                                                                               
  g4984/z                                    (u)  unmapped_nand2          2  7.4           
  g4979/in_0                                                                               
  g4979/z                                    (u)  unmapped_or2            1  3.7           
  g4980/in_1                                                                               
  g4980/z                                    (u)  unmapped_nand2          3 11.4           
  g4976/in_0                                                                               
  g4976/z                                    (u)  unmapped_complex2       1  3.8           
  g4977/in_1                                                                               
  g4977/z                                    (u)  unmapped_nand2          4 14.8           
  g4970/in_0                                                                               
  g4970/z                                    (u)  unmapped_complex2       1  3.7           
  g4971/in_1                                                                               
  g4971/z                                    (u)  unmapped_nand2          4 15.2           
  g4962/in_0                                                                               
  g4962/z                                    (u)  unmapped_complex2       1  3.8           
  g4963/in_1                                                                               
  g4963/z                                    (u)  unmapped_nand2          4 14.8           
  g2972/in_0                                                                               
  g2972/z                                    (u)  unmapped_nand2          3 11.4           
  g4934/in_1                                                                               
  g4934/z                                    (u)  unmapped_complex2       3 11.4           
  g4932/in_1                                                                               
  g4932/z                                    (u)  unmapped_or2            1  3.8           
  g4933/in_1                                                                               
  g4933/z                                    (u)  unmapped_nand2          7 25.9           
  g4920/in_1                                                                               
  g4920/z                                    (u)  unmapped_nand2          2  7.6           
  g4900/in_1                                                                               
  g4900/z                                    (u)  unmapped_or2           48 26.6           
  g4067/in_0                                                                               
  g4067/z                                    (u)  unmapped_nand2          1  3.7           
  g4068/in_2                                                                               
  g4068/z                                    (u)  unmapped_nand3         44 26.6           
  g3702/in_1                                                                               
  g3702/z                                    (u)  unmapped_nand2          1  3.7           
  g3705/in_0                                                                               
  g3705/z                                    (u)  unmapped_nand3          1  3.8           
  g5005/data0                                                                              
  g5005/z                                    (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[3][index][11]/d      <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[3][index][11]/clk         setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                          10000 R 
                                                  uncertainty                              
-------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[3][index][11]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5972ps.
 

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   352       44        100.0
Excluded from State Retention     352       44        100.0
    - Will not convert            352       44        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     352       44        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 27, CPU_Time 26.413031999999994
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) | 100.0(100.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) | 100.0(100.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2997     16740       807
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2758     15659      1180
##>G:Misc                              27
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       28
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_sorter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 11:17
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_sorter' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  79.1( 80.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |  20.9( 20.0) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  79.1( 77.8) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |  20.9( 19.4) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  2.8) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_7_rtlopto_model_395...
          Done structuring (delay-based) lt_unsigned_7_rtlopto_model_395
        Mapping component lt_unsigned_7_rtlopto_model_395...
          Structuring (delay-based) lt_unsigned_7_rtlopto_model_395_121...
          Done structuring (delay-based) lt_unsigned_7_rtlopto_model_395_121
        Mapping component lt_unsigned_7_rtlopto_model_395_121...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   237 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[7][0])

                  Pin                             Type         Fanout Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[7][index][0]/clk                                             
  smallest_idx_curr_reg[7][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[7][0] 
out_smallest_idx[7][0]                   <<<  interconnect                           
                                              out port                               
(proj.sdc_line_17_139_1)                      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                        10000 R 
                                              uncertainty                            
-------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[7][index][0]/clk
End-point    : out_smallest_idx[7][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6721ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_45_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_140_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[6][signature][31]/d)

                    Pin                                 Type          Fanout Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                   <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][signature][0]/clk                                                
  smallest_idx_curr_reg[1][signature][0]/q    (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_39_68_I2_B[0] 
lt_39_68_I2/B[0] 
  g1036/in_2                                                                                
  g1036/z                                     (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                                
  g1032/z                                     (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                                
  g1033/z                                     (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                 
  g990/z                                      (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                 
  g977/z                                      (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                 
  g959/z                                      (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                 
  g960/z                                      (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                 
  g958/z                                      (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                 
  g954/z                                      (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                 
  g952/z                                      (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                                
  g1037/z                                     (u)  unmapped_complex4       2  7.4           
lt_39_68_I2/Z 
mux_ctl_0xi/lt_39_68_I2_Z 
  g2980/in_1                                                                                
  g2980/z                                     (u)  unmapped_or2            5 18.5           
  g4984/in_1                                                                                
  g4984/z                                     (u)  unmapped_nand2          2  7.6           
  g7946/in_0                                                                                
  g7946/z                                     (u)  unmapped_or2            1  3.8           
  g7947/in_1                                                                                
  g7947/z                                     (u)  unmapped_nand2          3 11.1           
  g1/in_0                                                                                   
  g1/z                                        (u)  unmapped_nand2          3 11.4           
  g7938/in_0                                                                                
  g7938/z                                     (u)  unmapped_complex2       1  3.8           
  g7939/in_1                                                                                
  g7939/z                                     (u)  unmapped_nand2          4 14.8           
  g7932/in_1                                                                                
  g7932/z                                     (u)  unmapped_or2            1  3.7           
  g7933/in_1                                                                                
  g7933/z                                     (u)  unmapped_nand2          4 15.2           
  g7923/in_1                                                                                
  g7923/z                                     (u)  unmapped_or2            1  3.8           
  g7924/in_1                                                                                
  g7924/z                                     (u)  unmapped_nand2          4 14.8           
  g4934/in_1                                                                                
  g4934/z                                     (u)  unmapped_complex2       3 11.4           
  g7900/in_1                                                                                
  g7900/z                                     (u)  unmapped_or2            1  3.8           
  g7901/in_1                                                                                
  g7901/z                                     (u)  unmapped_nand2          7 25.9           
  g2998/in_1                                                                                
  g2998/z                                     (u)  unmapped_or2            2  7.4           
  g3430/in_0                                                                                
  g3430/z                                     (u)  unmapped_complex2      46 25.9           
  g7536/in_0                                                                                
  g7536/z                                     (u)  unmapped_complex5      45 26.6           
  g4061/in_0                                                                                
  g4061/z                                     (u)  unmapped_nand2         44 25.9           
  g6771/in_0                                                                                
  g6771/z                                     (u)  unmapped_complex2       1  3.7           
  g6772/in_2                                                                                
  g6772/z                                     (u)  unmapped_nand3          1  3.8           
  g7958/data0                                                                               
  g7958/z                                     (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[6][signature][31]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[6][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                        capture                          10000 R 
                                                   uncertainty                              
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[6][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5956ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[6][signature][31]/d)

                    Pin                                 Type          Fanout Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                   <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                            ext delay                                
in_signature[0]                               (u)  in port                24 19.0           
lt_39_68_I2/A[0] 
  g1036/in_1                                                                                
  g1036/z                                     (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                                
  g1032/z                                     (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                                
  g1033/z                                     (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                 
  g990/z                                      (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                 
  g977/z                                      (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                 
  g959/z                                      (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                 
  g960/z                                      (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                 
  g958/z                                      (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                 
  g954/z                                      (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                 
  g952/z                                      (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                                
  g1037/z                                     (u)  unmapped_complex4       2  7.4           
lt_39_68_I2/Z 
mux_ctl_0xi/lt_39_68_I2_Z 
  g2980/in_1                                                                                
  g2980/z                                     (u)  unmapped_or2            5 18.5           
  g4984/in_1                                                                                
  g4984/z                                     (u)  unmapped_nand2          2  7.6           
  g7946/in_0                                                                                
  g7946/z                                     (u)  unmapped_or2            1  3.8           
  g7947/in_1                                                                                
  g7947/z                                     (u)  unmapped_nand2          3 11.1           
  g1/in_0                                                                                   
  g1/z                                        (u)  unmapped_nand2          3 11.4           
  g7938/in_0                                                                                
  g7938/z                                     (u)  unmapped_complex2       1  3.8           
  g7939/in_1                                                                                
  g7939/z                                     (u)  unmapped_nand2          4 14.8           
  g7932/in_1                                                                                
  g7932/z                                     (u)  unmapped_or2            1  3.7           
  g7933/in_1                                                                                
  g7933/z                                     (u)  unmapped_nand2          4 15.2           
  g7923/in_1                                                                                
  g7923/z                                     (u)  unmapped_or2            1  3.8           
  g7924/in_1                                                                                
  g7924/z                                     (u)  unmapped_nand2          4 14.8           
  g4934/in_1                                                                                
  g4934/z                                     (u)  unmapped_complex2       3 11.4           
  g7900/in_1                                                                                
  g7900/z                                     (u)  unmapped_or2            1  3.8           
  g7901/in_1                                                                                
  g7901/z                                     (u)  unmapped_nand2          7 25.9           
  g2998/in_1                                                                                
  g2998/z                                     (u)  unmapped_or2            2  7.4           
  g3430/in_0                                                                                
  g3430/z                                     (u)  unmapped_complex2      46 25.9           
  g7536/in_0                                                                                
  g7536/z                                     (u)  unmapped_complex5      45 26.6           
  g4061/in_0                                                                                
  g4061/z                                     (u)  unmapped_nand2         44 25.9           
  g6771/in_0                                                                                
  g6771/z                                     (u)  unmapped_complex2       1  3.7           
  g6772/in_2                                                                                
  g6772/z                                     (u)  unmapped_nand3          1  3.8           
  g7959/data0                                                                               
  g7959/z                                     (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[6][signature][31]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[6][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                        capture                          10000 R 
                                                   uncertainty                              
--------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[6][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5078ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) lt_unsigned_7_rtlopto_model_395...
          Done restructuring (delay-based) lt_unsigned_7_rtlopto_model_395
        Optimizing component lt_unsigned_7_rtlopto_model_395...
        Early Area Reclamation for lt_unsigned_7_rtlopto_model_395 'very_fast' (slack=2288, area=205)...
                  			o_slack=2288,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_7_rtlopto_model_395_121...
          Done restructuring (delay-based) lt_unsigned_7_rtlopto_model_395_121
        Optimizing component lt_unsigned_7_rtlopto_model_395_121...
        Early Area Reclamation for lt_unsigned_7_rtlopto_model_395_121 'very_fast' (slack=2312, area=204)...
                  			o_slack=2312,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_7_rtlopto_model_395_119...
          Done restructuring (delay-based) lt_unsigned_7_rtlopto_model_395_119
        Optimizing component lt_unsigned_7_rtlopto_model_395_119...
        Early Area Reclamation for lt_unsigned_7_rtlopto_model_395_119 'very_fast' (slack=3085, area=203)...
                  			o_slack=3085,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_7_rtlopto_model_395_117...
          Done restructuring (delay-based) lt_unsigned_7_rtlopto_model_395_117
        Optimizing component lt_unsigned_7_rtlopto_model_395_117...
        Early Area Reclamation for lt_unsigned_7_rtlopto_model_395_117 'very_fast' (slack=3571, area=206)...
                  			o_slack=3571,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                              Type          Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clk)                                   launch                                          0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][index][11]/CK                                        0    +0       0 R 
  smallest_idx_curr_reg[1][index][11]/Q       A2DFFQ_X0P5M_A9TL       3  9.7  271  +417     417 R 
mux_ctl_0xi/out_smallest_idx[1][11] 
out_smallest_idx[1][11]                  <<<  interconnect                    271    +0     417 R 
                                              out port                               +0     417 R 
(proj.sdc_line_17_56_1)                       ext delay                           +2000    2417 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                   capture                                     10000 R 
                                              uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7533ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][index][11]/CK
End-point    : out_smallest_idx[1][11]

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_45_1)       ext delay                      +2000    2000 R 
end_sorting                   in port            1  4.9   45   +10    2010 R 
sort_valid               <<<  interconnect                45    +0    2010 R 
                              out port                          +0    2010 R 
(proj.sdc_line_17_140_1)      ext delay                      +2000    4010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                              9000   
                              uncertainty                      -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4940ps 
Start-point  : end_sorting
End-point    : sort_valid

                   Pin                                 Type          Fanout  Load Slew Delay Arrival   
                                                                             (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                            0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[5][signature][0]/CK                                          0    +0       0 R 
  smallest_idx_curr_reg[5][signature][0]/Q       DFFQ_X1M_A9TL            4  13.0  193  +321     321 R 
mux_ctl_0xi/lt_39_68_I6_B[0] 
lt_39_68_I6/B[0] 
  g577/A1N                                                                                +0     321   
  g577/Y                                         OAI2XB1_X1P4M_A9TL       1   4.5  148  +223     544 R 
  g575/A1N                                                                                +0     544   
  g575/Y                                         OAI2XB1_X4M_A9TL         1   7.4  111  +175     720 R 
  g574/B0N                                                                                +0     720   
  g574/Y                                         AO21B_X4M_A9TL           1   5.0   56   +56     775 F 
  g573/CIN                                                                                +0     775   
  g573/CO                                        CGENCIN_X2M_A9TL         1   5.2  162   +90     865 R 
  g572/CIN                                                                                +0     865   
  g572/CO                                        CGENCIN_X2M_A9TL         1   5.0  138  +104     968 F 
  g571/CIN                                                                                +0     968   
  g571/CO                                        CGENCIN_X2M_A9TL         1   5.2  162  +119    1087 R 
  g570/CIN                                                                                +0    1087   
  g570/CO                                        CGENCIN_X2M_A9TL         1   5.0  138  +104    1191 F 
  g569/CIN                                                                                +0    1191   
  g569/CO                                        CGENCIN_X2M_A9TL         1   7.7  197  +135    1326 R 
  g568/A                                                                                  +0    1326   
  g568/CON                                       CGENI_X2M_A9TL           1   4.9  106  +122    1448 F 
  g567/A                                                                                  +0    1448   
  g567/CON                                       CGENI_X1M_A9TL           1   4.9  204  +171    1619 R 
  g566/A                                                                                  +0    1619   
  g566/CON                                       CGENI_X1M_A9TL           1   4.9  147  +156    1775 F 
  g565/A                                                                                  +0    1775   
  g565/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    1961 R 
  g564/A                                                                                  +0    1961   
  g564/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    2117 F 
  g563/A                                                                                  +0    2117   
  g563/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    2303 R 
  g562/A                                                                                  +0    2303   
  g562/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    2460 F 
  g561/A                                                                                  +0    2460   
  g561/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    2646 R 
  g560/A                                                                                  +0    2646   
  g560/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    2802 F 
  g559/A                                                                                  +0    2802   
  g559/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    2988 R 
  g558/A                                                                                  +0    2988   
  g558/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3145 F 
  g557/A                                                                                  +0    3145   
  g557/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    3331 R 
  g556/A                                                                                  +0    3331   
  g556/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3487 F 
  g555/A                                                                                  +0    3487   
  g555/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    3673 R 
  g554/A                                                                                  +0    3673   
  g554/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3830 F 
  g553/A                                                                                  +0    3830   
  g553/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4016 R 
  g552/A                                                                                  +0    4016   
  g552/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4172 F 
  g551/A                                                                                  +0    4172   
  g551/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4358 R 
  g550/A                                                                                  +0    4358   
  g550/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4515 F 
  g549/A                                                                                  +0    4515   
  g549/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4701 R 
  g548/A                                                                                  +0    4701   
  g548/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4857 F 
  g547/A                                                                                  +0    4857   
  g547/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    5043 R 
  g546/A                                                                                  +0    5043   
  g546/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    5200 F 
  g545/A                                                                                  +0    5200   
  g545/CON                                       CGENI_X1M_A9TL           1   4.7  202  +183    5382 R 
lt_39_68_I6/Z 
mux_ctl_0xi/lt_39_68_I6_Z 
  g11637/A                                                                                +0    5382   
  g11637/CO                                      ADDH_X1M_A9TL            1   4.7   96  +185    5568 R 
  g11634/A                                                                                +0    5568   
  g11634/CO                                      ADDH_X1M_A9TL            1   4.9   96  +155    5723 R 
  g11630/B                                                                                +0    5723   
  g11630/S                                       ADDH_X1M_A9TL            2   7.1   96  +216    5939 F 
  g11626/B                                                                                +0    5939   
  g11626/S                                       ADDH_X1M_A9TL            2   7.1  120  +232    6171 R 
  g11622/B                                                                                +0    6171   
  g11622/S                                       ADDH_X1M_A9TL            7  21.3  218  +296    6467 F 
  g11620/B                                                                                +0    6467   
  g11620/Y                                       NOR2_X1B_A9TL            2   9.0  284  +251    6718 R 
  g11618/A                                                                                +0    6718   
  g11618/Y                                       INV_X2M_A9TL             1   3.5   76   +71    6789 F 
  g11601/B                                                                                +0    6789   
  g11601/Y                                       NOR2_X1B_A9TL            2   6.1  211  +156    6944 R 
  g11593/AN                                                                               +0    6944   
  g11593/Y                                       NOR2B_X2M_A9TL           2  11.1  197  +230    7174 R 
  g11563/B                                                                                +0    7174   
  g11563/Y                                       NOR2_X1B_A9TL            1   3.6  142  +145    7320 F 
  g11562/B0                                                                               +0    7320   
  g11562/Y                                       OA21_X1M_A9TL            1  22.4  228  +265    7584 F 
  g11528/A                                                                                +0    7584   
  g11528/Y                                       INV_X16M_A9TL           46 147.1  161  +164    7749 R 
  g11527/A                                                                                +0    7749   
  g11527/Y                                       INV_X13M_A9TL           31  78.2   84   +87    7836 F 
  g10873/B1                                                                               +0    7836   
  g10873/Y                                       OAI221_X1M_A9TL          1   3.6  233  +160    7996 R 
  smallest_idx_curr_reg[0][signature][0]/D  <<<  DFFQ_X1M_A9TL                            +0    7996   
  smallest_idx_curr_reg[0][signature][0]/CK      setup                               0  +106    8102 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                                       10000 R 
                                                 uncertainty                             -50    9950 R 
-------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    1848ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[5][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][0]/D

                   Pin                                Type         Fanout  Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                          0 R 
(proj.sdc_line_15_31_1)                          ext delay                           +2000    2000 F 
in_signature[0]                                  in port                7  26.7   87   +42    2042 F 
lt_39_68_I6/A[0] 
  g579/B                                                                                +0    2042   
  g579/Y                                         NOR2_X2M_A9TL          1   6.4  120  +112    2153 R 
  g576/A1                                                                               +0    2153   
  g576/Y                                         AOI21_X3M_A9TL         1   7.1  130   +93    2246 F 
  g575/A0                                                                               +0    2246   
  g575/Y                                         OAI2XB1_X4M_A9TL       1   7.4  111  +114    2361 R 
  g574/B0N                                                                              +0    2361   
  g574/Y                                         AO21B_X4M_A9TL         1   5.0   56   +56    2416 F 
  g573/CIN                                                                              +0    2416   
  g573/CO                                        CGENCIN_X2M_A9TL       1   5.2  162   +90    2506 R 
  g572/CIN                                                                              +0    2506   
  g572/CO                                        CGENCIN_X2M_A9TL       1   5.0  138  +104    2609 F 
  g571/CIN                                                                              +0    2609   
  g571/CO                                        CGENCIN_X2M_A9TL       1   5.2  162  +119    2728 R 
  g570/CIN                                                                              +0    2728   
  g570/CO                                        CGENCIN_X2M_A9TL       1   5.0  138  +104    2832 F 
  g569/CIN                                                                              +0    2832   
  g569/CO                                        CGENCIN_X2M_A9TL       1   7.7  197  +135    2967 R 
  g568/A                                                                                +0    2967   
  g568/CON                                       CGENI_X2M_A9TL         1   4.9  106  +122    3089 F 
  g567/A                                                                                +0    3089   
  g567/CON                                       CGENI_X1M_A9TL         1   4.9  204  +171    3260 R 
  g566/A                                                                                +0    3260   
  g566/CON                                       CGENI_X1M_A9TL         1   4.9  147  +156    3416 F 
  g565/A                                                                                +0    3416   
  g565/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    3602 R 
  g564/A                                                                                +0    3602   
  g564/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    3758 F 
  g563/A                                                                                +0    3758   
  g563/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    3944 R 
  g562/A                                                                                +0    3944   
  g562/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    4101 F 
  g561/A                                                                                +0    4101   
  g561/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    4287 R 
  g560/A                                                                                +0    4287   
  g560/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    4444 F 
  g559/A                                                                                +0    4444   
  g559/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    4629 R 
  g558/A                                                                                +0    4629   
  g558/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    4786 F 
  g557/A                                                                                +0    4786   
  g557/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    4972 R 
  g556/A                                                                                +0    4972   
  g556/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    5128 F 
  g555/A                                                                                +0    5128   
  g555/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    5314 R 
  g554/A                                                                                +0    5314   
  g554/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    5471 F 
  g553/A                                                                                +0    5471   
  g553/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    5657 R 
  g552/A                                                                                +0    5657   
  g552/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    5814 F 
  g551/A                                                                                +0    5814   
  g551/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    5999 R 
  g550/A                                                                                +0    5999   
  g550/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    6156 F 
  g549/A                                                                                +0    6156   
  g549/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    6342 R 
  g548/A                                                                                +0    6342   
  g548/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    6498 F 
  g547/A                                                                                +0    6498   
  g547/CON                                       CGENI_X1M_A9TL         1   4.9  208  +186    6684 R 
  g546/A                                                                                +0    6684   
  g546/CON                                       CGENI_X1M_A9TL         1   4.9  147  +157    6841 F 
  g545/A                                                                                +0    6841   
  g545/CON                                       CGENI_X1M_A9TL         1   4.7  202  +183    7024 R 
lt_39_68_I6/Z 
mux_ctl_0xi/lt_39_68_I6_Z 
  g11637/A                                                                              +0    7024   
  g11637/CO                                      ADDH_X1M_A9TL          1   4.7   96  +185    7209 R 
  g11634/A                                                                              +0    7209   
  g11634/CO                                      ADDH_X1M_A9TL          1   4.9   96  +155    7364 R 
  g11630/B                                                                              +0    7364   
  g11630/S                                       ADDH_X1M_A9TL          2   7.1   96  +216    7580 F 
  g11626/B                                                                              +0    7580   
  g11626/S                                       ADDH_X1M_A9TL          2   7.1  120  +232    7812 R 
  g11622/B                                                                              +0    7812   
  g11622/S                                       ADDH_X1M_A9TL          7  21.3  218  +296    8108 F 
  g11620/B                                                                              +0    8108   
  g11620/Y                                       NOR2_X1B_A9TL          2   9.0  284  +251    8359 R 
  g11618/A                                                                              +0    8359   
  g11618/Y                                       INV_X2M_A9TL           1   3.5   76   +71    8430 F 
  g11601/B                                                                              +0    8430   
  g11601/Y                                       NOR2_X1B_A9TL          2   6.1  211  +156    8585 R 
  g11593/AN                                                                             +0    8585   
  g11593/Y                                       NOR2B_X2M_A9TL         2  11.1  197  +230    8815 R 
  g11563/B                                                                              +0    8815   
  g11563/Y                                       NOR2_X1B_A9TL          1   3.6  142  +145    8961 F 
  g11562/B0                                                                             +0    8961   
  g11562/Y                                       OA21_X1M_A9TL          1  22.4  228  +265    9226 F 
  g11528/A                                                                              +0    9226   
  g11528/Y                                       INV_X16M_A9TL         46 147.1  161  +164    9390 R 
  g11527/A                                                                              +0    9390   
  g11527/Y                                       INV_X13M_A9TL         31  78.2   84   +87    9477 F 
  g10873/B1                                                                             +0    9477   
  g10873/Y                                       OAI221_X1M_A9TL        1   3.6  233  +160    9637 R 
  smallest_idx_curr_reg[0][signature][0]/D  <<<  DFFQ_X1M_A9TL                          +0    9637   
  smallest_idx_curr_reg[0][signature][0]/CK      setup                             0  +106    9743 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                                     10000 R 
                                                 uncertainty                           -50    9950 R 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     207ps 
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 9893        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               236      207             10000 
       reg2reg               236     1848             10000 
        in2out               148     4940              9000     (launch clock period: 10000)
       reg2out               237     7533             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   156 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[6][0])

                 Pin                              Type          Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[6][index][0]/CK                                               
  smallest_idx_curr_reg[6][index][0]/Q       A2DFFQ_X0P5M_A9TL       3  9.7           
mux_ctl_0xi/out_smallest_idx[6][0] 
out_smallest_idx[6][0]                  <<<  interconnect                             
                                             out port                                 
(proj.sdc_line_17_127_1)                     ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                  capture                          10000 R 
                                             uncertainty                              
--------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[6][index][0]/CK
End-point    : out_smallest_idx[6][0]

The global mapper estimates a slack for this path of 6532ps.
 
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_45_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_140_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'in2reg' target slack:   156 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                   Pin                                Type          Fanout  Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                0 R 
(proj.sdc_line_15_31_1)                          ext delay                                 
in_signature[0]                                  in port                 7  26.7           
lt_39_68_I6/A[0] 
  g579/B                                                                                   
  g579/Y                                         NOR2_X2M_A9TL           1   6.4           
  g576/A1                                                                                  
  g576/Y                                         AOI21_X3M_A9TL          1   7.1           
  g575/A0                                                                                  
  g575/Y                                         OAI2XB1_X4M_A9TL        1   7.4           
  g574/B0N                                                                                 
  g574/Y                                         AO21B_X4M_A9TL          1   5.0           
  g573/CIN                                                                                 
  g573/CO                                        CGENCIN_X2M_A9TL        1   5.2           
  g572/CIN                                                                                 
  g572/CO                                        CGENCIN_X2M_A9TL        1   5.0           
  g571/CIN                                                                                 
  g571/CO                                        CGENCIN_X2M_A9TL        1   5.2           
  g570/CIN                                                                                 
  g570/CO                                        CGENCIN_X2M_A9TL        1   5.0           
  g569/CIN                                                                                 
  g569/CO                                        CGENCIN_X2M_A9TL        1   7.7           
  g568/A                                                                                   
  g568/CON                                       CGENI_X2M_A9TL          1   4.9           
  g567/A                                                                                   
  g567/CON                                       CGENI_X1M_A9TL          1   4.9           
  g566/A                                                                                   
  g566/CON                                       CGENI_X1M_A9TL          1   4.9           
  g565/A                                                                                   
  g565/CON                                       CGENI_X1M_A9TL          1   4.9           
  g564/A                                                                                   
  g564/CON                                       CGENI_X1M_A9TL          1   4.9           
  g563/A                                                                                   
  g563/CON                                       CGENI_X1M_A9TL          1   4.9           
  g562/A                                                                                   
  g562/CON                                       CGENI_X1M_A9TL          1   4.9           
  g561/A                                                                                   
  g561/CON                                       CGENI_X1M_A9TL          1   4.9           
  g560/A                                                                                   
  g560/CON                                       CGENI_X1M_A9TL          1   4.9           
  g559/A                                                                                   
  g559/CON                                       CGENI_X1M_A9TL          1   4.9           
  g558/A                                                                                   
  g558/CON                                       CGENI_X1M_A9TL          1   4.9           
  g557/A                                                                                   
  g557/CON                                       CGENI_X1M_A9TL          1   4.9           
  g556/A                                                                                   
  g556/CON                                       CGENI_X1M_A9TL          1   4.9           
  g555/A                                                                                   
  g555/CON                                       CGENI_X1M_A9TL          1   4.9           
  g554/A                                                                                   
  g554/CON                                       CGENI_X1M_A9TL          1   4.9           
  g553/A                                                                                   
  g553/CON                                       CGENI_X1M_A9TL          1   4.9           
  g552/A                                                                                   
  g552/CON                                       CGENI_X1M_A9TL          1   4.9           
  g551/A                                                                                   
  g551/CON                                       CGENI_X1M_A9TL          1   4.9           
  g550/A                                                                                   
  g550/CON                                       CGENI_X1M_A9TL          1   4.9           
  g549/A                                                                                   
  g549/CON                                       CGENI_X1M_A9TL          1   4.9           
  g548/A                                                                                   
  g548/CON                                       CGENI_X1M_A9TL          1   4.9           
  g547/A                                                                                   
  g547/CON                                       CGENI_X1M_A9TL          1   4.9           
  g546/A                                                                                   
  g546/CON                                       CGENI_X1M_A9TL          1   4.9           
  g545/A                                                                                   
  g545/CON                                       CGENI_X1M_A9TL          1   4.7           
lt_39_68_I6/Z 
mux_ctl_0xi/lt_39_68_I6_Z 
  g11637/A                                                                                 
  g11637/CO                                      ADDH_X1M_A9TL           1   4.7           
  g11634/A                                                                                 
  g11634/CO                                      ADDH_X1M_A9TL           1   4.9           
  g11630/B                                                                                 
  g11630/S                                       ADDH_X1M_A9TL           2   7.1           
  g11626/B                                                                                 
  g11626/S                                       ADDH_X1M_A9TL           2   7.1           
  g11622/B                                                                                 
  g11622/S                                       ADDH_X1M_A9TL           7  21.7           
  g11620/B                                                                                 
  g11620/Y                                       NOR2_X1B_A9TL           2   8.8           
  g11618/A                                                                                 
  g11618/Y                                       INV_X2M_A9TL            1   3.5           
  g11601/B                                                                                 
  g11601/Y                                       NOR2_X1B_A9TL           2   5.9           
  g11593/AN                                                                                
  g11593/Y                                       NOR2B_X2M_A9TL          2  11.0           
  g11563/B                                                                                 
  g11563/Y                                       NOR2_X1B_A9TL           1   3.7           
  g11562/B0                                                                                
  g11562/Y                                       OA21_X1M_A9TL           1  23.3           
  g11528/A                                                                                 
  g11528/Y                                       INV_X16M_A9TL          46 144.8           
  g10874/A1                                                                                
  g10874/Y                                       OAI221_X1M_A9TL         1   3.1           
  smallest_idx_curr_reg[0][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                         
  smallest_idx_curr_reg[0][signature][1]/CK      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                           10000 R 
                                                 uncertainty                               
-------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][1]/B

The global mapper estimates a slack for this path of 190ps.
 
Cost Group 'reg2reg' target slack:   156 ps
Target path end-point (Pin: smallest_idx_curr_reg[0][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                   Pin                                 Type          Fanout  Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                 0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[5][signature][0]/CK                                                 
  smallest_idx_curr_reg[5][signature][0]/Q       DFFQ_X1M_A9TL            4  13.0           
mux_ctl_0xi/lt_39_68_I6_B[0] 
lt_39_68_I6/B[0] 
  g577/A1N                                                                                  
  g577/Y                                         OAI2XB1_X1P4M_A9TL       1   4.5           
  g575/A1N                                                                                  
  g575/Y                                         OAI2XB1_X4M_A9TL         1   7.4           
  g574/B0N                                                                                  
  g574/Y                                         AO21B_X4M_A9TL           1   5.0           
  g573/CIN                                                                                  
  g573/CO                                        CGENCIN_X2M_A9TL         1   5.2           
  g572/CIN                                                                                  
  g572/CO                                        CGENCIN_X2M_A9TL         1   5.0           
  g571/CIN                                                                                  
  g571/CO                                        CGENCIN_X2M_A9TL         1   5.2           
  g570/CIN                                                                                  
  g570/CO                                        CGENCIN_X2M_A9TL         1   5.0           
  g569/CIN                                                                                  
  g569/CO                                        CGENCIN_X2M_A9TL         1   7.7           
  g568/A                                                                                    
  g568/CON                                       CGENI_X2M_A9TL           1   4.9           
  g567/A                                                                                    
  g567/CON                                       CGENI_X1M_A9TL           1   4.9           
  g566/A                                                                                    
  g566/CON                                       CGENI_X1M_A9TL           1   4.9           
  g565/A                                                                                    
  g565/CON                                       CGENI_X1M_A9TL           1   4.9           
  g564/A                                                                                    
  g564/CON                                       CGENI_X1M_A9TL           1   4.9           
  g563/A                                                                                    
  g563/CON                                       CGENI_X1M_A9TL           1   4.9           
  g562/A                                                                                    
  g562/CON                                       CGENI_X1M_A9TL           1   4.9           
  g561/A                                                                                    
  g561/CON                                       CGENI_X1M_A9TL           1   4.9           
  g560/A                                                                                    
  g560/CON                                       CGENI_X1M_A9TL           1   4.9           
  g559/A                                                                                    
  g559/CON                                       CGENI_X1M_A9TL           1   4.9           
  g558/A                                                                                    
  g558/CON                                       CGENI_X1M_A9TL           1   4.9           
  g557/A                                                                                    
  g557/CON                                       CGENI_X1M_A9TL           1   4.9           
  g556/A                                                                                    
  g556/CON                                       CGENI_X1M_A9TL           1   4.9           
  g555/A                                                                                    
  g555/CON                                       CGENI_X1M_A9TL           1   4.9           
  g554/A                                                                                    
  g554/CON                                       CGENI_X1M_A9TL           1   4.9           
  g553/A                                                                                    
  g553/CON                                       CGENI_X1M_A9TL           1   4.9           
  g552/A                                                                                    
  g552/CON                                       CGENI_X1M_A9TL           1   4.9           
  g551/A                                                                                    
  g551/CON                                       CGENI_X1M_A9TL           1   4.9           
  g550/A                                                                                    
  g550/CON                                       CGENI_X1M_A9TL           1   4.9           
  g549/A                                                                                    
  g549/CON                                       CGENI_X1M_A9TL           1   4.9           
  g548/A                                                                                    
  g548/CON                                       CGENI_X1M_A9TL           1   4.9           
  g547/A                                                                                    
  g547/CON                                       CGENI_X1M_A9TL           1   4.9           
  g546/A                                                                                    
  g546/CON                                       CGENI_X1M_A9TL           1   4.9           
  g545/A                                                                                    
  g545/CON                                       CGENI_X1M_A9TL           1   4.7           
lt_39_68_I6/Z 
mux_ctl_0xi/lt_39_68_I6_Z 
  g11637/A                                                                                  
  g11637/CO                                      ADDH_X1M_A9TL            1   4.7           
  g11634/A                                                                                  
  g11634/CO                                      ADDH_X1M_A9TL            1   4.9           
  g11630/B                                                                                  
  g11630/S                                       ADDH_X1M_A9TL            2   7.1           
  g11626/B                                                                                  
  g11626/S                                       ADDH_X1M_A9TL            2   7.1           
  g11622/B                                                                                  
  g11622/S                                       ADDH_X1M_A9TL            7  21.7           
  g11620/B                                                                                  
  g11620/Y                                       NOR2_X1B_A9TL            2   8.8           
  g11618/A                                                                                  
  g11618/Y                                       INV_X2M_A9TL             1   3.5           
  g11601/B                                                                                  
  g11601/Y                                       NOR2_X1B_A9TL            2   5.9           
  g11593/AN                                                                                 
  g11593/Y                                       NOR2B_X2M_A9TL           2  11.0           
  g11563/B                                                                                  
  g11563/Y                                       NOR2_X1B_A9TL            1   3.7           
  g11562/B0                                                                                 
  g11562/Y                                       OA21_X1M_A9TL            1  23.3           
  g11528/A                                                                                  
  g11528/Y                                       INV_X16M_A9TL           46 144.8           
  g10874/A1                                                                                 
  g10874/Y                                       OAI221_X1M_A9TL          1   3.1           
  smallest_idx_curr_reg[0][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                          
  smallest_idx_curr_reg[0][signature][1]/CK      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                            10000 R 
                                                 uncertainty                                
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[5][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[0][signature][1]/B

The global mapper estimates a slack for this path of 1213ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                              Type          Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clk)                                   launch                                          0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][index][11]/CK                                        0    +0       0 R 
  smallest_idx_curr_reg[1][index][11]/Q       A2DFFQ_X0P5M_A9TL       3  9.7  271  +417     417 R 
mux_ctl_0xi/out_smallest_idx[1][11] 
out_smallest_idx[1][11]                  <<<  interconnect                    271    +0     417 R 
                                              out port                               +0     417 R 
(proj.sdc_line_17_56_1)                       ext delay                           +2000    2417 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                   capture                                     10000 R 
                                              uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7533ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][index][11]/CK
End-point    : out_smallest_idx[1][11]

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_45_1)       ext delay                      +2000    2000 R 
end_sorting                   in port            1  4.9   45   +10    2010 R 
sort_valid               <<<  interconnect                45    +0    2010 R 
                              out port                          +0    2010 R 
(proj.sdc_line_17_140_1)      ext delay                      +2000    4010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                              9000   
                              uncertainty                      -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4940ps 
Start-point  : end_sorting
End-point    : sort_valid

                    Pin                                Type         Fanout Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                       launch                                         0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[5][signature][0]/CK                                        0    +0       0 R 
  smallest_idx_curr_reg[5][signature][0]/Q        DFFQ_X1M_A9TL          4 11.5  174  +310     310 R 
mux_ctl_0xi/lt_39_68_I6_B[0] 
lt_39_68_I6/B[0] 
  g577/A1N                                                                              +0     310   
  g577/Y                                          OAI2XB1_X1M_A9TL       1  4.5  188  +233     543 R 
  g575/A1N                                                                              +0     543   
  g575/Y                                          OAI2XB1_X4M_A9TL       1  4.8   93  +177     720 R 
  g574/B0N                                                                              +0     720   
  g574/Y                                          AO21B_X2M_A9TL         1  5.0   72   +68     789 F 
  g573/CIN                                                                              +0     789   
  g573/CO                                         CGENCIN_X2M_A9TL       1  5.2  162   +96     884 R 
  g572/CIN                                                                              +0     884   
  g572/CO                                         CGENCIN_X2M_A9TL       1  5.0  138  +104     988 F 
  g571/CIN                                                                              +0     988   
  g571/CO                                         CGENCIN_X2M_A9TL       1  5.2  162  +119    1107 R 
  g570/CIN                                                                              +0    1107   
  g570/CO                                         CGENCIN_X2M_A9TL       1  5.0  138  +104    1211 F 
  g569/CIN                                                                              +0    1211   
  g569/CO                                         CGENCIN_X2M_A9TL       1  7.7  198  +135    1346 R 
  g568/A                                                                                +0    1346   
  g568/CON                                        CGENI_X2M_A9TL         1  4.9  106  +122    1468 F 
  g567/A                                                                                +0    1468   
  g567/CON                                        CGENI_X1M_A9TL         1  4.9  204  +171    1640 R 
  g566/A                                                                                +0    1640   
  g566/CON                                        CGENI_X1M_A9TL         1  4.9  147  +156    1795 F 
  g565/A                                                                                +0    1795   
  g565/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    1981 R 
  g564/A                                                                                +0    1981   
  g564/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    2138 F 
  g563/A                                                                                +0    2138   
  g563/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    2324 R 
  g562/A                                                                                +0    2324   
  g562/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    2480 F 
  g561/A                                                                                +0    2480   
  g561/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    2666 R 
  g560/A                                                                                +0    2666   
  g560/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    2823 F 
  g559/A                                                                                +0    2823   
  g559/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    3009 R 
  g558/A                                                                                +0    3009   
  g558/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    3165 F 
  g557/A                                                                                +0    3165   
  g557/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    3351 R 
  g556/A                                                                                +0    3351   
  g556/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    3508 F 
  g555/A                                                                                +0    3508   
  g555/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    3694 R 
  g554/A                                                                                +0    3694   
  g554/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    3850 F 
  g553/A                                                                                +0    3850   
  g553/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    4036 R 
  g552/A                                                                                +0    4036   
  g552/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    4193 F 
  g551/A                                                                                +0    4193   
  g551/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    4379 R 
  g550/A                                                                                +0    4379   
  g550/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    4535 F 
  g549/A                                                                                +0    4535   
  g549/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    4721 R 
  g548/A                                                                                +0    4721   
  g548/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    4878 F 
  g547/A                                                                                +0    4878   
  g547/CON                                        CGENI_X1M_A9TL         1  4.9  218  +186    5064 R 
  g546/A                                                                                +0    5064   
  g546/CON                                        CGENI_X1M_A9TL         1  4.9  149  +160    5223 F 
  g545/A                                                                                +0    5223   
  g545/CON                                        CGENI_X1M_A9TL         1  4.7  202  +183    5406 R 
lt_39_68_I6/Z 
mux_ctl_0xi/lt_39_68_I6_Z 
  g11637/A                                                                              +0    5406   
  g11637/CO                                       ADDH_X1M_A9TL          1  4.7   96  +185    5592 R 
  g11634/A                                                                              +0    5592   
  g11634/CO                                       ADDH_X1M_A9TL          1  4.9   96  +155    5747 R 
  g11630/B                                                                              +0    5747   
  g11630/S                                        ADDH_X1M_A9TL          2  7.1   96  +216    5962 F 
  g11626/B                                                                              +0    5962   
  g11626/S                                        ADDH_X1M_A9TL          2  8.5  108  +204    6166 F 
  g11622/B                                                                              +0    6166   
  g11622/S                                        ADDH_X1M_A9TL          7 21.0  301  +337    6503 R 
  g11621/B                                                                              +0    6503   
  g11621/Y                                        AND2_X1M_A9TL          2  9.0  155  +233    6736 R 
  g12035/B                                                                              +0    6736   
  g12035/Y                                        NAND2B_X2M_A9TL        5 21.5  185  +160    6896 F 
  drc_bufs11816/A                                                                       +0    6896   
  drc_bufs11816/Y                                 INV_X2B_A9TL          12 30.0  217  +193    7090 R 
  g11577/B                                                                              +0    7090   
  g11577/Y                                        OR2_X1P4M_A9TL         5 28.7  278  +287    7377 R 
  fopt12019/A                                                                           +0    7377   
  fopt12019/Y                                     INV_X2M_A9TL          15 38.5  196  +213    7590 F 
  g11375/A1                                                                             +0    7590   
  g11375/Y                                        AOI222_X1M_A9TL        1  3.7  283  +310    7900 R 
  g11114/B                                                                              +0    7900   
  g11114/Y                                        NAND2_X1M_A9TL         1  3.5  106  +129    8029 F 
  smallest_idx_curr_reg[3][signature][13]/D  <<<  DFFQ_X1M_A9TL                         +0    8029   
  smallest_idx_curr_reg[3][signature][13]/CK      setup                            0   +88    8117 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                                    10000 R 
                                                  uncertainty                          -50    9950 R 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    1833ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[5][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[3][signature][13]/D

                    Pin                                Type         Fanout Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                       launch                                         0 R 
(proj.sdc_line_15_31_1)                           ext delay                          +2000    2000 F 
in_signature[0]                                   in port                7 19.4   73   +32    2032 F 
lt_39_68_I6/A[0] 
  g577/A0                                                                               +0    2032   
  g577/Y                                          OAI2XB1_X1M_A9TL       1  4.5  188  +146    2178 R 
  g575/A1N                                                                              +0    2178   
  g575/Y                                          OAI2XB1_X4M_A9TL       1  4.8   93  +177    2356 R 
  g574/B0N                                                                              +0    2356   
  g574/Y                                          AO21B_X2M_A9TL         1  5.0   72   +68    2424 F 
  g573/CIN                                                                              +0    2424   
  g573/CO                                         CGENCIN_X2M_A9TL       1  5.2  162   +96    2520 R 
  g572/CIN                                                                              +0    2520   
  g572/CO                                         CGENCIN_X2M_A9TL       1  5.0  138  +104    2623 F 
  g571/CIN                                                                              +0    2623   
  g571/CO                                         CGENCIN_X2M_A9TL       1  5.2  162  +119    2742 R 
  g570/CIN                                                                              +0    2742   
  g570/CO                                         CGENCIN_X2M_A9TL       1  5.0  138  +104    2846 F 
  g569/CIN                                                                              +0    2846   
  g569/CO                                         CGENCIN_X2M_A9TL       1  7.7  198  +135    2981 R 
  g568/A                                                                                +0    2981   
  g568/CON                                        CGENI_X2M_A9TL         1  4.9  106  +122    3103 F 
  g567/A                                                                                +0    3103   
  g567/CON                                        CGENI_X1M_A9TL         1  4.9  204  +171    3275 R 
  g566/A                                                                                +0    3275   
  g566/CON                                        CGENI_X1M_A9TL         1  4.9  147  +156    3430 F 
  g565/A                                                                                +0    3430   
  g565/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    3616 R 
  g564/A                                                                                +0    3616   
  g564/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    3773 F 
  g563/A                                                                                +0    3773   
  g563/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    3959 R 
  g562/A                                                                                +0    3959   
  g562/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    4115 F 
  g561/A                                                                                +0    4115   
  g561/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    4301 R 
  g560/A                                                                                +0    4301   
  g560/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    4458 F 
  g559/A                                                                                +0    4458   
  g559/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    4644 R 
  g558/A                                                                                +0    4644   
  g558/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    4800 F 
  g557/A                                                                                +0    4800   
  g557/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    4986 R 
  g556/A                                                                                +0    4986   
  g556/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    5143 F 
  g555/A                                                                                +0    5143   
  g555/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    5329 R 
  g554/A                                                                                +0    5329   
  g554/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    5485 F 
  g553/A                                                                                +0    5485   
  g553/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    5671 R 
  g552/A                                                                                +0    5671   
  g552/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    5828 F 
  g551/A                                                                                +0    5828   
  g551/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    6014 R 
  g550/A                                                                                +0    6014   
  g550/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    6170 F 
  g549/A                                                                                +0    6170   
  g549/CON                                        CGENI_X1M_A9TL         1  4.9  208  +186    6356 R 
  g548/A                                                                                +0    6356   
  g548/CON                                        CGENI_X1M_A9TL         1  4.9  147  +157    6513 F 
  g547/A                                                                                +0    6513   
  g547/CON                                        CGENI_X1M_A9TL         1  4.9  218  +186    6699 R 
  g546/A                                                                                +0    6699   
  g546/CON                                        CGENI_X1M_A9TL         1  4.9  149  +160    6858 F 
  g545/A                                                                                +0    6858   
  g545/CON                                        CGENI_X1M_A9TL         1  4.7  202  +183    7042 R 
lt_39_68_I6/Z 
mux_ctl_0xi/lt_39_68_I6_Z 
  g11637/A                                                                              +0    7042   
  g11637/CO                                       ADDH_X1M_A9TL          1  4.7   96  +185    7227 R 
  g11634/A                                                                              +0    7227   
  g11634/CO                                       ADDH_X1M_A9TL          1  4.9   96  +155    7382 R 
  g11630/B                                                                              +0    7382   
  g11630/S                                        ADDH_X1M_A9TL          2  7.1   96  +216    7598 F 
  g11626/B                                                                              +0    7598   
  g11626/S                                        ADDH_X1M_A9TL          2  8.5  108  +204    7801 F 
  g11622/B                                                                              +0    7801   
  g11622/S                                        ADDH_X1M_A9TL          7 21.0  301  +337    8138 R 
  g11621/B                                                                              +0    8138   
  g11621/Y                                        AND2_X1M_A9TL          2  9.0  155  +233    8372 R 
  g12035/B                                                                              +0    8372   
  g12035/Y                                        NAND2B_X2M_A9TL        5 21.5  185  +160    8532 F 
  drc_bufs11816/A                                                                       +0    8532   
  drc_bufs11816/Y                                 INV_X2B_A9TL          12 30.0  217  +193    8725 R 
  g11577/B                                                                              +0    8725   
  g11577/Y                                        OR2_X1P4M_A9TL         5 28.7  278  +287    9012 R 
  fopt12019/A                                                                           +0    9012   
  fopt12019/Y                                     INV_X2M_A9TL          15 38.5  196  +213    9225 F 
  g11375/A1                                                                             +0    9225   
  g11375/Y                                        AOI222_X1M_A9TL        1  3.7  283  +310    9535 R 
  g11114/B                                                                              +0    9535   
  g11114/Y                                        NAND2_X1M_A9TL         1  3.5  106  +129    9664 F 
  smallest_idx_curr_reg[3][signature][13]/D  <<<  DFFQ_X1M_A9TL                         +0    9664   
  smallest_idx_curr_reg[3][signature][13]/CK      setup                            0   +88    9752 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                                    10000 R 
                                                  uncertainty                          -50    9950 R 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     198ps 
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[3][signature][13]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   10 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                9667        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               156      198             10000 
       reg2reg               156     1833             10000 
        in2out                99     4940              9000     (launch clock period: 10000)
       reg2out               156     7533             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   352       44        100.0
Excluded from State Retention     352       44        100.0
    - Will not convert            352       44        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     352       44        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 34, CPU_Time 33.233981
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  39.6( 40.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |  10.5( 10.0) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  1.4) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:57(00:01:58) |  00:00:33(00:00:34) |  49.9( 48.6) |   11:18:36 (Aug11) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_sorter/fv_map.fv.json' for netlist 'fv/proj_sorter/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_sorter/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_sorter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 2.9939979999999906
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  37.9( 38.4) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |  10.1(  9.6) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  1.4) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:57(00:01:58) |  00:00:33(00:00:34) |  47.7( 46.6) |   11:18:36 (Aug11) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:02(00:00:03) |   4.3(  4.1) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.014087999999986778
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  37.9( 38.4) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |  10.1(  9.6) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  1.4) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:57(00:01:58) |  00:00:33(00:00:34) |  47.7( 46.6) |   11:18:36 (Aug11) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:02(00:00:03) |   4.3(  4.1) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_sorter ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  37.4( 37.8) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |   9.9(  9.5) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  1.4) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:57(00:01:58) |  00:00:33(00:00:34) |  47.1( 45.9) |   11:18:36 (Aug11) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:02(00:00:03) |   4.2(  4.1) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:01(00:02:02) |  00:00:01(00:00:01) |   1.4(  1.4) |   11:18:40 (Aug11) |   1.18 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  9666        0         0         0        0       84

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9666        0         0         0        0       84

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   9666        0         0         0        0       84

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 5.9885909999999996
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  34.5( 34.6) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |   9.1(  8.6) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  1.2) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:57(00:01:58) |  00:00:33(00:00:34) |  43.4( 42.0) |   11:18:36 (Aug11) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:02(00:00:03) |   3.9(  3.7) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:01(00:02:02) |  00:00:01(00:00:01) |   1.3(  1.2) |   11:18:40 (Aug11) |   1.18 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:09) |  00:00:05(00:00:07) |   7.8(  8.6) |   11:18:47 (Aug11) |   1.19 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:26 (Aug11) |  807.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:26(00:00:28) |  34.5( 34.6) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:17:54 (Aug11) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:23) |  00:00:07(00:00:07) |   9.1(  8.6) |   11:18:01 (Aug11) |   1.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:24(00:01:24) |  00:00:00(00:00:01) |   0.0(  1.2) |   11:18:02 (Aug11) |   1.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:57(00:01:58) |  00:00:33(00:00:34) |  43.4( 42.0) |   11:18:36 (Aug11) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:02(00:00:03) |   3.9(  3.7) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:18:39 (Aug11) |   1.18 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:01(00:02:02) |  00:00:01(00:00:01) |   1.3(  1.2) |   11:18:40 (Aug11) |   1.18 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:09) |  00:00:05(00:00:07) |   7.8(  8.6) |   11:18:47 (Aug11) |   1.19 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:18:47 (Aug11) |   1.19 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2758     15659      1176
##>M:Pre Cleanup                        0         -         -      2758     15659      1176
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -      1897      6480      1183
##>M:Const Prop                         0       197         0      1897      6480      1183
##>M:Cleanup                            7       197         0      1897      6480      1187
##>M:MBCI                               0         -         -      1897      6480      1187
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              36
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       46
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 11:18
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_sorter' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  9666        0         0         0        0       84
-------------------------------------------------------------------------------
 const_prop                 9666        0         0         0        0       84
 simp_cc_inputs             9661        0         0         0        0       84
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9661        0         0         0        0       84

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_sorter.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_sorter.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:49 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
proj_sorter               1896   6476.400  3184.653     9661.053 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:50 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        
       Gate         Instances    Area                        Library                      
------------------------------------------------------------------------------------------
A2DFFQ_X0P5M_A9TL         104   748.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL              11    51.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X2M_A9TL               1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL               7    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL               3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL               2     7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL               5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL              1     5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL             59   148.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               5    14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL            12    30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL             10    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             5    16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X1M_A9TL           224   887.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL             89   224.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL           14    40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL             25    72.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL             2     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X11M_A9TL              1     9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL               1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL               1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL               21    45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X2M_A9TL           10   108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL             76   218.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL              2    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X1M_A9TL             248  1874.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              3     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               2    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL              223   240.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL               38    54.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               35    50.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL               13    37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              2     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQN_X1M_A9TL            32   138.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQ_X1M_A9TL             12    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL            13    46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL             1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL             1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL           10    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             84   120.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL             17    24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL            187   269.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL              2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL              1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1P4M_A9TL           2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL           5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X3A_A9TL              1     4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X1M_A9TL             1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          4    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL              1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL            11    23.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL             2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL             1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL               6     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL               8    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL             2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1A_A9TL               1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL               1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL           15    48.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL               1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               5    16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             4    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             11    23.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL            32   103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL            30   118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL         37    93.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL           32    92.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X4M_A9TL            2    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL              5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             31    55.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL              5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1M_A9TL                1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X3M_A9TL                1     6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL              4    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL            1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL              1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL            1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL             1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
------------------------------------------------------------------------------------------
total                    1896  6476.400                                                   


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential           396 2813.760   43.4 
inverter             319  414.000    6.4 
buffer                27   65.160    1.0 
logic               1154 3183.480   49.2 
physical_cells         0    0.000    0.0 
-----------------------------------------
total               1896 6476.400  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:50 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_sorter

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:50 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           0  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              0    0.00                      0.00  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                    0    0.00                      0.00  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops                 0    0.00                         -  
 Total Ungated Flip-flops             352  100.00                         -  
 Timing exception in enable logic     308   87.50                         -  
 Enable signal is constant             44   12.50                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                     352  100.00                         -  
-----------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     352        352      0 (0.00%)    352 (100.00%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:52 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 84.000)
Pin                                        Fanout           Max     Violation
-------------------------------------------------------------------------------
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
fopt/Y                                     28.000        16.000        12.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[22] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[24] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[28] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[26] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[21] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[30] (Primary Input)           21.000        16.000         5.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
in_signature[25] (Primary Input)           20.000        16.000         4.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g2/Y                                       19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5018/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5014/Y                                    19.000        16.000         3.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5016/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5020/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5021/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5022/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5023/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5006/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5025/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5007/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5008/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5009/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5010/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5012/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5013/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
g5015/Y                                    18.000        16.000         2.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000
in_signature[17] (Primary Input)           17.000        16.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:52 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            6476.40     100.00 
-------------------------------------
total             6476.40     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:18:52 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4940.2   0.0          0 
in2reg        110.5   0.0          0 
reg2out      7532.8   0.0          0 
reg2reg      1745.6   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             1896 
Physical Instance count            0 
Sequential Instance Count        396 
Combinational Instance Count    1500 
Hierarchical Instance Count        0 

Area
----
Cell Area                          6476.400
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    6476.400
Net Area                           3184.653
Total Area (Cell+Physical+Net)     9661.053

Max Fanout                         352 (clk)
Min Fanout                         1 (smallest_idx_next[0][index][0])
Average Fanout                     2.8
Terms to net ratio                 3.7076
Terms to instance ratio            3.8249
Runtime                            131.569395 seconds
Elapsed Runtime                    144 seconds
Genus peak memory usage            6896.82 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_sorter.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_sorter.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 11:18
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.db' for 'proj_sorter' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_sorter.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter...
%# Begin write_design (08/11 11:18:53, mem=5288.84M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:06, real = 00:10).
.
%# End write_design (08/11 11:19:03, total cpu=08:00:06, real=08:00:10, peak res=1198.50M, current mem=5292.84M)
@file(genus_sorter.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_sorter.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_sorter.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 498s, ST: 164s, FG: 164s, CPU: 5.0%}, MEM {curr: 5.2G, peak: 6.7G, phys curr: 1.2G, phys peak: 1.2G}, SYS {load: 1.1, cpu: 2, total: 7.5G, free: 3.9G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 499s, ST: 164s, FG: 164s, CPU: 5.0%}, MEM {curr: 5.2G, peak: 6.7G, phys curr: 1.2G, phys peak: 1.2G}, SYS {load: 1.1, cpu: 2, total: 7.5G, free: 3.9G}
Abnormal exit.
