# compile vhdl design source files
vhdl xpm  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xbip_utils_v3_0_6  "../../../project_1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_2  "../../../project_1.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl fir_compiler_v7_2_6  "../../../project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2_vh_rfs.vhd"
vhdl fir_compiler_v7_2_6  "../../../project_1.ip_user_files/ipstatic/fir_compiler_v7_2_6/hdl/fir_compiler_v7_2.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/ip/Xfir_HPF_128t_b16_Z700/sim/Xfir_HPF_128t_b16_Z700.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/EQ_HPF.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/TB_EQ_HPF.vhd"

# Do not sort compile order
nosort
