Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jun 16 03:49:05 2022

drc -z top.ncd top.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp DCM_SP_1, consult the
   device Data Sheet.
DRC detected 0 errors and 0 warnings.
