{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701585242111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701585242111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:04:01 2023 " "Processing started: Sun Dec 03 12:04:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701585242111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585242111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA " "Command: quartus_sta 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585242111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1701585242205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585242721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585242721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585242752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585242752 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585243502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "200462U_RISCV_FPGA.sdc " "Synopsys Design Constraints File file not found: '200462U_RISCV_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585243924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585243924 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_INST\|clock_out clock_divider:clock_divider_INST\|clock_out " "create_clock -period 1.000 -name clock_divider:clock_divider_INST\|clock_out clock_divider:clock_divider_INST\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701585244018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701585244018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "create_clock -period 1.000 -name RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701585244018 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585244018 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585244127 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585244127 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585244265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585244265 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1701585244265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701585244296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701585253125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585253125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.860 " "Worst-case setup slack is -30.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.860           -1465.975 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "  -30.860           -1465.975 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.141         -372609.362 clock_divider:clock_divider_INST\|clock_out  " "  -25.141         -372609.362 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.073            -110.638 clk  " "   -4.073            -110.638 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585253141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.375 " "Worst-case hold slack is -4.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.375             -72.434 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "   -4.375             -72.434 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.203              -7.390 clock_divider:clock_divider_INST\|clock_out  " "   -1.203              -7.390 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 clk  " "    0.626               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585253774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585253774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585253774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 clk  " "   -3.000             -40.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314           -1088.516 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "   -2.314           -1088.516 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285          -22380.845 clock_divider:clock_divider_INST\|clock_out  " "   -1.285          -22380.845 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585253790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585253790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701585256284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585256315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585258300 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585259076 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585259076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585259076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701585260379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585260379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.601 " "Worst-case setup slack is -28.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585260395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585260395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.601           -1368.227 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "  -28.601           -1368.227 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585260395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.292         -345205.649 clock_divider:clock_divider_INST\|clock_out  " "  -23.292         -345205.649 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585260395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684             -99.928 clk  " "   -3.684             -99.928 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585260395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585260395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.868 " "Worst-case hold slack is -3.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868             -64.057 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "   -3.868             -64.057 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -5.554 clock_divider:clock_divider_INST\|clock_out  " "   -1.009              -5.554 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 clk  " "    0.572               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585261004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585261019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585261019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 clk  " "   -3.000             -40.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165            -970.509 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "   -2.165            -970.509 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285          -22380.845 clock_divider:clock_divider_INST\|clock_out  " "   -1.285          -22380.845 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585261035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585261035 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701585263639 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701585264092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585264092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585264092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701585264714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585264714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.898 " "Worst-case setup slack is -15.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585264730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585264730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.898            -734.845 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "  -15.898            -734.845 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585264730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.698         -185980.898 clock_divider:clock_divider_INST\|clock_out  " "  -12.698         -185980.898 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585264730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -37.108 clk  " "   -1.398             -37.108 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585264730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585264730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.376 " "Worst-case hold slack is -2.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.376             -50.675 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "   -2.376             -50.675 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876             -11.549 clock_divider:clock_divider_INST\|clock_out  " "   -0.876             -11.549 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk  " "    0.286               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585265370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585265370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585265370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.163 clk  " "   -3.000             -34.163 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000          -17417.000 clock_divider:clock_divider_INST\|clock_out  " "   -1.000          -17417.000 clock_divider:clock_divider_INST\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936            -401.418 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]  " "   -0.936            -401.418 RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701585265386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585265386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585268198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585268229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5397 " "Peak virtual memory: 5397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701585268401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:04:28 2023 " "Processing ended: Sun Dec 03 12:04:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701585268401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701585268401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701585268401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701585268401 ""}
