// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#include <linux/device.h>
#include <linux/err.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/of_device.h>
#include <linux/kthread.h>

#include <linux/arm-smccc.h>
#include <linux/soc/mediatek/mtk_sip_svc.h>

#include "mtk_qos_ipi.h"
#include "mtk_qos_sram.h"
#include "mtk_qos_bound.h"
#include "mtk_qos_common.h"

static const struct qos_ipi_cmd mt6873_qos_ipi_pin[] = {
	[QOS_IPI_QOS_ENABLE] = {
			.id = 0,
			.valid = true,
		},
	[QOS_IPI_QOS_BOUND] = {
			.id = 10,
			.valid = true,
		},
	[QOS_IPI_QOS_BOUND_ENABLE] = {
			.id = 11,
			.valid = true,
		},
	[QOS_IPI_QOS_BOUND_STRESS_ENABLE] = {
			.id = 12,
			.valid = true,
		},
	[QOS_IPI_SWPM_INIT] = {
			.id = 5,
			.valid = true,
		},
	[QOS_IPI_UPOWER_DATA_TRANSFER] = {
			.id = 6,
			.valid = true,
		},
	[QOS_IPI_UPOWER_DUMP_TABLE] = {
			.id = 7,
			.valid = true,
		},
	[QOS_IPI_GET_GPU_BW] = {
			.id = 8,
			.valid = true,
		},
	[QOS_IPI_SWPM_ENABLE] = {
			.id = 9,
			.valid = true,
		},
	[QOS_IPI_SMI_MET_MON] = {
			.id = 13,
			.valid = true,
		},
	[QOS_IPI_SETUP_GPU_INFO] = {
			.id = 14,
			.valid = true,
		},
	[QOS_IPI_SWPM_SET_UPDATE_CNT] = {
			.id = 15,
			.valid = true,
		},
	[QOS_IPI_QOS_SHARE_INIT] = {
			.id = 16,
			.valid = true,
		},
};


static const struct qos_sram_addr mt6873_qos_sram_pin[] = {
	[QOS_DEBUG_0] = {
			.offset = 0,
			.valid = true,
		},
	[QOS_DEBUG_1] = {
			.offset = 0x4,
			.valid = true,
		},
	[QOS_DEBUG_2] = {
			.offset = 0x8,
			.valid = true,
		},
	[QOS_DEBUG_3] = {
			.offset = 0xC,
			.valid = true,
		},
	[QOS_DEBUG_4] = {
			.offset = 0x10,
			.valid = true,
		},
	[MM_SMI_VENC] = {
			.offset = 0x20,
			.valid = true,
		},
	[MM_SMI_CAM] = {
			.offset = 0x24,
			.valid = true,
		},
	[MM_SMI_IMG] = {
			.offset = 0x28,
			.valid = true,
		},
	[MM_SMI_MDP] = {
			.offset = 0x2C,
			.valid = true,
		},
	[MM_SMI_CLK] = {
			.offset = 0x30,
			.valid = true,
		},
	[MM_SMI_CLR] = {
			.offset = 0x34,
			.valid = true,
		},
	[MM_SMI_EXE] = {
			.offset = 0x38,
			.valid = true,
		},
	[MM_SMI_DUMP] = {
			.offset = 0x3C,
			.valid = true,
		},
	[APU_CLK] = {
			.offset = 0x48,
			.valid = true,
		},
	[APU_BW_NORD] = {
			.offset = 0x4C,
			.valid = true,
		},
	[DVFSRC_TIMESTAMP_OFFSET] = {
			.offset = 0x50,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_0] = {
			.offset = 0x60,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_1] = {
			.offset = 0x64,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_2] = {
			.offset = 0x68,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_3] = {
			.offset = 0x6C,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_4] = {
			.offset = 0x70,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_5] = {
			.offset = 0x74,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_6] = {
			.offset = 0x78,
			.valid = true,
		},
	[CM_STALL_RATIO_ID_7] = {
			.offset = 0x7C,
			.valid = true,
		},
};


static const struct mtk_qos_soc mt6873_qos_data = {
	.ipi_pin = mt6873_qos_ipi_pin,
	.sram_pin = mt6873_qos_sram_pin,
};


static int mt6873_qos_probe(struct platform_device *pdev)
{
	return mtk_qos_probe(pdev, &mt6873_qos_data);
}


static const struct of_device_id mtk_qos_of_match[] = {
	{
		.compatible = "mediatek,mt6873-qos",
		.data = &mt6873_qos_data,
	}, {
		/* sentinel */
	},
};

static int mt6873_qos_remove(struct platform_device *pdev)
{
	return 0;
}


static struct platform_driver mt6873_qos_platdrv = {
	.probe	= mt6873_qos_probe,
	.remove	= mt6873_qos_remove,
	.driver	= {
		.name	= "mt6873-qos",
		.of_match_table = mtk_qos_of_match,
	},
};

static int __init mt6873_qos_init(void)
{
	int ret = 0;

	ret = platform_driver_register(&mt6873_qos_platdrv);

	return ret;
}

late_initcall(mt6873_qos_init)

static void __exit mt6873_qos_exit(void)
{
	platform_driver_unregister(&mt6873_qos_platdrv);
}
module_exit(mt6873_qos_exit)

MODULE_LICENSE("GPL v2");
MODULE_DESCRIPTION("MediaTek QoS driver");
