AArch64 MP+dmbsy+misaligned2+3
{
uint8_t x[128]; (* two cache lines *)
0:X5=x; 1:X5=x;
uint8_t  0:X1 = 0x11;
uint8_t  0:X2 = 0x22;
uint32_t 1:X6 = 3;
}

P0                | P1                   ;
STRB W1,[X5,#3]   | LDRB W1,[X5,#4]      ;
DMB SY            | LDRH W2,[X5,W6,SXTW] ;
STRB W2,[X5,#4]   |                      ;
                  |                      ;
                  |                      ;

exists
(1:X1=0x22 /\ 1:X2=0x2200)
