var pipelineJSON={"16":{"nodes":[{"name":"Loop Orch", "id":86, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Exit", "id":87, "subtype":"exit", "start":"9.00", "end":"13.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":88, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":89, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Loop Orch", "id":90, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Loop Orch", "id":91, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Loop Orch", "id":92, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"\'i\'", "id":94, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":95, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":96, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"ST", "id":97, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"ST", "id":98, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Or", "id":99, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Or", "Constant Operand":"4 (0x4)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":100, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":101, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Xor", "id":102, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":103, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Select", "id":104, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":105, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"bit.shuffle", "id":106, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"11", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":107, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":108, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Or", "id":109, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":110, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Or", "id":111, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Or", "Constant Operand":"8 (0x8)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":112, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"8", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":113, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"And", "id":114, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":115, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":116, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":117, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Select", "id":118, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":119, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":120, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":121, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":122, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":123, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"bit.shuffle", "id":124, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"11", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":125, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":126, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":127, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Or", "id":128, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":129, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Or", "id":130, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Or", "Constant Operand":"12 (0xC)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":131, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":132, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"And", "id":133, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":134, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":135, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":136, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Select", "id":137, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":138, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":139, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":140, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":141, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"bit.shuffle", "id":142, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"11", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":143, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":144, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":145, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Or", "id":146, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":147, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"+", "id":148, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":149, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":150, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":151, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":152, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":153, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":154, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":155, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":156, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":157, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":158, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":159, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":160, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":161, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":162, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":163, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":164, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":165, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":166, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":167, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":168, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":169, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":170, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":171, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":173, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}], "links":[{"from":86, "to":87, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":146, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":144, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":128, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":126, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":109, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":107, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":98, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":97, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":92, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":91, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":94, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":92, "details":[{"type":"table", "Width":"1"}]}, {"from":91, "to":92, "details":[{"type":"table", "Width":"1"}]}, {"from":91, "to":86, "details":[{"type":"table", "Width":"1"}]}, {"from":92, "to":91, "details":[{"type":"table", "Width":"1"}]}, {"from":94, "to":148, "details":[{"type":"table", "Width":"64"}]}, {"from":94, "to":130, "details":[{"type":"table", "Width":"64"}]}, {"from":94, "to":111, "details":[{"type":"table", "Width":"64"}]}, {"from":94, "to":99, "details":[{"type":"table", "Width":"64"}]}, {"from":94, "to":96, "details":[{"type":"table", "Width":"64"}]}, {"from":94, "to":95, "details":[{"type":"table", "Width":"64"}]}, {"from":95, "to":97, "details":[{"type":"table", "Width":"64"}]}, {"from":96, "to":98, "details":[{"type":"table", "Width":"64"}]}, {"from":99, "to":103, "details":[{"type":"table", "Width":"64"}]}, {"from":99, "to":101, "details":[{"type":"table", "Width":"64"}]}, {"from":99, "to":100, "details":[{"type":"table", "Width":"64"}]}, {"from":100, "to":114, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":158, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":104, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":159, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":160, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":102, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":106, "details":[{"type":"table", "Width":"1"}]}, {"from":101, "to":108, "details":[{"type":"table", "Width":"64"}]}, {"from":102, "to":109, "details":[{"type":"table", "Width":"1"}]}, {"from":102, "to":107, "details":[{"type":"table", "Width":"1"}]}, {"from":102, "to":159, "details":[{"type":"table", "Width":"1"}]}, {"from":103, "to":110, "details":[{"type":"table", "Width":"64"}]}, {"from":104, "to":118, "details":[{"type":"table", "Width":"1"}]}, {"from":104, "to":115, "details":[{"type":"table", "Width":"1"}]}, {"from":104, "to":105, "details":[{"type":"table", "Width":"1"}]}, {"from":104, "to":106, "details":[{"type":"table", "Width":"1"}]}, {"from":105, "to":157, "details":[{"type":"table", "Width":"1"}]}, {"from":105, "to":158, "details":[{"type":"table", "Width":"1"}]}, {"from":106, "to":108, "details":[{"type":"table", "Width":"256"}]}, {"from":106, "to":110, "details":[{"type":"table", "Width":"256"}]}, {"from":107, "to":108, "details":[{"type":"table", "Width":"1"}]}, {"from":109, "to":110, "details":[{"type":"table", "Width":"1"}]}, {"from":111, "to":117, "details":[{"type":"table", "Width":"64"}]}, {"from":111, "to":113, "details":[{"type":"table", "Width":"64"}]}, {"from":111, "to":112, "details":[{"type":"table", "Width":"64"}]}, {"from":112, "to":122, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":133, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":154, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":120, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":155, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":118, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":156, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":157, "details":[{"type":"table", "Width":"1"}]}, {"from":112, "to":114, "details":[{"type":"table", "Width":"1"}]}, {"from":113, "to":127, "details":[{"type":"table", "Width":"64"}]}, {"from":114, "to":115, "details":[{"type":"table", "Width":"1"}]}, {"from":115, "to":120, "details":[{"type":"table", "Width":"1"}]}, {"from":115, "to":116, "details":[{"type":"table", "Width":"1"}]}, {"from":115, "to":124, "details":[{"type":"table", "Width":"1"}]}, {"from":116, "to":125, "details":[{"type":"table", "Width":"1"}]}, {"from":116, "to":156, "details":[{"type":"table", "Width":"1"}]}, {"from":117, "to":129, "details":[{"type":"table", "Width":"64"}]}, {"from":118, "to":122, "details":[{"type":"table", "Width":"1"}]}, {"from":118, "to":119, "details":[{"type":"table", "Width":"1"}]}, {"from":118, "to":124, "details":[{"type":"table", "Width":"1"}]}, {"from":119, "to":125, "details":[{"type":"table", "Width":"1"}]}, {"from":119, "to":155, "details":[{"type":"table", "Width":"1"}]}, {"from":120, "to":134, "details":[{"type":"table", "Width":"1"}]}, {"from":120, "to":121, "details":[{"type":"table", "Width":"1"}]}, {"from":120, "to":124, "details":[{"type":"table", "Width":"1"}]}, {"from":121, "to":154, "details":[{"type":"table", "Width":"1"}]}, {"from":122, "to":137, "details":[{"type":"table", "Width":"1"}]}, {"from":122, "to":123, "details":[{"type":"table", "Width":"1"}]}, {"from":122, "to":124, "details":[{"type":"table", "Width":"1"}]}, {"from":123, "to":153, "details":[{"type":"table", "Width":"1"}]}, {"from":124, "to":127, "details":[{"type":"table", "Width":"256"}]}, {"from":124, "to":129, "details":[{"type":"table", "Width":"256"}]}, {"from":125, "to":128, "details":[{"type":"table", "Width":"1"}]}, {"from":125, "to":126, "details":[{"type":"table", "Width":"1"}]}, {"from":126, "to":127, "details":[{"type":"table", "Width":"1"}]}, {"from":128, "to":129, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":136, "details":[{"type":"table", "Width":"64"}]}, {"from":130, "to":132, "details":[{"type":"table", "Width":"64"}]}, {"from":130, "to":131, "details":[{"type":"table", "Width":"64"}]}, {"from":131, "to":141, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":150, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":139, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":151, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":137, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":153, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":133, "details":[{"type":"table", "Width":"1"}]}, {"from":132, "to":145, "details":[{"type":"table", "Width":"64"}]}, {"from":133, "to":134, "details":[{"type":"table", "Width":"1"}]}, {"from":134, "to":139, "details":[{"type":"table", "Width":"1"}]}, {"from":134, "to":135, "details":[{"type":"table", "Width":"1"}]}, {"from":134, "to":142, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":143, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":136, "to":147, "details":[{"type":"table", "Width":"64"}]}, {"from":137, "to":141, "details":[{"type":"table", "Width":"1"}]}, {"from":137, "to":138, "details":[{"type":"table", "Width":"1"}]}, {"from":137, "to":142, "details":[{"type":"table", "Width":"1"}]}, {"from":138, "to":143, "details":[{"type":"table", "Width":"1"}]}, {"from":138, "to":151, "details":[{"type":"table", "Width":"1"}]}, {"from":139, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":139, "to":142, "details":[{"type":"table", "Width":"1"}]}, {"from":140, "to":150, "details":[{"type":"table", "Width":"1"}]}, {"from":141, "to":142, "details":[{"type":"table", "Width":"1"}]}, {"from":142, "to":145, "details":[{"type":"table", "Width":"256"}]}, {"from":142, "to":147, "details":[{"type":"table", "Width":"256"}]}, {"from":143, "to":146, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":144, "details":[{"type":"table", "Width":"1"}]}, {"from":144, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":146, "to":147, "details":[{"type":"table", "Width":"1"}]}, {"from":148, "to":94, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"4", "Start Cycle":"1", "Latency":"3"}]}, {"from":148, "to":149, "details":[{"type":"table", "Width":"64"}]}, {"from":149, "to":171, "details":[{"type":"table", "Width":"1"}]}, {"from":150, "to":170, "details":[{"type":"table", "Width":"1"}]}, {"from":151, "to":169, "details":[{"type":"table", "Width":"1"}]}, {"from":152, "to":168, "details":[{"type":"table", "Width":"1"}]}, {"from":153, "to":167, "details":[{"type":"table", "Width":"1"}]}, {"from":154, "to":166, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":165, "details":[{"type":"table", "Width":"1"}]}, {"from":156, "to":164, "details":[{"type":"table", "Width":"1"}]}, {"from":157, "to":163, "details":[{"type":"table", "Width":"1"}]}, {"from":158, "to":162, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":160, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":161, "details":[{"type":"table", "Width":"1"}]}, {"from":160, "to":161, "details":[{"type":"table", "Width":"1"}]}, {"from":161, "to":162, "details":[{"type":"table", "Width":"1"}]}, {"from":162, "to":163, "details":[{"type":"table", "Width":"1"}]}, {"from":163, "to":164, "details":[{"type":"table", "Width":"1"}]}, {"from":164, "to":165, "details":[{"type":"table", "Width":"1"}]}, {"from":165, "to":166, "details":[{"type":"table", "Width":"1"}]}, {"from":166, "to":167, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":168, "details":[{"type":"table", "Width":"1"}]}, {"from":168, "to":169, "details":[{"type":"table", "Width":"1"}]}, {"from":169, "to":170, "details":[{"type":"table", "Width":"1"}]}, {"from":170, "to":171, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":94, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"4", "Start Cycle":"1", "Latency":"3"}]}, {"from":171, "to":173, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":92, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":87, "details":[{"type":"table", "Width":"1"}]}, {"from":173, "to":87, "details":[{"type":"table", "Width":"1"}]}]}, "17":{"nodes":[{"name":"Loop Orch", "id":174, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Exit", "id":175, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":176, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":177, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":178, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":179, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":180, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"FFwd Dest", "id":182, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Global variable", "id":183, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Select", "id":184, "subtype":"select", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Global variable", "id":185, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"bit.shuffle", "id":186, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"arg_arr_d", "id":187, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":188, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":189, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"bit.shuffle", "id":190, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"arg_arr_d", "id":191, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":192, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":193, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"bit.shuffle", "id":194, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"arg_arr_d", "id":195, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":196, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":197, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"bit.shuffle", "id":198, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"arg_arr_d", "id":199, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":200, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":201, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":202, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":203, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":205, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}], "links":[{"from":174, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":177, "to":180, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":179, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":185, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":183, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":184, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":180, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":180, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":174, "details":[{"type":"table", "Width":"1"}]}, {"from":180, "to":179, "details":[{"type":"table", "Width":"1"}]}, {"from":182, "to":184, "details":[{"type":"table", "Width":"65"}]}, {"from":183, "to":184, "details":[{"type":"table", "Width":"65"}]}, {"from":184, "to":203, "details":[{"type":"table", "Width":"65"}]}, {"from":184, "to":185, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"6", "Start Cycle":"1", "Latency":"3"}]}, {"from":184, "to":183, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"6", "Start Cycle":"1", "Latency":"5"}]}, {"from":184, "to":202, "details":[{"type":"table", "Width":"65"}]}, {"from":184, "to":180, "details":[{"type":"table", "Width":"65"}]}, {"from":184, "to":175, "details":[{"type":"table", "Width":"65"}]}, {"from":185, "to":205, "details":[{"type":"table", "Width":"32"}]}, {"from":185, "to":186, "details":[{"type":"table", "Width":"32"}]}, {"from":185, "to":190, "details":[{"type":"table", "Width":"32"}]}, {"from":185, "to":194, "details":[{"type":"table", "Width":"32"}]}, {"from":185, "to":198, "details":[{"type":"table", "Width":"32"}]}, {"from":186, "to":188, "details":[{"type":"table", "Width":"64"}]}, {"from":187, "to":188, "details":[{"type":"table", "Width":"64"}]}, {"from":189, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":190, "to":192, "details":[{"type":"table", "Width":"64"}]}, {"from":191, "to":192, "details":[{"type":"table", "Width":"64"}]}, {"from":193, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":194, "to":196, "details":[{"type":"table", "Width":"64"}]}, {"from":195, "to":196, "details":[{"type":"table", "Width":"64"}]}, {"from":197, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":198, "to":200, "details":[{"type":"table", "Width":"64"}]}, {"from":199, "to":200, "details":[{"type":"table", "Width":"64"}]}, {"from":201, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":202, "to":175, "details":[{"type":"table", "Width":"1"}]}, {"from":203, "to":183, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"6", "Start Cycle":"1", "Latency":"5"}]}, {"from":205, "to":185, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"6", "Start Cycle":"1", "Latency":"3"}]}]}, "23":{"nodes":[{"name":"Exit", "id":208, "subtype":"exit", "start":"851.00", "end":"855.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"851", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":209, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"849", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":210, "subtype":"ffwdDest", "start":"850.00", "end":"850.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"850", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"ST", "id":211, "subtype":"load/store", "start":"850.00", "end":"851.00", "details":[{"type":"table", "Instruction":"Store", "Width":"8192 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"850", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":247}]], "type":"inst"}], "links":[{"from":209, "to":211, "details":[{"type":"table", "Width":"2072"}]}, {"from":209, "to":208, "details":[{"type":"table", "Width":"2072"}]}, {"from":210, "to":211, "details":[{"type":"table", "Width":"1"}]}]}, "29":{"nodes":[{"name":"Loop Orch", "id":212, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Exit", "id":213, "subtype":"exit", "start":"9.00", "end":"13.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"736", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":214, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":215, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Loop Orch", "id":216, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Loop Orch", "id":217, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Loop Orch", "id":218, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":220, "subtype":"pop", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"+", "id":221, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"workingData", "id":222, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"workingData", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":223, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":224, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"workingData", "id":225, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"workingData", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":226, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"LD", "id":227, "subtype":"load/store", "start":"4.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"4", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":259}]], "type":"inst"}, {"name":">>", "id":228, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":229, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":230, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":231, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":232, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":233, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":234, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":235, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":236, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":237, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":238, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":239, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":240, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":241, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":242, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":245, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"3-bit Integer Add", "Constant Operand":"-1 (0x7)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"+", "id":246, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Loop Orch", "id":248, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":250, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}], "links":[{"from":212, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":214, "to":225, "details":[{"type":"table", "Width":"96"}]}, {"from":214, "to":248, "details":[{"type":"table", "Width":"96"}]}, {"from":214, "to":250, "details":[{"type":"table", "Width":"96"}]}, {"from":214, "to":213, "details":[{"type":"table", "Width":"96"}]}, {"from":215, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":217, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":225, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":248, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":220, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":222, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":245, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":241, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":212, "details":[{"type":"table", "Width":"1"}]}, {"from":218, "to":217, "details":[{"type":"table", "Width":"1"}]}, {"from":220, "to":221, "details":[{"type":"table", "Width":"16"}]}, {"from":220, "to":213, "details":[{"type":"table", "Width":"16"}]}, {"from":221, "to":220, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"14", "Start Cycle":"5", "Latency":"3"}]}, {"from":222, "to":246, "details":[{"type":"table", "Width":"32"}]}, {"from":222, "to":223, "details":[{"type":"table", "Width":"32"}]}, {"from":223, "to":227, "details":[{"type":"table", "Width":"64"}]}, {"from":224, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":225, "to":225, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"workingData", "Max Fanout":"14", "Start Cycle":"1", "Latency":"3"}]}, {"from":225, "to":227, "details":[{"type":"table", "Width":"64"}]}, {"from":225, "to":213, "details":[{"type":"table", "Width":"64"}]}, {"from":226, "to":227, "details":[{"type":"table", "Width":"1"}]}, {"from":227, "to":230, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":229, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":228, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":233, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":232, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":231, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":236, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":235, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":234, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":239, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":238, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":237, "details":[{"type":"table", "Width":"512"}]}, {"from":227, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":228, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":229, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":230, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":231, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":232, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":233, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":234, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":235, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":236, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":237, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":238, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":239, "to":213, "details":[{"type":"table", "Width":"512"}]}, {"from":240, "to":241, "details":[{"type":"table", "Width":"1"}]}, {"from":241, "to":242, "details":[{"type":"table", "Width":"1"}]}, {"from":241, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":225, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":248, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":220, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":222, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":245, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":241, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":245, "details":[{"type":"table", "Width":"3"}]}, {"from":245, "to":241, "details":[{"type":"table", "Width":"3"}]}, {"from":246, "to":222, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"workingData", "Max Fanout":"14", "Start Cycle":"1", "Latency":"3"}]}, {"from":248, "to":248, "details":[{"type":"table", "Width":"1"}]}, {"from":248, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":250, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":250, "to":213, "details":[{"type":"table", "Width":"1"}]}]}, "34":{"nodes":[{"name":"Exit", "id":252, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":253, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"wg.limiter.exit", "id":254, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":253, "to":254, "details":[{"type":"table", "Width":"40"}]}]}, "48":{"nodes":[{"name":"Loop Orch", "id":255, "subtype":"default", "start":"0.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Exit", "id":256, "subtype":"exit", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1520", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":257, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":258, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Loop Orch", "id":259, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Loop Orch", "id":260, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Loop Orch", "id":261, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"\'p\'", "id":263, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'p\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"And", "id":264, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"7 (0x7)", "Max Fanout":"8", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":265, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":266, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"224", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":267, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":268, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"256", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":269, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":">>", "id":270, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":271, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"inst"}, {"name":"*", "id":272, "subtype":"default", "start":"6.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"1300000077 (0x4D7C6D4D)", "Max Fanout":"14", "Start Cycle":"6", "Latency":"7", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"<<", "id":273, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"<<", "id":274, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":275, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"<<", "id":276, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"5 (0x5)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":277, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":">>", "id":278, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"FFwd Dest", "id":279, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":280, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":281, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":285, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Feedback", "id":287, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":289, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":291, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":293, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":295, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Loop Orch", "id":297, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":299, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}], "links":[{"from":255, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":257, "to":265, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":266, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":268, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":287, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":289, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":291, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":256, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":293, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":295, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":297, "details":[{"type":"table", "Width":"768"}]}, {"from":257, "to":299, "details":[{"type":"table", "Width":"768"}]}, {"from":258, "to":261, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":260, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":299, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":297, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":268, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":266, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":265, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":295, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":293, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":291, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":289, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":287, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":261, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":280, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":260, "to":261, "details":[{"type":"table", "Width":"1"}]}, {"from":260, "to":255, "details":[{"type":"table", "Width":"1"}]}, {"from":261, "to":260, "details":[{"type":"table", "Width":"1"}]}, {"from":263, "to":285, "details":[{"type":"table", "Width":"32"}]}, {"from":263, "to":270, "details":[{"type":"table", "Width":"32"}]}, {"from":263, "to":264, "details":[{"type":"table", "Width":"32"}]}, {"from":264, "to":269, "details":[{"type":"table", "Width":"32"}]}, {"from":264, "to":267, "details":[{"type":"table", "Width":"32"}]}, {"from":265, "to":265, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"2", "Latency":"3"}]}, {"from":265, "to":271, "details":[{"type":"table", "Width":"32"}]}, {"from":265, "to":269, "details":[{"type":"table", "Width":"32"}]}, {"from":265, "to":267, "details":[{"type":"table", "Width":"32"}]}, {"from":265, "to":256, "details":[{"type":"table", "Width":"32"}]}, {"from":266, "to":266, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"2", "Latency":"3"}]}, {"from":266, "to":267, "details":[{"type":"table", "Width":"224"}]}, {"from":266, "to":256, "details":[{"type":"table", "Width":"224"}]}, {"from":267, "to":271, "details":[{"type":"table", "Width":"32"}]}, {"from":268, "to":268, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"2", "Latency":"3"}]}, {"from":268, "to":269, "details":[{"type":"table", "Width":"256"}]}, {"from":268, "to":256, "details":[{"type":"table", "Width":"256"}]}, {"from":269, "to":271, "details":[{"type":"table", "Width":"32"}]}, {"from":270, "to":271, "details":[{"type":"table", "Width":"32"}]}, {"from":271, "to":272, "details":[{"type":"table", "Width":"32"}]}, {"from":271, "to":256, "details":[{"type":"table", "Width":"32"}]}, {"from":272, "to":276, "details":[{"type":"table", "Width":"32"}]}, {"from":272, "to":274, "details":[{"type":"table", "Width":"32"}]}, {"from":272, "to":273, "details":[{"type":"table", "Width":"32"}]}, {"from":273, "to":275, "details":[{"type":"table", "Width":"64"}]}, {"from":274, "to":275, "details":[{"type":"table", "Width":"64"}]}, {"from":275, "to":277, "details":[{"type":"table", "Width":"64"}]}, {"from":276, "to":277, "details":[{"type":"table", "Width":"64"}]}, {"from":277, "to":278, "details":[{"type":"table", "Width":"64"}]}, {"from":278, "to":256, "details":[{"type":"table", "Width":"64"}]}, {"from":279, "to":280, "details":[{"type":"table", "Width":"1"}]}, {"from":280, "to":281, "details":[{"type":"table", "Width":"1"}]}, {"from":280, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":287, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":289, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":291, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":293, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":295, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":265, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":266, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":268, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":297, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":299, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":261, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":280, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":285, "to":263, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'p\'", "Max Fanout":"26", "Start Cycle":"1", "Latency":"3"}]}, {"from":287, "to":287, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"12", "Latency":"3"}]}, {"from":287, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":289, "to":289, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"12", "Latency":"3"}]}, {"from":289, "to":256, "details":[{"type":"table", "Width":"64"}]}, {"from":291, "to":291, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"12", "Latency":"3"}]}, {"from":291, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":293, "to":293, "details":[{"type":"table", "Width":"1"}]}, {"from":293, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":295, "to":295, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"12", "Latency":"3"}]}, {"from":295, "to":256, "details":[{"type":"table", "Width":"32"}]}, {"from":297, "to":297, "details":[{"type":"table", "Width":"1"}]}, {"from":297, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":299, "to":299, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"12", "Latency":"3"}]}, {"from":299, "to":256, "details":[{"type":"table", "Width":"32"}]}]}, "76":{"nodes":[{"name":"Loop Orch", "id":301, "subtype":"default", "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Exit", "id":302, "subtype":"exit", "start":"12.00", "end":"16.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"832", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":303, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":304, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Loop Orch", "id":305, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":306, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Loop Orch", "id":307, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":308, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":309, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":310, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":311, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":312, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":313, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"\'hash_key\'", "id":315, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'hash_key\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":269}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":316, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":317, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"hash_map", "id":318, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"hash_map", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Or", "id":319, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"LD", "id":320, "subtype":"load/store", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Feedback", "id":321, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"17", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":322, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":323, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":324, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":325, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":326, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":327, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":328, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":329, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":330, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":331, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":332, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":333, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":334, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":335, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":336, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":337, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":338, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":339, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":340, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":341, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":342, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":343, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":344, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":345, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":346, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":347, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":348, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":349, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":350, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":351, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":352, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"4", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":353, "subtype":"default", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":354, "subtype":"default", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"4"}], "type":"inst"}, {"name":"Compare", "id":355, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":356, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":357, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":358, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":359, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":360, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":361, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":362, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":363, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":364, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":365, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":366, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":367, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":368, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":369, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":370, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":371, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":372, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":373, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":374, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":375, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":376, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":377, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":378, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":379, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":380, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":381, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":382, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":383, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":384, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":385, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":386, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":387, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":388, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":389, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":390, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":391, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":392, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":393, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":394, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":395, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":396, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":397, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":398, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":399, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":400, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":401, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":402, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":403, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":404, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":405, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":406, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":407, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":408, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":409, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":410, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":411, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":412, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":413, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":414, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":415, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":416, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"16", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":417, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":418, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"FFwd Dest", "id":419, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":420, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Or", "id":421, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"LD", "id":422, "subtype":"load/store", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":423, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":424, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":425, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":426, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":427, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":428, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":429, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":430, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":431, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":432, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":433, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":434, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":435, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":436, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":437, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":438, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":439, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":440, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":441, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":442, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":443, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":444, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":445, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":446, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":447, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":448, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":449, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":450, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":451, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":452, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":453, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":454, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":455, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":456, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":457, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"bit.shuffle", "id":458, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"bit.shuffle", "id":459, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Or", "id":460, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"ST", "id":461, "subtype":"load/store", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"+", "id":463, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":296}]], "type":"inst"}, {"name":"Compare", "id":464, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":297}]], "type":"inst"}, {"name":"+", "id":465, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-51 (0xFFFFFFCD)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":466, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":467, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"16", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":468, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":469, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":470, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":471, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":472, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":473, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":474, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":475, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":476, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":477, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":478, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":479, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":480, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":481, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":482, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":483, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":484, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":485, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":486, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":487, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":488, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":489, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":490, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":491, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":492, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":493, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":494, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":495, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":496, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":497, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Select", "id":498, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":499, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":500, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":501, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":502, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":503, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":504, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":505, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":506, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":507, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":508, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":509, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":510, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":511, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":512, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":513, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":514, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":515, "subtype":"ffwdDest", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":516, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"count_map", "id":517, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"count_map", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"Or", "id":518, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":519, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":520, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":521, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":522, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":523, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":524, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":525, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":526, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"bit.shuffle", "id":527, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":528, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":529, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":530, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":531, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":532, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":533, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":534, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":535, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"bit.shuffle", "id":536, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":537, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":538, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":539, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":540, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":541, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":542, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":543, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":544, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"bit.shuffle", "id":545, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":546, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":547, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":548, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":549, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":550, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":551, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":552, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":553, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"bit.shuffle", "id":554, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":555, "subtype":"select", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"bit.shuffle", "id":556, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":557, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":558, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":559, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":560, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Select", "id":561, "subtype":"select", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Xor", "id":562, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":563, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":564, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Select", "id":565, "subtype":"select", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":">>", "id":566, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"128 (0x80)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Select", "id":567, "subtype":"select", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":">>", "id":568, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"256 (0x100)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Select", "id":569, "subtype":"select", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":">>", "id":570, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"384 (0x180)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Or", "id":571, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"ST", "id":572, "subtype":"load/store", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"Or", "id":574, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":575, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":576, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":269}]], "type":"inst"}, {"name":"Xor", "id":577, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":297}]], "type":"inst"}, {"name":"Or", "id":578, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":297}]], "type":"inst"}, {"name":"Select", "id":579, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":269}]], "type":"inst"}, {"name":"FFwd Dest", "id":580, "subtype":"ffwdDest", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":581, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":582, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":588, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":590, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":592, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":593, "subtype":"default", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Feedback", "id":594, "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":596, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":598, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":600, "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":602, "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":604, "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":606, "subtype":"pop", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}], "links":[{"from":301, "to":592, "details":[{"type":"table", "Width":"1"}]}, {"from":301, "to":302, "details":[{"type":"table", "Width":"1"}]}, {"from":301, "to":571, "details":[{"type":"table", "Width":"1"}]}, {"from":301, "to":518, "details":[{"type":"table", "Width":"1"}]}, {"from":301, "to":460, "details":[{"type":"table", "Width":"1"}]}, {"from":301, "to":421, "details":[{"type":"table", "Width":"1"}]}, {"from":301, "to":319, "details":[{"type":"table", "Width":"1"}]}, {"from":303, "to":304, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":306, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":308, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":315, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":321, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":588, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":590, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":594, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":596, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":598, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":600, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":602, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":604, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":606, "details":[{"type":"table", "Width":"1520"}]}, {"from":303, "to":302, "details":[{"type":"table", "Width":"1520"}]}, {"from":304, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":304, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":305, "to":307, "details":[{"type":"table", "Width":"1"}]}, {"from":306, "to":306, "details":[{"type":"table", "Width":"1"}]}, {"from":306, "to":307, "details":[{"type":"table", "Width":"1"}]}, {"from":307, "to":309, "details":[{"type":"table", "Width":"1"}]}, {"from":308, "to":308, "details":[{"type":"table", "Width":"1"}]}, {"from":308, "to":309, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":318, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":592, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":313, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":312, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":315, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":590, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":588, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":606, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":604, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":602, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":600, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":598, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":306, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":596, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":594, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":308, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":313, "details":[{"type":"table", "Width":"1"}]}, {"from":312, "to":313, "details":[{"type":"table", "Width":"1"}]}, {"from":312, "to":301, "details":[{"type":"table", "Width":"1"}]}, {"from":313, "to":312, "details":[{"type":"table", "Width":"1"}]}, {"from":315, "to":576, "details":[{"type":"table", "Width":"32"}]}, {"from":315, "to":465, "details":[{"type":"table", "Width":"32"}]}, {"from":315, "to":463, "details":[{"type":"table", "Width":"32"}]}, {"from":315, "to":455, "details":[{"type":"table", "Width":"32"}]}, {"from":315, "to":354, "details":[{"type":"table", "Width":"32"}]}, {"from":315, "to":353, "details":[{"type":"table", "Width":"32"}]}, {"from":315, "to":316, "details":[{"type":"table", "Width":"32"}]}, {"from":316, "to":320, "details":[{"type":"table", "Width":"64"}]}, {"from":317, "to":319, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":319, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":320, "to":322, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":355, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":424, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":323, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":356, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":426, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":324, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":357, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":428, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":325, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":358, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":430, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":326, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":359, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":432, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":327, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":360, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":434, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":328, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":361, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":436, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":329, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":362, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":438, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":330, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":363, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":440, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":331, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":364, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":442, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":332, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":365, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":444, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":333, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":366, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":446, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":334, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":367, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":448, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":335, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":368, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":450, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":336, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":369, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":452, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":337, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":370, "details":[{"type":"table", "Width":"512"}]}, {"from":320, "to":454, "details":[{"type":"table", "Width":"512"}]}, {"from":321, "to":321, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"2", "Latency":"3"}]}, {"from":321, "to":454, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":452, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":450, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":448, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":446, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":444, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":442, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":440, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":438, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":436, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":434, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":432, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":430, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":428, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":426, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":424, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":337, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":336, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":335, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":334, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":333, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":332, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":331, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":330, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":329, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":328, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":327, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":326, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":325, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":324, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":323, "details":[{"type":"table", "Width":"32"}]}, {"from":321, "to":322, "details":[{"type":"table", "Width":"32"}]}, {"from":322, "to":352, "details":[{"type":"table", "Width":"1"}]}, {"from":322, "to":520, "details":[{"type":"table", "Width":"1"}]}, {"from":323, "to":351, "details":[{"type":"table", "Width":"1"}]}, {"from":323, "to":522, "details":[{"type":"table", "Width":"1"}]}, {"from":324, "to":350, "details":[{"type":"table", "Width":"1"}]}, {"from":324, "to":524, "details":[{"type":"table", "Width":"1"}]}, {"from":325, "to":349, "details":[{"type":"table", "Width":"1"}]}, {"from":325, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":326, "to":348, "details":[{"type":"table", "Width":"1"}]}, {"from":326, "to":529, "details":[{"type":"table", "Width":"1"}]}, {"from":327, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":327, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":328, "to":346, "details":[{"type":"table", "Width":"1"}]}, {"from":328, "to":533, "details":[{"type":"table", "Width":"1"}]}, {"from":329, "to":345, "details":[{"type":"table", "Width":"1"}]}, {"from":329, "to":535, "details":[{"type":"table", "Width":"1"}]}, {"from":330, "to":344, "details":[{"type":"table", "Width":"1"}]}, {"from":330, "to":538, "details":[{"type":"table", "Width":"1"}]}, {"from":331, "to":343, "details":[{"type":"table", "Width":"1"}]}, {"from":331, "to":540, "details":[{"type":"table", "Width":"1"}]}, {"from":332, "to":342, "details":[{"type":"table", "Width":"1"}]}, {"from":332, "to":542, "details":[{"type":"table", "Width":"1"}]}, {"from":333, "to":341, "details":[{"type":"table", "Width":"1"}]}, {"from":333, "to":544, "details":[{"type":"table", "Width":"1"}]}, {"from":334, "to":340, "details":[{"type":"table", "Width":"1"}]}, {"from":334, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":335, "to":339, "details":[{"type":"table", "Width":"1"}]}, {"from":335, "to":549, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":338, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":551, "details":[{"type":"table", "Width":"1"}]}, {"from":337, "to":338, "details":[{"type":"table", "Width":"1"}]}, {"from":337, "to":553, "details":[{"type":"table", "Width":"1"}]}, {"from":338, "to":339, "details":[{"type":"table", "Width":"1"}]}, {"from":339, "to":340, "details":[{"type":"table", "Width":"1"}]}, {"from":340, "to":341, "details":[{"type":"table", "Width":"1"}]}, {"from":341, "to":342, "details":[{"type":"table", "Width":"1"}]}, {"from":342, "to":343, "details":[{"type":"table", "Width":"1"}]}, {"from":343, "to":344, "details":[{"type":"table", "Width":"1"}]}, {"from":344, "to":345, "details":[{"type":"table", "Width":"1"}]}, {"from":345, "to":346, "details":[{"type":"table", "Width":"1"}]}, {"from":346, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":347, "to":348, "details":[{"type":"table", "Width":"1"}]}, {"from":348, "to":349, "details":[{"type":"table", "Width":"1"}]}, {"from":349, "to":350, "details":[{"type":"table", "Width":"1"}]}, {"from":350, "to":351, "details":[{"type":"table", "Width":"1"}]}, {"from":351, "to":352, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":574, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":569, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":567, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":565, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":561, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":560, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":416, "details":[{"type":"table", "Width":"1"}]}, {"from":353, "to":519, "details":[{"type":"table", "Width":"64"}]}, {"from":354, "to":572, "details":[{"type":"table", "Width":"64"}]}, {"from":355, "to":387, "details":[{"type":"table", "Width":"1"}]}, {"from":355, "to":386, "details":[{"type":"table", "Width":"1"}]}, {"from":355, "to":385, "details":[{"type":"table", "Width":"1"}]}, {"from":356, "to":386, "details":[{"type":"table", "Width":"1"}]}, {"from":356, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":357, "to":388, "details":[{"type":"table", "Width":"1"}]}, {"from":357, "to":383, "details":[{"type":"table", "Width":"1"}]}, {"from":358, "to":390, "details":[{"type":"table", "Width":"1"}]}, {"from":358, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":359, "to":392, "details":[{"type":"table", "Width":"1"}]}, {"from":359, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":360, "to":394, "details":[{"type":"table", "Width":"1"}]}, {"from":360, "to":380, "details":[{"type":"table", "Width":"1"}]}, {"from":361, "to":396, "details":[{"type":"table", "Width":"1"}]}, {"from":361, "to":379, "details":[{"type":"table", "Width":"1"}]}, {"from":362, "to":398, "details":[{"type":"table", "Width":"1"}]}, {"from":362, "to":378, "details":[{"type":"table", "Width":"1"}]}, {"from":363, "to":400, "details":[{"type":"table", "Width":"1"}]}, {"from":363, "to":377, "details":[{"type":"table", "Width":"1"}]}, {"from":364, "to":402, "details":[{"type":"table", "Width":"1"}]}, {"from":364, "to":376, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":404, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":375, "details":[{"type":"table", "Width":"1"}]}, {"from":366, "to":406, "details":[{"type":"table", "Width":"1"}]}, {"from":366, "to":374, "details":[{"type":"table", "Width":"1"}]}, {"from":367, "to":408, "details":[{"type":"table", "Width":"1"}]}, {"from":367, "to":373, "details":[{"type":"table", "Width":"1"}]}, {"from":368, "to":410, "details":[{"type":"table", "Width":"1"}]}, {"from":368, "to":372, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":413, "details":[{"type":"table", "Width":"1"}]}, {"from":369, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":370, "to":412, "details":[{"type":"table", "Width":"1"}]}, {"from":370, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":371, "to":372, "details":[{"type":"table", "Width":"1"}]}, {"from":372, "to":373, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":374, "details":[{"type":"table", "Width":"1"}]}, {"from":374, "to":375, "details":[{"type":"table", "Width":"1"}]}, {"from":375, "to":376, "details":[{"type":"table", "Width":"1"}]}, {"from":376, "to":377, "details":[{"type":"table", "Width":"1"}]}, {"from":377, "to":378, "details":[{"type":"table", "Width":"1"}]}, {"from":378, "to":379, "details":[{"type":"table", "Width":"1"}]}, {"from":379, "to":380, "details":[{"type":"table", "Width":"1"}]}, {"from":380, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":381, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":382, "to":383, "details":[{"type":"table", "Width":"1"}]}, {"from":383, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":384, "to":385, "details":[{"type":"table", "Width":"1"}]}, {"from":385, "to":575, "details":[{"type":"table", "Width":"1"}]}, {"from":385, "to":466, "details":[{"type":"table", "Width":"1"}]}, {"from":385, "to":417, "details":[{"type":"table", "Width":"1"}]}, {"from":386, "to":389, "details":[{"type":"table", "Width":"1"}]}, {"from":386, "to":388, "details":[{"type":"table", "Width":"1"}]}, {"from":387, "to":389, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":391, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":390, "details":[{"type":"table", "Width":"1"}]}, {"from":389, "to":391, "details":[{"type":"table", "Width":"32"}]}, {"from":390, "to":393, "details":[{"type":"table", "Width":"1"}]}, {"from":390, "to":392, "details":[{"type":"table", "Width":"1"}]}, {"from":391, "to":393, "details":[{"type":"table", "Width":"32"}]}, {"from":392, "to":395, "details":[{"type":"table", "Width":"1"}]}, {"from":392, "to":394, "details":[{"type":"table", "Width":"1"}]}, {"from":393, "to":395, "details":[{"type":"table", "Width":"32"}]}, {"from":394, "to":397, "details":[{"type":"table", "Width":"1"}]}, {"from":394, "to":396, "details":[{"type":"table", "Width":"1"}]}, {"from":395, "to":397, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":399, "details":[{"type":"table", "Width":"1"}]}, {"from":396, "to":398, "details":[{"type":"table", "Width":"1"}]}, {"from":397, "to":399, "details":[{"type":"table", "Width":"32"}]}, {"from":398, "to":401, "details":[{"type":"table", "Width":"1"}]}, {"from":398, "to":400, "details":[{"type":"table", "Width":"1"}]}, {"from":399, "to":401, "details":[{"type":"table", "Width":"32"}]}, {"from":400, "to":403, "details":[{"type":"table", "Width":"1"}]}, {"from":400, "to":402, "details":[{"type":"table", "Width":"1"}]}, {"from":401, "to":403, "details":[{"type":"table", "Width":"32"}]}, {"from":402, "to":405, "details":[{"type":"table", "Width":"1"}]}, {"from":402, "to":404, "details":[{"type":"table", "Width":"1"}]}, {"from":403, "to":405, "details":[{"type":"table", "Width":"32"}]}, {"from":404, "to":407, "details":[{"type":"table", "Width":"1"}]}, {"from":404, "to":406, "details":[{"type":"table", "Width":"1"}]}, {"from":405, "to":407, "details":[{"type":"table", "Width":"32"}]}, {"from":406, "to":409, "details":[{"type":"table", "Width":"1"}]}, {"from":406, "to":408, "details":[{"type":"table", "Width":"1"}]}, {"from":407, "to":409, "details":[{"type":"table", "Width":"32"}]}, {"from":408, "to":411, "details":[{"type":"table", "Width":"1"}]}, {"from":408, "to":410, "details":[{"type":"table", "Width":"1"}]}, {"from":409, "to":411, "details":[{"type":"table", "Width":"32"}]}, {"from":410, "to":414, "details":[{"type":"table", "Width":"1"}]}, {"from":411, "to":414, "details":[{"type":"table", "Width":"32"}]}, {"from":412, "to":413, "details":[{"type":"table", "Width":"32"}]}, {"from":413, "to":414, "details":[{"type":"table", "Width":"32"}]}, {"from":414, "to":415, "details":[{"type":"table", "Width":"32"}]}, {"from":415, "to":422, "details":[{"type":"table", "Width":"64"}]}, {"from":416, "to":499, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":495, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":491, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":485, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":483, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":479, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":477, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":475, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":471, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":469, "details":[{"type":"table", "Width":"1"}]}, {"from":416, "to":417, "details":[{"type":"table", "Width":"1"}]}, {"from":417, "to":418, "details":[{"type":"table", "Width":"1"}]}, {"from":417, "to":574, "details":[{"type":"table", "Width":"1"}]}, {"from":417, "to":560, "details":[{"type":"table", "Width":"1"}]}, {"from":418, "to":420, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":420, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":460, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":421, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":422, "details":[{"type":"table", "Width":"1"}]}, {"from":422, "to":423, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":425, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":427, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":429, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":431, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":433, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":435, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":437, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":439, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":441, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":443, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":445, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":447, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":449, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":451, "details":[{"type":"table", "Width":"512"}]}, {"from":422, "to":453, "details":[{"type":"table", "Width":"512"}]}, {"from":423, "to":521, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":424, "details":[{"type":"table", "Width":"1"}]}, {"from":424, "to":456, "details":[{"type":"table", "Width":"32"}]}, {"from":425, "to":523, "details":[{"type":"table", "Width":"1"}]}, {"from":425, "to":470, "details":[{"type":"table", "Width":"1"}]}, {"from":425, "to":426, "details":[{"type":"table", "Width":"1"}]}, {"from":426, "to":456, "details":[{"type":"table", "Width":"32"}]}, {"from":427, "to":525, "details":[{"type":"table", "Width":"1"}]}, {"from":427, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":427, "to":428, "details":[{"type":"table", "Width":"1"}]}, {"from":428, "to":456, "details":[{"type":"table", "Width":"32"}]}, {"from":429, "to":528, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":474, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":430, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":456, "details":[{"type":"table", "Width":"32"}]}, {"from":431, "to":530, "details":[{"type":"table", "Width":"1"}]}, {"from":431, "to":476, "details":[{"type":"table", "Width":"1"}]}, {"from":431, "to":432, "details":[{"type":"table", "Width":"1"}]}, {"from":432, "to":457, "details":[{"type":"table", "Width":"32"}]}, {"from":433, "to":532, "details":[{"type":"table", "Width":"1"}]}, {"from":433, "to":478, "details":[{"type":"table", "Width":"1"}]}, {"from":433, "to":434, "details":[{"type":"table", "Width":"1"}]}, {"from":434, "to":457, "details":[{"type":"table", "Width":"32"}]}, {"from":435, "to":534, "details":[{"type":"table", "Width":"1"}]}, {"from":435, "to":480, "details":[{"type":"table", "Width":"1"}]}, {"from":435, "to":436, "details":[{"type":"table", "Width":"1"}]}, {"from":436, "to":457, "details":[{"type":"table", "Width":"32"}]}, {"from":437, "to":537, "details":[{"type":"table", "Width":"1"}]}, {"from":437, "to":482, "details":[{"type":"table", "Width":"1"}]}, {"from":437, "to":438, "details":[{"type":"table", "Width":"1"}]}, {"from":438, "to":457, "details":[{"type":"table", "Width":"32"}]}, {"from":439, "to":539, "details":[{"type":"table", "Width":"1"}]}, {"from":439, "to":484, "details":[{"type":"table", "Width":"1"}]}, {"from":439, "to":440, "details":[{"type":"table", "Width":"1"}]}, {"from":440, "to":458, "details":[{"type":"table", "Width":"32"}]}, {"from":441, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":441, "to":486, "details":[{"type":"table", "Width":"1"}]}, {"from":441, "to":442, "details":[{"type":"table", "Width":"1"}]}, {"from":442, "to":458, "details":[{"type":"table", "Width":"32"}]}, {"from":443, "to":543, "details":[{"type":"table", "Width":"1"}]}, {"from":443, "to":488, "details":[{"type":"table", "Width":"1"}]}, {"from":443, "to":444, "details":[{"type":"table", "Width":"1"}]}, {"from":444, "to":458, "details":[{"type":"table", "Width":"32"}]}, {"from":445, "to":546, "details":[{"type":"table", "Width":"1"}]}, {"from":445, "to":490, "details":[{"type":"table", "Width":"1"}]}, {"from":445, "to":446, "details":[{"type":"table", "Width":"1"}]}, {"from":446, "to":458, "details":[{"type":"table", "Width":"32"}]}, {"from":447, "to":548, "details":[{"type":"table", "Width":"1"}]}, {"from":447, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":447, "to":448, "details":[{"type":"table", "Width":"1"}]}, {"from":448, "to":459, "details":[{"type":"table", "Width":"32"}]}, {"from":449, "to":550, "details":[{"type":"table", "Width":"1"}]}, {"from":449, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":449, "to":450, "details":[{"type":"table", "Width":"1"}]}, {"from":450, "to":459, "details":[{"type":"table", "Width":"32"}]}, {"from":451, "to":552, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":496, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":452, "to":459, "details":[{"type":"table", "Width":"32"}]}, {"from":453, "to":555, "details":[{"type":"table", "Width":"1"}]}, {"from":453, "to":498, "details":[{"type":"table", "Width":"1"}]}, {"from":453, "to":454, "details":[{"type":"table", "Width":"1"}]}, {"from":454, "to":459, "details":[{"type":"table", "Width":"32"}]}, {"from":455, "to":461, "details":[{"type":"table", "Width":"64"}]}, {"from":456, "to":461, "details":[{"type":"table", "Width":"128"}]}, {"from":457, "to":461, "details":[{"type":"table", "Width":"128"}]}, {"from":458, "to":461, "details":[{"type":"table", "Width":"128"}]}, {"from":459, "to":461, "details":[{"type":"table", "Width":"128"}]}, {"from":460, "to":461, "details":[{"type":"table", "Width":"1"}]}, {"from":461, "to":318, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"hash_map", "Max Fanout":"26", "Start Cycle":"2", "Latency":"6"}]}, {"from":463, "to":576, "details":[{"type":"table", "Width":"32"}]}, {"from":463, "to":464, "details":[{"type":"table", "Width":"32"}]}, {"from":464, "to":577, "details":[{"type":"table", "Width":"1"}]}, {"from":465, "to":579, "details":[{"type":"table", "Width":"32"}]}, {"from":466, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":498, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":496, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":490, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":488, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":486, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":484, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":482, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":480, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":478, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":476, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":474, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":470, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":468, "to":469, "details":[{"type":"table", "Width":"1"}]}, {"from":469, "to":500, "details":[{"type":"table", "Width":"1"}]}, {"from":470, "to":471, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":500, "details":[{"type":"table", "Width":"1"}]}, {"from":472, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":473, "to":501, "details":[{"type":"table", "Width":"1"}]}, {"from":474, "to":475, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":501, "details":[{"type":"table", "Width":"1"}]}, {"from":476, "to":477, "details":[{"type":"table", "Width":"1"}]}, {"from":477, "to":502, "details":[{"type":"table", "Width":"1"}]}, {"from":478, "to":479, "details":[{"type":"table", "Width":"1"}]}, {"from":479, "to":502, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":503, "details":[{"type":"table", "Width":"1"}]}, {"from":482, "to":483, "details":[{"type":"table", "Width":"1"}]}, {"from":483, "to":503, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":485, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":504, "details":[{"type":"table", "Width":"1"}]}, {"from":486, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":487, "to":504, "details":[{"type":"table", "Width":"1"}]}, {"from":488, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":489, "to":505, "details":[{"type":"table", "Width":"1"}]}, {"from":490, "to":491, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":505, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":493, "to":506, "details":[{"type":"table", "Width":"1"}]}, {"from":494, "to":495, "details":[{"type":"table", "Width":"1"}]}, {"from":495, "to":506, "details":[{"type":"table", "Width":"1"}]}, {"from":496, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":497, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":498, "to":499, "details":[{"type":"table", "Width":"1"}]}, {"from":499, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":500, "to":508, "details":[{"type":"table", "Width":"1"}]}, {"from":501, "to":508, "details":[{"type":"table", "Width":"1"}]}, {"from":502, "to":509, "details":[{"type":"table", "Width":"1"}]}, {"from":503, "to":509, "details":[{"type":"table", "Width":"1"}]}, {"from":504, "to":510, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":510, "details":[{"type":"table", "Width":"1"}]}, {"from":506, "to":511, "details":[{"type":"table", "Width":"1"}]}, {"from":507, "to":511, "details":[{"type":"table", "Width":"1"}]}, {"from":508, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":509, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":510, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":512, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":514, "to":516, "details":[{"type":"table", "Width":"1"}]}, {"from":515, "to":516, "details":[{"type":"table", "Width":"1"}]}, {"from":516, "to":518, "details":[{"type":"table", "Width":"1"}]}, {"from":517, "to":519, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":519, "details":[{"type":"table", "Width":"1"}]}, {"from":519, "to":520, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":521, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":522, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":523, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":524, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":525, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":526, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":528, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":529, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":530, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":531, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":532, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":533, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":534, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":535, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":537, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":538, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":539, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":540, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":541, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":542, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":543, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":544, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":546, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":547, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":548, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":549, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":550, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":551, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":552, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":553, "details":[{"type":"table", "Width":"512"}]}, {"from":519, "to":555, "details":[{"type":"table", "Width":"512"}]}, {"from":520, "to":527, "details":[{"type":"table", "Width":"32"}]}, {"from":520, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":520, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":520, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":521, "to":556, "details":[{"type":"table", "Width":"32"}]}, {"from":521, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":521, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":521, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":522, "to":527, "details":[{"type":"table", "Width":"32"}]}, {"from":522, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":522, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":522, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":523, "to":556, "details":[{"type":"table", "Width":"32"}]}, {"from":523, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":523, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":523, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":524, "to":527, "details":[{"type":"table", "Width":"32"}]}, {"from":524, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":524, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":524, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":525, "to":556, "details":[{"type":"table", "Width":"32"}]}, {"from":525, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":525, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":525, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":526, "to":527, "details":[{"type":"table", "Width":"32"}]}, {"from":526, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":526, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":526, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":527, "to":561, "details":[{"type":"table", "Width":"512"}]}, {"from":528, "to":556, "details":[{"type":"table", "Width":"32"}]}, {"from":528, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":528, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":528, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":529, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":529, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":529, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":530, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":530, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":530, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":531, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":531, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":531, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":532, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":532, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":532, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":533, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":533, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":533, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":534, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":534, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":534, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":535, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":535, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":535, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":536, "to":565, "details":[{"type":"table", "Width":"512"}]}, {"from":537, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":537, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":537, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":538, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":538, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":539, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":539, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":540, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":540, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":541, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":541, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":542, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":542, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":543, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":543, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":544, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":544, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":545, "to":567, "details":[{"type":"table", "Width":"512"}]}, {"from":546, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":546, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":547, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":548, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":549, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":550, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":551, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":553, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":554, "to":569, "details":[{"type":"table", "Width":"512"}]}, {"from":555, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"512"}]}, {"from":557, "to":565, "details":[{"type":"table", "Width":"512"}]}, {"from":558, "to":567, "details":[{"type":"table", "Width":"512"}]}, {"from":559, "to":569, "details":[{"type":"table", "Width":"512"}]}, {"from":560, "to":562, "details":[{"type":"table", "Width":"1"}]}, {"from":561, "to":572, "details":[{"type":"table", "Width":"512"}]}, {"from":562, "to":564, "details":[{"type":"table", "Width":"1"}]}, {"from":563, "to":564, "details":[{"type":"table", "Width":"1"}]}, {"from":564, "to":571, "details":[{"type":"table", "Width":"1"}]}, {"from":565, "to":566, "details":[{"type":"table", "Width":"512"}]}, {"from":566, "to":572, "details":[{"type":"table", "Width":"512"}]}, {"from":567, "to":568, "details":[{"type":"table", "Width":"512"}]}, {"from":568, "to":572, "details":[{"type":"table", "Width":"512"}]}, {"from":569, "to":570, "details":[{"type":"table", "Width":"512"}]}, {"from":570, "to":572, "details":[{"type":"table", "Width":"512"}]}, {"from":571, "to":572, "details":[{"type":"table", "Width":"1"}]}, {"from":572, "to":517, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"count_map", "Max Fanout":"26", "Start Cycle":"6", "Latency":"6"}]}, {"from":574, "to":575, "details":[{"type":"table", "Width":"1"}]}, {"from":575, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":575, "to":576, "details":[{"type":"table", "Width":"1"}]}, {"from":575, "to":581, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":579, "details":[{"type":"table", "Width":"32"}]}, {"from":577, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":578, "to":579, "details":[{"type":"table", "Width":"1"}]}, {"from":579, "to":315, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'hash_key\'", "Max Fanout":"26", "Start Cycle":"2", "Latency":"3"}]}, {"from":580, "to":581, "details":[{"type":"table", "Width":"1"}]}, {"from":581, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":581, "to":582, "details":[{"type":"table", "Width":"1"}]}, {"from":581, "to":302, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":315, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":308, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":594, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":596, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":306, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":598, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":600, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":602, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":604, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":606, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":588, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":590, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":313, "details":[{"type":"table", "Width":"1"}]}, {"from":582, "to":302, "details":[{"type":"table", "Width":"1"}]}, {"from":588, "to":588, "details":[{"type":"table", "Width":"32"}]}, {"from":588, "to":593, "details":[{"type":"table", "Width":"32"}]}, {"from":590, "to":590, "details":[{"type":"table", "Width":"1"}]}, {"from":590, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":592, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":593, "to":302, "details":[{"type":"table", "Width":"1"}]}, {"from":594, "to":594, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"0"}]}, {"from":596, "to":596, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"1", "Latency":"6"}]}, {"from":596, "to":302, "details":[{"type":"table", "Width":"1"}]}, {"from":598, "to":598, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"1", "Latency":"3"}]}, {"from":598, "to":302, "details":[{"type":"table", "Width":"32"}]}, {"from":600, "to":600, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"0"}]}, {"from":602, "to":602, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"0"}]}, {"from":604, "to":604, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"0"}]}, {"from":606, "to":606, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"26", "Start Cycle":"4", "Latency":"6"}]}, {"from":606, "to":302, "details":[{"type":"table", "Width":"1"}]}]}, "81":{"nodes":[{"name":"Loop Orch", "id":608, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"Exit", "id":609, "subtype":"exit", "start":"6.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1176", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":610, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":611, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"Loop Orch", "id":612, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"Loop Orch", "id":613, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"Loop Orch", "id":614, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"\'i\'", "id":616, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"<<", "id":617, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":315}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":618, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":619, "subtype":"load/store", "start":"4.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"arg_hashVec_d", "id":620, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":621, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":622, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":623, "subtype":"load/store", "start":"4.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"arg_countVec_d", "id":624, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":625, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":626, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"Loop Orch", "id":628, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}], "links":[{"from":608, "to":609, "details":[{"type":"table", "Width":"1"}]}, {"from":608, "to":623, "details":[{"type":"table", "Width":"1"}]}, {"from":608, "to":619, "details":[{"type":"table", "Width":"1"}]}, {"from":611, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":613, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":616, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":616, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":628, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":609, "details":[{"type":"table", "Width":"1"}]}, {"from":613, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":613, "to":608, "details":[{"type":"table", "Width":"1"}]}, {"from":614, "to":613, "details":[{"type":"table", "Width":"1"}]}, {"from":616, "to":626, "details":[{"type":"table", "Width":"64"}]}, {"from":616, "to":622, "details":[{"type":"table", "Width":"64"}]}, {"from":616, "to":618, "details":[{"type":"table", "Width":"64"}]}, {"from":616, "to":617, "details":[{"type":"table", "Width":"64"}]}, {"from":617, "to":625, "details":[{"type":"table", "Width":"32"}]}, {"from":617, "to":621, "details":[{"type":"table", "Width":"32"}]}, {"from":618, "to":619, "details":[{"type":"table", "Width":"64"}]}, {"from":619, "to":609, "details":[{"type":"table", "Width":"512"}]}, {"from":620, "to":621, "details":[{"type":"table", "Width":"64"}]}, {"from":622, "to":623, "details":[{"type":"table", "Width":"64"}]}, {"from":623, "to":609, "details":[{"type":"table", "Width":"512"}]}, {"from":624, "to":625, "details":[{"type":"table", "Width":"64"}]}, {"from":626, "to":616, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"6", "Start Cycle":"1", "Latency":"3"}]}, {"from":628, "to":609, "details":[{"type":"table", "Width":"1"}]}]}, "85":{"nodes":[{"name":"Exit", "id":629, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":630, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":631, "subtype":"load/store", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":199}]], "type":"inst"}, {"name":"ST", "id":632, "subtype":"load/store", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":200}]], "type":"inst"}, {"name":"ST", "id":633, "subtype":"load/store", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"8192 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":216}]], "type":"inst"}, {"name":"arg_iterations", "id":634, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":635, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_iterations", "id":636, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":637, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_iterations", "id":638, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Select", "id":639, "subtype":"select", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":640, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":641, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":642, "subtype":"ffwdSource", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":643, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}], "links":[{"from":634, "to":635, "details":[{"type":"table", "Width":"64"}]}, {"from":635, "to":642, "details":[{"type":"table", "Width":"1"}]}, {"from":636, "to":637, "details":[{"type":"table", "Width":"64"}]}, {"from":637, "to":639, "details":[{"type":"table", "Width":"1"}]}, {"from":638, "to":639, "details":[{"type":"table", "Width":"64"}]}, {"from":639, "to":640, "details":[{"type":"table", "Width":"64"}]}, {"from":640, "to":641, "details":[{"type":"table", "Width":"64"}]}, {"from":641, "to":643, "details":[{"type":"table", "Width":"65"}]}]}};
var treeJSON={"nodes":[{"name":"kernelV4", "id":1, "type":"kernel", "children":[{"name":"kernelV4.B0", "id":2, "type":"bb"}, {"name":"16X Partially unrolled kernelV4.B1", "id":3, "type":"bb", "children":[{"name":"Cluster 0", "id":16, "type":"cluster"}]}, {"name":"kernelV4.B2", "id":4, "type":"bb"}, {"name":"kernelV4.B3", "id":5, "type":"bb", "children":[{"name":"Cluster 1", "id":17, "type":"cluster"}, {"name":"Cluster 2", "id":23, "type":"cluster"}]}, {"name":"kernelV4.B4", "id":6, "type":"bb"}, {"name":"kernelV4.B5", "id":7, "type":"bb", "children":[{"name":"Cluster 3", "id":29, "type":"cluster"}]}, {"name":"kernelV4.B6", "id":8, "type":"bb", "children":[{"name":"Cluster 4", "id":34, "type":"cluster"}]}, {"name":"kernelV4.B7", "id":9, "type":"bb", "children":[{"name":"Cluster 5", "id":48, "type":"cluster"}]}, {"name":"kernelV4.B8", "id":10, "type":"bb", "children":[{"name":"Cluster 6", "id":76, "type":"cluster"}]}, {"name":"kernelV4.B9", "id":11, "type":"bb"}, {"name":"kernelV4.B10", "id":12, "type":"bb", "children":[{"name":"Cluster 7", "id":81, "type":"cluster"}]}, {"name":"kernelV4.B11", "id":13, "type":"bb"}, {"name":"kernelV4.B12", "id":14, "type":"bb", "children":[{"name":"Cluster 8", "id":85, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"kernelV4", "id":710, "type":"kernel", "children":[{"name":"On-chip Memory", "id":711, "type":"memtype", "children":[{"name":"hash_map", "id":712, "brief":"Implemented size:4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word) | Memory Usage:256 RAMs | Number of banks:2 | Bank width (word size):256 bytes | Bank depth:8 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"159"}]}], "Requested size":"3328 bytes", "Implemented size":"4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word)", "Memory Usage":"256 RAMs", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 128 RAMs to 256 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Number of banks":"2", "Bank width (word size)":"256 bytes", "Bank depth":"8 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory(BLOCK_RAM)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":159}]], "type":"memsys", "children":[{"name":"Bank 0", "id":721, "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)", "details":[{"type":"table", "Memory Usage":"128 RAMs", "Bank width":"256 bytes", "Bank depth":"8 words", "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)", "Number of active ports":"2", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":159}]], "type":"bank", "children":[{"name":"Replicate 0", "id":722, "padding":"1", "depth":"8", "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs", "details":[{"type":"table", "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)", "Memory Usage":"128 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":159}]], "type":"replicate", "children":[{"name":"RW", "id":723, "type":"port"}, {"name":"W", "id":725, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"256 bytes", "Depth per copy (including padding)":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":727, "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)", "details":[{"type":"table", "Memory Usage":"128 RAMs", "Bank width":"256 bytes", "Bank depth":"8 words", "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)", "Number of active ports":"2", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":159}]], "type":"bank", "children":[{"name":"Replicate 0", "id":728, "padding":"1", "depth":"8", "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs", "details":[{"type":"table", "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)", "Memory Usage":"128 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":159}]], "type":"replicate", "children":[{"name":"RW", "id":729, "type":"port"}, {"name":"W", "id":731, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"256 bytes", "Depth per copy (including padding)":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hash_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"count_map", "id":733, "brief":"Implemented size:4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word) | Memory Usage:256 RAMs | Number of banks:2 | Bank width (word size):256 bytes | Bank depth:8 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"160"}]}], "Requested size":"3328 bytes", "Implemented size":"4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word)", "Memory Usage":"256 RAMs", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 128 RAMs to 256 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Number of banks":"2", "Bank width (word size)":"256 bytes", "Bank depth":"8 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory(BLOCK_RAM)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":160}]], "type":"memsys", "children":[{"name":"Bank 0", "id":742, "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)", "details":[{"type":"table", "Memory Usage":"128 RAMs", "Bank width":"256 bytes", "Bank depth":"8 words", "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)", "Number of active ports":"2", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":160}]], "type":"bank", "children":[{"name":"Replicate 0", "id":743, "padding":"1", "depth":"8", "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs", "details":[{"type":"table", "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)", "Memory Usage":"128 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":160}]], "type":"replicate", "children":[{"name":"RW", "id":744, "type":"port"}, {"name":"W", "id":746, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"256 bytes", "Depth per copy (including padding)":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":748, "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)", "details":[{"type":"table", "Memory Usage":"128 RAMs", "Bank width":"256 bytes", "Bank depth":"8 words", "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)", "Number of active ports":"2", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":160}]], "type":"bank", "children":[{"name":"Replicate 0", "id":749, "padding":"1", "depth":"8", "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs", "details":[{"type":"table", "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)", "Memory Usage":"128 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of write ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":160}]], "type":"replicate", "children":[{"name":"RW", "id":750, "type":"port"}, {"name":"W", "id":752, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"256 bytes", "Depth per copy (including padding)":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'count_map\' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"masks._M_elems", "id":754, "brief":"Implemented size:1024 bytes = (1 word per bank) x (1024 bytes per word) | Memory Usage:410 MLABs | Number of banks:1 | Bank width (word size):1024 bytes | Bank depth:1 word | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"215"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes = (1 word per bank) x (1024 bytes per word)", "Memory Usage":"410 MLABs", "Number of banks":"1", "Bank width (word size)":"1024 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'masks._M_elems\' occupies memory words [0-0] and has 16 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"memsys", "children":[{"name":"Bank 0", "id":757, "brief":"Memory Usage:410 MLABs | Bank width:1024 bytes | Bank depth:1 word | Implemented bank size:1024 bytes = (1 word) x (1024 bytes per word)", "details":[{"type":"table", "Memory Usage":"410 MLABs", "Bank width":"1024 bytes", "Bank depth":"1 word", "Implemented bank size":"1024 bytes = (1 word) x (1024 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'masks._M_elems\' occupies memory words [0-0] and has 16 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"bank", "children":[{"name":"Replicate 0", "id":758, "padding":"0", "depth":"1", "brief":"Implemented size:1024 bytes = (1 word) x (1024 bytes per word) | Memory Usage:410 MLABs", "details":[{"type":"table", "Implemented size":"1024 bytes = (1 word) x (1024 bytes per word)", "Memory Usage":"410 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'masks._M_elems\' occupies memory words [0-0] and has 16 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"replicate", "children":[{"name":"R", "id":759, "type":"port"}, {"name":"W", "id":760, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bytes", "Depth per copy (including padding)":"1 word", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'masks._M_elems\' occupies memory words [0-0] and has 16 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}]}}]}]}, {"name":"workingData", "id":761, "brief":"Implemented size:6144 bytes = (6 private copies) x (1 word per bank) x (1024 bytes per word) | Memory Usage:410 MLABs | Number of banks:1 | Bank width (word size):1024 bytes | Bank depth:1 word | Number of replicates:1 | Number of private copies:6 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"247"}]}], "Requested size":"1024 bytes", "Implemented size":"6144 bytes = (6 private copies) x (1 word per bank) x (1024 bytes per word)", "Memory Usage":"410 MLABs", "Number of banks":"1", "Bank width (word size)":"1024 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"6", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'workingData\' occupies memory words [0-0] and has 1 array element per memory word."}, {"type":"text", "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)", "links":[{"filename":"kernel.cpp", "line":"236"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":247}]], "type":"memsys", "children":[{"name":"Bank 0", "id":764, "brief":"Memory Usage:410 MLABs | Bank width:1024 bytes | Bank depth:1 word | Implemented bank size:6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word)", "details":[{"type":"table", "Memory Usage":"410 MLABs", "Bank width":"1024 bytes", "Bank depth":"1 word", "Implemented bank size":"6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'workingData\' occupies memory words [0-0] and has 1 array element per memory word."}, {"type":"text", "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)", "links":[{"filename":"kernel.cpp", "line":"236"}]}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":247}]], "type":"bank", "children":[{"name":"Replicate 0", "id":765, "padding":"0", "depth":"1", "brief":"Implemented size:6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word) | Memory Usage:410 MLABs", "details":[{"type":"table", "Implemented size":"6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word)", "Memory Usage":"410 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'workingData\' occupies memory words [0-0] and has 1 array element per memory word."}, {"type":"text", "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)", "links":[{"filename":"kernel.cpp", "line":"236"}]}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":247}]], "type":"replicate", "children":[{"name":"R", "id":766, "type":"port"}, {"name":"W", "id":767, "type":"port"}], "copies":{"num":6, "details":[{"type":"table", "Width":"1024 bytes", "Depth per copy (including padding)":"1 word", "Number of private copies":"6", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'workingData\' occupies memory words [0-0] and has 1 array element per memory word."}, {"type":"text", "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)", "links":[{"filename":"kernel.cpp", "line":"236"}]}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 5: </td><td>1</td><td>0</td><td>1</td></tr></table>"}]}}]}]}, {"name":"oneMask.elements._M_elems[5] (inline#0)", "id":768, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[10] (inline#1)", "id":769, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[6] (inline#2)", "id":770, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[4] (inline#3)", "id":771, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[9] (inline#4)", "id":772, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[3] (inline#5)", "id":773, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[2] (inline#6)", "id":774, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[15] (inline#7)", "id":775, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[14] (inline#8)", "id":776, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[1] (inline#9)", "id":777, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[13] (inline#10)", "id":778, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[0] (inline#11)", "id":779, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[12] (inline#12)", "id":780, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[8] (inline#13)", "id":781, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[11] (inline#14)", "id":782, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[7] (inline#15)", "id":783, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"139"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[14] (inline#0)", "id":784, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[13] (inline#1)", "id":785, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[8] (inline#2)", "id":786, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[12] (inline#3)", "id":787, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[7] (inline#4)", "id":788, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[11] (inline#5)", "id":789, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[10] (inline#6)", "id":790, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[2] (inline#7)", "id":791, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[3] (inline#8)", "id":792, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[6] (inline#9)", "id":793, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[4] (inline#10)", "id":794, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[1] (inline#11)", "id":795, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[9] (inline#12)", "id":796, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[5] (inline#13)", "id":797, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[0] (inline#14)", "id":798, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[15] (inline#15)", "id":799, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"140"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":140}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[2] (inline#0)", "id":800, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[15] (inline#1)", "id":801, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[3] (inline#2)", "id":802, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[14] (inline#3)", "id":803, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[0] (inline#4)", "id":804, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[1] (inline#5)", "id":805, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[13] (inline#6)", "id":806, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[7] (inline#7)", "id":807, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[12] (inline#8)", "id":808, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[8] (inline#9)", "id":809, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[11] (inline#10)", "id":810, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[5] (inline#11)", "id":811, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[10] (inline#12)", "id":812, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[4] (inline#13)", "id":813, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[6] (inline#14)", "id":814, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[9] (inline#15)", "id":815, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"188"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":188}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[3] (inline#0)", "id":816, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[12] (inline#1)", "id":817, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[4] (inline#2)", "id":818, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[13] (inline#3)", "id":819, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[1] (inline#4)", "id":820, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[10] (inline#5)", "id":821, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[2] (inline#6)", "id":822, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[11] (inline#7)", "id":823, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[8] (inline#8)", "id":824, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[0] (inline#9)", "id":825, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[9] (inline#10)", "id":826, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[14] (inline#11)", "id":827, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[5] (inline#12)", "id":828, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[6] (inline#13)", "id":829, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[7] (inline#14)", "id":830, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"value_bigger_distinctValues_mask.elements._M_elems[15] (inline#15)", "id":831, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"190"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":190}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[57] (inline#0)", "id":832, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[61] (inline#1)", "id":833, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[26] (inline#2)", "id":834, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[1] (inline#3)", "id":835, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[34] (inline#4)", "id":836, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[44] (inline#5)", "id":837, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[14] (inline#6)", "id":838, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[13] (inline#7)", "id":839, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[52] (inline#8)", "id":840, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[60] (inline#9)", "id":841, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[0] (inline#10)", "id":842, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[27] (inline#11)", "id":843, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[43] (inline#12)", "id":844, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[35] (inline#13)", "id":845, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[51] (inline#14)", "id":846, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[19] (inline#15)", "id":847, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[7] (inline#16)", "id":848, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[63] (inline#17)", "id":849, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[28] (inline#18)", "id":850, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[54] (inline#19)", "id":851, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[8] (inline#20)", "id":852, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[16] (inline#21)", "id":853, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[46] (inline#22)", "id":854, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[36] (inline#23)", "id":855, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[29] (inline#24)", "id":856, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[20] (inline#25)", "id":857, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[62] (inline#26)", "id":858, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[6] (inline#27)", "id":859, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[45] (inline#28)", "id":860, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[37] (inline#29)", "id":861, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[15] (inline#30)", "id":862, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[10] (inline#31)", "id":863, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[5] (inline#32)", "id":864, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[39] (inline#33)", "id":865, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[48] (inline#34)", "id":866, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[53] (inline#35)", "id":867, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[30] (inline#36)", "id":868, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[18] (inline#37)", "id":869, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[21] (inline#38)", "id":870, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[56] (inline#39)", "id":871, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[4] (inline#40)", "id":872, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[38] (inline#41)", "id":873, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[47] (inline#42)", "id":874, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[31] (inline#43)", "id":875, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[9] (inline#44)", "id":876, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[22] (inline#45)", "id":877, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[17] (inline#46)", "id":878, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[55] (inline#47)", "id":879, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[59] (inline#48)", "id":880, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[32] (inline#49)", "id":881, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[3] (inline#50)", "id":882, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[23] (inline#51)", "id":883, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[12] (inline#52)", "id":884, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[42] (inline#53)", "id":885, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[40] (inline#54)", "id":886, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[49] (inline#55)", "id":887, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[58] (inline#56)", "id":888, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[50] (inline#57)", "id":889, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[25] (inline#58)", "id":890, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[2] (inline#59)", "id":891, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[24] (inline#60)", "id":892, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[33] (inline#61)", "id":893, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[11] (inline#62)", "id":894, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"dataVec.elements._M_elems[41] (inline#63)", "id":895, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"232"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":232}]], "type":"reg"}, {"name":"tmp_workingData.elements._M_elems", "id":896, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"259"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":259}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[12] (inline#0)", "id":897, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[7] (inline#1)", "id":898, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[11] (inline#2)", "id":899, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[13] (inline#3)", "id":900, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[8] (inline#4)", "id":901, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[0] (inline#5)", "id":902, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[5] (inline#6)", "id":903, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[9] (inline#7)", "id":904, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[6] (inline#8)", "id":905, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[10] (inline#9)", "id":906, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[3] (inline#10)", "id":907, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[4] (inline#11)", "id":908, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[14] (inline#12)", "id":909, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[1] (inline#13)", "id":910, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[15] (inline#14)", "id":911, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[2] (inline#15)", "id":912, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"270"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[3] (inline#0)", "id":913, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[13] (inline#1)", "id":914, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[2] (inline#2)", "id":915, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[14] (inline#3)", "id":916, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[10] (inline#4)", "id":917, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[5] (inline#5)", "id":918, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[11] (inline#6)", "id":919, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[4] (inline#7)", "id":920, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[12] (inline#8)", "id":921, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[7] (inline#9)", "id":922, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[6] (inline#10)", "id":923, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[1] (inline#11)", "id":924, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[9] (inline#12)", "id":925, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[15] (inline#13)", "id":926, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[0] (inline#14)", "id":927, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[8] (inline#15)", "id":928, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":275}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[0] (inline#0)", "id":929, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[1] (inline#1)", "id":930, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[15] (inline#2)", "id":931, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[9] (inline#3)", "id":932, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[14] (inline#4)", "id":933, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[6] (inline#5)", "id":934, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[10] (inline#6)", "id":935, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[5] (inline#7)", "id":936, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[7] (inline#8)", "id":937, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[11] (inline#9)", "id":938, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[4] (inline#10)", "id":939, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[12] (inline#11)", "id":940, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[8] (inline#12)", "id":941, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[3] (inline#13)", "id":942, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[2] (inline#14)", "id":943, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[13] (inline#15)", "id":944, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":284}]], "type":"reg"}]}, {"name":"Load", "id":713, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hash_map | Start cycle:5 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hash_map", "Start cycle":"5", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"413"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"275"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Load", "id":714, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hash_map | Start cycle:4 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hash_map", "Start cycle":"4", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"502"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"315"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"Store", "id":715, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hash_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"171"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Store", "id":716, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hash_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"171"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Store", "id":717, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hash_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"171"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Store", "id":718, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hash_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"171"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Store", "id":719, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:7 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hash_map", "Start cycle":"7", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"289"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Store", "id":720, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:3 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hash_map", "Start cycle":"3", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"199"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":199}]], "type":"inst"}, {"name":"SHARE", "id":724, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":726, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":730, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":732, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":734, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:count_map | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"count_map", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"481"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"291"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Load", "id":735, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:count_map | Start cycle:4 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"count_map", "Start cycle":"4", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"502"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"316"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"Store", "id":736, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"count_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"172"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Store", "id":737, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"count_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"172"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Store", "id":738, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"count_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"172"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Store", "id":739, "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"2048 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"count_map", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"172"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Store", "id":740, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:11 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"count_map", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"291"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"Store", "id":741, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:3 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"count_map", "Start cycle":"3", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"200"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":200}]], "type":"inst"}, {"name":"SHARE", "id":745, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":747, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":751, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":753, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":755, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:masks._M_elems | Start cycle:6 | Latency:1", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"masks._M_elems", "Start cycle":"6", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"289"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Store", "id":756, "brief":"Width:8192 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:masks._M_elems | Start cycle:1 | Latency:1", "details":[{"type":"table", "Width":"8192 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"masks._M_elems", "Start cycle":"1", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"216"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":216}]], "type":"inst"}, {"name":"Load", "id":762, "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:workingData | Start cycle:4 | Latency:4", "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"workingData", "Start cycle":"4", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"259"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":259}]], "type":"inst"}, {"name":"Store", "id":763, "brief":"Width:8192 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:workingData | Start cycle:850 | Latency:1", "details":[{"type":"table", "Width":"8192 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"workingData", "Start cycle":"850", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"247"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":247}]], "type":"inst"}]}], "links":[{"from":723, "to":724}, {"from":724, "to":723}, {"from":724, "to":713}, {"from":724, "to":714}, {"from":717, "to":724}, {"from":726, "to":725}, {"from":715, "to":726}, {"from":719, "to":726}, {"from":720, "to":726}, {"from":729, "to":730}, {"from":730, "to":729}, {"from":730, "to":713}, {"from":730, "to":714}, {"from":718, "to":730}, {"from":732, "to":731}, {"from":716, "to":732}, {"from":719, "to":732}, {"from":744, "to":745}, {"from":745, "to":744}, {"from":745, "to":734}, {"from":745, "to":735}, {"from":738, "to":745}, {"from":747, "to":746}, {"from":736, "to":747}, {"from":740, "to":747}, {"from":741, "to":747}, {"from":750, "to":751}, {"from":751, "to":750}, {"from":751, "to":734}, {"from":751, "to":735}, {"from":739, "to":751}, {"from":753, "to":752}, {"from":737, "to":753}, {"from":740, "to":753}, {"from":759, "to":755}, {"from":756, "to":760}, {"from":766, "to":762}, {"from":763, "to":767}]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Feedback", "id":15, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"inst"}], "links":[]}, "3":{"nodes":[{"name":"Cluster 0", "id":16, "start":"0.00", "end":"13.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv4s_c0_enter11_zts8kernelv4_90_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"Logic", "id":683, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":684, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":683, "to":684}]}, "4":{"nodes":[], "links":[]}, "5":{"nodes":[{"name":"Capacity FIFO", "id":687, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"839", "FIFO Width":"0"}]}, {"name":"Cluster 1", "id":17, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body18_i_zts8kernelv4s_c0_enter23310_zts8kernelv4_548_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":685, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":686, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":23, "start":"849.00", "end":"855.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body18_i_zts8kernelv4s_c1_enter_zts8kernelv4_548_9gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"849", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":688, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"849", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":689, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"851", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"workingData", "id":18, "start":"848.00", "end":"849.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"workingData", "Max Fanout":"1", "Start Cycle":"848", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"inst"}, {"name":"LD", "id":19, "start":"9.00", "end":"849.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":20, "start":"9.00", "end":"849.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":21, "start":"9.00", "end":"849.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":22, "start":"9.00", "end":"849.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}], "links":[{"from":685, "to":686}, {"from":685, "to":687}, {"from":688, "to":689}, {"from":18, "to":688, "details":[{"type":"table", "Width":"10"}]}, {"from":687, "to":18}, {"from":19, "to":688, "details":[{"type":"table", "Width":"512"}]}, {"from":686, "to":19, "details":[{"type":"table", "Width":"320"}]}, {"from":20, "to":688, "details":[{"type":"table", "Width":"512"}]}, {"from":686, "to":20, "details":[{"type":"table", "Width":"320"}]}, {"from":21, "to":688, "details":[{"type":"table", "Width":"512"}]}, {"from":686, "to":21, "details":[{"type":"table", "Width":"320"}]}, {"from":22, "to":688, "details":[{"type":"table", "Width":"512"}]}, {"from":686, "to":22, "details":[{"type":"table", "Width":"320"}]}]}, "6":{"nodes":[{"name":"Input", "id":24, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernelV4.B6", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":25, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"workingData", "Feedback FIFO Depth":"6", "Feedback FIFO Width":"16", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"inst"}], "links":[]}, "7":{"nodes":[{"name":"Cluster 3", "id":29, "start":"0.00", "end":"13.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body51_i_zts8kernelv4s_c0_enter24112_zts8kernelv4_1167_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"Logic", "id":690, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":691, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"736", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":26, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernelV4.B6, kernelV4.B3", "Max Fanout":"0"}], "type":"inst"}, {"name":"wg.limiter.enter", "id":30, "start":"13.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}], "links":[{"from":690, "to":691}, {"from":26, "to":690, "details":[{"type":"table", "Width":"1"}]}, {"from":26, "to":690, "details":[{"type":"table", "Width":"64"}]}, {"from":26, "to":690, "details":[{"type":"table", "Width":"1"}]}, {"from":691, "to":30, "details":[{"type":"table", "Width":"736"}]}]}, "8":{"nodes":[{"name":"Cluster 4", "id":34, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup56_i_zts8kernelv4s_c0_enter267_zts8kernelv4_1526_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":692, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":693, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Input", "id":31, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernelV4.B9", "Max Fanout":"0"}], "type":"inst"}], "links":[{"from":692, "to":693}, {"from":31, "to":692, "details":[{"type":"table", "Width":"32"}]}]}, "9":{"nodes":[{"name":"Cluster 5", "id":48, "start":"0.00", "end":"19.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body57_i_zts8kernelv4s_c0_enter27413_zts8kernelv4_1587_14", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"Logic", "id":694, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":695, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1520", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":35, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernelV4.B5, kernelV4.B9", "Max Fanout":"0"}], "type":"inst"}], "links":[{"from":694, "to":695}, {"from":35, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"64"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"32"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"64"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"32"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"224"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"256"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"32"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":35, "to":694, "details":[{"type":"table", "Width":"1"}]}]}, "10":{"nodes":[{"name":"Cluster 6", "id":76, "start":"0.00", "end":"16.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv4s_c0_enter32014_zts8kernelv4_2017_28", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"16"}], "type":"cluster", "children":[{"name":"Logic", "id":696, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"12"}], "type":"inst"}, {"name":"Exit", "id":697, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"832", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":49, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernelV4.B8, kernelV4.B7", "Max Fanout":"0"}], "type":"inst"}], "links":[{"from":696, "to":697}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"64"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"64"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"224"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"256"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"224"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"256"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"64"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":696, "details":[{"type":"table", "Width":"32"}]}]}, "11":{"nodes":[{"name":"Input", "id":77, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernelV4.B8", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "12":{"nodes":[{"name":"Cluster 7", "id":81, "start":"0.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body123_i_zts8kernelv4s_c0_enter3759_zts8kernelv4_3256_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"Logic", "id":698, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":699, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1176", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":82, "start":"10.00", "end":"12.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"10", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"ST", "id":83, "start":"10.00", "end":"12.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"3", "Start Cycle":"10", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}], "links":[{"from":698, "to":699}, {"from":699, "to":82, "details":[{"type":"table", "Width":"1176"}]}, {"from":699, "to":83, "details":[{"type":"table", "Width":"1176"}]}]}, "13":{"nodes":[{"name":"Feedback", "id":84, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1104}]], "type":"inst"}], "links":[]}, "14":{"nodes":[{"name":"Cluster 8", "id":85, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv4s_c0_enter390_zts8kernelv4_3625_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":700, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":701, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":700, "to":701}]}};
var scheduleJSON={"1":{"nodes":[{"name":"kernelV4.B0", "id":2, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":15, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":139}]], "type":"inst"}]}, {"name":"16X Partially unrolled kernelV4.B1", "id":3, "start":"2", "end":"15", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":16, "start":"2", "end":"15", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv4s_c0_enter11_zts8kernelv4_90_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"\'i\'", "id":94, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":95, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":96, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Or", "id":99, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Or", "Constant Operand":"4 (0x4)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":100, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":102, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":159, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":160, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":161, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":104, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"bit.shuffle", "id":106, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"11", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":105, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":158, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":162, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":101, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":103, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Or", "id":111, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Or", "Constant Operand":"8 (0x8)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":112, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"8", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"And", "id":114, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":115, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":116, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":156, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":120, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":121, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":154, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":157, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":163, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":164, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":118, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":119, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":155, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":165, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":166, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":125, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":122, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"bit.shuffle", "id":124, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"11", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":123, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":113, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":117, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Or", "id":130, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Or", "Constant Operand":"12 (0xC)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":131, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"And", "id":133, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":134, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":135, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":152, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":139, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":140, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":150, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":153, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":167, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":168, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":137, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Xor", "id":138, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":151, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":169, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":170, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":143, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":141, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"bit.shuffle", "id":142, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"11", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":132, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":136, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"20", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"+", "id":148, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":149, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":171, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":97, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"ST", "id":98, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Or", "id":107, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":108, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Or", "id":109, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":110, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Or", "id":126, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":127, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Or", "id":128, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":129, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Or", "id":144, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":145, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":171}]], "type":"inst"}, {"name":"Or", "id":146, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"ST", "id":147, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"2048 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":172}]], "type":"inst"}, {"name":"Exit", "id":87, "start":"11", "end":"15", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV4.B12", "id":14, "start":"15", "end":"23", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 8", "id":85, "start":"15", "end":"23", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv4s_c0_enter390_zts8kernelv4_3625_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"ST", "id":631, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":199}]], "type":"inst"}, {"name":"ST", "id":632, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":200}]], "type":"inst"}, {"name":"ST", "id":633, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"Store", "Width":"8192 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":216}]], "type":"inst"}, {"name":"arg_iterations", "id":634, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":635, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":642, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_iterations", "id":636, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":637, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_iterations", "id":638, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Select", "id":639, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":640, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":641, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":643, "start":"15", "end":"19", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Exit", "id":629, "start":"19", "end":"23", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV4.B3", "id":5, "start":"23", "end":"878", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"workingData", "id":18, "start":"871", "end":"872", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"workingData", "Max Fanout":"1", "Start Cycle":"848", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"inst"}, {"name":"Cluster 1", "id":17, "start":"23", "end":"32", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body18_i_zts8kernelv4s_c0_enter23310_zts8kernelv4_548_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":183, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Global variable", "id":185, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"bit.shuffle", "id":198, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":194, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":190, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":186, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"+", "id":205, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"FFwd Dest", "id":182, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Select", "id":184, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":203, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_arr_d", "id":187, "start":"23", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":188, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":189, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_arr_d", "id":191, "start":"23", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":192, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":193, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_arr_d", "id":195, "start":"23", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":196, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":197, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"arg_arr_d", "id":199, "start":"23", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":200, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":201, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Exit", "id":175, "start":"28", "end":"32", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":22, "start":"32", "end":"872", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":21, "start":"32", "end":"872", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":20, "start":"32", "end":"872", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":19, "start":"32", "end":"872", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"840"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"Cluster 2", "id":23, "start":"872", "end":"878", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body18_i_zts8kernelv4s_c1_enter_zts8kernelv4_548_9gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"849", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":210, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"850", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"ST", "id":211, "start":"873", "end":"874", "details":[{"type":"table", "Instruction":"Store", "Width":"8192 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"850", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":247}]], "type":"inst"}, {"name":"Exit", "id":208, "start":"874", "end":"878", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"851", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV4.B5", "id":7, "start":"878", "end":"892", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":29, "start":"878", "end":"891", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body51_i_zts8kernelv4s_c0_enter24112_zts8kernelv4_1167_4gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"workingData", "id":222, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"workingData", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":223, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":246, "start":"883", "end":"883", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":220, "start":"886", "end":"887", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"+", "id":221, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"workingData", "id":225, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"workingData", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":224, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":226, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"LD", "id":227, "start":"882", "end":"887", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"4", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":259}]], "type":"inst"}, {"name":">>", "id":237, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":238, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":239, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":234, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":235, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":236, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":231, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":232, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":233, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":228, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":229, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":230, "start":"887", "end":"887", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"96 (0x60)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":240, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":245, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"3-bit Integer Add", "Constant Operand":"-1 (0x7)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Exit", "id":213, "start":"887", "end":"891", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"736", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"wg.limiter.enter", "id":30, "start":"891", "end":"892", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}]}, {"name":"kernelV4.B7", "id":9, "start":"892", "end":"911", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":48, "start":"892", "end":"911", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body57_i_zts8kernelv4s_c0_enter27413_zts8kernelv4_1587_14", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"\'p\'", "id":263, "start":"896", "end":"896", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'p\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"And", "id":264, "start":"896", "end":"896", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"7 (0x7)", "Max Fanout":"8", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":270, "start":"896", "end":"896", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":285, "start":"896", "end":"896", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Feedback", "id":287, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":289, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":291, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":295, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":265, "start":"897", "end":"897", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":266, "start":"897", "end":"897", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"224", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":267, "start":"897", "end":"898", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":268, "start":"897", "end":"897", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"256", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":269, "start":"897", "end":"898", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"case", "id":271, "start":"898", "end":"898", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":270}]], "type":"inst"}, {"name":"*", "id":272, "start":"898", "end":"905", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"1300000077 (0x4D7C6D4D)", "Max Fanout":"14", "Start Cycle":"6", "Latency":"7", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"<<", "id":273, "start":"906", "end":"906", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"<<", "id":274, "start":"906", "end":"906", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":275, "start":"906", "end":"907", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"<<", "id":276, "start":"906", "end":"907", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"5 (0x5)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":277, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":">>", "id":278, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"Feedback", "id":299, "start":"907", "end":"907", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":279, "start":"896", "end":"896", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Exit", "id":256, "start":"907", "end":"911", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1520", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV4.B8", "id":10, "start":"911", "end":"927", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":76, "start":"911", "end":"927", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv4s_c0_enter32014_zts8kernelv4_2017_28", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"16"}], "type":"cluster", "children":[{"name":"Feedback", "id":596, "start":"915", "end":"916", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"count_map", "id":517, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"count_map", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"hash_map", "id":318, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"hash_map", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Feedback", "id":598, "start":"915", "end":"915", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":606, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"\'hash_key\'", "id":315, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'hash_key\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":269}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":316, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":353, "start":"916", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":354, "start":"916", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":455, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":463, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":296}]], "type":"inst"}, {"name":"Compare", "id":464, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":297}]], "type":"inst"}, {"name":"Xor", "id":577, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":297}]], "type":"inst"}, {"name":"+", "id":465, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-51 (0xFFFFFFCD)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":321, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"3", "Feedback FIFO Width":"32", "Max Fanout":"17", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":592, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":317, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":319, "start":"916", "end":"916", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"LD", "id":320, "start":"916", "end":"917", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":370, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":412, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Compare", "id":337, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":369, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":371, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":413, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Compare", "id":336, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":338, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Compare", "id":368, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":372, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":335, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":339, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":367, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":373, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":334, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":340, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":366, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":374, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":333, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":341, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":365, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":375, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":332, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":342, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":364, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":376, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":331, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":343, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":363, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":377, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":330, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":344, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":362, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":378, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":329, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":345, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":361, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":379, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":328, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":346, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":360, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":380, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":327, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":347, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":359, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":381, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":326, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":348, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":358, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":382, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":325, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":349, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":357, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":383, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":324, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":350, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":356, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":384, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":323, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":351, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":355, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":385, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":466, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":386, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":388, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":390, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":392, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":394, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":396, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":398, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":400, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":402, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":404, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":406, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":408, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":410, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":387, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":389, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":391, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":393, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":395, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":397, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":399, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":401, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":403, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":405, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":407, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":409, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":411, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":414, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":415, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":322, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":352, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"4", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":416, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"16", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":417, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":560, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Xor", "id":562, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Or", "id":574, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":575, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":576, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":269}]], "type":"inst"}, {"name":"Or", "id":578, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":297}]], "type":"inst"}, {"name":"Select", "id":579, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":269}]], "type":"inst"}, {"name":"Xor", "id":418, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":467, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"16", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"FFwd Dest", "id":419, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":420, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Or", "id":421, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"LD", "id":422, "start":"917", "end":"918", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":453, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":454, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":498, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":499, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":451, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":452, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":496, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":497, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":507, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":449, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":450, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":494, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":495, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":447, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":448, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"bit.shuffle", "id":459, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Select", "id":492, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":493, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":506, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":511, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":445, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":446, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":490, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":491, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":443, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":444, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":488, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":489, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":505, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":441, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":442, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":486, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":487, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":439, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":440, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"bit.shuffle", "id":458, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Select", "id":484, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":485, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":504, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":510, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":513, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":437, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":438, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":482, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":483, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":435, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":436, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":480, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":481, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":503, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":433, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":434, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":478, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":479, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":431, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":432, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"bit.shuffle", "id":457, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Select", "id":476, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":477, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":502, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":509, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":429, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":430, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":474, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":475, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":427, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":428, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":472, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":473, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":501, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":425, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":426, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":470, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":471, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"Compare", "id":423, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":424, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"bit.shuffle", "id":456, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":468, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":469, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":224}]], "type":"inst"}, {"name":"And", "id":500, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":508, "start":"919", "end":"919", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":512, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":514, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":460, "start":"917", "end":"917", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"ST", "id":461, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"FFwd Dest", "id":515, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":516, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":518, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":519, "start":"920", "end":"921", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"Select", "id":555, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":553, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":552, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":551, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":550, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":549, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":548, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":547, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":546, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":544, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":543, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":542, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":541, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":540, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":539, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":538, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":537, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":535, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":534, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":533, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":532, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":531, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":530, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":529, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":528, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":526, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":525, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":524, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":523, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"+", "id":522, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":521, "start":"921", "end":"922", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"4", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"bit.shuffle", "id":559, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":558, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":557, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"bit.shuffle", "id":556, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":520, "start":"921", "end":"921", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"bit.shuffle", "id":554, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":569, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":">>", "id":570, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"384 (0x180)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"bit.shuffle", "id":545, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":567, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":">>", "id":568, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"256 (0x100)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"bit.shuffle", "id":536, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":565, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":">>", "id":566, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Logical Right Shift", "Constant Operand":"128 (0x80)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"bit.shuffle", "id":527, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":561, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"512-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":563, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Or", "id":564, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"Or", "id":571, "start":"922", "end":"922", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":279}]], "type":"inst"}, {"name":"ST", "id":572, "start":"922", "end":"923", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"FFwd Dest", "id":580, "start":"918", "end":"918", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Exit", "id":302, "start":"923", "end":"927", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"832", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV4.B9", "id":11, "start":"927", "end":"927", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernelV4.B6", "id":8, "start":"927", "end":"933", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":34, "start":"927", "end":"933", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup56_i_zts8kernelv4s_c0_enter267_zts8kernelv4_1526_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"wg.limiter.exit", "id":254, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":252, "start":"929", "end":"933", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV4.B4", "id":6, "start":"933", "end":"934", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernelV4.B2", "id":4, "start":"934", "end":"934", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernelV4.B10", "id":12, "start":"934", "end":"946", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 7", "id":81, "start":"934", "end":"944", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body123_i_zts8kernelv4s_c0_enter3759_zts8kernelv4_3256_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"\'i\'", "id":616, "start":"938", "end":"938", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"<<", "id":617, "start":"938", "end":"938", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":315}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":618, "start":"938", "end":"938", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":622, "start":"938", "end":"938", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":626, "start":"938", "end":"938", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"LD", "id":619, "start":"938", "end":"940", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"LD", "id":623, "start":"938", "end":"940", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"arg_hashVec_d", "id":620, "start":"934", "end":"940", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":621, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"arg_countVec_d", "id":624, "start":"934", "end":"940", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":625, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"7", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":609, "start":"940", "end":"944", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1176", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":83, "start":"944", "end":"946", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"3", "Start Cycle":"10", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"ST", "id":82, "start":"944", "end":"946", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"10", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}]}, {"name":"kernelV4.B11", "id":13, "start":"946", "end":"947", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":3}, {"from":3, "to":14}, {"from":94, "to":148}, {"from":94, "to":130}, {"from":94, "to":111}, {"from":94, "to":99}, {"from":94, "to":96}, {"from":94, "to":95}, {"from":95, "to":97}, {"from":96, "to":98}, {"from":99, "to":103}, {"from":99, "to":101}, {"from":99, "to":100}, {"from":100, "to":114}, {"from":100, "to":158}, {"from":100, "to":104}, {"from":100, "to":159}, {"from":100, "to":160}, {"from":100, "to":102}, {"from":100, "to":106}, {"from":102, "to":109}, {"from":102, "to":107}, {"from":102, "to":159}, {"from":159, "to":160}, {"from":159, "to":161}, {"from":160, "to":161}, {"from":161, "to":162}, {"from":104, "to":118}, {"from":104, "to":115}, {"from":104, "to":105}, {"from":104, "to":106}, {"from":106, "to":108}, {"from":106, "to":110}, {"from":105, "to":157}, {"from":105, "to":158}, {"from":158, "to":162}, {"from":162, "to":163}, {"from":101, "to":108}, {"from":103, "to":110}, {"from":111, "to":117}, {"from":111, "to":113}, {"from":111, "to":112}, {"from":112, "to":122}, {"from":112, "to":133}, {"from":112, "to":154}, {"from":112, "to":120}, {"from":112, "to":155}, {"from":112, "to":118}, {"from":112, "to":156}, {"from":112, "to":157}, {"from":112, "to":114}, {"from":114, "to":115}, {"from":115, "to":120}, {"from":115, "to":116}, {"from":115, "to":124}, {"from":116, "to":125}, {"from":116, "to":156}, {"from":156, "to":164}, {"from":120, "to":134}, {"from":120, "to":121}, {"from":120, "to":124}, {"from":121, "to":154}, {"from":154, "to":166}, {"from":157, "to":163}, {"from":163, "to":164}, {"from":164, "to":165}, {"from":118, "to":122}, {"from":118, "to":119}, {"from":118, "to":124}, {"from":119, "to":125}, {"from":119, "to":155}, {"from":155, "to":165}, {"from":165, "to":166}, {"from":166, "to":167}, {"from":125, "to":128}, {"from":125, "to":126}, {"from":122, "to":137}, {"from":122, "to":123}, {"from":122, "to":124}, {"from":124, "to":127}, {"from":124, "to":129}, {"from":123, "to":153}, {"from":113, "to":127}, {"from":117, "to":129}, {"from":130, "to":136}, {"from":130, "to":132}, {"from":130, "to":131}, {"from":131, "to":141}, {"from":131, "to":150}, {"from":131, "to":139}, {"from":131, "to":151}, {"from":131, "to":137}, {"from":131, "to":152}, {"from":131, "to":153}, {"from":131, "to":133}, {"from":133, "to":134}, {"from":134, "to":139}, {"from":134, "to":135}, {"from":134, "to":142}, {"from":135, "to":143}, {"from":135, "to":152}, {"from":152, "to":168}, {"from":139, "to":140}, {"from":139, "to":142}, {"from":140, "to":150}, {"from":150, "to":170}, {"from":153, "to":167}, {"from":167, "to":168}, {"from":168, "to":169}, {"from":137, "to":141}, {"from":137, "to":138}, {"from":137, "to":142}, {"from":138, "to":143}, {"from":138, "to":151}, {"from":151, "to":169}, {"from":169, "to":170}, {"from":170, "to":171}, {"from":143, "to":146}, {"from":143, "to":144}, {"from":141, "to":142}, {"from":142, "to":145}, {"from":142, "to":147}, {"from":132, "to":145}, {"from":136, "to":147}, {"from":148, "to":149}, {"from":149, "to":171}, {"from":171, "to":87}, {"from":107, "to":108}, {"from":109, "to":110}, {"from":126, "to":127}, {"from":128, "to":129}, {"from":144, "to":145}, {"from":146, "to":147}, {"from":14, "to":5}, {"from":634, "to":635}, {"from":635, "to":642}, {"from":636, "to":637}, {"from":637, "to":639}, {"from":638, "to":639}, {"from":639, "to":640}, {"from":640, "to":641}, {"from":641, "to":643}, {"from":5, "to":7}, {"from":18, "to":23}, {"from":17, "to":19}, {"from":17, "to":20}, {"from":17, "to":21}, {"from":17, "to":22}, {"from":183, "to":184}, {"from":185, "to":205}, {"from":185, "to":186}, {"from":185, "to":190}, {"from":185, "to":194}, {"from":185, "to":198}, {"from":198, "to":200}, {"from":194, "to":196}, {"from":190, "to":192}, {"from":186, "to":188}, {"from":182, "to":184}, {"from":184, "to":203}, {"from":184, "to":175}, {"from":187, "to":188}, {"from":189, "to":175}, {"from":191, "to":192}, {"from":193, "to":175}, {"from":195, "to":196}, {"from":197, "to":175}, {"from":199, "to":200}, {"from":201, "to":175}, {"from":22, "to":23}, {"from":21, "to":23}, {"from":20, "to":23}, {"from":19, "to":23}, {"from":210, "to":211}, {"from":7, "to":9}, {"from":29, "to":30}, {"from":222, "to":246}, {"from":222, "to":223}, {"from":223, "to":227}, {"from":220, "to":221}, {"from":220, "to":213}, {"from":225, "to":227}, {"from":225, "to":213}, {"from":224, "to":226}, {"from":226, "to":227}, {"from":227, "to":230}, {"from":227, "to":229}, {"from":227, "to":228}, {"from":227, "to":233}, {"from":227, "to":232}, {"from":227, "to":231}, {"from":227, "to":236}, {"from":227, "to":235}, {"from":227, "to":234}, {"from":227, "to":239}, {"from":227, "to":238}, {"from":227, "to":237}, {"from":227, "to":213}, {"from":237, "to":213}, {"from":238, "to":213}, {"from":239, "to":213}, {"from":234, "to":213}, {"from":235, "to":213}, {"from":236, "to":213}, {"from":231, "to":213}, {"from":232, "to":213}, {"from":233, "to":213}, {"from":228, "to":213}, {"from":229, "to":213}, {"from":230, "to":213}, {"from":9, "to":10}, {"from":263, "to":285}, {"from":263, "to":270}, {"from":263, "to":264}, {"from":264, "to":269}, {"from":264, "to":267}, {"from":270, "to":271}, {"from":287, "to":256}, {"from":289, "to":256}, {"from":291, "to":256}, {"from":295, "to":256}, {"from":265, "to":271}, {"from":265, "to":269}, {"from":265, "to":267}, {"from":265, "to":256}, {"from":266, "to":267}, {"from":266, "to":256}, {"from":267, "to":271}, {"from":268, "to":269}, {"from":268, "to":256}, {"from":269, "to":271}, {"from":271, "to":272}, {"from":271, "to":256}, {"from":272, "to":276}, {"from":272, "to":274}, {"from":272, "to":273}, {"from":273, "to":275}, {"from":274, "to":275}, {"from":275, "to":277}, {"from":276, "to":277}, {"from":277, "to":278}, {"from":278, "to":256}, {"from":299, "to":256}, {"from":10, "to":11}, {"from":596, "to":302}, {"from":517, "to":519}, {"from":318, "to":320}, {"from":598, "to":302}, {"from":606, "to":302}, {"from":315, "to":576}, {"from":315, "to":465}, {"from":315, "to":463}, {"from":315, "to":455}, {"from":315, "to":354}, {"from":315, "to":353}, {"from":315, "to":316}, {"from":316, "to":320}, {"from":353, "to":519}, {"from":354, "to":572}, {"from":455, "to":461}, {"from":463, "to":576}, {"from":463, "to":464}, {"from":464, "to":577}, {"from":577, "to":578}, {"from":465, "to":579}, {"from":321, "to":454}, {"from":321, "to":452}, {"from":321, "to":450}, {"from":321, "to":448}, {"from":321, "to":446}, {"from":321, "to":444}, {"from":321, "to":442}, {"from":321, "to":440}, {"from":321, "to":438}, {"from":321, "to":436}, {"from":321, "to":434}, {"from":321, "to":432}, {"from":321, "to":430}, {"from":321, "to":428}, {"from":321, "to":426}, {"from":321, "to":424}, {"from":321, "to":337}, {"from":321, "to":336}, {"from":321, "to":335}, {"from":321, "to":334}, {"from":321, "to":333}, {"from":321, "to":332}, {"from":321, "to":331}, {"from":321, "to":330}, {"from":321, "to":329}, {"from":321, "to":328}, {"from":321, "to":327}, {"from":321, "to":326}, {"from":321, "to":325}, {"from":321, "to":324}, {"from":321, "to":323}, {"from":321, "to":322}, {"from":317, "to":319}, {"from":319, "to":320}, {"from":320, "to":322}, {"from":320, "to":355}, {"from":320, "to":424}, {"from":320, "to":323}, {"from":320, "to":356}, {"from":320, "to":426}, {"from":320, "to":324}, {"from":320, "to":357}, {"from":320, "to":428}, {"from":320, "to":325}, {"from":320, "to":358}, {"from":320, "to":430}, {"from":320, "to":326}, {"from":320, "to":359}, {"from":320, "to":432}, {"from":320, "to":327}, {"from":320, "to":360}, {"from":320, "to":434}, {"from":320, "to":328}, {"from":320, "to":361}, {"from":320, "to":436}, {"from":320, "to":329}, {"from":320, "to":362}, {"from":320, "to":438}, {"from":320, "to":330}, {"from":320, "to":363}, {"from":320, "to":440}, {"from":320, "to":331}, {"from":320, "to":364}, {"from":320, "to":442}, {"from":320, "to":332}, {"from":320, "to":365}, {"from":320, "to":444}, {"from":320, "to":333}, {"from":320, "to":366}, {"from":320, "to":446}, {"from":320, "to":334}, {"from":320, "to":367}, {"from":320, "to":448}, {"from":320, "to":335}, {"from":320, "to":368}, {"from":320, "to":450}, {"from":320, "to":336}, {"from":320, "to":369}, {"from":320, "to":452}, {"from":320, "to":337}, {"from":320, "to":370}, {"from":320, "to":454}, {"from":370, "to":412}, {"from":370, "to":371}, {"from":412, "to":413}, {"from":337, "to":338}, {"from":337, "to":553}, {"from":369, "to":413}, {"from":369, "to":371}, {"from":371, "to":372}, {"from":413, "to":414}, {"from":336, "to":338}, {"from":336, "to":551}, {"from":338, "to":339}, {"from":368, "to":410}, {"from":368, "to":372}, {"from":372, "to":373}, {"from":335, "to":339}, {"from":335, "to":549}, {"from":339, "to":340}, {"from":367, "to":408}, {"from":367, "to":373}, {"from":373, "to":374}, {"from":334, "to":340}, {"from":334, "to":547}, {"from":340, "to":341}, {"from":366, "to":406}, {"from":366, "to":374}, {"from":374, "to":375}, {"from":333, "to":341}, {"from":333, "to":544}, {"from":341, "to":342}, {"from":365, "to":404}, {"from":365, "to":375}, {"from":375, "to":376}, {"from":332, "to":342}, {"from":332, "to":542}, {"from":342, "to":343}, {"from":364, "to":402}, {"from":364, "to":376}, {"from":376, "to":377}, {"from":331, "to":343}, {"from":331, "to":540}, {"from":343, "to":344}, {"from":363, "to":400}, {"from":363, "to":377}, {"from":377, "to":378}, {"from":330, "to":344}, {"from":330, "to":538}, {"from":344, "to":345}, {"from":362, "to":398}, {"from":362, "to":378}, {"from":378, "to":379}, {"from":329, "to":345}, {"from":329, "to":535}, {"from":345, "to":346}, {"from":361, "to":396}, {"from":361, "to":379}, {"from":379, "to":380}, {"from":328, "to":346}, {"from":328, "to":533}, {"from":346, "to":347}, {"from":360, "to":394}, {"from":360, "to":380}, {"from":380, "to":381}, {"from":327, "to":347}, {"from":327, "to":531}, {"from":347, "to":348}, {"from":359, "to":392}, {"from":359, "to":381}, {"from":381, "to":382}, {"from":326, "to":348}, {"from":326, "to":529}, {"from":348, "to":349}, {"from":358, "to":390}, {"from":358, "to":382}, {"from":382, "to":383}, {"from":325, "to":349}, {"from":325, "to":526}, {"from":349, "to":350}, {"from":357, "to":388}, {"from":357, "to":383}, {"from":383, "to":384}, {"from":324, "to":350}, {"from":324, "to":524}, {"from":350, "to":351}, {"from":356, "to":386}, {"from":356, "to":384}, {"from":384, "to":385}, {"from":323, "to":351}, {"from":323, "to":522}, {"from":351, "to":352}, {"from":355, "to":387}, {"from":355, "to":386}, {"from":355, "to":385}, {"from":385, "to":575}, {"from":385, "to":466}, {"from":385, "to":417}, {"from":466, "to":467}, {"from":386, "to":389}, {"from":386, "to":388}, {"from":388, "to":391}, {"from":388, "to":390}, {"from":390, "to":393}, {"from":390, "to":392}, {"from":392, "to":395}, {"from":392, "to":394}, {"from":394, "to":397}, {"from":394, "to":396}, {"from":396, "to":399}, {"from":396, "to":398}, {"from":398, "to":401}, {"from":398, "to":400}, {"from":400, "to":403}, {"from":400, "to":402}, {"from":402, "to":405}, {"from":402, "to":404}, {"from":404, "to":407}, {"from":404, "to":406}, {"from":406, "to":409}, {"from":406, "to":408}, {"from":408, "to":411}, {"from":408, "to":410}, {"from":410, "to":414}, {"from":387, "to":389}, {"from":389, "to":391}, {"from":391, "to":393}, {"from":393, "to":395}, {"from":395, "to":397}, {"from":397, "to":399}, {"from":399, "to":401}, {"from":401, "to":403}, {"from":403, "to":405}, {"from":405, "to":407}, {"from":407, "to":409}, {"from":409, "to":411}, {"from":411, "to":414}, {"from":414, "to":415}, {"from":415, "to":422}, {"from":322, "to":352}, {"from":322, "to":520}, {"from":352, "to":574}, {"from":352, "to":569}, {"from":352, "to":567}, {"from":352, "to":565}, {"from":352, "to":561}, {"from":352, "to":560}, {"from":352, "to":467}, {"from":352, "to":416}, {"from":416, "to":499}, {"from":416, "to":497}, {"from":416, "to":495}, {"from":416, "to":493}, {"from":416, "to":491}, {"from":416, "to":489}, {"from":416, "to":487}, {"from":416, "to":485}, {"from":416, "to":483}, {"from":416, "to":481}, {"from":416, "to":479}, {"from":416, "to":477}, {"from":416, "to":475}, {"from":416, "to":473}, {"from":416, "to":471}, {"from":416, "to":469}, {"from":416, "to":417}, {"from":417, "to":418}, {"from":417, "to":574}, {"from":417, "to":560}, {"from":560, "to":562}, {"from":562, "to":564}, {"from":574, "to":575}, {"from":575, "to":578}, {"from":575, "to":576}, {"from":576, "to":579}, {"from":578, "to":579}, {"from":418, "to":420}, {"from":467, "to":498}, {"from":467, "to":496}, {"from":467, "to":494}, {"from":467, "to":492}, {"from":467, "to":490}, {"from":467, "to":488}, {"from":467, "to":486}, {"from":467, "to":484}, {"from":467, "to":482}, {"from":467, "to":480}, {"from":467, "to":478}, {"from":467, "to":476}, {"from":467, "to":474}, {"from":467, "to":472}, {"from":467, "to":470}, {"from":467, "to":468}, {"from":419, "to":420}, {"from":420, "to":460}, {"from":420, "to":421}, {"from":421, "to":422}, {"from":422, "to":423}, {"from":422, "to":425}, {"from":422, "to":427}, {"from":422, "to":429}, {"from":422, "to":431}, {"from":422, "to":433}, {"from":422, "to":435}, {"from":422, "to":437}, {"from":422, "to":439}, {"from":422, "to":441}, {"from":422, "to":443}, {"from":422, "to":445}, {"from":422, "to":447}, {"from":422, "to":449}, {"from":422, "to":451}, {"from":422, "to":453}, {"from":453, "to":555}, {"from":453, "to":498}, {"from":453, "to":454}, {"from":454, "to":459}, {"from":498, "to":499}, {"from":499, "to":507}, {"from":451, "to":552}, {"from":451, "to":496}, {"from":451, "to":452}, {"from":452, "to":459}, {"from":496, "to":497}, {"from":497, "to":507}, {"from":507, "to":511}, {"from":449, "to":550}, {"from":449, "to":494}, {"from":449, "to":450}, {"from":450, "to":459}, {"from":494, "to":495}, {"from":495, "to":506}, {"from":447, "to":548}, {"from":447, "to":492}, {"from":447, "to":448}, {"from":448, "to":459}, {"from":459, "to":461}, {"from":492, "to":493}, {"from":493, "to":506}, {"from":506, "to":511}, {"from":511, "to":513}, {"from":445, "to":546}, {"from":445, "to":490}, {"from":445, "to":446}, {"from":446, "to":458}, {"from":490, "to":491}, {"from":491, "to":505}, {"from":443, "to":543}, {"from":443, "to":488}, {"from":443, "to":444}, {"from":444, "to":458}, {"from":488, "to":489}, {"from":489, "to":505}, {"from":505, "to":510}, {"from":441, "to":541}, {"from":441, "to":486}, {"from":441, "to":442}, {"from":442, "to":458}, {"from":486, "to":487}, {"from":487, "to":504}, {"from":439, "to":539}, {"from":439, "to":484}, {"from":439, "to":440}, {"from":440, "to":458}, {"from":458, "to":461}, {"from":484, "to":485}, {"from":485, "to":504}, {"from":504, "to":510}, {"from":510, "to":513}, {"from":513, "to":514}, {"from":437, "to":537}, {"from":437, "to":482}, {"from":437, "to":438}, {"from":438, "to":457}, {"from":482, "to":483}, {"from":483, "to":503}, {"from":435, "to":534}, {"from":435, "to":480}, {"from":435, "to":436}, {"from":436, "to":457}, {"from":480, "to":481}, {"from":481, "to":503}, {"from":503, "to":509}, {"from":433, "to":532}, {"from":433, "to":478}, {"from":433, "to":434}, {"from":434, "to":457}, {"from":478, "to":479}, {"from":479, "to":502}, {"from":431, "to":530}, {"from":431, "to":476}, {"from":431, "to":432}, {"from":432, "to":457}, {"from":457, "to":461}, {"from":476, "to":477}, {"from":477, "to":502}, {"from":502, "to":509}, {"from":509, "to":512}, {"from":429, "to":528}, {"from":429, "to":474}, {"from":429, "to":430}, {"from":430, "to":456}, {"from":474, "to":475}, {"from":475, "to":501}, {"from":427, "to":525}, {"from":427, "to":472}, {"from":427, "to":428}, {"from":428, "to":456}, {"from":472, "to":473}, {"from":473, "to":501}, {"from":501, "to":508}, {"from":425, "to":523}, {"from":425, "to":470}, {"from":425, "to":426}, {"from":426, "to":456}, {"from":470, "to":471}, {"from":471, "to":500}, {"from":423, "to":521}, {"from":423, "to":468}, {"from":423, "to":424}, {"from":424, "to":456}, {"from":456, "to":461}, {"from":468, "to":469}, {"from":469, "to":500}, {"from":500, "to":508}, {"from":508, "to":512}, {"from":512, "to":514}, {"from":514, "to":516}, {"from":460, "to":461}, {"from":515, "to":516}, {"from":516, "to":518}, {"from":518, "to":519}, {"from":519, "to":520}, {"from":519, "to":521}, {"from":519, "to":522}, {"from":519, "to":523}, {"from":519, "to":524}, {"from":519, "to":525}, {"from":519, "to":526}, {"from":519, "to":528}, {"from":519, "to":529}, {"from":519, "to":530}, {"from":519, "to":531}, {"from":519, "to":532}, {"from":519, "to":533}, {"from":519, "to":534}, {"from":519, "to":535}, {"from":519, "to":537}, {"from":519, "to":538}, {"from":519, "to":539}, {"from":519, "to":540}, {"from":519, "to":541}, {"from":519, "to":542}, {"from":519, "to":543}, {"from":519, "to":544}, {"from":519, "to":546}, {"from":519, "to":547}, {"from":519, "to":548}, {"from":519, "to":549}, {"from":519, "to":550}, {"from":519, "to":551}, {"from":519, "to":552}, {"from":519, "to":553}, {"from":519, "to":555}, {"from":555, "to":559}, {"from":553, "to":554}, {"from":552, "to":559}, {"from":551, "to":554}, {"from":550, "to":559}, {"from":549, "to":554}, {"from":548, "to":559}, {"from":547, "to":554}, {"from":546, "to":558}, {"from":546, "to":559}, {"from":544, "to":545}, {"from":544, "to":554}, {"from":543, "to":558}, {"from":543, "to":559}, {"from":542, "to":545}, {"from":542, "to":554}, {"from":541, "to":558}, {"from":541, "to":559}, {"from":540, "to":545}, {"from":540, "to":554}, {"from":539, "to":558}, {"from":539, "to":559}, {"from":538, "to":545}, {"from":538, "to":554}, {"from":537, "to":557}, {"from":537, "to":558}, {"from":537, "to":559}, {"from":535, "to":536}, {"from":535, "to":545}, {"from":535, "to":554}, {"from":534, "to":557}, {"from":534, "to":558}, {"from":534, "to":559}, {"from":533, "to":536}, {"from":533, "to":545}, {"from":533, "to":554}, {"from":532, "to":557}, {"from":532, "to":558}, {"from":532, "to":559}, {"from":531, "to":536}, {"from":531, "to":545}, {"from":531, "to":554}, {"from":530, "to":557}, {"from":530, "to":558}, {"from":530, "to":559}, {"from":529, "to":536}, {"from":529, "to":545}, {"from":529, "to":554}, {"from":528, "to":556}, {"from":528, "to":557}, {"from":528, "to":558}, {"from":528, "to":559}, {"from":526, "to":527}, {"from":526, "to":536}, {"from":526, "to":545}, {"from":526, "to":554}, {"from":525, "to":556}, {"from":525, "to":557}, {"from":525, "to":558}, {"from":525, "to":559}, {"from":524, "to":527}, {"from":524, "to":536}, {"from":524, "to":545}, {"from":524, "to":554}, {"from":523, "to":556}, {"from":523, "to":557}, {"from":523, "to":558}, {"from":523, "to":559}, {"from":522, "to":527}, {"from":522, "to":536}, {"from":522, "to":545}, {"from":522, "to":554}, {"from":521, "to":556}, {"from":521, "to":557}, {"from":521, "to":558}, {"from":521, "to":559}, {"from":559, "to":569}, {"from":558, "to":567}, {"from":557, "to":565}, {"from":556, "to":561}, {"from":520, "to":527}, {"from":520, "to":536}, {"from":520, "to":545}, {"from":520, "to":554}, {"from":554, "to":569}, {"from":569, "to":570}, {"from":570, "to":572}, {"from":545, "to":567}, {"from":567, "to":568}, {"from":568, "to":572}, {"from":536, "to":565}, {"from":565, "to":566}, {"from":566, "to":572}, {"from":527, "to":561}, {"from":561, "to":572}, {"from":563, "to":564}, {"from":564, "to":571}, {"from":571, "to":572}, {"from":11, "to":9}, {"from":11, "to":8}, {"from":8, "to":7}, {"from":8, "to":6}, {"from":6, "to":5}, {"from":6, "to":4}, {"from":4, "to":12}, {"from":12, "to":13}, {"from":81, "to":82}, {"from":81, "to":83}, {"from":616, "to":626}, {"from":616, "to":622}, {"from":616, "to":618}, {"from":616, "to":617}, {"from":617, "to":625}, {"from":617, "to":621}, {"from":618, "to":619}, {"from":622, "to":623}, {"from":619, "to":609}, {"from":623, "to":609}, {"from":620, "to":621}, {"from":624, "to":625}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'i\'", "id":702, "src":"94", "dst":"172", "type":"fMAX/II", "brief":"Data dependency", "loop":"16X Partially unrolled kernelV4.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"164"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"432.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"164"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}], "nodes":[{"name":"\'i\'", "id":94, "start":"4.00", "parent":"_ZTS8kernelV4.B1", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Compare", "id":100, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":159, "type":"inst"}, {"name":"Select", "id":160, "type":"inst"}, {"name":"Select", "id":161, "type":"inst"}, {"name":"Select", "id":162, "type":"inst"}, {"name":"Select", "id":163, "type":"inst"}, {"name":"Select", "id":164, "type":"inst"}, {"name":"Select", "id":165, "type":"inst"}, {"name":"Select", "id":166, "type":"inst"}, {"name":"Select", "id":167, "type":"inst"}, {"name":"Select", "id":168, "type":"inst"}, {"name":"Select", "id":169, "type":"inst"}, {"name":"Select", "id":170, "type":"inst"}, {"name":"Select", "id":171, "type":"inst"}, {"name":"Feedback", "id":172, "end":"4.00", "parent":"_ZTS8kernelV4.B1", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":164}]], "type":"inst"}], "links":[{"from":100, "to":159}, {"from":100, "to":160}, {"from":159, "to":160}, {"from":159, "to":161}, {"from":160, "to":161}, {"from":161, "to":162}, {"from":162, "to":163}, {"from":163, "to":164}, {"from":164, "to":165}, {"from":165, "to":166}, {"from":166, "to":167}, {"from":167, "to":168}, {"from":168, "to":169}, {"from":169, "to":170}, {"from":170, "to":171}, {"from":171, "to":172}, {"from":94, "to":172, "reverse":1}]}, {"name":"Global variable", "id":703, "src":"183", "dst":"204", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernelV4.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"236"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"236"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"236"}]}]}], "nodes":[{"name":"Global variable", "id":183, "start":"4.00", "parent":"_ZTS8kernelV4.B3", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Select", "id":184, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":203, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"+", "id":205, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":204, "end":"6.00", "parent":"_ZTS8kernelV4.B3", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":236}]], "type":"inst"}], "links":[{"from":183, "to":184}, {"from":184, "to":203}, {"from":203, "to":204}, {"from":184, "to":204}, {"from":183, "to":204, "reverse":1}]}, {"name":"workingData", "id":704, "src":"18", "dst":"25", "concurrency":"6", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernelV4.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"workingData", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"247"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"6", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernelV4.B6(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"257"}]}, {"type":"text", "text":"Basic block: kernelV4.B9(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"267"}]}, {"type":"text", "text":"Loop: kernelV4.B5(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"257"}]}, {"type":"text", "text":"Loop: kernelV4.B7(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"272"}]}, {"type":"text", "text":"Loop: kernelV4.B8(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"272"}]}]}], "nodes":[{"name":"workingData", "id":18, "start":"848.00", "parent":"_ZTS8kernelV4.B3", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"inst"}, {"name":"kernelV4.B5", "id":7, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"loop"}, {"name":"kernelV4.B7", "id":9, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":272}]], "type":"loop"}, {"name":"kernelV4.B8", "id":10, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":272}]], "type":"loop"}, {"name":"kernelV4.B9", "id":11, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"bb"}, {"name":"kernelV4.B6", "id":8, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"bb"}, {"name":"Feedback", "id":25, "end":"1.00", "parent":"_ZTS8kernelV4.B4", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":215}]], "type":"inst"}], "links":[{"from":7, "to":9}, {"from":9, "to":10}, {"from":10, "to":10}, {"from":10, "to":11}, {"from":11, "to":8}, {"from":18, "to":7}, {"from":8, "to":25}, {"from":18, "to":25, "reverse":1}]}, {"name":"Feedback", "id":705, "src":"220", "dst":"244", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernelV4.B5", "details":[{"type":"table", "Loop: ":"_ZTS8kernelV4.B5", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"257"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"257"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"257"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"257"}]}]}], "nodes":[{"name":"Feedback", "id":220, "start":"8.00", "parent":"_ZTS8kernelV4.B5", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"+", "id":221, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"+", "id":245, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"+", "id":246, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}, {"name":"Feedback", "id":244, "end":"8.00", "parent":"_ZTS8kernelV4.B5", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":257}]], "type":"inst"}], "links":[{"from":220, "to":221}, {"from":245, "to":245}, {"from":221, "to":244}, {"from":220, "to":244, "reverse":1}]}, {"name":"\'p\'", "id":706, "src":"263", "dst":"286", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernelV4.B7", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'p\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"267"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"267"}]}]}], "nodes":[{"name":"\'p\'", "id":263, "start":"4.00", "parent":"_ZTS8kernelV4.B7", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"+", "id":285, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}, {"name":"Feedback", "id":286, "end":"4.00", "parent":"_ZTS8kernelV4.B7", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":267}]], "type":"inst"}], "links":[{"from":263, "to":285}, {"from":285, "to":286}, {"from":263, "to":286, "reverse":1}]}, {"name":"hash_map", "id":707, "src":"318", "dst":"462", "type":"fMAX/II", "brief":"Memory dependency", "loop":"kernelV4.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"hash_map", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"159"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"384.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"413"}]}, {"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}]}, {"type":"text", "text":"Xor(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"273"}]}, {"type":"text", "text":"Xor(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"478"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"289"}]}, {"type":"text", "text":"bit.shuffle(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"289"}]}]}], "nodes":[{"name":"hash_map", "id":318, "start":"5.00", "parent":"_ZTS8kernelV4.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Compare", "id":328, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"Select", "id":346, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":347, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":348, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":349, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":350, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":351, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":352, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":416, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":417, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":418, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Or", "id":420, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Or", "id":421, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"LD", "id":422, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Compare", "id":451, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"Select", "id":452, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":478}]], "type":"inst"}, {"name":"bit.shuffle", "id":459, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"ST", "id":461, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}, {"name":"Feedback", "id":462, "end":"8.00", "parent":"_ZTS8kernelV4.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":289}]], "type":"inst"}], "links":[{"from":328, "to":346}, {"from":346, "to":347}, {"from":347, "to":348}, {"from":348, "to":349}, {"from":349, "to":350}, {"from":350, "to":351}, {"from":351, "to":352}, {"from":352, "to":416}, {"from":416, "to":417}, {"from":417, "to":418}, {"from":418, "to":420}, {"from":420, "to":421}, {"from":421, "to":422}, {"from":422, "to":451}, {"from":451, "to":452}, {"from":452, "to":459}, {"from":459, "to":461}, {"from":461, "to":462}, {"from":318, "to":462, "reverse":1}]}, {"name":"count_map", "id":708, "src":"517", "dst":"573", "type":"fMAX/II", "brief":"Memory dependency", "loop":"kernelV4.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"count_map", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"160"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"384.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"413"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":"481"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"259"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"291"}]}]}], "nodes":[{"name":"count_map", "id":517, "start":"9.00", "parent":"_ZTS8kernelV4.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"LD", "id":519, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":481}]], "type":"inst"}, {"name":"ST", "id":572, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}, {"name":"LD", "id":320, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":413}]], "type":"inst"}, {"name":"LD", "id":227, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":259}]], "type":"inst"}, {"name":"Feedback", "id":573, "end":"12.00", "parent":"_ZTS8kernelV4.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":291}]], "type":"inst"}], "links":[{"from":517, "to":519}, {"from":519, "to":572}, {"from":519, "to":320}, {"from":519, "to":227}, {"from":572, "to":573}, {"from":320, "to":573}, {"from":227, "to":573}, {"from":517, "to":573, "reverse":1}]}, {"name":"\'i\'", "id":709, "src":"616", "dst":"627", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernelV4.B10", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"313"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"432.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":"313"}]}]}], "nodes":[{"name":"\'i\'", "id":616, "start":"4.00", "parent":"_ZTS8kernelV4.B10", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"+", "id":626, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}, {"name":"Feedback", "id":627, "end":"4.00", "parent":"_ZTS8kernelV4.B10", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp", "line":313}]], "type":"inst"}], "links":[{"from":616, "to":626}, {"from":626, "to":627}, {"from":616, "to":627, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"device", "id":945, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4096 bytes", "Channels":"4 channels", "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel device Width (bits)":"512, 512, 512, 512"}], "type":"memsys", "children":[{"name":"device", "id":947, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000000000000"}], "type":"bb"}, {"name":"device", "id":948, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000200000000"}], "type":"bb"}, {"name":"device", "id":949, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000400000000"}], "type":"bb"}, {"name":"device", "id":950, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000600000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":946, "parent":"945", "bw":"76800.00", "num_channels":"4", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":951, "parent":"945", "type":"bb", "children":[{"name":"SHARE", "id":952, "type":"arb"}, {"name":"Write Interconnect", "id":955, "details":[{"type":"table", "Name":"device", "Interconnect Style":"ring", "Writes":"2", "User specified force-single-store-ring flag":"False", "Store Rings":"4"}], "type":"bb"}, {"name":"Read Interconnect", "id":953, "details":[{"type":"table", "Name":"device", "Interconnect Style":"ring", "Reads":"4"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":954, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":964, "type":"memsys"}, {"name":"Bus 1", "id":965, "type":"memsys"}, {"name":"Bus 2", "id":966, "type":"memsys"}, {"name":"Bus 3", "id":967, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":956, "parent":"945", "type":"bb", "children":[{"name":"LD", "id":957, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"839 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":958, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"839 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":959, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"839 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}, {"name":"LD", "id":960, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"839 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":547}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":961, "parent":"945", "type":"bb", "children":[{"name":"ST", "id":962, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"10", "Latency":"2 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}, {"name":"ST", "id":963, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"10", "Latency":"2 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp", "line":502}]], "type":"inst"}]}, {"name":"host", "id":968, "details":[{"type":"table", "Interleaving":"No", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel host Width (bits)":"512"}], "type":"memsys", "children":[{"name":"host", "id":970, "details":[{"type":"table", "Data Width":"512", "Address Width":"48", "Latency":"800", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}]}, {"name":"Memory Controller", "id":969, "parent":"968", "bw":"30000.00", "num_channels":"1", "interleave":"0", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":971, "parent":"968", "type":"bb", "children":[{"name":"SHARE", "id":972, "type":"arb"}]}], "links":[{"from":947, "to":946}, {"from":946, "to":947}, {"from":948, "to":946}, {"from":946, "to":948}, {"from":949, "to":946}, {"from":946, "to":949}, {"from":950, "to":946}, {"from":946, "to":950}, {"from":953, "to":952}, {"from":955, "to":952}, {"from":952, "to":946}, {"from":957, "to":953}, {"from":958, "to":953}, {"from":959, "to":953}, {"from":960, "to":953}, {"from":962, "to":955}, {"from":963, "to":955}, {"from":946, "to":964}, {"from":946, "to":965}, {"from":946, "to":966}, {"from":946, "to":967}, {"from":964, "to":957, "reverse":1}, {"from":965, "to":958, "reverse":1}, {"from":966, "to":959, "reverse":1}, {"from":967, "to":960, "reverse":1}, {"from":970, "to":969}, {"from":969, "to":970}, {"from":972, "to":969}]};
