ARM GAS  /tmp/ccVeR3eS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** 
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  28:Core/Src/stm32l4xx_hal_msp.c **** 
  29:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccVeR3eS.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32l4xx_hal_msp.c **** 
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32l4xx_hal_msp.c **** 
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32l4xx_hal_msp.c **** 
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32l4xx_hal_msp.c **** 
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32l4xx_hal_msp.c **** 
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32l4xx_hal_msp.c **** 
  61:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32l4xx_hal_msp.c **** 
  63:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32l4xx_hal_msp.c **** /**
  65:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32l4xx_hal_msp.c ****   */
  67:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 68 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  69:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
ARM GAS  /tmp/ccVeR3eS.s 			page 3


  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 73 3
  46 0006 114B     		ldr	r3, .L2
  47 0008 1B6E     		ldr	r3, [r3, #96]
  48 000a 104A     		ldr	r2, .L2
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 1366     		str	r3, [r2, #96]
  51 0012 0E4B     		ldr	r3, .L2
  52 0014 1B6E     		ldr	r3, [r3, #96]
  53 0016 03F00103 		and	r3, r3, #1
  54 001a 7B60     		str	r3, [r7, #4]
  55 001c 7B68     		ldr	r3, [r7, #4]
  56              	.LBE2:
  57              	.LBB3:
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 74 3
  59 001e 0B4B     		ldr	r3, .L2
  60 0020 9B6D     		ldr	r3, [r3, #88]
  61 0022 0A4A     		ldr	r2, .L2
  62 0024 43F08053 		orr	r3, r3, #268435456
  63 0028 9365     		str	r3, [r2, #88]
  64 002a 084B     		ldr	r3, .L2
  65 002c 9B6D     		ldr	r3, [r3, #88]
  66 002e 03F08053 		and	r3, r3, #268435456
  67 0032 3B60     		str	r3, [r7]
  68 0034 3B68     		ldr	r3, [r7]
  69              	.LBE3:
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  78:Core/Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  70              		.loc 1 78 3
  71 0036 0022     		movs	r2, #0
  72 0038 0F21     		movs	r1, #15
  73 003a 6FF00100 		mvn	r0, #1
  74 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32l4xx_hal_msp.c **** 
  82:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32l4xx_hal_msp.c **** }
  75              		.loc 1 83 1
  76 0042 00BF     		nop
  77 0044 0837     		adds	r7, r7, #8
  78              	.LCFI3:
  79              		.cfi_def_cfa_offset 8
  80 0046 BD46     		mov	sp, r7
  81              	.LCFI4:
  82              		.cfi_def_cfa_register 13
  83              		@ sp needed
  84 0048 80BD     		pop	{r7, pc}
  85              	.L3:
  86 004a 00BF     		.align	2
  87              	.L2:
  88 004c 00100240 		.word	1073876992
  89              		.cfi_endproc
ARM GAS  /tmp/ccVeR3eS.s 			page 4


  90              	.LFE132:
  92              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_CAN_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_CAN_MspInit:
 100              	.LFB133:
  84:Core/Src/stm32l4xx_hal_msp.c **** 
  85:Core/Src/stm32l4xx_hal_msp.c **** /**
  86:Core/Src/stm32l4xx_hal_msp.c **** * @brief CAN MSP Initialization
  87:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32l4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  89:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32l4xx_hal_msp.c **** */
  91:Core/Src/stm32l4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  92:Core/Src/stm32l4xx_hal_msp.c **** {
 101              		.loc 1 92 1
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 40
 104              		@ frame_needed = 1, uses_anonymous_args = 0
 105 0000 80B5     		push	{r7, lr}
 106              	.LCFI5:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 7, -8
 109              		.cfi_offset 14, -4
 110 0002 8AB0     		sub	sp, sp, #40
 111              	.LCFI6:
 112              		.cfi_def_cfa_offset 48
 113 0004 00AF     		add	r7, sp, #0
 114              	.LCFI7:
 115              		.cfi_def_cfa_register 7
 116 0006 7860     		str	r0, [r7, #4]
  93:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 93 20
 118 0008 07F11403 		add	r3, r7, #20
 119 000c 0022     		movs	r2, #0
 120 000e 1A60     		str	r2, [r3]
 121 0010 5A60     		str	r2, [r3, #4]
 122 0012 9A60     		str	r2, [r3, #8]
 123 0014 DA60     		str	r2, [r3, #12]
 124 0016 1A61     		str	r2, [r3, #16]
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 125              		.loc 1 94 10
 126 0018 7B68     		ldr	r3, [r7, #4]
 127 001a 1B68     		ldr	r3, [r3]
 128              		.loc 1 94 5
 129 001c 204A     		ldr	r2, .L7
 130 001e 9342     		cmp	r3, r2
 131 0020 39D1     		bne	.L6
 132              	.LBB4:
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccVeR3eS.s 			page 5


 100:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 133              		.loc 1 100 5
 134 0022 204B     		ldr	r3, .L7+4
 135 0024 9B6D     		ldr	r3, [r3, #88]
 136 0026 1F4A     		ldr	r2, .L7+4
 137 0028 43F00073 		orr	r3, r3, #33554432
 138 002c 9365     		str	r3, [r2, #88]
 139 002e 1D4B     		ldr	r3, .L7+4
 140 0030 9B6D     		ldr	r3, [r3, #88]
 141 0032 03F00073 		and	r3, r3, #33554432
 142 0036 3B61     		str	r3, [r7, #16]
 143 0038 3B69     		ldr	r3, [r7, #16]
 144              	.LBE4:
 145              	.LBB5:
 101:Core/Src/stm32l4xx_hal_msp.c **** 
 102:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 102 5
 147 003a 1A4B     		ldr	r3, .L7+4
 148 003c DB6C     		ldr	r3, [r3, #76]
 149 003e 194A     		ldr	r2, .L7+4
 150 0040 43F00103 		orr	r3, r3, #1
 151 0044 D364     		str	r3, [r2, #76]
 152 0046 174B     		ldr	r3, .L7+4
 153 0048 DB6C     		ldr	r3, [r3, #76]
 154 004a 03F00103 		and	r3, r3, #1
 155 004e FB60     		str	r3, [r7, #12]
 156 0050 FB68     		ldr	r3, [r7, #12]
 157              	.LBE5:
 103:Core/Src/stm32l4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 104:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 105:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 106:Core/Src/stm32l4xx_hal_msp.c ****     */
 107:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 158              		.loc 1 107 25
 159 0052 4FF4C053 		mov	r3, #6144
 160 0056 7B61     		str	r3, [r7, #20]
 108:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 108 26
 162 0058 0223     		movs	r3, #2
 163 005a BB61     		str	r3, [r7, #24]
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 109 26
 165 005c 0023     		movs	r3, #0
 166 005e FB61     		str	r3, [r7, #28]
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 167              		.loc 1 110 27
 168 0060 0323     		movs	r3, #3
 169 0062 3B62     		str	r3, [r7, #32]
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 170              		.loc 1 111 31
 171 0064 0923     		movs	r3, #9
 172 0066 7B62     		str	r3, [r7, #36]
 112:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 112 5
 174 0068 07F11403 		add	r3, r7, #20
 175 006c 1946     		mov	r1, r3
 176 006e 4FF09040 		mov	r0, #1207959552
ARM GAS  /tmp/ccVeR3eS.s 			page 6


 177 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 114:Core/Src/stm32l4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 178              		.loc 1 115 5
 179 0076 0022     		movs	r2, #0
 180 0078 0521     		movs	r1, #5
 181 007a 1320     		movs	r0, #19
 182 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 116:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 183              		.loc 1 116 5
 184 0080 1320     		movs	r0, #19
 185 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 117:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 186              		.loc 1 117 5
 187 0086 0022     		movs	r2, #0
 188 0088 0521     		movs	r1, #5
 189 008a 1420     		movs	r0, #20
 190 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 191              		.loc 1 118 5
 192 0090 1420     		movs	r0, #20
 193 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 194              	.L6:
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 122:Core/Src/stm32l4xx_hal_msp.c ****   }
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c **** }
 195              		.loc 1 124 1
 196 0096 00BF     		nop
 197 0098 2837     		adds	r7, r7, #40
 198              	.LCFI8:
 199              		.cfi_def_cfa_offset 8
 200 009a BD46     		mov	sp, r7
 201              	.LCFI9:
 202              		.cfi_def_cfa_register 13
 203              		@ sp needed
 204 009c 80BD     		pop	{r7, pc}
 205              	.L8:
 206 009e 00BF     		.align	2
 207              	.L7:
 208 00a0 00640040 		.word	1073767424
 209 00a4 00100240 		.word	1073876992
 210              		.cfi_endproc
 211              	.LFE133:
 213              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_CAN_MspDeInit
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	HAL_CAN_MspDeInit:
 221              	.LFB134:
 125:Core/Src/stm32l4xx_hal_msp.c **** 
 126:Core/Src/stm32l4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccVeR3eS.s 			page 7


 127:Core/Src/stm32l4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 128:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 129:Core/Src/stm32l4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 130:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 131:Core/Src/stm32l4xx_hal_msp.c **** */
 132:Core/Src/stm32l4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 133:Core/Src/stm32l4xx_hal_msp.c **** {
 222              		.loc 1 133 1
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 8
 225              		@ frame_needed = 1, uses_anonymous_args = 0
 226 0000 80B5     		push	{r7, lr}
 227              	.LCFI10:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 7, -8
 230              		.cfi_offset 14, -4
 231 0002 82B0     		sub	sp, sp, #8
 232              	.LCFI11:
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              	.LCFI12:
 236              		.cfi_def_cfa_register 7
 237 0006 7860     		str	r0, [r7, #4]
 134:Core/Src/stm32l4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 238              		.loc 1 134 10
 239 0008 7B68     		ldr	r3, [r7, #4]
 240 000a 1B68     		ldr	r3, [r3]
 241              		.loc 1 134 5
 242 000c 0C4A     		ldr	r2, .L12
 243 000e 9342     		cmp	r3, r2
 244 0010 11D1     		bne	.L11
 135:Core/Src/stm32l4xx_hal_msp.c ****   {
 136:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 137:Core/Src/stm32l4xx_hal_msp.c **** 
 138:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 139:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 245              		.loc 1 140 5
 246 0012 0C4B     		ldr	r3, .L12+4
 247 0014 9B6D     		ldr	r3, [r3, #88]
 248 0016 0B4A     		ldr	r2, .L12+4
 249 0018 23F00073 		bic	r3, r3, #33554432
 250 001c 9365     		str	r3, [r2, #88]
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 143:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 144:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 145:Core/Src/stm32l4xx_hal_msp.c ****     */
 146:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 251              		.loc 1 146 5
 252 001e 4FF4C051 		mov	r1, #6144
 253 0022 4FF09040 		mov	r0, #1207959552
 254 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 147:Core/Src/stm32l4xx_hal_msp.c **** 
 148:Core/Src/stm32l4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 149:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 255              		.loc 1 149 5
ARM GAS  /tmp/ccVeR3eS.s 			page 8


 256 002a 1320     		movs	r0, #19
 257 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 150:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 258              		.loc 1 150 5
 259 0030 1420     		movs	r0, #20
 260 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 261              	.L11:
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 152:Core/Src/stm32l4xx_hal_msp.c **** 
 153:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 154:Core/Src/stm32l4xx_hal_msp.c ****   }
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c **** }
 262              		.loc 1 156 1
 263 0036 00BF     		nop
 264 0038 0837     		adds	r7, r7, #8
 265              	.LCFI13:
 266              		.cfi_def_cfa_offset 8
 267 003a BD46     		mov	sp, r7
 268              	.LCFI14:
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 003c 80BD     		pop	{r7, pc}
 272              	.L13:
 273 003e 00BF     		.align	2
 274              	.L12:
 275 0040 00640040 		.word	1073767424
 276 0044 00100240 		.word	1073876992
 277              		.cfi_endproc
 278              	.LFE134:
 280              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 281              		.align	1
 282              		.global	HAL_I2C_MspInit
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	HAL_I2C_MspInit:
 288              	.LFB135:
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 158:Core/Src/stm32l4xx_hal_msp.c **** /**
 159:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
 160:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 161:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 162:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32l4xx_hal_msp.c **** */
 164:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 165:Core/Src/stm32l4xx_hal_msp.c **** {
 289              		.loc 1 165 1
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 120
 292              		@ frame_needed = 1, uses_anonymous_args = 0
 293 0000 80B5     		push	{r7, lr}
 294              	.LCFI15:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 7, -8
 297              		.cfi_offset 14, -4
 298 0002 9EB0     		sub	sp, sp, #120
ARM GAS  /tmp/ccVeR3eS.s 			page 9


 299              	.LCFI16:
 300              		.cfi_def_cfa_offset 128
 301 0004 00AF     		add	r7, sp, #0
 302              	.LCFI17:
 303              		.cfi_def_cfa_register 7
 304 0006 7860     		str	r0, [r7, #4]
 166:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 305              		.loc 1 166 20
 306 0008 07F16403 		add	r3, r7, #100
 307 000c 0022     		movs	r2, #0
 308 000e 1A60     		str	r2, [r3]
 309 0010 5A60     		str	r2, [r3, #4]
 310 0012 9A60     		str	r2, [r3, #8]
 311 0014 DA60     		str	r2, [r3, #12]
 312 0016 1A61     		str	r2, [r3, #16]
 167:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 313              		.loc 1 167 28
 314 0018 07F11003 		add	r3, r7, #16
 315 001c 5422     		movs	r2, #84
 316 001e 0021     		movs	r1, #0
 317 0020 1846     		mov	r0, r3
 318 0022 FFF7FEFF 		bl	memset
 168:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 319              		.loc 1 168 10
 320 0026 7B68     		ldr	r3, [r7, #4]
 321 0028 1B68     		ldr	r3, [r3]
 322              		.loc 1 168 5
 323 002a 1E4A     		ldr	r2, .L18
 324 002c 9342     		cmp	r3, r2
 325 002e 35D1     		bne	.L17
 169:Core/Src/stm32l4xx_hal_msp.c ****   {
 170:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 172:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 175:Core/Src/stm32l4xx_hal_msp.c ****   */
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 326              		.loc 1 176 40
 327 0030 4023     		movs	r3, #64
 328 0032 3B61     		str	r3, [r7, #16]
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 329              		.loc 1 177 38
 330 0034 0023     		movs	r3, #0
 331 0036 FB63     		str	r3, [r7, #60]
 178:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 332              		.loc 1 178 9
 333 0038 07F11003 		add	r3, r7, #16
 334 003c 1846     		mov	r0, r3
 335 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 336 0042 0346     		mov	r3, r0
 337              		.loc 1 178 8
 338 0044 002B     		cmp	r3, #0
 339 0046 01D0     		beq	.L16
 179:Core/Src/stm32l4xx_hal_msp.c ****     {
 180:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 340              		.loc 1 180 7
ARM GAS  /tmp/ccVeR3eS.s 			page 10


 341 0048 FFF7FEFF 		bl	Error_Handler
 342              	.L16:
 343              	.LBB6:
 181:Core/Src/stm32l4xx_hal_msp.c ****     }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 344              		.loc 1 183 5
 345 004c 164B     		ldr	r3, .L18+4
 346 004e DB6C     		ldr	r3, [r3, #76]
 347 0050 154A     		ldr	r2, .L18+4
 348 0052 43F00203 		orr	r3, r3, #2
 349 0056 D364     		str	r3, [r2, #76]
 350 0058 134B     		ldr	r3, .L18+4
 351 005a DB6C     		ldr	r3, [r3, #76]
 352 005c 03F00203 		and	r3, r3, #2
 353 0060 FB60     		str	r3, [r7, #12]
 354 0062 FB68     		ldr	r3, [r7, #12]
 355              	.LBE6:
 184:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 185:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 186:Core/Src/stm32l4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 187:Core/Src/stm32l4xx_hal_msp.c ****     */
 188:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 356              		.loc 1 188 25
 357 0064 C023     		movs	r3, #192
 358 0066 7B66     		str	r3, [r7, #100]
 189:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 359              		.loc 1 189 26
 360 0068 1223     		movs	r3, #18
 361 006a BB66     		str	r3, [r7, #104]
 190:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 190 26
 363 006c 0023     		movs	r3, #0
 364 006e FB66     		str	r3, [r7, #108]
 191:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 365              		.loc 1 191 27
 366 0070 0323     		movs	r3, #3
 367 0072 3B67     		str	r3, [r7, #112]
 192:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 368              		.loc 1 192 31
 369 0074 0423     		movs	r3, #4
 370 0076 7B67     		str	r3, [r7, #116]
 193:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 371              		.loc 1 193 5
 372 0078 07F16403 		add	r3, r7, #100
 373 007c 1946     		mov	r1, r3
 374 007e 0B48     		ldr	r0, .L18+8
 375 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LBB7:
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 195:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 196:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 377              		.loc 1 196 5
 378 0084 084B     		ldr	r3, .L18+4
 379 0086 9B6D     		ldr	r3, [r3, #88]
 380 0088 074A     		ldr	r2, .L18+4
 381 008a 43F40013 		orr	r3, r3, #2097152
ARM GAS  /tmp/ccVeR3eS.s 			page 11


 382 008e 9365     		str	r3, [r2, #88]
 383 0090 054B     		ldr	r3, .L18+4
 384 0092 9B6D     		ldr	r3, [r3, #88]
 385 0094 03F40013 		and	r3, r3, #2097152
 386 0098 BB60     		str	r3, [r7, #8]
 387 009a BB68     		ldr	r3, [r7, #8]
 388              	.L17:
 389              	.LBE7:
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 200:Core/Src/stm32l4xx_hal_msp.c ****   }
 201:Core/Src/stm32l4xx_hal_msp.c **** 
 202:Core/Src/stm32l4xx_hal_msp.c **** }
 390              		.loc 1 202 1
 391 009c 00BF     		nop
 392 009e 7837     		adds	r7, r7, #120
 393              	.LCFI18:
 394              		.cfi_def_cfa_offset 8
 395 00a0 BD46     		mov	sp, r7
 396              	.LCFI19:
 397              		.cfi_def_cfa_register 13
 398              		@ sp needed
 399 00a2 80BD     		pop	{r7, pc}
 400              	.L19:
 401              		.align	2
 402              	.L18:
 403 00a4 00540040 		.word	1073763328
 404 00a8 00100240 		.word	1073876992
 405 00ac 00040048 		.word	1207960576
 406              		.cfi_endproc
 407              	.LFE135:
 409              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_I2C_MspDeInit
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	HAL_I2C_MspDeInit:
 417              	.LFB136:
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 204:Core/Src/stm32l4xx_hal_msp.c **** /**
 205:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 206:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 207:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 208:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 209:Core/Src/stm32l4xx_hal_msp.c **** */
 210:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 211:Core/Src/stm32l4xx_hal_msp.c **** {
 418              		.loc 1 211 1
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 8
 421              		@ frame_needed = 1, uses_anonymous_args = 0
 422 0000 80B5     		push	{r7, lr}
 423              	.LCFI20:
 424              		.cfi_def_cfa_offset 8
 425              		.cfi_offset 7, -8
ARM GAS  /tmp/ccVeR3eS.s 			page 12


 426              		.cfi_offset 14, -4
 427 0002 82B0     		sub	sp, sp, #8
 428              	.LCFI21:
 429              		.cfi_def_cfa_offset 16
 430 0004 00AF     		add	r7, sp, #0
 431              	.LCFI22:
 432              		.cfi_def_cfa_register 7
 433 0006 7860     		str	r0, [r7, #4]
 212:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 434              		.loc 1 212 10
 435 0008 7B68     		ldr	r3, [r7, #4]
 436 000a 1B68     		ldr	r3, [r3]
 437              		.loc 1 212 5
 438 000c 0A4A     		ldr	r2, .L23
 439 000e 9342     		cmp	r3, r2
 440 0010 0DD1     		bne	.L22
 213:Core/Src/stm32l4xx_hal_msp.c ****   {
 214:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 215:Core/Src/stm32l4xx_hal_msp.c **** 
 216:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 217:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 218:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 441              		.loc 1 218 5
 442 0012 0A4B     		ldr	r3, .L23+4
 443 0014 9B6D     		ldr	r3, [r3, #88]
 444 0016 094A     		ldr	r2, .L23+4
 445 0018 23F40013 		bic	r3, r3, #2097152
 446 001c 9365     		str	r3, [r2, #88]
 219:Core/Src/stm32l4xx_hal_msp.c **** 
 220:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 221:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 222:Core/Src/stm32l4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 223:Core/Src/stm32l4xx_hal_msp.c ****     */
 224:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 447              		.loc 1 224 5
 448 001e 4021     		movs	r1, #64
 449 0020 0748     		ldr	r0, .L23+8
 450 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 451              		.loc 1 226 5
 452 0026 8021     		movs	r1, #128
 453 0028 0548     		ldr	r0, .L23+8
 454 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 455              	.L22:
 227:Core/Src/stm32l4xx_hal_msp.c **** 
 228:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 229:Core/Src/stm32l4xx_hal_msp.c **** 
 230:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 231:Core/Src/stm32l4xx_hal_msp.c ****   }
 232:Core/Src/stm32l4xx_hal_msp.c **** 
 233:Core/Src/stm32l4xx_hal_msp.c **** }
 456              		.loc 1 233 1
 457 002e 00BF     		nop
 458 0030 0837     		adds	r7, r7, #8
 459              	.LCFI23:
 460              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccVeR3eS.s 			page 13


 461 0032 BD46     		mov	sp, r7
 462              	.LCFI24:
 463              		.cfi_def_cfa_register 13
 464              		@ sp needed
 465 0034 80BD     		pop	{r7, pc}
 466              	.L24:
 467 0036 00BF     		.align	2
 468              	.L23:
 469 0038 00540040 		.word	1073763328
 470 003c 00100240 		.word	1073876992
 471 0040 00040048 		.word	1207960576
 472              		.cfi_endproc
 473              	.LFE136:
 475              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 476              		.align	1
 477              		.global	HAL_UART_MspInit
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 482              	HAL_UART_MspInit:
 483              	.LFB137:
 234:Core/Src/stm32l4xx_hal_msp.c **** 
 235:Core/Src/stm32l4xx_hal_msp.c **** /**
 236:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 237:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 238:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 239:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 240:Core/Src/stm32l4xx_hal_msp.c **** */
 241:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 242:Core/Src/stm32l4xx_hal_msp.c **** {
 484              		.loc 1 242 1
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 128
 487              		@ frame_needed = 1, uses_anonymous_args = 0
 488 0000 80B5     		push	{r7, lr}
 489              	.LCFI25:
 490              		.cfi_def_cfa_offset 8
 491              		.cfi_offset 7, -8
 492              		.cfi_offset 14, -4
 493 0002 A0B0     		sub	sp, sp, #128
 494              	.LCFI26:
 495              		.cfi_def_cfa_offset 136
 496 0004 00AF     		add	r7, sp, #0
 497              	.LCFI27:
 498              		.cfi_def_cfa_register 7
 499 0006 7860     		str	r0, [r7, #4]
 243:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 500              		.loc 1 243 20
 501 0008 07F16C03 		add	r3, r7, #108
 502 000c 0022     		movs	r2, #0
 503 000e 1A60     		str	r2, [r3]
 504 0010 5A60     		str	r2, [r3, #4]
 505 0012 9A60     		str	r2, [r3, #8]
 506 0014 DA60     		str	r2, [r3, #12]
 507 0016 1A61     		str	r2, [r3, #16]
 244:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 508              		.loc 1 244 28
ARM GAS  /tmp/ccVeR3eS.s 			page 14


 509 0018 07F11803 		add	r3, r7, #24
 510 001c 5422     		movs	r2, #84
 511 001e 0021     		movs	r1, #0
 512 0020 1846     		mov	r0, r3
 513 0022 FFF7FEFF 		bl	memset
 245:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 514              		.loc 1 245 11
 515 0026 7B68     		ldr	r3, [r7, #4]
 516 0028 1B68     		ldr	r3, [r3]
 517              		.loc 1 245 5
 518 002a 5B4A     		ldr	r2, .L31
 519 002c 9342     		cmp	r3, r2
 520 002e 40F0AE80 		bne	.L30
 246:Core/Src/stm32l4xx_hal_msp.c ****   {
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 250:Core/Src/stm32l4xx_hal_msp.c **** 
 251:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 252:Core/Src/stm32l4xx_hal_msp.c ****   */
 253:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 521              		.loc 1 253 40
 522 0032 0123     		movs	r3, #1
 523 0034 BB61     		str	r3, [r7, #24]
 254:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 524              		.loc 1 254 40
 525 0036 0023     		movs	r3, #0
 526 0038 BB63     		str	r3, [r7, #56]
 255:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 527              		.loc 1 255 9
 528 003a 07F11803 		add	r3, r7, #24
 529 003e 1846     		mov	r0, r3
 530 0040 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 531 0044 0346     		mov	r3, r0
 532              		.loc 1 255 8
 533 0046 002B     		cmp	r3, #0
 534 0048 01D0     		beq	.L27
 256:Core/Src/stm32l4xx_hal_msp.c ****     {
 257:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 535              		.loc 1 257 7
 536 004a FFF7FEFF 		bl	Error_Handler
 537              	.L27:
 538              	.LBB8:
 258:Core/Src/stm32l4xx_hal_msp.c ****     }
 259:Core/Src/stm32l4xx_hal_msp.c **** 
 260:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 261:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 539              		.loc 1 261 5
 540 004e 534B     		ldr	r3, .L31+4
 541 0050 1B6E     		ldr	r3, [r3, #96]
 542 0052 524A     		ldr	r2, .L31+4
 543 0054 43F48043 		orr	r3, r3, #16384
 544 0058 1366     		str	r3, [r2, #96]
 545 005a 504B     		ldr	r3, .L31+4
 546 005c 1B6E     		ldr	r3, [r3, #96]
 547 005e 03F48043 		and	r3, r3, #16384
 548 0062 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccVeR3eS.s 			page 15


 549 0064 7B69     		ldr	r3, [r7, #20]
 550              	.LBE8:
 551              	.LBB9:
 262:Core/Src/stm32l4xx_hal_msp.c **** 
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 552              		.loc 1 263 5
 553 0066 4D4B     		ldr	r3, .L31+4
 554 0068 DB6C     		ldr	r3, [r3, #76]
 555 006a 4C4A     		ldr	r2, .L31+4
 556 006c 43F00103 		orr	r3, r3, #1
 557 0070 D364     		str	r3, [r2, #76]
 558 0072 4A4B     		ldr	r3, .L31+4
 559 0074 DB6C     		ldr	r3, [r3, #76]
 560 0076 03F00103 		and	r3, r3, #1
 561 007a 3B61     		str	r3, [r7, #16]
 562 007c 3B69     		ldr	r3, [r7, #16]
 563              	.LBE9:
 564              	.LBB10:
 264:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 565              		.loc 1 264 5
 566 007e 474B     		ldr	r3, .L31+4
 567 0080 DB6C     		ldr	r3, [r3, #76]
 568 0082 464A     		ldr	r2, .L31+4
 569 0084 43F00203 		orr	r3, r3, #2
 570 0088 D364     		str	r3, [r2, #76]
 571 008a 444B     		ldr	r3, .L31+4
 572 008c DB6C     		ldr	r3, [r3, #76]
 573 008e 03F00203 		and	r3, r3, #2
 574 0092 FB60     		str	r3, [r7, #12]
 575 0094 FB68     		ldr	r3, [r7, #12]
 576              	.LBE10:
 265:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 266:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 267:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 268:Core/Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> USART1_RTS
 269:Core/Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> USART1_CTS
 270:Core/Src/stm32l4xx_hal_msp.c ****     */
 271:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 577              		.loc 1 271 25
 578 0096 4FF4C063 		mov	r3, #1536
 579 009a FB66     		str	r3, [r7, #108]
 272:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 580              		.loc 1 272 26
 581 009c 0223     		movs	r3, #2
 582 009e 3B67     		str	r3, [r7, #112]
 273:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 583              		.loc 1 273 26
 584 00a0 0023     		movs	r3, #0
 585 00a2 7B67     		str	r3, [r7, #116]
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 586              		.loc 1 274 27
 587 00a4 0323     		movs	r3, #3
 588 00a6 BB67     		str	r3, [r7, #120]
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 589              		.loc 1 275 31
 590 00a8 0723     		movs	r3, #7
 591 00aa FB67     		str	r3, [r7, #124]
ARM GAS  /tmp/ccVeR3eS.s 			page 16


 276:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 592              		.loc 1 276 5
 593 00ac 07F16C03 		add	r3, r7, #108
 594 00b0 1946     		mov	r1, r3
 595 00b2 4FF09040 		mov	r0, #1207959552
 596 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 277:Core/Src/stm32l4xx_hal_msp.c **** 
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 597              		.loc 1 278 25
 598 00ba 1823     		movs	r3, #24
 599 00bc FB66     		str	r3, [r7, #108]
 279:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 600              		.loc 1 279 26
 601 00be 0223     		movs	r3, #2
 602 00c0 3B67     		str	r3, [r7, #112]
 280:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 603              		.loc 1 280 26
 604 00c2 0023     		movs	r3, #0
 605 00c4 7B67     		str	r3, [r7, #116]
 281:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 606              		.loc 1 281 27
 607 00c6 0323     		movs	r3, #3
 608 00c8 BB67     		str	r3, [r7, #120]
 282:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 609              		.loc 1 282 31
 610 00ca 0723     		movs	r3, #7
 611 00cc FB67     		str	r3, [r7, #124]
 283:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 612              		.loc 1 283 5
 613 00ce 07F16C03 		add	r3, r7, #108
 614 00d2 1946     		mov	r1, r3
 615 00d4 3248     		ldr	r0, .L31+8
 616 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 284:Core/Src/stm32l4xx_hal_msp.c **** 
 285:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA Init */
 286:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1_RX Init */
 287:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 617              		.loc 1 287 29
 618 00da 324B     		ldr	r3, .L31+12
 619 00dc 324A     		ldr	r2, .L31+16
 620 00de 1A60     		str	r2, [r3]
 288:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 621              		.loc 1 288 33
 622 00e0 304B     		ldr	r3, .L31+12
 623 00e2 0222     		movs	r2, #2
 624 00e4 5A60     		str	r2, [r3, #4]
 289:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 625              		.loc 1 289 35
 626 00e6 2F4B     		ldr	r3, .L31+12
 627 00e8 0022     		movs	r2, #0
 628 00ea 9A60     		str	r2, [r3, #8]
 290:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 629              		.loc 1 290 35
 630 00ec 2D4B     		ldr	r3, .L31+12
 631 00ee 0022     		movs	r2, #0
 632 00f0 DA60     		str	r2, [r3, #12]
 291:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccVeR3eS.s 			page 17


 633              		.loc 1 291 32
 634 00f2 2C4B     		ldr	r3, .L31+12
 635 00f4 8022     		movs	r2, #128
 636 00f6 1A61     		str	r2, [r3, #16]
 292:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 637              		.loc 1 292 45
 638 00f8 2A4B     		ldr	r3, .L31+12
 639 00fa 0022     		movs	r2, #0
 640 00fc 5A61     		str	r2, [r3, #20]
 293:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 641              		.loc 1 293 42
 642 00fe 294B     		ldr	r3, .L31+12
 643 0100 0022     		movs	r2, #0
 644 0102 9A61     		str	r2, [r3, #24]
 294:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 645              		.loc 1 294 30
 646 0104 274B     		ldr	r3, .L31+12
 647 0106 2022     		movs	r2, #32
 648 0108 DA61     		str	r2, [r3, #28]
 295:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 649              		.loc 1 295 34
 650 010a 264B     		ldr	r3, .L31+12
 651 010c 0022     		movs	r2, #0
 652 010e 1A62     		str	r2, [r3, #32]
 296:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 653              		.loc 1 296 9
 654 0110 2448     		ldr	r0, .L31+12
 655 0112 FFF7FEFF 		bl	HAL_DMA_Init
 656 0116 0346     		mov	r3, r0
 657              		.loc 1 296 8
 658 0118 002B     		cmp	r3, #0
 659 011a 01D0     		beq	.L28
 297:Core/Src/stm32l4xx_hal_msp.c ****     {
 298:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 660              		.loc 1 298 7
 661 011c FFF7FEFF 		bl	Error_Handler
 662              	.L28:
 299:Core/Src/stm32l4xx_hal_msp.c ****     }
 300:Core/Src/stm32l4xx_hal_msp.c **** 
 301:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 663              		.loc 1 301 5
 664 0120 7B68     		ldr	r3, [r7, #4]
 665 0122 204A     		ldr	r2, .L31+12
 666 0124 1A67     		str	r2, [r3, #112]
 667 0126 1F4A     		ldr	r2, .L31+12
 668 0128 7B68     		ldr	r3, [r7, #4]
 669 012a 9362     		str	r3, [r2, #40]
 302:Core/Src/stm32l4xx_hal_msp.c **** 
 303:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1_TX Init */
 304:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Channel4;
 670              		.loc 1 304 29
 671 012c 1F4B     		ldr	r3, .L31+20
 672 012e 204A     		ldr	r2, .L31+24
 673 0130 1A60     		str	r2, [r3]
 305:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 674              		.loc 1 305 33
 675 0132 1E4B     		ldr	r3, .L31+20
ARM GAS  /tmp/ccVeR3eS.s 			page 18


 676 0134 0222     		movs	r2, #2
 677 0136 5A60     		str	r2, [r3, #4]
 306:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 678              		.loc 1 306 35
 679 0138 1C4B     		ldr	r3, .L31+20
 680 013a 1022     		movs	r2, #16
 681 013c 9A60     		str	r2, [r3, #8]
 307:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 682              		.loc 1 307 35
 683 013e 1B4B     		ldr	r3, .L31+20
 684 0140 0022     		movs	r2, #0
 685 0142 DA60     		str	r2, [r3, #12]
 308:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 686              		.loc 1 308 32
 687 0144 194B     		ldr	r3, .L31+20
 688 0146 8022     		movs	r2, #128
 689 0148 1A61     		str	r2, [r3, #16]
 309:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 690              		.loc 1 309 45
 691 014a 184B     		ldr	r3, .L31+20
 692 014c 0022     		movs	r2, #0
 693 014e 5A61     		str	r2, [r3, #20]
 310:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 694              		.loc 1 310 42
 695 0150 164B     		ldr	r3, .L31+20
 696 0152 0022     		movs	r2, #0
 697 0154 9A61     		str	r2, [r3, #24]
 311:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 698              		.loc 1 311 30
 699 0156 154B     		ldr	r3, .L31+20
 700 0158 0022     		movs	r2, #0
 701 015a DA61     		str	r2, [r3, #28]
 312:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 702              		.loc 1 312 34
 703 015c 134B     		ldr	r3, .L31+20
 704 015e 0022     		movs	r2, #0
 705 0160 1A62     		str	r2, [r3, #32]
 313:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 706              		.loc 1 313 9
 707 0162 1248     		ldr	r0, .L31+20
 708 0164 FFF7FEFF 		bl	HAL_DMA_Init
 709 0168 0346     		mov	r3, r0
 710              		.loc 1 313 8
 711 016a 002B     		cmp	r3, #0
 712 016c 01D0     		beq	.L29
 314:Core/Src/stm32l4xx_hal_msp.c ****     {
 315:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 713              		.loc 1 315 7
 714 016e FFF7FEFF 		bl	Error_Handler
 715              	.L29:
 316:Core/Src/stm32l4xx_hal_msp.c ****     }
 317:Core/Src/stm32l4xx_hal_msp.c **** 
 318:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 716              		.loc 1 318 5
 717 0172 7B68     		ldr	r3, [r7, #4]
 718 0174 0D4A     		ldr	r2, .L31+20
 719 0176 DA66     		str	r2, [r3, #108]
ARM GAS  /tmp/ccVeR3eS.s 			page 19


 720 0178 0C4A     		ldr	r2, .L31+20
 721 017a 7B68     		ldr	r3, [r7, #4]
 722 017c 9362     		str	r3, [r2, #40]
 319:Core/Src/stm32l4xx_hal_msp.c **** 
 320:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 interrupt Init */
 321:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 723              		.loc 1 321 5
 724 017e 0022     		movs	r2, #0
 725 0180 0521     		movs	r1, #5
 726 0182 2520     		movs	r0, #37
 727 0184 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 728              		.loc 1 322 5
 729 0188 2520     		movs	r0, #37
 730 018a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 731              	.L30:
 323:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 324:Core/Src/stm32l4xx_hal_msp.c **** 
 325:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 326:Core/Src/stm32l4xx_hal_msp.c ****   }
 327:Core/Src/stm32l4xx_hal_msp.c **** 
 328:Core/Src/stm32l4xx_hal_msp.c **** }
 732              		.loc 1 328 1
 733 018e 00BF     		nop
 734 0190 8037     		adds	r7, r7, #128
 735              	.LCFI28:
 736              		.cfi_def_cfa_offset 8
 737 0192 BD46     		mov	sp, r7
 738              	.LCFI29:
 739              		.cfi_def_cfa_register 13
 740              		@ sp needed
 741 0194 80BD     		pop	{r7, pc}
 742              	.L32:
 743 0196 00BF     		.align	2
 744              	.L31:
 745 0198 00380140 		.word	1073821696
 746 019c 00100240 		.word	1073876992
 747 01a0 00040048 		.word	1207960576
 748 01a4 00000000 		.word	hdma_usart1_rx
 749 01a8 58000240 		.word	1073872984
 750 01ac 00000000 		.word	hdma_usart1_tx
 751 01b0 44000240 		.word	1073872964
 752              		.cfi_endproc
 753              	.LFE137:
 755              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 756              		.align	1
 757              		.global	HAL_UART_MspDeInit
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	HAL_UART_MspDeInit:
 763              	.LFB138:
 329:Core/Src/stm32l4xx_hal_msp.c **** 
 330:Core/Src/stm32l4xx_hal_msp.c **** /**
 331:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 332:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 333:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccVeR3eS.s 			page 20


 334:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 335:Core/Src/stm32l4xx_hal_msp.c **** */
 336:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 337:Core/Src/stm32l4xx_hal_msp.c **** {
 764              		.loc 1 337 1
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 8
 767              		@ frame_needed = 1, uses_anonymous_args = 0
 768 0000 80B5     		push	{r7, lr}
 769              	.LCFI30:
 770              		.cfi_def_cfa_offset 8
 771              		.cfi_offset 7, -8
 772              		.cfi_offset 14, -4
 773 0002 82B0     		sub	sp, sp, #8
 774              	.LCFI31:
 775              		.cfi_def_cfa_offset 16
 776 0004 00AF     		add	r7, sp, #0
 777              	.LCFI32:
 778              		.cfi_def_cfa_register 7
 779 0006 7860     		str	r0, [r7, #4]
 338:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 780              		.loc 1 338 11
 781 0008 7B68     		ldr	r3, [r7, #4]
 782 000a 1B68     		ldr	r3, [r3]
 783              		.loc 1 338 5
 784 000c 114A     		ldr	r2, .L36
 785 000e 9342     		cmp	r3, r2
 786 0010 1CD1     		bne	.L35
 339:Core/Src/stm32l4xx_hal_msp.c ****   {
 340:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 341:Core/Src/stm32l4xx_hal_msp.c **** 
 342:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 343:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 344:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 787              		.loc 1 344 5
 788 0012 114B     		ldr	r3, .L36+4
 789 0014 1B6E     		ldr	r3, [r3, #96]
 790 0016 104A     		ldr	r2, .L36+4
 791 0018 23F48043 		bic	r3, r3, #16384
 792 001c 1366     		str	r3, [r2, #96]
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 346:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 347:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 348:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 349:Core/Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> USART1_RTS
 350:Core/Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> USART1_CTS
 351:Core/Src/stm32l4xx_hal_msp.c ****     */
 352:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 793              		.loc 1 352 5
 794 001e 4FF4C061 		mov	r1, #1536
 795 0022 4FF09040 		mov	r0, #1207959552
 796 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 354:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 797              		.loc 1 354 5
 798 002a 1821     		movs	r1, #24
 799 002c 0B48     		ldr	r0, .L36+8
ARM GAS  /tmp/ccVeR3eS.s 			page 21


 800 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 355:Core/Src/stm32l4xx_hal_msp.c **** 
 356:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 357:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 801              		.loc 1 357 5
 802 0032 7B68     		ldr	r3, [r7, #4]
 803 0034 1B6F     		ldr	r3, [r3, #112]
 804 0036 1846     		mov	r0, r3
 805 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
 358:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 806              		.loc 1 358 5
 807 003c 7B68     		ldr	r3, [r7, #4]
 808 003e DB6E     		ldr	r3, [r3, #108]
 809 0040 1846     		mov	r0, r3
 810 0042 FFF7FEFF 		bl	HAL_DMA_DeInit
 359:Core/Src/stm32l4xx_hal_msp.c **** 
 360:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 361:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 811              		.loc 1 361 5
 812 0046 2520     		movs	r0, #37
 813 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 814              	.L35:
 362:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 363:Core/Src/stm32l4xx_hal_msp.c **** 
 364:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 365:Core/Src/stm32l4xx_hal_msp.c ****   }
 366:Core/Src/stm32l4xx_hal_msp.c **** 
 367:Core/Src/stm32l4xx_hal_msp.c **** }
 815              		.loc 1 367 1
 816 004c 00BF     		nop
 817 004e 0837     		adds	r7, r7, #8
 818              	.LCFI33:
 819              		.cfi_def_cfa_offset 8
 820 0050 BD46     		mov	sp, r7
 821              	.LCFI34:
 822              		.cfi_def_cfa_register 13
 823              		@ sp needed
 824 0052 80BD     		pop	{r7, pc}
 825              	.L37:
 826              		.align	2
 827              	.L36:
 828 0054 00380140 		.word	1073821696
 829 0058 00100240 		.word	1073876992
 830 005c 00040048 		.word	1207960576
 831              		.cfi_endproc
 832              	.LFE138:
 834              		.text
 835              	.Letext0:
 836              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 837              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 838              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 839              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 840              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 841              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 842              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 843              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 844              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_can.h"
ARM GAS  /tmp/ccVeR3eS.s 			page 22


 845              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 846              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
ARM GAS  /tmp/ccVeR3eS.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccVeR3eS.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccVeR3eS.s:88     .text.HAL_MspInit:000000000000004c $d
     /tmp/ccVeR3eS.s:93     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:99     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccVeR3eS.s:208    .text.HAL_CAN_MspInit:00000000000000a0 $d
     /tmp/ccVeR3eS.s:214    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:220    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccVeR3eS.s:275    .text.HAL_CAN_MspDeInit:0000000000000040 $d
     /tmp/ccVeR3eS.s:281    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:287    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccVeR3eS.s:403    .text.HAL_I2C_MspInit:00000000000000a4 $d
     /tmp/ccVeR3eS.s:410    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:416    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccVeR3eS.s:469    .text.HAL_I2C_MspDeInit:0000000000000038 $d
     /tmp/ccVeR3eS.s:476    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:482    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccVeR3eS.s:745    .text.HAL_UART_MspInit:0000000000000198 $d
     /tmp/ccVeR3eS.s:756    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccVeR3eS.s:762    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccVeR3eS.s:828    .text.HAL_UART_MspDeInit:0000000000000054 $d
                           .group:0000000000000000 wm4.0.7c07f3f6b993d5df097fdb8d3ce9a6de
                           .group:0000000000000000 wm4.stm32l4xx_hal_conf.h.25.67df7bfb263225dfcb11ad6d535659e5
                           .group:0000000000000000 wm4.stm32l4xx.h.38.13610480d662c5d808817940a37afcf4
                           .group:0000000000000000 wm4.stm32l432xx.h.34.64bfd283c23d6d1aa5faea715519c36d
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l432xx.h.380.93d43fb335c0ebed2f7b80a16f382831
                           .group:0000000000000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.22.60f4b739ef84b68a7e7ed16e5103575e
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32l4xx_hal_def.h.57.b521302d6c089e94008be04ada42518c
                           .group:0000000000000000 wm4.stm32l4xx_hal_rcc.h.156.c2cf90ca16490b11bfea6d5b9c02447d
                           .group:0000000000000000 wm4.stm32l4xx_hal_rcc_ex.h.20.9d2cd8406af411ccecbbc69175fe86df
                           .group:0000000000000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:0000000000000000 wm4.stm32l4xx_hal_gpio_ex.h.21.bbbc787a7485a4871211b5fa6c8b588b
                           .group:0000000000000000 wm4.stm32l4xx_hal_dma.h.21.85535a9033ff7e527296f1cd4943a831
                           .group:0000000000000000 wm4.stm32l4xx_hal_cortex.h.21.94fe10dd50baf2cef42a470b44b9074a
                           .group:0000000000000000 wm4.stm32l4xx_hal_can.h.21.b5d46d7f01b4bc61c276be2c4b59db6b
                           .group:0000000000000000 wm4.stm32l4xx_hal_exti.h.21.d3645023ea960a07b41f6c9b90a2ecc4
                           .group:0000000000000000 wm4.stm32l4xx_hal_flash.h.20.3f4ef626abeefd93430968dc6defca64
                           .group:0000000000000000 wm4.stm32l4xx_hal_flash.h.848.b5e1a92ab03fcd2ac5572c217f864bbd
                           .group:0000000000000000 wm4.stm32l4xx_hal_i2c.h.21.1c548a113da5711525bbba5ee1988cbd
                           .group:0000000000000000 wm4.stm32l4xx_hal_i2c_ex.h.21.a624122f67715a687a1d5f17f7841251
                           .group:0000000000000000 wm4.stm32l4xx_hal_i2c.h.738.08f9916803fd1d9db10b6451187300a7
                           .group:0000000000000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
ARM GAS  /tmp/ccVeR3eS.s 			page 24


                           .group:0000000000000000 wm4.stm32l4xx_hal_pwr_ex.h.21.5c96c6ce2d8c449959a988a298b6fd6b
                           .group:0000000000000000 wm4.stm32l4xx_hal_tim.h.21.514f1bd267cd24adfb57081a913ef29f
                           .group:0000000000000000 wm4.stm32l4xx_hal_tim_ex.h.21.fc4cf6652f188acb945f023f83d5be40
                           .group:0000000000000000 wm4.stm32l4xx_hal_uart.h.21.fc846d838d179e557421cc5a6a90c71c
                           .group:0000000000000000 wm4.stm32l4xx_hal_uart_ex.h.21.a0d4c7c414dffdc178f0a3a708ac77ea
                           .group:0000000000000000 wm4.stm32l4xx_hal.h.75.771e267559f2fdcd4148207229da2f39
                           .group:0000000000000000 wm4.main.h.60.84418a90fcd58ba06baa4da515eb273a

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
hdma_usart1_rx
hdma_usart1_tx
HAL_DMA_DeInit
