<h2 id="id-2016-05-10-DMIuArchReview-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b3836ed4d6b0070161fb7" href="https://arterisip.atlassian.net/wiki/people/624b3836ed4d6b0070161fb7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Kent Orthner (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b36b8ed4d6b0070161ed9" href="https://arterisip.atlassian.net/wiki/people/624b36b8ed4d6b0070161ed9?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Kruckemyer (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b36c77a3f9e006ab52f3c" href="https://arterisip.atlassian.net/wiki/people/624b36c77a3f9e006ab52f3c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Parimal Gaikwad (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624b370cf6a26900695fd0c3" href="https://arterisip.atlassian.net/wiki/people/624b370cf6a26900695fd0c3?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Wang (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="557058:fd84ef99-a1ca-4a6b-b607-aa3687a0c29a" href="https://arterisip.atlassian.net/wiki/people/557058:fd84ef99-a1ca-4a6b-b607-aa3687a0c29a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Craig Forrest (Deactivated)</a></li></ul><h2 id="id-2016-05-10-DMIuArchReview-Discussionitems">Discussion items</h2><p> </p><p>Optimization Opportunities</p><ul><li>Perhaps size the HTT data less than HTT-Ctrl, taking advantage of the latency of the embedded memory.  </li><li>The control portion of the output of FIFO 15 feeds into 2 arms of the 3-input DTR output mux.  We could optimize by using a 2:1 mux for the control portion.</li><li>The output of the RTT &amp; HTT data structures have error detect and correct serially after the memory read.  This could be optimized by putting the correct logic off to the side with a pipeline bubble.</li><li>HTT &amp; RTT memories could be a single memory.</li></ul><p> </p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16167179/20160510_150406_resized.jpg?api=v2"></span></p>