[dumpfile] "advanced_wrapping_counter.testbench.vcd"
[savefile] "advanced_wrapping_counter.testbench.gtkw"
[timestart] 0
[size] 1728 1051
[pos] -1 -1
*-10.895558 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 200
[signals_width] 300
[sst_expanded] 1
[sst_vpaned_height] 300
@28
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.clock
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.resetn
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.load_enable
@24
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.load_count[1:0]
@28
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.decrement
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.increment
@24
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.count[1:0]
@28
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.minimum
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.maximum
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.underflow
advanced_wrapping_counter__testbench.advanced_wrapping_counter_dut.overflow
[pattern_trace] 1
[pattern_trace] 0
