

================================================================
== Vitis HLS Report for 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:67]   --->   Operation 12 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:64]   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_22, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_23, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_22, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_23, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282"   --->   Operation 19 'read' 'brmerge282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 20 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond"   --->   Operation 21 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul"   --->   Operation 22 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90"   --->   Operation 23 'read' 'cond90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 24 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111"   --->   Operation 25 'read' 'cmp111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0"   --->   Operation 26 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 0, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 0, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body58" [../kernel/Compute.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 31 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [../kernel/Compute.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%add_ln64 = add i11 %indvar_flatten6_load, i11 1" [../kernel/Compute.cpp:64]   --->   Operation 33 'add' 'add_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub" [../kernel/Compute.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 35 'load' 'm1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln67 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Compute.cpp:67]   --->   Operation 36 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load" [../kernel/Compute.cpp:64]   --->   Operation 37 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_ugt  i7 %select_ln64, i7 21" [../kernel/Compute.cpp:82]   --->   Operation 38 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6" [../kernel/Compute.cpp:83]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln83 = icmp_eq  i2 %tmp, i2 0" [../kernel/Compute.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln64)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_16)   --->   "%and_ln80 = and i1 %brmerge282_read, i1 %icmp_ln82" [../kernel/Compute.cpp:80]   --->   Operation 41 'and' 'and_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln80_16 = and i1 %and_ln80, i1 %icmp_ln83" [../kernel/Compute.cpp:80]   --->   Operation 42 'and' 'and_ln80_16' <Predicate = (!icmp_ln64)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80_16, void %if.end86_ifconv, void %if.then72" [../kernel/Compute.cpp:80]   --->   Operation 43 'br' 'br_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%icmp_ln85 = icmp_eq  i7 %select_ln64, i7 22" [../kernel/Compute.cpp:85]   --->   Operation 44 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln64 & and_ln80_16)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.then83, void %if.then75" [../kernel/Compute.cpp:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln64 & and_ln80_16)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end86_ifconv" [../kernel/Compute.cpp:97]   --->   Operation 46 'br' 'br_ln97' <Predicate = (!icmp_ln64 & and_ln80_16)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %select_ln64, i7 1" [../kernel/Compute.cpp:67]   --->   Operation 47 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln64 = store i11 %add_ln64, i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 48 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 49 'store' 'store_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 50 'load' 'n1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln64_16 = add i5 %n1_load, i5 1" [../kernel/Compute.cpp:64]   --->   Operation 51 'add' 'add_ln64_16' <Predicate = (icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln64_16 = select i1 %icmp_ln67, i5 %add_ln64_16, i5 %n1_load" [../kernel/Compute.cpp:64]   --->   Operation 52 'select' 'select_ln64_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %select_ln64_16" [../kernel/Compute.cpp:64]   --->   Operation 53 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%add91 = add i5 %select_ln64_16, i5 %cond90_read" [../kernel/Compute.cpp:64]   --->   Operation 54 'add' 'add91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%add106 = add i27 %mul_read, i27 %zext_ln64" [../kernel/Compute.cpp:64]   --->   Operation 55 'add' 'add106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%add106_cast = zext i27 %add106" [../kernel/Compute.cpp:64]   --->   Operation 56 'zext' 'add106_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty_236 = trunc i5 %select_ln64_16" [../kernel/Compute.cpp:64]   --->   Operation 57 'trunc' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%add = add i5 %select_ln64_16, i5 %cond_read" [../kernel/Compute.cpp:64]   --->   Operation 58 'add' 'add' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add_cast = zext i5 %add" [../kernel/Compute.cpp:64]   --->   Operation 59 'zext' 'add_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%aBuffer_addr_18 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast" [../kernel/Compute.cpp:64]   --->   Operation 60 'getelementptr' 'aBuffer_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_read" [../kernel/Compute.cpp:64]   --->   Operation 61 'icmp' 'inBoundsN' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.46ns)   --->   "%read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84]   --->   Operation 62 'read' 'read' <Predicate = (and_ln80_16)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 63 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_23, i32 %read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:94]   --->   Operation 63 'write' 'write_ln406' <Predicate = (and_ln80_16 & !icmp_ln85)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end85"   --->   Operation 64 'br' 'br_ln0' <Predicate = (and_ln80_16 & !icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %read, i5 %aBuffer_addr_18" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:87]   --->   Operation 65 'store' 'store_ln150' <Predicate = (and_ln80_16 & icmp_ln85)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end85" [../kernel/Compute.cpp:89]   --->   Operation 66 'br' 'br_ln89' <Predicate = (and_ln80_16 & icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 %select_ln64_16, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 67 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%add91_cast = zext i5 %add91" [../kernel/Compute.cpp:64]   --->   Operation 68 'zext' 'add91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast" [../kernel/Compute.cpp:64]   --->   Operation 69 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 70 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.88>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%mul10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_236, i6 0" [../kernel/Compute.cpp:64]   --->   Operation 73 'bitconcatenate' 'mul10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %select_ln64" [../kernel/Compute.cpp:67]   --->   Operation 74 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:70]   --->   Operation 75 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 76 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 77 [1/1] (0.98ns)   --->   "%bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103]   --->   Operation 77 'read' 'bVal' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 78 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_23, i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:105]   --->   Operation 78 'write' 'write_ln406' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 79 [1/1] (0.72ns)   --->   "%add115 = add i10 %mul10, i10 %zext_ln67" [../kernel/Compute.cpp:64]   --->   Operation 79 'add' 'add115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%add115_cast = zext i10 %add115" [../kernel/Compute.cpp:64]   --->   Operation 80 'zext' 'add115_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln64" [../kernel/Compute.cpp:64]   --->   Operation 81 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%add7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0" [../kernel/Compute.cpp:64]   --->   Operation 82 'bitconcatenate' 'add7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 83 'getelementptr' 'cBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 84 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%inBoundsM = icmp_ult  i32 %add7, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 85 'icmp' 'inBoundsM' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %aVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 86 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 87 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln32_241 = bitcast i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 88 'bitcast' 'bitcast_ln32_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (4.90ns)   --->   "%res_407 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_241" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 89 'fmul' 'res_407' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1" [../kernel/Compute.cpp:125]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.88ns)   --->   "%inBoundsM_120 = icmp_ult  i32 %or_ln, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 91 'icmp' 'inBoundsM_120' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln32_243 = bitcast i32 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 93 'bitcast' 'bitcast_ln32_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (4.90ns)   --->   "%res_408 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_243" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 94 'fmul' 'res_408' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2" [../kernel/Compute.cpp:125]   --->   Operation 95 'bitconcatenate' 'or_ln125_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.88ns)   --->   "%inBoundsM_121 = icmp_ult  i32 %or_ln125_s, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 96 'icmp' 'inBoundsM_121' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 97 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln32_245 = bitcast i32 %tmp_240" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 98 'bitcast' 'bitcast_ln32_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (4.90ns)   --->   "%res_409 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_245" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 99 'fmul' 'res_409' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln125_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3" [../kernel/Compute.cpp:125]   --->   Operation 100 'bitconcatenate' 'or_ln125_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%inBoundsM_122 = icmp_ult  i32 %or_ln125_68, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 101 'icmp' 'inBoundsM_122' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 102 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln32_247 = bitcast i32 %tmp_242" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 103 'bitcast' 'bitcast_ln32_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (4.90ns)   --->   "%res_410 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_247" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 104 'fmul' 'res_410' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln125_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4" [../kernel/Compute.cpp:125]   --->   Operation 105 'bitconcatenate' 'or_ln125_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.88ns)   --->   "%inBoundsM_123 = icmp_ult  i32 %or_ln125_69, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 106 'icmp' 'inBoundsM_123' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 107 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln32_249 = bitcast i32 %tmp_244" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 108 'bitcast' 'bitcast_ln32_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (4.90ns)   --->   "%res_411 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_249" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 109 'fmul' 'res_411' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln125_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5" [../kernel/Compute.cpp:125]   --->   Operation 110 'bitconcatenate' 'or_ln125_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%inBoundsM_124 = icmp_ult  i32 %or_ln125_70, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 111 'icmp' 'inBoundsM_124' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 112 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln32_251 = bitcast i32 %tmp_246" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 113 'bitcast' 'bitcast_ln32_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (4.90ns)   --->   "%res_412 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_251" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 114 'fmul' 'res_412' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln125_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6" [../kernel/Compute.cpp:125]   --->   Operation 115 'bitconcatenate' 'or_ln125_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.88ns)   --->   "%inBoundsM_125 = icmp_ult  i32 %or_ln125_71, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 116 'icmp' 'inBoundsM_125' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 117 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln32_253 = bitcast i32 %tmp_248" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 118 'bitcast' 'bitcast_ln32_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (4.90ns)   --->   "%res_413 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_253" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 119 'fmul' 'res_413' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln125_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7" [../kernel/Compute.cpp:125]   --->   Operation 120 'bitconcatenate' 'or_ln125_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.88ns)   --->   "%inBoundsM_126 = icmp_ult  i32 %or_ln125_72, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 121 'icmp' 'inBoundsM_126' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 122 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln32_255 = bitcast i32 %tmp_250" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 123 'bitcast' 'bitcast_ln32_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (4.90ns)   --->   "%res_414 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 124 'fmul' 'res_414' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 125 [1/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 125 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_5 : Operation 126 [1/1] (0.42ns)   --->   "%cPrev_2 = select i1 %cmp111_read, i256 0, i256 %cPrev" [../kernel/Compute.cpp:117]   --->   Operation 126 'select' 'cPrev_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (4.90ns)   --->   "%res_407 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_241" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 127 'fmul' 'res_407' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln170_18 = trunc i256 %cPrev_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 128 'trunc' 'trunc_ln170_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (4.90ns)   --->   "%res_408 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_243" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 129 'fmul' 'res_408' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 130 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (4.90ns)   --->   "%res_409 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_245" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 131 'fmul' 'res_409' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 132 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (4.90ns)   --->   "%res_410 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_247" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 133 'fmul' 'res_410' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 134 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/2] (4.90ns)   --->   "%res_411 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_249" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 135 'fmul' 'res_411' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 136 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (4.90ns)   --->   "%res_412 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_251" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 137 'fmul' 'res_412' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 138 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (4.90ns)   --->   "%res_413 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_253" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 139 'fmul' 'res_413' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 140 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (4.90ns)   --->   "%res_414 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 141 'fmul' 'res_414' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 142 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln32_242 = bitcast i32 %trunc_ln170_18" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 143 'bitcast' 'bitcast_ln32_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_242, i32 %res_407" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 144 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln32_244 = bitcast i32 %tmp_239" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 145 'bitcast' 'bitcast_ln32_244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [3/3] (6.14ns)   --->   "%res_394 = fadd i32 %bitcast_ln32_244, i32 %res_408" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 146 'fadd' 'res_394' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln32_246 = bitcast i32 %tmp_241" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 147 'bitcast' 'bitcast_ln32_246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (6.14ns)   --->   "%res_396 = fadd i32 %bitcast_ln32_246, i32 %res_409" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 148 'fadd' 'res_396' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln32_248 = bitcast i32 %tmp_243" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 149 'bitcast' 'bitcast_ln32_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [3/3] (6.14ns)   --->   "%res_398 = fadd i32 %bitcast_ln32_248, i32 %res_410" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 150 'fadd' 'res_398' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln32_250 = bitcast i32 %tmp_245" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 151 'bitcast' 'bitcast_ln32_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [3/3] (6.14ns)   --->   "%res_400 = fadd i32 %bitcast_ln32_250, i32 %res_411" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 152 'fadd' 'res_400' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln32_252 = bitcast i32 %tmp_247" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 153 'bitcast' 'bitcast_ln32_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [3/3] (6.14ns)   --->   "%res_402 = fadd i32 %bitcast_ln32_252, i32 %res_412" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 154 'fadd' 'res_402' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln32_254 = bitcast i32 %tmp_249" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 155 'bitcast' 'bitcast_ln32_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [3/3] (6.14ns)   --->   "%res_404 = fadd i32 %bitcast_ln32_254, i32 %res_413" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 156 'fadd' 'res_404' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln32_256 = bitcast i32 %tmp_251" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 157 'bitcast' 'bitcast_ln32_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [3/3] (6.14ns)   --->   "%res_406 = fadd i32 %bitcast_ln32_256, i32 %res_414" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 158 'fadd' 'res_406' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.14>
ST_7 : Operation 159 [2/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_242, i32 %res_407" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 159 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [2/3] (6.14ns)   --->   "%res_394 = fadd i32 %bitcast_ln32_244, i32 %res_408" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 160 'fadd' 'res_394' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [2/3] (6.14ns)   --->   "%res_396 = fadd i32 %bitcast_ln32_246, i32 %res_409" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 161 'fadd' 'res_396' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/3] (6.14ns)   --->   "%res_398 = fadd i32 %bitcast_ln32_248, i32 %res_410" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 162 'fadd' 'res_398' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/3] (6.14ns)   --->   "%res_400 = fadd i32 %bitcast_ln32_250, i32 %res_411" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 163 'fadd' 'res_400' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/3] (6.14ns)   --->   "%res_402 = fadd i32 %bitcast_ln32_252, i32 %res_412" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 164 'fadd' 'res_402' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [2/3] (6.14ns)   --->   "%res_404 = fadd i32 %bitcast_ln32_254, i32 %res_413" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 165 'fadd' 'res_404' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [2/3] (6.14ns)   --->   "%res_406 = fadd i32 %bitcast_ln32_256, i32 %res_414" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 166 'fadd' 'res_406' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.37>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln296)   --->   "%inBounds = and i1 %inBoundsN, i1 %inBoundsM" [../kernel/Compute.cpp:127]   --->   Operation 167 'and' 'inBounds' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_242, i32 %res_407" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 168 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_242" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 169 'select' 'select_ln296' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_106)   --->   "%inBounds_120 = and i1 %inBoundsN, i1 %inBoundsM_120" [../kernel/Compute.cpp:127]   --->   Operation 170 'and' 'inBounds_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/3] (6.14ns)   --->   "%res_394 = fadd i32 %bitcast_ln32_244, i32 %res_408" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 171 'fadd' 'res_394' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_106 = select i1 %inBounds_120, i32 %res_394, i32 %bitcast_ln32_244" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 172 'select' 'select_ln296_106' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_107)   --->   "%inBounds_121 = and i1 %inBoundsN, i1 %inBoundsM_121" [../kernel/Compute.cpp:127]   --->   Operation 173 'and' 'inBounds_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/3] (6.14ns)   --->   "%res_396 = fadd i32 %bitcast_ln32_246, i32 %res_409" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 174 'fadd' 'res_396' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_107 = select i1 %inBounds_121, i32 %res_396, i32 %bitcast_ln32_246" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 175 'select' 'select_ln296_107' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_108)   --->   "%inBounds_122 = and i1 %inBoundsN, i1 %inBoundsM_122" [../kernel/Compute.cpp:127]   --->   Operation 176 'and' 'inBounds_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/3] (6.14ns)   --->   "%res_398 = fadd i32 %bitcast_ln32_248, i32 %res_410" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 177 'fadd' 'res_398' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_108 = select i1 %inBounds_122, i32 %res_398, i32 %bitcast_ln32_248" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 178 'select' 'select_ln296_108' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_109)   --->   "%inBounds_123 = and i1 %inBoundsN, i1 %inBoundsM_123" [../kernel/Compute.cpp:127]   --->   Operation 179 'and' 'inBounds_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/3] (6.14ns)   --->   "%res_400 = fadd i32 %bitcast_ln32_250, i32 %res_411" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 180 'fadd' 'res_400' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_109 = select i1 %inBounds_123, i32 %res_400, i32 %bitcast_ln32_250" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 181 'select' 'select_ln296_109' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_110)   --->   "%inBounds_124 = and i1 %inBoundsN, i1 %inBoundsM_124" [../kernel/Compute.cpp:127]   --->   Operation 182 'and' 'inBounds_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/3] (6.14ns)   --->   "%res_402 = fadd i32 %bitcast_ln32_252, i32 %res_412" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 183 'fadd' 'res_402' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_110 = select i1 %inBounds_124, i32 %res_402, i32 %bitcast_ln32_252" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 184 'select' 'select_ln296_110' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_111)   --->   "%inBounds_125 = and i1 %inBoundsN, i1 %inBoundsM_125" [../kernel/Compute.cpp:127]   --->   Operation 185 'and' 'inBounds_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/3] (6.14ns)   --->   "%res_404 = fadd i32 %bitcast_ln32_254, i32 %res_413" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 186 'fadd' 'res_404' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_111 = select i1 %inBounds_125, i32 %res_404, i32 %bitcast_ln32_254" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 187 'select' 'select_ln296_111' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_112)   --->   "%inBounds_126 = and i1 %inBoundsN, i1 %inBoundsM_126" [../kernel/Compute.cpp:127]   --->   Operation 188 'and' 'inBounds_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/3] (6.14ns)   --->   "%res_406 = fadd i32 %bitcast_ln32_256, i32 %res_414" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 189 'fadd' 'res_406' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_112 = select i1 %inBounds_126, i32 %res_406, i32 %bitcast_ln32_256" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 190 'select' 'select_ln296_112' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 202 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %select_ln296" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 191 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln36_106 = bitcast i32 %select_ln296_106" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 192 'bitcast' 'bitcast_ln36_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln36_107 = bitcast i32 %select_ln296_107" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 193 'bitcast' 'bitcast_ln36_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln36_108 = bitcast i32 %select_ln296_108" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 194 'bitcast' 'bitcast_ln36_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln36_109 = bitcast i32 %select_ln296_109" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 195 'bitcast' 'bitcast_ln36_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln36_110 = bitcast i32 %select_ln296_110" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 196 'bitcast' 'bitcast_ln36_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln36_111 = bitcast i32 %select_ln296_111" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 197 'bitcast' 'bitcast_ln36_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln36_112 = bitcast i32 %select_ln296_112" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 198 'bitcast' 'bitcast_ln36_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_252 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_112, i32 %bitcast_ln36_111, i32 %bitcast_ln36_110, i32 %bitcast_ln36_109, i32 %bitcast_ln36_108, i32 %bitcast_ln36_107, i32 %bitcast_ln36_106, i32 %bitcast_ln36" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 199 'bitconcatenate' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %tmp_252, i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 200 'store' 'store_ln150' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body58" [../kernel/Compute.cpp:67]   --->   Operation 201 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.494ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln67', ../kernel/Compute.cpp:67) of constant 0 on local variable 'm1', ../kernel/Compute.cpp:67 [32]  (0.387 ns)
	'load' operation 7 bit ('m1_load', ../kernel/Compute.cpp:67) on local variable 'm1', ../kernel/Compute.cpp:67 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln67', ../kernel/Compute.cpp:67) [44]  (0.706 ns)
	'select' operation 7 bit ('select_ln64', ../kernel/Compute.cpp:64) [45]  (0.308 ns)
	'add' operation 7 bit ('add_ln67', ../kernel/Compute.cpp:67) [181]  (0.706 ns)
	'store' operation 0 bit ('store_ln67', ../kernel/Compute.cpp:67) of variable 'add_ln67', ../kernel/Compute.cpp:67 on local variable 'm1', ../kernel/Compute.cpp:67 [184]  (0.387 ns)

 <State 2>: 2.930ns
The critical path consists of the following:
	fifo read operation ('read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84) on port 'aPipes_22' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84) [69]  (1.465 ns)
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:94) on port 'aPipes_23' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:94) [73]  (1.465 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('aBuffer_addr', ../kernel/Compute.cpp:64) [51]  (0.000 ns)
	'load' operation 32 bit ('aVal', ../kernel/Compute.cpp:101) on array 'aBuffer' [81]  (0.699 ns)

 <State 4>: 5.889ns
The critical path consists of the following:
	fifo read operation ('bVal', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103) on port 'bPipes_22' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103) [82]  (0.988 ns)
	'fmul' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129) [96]  (4.901 ns)

 <State 5>: 4.901ns
The critical path consists of the following:
	'fmul' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129) [96]  (4.901 ns)

 <State 6>: 6.149ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133) [99]  (6.149 ns)

 <State 7>: 6.149ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133) [99]  (6.149 ns)

 <State 8>: 6.376ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133) [99]  (6.149 ns)
	'select' operation 32 bit ('select_ln296', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137) [100]  (0.227 ns)

 <State 9>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln150', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141) of variable 'tmp_252', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137 on array 'cBuffer' [180]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
