{
  "module_name": "intel_dmc_regs.h",
  "hash_id": "c3369891a396ec80389272fa99916b06c5ae38a94caee2c0f6ee0213a65875fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_dmc_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DMC_REGS_H__\n#define __INTEL_DMC_REGS_H__\n\n#include \"i915_reg_defs.h\"\n\n#define DMC_PROGRAM(addr, i)\t_MMIO((addr) + (i) * 4)\n#define DMC_SSP_BASE_ADDR_GEN9\t0x00002FC0\n\n#define _PIPEDMC_CONTROL_A\t\t0x45250\n#define _PIPEDMC_CONTROL_B\t\t0x45254\n#define PIPEDMC_CONTROL(pipe)\t\t_MMIO_PIPE(pipe, \\\n\t\t\t\t\t\t   _PIPEDMC_CONTROL_A, \\\n\t\t\t\t\t\t   _PIPEDMC_CONTROL_B)\n#define  PIPEDMC_ENABLE\t\t\tREG_BIT(0)\n\n#define MTL_PIPEDMC_CONTROL\t\t_MMIO(0x45250)\n#define  PIPEDMC_ENABLE_MTL(pipe)\tREG_BIT(((pipe) - PIPE_A) * 4)\n\n#define _ADLP_PIPEDMC_REG_MMIO_BASE_A\t0x5f000\n#define _TGL_PIPEDMC_REG_MMIO_BASE_A\t0x92000\n\n#define __PIPEDMC_REG_MMIO_BASE(i915, dmc_id) \\\n\t((DISPLAY_VER(i915) >= 13 ? _ADLP_PIPEDMC_REG_MMIO_BASE_A : \\\n\t\t\t\t    _TGL_PIPEDMC_REG_MMIO_BASE_A) + \\\n\t 0x400 * ((dmc_id) - 1))\n\n#define __DMC_REG_MMIO_BASE\t\t0x8f000\n\n#define _DMC_REG_MMIO_BASE(i915, dmc_id) \\\n\t((dmc_id) == DMC_FW_MAIN ? __DMC_REG_MMIO_BASE : \\\n\t\t\t\t   __PIPEDMC_REG_MMIO_BASE(i915, dmc_id))\n\n#define _DMC_REG(i915, dmc_id, reg) \\\n\t((reg) - __DMC_REG_MMIO_BASE + _DMC_REG_MMIO_BASE(i915, dmc_id))\n\n#define DMC_EVENT_HANDLER_COUNT_GEN12\t8\n\n#define _DMC_EVT_HTP_0\t\t\t0x8f004\n\n#define DMC_EVT_HTP(i915, dmc_id, handler) \\\n\t_MMIO(_DMC_REG(i915, dmc_id, _DMC_EVT_HTP_0) + 4 * (handler))\n\n#define _DMC_EVT_CTL_0\t\t\t0x8f034\n\n#define DMC_EVT_CTL(i915, dmc_id, handler) \\\n\t_MMIO(_DMC_REG(i915, dmc_id, _DMC_EVT_CTL_0) + 4 * (handler))\n\n#define DMC_EVT_CTL_ENABLE\t\tREG_BIT(31)\n#define DMC_EVT_CTL_RECURRING\t\tREG_BIT(30)\n#define DMC_EVT_CTL_TYPE_MASK\t\tREG_GENMASK(17, 16)\n#define DMC_EVT_CTL_TYPE_LEVEL_0\t0\n#define DMC_EVT_CTL_TYPE_LEVEL_1\t1\n#define DMC_EVT_CTL_TYPE_EDGE_1_0\t2\n#define DMC_EVT_CTL_TYPE_EDGE_0_1\t3\n\n#define DMC_EVT_CTL_EVENT_ID_MASK\tREG_GENMASK(15, 8)\n#define DMC_EVT_CTL_EVENT_ID_FALSE\t0x01\n \n#define DMC_EVT_CTL_EVENT_ID_CLK_MSEC\t0xbf\n\n#define DMC_HTP_ADDR_SKL\t0x00500034\n#define DMC_SSP_BASE\t\t_MMIO(0x8F074)\n#define DMC_HTP_SKL\t\t_MMIO(0x8F004)\n#define DMC_LAST_WRITE\t\t_MMIO(0x8F034)\n#define DMC_LAST_WRITE_VALUE\t0xc003b400\n#define DMC_MMIO_START_RANGE\t0x80000\n#define DMC_MMIO_END_RANGE     0x8FFFF\n#define DMC_V1_MMIO_START_RANGE\t\t0x80000\n#define TGL_MAIN_MMIO_START\t\t0x8F000\n#define TGL_MAIN_MMIO_END\t\t0x8FFFF\n#define _TGL_PIPEA_MMIO_START\t\t0x92000\n#define _TGL_PIPEA_MMIO_END\t\t0x93FFF\n#define _TGL_PIPEB_MMIO_START\t\t0x96000\n#define _TGL_PIPEB_MMIO_END\t\t0x97FFF\n#define ADLP_PIPE_MMIO_START\t\t0x5F000\n#define ADLP_PIPE_MMIO_END\t\t0x5FFFF\n\n#define TGL_PIPE_MMIO_START(dmc_id)\t_PICK_EVEN(((dmc_id) - 1), _TGL_PIPEA_MMIO_START,\\\n\t\t\t\t\t      _TGL_PIPEB_MMIO_START)\n\n#define TGL_PIPE_MMIO_END(dmc_id)\t_PICK_EVEN(((dmc_id) - 1), _TGL_PIPEA_MMIO_END,\\\n\t\t\t\t\t      _TGL_PIPEB_MMIO_END)\n\n#define SKL_DMC_DC3_DC5_COUNT\t_MMIO(0x80030)\n#define SKL_DMC_DC5_DC6_COUNT\t_MMIO(0x8002C)\n#define BXT_DMC_DC3_DC5_COUNT\t_MMIO(0x80038)\n#define TGL_DMC_DEBUG_DC5_COUNT\t_MMIO(0x101084)\n#define TGL_DMC_DEBUG_DC6_COUNT\t_MMIO(0x101088)\n#define DG1_DMC_DEBUG_DC5_COUNT\t_MMIO(0x134154)\n\n#define TGL_DMC_DEBUG3\t\t_MMIO(0x101090)\n#define DG1_DMC_DEBUG3\t\t_MMIO(0x13415c)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}