/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[11] ? in_data[36] : in_data[14]);
  assign celloutsig_1_6z = !(celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_4z);
  assign celloutsig_1_10z = !(celloutsig_1_3z ? celloutsig_1_6z : celloutsig_1_4z);
  assign celloutsig_1_18z = !(celloutsig_1_5z ? celloutsig_1_6z : celloutsig_1_11z);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_6z = !(celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_6z : celloutsig_0_5z);
  assign celloutsig_0_9z = !(celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_7z);
  assign celloutsig_0_11z = !(celloutsig_0_2z ? celloutsig_0_5z : celloutsig_0_3z);
  assign celloutsig_0_12z = !(celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_6z);
  assign celloutsig_0_1z = !(in_data[47] ? in_data[12] : celloutsig_0_0z);
  assign celloutsig_0_19z = !(celloutsig_0_6z ? celloutsig_0_16z : celloutsig_0_5z);
  assign celloutsig_1_0z = !(in_data[144] ? in_data[96] : in_data[99]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : in_data[113]);
  assign celloutsig_1_3z = !(in_data[142] ? in_data[158] : celloutsig_1_0z);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_1z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_7z = { in_data[168:164], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z } < { in_data[126:119], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[160:155], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z } < { in_data[166], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z } < { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[21:18] < in_data[46:43];
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z } < { in_data[137], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z } < in_data[126:123];
  assign celloutsig_1_14z = { in_data[123:120], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_8z } < { in_data[121:119], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_1z } < { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } < { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[16:11], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } < { in_data[85:81], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z } < { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_16z = { _00_[6:3], celloutsig_0_6z } < { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_20z = { _00_[2], celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[125:122] < { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[74:50], celloutsig_0_0z } < in_data[95:70];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } < { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
