{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@96:108@HdlStmProcess", "  end\n\n  aligned_data_stage2 = aligned_data_stage1[align[1:0]+:DATA_PATH_WIDTH*10];\nend\n\nalways @(posedge clk) begin\n  data_d1 <= in_data[DATA_PATH_WIDTH*10-9+:9];\nend\n\nalways @(posedge clk) begin\n  if (out_data[9:0] == PATTERN_P || out_data[9:0] == PATTERN_N) begin\n    pattern_match <= 1'b1;\n  end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[101, "always @(posedge clk) begin\n"], [102, "  data_d1 <= in_data[DATA_PATH_WIDTH*10-9+:9];\n"], [103, "end\n"]], "Add": [[103, "  always @(posedge clk) begin\n"], [103, "    data_d1 <= in_data[DATA_PATH_WIDTH*10-9+:9];\n"], [103, "  end\n"]]}}