verilog xil_defaultlib --include "../../../../../../FPGA_DEMO/Artix 7/oled_test/project_oled/project_oled.gen/sources_1/ip/clk_wiz_0" \
"../../../../../../FPGA_DEMO/Artix 7/oled_test/project_oled/project_oled.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../../../FPGA_DEMO/Artix 7/oled_test/project_oled/project_oled.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
