// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module step_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        n_dout,
        n_empty_n,
        n_read,
        image_height_dout,
        image_height_empty_n,
        image_height_read,
        app_output_data_V_data_V_din,
        app_output_data_V_data_V_full_n,
        app_output_data_V_data_V_write,
        app_output_data_V_len_din,
        app_output_data_V_len_full_n,
        app_output_data_V_len_write,
        app_output_data_V_eop_din,
        app_output_data_V_eop_full_n,
        app_output_data_V_eop_write,
        bucket_out_0_address0,
        bucket_out_0_ce0,
        bucket_out_0_q0,
        bucket_out_1_address0,
        bucket_out_1_ce0,
        bucket_out_1_q0,
        bucket_out_2_address0,
        bucket_out_2_ce0,
        bucket_out_2_q0,
        bucket_out_3_address0,
        bucket_out_3_ce0,
        bucket_out_3_q0,
        bucket_out_4_address0,
        bucket_out_4_ce0,
        bucket_out_4_q0,
        bucket_out_5_address0,
        bucket_out_5_ce0,
        bucket_out_5_q0,
        bucket_out_6_address0,
        bucket_out_6_ce0,
        bucket_out_6_q0,
        bucket_out_7_address0,
        bucket_out_7_ce0,
        bucket_out_7_q0,
        bucket_out_8_address0,
        bucket_out_8_ce0,
        bucket_out_8_q0,
        bucket_out_9_address0,
        bucket_out_9_ce0,
        bucket_out_9_q0,
        bucket_out_10_address0,
        bucket_out_10_ce0,
        bucket_out_10_q0,
        bucket_out_11_address0,
        bucket_out_11_ce0,
        bucket_out_11_q0,
        bucket_out_12_address0,
        bucket_out_12_ce0,
        bucket_out_12_q0,
        bucket_out_13_address0,
        bucket_out_13_ce0,
        bucket_out_13_q0,
        bucket_out_14_address0,
        bucket_out_14_ce0,
        bucket_out_14_q0,
        bucket_out_15_address0,
        bucket_out_15_ce0,
        bucket_out_15_q0,
        bucket_out_16_address0,
        bucket_out_16_ce0,
        bucket_out_16_q0,
        bucket_out_17_address0,
        bucket_out_17_ce0,
        bucket_out_17_q0,
        bucket_out_18_address0,
        bucket_out_18_ce0,
        bucket_out_18_q0,
        bucket_out_19_address0,
        bucket_out_19_ce0,
        bucket_out_19_q0,
        bucket_out_20_address0,
        bucket_out_20_ce0,
        bucket_out_20_q0,
        bucket_out_21_address0,
        bucket_out_21_ce0,
        bucket_out_21_q0,
        bucket_out_22_address0,
        bucket_out_22_ce0,
        bucket_out_22_q0,
        bucket_out_23_address0,
        bucket_out_23_ce0,
        bucket_out_23_q0,
        bucket_out_24_address0,
        bucket_out_24_ce0,
        bucket_out_24_q0,
        bucket_out_25_address0,
        bucket_out_25_ce0,
        bucket_out_25_q0,
        bucket_out_26_address0,
        bucket_out_26_ce0,
        bucket_out_26_q0,
        bucket_out_27_address0,
        bucket_out_27_ce0,
        bucket_out_27_q0,
        bucket_out_28_address0,
        bucket_out_28_ce0,
        bucket_out_28_q0,
        bucket_out_29_address0,
        bucket_out_29_ce0,
        bucket_out_29_q0,
        bucket_out_30_address0,
        bucket_out_30_ce0,
        bucket_out_30_q0,
        bucket_out_31_address0,
        bucket_out_31_ce0,
        bucket_out_31_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [26:0] n_dout;
input   n_empty_n;
output   n_read;
input  [31:0] image_height_dout;
input   image_height_empty_n;
output   image_height_read;
output  [511:0] app_output_data_V_data_V_din;
input   app_output_data_V_data_V_full_n;
output   app_output_data_V_data_V_write;
output  [15:0] app_output_data_V_len_din;
input   app_output_data_V_len_full_n;
output   app_output_data_V_len_write;
output   app_output_data_V_eop_din;
input   app_output_data_V_eop_full_n;
output   app_output_data_V_eop_write;
output  [3:0] bucket_out_0_address0;
output   bucket_out_0_ce0;
input  [15:0] bucket_out_0_q0;
output  [3:0] bucket_out_1_address0;
output   bucket_out_1_ce0;
input  [15:0] bucket_out_1_q0;
output  [3:0] bucket_out_2_address0;
output   bucket_out_2_ce0;
input  [15:0] bucket_out_2_q0;
output  [3:0] bucket_out_3_address0;
output   bucket_out_3_ce0;
input  [15:0] bucket_out_3_q0;
output  [3:0] bucket_out_4_address0;
output   bucket_out_4_ce0;
input  [15:0] bucket_out_4_q0;
output  [3:0] bucket_out_5_address0;
output   bucket_out_5_ce0;
input  [15:0] bucket_out_5_q0;
output  [3:0] bucket_out_6_address0;
output   bucket_out_6_ce0;
input  [15:0] bucket_out_6_q0;
output  [3:0] bucket_out_7_address0;
output   bucket_out_7_ce0;
input  [15:0] bucket_out_7_q0;
output  [3:0] bucket_out_8_address0;
output   bucket_out_8_ce0;
input  [15:0] bucket_out_8_q0;
output  [3:0] bucket_out_9_address0;
output   bucket_out_9_ce0;
input  [15:0] bucket_out_9_q0;
output  [3:0] bucket_out_10_address0;
output   bucket_out_10_ce0;
input  [15:0] bucket_out_10_q0;
output  [3:0] bucket_out_11_address0;
output   bucket_out_11_ce0;
input  [15:0] bucket_out_11_q0;
output  [3:0] bucket_out_12_address0;
output   bucket_out_12_ce0;
input  [15:0] bucket_out_12_q0;
output  [3:0] bucket_out_13_address0;
output   bucket_out_13_ce0;
input  [15:0] bucket_out_13_q0;
output  [3:0] bucket_out_14_address0;
output   bucket_out_14_ce0;
input  [15:0] bucket_out_14_q0;
output  [3:0] bucket_out_15_address0;
output   bucket_out_15_ce0;
input  [15:0] bucket_out_15_q0;
output  [3:0] bucket_out_16_address0;
output   bucket_out_16_ce0;
input  [15:0] bucket_out_16_q0;
output  [3:0] bucket_out_17_address0;
output   bucket_out_17_ce0;
input  [15:0] bucket_out_17_q0;
output  [3:0] bucket_out_18_address0;
output   bucket_out_18_ce0;
input  [15:0] bucket_out_18_q0;
output  [3:0] bucket_out_19_address0;
output   bucket_out_19_ce0;
input  [15:0] bucket_out_19_q0;
output  [3:0] bucket_out_20_address0;
output   bucket_out_20_ce0;
input  [15:0] bucket_out_20_q0;
output  [3:0] bucket_out_21_address0;
output   bucket_out_21_ce0;
input  [15:0] bucket_out_21_q0;
output  [3:0] bucket_out_22_address0;
output   bucket_out_22_ce0;
input  [15:0] bucket_out_22_q0;
output  [3:0] bucket_out_23_address0;
output   bucket_out_23_ce0;
input  [15:0] bucket_out_23_q0;
output  [3:0] bucket_out_24_address0;
output   bucket_out_24_ce0;
input  [15:0] bucket_out_24_q0;
output  [3:0] bucket_out_25_address0;
output   bucket_out_25_ce0;
input  [15:0] bucket_out_25_q0;
output  [3:0] bucket_out_26_address0;
output   bucket_out_26_ce0;
input  [15:0] bucket_out_26_q0;
output  [3:0] bucket_out_27_address0;
output   bucket_out_27_ce0;
input  [15:0] bucket_out_27_q0;
output  [3:0] bucket_out_28_address0;
output   bucket_out_28_ce0;
input  [15:0] bucket_out_28_q0;
output  [3:0] bucket_out_29_address0;
output   bucket_out_29_ce0;
input  [15:0] bucket_out_29_q0;
output  [3:0] bucket_out_30_address0;
output   bucket_out_30_ce0;
input  [15:0] bucket_out_30_q0;
output  [3:0] bucket_out_31_address0;
output   bucket_out_31_ce0;
input  [15:0] bucket_out_31_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg n_read;
reg image_height_read;
reg bucket_out_0_ce0;
reg bucket_out_1_ce0;
reg bucket_out_2_ce0;
reg bucket_out_3_ce0;
reg bucket_out_4_ce0;
reg bucket_out_5_ce0;
reg bucket_out_6_ce0;
reg bucket_out_7_ce0;
reg bucket_out_8_ce0;
reg bucket_out_9_ce0;
reg bucket_out_10_ce0;
reg bucket_out_11_ce0;
reg bucket_out_12_ce0;
reg bucket_out_13_ce0;
reg bucket_out_14_ce0;
reg bucket_out_15_ce0;
reg bucket_out_16_ce0;
reg bucket_out_17_ce0;
reg bucket_out_18_ce0;
reg bucket_out_19_ce0;
reg bucket_out_20_ce0;
reg bucket_out_21_ce0;
reg bucket_out_22_ce0;
reg bucket_out_23_ce0;
reg bucket_out_24_ce0;
reg bucket_out_25_ce0;
reg bucket_out_26_ce0;
reg bucket_out_27_ce0;
reg bucket_out_28_ce0;
reg bucket_out_29_ce0;
reg bucket_out_30_ce0;
reg bucket_out_31_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    n_blk_n;
reg    image_height_blk_n;
reg    app_output_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_3_i_reg_926;
reg   [0:0] ap_reg_pp0_iter2_tmp_3_i_reg_926;
reg    app_output_data_V_len_blk_n;
reg    app_output_data_V_eop_blk_n;
reg   [4:0] i_i_reg_544;
wire   [0:0] tmp_2_i_fu_579_p2;
reg   [0:0] tmp_2_i_reg_921;
reg    ap_block_state1;
wire   [0:0] tmp_3_i_fu_585_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    app_output_data_V_len1_status;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_tmp_3_i_reg_926;
wire   [4:0] i_fu_591_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] output_eop_fu_639_p2;
reg   [0:0] output_eop_reg_1095;
reg   [0:0] ap_reg_pp0_iter1_output_eop_reg_1095;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] grp_reg_unsigned_short_s_fu_644_ap_return;
reg    grp_reg_unsigned_short_s_fu_644_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_650_ap_return;
reg    grp_reg_unsigned_short_s_fu_650_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_656_ap_return;
reg    grp_reg_unsigned_short_s_fu_656_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_662_ap_return;
reg    grp_reg_unsigned_short_s_fu_662_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_668_ap_return;
reg    grp_reg_unsigned_short_s_fu_668_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_674_ap_return;
reg    grp_reg_unsigned_short_s_fu_674_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_680_ap_return;
reg    grp_reg_unsigned_short_s_fu_680_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_686_ap_return;
reg    grp_reg_unsigned_short_s_fu_686_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_692_ap_return;
reg    grp_reg_unsigned_short_s_fu_692_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_698_ap_return;
reg    grp_reg_unsigned_short_s_fu_698_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_704_ap_return;
reg    grp_reg_unsigned_short_s_fu_704_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_710_ap_return;
reg    grp_reg_unsigned_short_s_fu_710_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_716_ap_return;
reg    grp_reg_unsigned_short_s_fu_716_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_722_ap_return;
reg    grp_reg_unsigned_short_s_fu_722_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_728_ap_return;
reg    grp_reg_unsigned_short_s_fu_728_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_734_ap_return;
reg    grp_reg_unsigned_short_s_fu_734_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_740_ap_return;
reg    grp_reg_unsigned_short_s_fu_740_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_746_ap_return;
reg    grp_reg_unsigned_short_s_fu_746_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_752_ap_return;
reg    grp_reg_unsigned_short_s_fu_752_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_758_ap_return;
reg    grp_reg_unsigned_short_s_fu_758_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_764_ap_return;
reg    grp_reg_unsigned_short_s_fu_764_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_770_ap_return;
reg    grp_reg_unsigned_short_s_fu_770_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_776_ap_return;
reg    grp_reg_unsigned_short_s_fu_776_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_782_ap_return;
reg    grp_reg_unsigned_short_s_fu_782_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_788_ap_return;
reg    grp_reg_unsigned_short_s_fu_788_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_794_ap_return;
reg    grp_reg_unsigned_short_s_fu_794_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_800_ap_return;
reg    grp_reg_unsigned_short_s_fu_800_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_806_ap_return;
reg    grp_reg_unsigned_short_s_fu_806_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_812_ap_return;
reg    grp_reg_unsigned_short_s_fu_812_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_818_ap_return;
reg    grp_reg_unsigned_short_s_fu_818_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_824_ap_return;
reg    grp_reg_unsigned_short_s_fu_824_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_830_ap_return;
reg    grp_reg_unsigned_short_s_fu_830_ap_ce;
wire   [511:0] grp_reg_APP_Data_s_fu_904_agg_result_data_V_write;
wire    grp_reg_APP_Data_s_fu_904_agg_result_eop_write;
wire   [511:0] grp_reg_APP_Data_s_fu_904_ap_return_0;
wire   [0:0] grp_reg_APP_Data_s_fu_904_ap_return_1;
reg    grp_reg_APP_Data_s_fu_904_ap_ce;
wire   [63:0] tmp_4_i_fu_597_p1;
reg    app_output_data_V_len1_update;
reg    ap_block_pp0_stage0_01001;
wire   [26:0] tmp_fu_555_p4;
wire   [27:0] tmp_cast_i_fu_565_p1;
wire   [27:0] tmp_1_i_fu_569_p2;
wire   [27:0] n_cast_i_cast_fu_575_p1;
wire   [0:0] tmp_5_i_22_fu_633_p2;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_0_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_644_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_644_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_650(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_1_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_650_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_650_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_2_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_656_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_656_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_662(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_3_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_662_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_662_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_668(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_4_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_668_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_668_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_674(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_5_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_674_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_674_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_680(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_6_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_680_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_680_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_686(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_7_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_686_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_686_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_692(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_8_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_692_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_692_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_698(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_9_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_698_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_698_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_704(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_10_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_704_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_704_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_710(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_11_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_710_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_710_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_716(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_12_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_716_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_716_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_722(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_13_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_722_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_722_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_728(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_14_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_728_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_728_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_734(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_15_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_734_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_734_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_740(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_16_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_740_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_740_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_746(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_17_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_746_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_746_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_752(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_18_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_752_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_752_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_758(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_19_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_758_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_758_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_764(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_20_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_764_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_764_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_770(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_21_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_770_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_770_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_776(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_22_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_776_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_776_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_782(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_23_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_782_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_782_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_788(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_24_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_788_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_788_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_794(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_25_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_794_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_794_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_800(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_26_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_800_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_800_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_806(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_27_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_806_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_806_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_812(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_28_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_812_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_812_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_818(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_29_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_818_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_818_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_824(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_30_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_824_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_824_ap_ce)
);

reg_unsigned_short_s grp_reg_unsigned_short_s_fu_830(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(bucket_out_31_q0),
    .ap_return(grp_reg_unsigned_short_s_fu_830_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_830_ap_ce)
);

reg_APP_Data_s grp_reg_APP_Data_s_fu_904(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_data_V_write(grp_reg_APP_Data_s_fu_904_agg_result_data_V_write),
    .agg_result_eop_write(grp_reg_APP_Data_s_fu_904_agg_result_eop_write),
    .ap_return_0(grp_reg_APP_Data_s_fu_904_ap_return_0),
    .ap_return_1(grp_reg_APP_Data_s_fu_904_ap_return_1),
    .ap_ce(grp_reg_APP_Data_s_fu_904_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_i_fu_585_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_i_reg_544 <= i_fu_591_p2;
    end else if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_544 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_output_eop_reg_1095 <= output_eop_reg_1095;
        ap_reg_pp0_iter1_tmp_3_i_reg_926 <= tmp_3_i_reg_926;
        tmp_3_i_reg_926 <= tmp_3_i_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_tmp_3_i_reg_926 <= ap_reg_pp0_iter1_tmp_3_i_reg_926;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_i_fu_585_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_eop_reg_1095 <= output_eop_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_2_i_reg_921 <= tmp_2_i_fu_579_p2;
    end
end

always @ (*) begin
    if ((tmp_3_i_fu_585_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        app_output_data_V_data_V_blk_n = app_output_data_V_data_V_full_n;
    end else begin
        app_output_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        app_output_data_V_eop_blk_n = app_output_data_V_eop_full_n;
    end else begin
        app_output_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        app_output_data_V_len1_update = 1'b1;
    end else begin
        app_output_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        app_output_data_V_len_blk_n = app_output_data_V_len_full_n;
    end else begin
        app_output_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_0_ce0 = 1'b1;
    end else begin
        bucket_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_10_ce0 = 1'b1;
    end else begin
        bucket_out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_11_ce0 = 1'b1;
    end else begin
        bucket_out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_12_ce0 = 1'b1;
    end else begin
        bucket_out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_13_ce0 = 1'b1;
    end else begin
        bucket_out_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_14_ce0 = 1'b1;
    end else begin
        bucket_out_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_15_ce0 = 1'b1;
    end else begin
        bucket_out_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_16_ce0 = 1'b1;
    end else begin
        bucket_out_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_17_ce0 = 1'b1;
    end else begin
        bucket_out_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_18_ce0 = 1'b1;
    end else begin
        bucket_out_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_19_ce0 = 1'b1;
    end else begin
        bucket_out_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_1_ce0 = 1'b1;
    end else begin
        bucket_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_20_ce0 = 1'b1;
    end else begin
        bucket_out_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_21_ce0 = 1'b1;
    end else begin
        bucket_out_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_22_ce0 = 1'b1;
    end else begin
        bucket_out_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_23_ce0 = 1'b1;
    end else begin
        bucket_out_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_24_ce0 = 1'b1;
    end else begin
        bucket_out_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_25_ce0 = 1'b1;
    end else begin
        bucket_out_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_26_ce0 = 1'b1;
    end else begin
        bucket_out_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_27_ce0 = 1'b1;
    end else begin
        bucket_out_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_28_ce0 = 1'b1;
    end else begin
        bucket_out_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_29_ce0 = 1'b1;
    end else begin
        bucket_out_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_2_ce0 = 1'b1;
    end else begin
        bucket_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_30_ce0 = 1'b1;
    end else begin
        bucket_out_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_31_ce0 = 1'b1;
    end else begin
        bucket_out_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_3_ce0 = 1'b1;
    end else begin
        bucket_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_4_ce0 = 1'b1;
    end else begin
        bucket_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_5_ce0 = 1'b1;
    end else begin
        bucket_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_6_ce0 = 1'b1;
    end else begin
        bucket_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_7_ce0 = 1'b1;
    end else begin
        bucket_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_8_ce0 = 1'b1;
    end else begin
        bucket_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucket_out_9_ce0 = 1'b1;
    end else begin
        bucket_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_APP_Data_s_fu_904_ap_ce = 1'b1;
    end else begin
        grp_reg_APP_Data_s_fu_904_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_644_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_644_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_650_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_650_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_656_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_656_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_662_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_662_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_668_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_668_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_674_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_674_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_680_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_680_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_686_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_686_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_692_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_692_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_698_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_698_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_704_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_704_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_710_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_710_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_716_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_716_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_722_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_722_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_728_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_728_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_734_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_734_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_740_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_740_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_746_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_746_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_752_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_752_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_758_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_758_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_764_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_764_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_770_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_770_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_776_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_776_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_782_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_782_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_788_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_788_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_794_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_794_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_800_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_800_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_806_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_806_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_812_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_812_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_818_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_818_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_824_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_824_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_830_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_830_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        image_height_blk_n = image_height_empty_n;
    end else begin
        image_height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        image_height_read = 1'b1;
    end else begin
        image_height_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_blk_n = n_empty_n;
    end else begin
        n_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_read = 1'b1;
    end else begin
        n_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_i_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_i_fu_585_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((app_output_data_V_len1_status == 1'b0) & (ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((app_output_data_V_len1_status == 1'b0) & (ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((app_output_data_V_len1_status == 1'b0) & (ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (image_height_empty_n == 1'b0) | (n_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((app_output_data_V_len1_status == 1'b0) & (ap_reg_pp0_iter2_tmp_3_i_reg_926 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign app_output_data_V_data_V_din = grp_reg_APP_Data_s_fu_904_ap_return_0;

assign app_output_data_V_data_V_write = app_output_data_V_len1_update;

assign app_output_data_V_eop_din = grp_reg_APP_Data_s_fu_904_ap_return_1;

assign app_output_data_V_eop_write = app_output_data_V_len1_update;

assign app_output_data_V_len1_status = (app_output_data_V_len_full_n & app_output_data_V_eop_full_n & app_output_data_V_data_V_full_n);

assign app_output_data_V_len_din = 16'd64;

assign app_output_data_V_len_write = app_output_data_V_len1_update;

assign bucket_out_0_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_10_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_11_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_12_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_13_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_14_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_15_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_16_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_17_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_18_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_19_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_1_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_20_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_21_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_22_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_23_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_24_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_25_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_26_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_27_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_28_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_29_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_2_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_30_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_31_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_3_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_4_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_5_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_6_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_7_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_8_address0 = tmp_4_i_fu_597_p1;

assign bucket_out_9_address0 = tmp_4_i_fu_597_p1;

assign grp_reg_APP_Data_s_fu_904_agg_result_data_V_write = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{grp_reg_unsigned_short_s_fu_830_ap_return}, {grp_reg_unsigned_short_s_fu_824_ap_return}}, {grp_reg_unsigned_short_s_fu_818_ap_return}}, {grp_reg_unsigned_short_s_fu_812_ap_return}}, {grp_reg_unsigned_short_s_fu_806_ap_return}}, {grp_reg_unsigned_short_s_fu_800_ap_return}}, {grp_reg_unsigned_short_s_fu_794_ap_return}}, {grp_reg_unsigned_short_s_fu_788_ap_return}}, {grp_reg_unsigned_short_s_fu_782_ap_return}}, {grp_reg_unsigned_short_s_fu_776_ap_return}}, {grp_reg_unsigned_short_s_fu_770_ap_return}}, {grp_reg_unsigned_short_s_fu_764_ap_return}}, {grp_reg_unsigned_short_s_fu_758_ap_return}}, {grp_reg_unsigned_short_s_fu_752_ap_return}}, {grp_reg_unsigned_short_s_fu_746_ap_return}}, {grp_reg_unsigned_short_s_fu_740_ap_return}}, {grp_reg_unsigned_short_s_fu_734_ap_return}}, {grp_reg_unsigned_short_s_fu_728_ap_return}}, {grp_reg_unsigned_short_s_fu_722_ap_return}}, {grp_reg_unsigned_short_s_fu_716_ap_return}}, {grp_reg_unsigned_short_s_fu_710_ap_return}}, {grp_reg_unsigned_short_s_fu_704_ap_return}}, {grp_reg_unsigned_short_s_fu_698_ap_return}}, {grp_reg_unsigned_short_s_fu_692_ap_return}}, {grp_reg_unsigned_short_s_fu_686_ap_return}}, {grp_reg_unsigned_short_s_fu_680_ap_return}}, {grp_reg_unsigned_short_s_fu_674_ap_return}}, {grp_reg_unsigned_short_s_fu_668_ap_return}}, {grp_reg_unsigned_short_s_fu_662_ap_return}}, {grp_reg_unsigned_short_s_fu_656_ap_return}}, {grp_reg_unsigned_short_s_fu_650_ap_return}}, {grp_reg_unsigned_short_s_fu_644_ap_return}};

assign grp_reg_APP_Data_s_fu_904_agg_result_eop_write = ap_reg_pp0_iter1_output_eop_reg_1095;

assign i_fu_591_p2 = (i_i_reg_544 + 5'd1);

assign n_cast_i_cast_fu_575_p1 = n_dout;

assign output_eop_fu_639_p2 = (tmp_5_i_22_fu_633_p2 & tmp_2_i_reg_921);

assign tmp_1_i_fu_569_p2 = ($signed(tmp_cast_i_fu_565_p1) + $signed(28'd268435455));

assign tmp_2_i_fu_579_p2 = ((tmp_1_i_fu_569_p2 == n_cast_i_cast_fu_575_p1) ? 1'b1 : 1'b0);

assign tmp_3_i_fu_585_p2 = ((i_i_reg_544 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_4_i_fu_597_p1 = i_i_reg_544;

assign tmp_5_i_22_fu_633_p2 = ((i_i_reg_544 == 5'd15) ? 1'b1 : 1'b0);

assign tmp_cast_i_fu_565_p1 = tmp_fu_555_p4;

assign tmp_fu_555_p4 = {{image_height_dout[31:5]}};

endmodule //step_4
