debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
23c23
< v0: ffffffff
---
> v0: 0000FFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
3,4d2
< 00000002: ff
< 00000003: ff
25c23
< v0: ffffffff
---
> v0: 0000FFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
3,4d2
< 00000002: ff
< 00000003: ff
25c23
< v0: ffffffff
---
> v0: 0000FFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
3,4d2
< 00000002: ff
< 00000003: ff
25c23
< v0: ffffffff
---
> v0: 0000FFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
3,4d2
< 00000002: ff
< 00000003: ff
25c23
< v0: ffffffff
---
> v0: 0000FFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
3,4d2
< 00000002: ff
< 00000003: ff
25c23
< v0: ffffffff
---
> v0: 0000FFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for LH_3 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
3,4d2
< 00000002: ff
< 00000003: ff
25c23
< v0: ffffffff
---
> v0: 0000FFFF
