transcript on
if ![file isdirectory au_filter_iputf_libs] {
	file mkdir au_filter_iputf_libs
}

if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 

file copy -force D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/fir_rtl_core_u0_m0_wo0_cm0_lutmem.hex ./

vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/dspba_library_package.vhd"                      
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/dspba_library.vhd"                              
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/auk_dspip_math_pkg_hpfir.vhd"                   
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/auk_dspip_roundsat_hpfir.vhd"                   
vlog "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/altera_avalon_sc_fifo.v"                        
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/fir_rtl_core.vhd"                               
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/fir_ast.vhd"                                    
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/fir.vhd"                                        
vcom "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir_sim/fir_tb.vhd"                                     

vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000 {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v}
vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v}

vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/../sim {D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/../sim/iir_serial_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L cycloneive -L rtl_work -L work -voptargs="+acc"  iir_serial_tb

add wave *
view structure
view signals
run 1 sec
