Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 13 18:08:23 2024
| Host         : DESKTOP-6FON3F6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TESTENV_timing_summary_routed.rpt -pb TESTENV_timing_summary_routed.pb -rpx TESTENV_timing_summary_routed.rpx -warn_on_violation
| Design       : TESTENV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  277         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (277)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (993)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (277)
--------------------------
 There are 277 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (993)
--------------------------------------------------
 There are 993 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1004          inf        0.000                      0                 1004           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1004 Endpoints
Min Delay          1004 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.714ns  (logic 5.210ns (33.154%)  route 10.505ns (66.846%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.578     7.836    IFetch/MemData[21]
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.960 r  IFetch/cat_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           0.000     7.960    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X11Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.177 r  ID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     8.177    ID/outMux8[21]
    SLICE_X11Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.271 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.086     9.356    ID/digits[5]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.672 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.146    10.818    ID/dispaly/digit__31[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.154    10.972 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.891    12.863    cat_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.851    15.714 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.714    cat[0]
    U17                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.608ns  (logic 5.183ns (33.208%)  route 10.425ns (66.792%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.578     7.836    IFetch/MemData[21]
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.960 r  IFetch/cat_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           0.000     7.960    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X11Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.177 r  ID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     8.177    ID/outMux8[21]
    SLICE_X11Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.271 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.086     9.356    ID/digits[5]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.672 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.146    10.818    ID/dispaly/digit__31[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.152    10.970 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.812    12.782    cat_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         2.826    15.608 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.608    cat[3]
    T16                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.488ns  (logic 5.210ns (33.636%)  route 10.279ns (66.364%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.578     7.836    IFetch/MemData[21]
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.960 r  IFetch/cat_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           0.000     7.960    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X11Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.177 r  ID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     8.177    ID/outMux8[21]
    SLICE_X11Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.271 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.086     9.356    ID/digits[5]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.672 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.145    10.817    ID/dispaly/digit__31[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.152    10.969 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.666    12.636    cat_OBUF[6]
    T14                  OBUF (Prop_obuf_I_O)         2.853    15.488 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.488    cat[6]
    T14                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.448ns  (logic 4.970ns (32.169%)  route 10.479ns (67.831%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.578     7.836    IFetch/MemData[21]
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.960 r  IFetch/cat_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           0.000     7.960    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X11Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.177 r  ID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     8.177    ID/outMux8[21]
    SLICE_X11Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.271 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.086     9.356    ID/digits[5]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.672 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.146    10.818    ID/dispaly/digit__31[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.124    10.942 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865    12.808    cat_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.641    15.448 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.448    cat[1]
    V16                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.298ns  (logic 4.974ns (32.511%)  route 10.325ns (67.489%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.578     7.836    IFetch/MemData[21]
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.960 r  IFetch/cat_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           0.000     7.960    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X11Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.177 r  ID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     8.177    ID/outMux8[21]
    SLICE_X11Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.271 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.086     9.356    ID/digits[5]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.672 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.145    10.817    ID/dispaly/digit__31[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.124    10.941 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712    12.654    cat_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         2.645    15.298 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.298    cat[2]
    V15                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.257ns  (logic 4.976ns (32.616%)  route 10.281ns (67.384%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.578     7.836    IFetch/MemData[21]
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.960 r  IFetch/cat_OBUF[6]_inst_i_105/O
                         net (fo=1, routed)           0.000     7.960    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X11Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.177 r  ID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     8.177    ID/outMux8[21]
    SLICE_X11Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.271 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.086     9.356    ID/digits[5]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.672 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.146    10.818    ID/dispaly/digit__31[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.124    10.942 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668    12.610    cat_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         2.647    15.257 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.257    cat[5]
    T15                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.170ns  (logic 4.949ns (32.623%)  route 10.221ns (67.377%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_22_22/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.251     7.248 r  memorie/MEM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           0.881     8.129    IFetch/MemData[22]
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124     8.253 r  IFetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     8.253    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.217     8.470 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000     8.470    ID/outMux8[22]
    SLICE_X9Y78          MUXF8 (Prop_muxf8_I1_O)      0.094     8.564 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.564     9.128    ID/digits[6]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.316     9.444 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.160    10.604    ID/dispaly/digit__31[2]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.124    10.728 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.811    12.540    cat_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         2.630    15.170 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.170    cat[4]
    R16                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID/reg_file_reg_r2_0_31_18_23/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 1.790ns (19.762%)  route 7.267ns (80.238%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.986     6.627    memorie/MEM_reg_0_63_18_18/A0
    SLICE_X12Y77         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.473     7.099 r  memorie/MEM_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           0.992     8.092    IFetch/MemData[18]
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.216 r  IFetch/reg_file_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.841     9.057    ID/reg_file_reg_r2_0_31_18_23/DIA0
    SLICE_X10Y79         RAMD32                                       r  ID/reg_file_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 1.578ns (17.732%)  route 7.321ns (82.268%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_21_21/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.261     7.258 r  memorie/MEM_reg_0_63_21_21/SP/O
                         net (fo=2, routed)           0.891     8.149    IFetch/MemData[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  IFetch/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.626     8.899    ID/reg_file_reg_r1_0_31_18_23/DIB1
    SLICE_X10Y80         RAMD32                                       r  ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIDEX_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID/reg_file_reg_r2_0_31_18_23/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 1.568ns (17.689%)  route 7.296ns (82.311%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  ALUSrcIDEX_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ALUSrcIDEX_reg/Q
                         net (fo=64, routed)          2.011     2.529    Ex/plusOp_inferred__0/i__carry__5_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.653 r  Ex/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.653    Ex/i__carry_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.903 r  Ex/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.437     3.340    Ex/data0[2]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.301     3.641 r  Ex/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          3.356     6.997    memorie/MEM_reg_0_63_22_22/A0
    SLICE_X12Y79         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.251     7.248 r  memorie/MEM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.007     8.255    IFetch/MemData[22]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  IFetch/reg_file_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.485     8.864    ID/reg_file_reg_r2_0_31_18_23/DIC0
    SLICE_X10Y79         RAMD32                                       r  ID/reg_file_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 monopulse/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopulse/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  monopulse/Q1_reg/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopulse/Q1_reg/Q
                         net (fo=1, routed)           0.110     0.251    monopulse/Q1
    SLICE_X1Y81          FDRE                                         r  monopulse/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WAEXMEM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WAMEMWB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  WAEXMEM_reg[0]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WAEXMEM_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    WAEXMEM[0]
    SLICE_X9Y75          FDRE                                         r  WAMEMWB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC4IDIF_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/PC_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  PC4IDIF_reg[29]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC4IDIF_reg[29]/Q
                         net (fo=1, routed)           0.087     0.228    IFetch/PC_reg[31]_0[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.049     0.277 r  IFetch/PC[29]_i_1/O
                         net (fo=1, routed)           0.000     0.277    IFetch/NextAddr[29]
    SLICE_X5Y80          FDCE                                         r  IFetch/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopulse/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopulse/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  monopulse/Q2_reg/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopulse/Q2_reg/Q
                         net (fo=5, routed)           0.165     0.306    monopulse/Q2
    SLICE_X2Y81          FDRE                                         r  monopulse/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC4IDIF_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.251ns (81.365%)  route 0.057ns (18.635%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE                         0.000     0.000 r  IFetch/PC_reg[30]/C
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/PC_reg[30]/Q
                         net (fo=1, routed)           0.057     0.198    IFetch/PC_reg_n_0_[30]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.308 r  IFetch/plusOp_carry__6/O[1]
                         net (fo=3, routed)           0.000     0.308    data1[30]
    SLICE_X4Y80          FDRE                                         r  PC4IDIF_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC4IDIF_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  PC4IDIF_reg[31]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC4IDIF_reg[31]/Q
                         net (fo=1, routed)           0.139     0.280    IFetch/PC_reg[31]_0[3]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.045     0.325 r  IFetch/PC[31]_i_1/O
                         net (fo=1, routed)           0.000     0.325    IFetch/NextAddr[31]
    SLICE_X5Y80          FDCE                                         r  IFetch/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstrIFID_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/PC_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  InstrIFID_reg[22]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  InstrIFID_reg[22]/Q
                         net (fo=1, routed)           0.143     0.284    IFetch/InstrIFID[4]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  IFetch/PC[26]_i_1/O
                         net (fo=1, routed)           0.000     0.329    IFetch/NextAddr[26]
    SLICE_X3Y79          FDCE                                         r  IFetch/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WAEXMEM_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WAMEMWB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE                         0.000     0.000 r  WAEXMEM_reg[2]/C
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WAEXMEM_reg[2]/Q
                         net (fo=1, routed)           0.199     0.340    WAEXMEM[2]
    SLICE_X7Y77          FDRE                                         r  WAMEMWB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstrIFID_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/PC_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  InstrIFID_reg[18]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  InstrIFID_reg[18]/Q
                         net (fo=2, routed)           0.155     0.296    IFetch/InstrIFID[2]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.045     0.341 r  IFetch/PC[22]_i_1/O
                         net (fo=1, routed)           0.000     0.341    IFetch/NextAddr[22]
    SLICE_X5Y80          FDCE                                         r  IFetch/PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExtImmIDEX_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.894%)  route 0.159ns (46.106%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  ExtImmIDEX_reg[11]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ExtImmIDEX_reg[11]/Q
                         net (fo=4, routed)           0.159     0.300    IFetch/R[0]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.045     0.345 r  IFetch/PC[15]_i_1/O
                         net (fo=1, routed)           0.000     0.345    IFetch/NextAddr[15]
    SLICE_X5Y75          FDCE                                         r  IFetch/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------





