
rtocs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08060000  08060000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016bd8  080601a0  080601a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cbc  08076d78  08076d78  00026d78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08077a34  08077a34  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  08077a34  08077a34  00027a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08077a3c  08077a3c  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08077a3c  08077a3c  00027a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08077a40  08077a40  00027a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08077a44  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b3c  200001fc  08077c40  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005d38  08077c40  00035d38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004ad20  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007956  00000000  00000000  0007af4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002468  00000000  00000000  000828a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000021a8  00000000  00000000  00084d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023564  00000000  00000000  00086eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000384af  00000000  00000000  000aa41c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3a44  00000000  00000000  000e28cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019630f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000abec  00000000  00000000  00196364  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080601a0 <__do_global_dtors_aux>:
 80601a0:	b510      	push	{r4, lr}
 80601a2:	4c05      	ldr	r4, [pc, #20]	; (80601b8 <__do_global_dtors_aux+0x18>)
 80601a4:	7823      	ldrb	r3, [r4, #0]
 80601a6:	b933      	cbnz	r3, 80601b6 <__do_global_dtors_aux+0x16>
 80601a8:	4b04      	ldr	r3, [pc, #16]	; (80601bc <__do_global_dtors_aux+0x1c>)
 80601aa:	b113      	cbz	r3, 80601b2 <__do_global_dtors_aux+0x12>
 80601ac:	4804      	ldr	r0, [pc, #16]	; (80601c0 <__do_global_dtors_aux+0x20>)
 80601ae:	f3af 8000 	nop.w
 80601b2:	2301      	movs	r3, #1
 80601b4:	7023      	strb	r3, [r4, #0]
 80601b6:	bd10      	pop	{r4, pc}
 80601b8:	200001fc 	.word	0x200001fc
 80601bc:	00000000 	.word	0x00000000
 80601c0:	08076d60 	.word	0x08076d60

080601c4 <frame_dummy>:
 80601c4:	b508      	push	{r3, lr}
 80601c6:	4b03      	ldr	r3, [pc, #12]	; (80601d4 <frame_dummy+0x10>)
 80601c8:	b11b      	cbz	r3, 80601d2 <frame_dummy+0xe>
 80601ca:	4903      	ldr	r1, [pc, #12]	; (80601d8 <frame_dummy+0x14>)
 80601cc:	4803      	ldr	r0, [pc, #12]	; (80601dc <frame_dummy+0x18>)
 80601ce:	f3af 8000 	nop.w
 80601d2:	bd08      	pop	{r3, pc}
 80601d4:	00000000 	.word	0x00000000
 80601d8:	20000200 	.word	0x20000200
 80601dc:	08076d60 	.word	0x08076d60

080601e0 <strcmp>:
 80601e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80601e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80601e8:	2a01      	cmp	r2, #1
 80601ea:	bf28      	it	cs
 80601ec:	429a      	cmpcs	r2, r3
 80601ee:	d0f7      	beq.n	80601e0 <strcmp>
 80601f0:	1ad0      	subs	r0, r2, r3
 80601f2:	4770      	bx	lr

080601f4 <strlen>:
 80601f4:	4603      	mov	r3, r0
 80601f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80601fa:	2a00      	cmp	r2, #0
 80601fc:	d1fb      	bne.n	80601f6 <strlen+0x2>
 80601fe:	1a18      	subs	r0, r3, r0
 8060200:	3801      	subs	r0, #1
 8060202:	4770      	bx	lr
	...

08060210 <memchr>:
 8060210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8060214:	2a10      	cmp	r2, #16
 8060216:	db2b      	blt.n	8060270 <memchr+0x60>
 8060218:	f010 0f07 	tst.w	r0, #7
 806021c:	d008      	beq.n	8060230 <memchr+0x20>
 806021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8060222:	3a01      	subs	r2, #1
 8060224:	428b      	cmp	r3, r1
 8060226:	d02d      	beq.n	8060284 <memchr+0x74>
 8060228:	f010 0f07 	tst.w	r0, #7
 806022c:	b342      	cbz	r2, 8060280 <memchr+0x70>
 806022e:	d1f6      	bne.n	806021e <memchr+0xe>
 8060230:	b4f0      	push	{r4, r5, r6, r7}
 8060232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8060236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 806023a:	f022 0407 	bic.w	r4, r2, #7
 806023e:	f07f 0700 	mvns.w	r7, #0
 8060242:	2300      	movs	r3, #0
 8060244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8060248:	3c08      	subs	r4, #8
 806024a:	ea85 0501 	eor.w	r5, r5, r1
 806024e:	ea86 0601 	eor.w	r6, r6, r1
 8060252:	fa85 f547 	uadd8	r5, r5, r7
 8060256:	faa3 f587 	sel	r5, r3, r7
 806025a:	fa86 f647 	uadd8	r6, r6, r7
 806025e:	faa5 f687 	sel	r6, r5, r7
 8060262:	b98e      	cbnz	r6, 8060288 <memchr+0x78>
 8060264:	d1ee      	bne.n	8060244 <memchr+0x34>
 8060266:	bcf0      	pop	{r4, r5, r6, r7}
 8060268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 806026c:	f002 0207 	and.w	r2, r2, #7
 8060270:	b132      	cbz	r2, 8060280 <memchr+0x70>
 8060272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8060276:	3a01      	subs	r2, #1
 8060278:	ea83 0301 	eor.w	r3, r3, r1
 806027c:	b113      	cbz	r3, 8060284 <memchr+0x74>
 806027e:	d1f8      	bne.n	8060272 <memchr+0x62>
 8060280:	2000      	movs	r0, #0
 8060282:	4770      	bx	lr
 8060284:	3801      	subs	r0, #1
 8060286:	4770      	bx	lr
 8060288:	2d00      	cmp	r5, #0
 806028a:	bf06      	itte	eq
 806028c:	4635      	moveq	r5, r6
 806028e:	3803      	subeq	r0, #3
 8060290:	3807      	subne	r0, #7
 8060292:	f015 0f01 	tst.w	r5, #1
 8060296:	d107      	bne.n	80602a8 <memchr+0x98>
 8060298:	3001      	adds	r0, #1
 806029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 806029e:	bf02      	ittt	eq
 80602a0:	3001      	addeq	r0, #1
 80602a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80602a6:	3001      	addeq	r0, #1
 80602a8:	bcf0      	pop	{r4, r5, r6, r7}
 80602aa:	3801      	subs	r0, #1
 80602ac:	4770      	bx	lr
 80602ae:	bf00      	nop

080602b0 <__aeabi_drsub>:
 80602b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80602b4:	e002      	b.n	80602bc <__adddf3>
 80602b6:	bf00      	nop

080602b8 <__aeabi_dsub>:
 80602b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080602bc <__adddf3>:
 80602bc:	b530      	push	{r4, r5, lr}
 80602be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80602c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80602c6:	ea94 0f05 	teq	r4, r5
 80602ca:	bf08      	it	eq
 80602cc:	ea90 0f02 	teqeq	r0, r2
 80602d0:	bf1f      	itttt	ne
 80602d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80602d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80602da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80602de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80602e2:	f000 80e2 	beq.w	80604aa <__adddf3+0x1ee>
 80602e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80602ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80602ee:	bfb8      	it	lt
 80602f0:	426d      	neglt	r5, r5
 80602f2:	dd0c      	ble.n	806030e <__adddf3+0x52>
 80602f4:	442c      	add	r4, r5
 80602f6:	ea80 0202 	eor.w	r2, r0, r2
 80602fa:	ea81 0303 	eor.w	r3, r1, r3
 80602fe:	ea82 0000 	eor.w	r0, r2, r0
 8060302:	ea83 0101 	eor.w	r1, r3, r1
 8060306:	ea80 0202 	eor.w	r2, r0, r2
 806030a:	ea81 0303 	eor.w	r3, r1, r3
 806030e:	2d36      	cmp	r5, #54	; 0x36
 8060310:	bf88      	it	hi
 8060312:	bd30      	pophi	{r4, r5, pc}
 8060314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8060318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 806031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8060320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8060324:	d002      	beq.n	806032c <__adddf3+0x70>
 8060326:	4240      	negs	r0, r0
 8060328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 806032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8060330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8060334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8060338:	d002      	beq.n	8060340 <__adddf3+0x84>
 806033a:	4252      	negs	r2, r2
 806033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8060340:	ea94 0f05 	teq	r4, r5
 8060344:	f000 80a7 	beq.w	8060496 <__adddf3+0x1da>
 8060348:	f1a4 0401 	sub.w	r4, r4, #1
 806034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8060350:	db0d      	blt.n	806036e <__adddf3+0xb2>
 8060352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8060356:	fa22 f205 	lsr.w	r2, r2, r5
 806035a:	1880      	adds	r0, r0, r2
 806035c:	f141 0100 	adc.w	r1, r1, #0
 8060360:	fa03 f20e 	lsl.w	r2, r3, lr
 8060364:	1880      	adds	r0, r0, r2
 8060366:	fa43 f305 	asr.w	r3, r3, r5
 806036a:	4159      	adcs	r1, r3
 806036c:	e00e      	b.n	806038c <__adddf3+0xd0>
 806036e:	f1a5 0520 	sub.w	r5, r5, #32
 8060372:	f10e 0e20 	add.w	lr, lr, #32
 8060376:	2a01      	cmp	r2, #1
 8060378:	fa03 fc0e 	lsl.w	ip, r3, lr
 806037c:	bf28      	it	cs
 806037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8060382:	fa43 f305 	asr.w	r3, r3, r5
 8060386:	18c0      	adds	r0, r0, r3
 8060388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 806038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8060390:	d507      	bpl.n	80603a2 <__adddf3+0xe6>
 8060392:	f04f 0e00 	mov.w	lr, #0
 8060396:	f1dc 0c00 	rsbs	ip, ip, #0
 806039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 806039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80603a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80603a6:	d31b      	bcc.n	80603e0 <__adddf3+0x124>
 80603a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80603ac:	d30c      	bcc.n	80603c8 <__adddf3+0x10c>
 80603ae:	0849      	lsrs	r1, r1, #1
 80603b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80603b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80603b8:	f104 0401 	add.w	r4, r4, #1
 80603bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80603c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80603c4:	f080 809a 	bcs.w	80604fc <__adddf3+0x240>
 80603c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80603cc:	bf08      	it	eq
 80603ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80603d2:	f150 0000 	adcs.w	r0, r0, #0
 80603d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80603da:	ea41 0105 	orr.w	r1, r1, r5
 80603de:	bd30      	pop	{r4, r5, pc}
 80603e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80603e4:	4140      	adcs	r0, r0
 80603e6:	eb41 0101 	adc.w	r1, r1, r1
 80603ea:	3c01      	subs	r4, #1
 80603ec:	bf28      	it	cs
 80603ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80603f2:	d2e9      	bcs.n	80603c8 <__adddf3+0x10c>
 80603f4:	f091 0f00 	teq	r1, #0
 80603f8:	bf04      	itt	eq
 80603fa:	4601      	moveq	r1, r0
 80603fc:	2000      	moveq	r0, #0
 80603fe:	fab1 f381 	clz	r3, r1
 8060402:	bf08      	it	eq
 8060404:	3320      	addeq	r3, #32
 8060406:	f1a3 030b 	sub.w	r3, r3, #11
 806040a:	f1b3 0220 	subs.w	r2, r3, #32
 806040e:	da0c      	bge.n	806042a <__adddf3+0x16e>
 8060410:	320c      	adds	r2, #12
 8060412:	dd08      	ble.n	8060426 <__adddf3+0x16a>
 8060414:	f102 0c14 	add.w	ip, r2, #20
 8060418:	f1c2 020c 	rsb	r2, r2, #12
 806041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8060420:	fa21 f102 	lsr.w	r1, r1, r2
 8060424:	e00c      	b.n	8060440 <__adddf3+0x184>
 8060426:	f102 0214 	add.w	r2, r2, #20
 806042a:	bfd8      	it	le
 806042c:	f1c2 0c20 	rsble	ip, r2, #32
 8060430:	fa01 f102 	lsl.w	r1, r1, r2
 8060434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8060438:	bfdc      	itt	le
 806043a:	ea41 010c 	orrle.w	r1, r1, ip
 806043e:	4090      	lslle	r0, r2
 8060440:	1ae4      	subs	r4, r4, r3
 8060442:	bfa2      	ittt	ge
 8060444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8060448:	4329      	orrge	r1, r5
 806044a:	bd30      	popge	{r4, r5, pc}
 806044c:	ea6f 0404 	mvn.w	r4, r4
 8060450:	3c1f      	subs	r4, #31
 8060452:	da1c      	bge.n	806048e <__adddf3+0x1d2>
 8060454:	340c      	adds	r4, #12
 8060456:	dc0e      	bgt.n	8060476 <__adddf3+0x1ba>
 8060458:	f104 0414 	add.w	r4, r4, #20
 806045c:	f1c4 0220 	rsb	r2, r4, #32
 8060460:	fa20 f004 	lsr.w	r0, r0, r4
 8060464:	fa01 f302 	lsl.w	r3, r1, r2
 8060468:	ea40 0003 	orr.w	r0, r0, r3
 806046c:	fa21 f304 	lsr.w	r3, r1, r4
 8060470:	ea45 0103 	orr.w	r1, r5, r3
 8060474:	bd30      	pop	{r4, r5, pc}
 8060476:	f1c4 040c 	rsb	r4, r4, #12
 806047a:	f1c4 0220 	rsb	r2, r4, #32
 806047e:	fa20 f002 	lsr.w	r0, r0, r2
 8060482:	fa01 f304 	lsl.w	r3, r1, r4
 8060486:	ea40 0003 	orr.w	r0, r0, r3
 806048a:	4629      	mov	r1, r5
 806048c:	bd30      	pop	{r4, r5, pc}
 806048e:	fa21 f004 	lsr.w	r0, r1, r4
 8060492:	4629      	mov	r1, r5
 8060494:	bd30      	pop	{r4, r5, pc}
 8060496:	f094 0f00 	teq	r4, #0
 806049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 806049e:	bf06      	itte	eq
 80604a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80604a4:	3401      	addeq	r4, #1
 80604a6:	3d01      	subne	r5, #1
 80604a8:	e74e      	b.n	8060348 <__adddf3+0x8c>
 80604aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80604ae:	bf18      	it	ne
 80604b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80604b4:	d029      	beq.n	806050a <__adddf3+0x24e>
 80604b6:	ea94 0f05 	teq	r4, r5
 80604ba:	bf08      	it	eq
 80604bc:	ea90 0f02 	teqeq	r0, r2
 80604c0:	d005      	beq.n	80604ce <__adddf3+0x212>
 80604c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80604c6:	bf04      	itt	eq
 80604c8:	4619      	moveq	r1, r3
 80604ca:	4610      	moveq	r0, r2
 80604cc:	bd30      	pop	{r4, r5, pc}
 80604ce:	ea91 0f03 	teq	r1, r3
 80604d2:	bf1e      	ittt	ne
 80604d4:	2100      	movne	r1, #0
 80604d6:	2000      	movne	r0, #0
 80604d8:	bd30      	popne	{r4, r5, pc}
 80604da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80604de:	d105      	bne.n	80604ec <__adddf3+0x230>
 80604e0:	0040      	lsls	r0, r0, #1
 80604e2:	4149      	adcs	r1, r1
 80604e4:	bf28      	it	cs
 80604e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80604ea:	bd30      	pop	{r4, r5, pc}
 80604ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80604f0:	bf3c      	itt	cc
 80604f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80604f6:	bd30      	popcc	{r4, r5, pc}
 80604f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80604fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8060500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8060504:	f04f 0000 	mov.w	r0, #0
 8060508:	bd30      	pop	{r4, r5, pc}
 806050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 806050e:	bf1a      	itte	ne
 8060510:	4619      	movne	r1, r3
 8060512:	4610      	movne	r0, r2
 8060514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8060518:	bf1c      	itt	ne
 806051a:	460b      	movne	r3, r1
 806051c:	4602      	movne	r2, r0
 806051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8060522:	bf06      	itte	eq
 8060524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8060528:	ea91 0f03 	teqeq	r1, r3
 806052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8060530:	bd30      	pop	{r4, r5, pc}
 8060532:	bf00      	nop

08060534 <__aeabi_ui2d>:
 8060534:	f090 0f00 	teq	r0, #0
 8060538:	bf04      	itt	eq
 806053a:	2100      	moveq	r1, #0
 806053c:	4770      	bxeq	lr
 806053e:	b530      	push	{r4, r5, lr}
 8060540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8060544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8060548:	f04f 0500 	mov.w	r5, #0
 806054c:	f04f 0100 	mov.w	r1, #0
 8060550:	e750      	b.n	80603f4 <__adddf3+0x138>
 8060552:	bf00      	nop

08060554 <__aeabi_i2d>:
 8060554:	f090 0f00 	teq	r0, #0
 8060558:	bf04      	itt	eq
 806055a:	2100      	moveq	r1, #0
 806055c:	4770      	bxeq	lr
 806055e:	b530      	push	{r4, r5, lr}
 8060560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8060564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8060568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 806056c:	bf48      	it	mi
 806056e:	4240      	negmi	r0, r0
 8060570:	f04f 0100 	mov.w	r1, #0
 8060574:	e73e      	b.n	80603f4 <__adddf3+0x138>
 8060576:	bf00      	nop

08060578 <__aeabi_f2d>:
 8060578:	0042      	lsls	r2, r0, #1
 806057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 806057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8060582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8060586:	bf1f      	itttt	ne
 8060588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 806058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8060590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8060594:	4770      	bxne	lr
 8060596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 806059a:	bf08      	it	eq
 806059c:	4770      	bxeq	lr
 806059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80605a2:	bf04      	itt	eq
 80605a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80605a8:	4770      	bxeq	lr
 80605aa:	b530      	push	{r4, r5, lr}
 80605ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80605b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80605b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80605b8:	e71c      	b.n	80603f4 <__adddf3+0x138>
 80605ba:	bf00      	nop

080605bc <__aeabi_ul2d>:
 80605bc:	ea50 0201 	orrs.w	r2, r0, r1
 80605c0:	bf08      	it	eq
 80605c2:	4770      	bxeq	lr
 80605c4:	b530      	push	{r4, r5, lr}
 80605c6:	f04f 0500 	mov.w	r5, #0
 80605ca:	e00a      	b.n	80605e2 <__aeabi_l2d+0x16>

080605cc <__aeabi_l2d>:
 80605cc:	ea50 0201 	orrs.w	r2, r0, r1
 80605d0:	bf08      	it	eq
 80605d2:	4770      	bxeq	lr
 80605d4:	b530      	push	{r4, r5, lr}
 80605d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80605da:	d502      	bpl.n	80605e2 <__aeabi_l2d+0x16>
 80605dc:	4240      	negs	r0, r0
 80605de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80605e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80605e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80605ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80605ee:	f43f aed8 	beq.w	80603a2 <__adddf3+0xe6>
 80605f2:	f04f 0203 	mov.w	r2, #3
 80605f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80605fa:	bf18      	it	ne
 80605fc:	3203      	addne	r2, #3
 80605fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8060602:	bf18      	it	ne
 8060604:	3203      	addne	r2, #3
 8060606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 806060a:	f1c2 0320 	rsb	r3, r2, #32
 806060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8060612:	fa20 f002 	lsr.w	r0, r0, r2
 8060616:	fa01 fe03 	lsl.w	lr, r1, r3
 806061a:	ea40 000e 	orr.w	r0, r0, lr
 806061e:	fa21 f102 	lsr.w	r1, r1, r2
 8060622:	4414      	add	r4, r2
 8060624:	e6bd      	b.n	80603a2 <__adddf3+0xe6>
 8060626:	bf00      	nop

08060628 <__aeabi_dmul>:
 8060628:	b570      	push	{r4, r5, r6, lr}
 806062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 806062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8060632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8060636:	bf1d      	ittte	ne
 8060638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 806063c:	ea94 0f0c 	teqne	r4, ip
 8060640:	ea95 0f0c 	teqne	r5, ip
 8060644:	f000 f8de 	bleq	8060804 <__aeabi_dmul+0x1dc>
 8060648:	442c      	add	r4, r5
 806064a:	ea81 0603 	eor.w	r6, r1, r3
 806064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8060652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8060656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 806065a:	bf18      	it	ne
 806065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8060660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8060664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8060668:	d038      	beq.n	80606dc <__aeabi_dmul+0xb4>
 806066a:	fba0 ce02 	umull	ip, lr, r0, r2
 806066e:	f04f 0500 	mov.w	r5, #0
 8060672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8060676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 806067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 806067e:	f04f 0600 	mov.w	r6, #0
 8060682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8060686:	f09c 0f00 	teq	ip, #0
 806068a:	bf18      	it	ne
 806068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8060690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8060694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8060698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 806069c:	d204      	bcs.n	80606a8 <__aeabi_dmul+0x80>
 806069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80606a2:	416d      	adcs	r5, r5
 80606a4:	eb46 0606 	adc.w	r6, r6, r6
 80606a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80606ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80606b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80606b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80606b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80606bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80606c0:	bf88      	it	hi
 80606c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80606c6:	d81e      	bhi.n	8060706 <__aeabi_dmul+0xde>
 80606c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80606cc:	bf08      	it	eq
 80606ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80606d2:	f150 0000 	adcs.w	r0, r0, #0
 80606d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80606da:	bd70      	pop	{r4, r5, r6, pc}
 80606dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80606e0:	ea46 0101 	orr.w	r1, r6, r1
 80606e4:	ea40 0002 	orr.w	r0, r0, r2
 80606e8:	ea81 0103 	eor.w	r1, r1, r3
 80606ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80606f0:	bfc2      	ittt	gt
 80606f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80606f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80606fa:	bd70      	popgt	{r4, r5, r6, pc}
 80606fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8060700:	f04f 0e00 	mov.w	lr, #0
 8060704:	3c01      	subs	r4, #1
 8060706:	f300 80ab 	bgt.w	8060860 <__aeabi_dmul+0x238>
 806070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 806070e:	bfde      	ittt	le
 8060710:	2000      	movle	r0, #0
 8060712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8060716:	bd70      	pople	{r4, r5, r6, pc}
 8060718:	f1c4 0400 	rsb	r4, r4, #0
 806071c:	3c20      	subs	r4, #32
 806071e:	da35      	bge.n	806078c <__aeabi_dmul+0x164>
 8060720:	340c      	adds	r4, #12
 8060722:	dc1b      	bgt.n	806075c <__aeabi_dmul+0x134>
 8060724:	f104 0414 	add.w	r4, r4, #20
 8060728:	f1c4 0520 	rsb	r5, r4, #32
 806072c:	fa00 f305 	lsl.w	r3, r0, r5
 8060730:	fa20 f004 	lsr.w	r0, r0, r4
 8060734:	fa01 f205 	lsl.w	r2, r1, r5
 8060738:	ea40 0002 	orr.w	r0, r0, r2
 806073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8060740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8060744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8060748:	fa21 f604 	lsr.w	r6, r1, r4
 806074c:	eb42 0106 	adc.w	r1, r2, r6
 8060750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8060754:	bf08      	it	eq
 8060756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 806075a:	bd70      	pop	{r4, r5, r6, pc}
 806075c:	f1c4 040c 	rsb	r4, r4, #12
 8060760:	f1c4 0520 	rsb	r5, r4, #32
 8060764:	fa00 f304 	lsl.w	r3, r0, r4
 8060768:	fa20 f005 	lsr.w	r0, r0, r5
 806076c:	fa01 f204 	lsl.w	r2, r1, r4
 8060770:	ea40 0002 	orr.w	r0, r0, r2
 8060774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8060778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 806077c:	f141 0100 	adc.w	r1, r1, #0
 8060780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8060784:	bf08      	it	eq
 8060786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 806078a:	bd70      	pop	{r4, r5, r6, pc}
 806078c:	f1c4 0520 	rsb	r5, r4, #32
 8060790:	fa00 f205 	lsl.w	r2, r0, r5
 8060794:	ea4e 0e02 	orr.w	lr, lr, r2
 8060798:	fa20 f304 	lsr.w	r3, r0, r4
 806079c:	fa01 f205 	lsl.w	r2, r1, r5
 80607a0:	ea43 0302 	orr.w	r3, r3, r2
 80607a4:	fa21 f004 	lsr.w	r0, r1, r4
 80607a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80607ac:	fa21 f204 	lsr.w	r2, r1, r4
 80607b0:	ea20 0002 	bic.w	r0, r0, r2
 80607b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80607b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80607bc:	bf08      	it	eq
 80607be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80607c2:	bd70      	pop	{r4, r5, r6, pc}
 80607c4:	f094 0f00 	teq	r4, #0
 80607c8:	d10f      	bne.n	80607ea <__aeabi_dmul+0x1c2>
 80607ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80607ce:	0040      	lsls	r0, r0, #1
 80607d0:	eb41 0101 	adc.w	r1, r1, r1
 80607d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80607d8:	bf08      	it	eq
 80607da:	3c01      	subeq	r4, #1
 80607dc:	d0f7      	beq.n	80607ce <__aeabi_dmul+0x1a6>
 80607de:	ea41 0106 	orr.w	r1, r1, r6
 80607e2:	f095 0f00 	teq	r5, #0
 80607e6:	bf18      	it	ne
 80607e8:	4770      	bxne	lr
 80607ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80607ee:	0052      	lsls	r2, r2, #1
 80607f0:	eb43 0303 	adc.w	r3, r3, r3
 80607f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80607f8:	bf08      	it	eq
 80607fa:	3d01      	subeq	r5, #1
 80607fc:	d0f7      	beq.n	80607ee <__aeabi_dmul+0x1c6>
 80607fe:	ea43 0306 	orr.w	r3, r3, r6
 8060802:	4770      	bx	lr
 8060804:	ea94 0f0c 	teq	r4, ip
 8060808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 806080c:	bf18      	it	ne
 806080e:	ea95 0f0c 	teqne	r5, ip
 8060812:	d00c      	beq.n	806082e <__aeabi_dmul+0x206>
 8060814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8060818:	bf18      	it	ne
 806081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 806081e:	d1d1      	bne.n	80607c4 <__aeabi_dmul+0x19c>
 8060820:	ea81 0103 	eor.w	r1, r1, r3
 8060824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8060828:	f04f 0000 	mov.w	r0, #0
 806082c:	bd70      	pop	{r4, r5, r6, pc}
 806082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8060832:	bf06      	itte	eq
 8060834:	4610      	moveq	r0, r2
 8060836:	4619      	moveq	r1, r3
 8060838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 806083c:	d019      	beq.n	8060872 <__aeabi_dmul+0x24a>
 806083e:	ea94 0f0c 	teq	r4, ip
 8060842:	d102      	bne.n	806084a <__aeabi_dmul+0x222>
 8060844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8060848:	d113      	bne.n	8060872 <__aeabi_dmul+0x24a>
 806084a:	ea95 0f0c 	teq	r5, ip
 806084e:	d105      	bne.n	806085c <__aeabi_dmul+0x234>
 8060850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8060854:	bf1c      	itt	ne
 8060856:	4610      	movne	r0, r2
 8060858:	4619      	movne	r1, r3
 806085a:	d10a      	bne.n	8060872 <__aeabi_dmul+0x24a>
 806085c:	ea81 0103 	eor.w	r1, r1, r3
 8060860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8060864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8060868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 806086c:	f04f 0000 	mov.w	r0, #0
 8060870:	bd70      	pop	{r4, r5, r6, pc}
 8060872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8060876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 806087a:	bd70      	pop	{r4, r5, r6, pc}

0806087c <__aeabi_ddiv>:
 806087c:	b570      	push	{r4, r5, r6, lr}
 806087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8060882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8060886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 806088a:	bf1d      	ittte	ne
 806088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8060890:	ea94 0f0c 	teqne	r4, ip
 8060894:	ea95 0f0c 	teqne	r5, ip
 8060898:	f000 f8a7 	bleq	80609ea <__aeabi_ddiv+0x16e>
 806089c:	eba4 0405 	sub.w	r4, r4, r5
 80608a0:	ea81 0e03 	eor.w	lr, r1, r3
 80608a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80608a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80608ac:	f000 8088 	beq.w	80609c0 <__aeabi_ddiv+0x144>
 80608b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80608b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80608b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80608bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80608c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80608c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80608c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80608cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80608d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80608d4:	429d      	cmp	r5, r3
 80608d6:	bf08      	it	eq
 80608d8:	4296      	cmpeq	r6, r2
 80608da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80608de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80608e2:	d202      	bcs.n	80608ea <__aeabi_ddiv+0x6e>
 80608e4:	085b      	lsrs	r3, r3, #1
 80608e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80608ea:	1ab6      	subs	r6, r6, r2
 80608ec:	eb65 0503 	sbc.w	r5, r5, r3
 80608f0:	085b      	lsrs	r3, r3, #1
 80608f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80608f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80608fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80608fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8060902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8060906:	bf22      	ittt	cs
 8060908:	1ab6      	subcs	r6, r6, r2
 806090a:	4675      	movcs	r5, lr
 806090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8060910:	085b      	lsrs	r3, r3, #1
 8060912:	ea4f 0232 	mov.w	r2, r2, rrx
 8060916:	ebb6 0e02 	subs.w	lr, r6, r2
 806091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 806091e:	bf22      	ittt	cs
 8060920:	1ab6      	subcs	r6, r6, r2
 8060922:	4675      	movcs	r5, lr
 8060924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8060928:	085b      	lsrs	r3, r3, #1
 806092a:	ea4f 0232 	mov.w	r2, r2, rrx
 806092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8060932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8060936:	bf22      	ittt	cs
 8060938:	1ab6      	subcs	r6, r6, r2
 806093a:	4675      	movcs	r5, lr
 806093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8060940:	085b      	lsrs	r3, r3, #1
 8060942:	ea4f 0232 	mov.w	r2, r2, rrx
 8060946:	ebb6 0e02 	subs.w	lr, r6, r2
 806094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 806094e:	bf22      	ittt	cs
 8060950:	1ab6      	subcs	r6, r6, r2
 8060952:	4675      	movcs	r5, lr
 8060954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8060958:	ea55 0e06 	orrs.w	lr, r5, r6
 806095c:	d018      	beq.n	8060990 <__aeabi_ddiv+0x114>
 806095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8060962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8060966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 806096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 806096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8060972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8060976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 806097a:	d1c0      	bne.n	80608fe <__aeabi_ddiv+0x82>
 806097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8060980:	d10b      	bne.n	806099a <__aeabi_ddiv+0x11e>
 8060982:	ea41 0100 	orr.w	r1, r1, r0
 8060986:	f04f 0000 	mov.w	r0, #0
 806098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 806098e:	e7b6      	b.n	80608fe <__aeabi_ddiv+0x82>
 8060990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8060994:	bf04      	itt	eq
 8060996:	4301      	orreq	r1, r0
 8060998:	2000      	moveq	r0, #0
 806099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 806099e:	bf88      	it	hi
 80609a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80609a4:	f63f aeaf 	bhi.w	8060706 <__aeabi_dmul+0xde>
 80609a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80609ac:	bf04      	itt	eq
 80609ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80609b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80609b6:	f150 0000 	adcs.w	r0, r0, #0
 80609ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80609be:	bd70      	pop	{r4, r5, r6, pc}
 80609c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80609c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80609c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80609cc:	bfc2      	ittt	gt
 80609ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80609d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80609d6:	bd70      	popgt	{r4, r5, r6, pc}
 80609d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80609dc:	f04f 0e00 	mov.w	lr, #0
 80609e0:	3c01      	subs	r4, #1
 80609e2:	e690      	b.n	8060706 <__aeabi_dmul+0xde>
 80609e4:	ea45 0e06 	orr.w	lr, r5, r6
 80609e8:	e68d      	b.n	8060706 <__aeabi_dmul+0xde>
 80609ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80609ee:	ea94 0f0c 	teq	r4, ip
 80609f2:	bf08      	it	eq
 80609f4:	ea95 0f0c 	teqeq	r5, ip
 80609f8:	f43f af3b 	beq.w	8060872 <__aeabi_dmul+0x24a>
 80609fc:	ea94 0f0c 	teq	r4, ip
 8060a00:	d10a      	bne.n	8060a18 <__aeabi_ddiv+0x19c>
 8060a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8060a06:	f47f af34 	bne.w	8060872 <__aeabi_dmul+0x24a>
 8060a0a:	ea95 0f0c 	teq	r5, ip
 8060a0e:	f47f af25 	bne.w	806085c <__aeabi_dmul+0x234>
 8060a12:	4610      	mov	r0, r2
 8060a14:	4619      	mov	r1, r3
 8060a16:	e72c      	b.n	8060872 <__aeabi_dmul+0x24a>
 8060a18:	ea95 0f0c 	teq	r5, ip
 8060a1c:	d106      	bne.n	8060a2c <__aeabi_ddiv+0x1b0>
 8060a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8060a22:	f43f aefd 	beq.w	8060820 <__aeabi_dmul+0x1f8>
 8060a26:	4610      	mov	r0, r2
 8060a28:	4619      	mov	r1, r3
 8060a2a:	e722      	b.n	8060872 <__aeabi_dmul+0x24a>
 8060a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8060a30:	bf18      	it	ne
 8060a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8060a36:	f47f aec5 	bne.w	80607c4 <__aeabi_dmul+0x19c>
 8060a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8060a3e:	f47f af0d 	bne.w	806085c <__aeabi_dmul+0x234>
 8060a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8060a46:	f47f aeeb 	bne.w	8060820 <__aeabi_dmul+0x1f8>
 8060a4a:	e712      	b.n	8060872 <__aeabi_dmul+0x24a>

08060a4c <__gedf2>:
 8060a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8060a50:	e006      	b.n	8060a60 <__cmpdf2+0x4>
 8060a52:	bf00      	nop

08060a54 <__ledf2>:
 8060a54:	f04f 0c01 	mov.w	ip, #1
 8060a58:	e002      	b.n	8060a60 <__cmpdf2+0x4>
 8060a5a:	bf00      	nop

08060a5c <__cmpdf2>:
 8060a5c:	f04f 0c01 	mov.w	ip, #1
 8060a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8060a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8060a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8060a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8060a70:	bf18      	it	ne
 8060a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8060a76:	d01b      	beq.n	8060ab0 <__cmpdf2+0x54>
 8060a78:	b001      	add	sp, #4
 8060a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8060a7e:	bf0c      	ite	eq
 8060a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8060a84:	ea91 0f03 	teqne	r1, r3
 8060a88:	bf02      	ittt	eq
 8060a8a:	ea90 0f02 	teqeq	r0, r2
 8060a8e:	2000      	moveq	r0, #0
 8060a90:	4770      	bxeq	lr
 8060a92:	f110 0f00 	cmn.w	r0, #0
 8060a96:	ea91 0f03 	teq	r1, r3
 8060a9a:	bf58      	it	pl
 8060a9c:	4299      	cmppl	r1, r3
 8060a9e:	bf08      	it	eq
 8060aa0:	4290      	cmpeq	r0, r2
 8060aa2:	bf2c      	ite	cs
 8060aa4:	17d8      	asrcs	r0, r3, #31
 8060aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8060aaa:	f040 0001 	orr.w	r0, r0, #1
 8060aae:	4770      	bx	lr
 8060ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8060ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8060ab8:	d102      	bne.n	8060ac0 <__cmpdf2+0x64>
 8060aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8060abe:	d107      	bne.n	8060ad0 <__cmpdf2+0x74>
 8060ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8060ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8060ac8:	d1d6      	bne.n	8060a78 <__cmpdf2+0x1c>
 8060aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8060ace:	d0d3      	beq.n	8060a78 <__cmpdf2+0x1c>
 8060ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8060ad4:	4770      	bx	lr
 8060ad6:	bf00      	nop

08060ad8 <__aeabi_cdrcmple>:
 8060ad8:	4684      	mov	ip, r0
 8060ada:	4610      	mov	r0, r2
 8060adc:	4662      	mov	r2, ip
 8060ade:	468c      	mov	ip, r1
 8060ae0:	4619      	mov	r1, r3
 8060ae2:	4663      	mov	r3, ip
 8060ae4:	e000      	b.n	8060ae8 <__aeabi_cdcmpeq>
 8060ae6:	bf00      	nop

08060ae8 <__aeabi_cdcmpeq>:
 8060ae8:	b501      	push	{r0, lr}
 8060aea:	f7ff ffb7 	bl	8060a5c <__cmpdf2>
 8060aee:	2800      	cmp	r0, #0
 8060af0:	bf48      	it	mi
 8060af2:	f110 0f00 	cmnmi.w	r0, #0
 8060af6:	bd01      	pop	{r0, pc}

08060af8 <__aeabi_dcmpeq>:
 8060af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8060afc:	f7ff fff4 	bl	8060ae8 <__aeabi_cdcmpeq>
 8060b00:	bf0c      	ite	eq
 8060b02:	2001      	moveq	r0, #1
 8060b04:	2000      	movne	r0, #0
 8060b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8060b0a:	bf00      	nop

08060b0c <__aeabi_dcmplt>:
 8060b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8060b10:	f7ff ffea 	bl	8060ae8 <__aeabi_cdcmpeq>
 8060b14:	bf34      	ite	cc
 8060b16:	2001      	movcc	r0, #1
 8060b18:	2000      	movcs	r0, #0
 8060b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8060b1e:	bf00      	nop

08060b20 <__aeabi_dcmple>:
 8060b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8060b24:	f7ff ffe0 	bl	8060ae8 <__aeabi_cdcmpeq>
 8060b28:	bf94      	ite	ls
 8060b2a:	2001      	movls	r0, #1
 8060b2c:	2000      	movhi	r0, #0
 8060b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8060b32:	bf00      	nop

08060b34 <__aeabi_dcmpge>:
 8060b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8060b38:	f7ff ffce 	bl	8060ad8 <__aeabi_cdrcmple>
 8060b3c:	bf94      	ite	ls
 8060b3e:	2001      	movls	r0, #1
 8060b40:	2000      	movhi	r0, #0
 8060b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8060b46:	bf00      	nop

08060b48 <__aeabi_dcmpgt>:
 8060b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8060b4c:	f7ff ffc4 	bl	8060ad8 <__aeabi_cdrcmple>
 8060b50:	bf34      	ite	cc
 8060b52:	2001      	movcc	r0, #1
 8060b54:	2000      	movcs	r0, #0
 8060b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8060b5a:	bf00      	nop

08060b5c <__aeabi_dcmpun>:
 8060b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8060b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8060b64:	d102      	bne.n	8060b6c <__aeabi_dcmpun+0x10>
 8060b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8060b6a:	d10a      	bne.n	8060b82 <__aeabi_dcmpun+0x26>
 8060b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8060b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8060b74:	d102      	bne.n	8060b7c <__aeabi_dcmpun+0x20>
 8060b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8060b7a:	d102      	bne.n	8060b82 <__aeabi_dcmpun+0x26>
 8060b7c:	f04f 0000 	mov.w	r0, #0
 8060b80:	4770      	bx	lr
 8060b82:	f04f 0001 	mov.w	r0, #1
 8060b86:	4770      	bx	lr

08060b88 <__aeabi_d2iz>:
 8060b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8060b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8060b90:	d215      	bcs.n	8060bbe <__aeabi_d2iz+0x36>
 8060b92:	d511      	bpl.n	8060bb8 <__aeabi_d2iz+0x30>
 8060b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8060b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8060b9c:	d912      	bls.n	8060bc4 <__aeabi_d2iz+0x3c>
 8060b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8060ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8060ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8060baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8060bae:	fa23 f002 	lsr.w	r0, r3, r2
 8060bb2:	bf18      	it	ne
 8060bb4:	4240      	negne	r0, r0
 8060bb6:	4770      	bx	lr
 8060bb8:	f04f 0000 	mov.w	r0, #0
 8060bbc:	4770      	bx	lr
 8060bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8060bc2:	d105      	bne.n	8060bd0 <__aeabi_d2iz+0x48>
 8060bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8060bc8:	bf08      	it	eq
 8060bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8060bce:	4770      	bx	lr
 8060bd0:	f04f 0000 	mov.w	r0, #0
 8060bd4:	4770      	bx	lr
 8060bd6:	bf00      	nop

08060bd8 <__aeabi_d2uiz>:
 8060bd8:	004a      	lsls	r2, r1, #1
 8060bda:	d211      	bcs.n	8060c00 <__aeabi_d2uiz+0x28>
 8060bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8060be0:	d211      	bcs.n	8060c06 <__aeabi_d2uiz+0x2e>
 8060be2:	d50d      	bpl.n	8060c00 <__aeabi_d2uiz+0x28>
 8060be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8060be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8060bec:	d40e      	bmi.n	8060c0c <__aeabi_d2uiz+0x34>
 8060bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8060bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8060bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8060bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8060bfe:	4770      	bx	lr
 8060c00:	f04f 0000 	mov.w	r0, #0
 8060c04:	4770      	bx	lr
 8060c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8060c0a:	d102      	bne.n	8060c12 <__aeabi_d2uiz+0x3a>
 8060c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8060c10:	4770      	bx	lr
 8060c12:	f04f 0000 	mov.w	r0, #0
 8060c16:	4770      	bx	lr

08060c18 <__aeabi_d2f>:
 8060c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8060c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8060c20:	bf24      	itt	cs
 8060c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8060c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8060c2a:	d90d      	bls.n	8060c48 <__aeabi_d2f+0x30>
 8060c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8060c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8060c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8060c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8060c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8060c40:	bf08      	it	eq
 8060c42:	f020 0001 	biceq.w	r0, r0, #1
 8060c46:	4770      	bx	lr
 8060c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8060c4c:	d121      	bne.n	8060c92 <__aeabi_d2f+0x7a>
 8060c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8060c52:	bfbc      	itt	lt
 8060c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8060c58:	4770      	bxlt	lr
 8060c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8060c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8060c62:	f1c2 0218 	rsb	r2, r2, #24
 8060c66:	f1c2 0c20 	rsb	ip, r2, #32
 8060c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8060c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8060c72:	bf18      	it	ne
 8060c74:	f040 0001 	orrne.w	r0, r0, #1
 8060c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8060c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8060c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8060c84:	ea40 000c 	orr.w	r0, r0, ip
 8060c88:	fa23 f302 	lsr.w	r3, r3, r2
 8060c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8060c90:	e7cc      	b.n	8060c2c <__aeabi_d2f+0x14>
 8060c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8060c96:	d107      	bne.n	8060ca8 <__aeabi_d2f+0x90>
 8060c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8060c9c:	bf1e      	ittt	ne
 8060c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8060ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8060ca6:	4770      	bxne	lr
 8060ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8060cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8060cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8060cb4:	4770      	bx	lr
 8060cb6:	bf00      	nop

08060cb8 <__aeabi_ldivmod>:
 8060cb8:	b97b      	cbnz	r3, 8060cda <__aeabi_ldivmod+0x22>
 8060cba:	b972      	cbnz	r2, 8060cda <__aeabi_ldivmod+0x22>
 8060cbc:	2900      	cmp	r1, #0
 8060cbe:	bfbe      	ittt	lt
 8060cc0:	2000      	movlt	r0, #0
 8060cc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8060cc6:	e006      	blt.n	8060cd6 <__aeabi_ldivmod+0x1e>
 8060cc8:	bf08      	it	eq
 8060cca:	2800      	cmpeq	r0, #0
 8060ccc:	bf1c      	itt	ne
 8060cce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8060cd2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8060cd6:	f000 b9ef 	b.w	80610b8 <__aeabi_idiv0>
 8060cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8060cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8060ce2:	2900      	cmp	r1, #0
 8060ce4:	db09      	blt.n	8060cfa <__aeabi_ldivmod+0x42>
 8060ce6:	2b00      	cmp	r3, #0
 8060ce8:	db1a      	blt.n	8060d20 <__aeabi_ldivmod+0x68>
 8060cea:	f000 f883 	bl	8060df4 <__udivmoddi4>
 8060cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8060cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8060cf6:	b004      	add	sp, #16
 8060cf8:	4770      	bx	lr
 8060cfa:	4240      	negs	r0, r0
 8060cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8060d00:	2b00      	cmp	r3, #0
 8060d02:	db1b      	blt.n	8060d3c <__aeabi_ldivmod+0x84>
 8060d04:	f000 f876 	bl	8060df4 <__udivmoddi4>
 8060d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8060d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8060d10:	b004      	add	sp, #16
 8060d12:	4240      	negs	r0, r0
 8060d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8060d18:	4252      	negs	r2, r2
 8060d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8060d1e:	4770      	bx	lr
 8060d20:	4252      	negs	r2, r2
 8060d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8060d26:	f000 f865 	bl	8060df4 <__udivmoddi4>
 8060d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8060d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8060d32:	b004      	add	sp, #16
 8060d34:	4240      	negs	r0, r0
 8060d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8060d3a:	4770      	bx	lr
 8060d3c:	4252      	negs	r2, r2
 8060d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8060d42:	f000 f857 	bl	8060df4 <__udivmoddi4>
 8060d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8060d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8060d4e:	b004      	add	sp, #16
 8060d50:	4252      	negs	r2, r2
 8060d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8060d56:	4770      	bx	lr

08060d58 <__aeabi_uldivmod>:
 8060d58:	b953      	cbnz	r3, 8060d70 <__aeabi_uldivmod+0x18>
 8060d5a:	b94a      	cbnz	r2, 8060d70 <__aeabi_uldivmod+0x18>
 8060d5c:	2900      	cmp	r1, #0
 8060d5e:	bf08      	it	eq
 8060d60:	2800      	cmpeq	r0, #0
 8060d62:	bf1c      	itt	ne
 8060d64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8060d68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8060d6c:	f000 b9a4 	b.w	80610b8 <__aeabi_idiv0>
 8060d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8060d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8060d78:	f000 f83c 	bl	8060df4 <__udivmoddi4>
 8060d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8060d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8060d84:	b004      	add	sp, #16
 8060d86:	4770      	bx	lr

08060d88 <__aeabi_d2lz>:
 8060d88:	b538      	push	{r3, r4, r5, lr}
 8060d8a:	2200      	movs	r2, #0
 8060d8c:	2300      	movs	r3, #0
 8060d8e:	4604      	mov	r4, r0
 8060d90:	460d      	mov	r5, r1
 8060d92:	f7ff febb 	bl	8060b0c <__aeabi_dcmplt>
 8060d96:	b928      	cbnz	r0, 8060da4 <__aeabi_d2lz+0x1c>
 8060d98:	4620      	mov	r0, r4
 8060d9a:	4629      	mov	r1, r5
 8060d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8060da0:	f000 b80a 	b.w	8060db8 <__aeabi_d2ulz>
 8060da4:	4620      	mov	r0, r4
 8060da6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8060daa:	f000 f805 	bl	8060db8 <__aeabi_d2ulz>
 8060dae:	4240      	negs	r0, r0
 8060db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8060db4:	bd38      	pop	{r3, r4, r5, pc}
 8060db6:	bf00      	nop

08060db8 <__aeabi_d2ulz>:
 8060db8:	b5d0      	push	{r4, r6, r7, lr}
 8060dba:	4b0c      	ldr	r3, [pc, #48]	; (8060dec <__aeabi_d2ulz+0x34>)
 8060dbc:	2200      	movs	r2, #0
 8060dbe:	4606      	mov	r6, r0
 8060dc0:	460f      	mov	r7, r1
 8060dc2:	f7ff fc31 	bl	8060628 <__aeabi_dmul>
 8060dc6:	f7ff ff07 	bl	8060bd8 <__aeabi_d2uiz>
 8060dca:	4604      	mov	r4, r0
 8060dcc:	f7ff fbb2 	bl	8060534 <__aeabi_ui2d>
 8060dd0:	4b07      	ldr	r3, [pc, #28]	; (8060df0 <__aeabi_d2ulz+0x38>)
 8060dd2:	2200      	movs	r2, #0
 8060dd4:	f7ff fc28 	bl	8060628 <__aeabi_dmul>
 8060dd8:	4602      	mov	r2, r0
 8060dda:	460b      	mov	r3, r1
 8060ddc:	4630      	mov	r0, r6
 8060dde:	4639      	mov	r1, r7
 8060de0:	f7ff fa6a 	bl	80602b8 <__aeabi_dsub>
 8060de4:	f7ff fef8 	bl	8060bd8 <__aeabi_d2uiz>
 8060de8:	4621      	mov	r1, r4
 8060dea:	bdd0      	pop	{r4, r6, r7, pc}
 8060dec:	3df00000 	.word	0x3df00000
 8060df0:	41f00000 	.word	0x41f00000

08060df4 <__udivmoddi4>:
 8060df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8060df8:	9d08      	ldr	r5, [sp, #32]
 8060dfa:	4604      	mov	r4, r0
 8060dfc:	468c      	mov	ip, r1
 8060dfe:	2b00      	cmp	r3, #0
 8060e00:	f040 8083 	bne.w	8060f0a <__udivmoddi4+0x116>
 8060e04:	428a      	cmp	r2, r1
 8060e06:	4617      	mov	r7, r2
 8060e08:	d947      	bls.n	8060e9a <__udivmoddi4+0xa6>
 8060e0a:	fab2 f282 	clz	r2, r2
 8060e0e:	b142      	cbz	r2, 8060e22 <__udivmoddi4+0x2e>
 8060e10:	f1c2 0020 	rsb	r0, r2, #32
 8060e14:	fa24 f000 	lsr.w	r0, r4, r0
 8060e18:	4091      	lsls	r1, r2
 8060e1a:	4097      	lsls	r7, r2
 8060e1c:	ea40 0c01 	orr.w	ip, r0, r1
 8060e20:	4094      	lsls	r4, r2
 8060e22:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8060e26:	0c23      	lsrs	r3, r4, #16
 8060e28:	fbbc f6f8 	udiv	r6, ip, r8
 8060e2c:	fa1f fe87 	uxth.w	lr, r7
 8060e30:	fb08 c116 	mls	r1, r8, r6, ip
 8060e34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8060e38:	fb06 f10e 	mul.w	r1, r6, lr
 8060e3c:	4299      	cmp	r1, r3
 8060e3e:	d909      	bls.n	8060e54 <__udivmoddi4+0x60>
 8060e40:	18fb      	adds	r3, r7, r3
 8060e42:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8060e46:	f080 8119 	bcs.w	806107c <__udivmoddi4+0x288>
 8060e4a:	4299      	cmp	r1, r3
 8060e4c:	f240 8116 	bls.w	806107c <__udivmoddi4+0x288>
 8060e50:	3e02      	subs	r6, #2
 8060e52:	443b      	add	r3, r7
 8060e54:	1a5b      	subs	r3, r3, r1
 8060e56:	b2a4      	uxth	r4, r4
 8060e58:	fbb3 f0f8 	udiv	r0, r3, r8
 8060e5c:	fb08 3310 	mls	r3, r8, r0, r3
 8060e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8060e64:	fb00 fe0e 	mul.w	lr, r0, lr
 8060e68:	45a6      	cmp	lr, r4
 8060e6a:	d909      	bls.n	8060e80 <__udivmoddi4+0x8c>
 8060e6c:	193c      	adds	r4, r7, r4
 8060e6e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8060e72:	f080 8105 	bcs.w	8061080 <__udivmoddi4+0x28c>
 8060e76:	45a6      	cmp	lr, r4
 8060e78:	f240 8102 	bls.w	8061080 <__udivmoddi4+0x28c>
 8060e7c:	3802      	subs	r0, #2
 8060e7e:	443c      	add	r4, r7
 8060e80:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8060e84:	eba4 040e 	sub.w	r4, r4, lr
 8060e88:	2600      	movs	r6, #0
 8060e8a:	b11d      	cbz	r5, 8060e94 <__udivmoddi4+0xa0>
 8060e8c:	40d4      	lsrs	r4, r2
 8060e8e:	2300      	movs	r3, #0
 8060e90:	e9c5 4300 	strd	r4, r3, [r5]
 8060e94:	4631      	mov	r1, r6
 8060e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8060e9a:	b902      	cbnz	r2, 8060e9e <__udivmoddi4+0xaa>
 8060e9c:	deff      	udf	#255	; 0xff
 8060e9e:	fab2 f282 	clz	r2, r2
 8060ea2:	2a00      	cmp	r2, #0
 8060ea4:	d150      	bne.n	8060f48 <__udivmoddi4+0x154>
 8060ea6:	1bcb      	subs	r3, r1, r7
 8060ea8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8060eac:	fa1f f887 	uxth.w	r8, r7
 8060eb0:	2601      	movs	r6, #1
 8060eb2:	fbb3 fcfe 	udiv	ip, r3, lr
 8060eb6:	0c21      	lsrs	r1, r4, #16
 8060eb8:	fb0e 331c 	mls	r3, lr, ip, r3
 8060ebc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8060ec0:	fb08 f30c 	mul.w	r3, r8, ip
 8060ec4:	428b      	cmp	r3, r1
 8060ec6:	d907      	bls.n	8060ed8 <__udivmoddi4+0xe4>
 8060ec8:	1879      	adds	r1, r7, r1
 8060eca:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8060ece:	d202      	bcs.n	8060ed6 <__udivmoddi4+0xe2>
 8060ed0:	428b      	cmp	r3, r1
 8060ed2:	f200 80e9 	bhi.w	80610a8 <__udivmoddi4+0x2b4>
 8060ed6:	4684      	mov	ip, r0
 8060ed8:	1ac9      	subs	r1, r1, r3
 8060eda:	b2a3      	uxth	r3, r4
 8060edc:	fbb1 f0fe 	udiv	r0, r1, lr
 8060ee0:	fb0e 1110 	mls	r1, lr, r0, r1
 8060ee4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8060ee8:	fb08 f800 	mul.w	r8, r8, r0
 8060eec:	45a0      	cmp	r8, r4
 8060eee:	d907      	bls.n	8060f00 <__udivmoddi4+0x10c>
 8060ef0:	193c      	adds	r4, r7, r4
 8060ef2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8060ef6:	d202      	bcs.n	8060efe <__udivmoddi4+0x10a>
 8060ef8:	45a0      	cmp	r8, r4
 8060efa:	f200 80d9 	bhi.w	80610b0 <__udivmoddi4+0x2bc>
 8060efe:	4618      	mov	r0, r3
 8060f00:	eba4 0408 	sub.w	r4, r4, r8
 8060f04:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8060f08:	e7bf      	b.n	8060e8a <__udivmoddi4+0x96>
 8060f0a:	428b      	cmp	r3, r1
 8060f0c:	d909      	bls.n	8060f22 <__udivmoddi4+0x12e>
 8060f0e:	2d00      	cmp	r5, #0
 8060f10:	f000 80b1 	beq.w	8061076 <__udivmoddi4+0x282>
 8060f14:	2600      	movs	r6, #0
 8060f16:	e9c5 0100 	strd	r0, r1, [r5]
 8060f1a:	4630      	mov	r0, r6
 8060f1c:	4631      	mov	r1, r6
 8060f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8060f22:	fab3 f683 	clz	r6, r3
 8060f26:	2e00      	cmp	r6, #0
 8060f28:	d14a      	bne.n	8060fc0 <__udivmoddi4+0x1cc>
 8060f2a:	428b      	cmp	r3, r1
 8060f2c:	d302      	bcc.n	8060f34 <__udivmoddi4+0x140>
 8060f2e:	4282      	cmp	r2, r0
 8060f30:	f200 80b8 	bhi.w	80610a4 <__udivmoddi4+0x2b0>
 8060f34:	1a84      	subs	r4, r0, r2
 8060f36:	eb61 0103 	sbc.w	r1, r1, r3
 8060f3a:	2001      	movs	r0, #1
 8060f3c:	468c      	mov	ip, r1
 8060f3e:	2d00      	cmp	r5, #0
 8060f40:	d0a8      	beq.n	8060e94 <__udivmoddi4+0xa0>
 8060f42:	e9c5 4c00 	strd	r4, ip, [r5]
 8060f46:	e7a5      	b.n	8060e94 <__udivmoddi4+0xa0>
 8060f48:	f1c2 0320 	rsb	r3, r2, #32
 8060f4c:	fa20 f603 	lsr.w	r6, r0, r3
 8060f50:	4097      	lsls	r7, r2
 8060f52:	fa01 f002 	lsl.w	r0, r1, r2
 8060f56:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8060f5a:	40d9      	lsrs	r1, r3
 8060f5c:	4330      	orrs	r0, r6
 8060f5e:	0c03      	lsrs	r3, r0, #16
 8060f60:	fbb1 f6fe 	udiv	r6, r1, lr
 8060f64:	fa1f f887 	uxth.w	r8, r7
 8060f68:	fb0e 1116 	mls	r1, lr, r6, r1
 8060f6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8060f70:	fb06 f108 	mul.w	r1, r6, r8
 8060f74:	4299      	cmp	r1, r3
 8060f76:	fa04 f402 	lsl.w	r4, r4, r2
 8060f7a:	d909      	bls.n	8060f90 <__udivmoddi4+0x19c>
 8060f7c:	18fb      	adds	r3, r7, r3
 8060f7e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8060f82:	f080 808d 	bcs.w	80610a0 <__udivmoddi4+0x2ac>
 8060f86:	4299      	cmp	r1, r3
 8060f88:	f240 808a 	bls.w	80610a0 <__udivmoddi4+0x2ac>
 8060f8c:	3e02      	subs	r6, #2
 8060f8e:	443b      	add	r3, r7
 8060f90:	1a5b      	subs	r3, r3, r1
 8060f92:	b281      	uxth	r1, r0
 8060f94:	fbb3 f0fe 	udiv	r0, r3, lr
 8060f98:	fb0e 3310 	mls	r3, lr, r0, r3
 8060f9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8060fa0:	fb00 f308 	mul.w	r3, r0, r8
 8060fa4:	428b      	cmp	r3, r1
 8060fa6:	d907      	bls.n	8060fb8 <__udivmoddi4+0x1c4>
 8060fa8:	1879      	adds	r1, r7, r1
 8060faa:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8060fae:	d273      	bcs.n	8061098 <__udivmoddi4+0x2a4>
 8060fb0:	428b      	cmp	r3, r1
 8060fb2:	d971      	bls.n	8061098 <__udivmoddi4+0x2a4>
 8060fb4:	3802      	subs	r0, #2
 8060fb6:	4439      	add	r1, r7
 8060fb8:	1acb      	subs	r3, r1, r3
 8060fba:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8060fbe:	e778      	b.n	8060eb2 <__udivmoddi4+0xbe>
 8060fc0:	f1c6 0c20 	rsb	ip, r6, #32
 8060fc4:	fa03 f406 	lsl.w	r4, r3, r6
 8060fc8:	fa22 f30c 	lsr.w	r3, r2, ip
 8060fcc:	431c      	orrs	r4, r3
 8060fce:	fa20 f70c 	lsr.w	r7, r0, ip
 8060fd2:	fa01 f306 	lsl.w	r3, r1, r6
 8060fd6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8060fda:	fa21 f10c 	lsr.w	r1, r1, ip
 8060fde:	431f      	orrs	r7, r3
 8060fe0:	0c3b      	lsrs	r3, r7, #16
 8060fe2:	fbb1 f9fe 	udiv	r9, r1, lr
 8060fe6:	fa1f f884 	uxth.w	r8, r4
 8060fea:	fb0e 1119 	mls	r1, lr, r9, r1
 8060fee:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8060ff2:	fb09 fa08 	mul.w	sl, r9, r8
 8060ff6:	458a      	cmp	sl, r1
 8060ff8:	fa02 f206 	lsl.w	r2, r2, r6
 8060ffc:	fa00 f306 	lsl.w	r3, r0, r6
 8061000:	d908      	bls.n	8061014 <__udivmoddi4+0x220>
 8061002:	1861      	adds	r1, r4, r1
 8061004:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8061008:	d248      	bcs.n	806109c <__udivmoddi4+0x2a8>
 806100a:	458a      	cmp	sl, r1
 806100c:	d946      	bls.n	806109c <__udivmoddi4+0x2a8>
 806100e:	f1a9 0902 	sub.w	r9, r9, #2
 8061012:	4421      	add	r1, r4
 8061014:	eba1 010a 	sub.w	r1, r1, sl
 8061018:	b2bf      	uxth	r7, r7
 806101a:	fbb1 f0fe 	udiv	r0, r1, lr
 806101e:	fb0e 1110 	mls	r1, lr, r0, r1
 8061022:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8061026:	fb00 f808 	mul.w	r8, r0, r8
 806102a:	45b8      	cmp	r8, r7
 806102c:	d907      	bls.n	806103e <__udivmoddi4+0x24a>
 806102e:	19e7      	adds	r7, r4, r7
 8061030:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8061034:	d22e      	bcs.n	8061094 <__udivmoddi4+0x2a0>
 8061036:	45b8      	cmp	r8, r7
 8061038:	d92c      	bls.n	8061094 <__udivmoddi4+0x2a0>
 806103a:	3802      	subs	r0, #2
 806103c:	4427      	add	r7, r4
 806103e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8061042:	eba7 0708 	sub.w	r7, r7, r8
 8061046:	fba0 8902 	umull	r8, r9, r0, r2
 806104a:	454f      	cmp	r7, r9
 806104c:	46c6      	mov	lr, r8
 806104e:	4649      	mov	r1, r9
 8061050:	d31a      	bcc.n	8061088 <__udivmoddi4+0x294>
 8061052:	d017      	beq.n	8061084 <__udivmoddi4+0x290>
 8061054:	b15d      	cbz	r5, 806106e <__udivmoddi4+0x27a>
 8061056:	ebb3 020e 	subs.w	r2, r3, lr
 806105a:	eb67 0701 	sbc.w	r7, r7, r1
 806105e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8061062:	40f2      	lsrs	r2, r6
 8061064:	ea4c 0202 	orr.w	r2, ip, r2
 8061068:	40f7      	lsrs	r7, r6
 806106a:	e9c5 2700 	strd	r2, r7, [r5]
 806106e:	2600      	movs	r6, #0
 8061070:	4631      	mov	r1, r6
 8061072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8061076:	462e      	mov	r6, r5
 8061078:	4628      	mov	r0, r5
 806107a:	e70b      	b.n	8060e94 <__udivmoddi4+0xa0>
 806107c:	4606      	mov	r6, r0
 806107e:	e6e9      	b.n	8060e54 <__udivmoddi4+0x60>
 8061080:	4618      	mov	r0, r3
 8061082:	e6fd      	b.n	8060e80 <__udivmoddi4+0x8c>
 8061084:	4543      	cmp	r3, r8
 8061086:	d2e5      	bcs.n	8061054 <__udivmoddi4+0x260>
 8061088:	ebb8 0e02 	subs.w	lr, r8, r2
 806108c:	eb69 0104 	sbc.w	r1, r9, r4
 8061090:	3801      	subs	r0, #1
 8061092:	e7df      	b.n	8061054 <__udivmoddi4+0x260>
 8061094:	4608      	mov	r0, r1
 8061096:	e7d2      	b.n	806103e <__udivmoddi4+0x24a>
 8061098:	4660      	mov	r0, ip
 806109a:	e78d      	b.n	8060fb8 <__udivmoddi4+0x1c4>
 806109c:	4681      	mov	r9, r0
 806109e:	e7b9      	b.n	8061014 <__udivmoddi4+0x220>
 80610a0:	4666      	mov	r6, ip
 80610a2:	e775      	b.n	8060f90 <__udivmoddi4+0x19c>
 80610a4:	4630      	mov	r0, r6
 80610a6:	e74a      	b.n	8060f3e <__udivmoddi4+0x14a>
 80610a8:	f1ac 0c02 	sub.w	ip, ip, #2
 80610ac:	4439      	add	r1, r7
 80610ae:	e713      	b.n	8060ed8 <__udivmoddi4+0xe4>
 80610b0:	3802      	subs	r0, #2
 80610b2:	443c      	add	r4, r7
 80610b4:	e724      	b.n	8060f00 <__udivmoddi4+0x10c>
 80610b6:	bf00      	nop

080610b8 <__aeabi_idiv0>:
 80610b8:	4770      	bx	lr
 80610ba:	bf00      	nop

080610bc <GPS_read>:

uint8_t rx_data = 0;
uint8_t rx_buffer[GPSBUFSIZE];
uint8_t rx_index = 0;

int GPS_read() {
 80610bc:	b580      	push	{r7, lr}
 80610be:	b082      	sub	sp, #8
 80610c0:	af00      	add	r7, sp, #0
	int statusCode = 0;
 80610c2:	2300      	movs	r3, #0
 80610c4:	607b      	str	r3, [r7, #4]

	while (HAL_UART_Receive(GPS_USART, &rx_data, 1, HAL_MAX_DELAY) &&
 80610c6:	e00a      	b.n	80610de <GPS_read+0x22>
			rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
		rx_buffer[rx_index++] = rx_data;
 80610c8:	4b19      	ldr	r3, [pc, #100]	; (8061130 <GPS_read+0x74>)
 80610ca:	781b      	ldrb	r3, [r3, #0]
 80610cc:	1c5a      	adds	r2, r3, #1
 80610ce:	b2d1      	uxtb	r1, r2
 80610d0:	4a17      	ldr	r2, [pc, #92]	; (8061130 <GPS_read+0x74>)
 80610d2:	7011      	strb	r1, [r2, #0]
 80610d4:	461a      	mov	r2, r3
 80610d6:	4b17      	ldr	r3, [pc, #92]	; (8061134 <GPS_read+0x78>)
 80610d8:	7819      	ldrb	r1, [r3, #0]
 80610da:	4b17      	ldr	r3, [pc, #92]	; (8061138 <GPS_read+0x7c>)
 80610dc:	5499      	strb	r1, [r3, r2]
	while (HAL_UART_Receive(GPS_USART, &rx_data, 1, HAL_MAX_DELAY) &&
 80610de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80610e2:	2201      	movs	r2, #1
 80610e4:	4913      	ldr	r1, [pc, #76]	; (8061134 <GPS_read+0x78>)
 80610e6:	4815      	ldr	r0, [pc, #84]	; (806113c <GPS_read+0x80>)
 80610e8:	f008 fc06 	bl	80698f8 <HAL_UART_Receive>
 80610ec:	4603      	mov	r3, r0
 80610ee:	2b00      	cmp	r3, #0
 80610f0:	d008      	beq.n	8061104 <GPS_read+0x48>
			rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 80610f2:	4b10      	ldr	r3, [pc, #64]	; (8061134 <GPS_read+0x78>)
 80610f4:	781b      	ldrb	r3, [r3, #0]
	while (HAL_UART_Receive(GPS_USART, &rx_data, 1, HAL_MAX_DELAY) &&
 80610f6:	2b0a      	cmp	r3, #10
 80610f8:	d004      	beq.n	8061104 <GPS_read+0x48>
			rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 80610fa:	4b0d      	ldr	r3, [pc, #52]	; (8061130 <GPS_read+0x74>)
 80610fc:	781b      	ldrb	r3, [r3, #0]
 80610fe:	b25b      	sxtb	r3, r3
 8061100:	2b00      	cmp	r3, #0
 8061102:	dae1      	bge.n	80610c8 <GPS_read+0xc>
	}

	if (!GPS_validate((char*) rx_buffer)) {
 8061104:	480c      	ldr	r0, [pc, #48]	; (8061138 <GPS_read+0x7c>)
 8061106:	f000 f81b 	bl	8061140 <GPS_validate>
 806110a:	4603      	mov	r3, r0
 806110c:	2b00      	cmp	r3, #0
 806110e:	d101      	bne.n	8061114 <GPS_read+0x58>
		statusCode = 1;
 8061110:	2301      	movs	r3, #1
 8061112:	607b      	str	r3, [r7, #4]
	}

	rx_index = 0;
 8061114:	4b06      	ldr	r3, [pc, #24]	; (8061130 <GPS_read+0x74>)
 8061116:	2200      	movs	r2, #0
 8061118:	701a      	strb	r2, [r3, #0]
	memset(rx_buffer, 0, sizeof(rx_buffer));
 806111a:	2280      	movs	r2, #128	; 0x80
 806111c:	2100      	movs	r1, #0
 806111e:	4806      	ldr	r0, [pc, #24]	; (8061138 <GPS_read+0x7c>)
 8061120:	f011 fa8d 	bl	807263e <memset>

	return statusCode;
 8061124:	687b      	ldr	r3, [r7, #4]
}
 8061126:	4618      	mov	r0, r3
 8061128:	3708      	adds	r7, #8
 806112a:	46bd      	mov	sp, r7
 806112c:	bd80      	pop	{r7, pc}
 806112e:	bf00      	nop
 8061130:	20000219 	.word	0x20000219
 8061134:	20000218 	.word	0x20000218
 8061138:	20004e94 	.word	0x20004e94
 806113c:	200057e8 	.word	0x200057e8

08061140 <GPS_validate>:


int GPS_validate(char *nmeastr){
 8061140:	b580      	push	{r7, lr}
 8061142:	b086      	sub	sp, #24
 8061144:	af00      	add	r7, sp, #0
 8061146:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8061148:	2300      	movs	r3, #0
 806114a:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 806114c:	2300      	movs	r3, #0
 806114e:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 8061150:	697b      	ldr	r3, [r7, #20]
 8061152:	687a      	ldr	r2, [r7, #4]
 8061154:	4413      	add	r3, r2
 8061156:	781b      	ldrb	r3, [r3, #0]
 8061158:	2b24      	cmp	r3, #36	; 0x24
 806115a:	d103      	bne.n	8061164 <GPS_validate+0x24>
        i++;
 806115c:	697b      	ldr	r3, [r7, #20]
 806115e:	3301      	adds	r3, #1
 8061160:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8061162:	e00c      	b.n	806117e <GPS_validate+0x3e>
        return 0;
 8061164:	2300      	movs	r3, #0
 8061166:	e047      	b.n	80611f8 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8061168:	697b      	ldr	r3, [r7, #20]
 806116a:	687a      	ldr	r2, [r7, #4]
 806116c:	4413      	add	r3, r2
 806116e:	781b      	ldrb	r3, [r3, #0]
 8061170:	461a      	mov	r2, r3
 8061172:	693b      	ldr	r3, [r7, #16]
 8061174:	4053      	eors	r3, r2
 8061176:	613b      	str	r3, [r7, #16]
        i++;
 8061178:	697b      	ldr	r3, [r7, #20]
 806117a:	3301      	adds	r3, #1
 806117c:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 806117e:	697b      	ldr	r3, [r7, #20]
 8061180:	687a      	ldr	r2, [r7, #4]
 8061182:	4413      	add	r3, r2
 8061184:	781b      	ldrb	r3, [r3, #0]
 8061186:	2b00      	cmp	r3, #0
 8061188:	d008      	beq.n	806119c <GPS_validate+0x5c>
 806118a:	697b      	ldr	r3, [r7, #20]
 806118c:	687a      	ldr	r2, [r7, #4]
 806118e:	4413      	add	r3, r2
 8061190:	781b      	ldrb	r3, [r3, #0]
 8061192:	2b2a      	cmp	r3, #42	; 0x2a
 8061194:	d002      	beq.n	806119c <GPS_validate+0x5c>
 8061196:	697b      	ldr	r3, [r7, #20]
 8061198:	2b4a      	cmp	r3, #74	; 0x4a
 806119a:	dde5      	ble.n	8061168 <GPS_validate+0x28>
    }

    if(i >= 75){
 806119c:	697b      	ldr	r3, [r7, #20]
 806119e:	2b4a      	cmp	r3, #74	; 0x4a
 80611a0:	dd01      	ble.n	80611a6 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80611a2:	2300      	movs	r3, #0
 80611a4:	e028      	b.n	80611f8 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80611a6:	697b      	ldr	r3, [r7, #20]
 80611a8:	687a      	ldr	r2, [r7, #4]
 80611aa:	4413      	add	r3, r2
 80611ac:	781b      	ldrb	r3, [r3, #0]
 80611ae:	2b2a      	cmp	r3, #42	; 0x2a
 80611b0:	d119      	bne.n	80611e6 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 80611b2:	697b      	ldr	r3, [r7, #20]
 80611b4:	3301      	adds	r3, #1
 80611b6:	687a      	ldr	r2, [r7, #4]
 80611b8:	4413      	add	r3, r2
 80611ba:	781b      	ldrb	r3, [r3, #0]
 80611bc:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 80611be:	697b      	ldr	r3, [r7, #20]
 80611c0:	3302      	adds	r3, #2
 80611c2:	687a      	ldr	r2, [r7, #4]
 80611c4:	4413      	add	r3, r2
 80611c6:	781b      	ldrb	r3, [r3, #0]
 80611c8:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 80611ca:	2300      	movs	r3, #0
 80611cc:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 80611ce:	f107 0308 	add.w	r3, r7, #8
 80611d2:	693a      	ldr	r2, [r7, #16]
 80611d4:	490a      	ldr	r1, [pc, #40]	; (8061200 <GPS_validate+0xc0>)
 80611d6:	4618      	mov	r0, r3
 80611d8:	f012 f98e 	bl	80734f8 <siprintf>
    return((checkcalcstr[0] == check[0])
 80611dc:	7a3a      	ldrb	r2, [r7, #8]
 80611de:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80611e0:	429a      	cmp	r2, r3
 80611e2:	d108      	bne.n	80611f6 <GPS_validate+0xb6>
 80611e4:	e001      	b.n	80611ea <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 80611e6:	2300      	movs	r3, #0
 80611e8:	e006      	b.n	80611f8 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80611ea:	7a7a      	ldrb	r2, [r7, #9]
 80611ec:	7b7b      	ldrb	r3, [r7, #13]
 80611ee:	429a      	cmp	r2, r3
 80611f0:	d101      	bne.n	80611f6 <GPS_validate+0xb6>
 80611f2:	2301      	movs	r3, #1
 80611f4:	e000      	b.n	80611f8 <GPS_validate+0xb8>
 80611f6:	2300      	movs	r3, #0
}
 80611f8:	4618      	mov	r0, r3
 80611fa:	3718      	adds	r7, #24
 80611fc:	46bd      	mov	sp, r7
 80611fe:	bd80      	pop	{r7, pc}
 8061200:	08076d78 	.word	0x08076d78

08061204 <GPS_nmea_to_dec>:
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
            return;
    }
}

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8061204:	b480      	push	{r7}
 8061206:	b087      	sub	sp, #28
 8061208:	af00      	add	r7, sp, #0
 806120a:	ed87 0a01 	vstr	s0, [r7, #4]
 806120e:	4603      	mov	r3, r0
 8061210:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8061212:	ed97 7a01 	vldr	s14, [r7, #4]
 8061216:	eddf 6a20 	vldr	s13, [pc, #128]	; 8061298 <GPS_nmea_to_dec+0x94>
 806121a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 806121e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8061222:	ee17 3a90 	vmov	r3, s15
 8061226:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8061228:	693b      	ldr	r3, [r7, #16]
 806122a:	2264      	movs	r2, #100	; 0x64
 806122c:	fb02 f303 	mul.w	r3, r2, r3
 8061230:	ee07 3a90 	vmov	s15, r3
 8061234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8061238:	ed97 7a01 	vldr	s14, [r7, #4]
 806123c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8061240:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8061244:	ed97 7a03 	vldr	s14, [r7, #12]
 8061248:	eddf 6a14 	vldr	s13, [pc, #80]	; 806129c <GPS_nmea_to_dec+0x98>
 806124c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8061250:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8061254:	693b      	ldr	r3, [r7, #16]
 8061256:	ee07 3a90 	vmov	s15, r3
 806125a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 806125e:	ed97 7a02 	vldr	s14, [r7, #8]
 8061262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8061266:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 806126a:	78fb      	ldrb	r3, [r7, #3]
 806126c:	2b53      	cmp	r3, #83	; 0x53
 806126e:	d002      	beq.n	8061276 <GPS_nmea_to_dec+0x72>
 8061270:	78fb      	ldrb	r3, [r7, #3]
 8061272:	2b57      	cmp	r3, #87	; 0x57
 8061274:	d105      	bne.n	8061282 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8061276:	edd7 7a05 	vldr	s15, [r7, #20]
 806127a:	eef1 7a67 	vneg.f32	s15, s15
 806127e:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8061282:	697b      	ldr	r3, [r7, #20]
 8061284:	ee07 3a90 	vmov	s15, r3
}
 8061288:	eeb0 0a67 	vmov.f32	s0, s15
 806128c:	371c      	adds	r7, #28
 806128e:	46bd      	mov	sp, r7
 8061290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8061294:	4770      	bx	lr
 8061296:	bf00      	nop
 8061298:	42c80000 	.word	0x42c80000
 806129c:	42700000 	.word	0x42700000

080612a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80612a0:	b580      	push	{r7, lr}
 80612a2:	b084      	sub	sp, #16
 80612a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80612a6:	463b      	mov	r3, r7
 80612a8:	2200      	movs	r2, #0
 80612aa:	601a      	str	r2, [r3, #0]
 80612ac:	605a      	str	r2, [r3, #4]
 80612ae:	609a      	str	r2, [r3, #8]
 80612b0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80612b2:	4b21      	ldr	r3, [pc, #132]	; (8061338 <MX_ADC1_Init+0x98>)
 80612b4:	4a21      	ldr	r2, [pc, #132]	; (806133c <MX_ADC1_Init+0x9c>)
 80612b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80612b8:	4b1f      	ldr	r3, [pc, #124]	; (8061338 <MX_ADC1_Init+0x98>)
 80612ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80612be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80612c0:	4b1d      	ldr	r3, [pc, #116]	; (8061338 <MX_ADC1_Init+0x98>)
 80612c2:	2200      	movs	r2, #0
 80612c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80612c6:	4b1c      	ldr	r3, [pc, #112]	; (8061338 <MX_ADC1_Init+0x98>)
 80612c8:	2200      	movs	r2, #0
 80612ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80612cc:	4b1a      	ldr	r3, [pc, #104]	; (8061338 <MX_ADC1_Init+0x98>)
 80612ce:	2200      	movs	r2, #0
 80612d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80612d2:	4b19      	ldr	r3, [pc, #100]	; (8061338 <MX_ADC1_Init+0x98>)
 80612d4:	2200      	movs	r2, #0
 80612d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80612da:	4b17      	ldr	r3, [pc, #92]	; (8061338 <MX_ADC1_Init+0x98>)
 80612dc:	2200      	movs	r2, #0
 80612de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80612e0:	4b15      	ldr	r3, [pc, #84]	; (8061338 <MX_ADC1_Init+0x98>)
 80612e2:	4a17      	ldr	r2, [pc, #92]	; (8061340 <MX_ADC1_Init+0xa0>)
 80612e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80612e6:	4b14      	ldr	r3, [pc, #80]	; (8061338 <MX_ADC1_Init+0x98>)
 80612e8:	2200      	movs	r2, #0
 80612ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80612ec:	4b12      	ldr	r3, [pc, #72]	; (8061338 <MX_ADC1_Init+0x98>)
 80612ee:	2201      	movs	r2, #1
 80612f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80612f2:	4b11      	ldr	r3, [pc, #68]	; (8061338 <MX_ADC1_Init+0x98>)
 80612f4:	2200      	movs	r2, #0
 80612f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80612fa:	4b0f      	ldr	r3, [pc, #60]	; (8061338 <MX_ADC1_Init+0x98>)
 80612fc:	2201      	movs	r2, #1
 80612fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8061300:	480d      	ldr	r0, [pc, #52]	; (8061338 <MX_ADC1_Init+0x98>)
 8061302:	f002 faff 	bl	8063904 <HAL_ADC_Init>
 8061306:	4603      	mov	r3, r0
 8061308:	2b00      	cmp	r3, #0
 806130a:	d001      	beq.n	8061310 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 806130c:	f001 fdfa 	bl	8062f04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8061310:	2301      	movs	r3, #1
 8061312:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8061314:	2301      	movs	r3, #1
 8061316:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8061318:	2300      	movs	r3, #0
 806131a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 806131c:	463b      	mov	r3, r7
 806131e:	4619      	mov	r1, r3
 8061320:	4805      	ldr	r0, [pc, #20]	; (8061338 <MX_ADC1_Init+0x98>)
 8061322:	f002 fefd 	bl	8064120 <HAL_ADC_ConfigChannel>
 8061326:	4603      	mov	r3, r0
 8061328:	2b00      	cmp	r3, #0
 806132a:	d001      	beq.n	8061330 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 806132c:	f001 fdea 	bl	8062f04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8061330:	bf00      	nop
 8061332:	3710      	adds	r7, #16
 8061334:	46bd      	mov	sp, r7
 8061336:	bd80      	pop	{r7, pc}
 8061338:	20004f48 	.word	0x20004f48
 806133c:	40012000 	.word	0x40012000
 8061340:	0f000001 	.word	0x0f000001

08061344 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8061344:	b580      	push	{r7, lr}
 8061346:	b08a      	sub	sp, #40	; 0x28
 8061348:	af00      	add	r7, sp, #0
 806134a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 806134c:	f107 0314 	add.w	r3, r7, #20
 8061350:	2200      	movs	r2, #0
 8061352:	601a      	str	r2, [r3, #0]
 8061354:	605a      	str	r2, [r3, #4]
 8061356:	609a      	str	r2, [r3, #8]
 8061358:	60da      	str	r2, [r3, #12]
 806135a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 806135c:	687b      	ldr	r3, [r7, #4]
 806135e:	681b      	ldr	r3, [r3, #0]
 8061360:	4a32      	ldr	r2, [pc, #200]	; (806142c <HAL_ADC_MspInit+0xe8>)
 8061362:	4293      	cmp	r3, r2
 8061364:	d15e      	bne.n	8061424 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8061366:	2300      	movs	r3, #0
 8061368:	613b      	str	r3, [r7, #16]
 806136a:	4b31      	ldr	r3, [pc, #196]	; (8061430 <HAL_ADC_MspInit+0xec>)
 806136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 806136e:	4a30      	ldr	r2, [pc, #192]	; (8061430 <HAL_ADC_MspInit+0xec>)
 8061370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8061374:	6453      	str	r3, [r2, #68]	; 0x44
 8061376:	4b2e      	ldr	r3, [pc, #184]	; (8061430 <HAL_ADC_MspInit+0xec>)
 8061378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 806137a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 806137e:	613b      	str	r3, [r7, #16]
 8061380:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8061382:	2300      	movs	r3, #0
 8061384:	60fb      	str	r3, [r7, #12]
 8061386:	4b2a      	ldr	r3, [pc, #168]	; (8061430 <HAL_ADC_MspInit+0xec>)
 8061388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806138a:	4a29      	ldr	r2, [pc, #164]	; (8061430 <HAL_ADC_MspInit+0xec>)
 806138c:	f043 0301 	orr.w	r3, r3, #1
 8061390:	6313      	str	r3, [r2, #48]	; 0x30
 8061392:	4b27      	ldr	r3, [pc, #156]	; (8061430 <HAL_ADC_MspInit+0xec>)
 8061394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8061396:	f003 0301 	and.w	r3, r3, #1
 806139a:	60fb      	str	r3, [r7, #12]
 806139c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 806139e:	2302      	movs	r3, #2
 80613a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80613a2:	2303      	movs	r3, #3
 80613a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80613a6:	2300      	movs	r3, #0
 80613a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80613aa:	f107 0314 	add.w	r3, r7, #20
 80613ae:	4619      	mov	r1, r3
 80613b0:	4820      	ldr	r0, [pc, #128]	; (8061434 <HAL_ADC_MspInit+0xf0>)
 80613b2:	f004 f86b 	bl	806548c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80613b6:	4b20      	ldr	r3, [pc, #128]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613b8:	4a20      	ldr	r2, [pc, #128]	; (806143c <HAL_ADC_MspInit+0xf8>)
 80613ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80613bc:	4b1e      	ldr	r3, [pc, #120]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613be:	2200      	movs	r2, #0
 80613c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80613c2:	4b1d      	ldr	r3, [pc, #116]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613c4:	2200      	movs	r2, #0
 80613c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80613c8:	4b1b      	ldr	r3, [pc, #108]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613ca:	2200      	movs	r2, #0
 80613cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80613ce:	4b1a      	ldr	r3, [pc, #104]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80613d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80613d6:	4b18      	ldr	r3, [pc, #96]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80613dc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80613de:	4b16      	ldr	r3, [pc, #88]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80613e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80613e6:	4b14      	ldr	r3, [pc, #80]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613e8:	2200      	movs	r2, #0
 80613ea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80613ec:	4b12      	ldr	r3, [pc, #72]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613ee:	2200      	movs	r2, #0
 80613f0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80613f2:	4b11      	ldr	r3, [pc, #68]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613f4:	2200      	movs	r2, #0
 80613f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80613f8:	480f      	ldr	r0, [pc, #60]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 80613fa:	f003 fac9 	bl	8064990 <HAL_DMA_Init>
 80613fe:	4603      	mov	r3, r0
 8061400:	2b00      	cmp	r3, #0
 8061402:	d001      	beq.n	8061408 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8061404:	f001 fd7e 	bl	8062f04 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8061408:	687b      	ldr	r3, [r7, #4]
 806140a:	4a0b      	ldr	r2, [pc, #44]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 806140c:	639a      	str	r2, [r3, #56]	; 0x38
 806140e:	4a0a      	ldr	r2, [pc, #40]	; (8061438 <HAL_ADC_MspInit+0xf4>)
 8061410:	687b      	ldr	r3, [r7, #4]
 8061412:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8061414:	2200      	movs	r2, #0
 8061416:	2105      	movs	r1, #5
 8061418:	2012      	movs	r0, #18
 806141a:	f003 fa71 	bl	8064900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 806141e:	2012      	movs	r0, #18
 8061420:	f003 fa9a 	bl	8064958 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8061424:	bf00      	nop
 8061426:	3728      	adds	r7, #40	; 0x28
 8061428:	46bd      	mov	sp, r7
 806142a:	bd80      	pop	{r7, pc}
 806142c:	40012000 	.word	0x40012000
 8061430:	40023800 	.word	0x40023800
 8061434:	40020000 	.word	0x40020000
 8061438:	20004f90 	.word	0x20004f90
 806143c:	40026410 	.word	0x40026410

08061440 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8061440:	b480      	push	{r7}
 8061442:	b083      	sub	sp, #12
 8061444:	af00      	add	r7, sp, #0
 8061446:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 8061448:	687b      	ldr	r3, [r7, #4]
 806144a:	2203      	movs	r2, #3
 806144c:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 806144e:	687b      	ldr	r3, [r7, #4]
 8061450:	2200      	movs	r2, #0
 8061452:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8061454:	687b      	ldr	r3, [r7, #4]
 8061456:	2203      	movs	r2, #3
 8061458:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 806145a:	687b      	ldr	r3, [r7, #4]
 806145c:	2203      	movs	r2, #3
 806145e:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8061460:	687b      	ldr	r3, [r7, #4]
 8061462:	2203      	movs	r2, #3
 8061464:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8061466:	687b      	ldr	r3, [r7, #4]
 8061468:	2203      	movs	r2, #3
 806146a:	715a      	strb	r2, [r3, #5]
}
 806146c:	bf00      	nop
 806146e:	370c      	adds	r7, #12
 8061470:	46bd      	mov	sp, r7
 8061472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8061476:	4770      	bx	lr

08061478 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8061478:	b580      	push	{r7, lr}
 806147a:	b08a      	sub	sp, #40	; 0x28
 806147c:	af04      	add	r7, sp, #16
 806147e:	60f8      	str	r0, [r7, #12]
 8061480:	460b      	mov	r3, r1
 8061482:	607a      	str	r2, [r7, #4]
 8061484:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8061486:	68fb      	ldr	r3, [r7, #12]
 8061488:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 806148a:	005b      	lsls	r3, r3, #1
 806148c:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 806148e:	68fb      	ldr	r3, [r7, #12]
 8061490:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8061492:	7afb      	ldrb	r3, [r7, #11]
 8061494:	b29a      	uxth	r2, r3
 8061496:	8af9      	ldrh	r1, [r7, #22]
 8061498:	f241 3388 	movw	r3, #5000	; 0x1388
 806149c:	9302      	str	r3, [sp, #8]
 806149e:	2302      	movs	r3, #2
 80614a0:	9301      	str	r3, [sp, #4]
 80614a2:	f107 0314 	add.w	r3, r7, #20
 80614a6:	9300      	str	r3, [sp, #0]
 80614a8:	2301      	movs	r3, #1
 80614aa:	f005 f8db 	bl	8066664 <HAL_I2C_Mem_Read>
 80614ae:	4603      	mov	r3, r0
 80614b0:	2b00      	cmp	r3, #0
 80614b2:	d10b      	bne.n	80614cc <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 80614b4:	7d7b      	ldrb	r3, [r7, #21]
 80614b6:	021b      	lsls	r3, r3, #8
 80614b8:	b21a      	sxth	r2, r3
 80614ba:	7d3b      	ldrb	r3, [r7, #20]
 80614bc:	b21b      	sxth	r3, r3
 80614be:	4313      	orrs	r3, r2
 80614c0:	b21b      	sxth	r3, r3
 80614c2:	b29a      	uxth	r2, r3
 80614c4:	687b      	ldr	r3, [r7, #4]
 80614c6:	801a      	strh	r2, [r3, #0]
		return true;
 80614c8:	2301      	movs	r3, #1
 80614ca:	e000      	b.n	80614ce <read_register16+0x56>
	} else
		return false;
 80614cc:	2300      	movs	r3, #0

}
 80614ce:	4618      	mov	r0, r3
 80614d0:	3718      	adds	r7, #24
 80614d2:	46bd      	mov	sp, r7
 80614d4:	bd80      	pop	{r7, pc}

080614d6 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 80614d6:	b590      	push	{r4, r7, lr}
 80614d8:	b08b      	sub	sp, #44	; 0x2c
 80614da:	af04      	add	r7, sp, #16
 80614dc:	60f8      	str	r0, [r7, #12]
 80614de:	607a      	str	r2, [r7, #4]
 80614e0:	461a      	mov	r2, r3
 80614e2:	460b      	mov	r3, r1
 80614e4:	72fb      	strb	r3, [r7, #11]
 80614e6:	4613      	mov	r3, r2
 80614e8:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80614ea:	68fb      	ldr	r3, [r7, #12]
 80614ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80614ee:	005b      	lsls	r3, r3, #1
 80614f0:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80614f2:	68fb      	ldr	r3, [r7, #12]
 80614f4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80614f6:	7afb      	ldrb	r3, [r7, #11]
 80614f8:	b29a      	uxth	r2, r3
 80614fa:	7abb      	ldrb	r3, [r7, #10]
 80614fc:	b29b      	uxth	r3, r3
 80614fe:	8af9      	ldrh	r1, [r7, #22]
 8061500:	f241 3488 	movw	r4, #5000	; 0x1388
 8061504:	9402      	str	r4, [sp, #8]
 8061506:	9301      	str	r3, [sp, #4]
 8061508:	687b      	ldr	r3, [r7, #4]
 806150a:	9300      	str	r3, [sp, #0]
 806150c:	2301      	movs	r3, #1
 806150e:	f005 f8a9 	bl	8066664 <HAL_I2C_Mem_Read>
 8061512:	4603      	mov	r3, r0
 8061514:	2b00      	cmp	r3, #0
 8061516:	d101      	bne.n	806151c <read_data+0x46>
		return 0;
 8061518:	2300      	movs	r3, #0
 806151a:	e000      	b.n	806151e <read_data+0x48>
	else
		return 1;
 806151c:	2301      	movs	r3, #1

}
 806151e:	4618      	mov	r0, r3
 8061520:	371c      	adds	r7, #28
 8061522:	46bd      	mov	sp, r7
 8061524:	bd90      	pop	{r4, r7, pc}

08061526 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 8061526:	b580      	push	{r7, lr}
 8061528:	b082      	sub	sp, #8
 806152a:	af00      	add	r7, sp, #0
 806152c:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 806152e:	687b      	ldr	r3, [r7, #4]
 8061530:	461a      	mov	r2, r3
 8061532:	2188      	movs	r1, #136	; 0x88
 8061534:	6878      	ldr	r0, [r7, #4]
 8061536:	f7ff ff9f 	bl	8061478 <read_register16>
 806153a:	4603      	mov	r3, r0
 806153c:	2b00      	cmp	r3, #0
 806153e:	d06f      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8061540:	687b      	ldr	r3, [r7, #4]
 8061542:	3302      	adds	r3, #2
 8061544:	461a      	mov	r2, r3
 8061546:	218a      	movs	r1, #138	; 0x8a
 8061548:	6878      	ldr	r0, [r7, #4]
 806154a:	f7ff ff95 	bl	8061478 <read_register16>
 806154e:	4603      	mov	r3, r0
 8061550:	2b00      	cmp	r3, #0
 8061552:	d065      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8061554:	687b      	ldr	r3, [r7, #4]
 8061556:	3304      	adds	r3, #4
 8061558:	461a      	mov	r2, r3
 806155a:	218c      	movs	r1, #140	; 0x8c
 806155c:	6878      	ldr	r0, [r7, #4]
 806155e:	f7ff ff8b 	bl	8061478 <read_register16>
 8061562:	4603      	mov	r3, r0
 8061564:	2b00      	cmp	r3, #0
 8061566:	d05b      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8061568:	687b      	ldr	r3, [r7, #4]
 806156a:	3306      	adds	r3, #6
 806156c:	461a      	mov	r2, r3
 806156e:	218e      	movs	r1, #142	; 0x8e
 8061570:	6878      	ldr	r0, [r7, #4]
 8061572:	f7ff ff81 	bl	8061478 <read_register16>
 8061576:	4603      	mov	r3, r0
 8061578:	2b00      	cmp	r3, #0
 806157a:	d051      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 806157c:	687b      	ldr	r3, [r7, #4]
 806157e:	3308      	adds	r3, #8
 8061580:	461a      	mov	r2, r3
 8061582:	2190      	movs	r1, #144	; 0x90
 8061584:	6878      	ldr	r0, [r7, #4]
 8061586:	f7ff ff77 	bl	8061478 <read_register16>
 806158a:	4603      	mov	r3, r0
 806158c:	2b00      	cmp	r3, #0
 806158e:	d047      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8061590:	687b      	ldr	r3, [r7, #4]
 8061592:	330a      	adds	r3, #10
 8061594:	461a      	mov	r2, r3
 8061596:	2192      	movs	r1, #146	; 0x92
 8061598:	6878      	ldr	r0, [r7, #4]
 806159a:	f7ff ff6d 	bl	8061478 <read_register16>
 806159e:	4603      	mov	r3, r0
 80615a0:	2b00      	cmp	r3, #0
 80615a2:	d03d      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 80615a4:	687b      	ldr	r3, [r7, #4]
 80615a6:	330c      	adds	r3, #12
 80615a8:	461a      	mov	r2, r3
 80615aa:	2194      	movs	r1, #148	; 0x94
 80615ac:	6878      	ldr	r0, [r7, #4]
 80615ae:	f7ff ff63 	bl	8061478 <read_register16>
 80615b2:	4603      	mov	r3, r0
 80615b4:	2b00      	cmp	r3, #0
 80615b6:	d033      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 80615b8:	687b      	ldr	r3, [r7, #4]
 80615ba:	330e      	adds	r3, #14
 80615bc:	461a      	mov	r2, r3
 80615be:	2196      	movs	r1, #150	; 0x96
 80615c0:	6878      	ldr	r0, [r7, #4]
 80615c2:	f7ff ff59 	bl	8061478 <read_register16>
 80615c6:	4603      	mov	r3, r0
 80615c8:	2b00      	cmp	r3, #0
 80615ca:	d029      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 80615cc:	687b      	ldr	r3, [r7, #4]
 80615ce:	3310      	adds	r3, #16
 80615d0:	461a      	mov	r2, r3
 80615d2:	2198      	movs	r1, #152	; 0x98
 80615d4:	6878      	ldr	r0, [r7, #4]
 80615d6:	f7ff ff4f 	bl	8061478 <read_register16>
 80615da:	4603      	mov	r3, r0
 80615dc:	2b00      	cmp	r3, #0
 80615de:	d01f      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80615e0:	687b      	ldr	r3, [r7, #4]
 80615e2:	3312      	adds	r3, #18
 80615e4:	461a      	mov	r2, r3
 80615e6:	219a      	movs	r1, #154	; 0x9a
 80615e8:	6878      	ldr	r0, [r7, #4]
 80615ea:	f7ff ff45 	bl	8061478 <read_register16>
 80615ee:	4603      	mov	r3, r0
 80615f0:	2b00      	cmp	r3, #0
 80615f2:	d015      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80615f4:	687b      	ldr	r3, [r7, #4]
 80615f6:	3314      	adds	r3, #20
 80615f8:	461a      	mov	r2, r3
 80615fa:	219c      	movs	r1, #156	; 0x9c
 80615fc:	6878      	ldr	r0, [r7, #4]
 80615fe:	f7ff ff3b 	bl	8061478 <read_register16>
 8061602:	4603      	mov	r3, r0
 8061604:	2b00      	cmp	r3, #0
 8061606:	d00b      	beq.n	8061620 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 8061608:	687b      	ldr	r3, [r7, #4]
 806160a:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 806160c:	461a      	mov	r2, r3
 806160e:	219e      	movs	r1, #158	; 0x9e
 8061610:	6878      	ldr	r0, [r7, #4]
 8061612:	f7ff ff31 	bl	8061478 <read_register16>
 8061616:	4603      	mov	r3, r0
 8061618:	2b00      	cmp	r3, #0
 806161a:	d001      	beq.n	8061620 <read_calibration_data+0xfa>

		return true;
 806161c:	2301      	movs	r3, #1
 806161e:	e000      	b.n	8061622 <read_calibration_data+0xfc>
	}

	return false;
 8061620:	2300      	movs	r3, #0
}
 8061622:	4618      	mov	r0, r3
 8061624:	3708      	adds	r7, #8
 8061626:	46bd      	mov	sp, r7
 8061628:	bd80      	pop	{r7, pc}

0806162a <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 806162a:	b580      	push	{r7, lr}
 806162c:	b084      	sub	sp, #16
 806162e:	af00      	add	r7, sp, #0
 8061630:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 8061632:	687b      	ldr	r3, [r7, #4]
 8061634:	f103 0218 	add.w	r2, r3, #24
 8061638:	2301      	movs	r3, #1
 806163a:	21a1      	movs	r1, #161	; 0xa1
 806163c:	6878      	ldr	r0, [r7, #4]
 806163e:	f7ff ff4a 	bl	80614d6 <read_data>
 8061642:	4603      	mov	r3, r0
 8061644:	2b00      	cmp	r3, #0
 8061646:	d14b      	bne.n	80616e0 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8061648:	687b      	ldr	r3, [r7, #4]
 806164a:	331a      	adds	r3, #26
 806164c:	461a      	mov	r2, r3
 806164e:	21e1      	movs	r1, #225	; 0xe1
 8061650:	6878      	ldr	r0, [r7, #4]
 8061652:	f7ff ff11 	bl	8061478 <read_register16>
 8061656:	4603      	mov	r3, r0
 8061658:	2b00      	cmp	r3, #0
 806165a:	d041      	beq.n	80616e0 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 806165c:	687b      	ldr	r3, [r7, #4]
 806165e:	f103 021c 	add.w	r2, r3, #28
 8061662:	2301      	movs	r3, #1
 8061664:	21e3      	movs	r1, #227	; 0xe3
 8061666:	6878      	ldr	r0, [r7, #4]
 8061668:	f7ff ff35 	bl	80614d6 <read_data>
 806166c:	4603      	mov	r3, r0
 806166e:	2b00      	cmp	r3, #0
 8061670:	d136      	bne.n	80616e0 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 8061672:	f107 030e 	add.w	r3, r7, #14
 8061676:	461a      	mov	r2, r3
 8061678:	21e4      	movs	r1, #228	; 0xe4
 806167a:	6878      	ldr	r0, [r7, #4]
 806167c:	f7ff fefc 	bl	8061478 <read_register16>
 8061680:	4603      	mov	r3, r0
 8061682:	2b00      	cmp	r3, #0
 8061684:	d02c      	beq.n	80616e0 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8061686:	f107 030c 	add.w	r3, r7, #12
 806168a:	461a      	mov	r2, r3
 806168c:	21e5      	movs	r1, #229	; 0xe5
 806168e:	6878      	ldr	r0, [r7, #4]
 8061690:	f7ff fef2 	bl	8061478 <read_register16>
 8061694:	4603      	mov	r3, r0
 8061696:	2b00      	cmp	r3, #0
 8061698:	d022      	beq.n	80616e0 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 806169a:	687b      	ldr	r3, [r7, #4]
 806169c:	f103 0222 	add.w	r2, r3, #34	; 0x22
 80616a0:	2301      	movs	r3, #1
 80616a2:	21e7      	movs	r1, #231	; 0xe7
 80616a4:	6878      	ldr	r0, [r7, #4]
 80616a6:	f7ff ff16 	bl	80614d6 <read_data>
 80616aa:	4603      	mov	r3, r0
 80616ac:	2b00      	cmp	r3, #0
 80616ae:	d117      	bne.n	80616e0 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 80616b0:	89fb      	ldrh	r3, [r7, #14]
 80616b2:	011b      	lsls	r3, r3, #4
 80616b4:	b21b      	sxth	r3, r3
 80616b6:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 80616ba:	b21a      	sxth	r2, r3
 80616bc:	89fb      	ldrh	r3, [r7, #14]
 80616be:	121b      	asrs	r3, r3, #8
 80616c0:	b21b      	sxth	r3, r3
 80616c2:	f003 030f 	and.w	r3, r3, #15
 80616c6:	b21b      	sxth	r3, r3
 80616c8:	4313      	orrs	r3, r2
 80616ca:	b21a      	sxth	r2, r3
 80616cc:	687b      	ldr	r3, [r7, #4]
 80616ce:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 80616d0:	89bb      	ldrh	r3, [r7, #12]
 80616d2:	091b      	lsrs	r3, r3, #4
 80616d4:	b29b      	uxth	r3, r3
 80616d6:	b21a      	sxth	r2, r3
 80616d8:	687b      	ldr	r3, [r7, #4]
 80616da:	841a      	strh	r2, [r3, #32]

		return true;
 80616dc:	2301      	movs	r3, #1
 80616de:	e000      	b.n	80616e2 <read_hum_calibration_data+0xb8>
	}

	return false;
 80616e0:	2300      	movs	r3, #0
}
 80616e2:	4618      	mov	r0, r3
 80616e4:	3710      	adds	r7, #16
 80616e6:	46bd      	mov	sp, r7
 80616e8:	bd80      	pop	{r7, pc}

080616ea <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80616ea:	b580      	push	{r7, lr}
 80616ec:	b088      	sub	sp, #32
 80616ee:	af04      	add	r7, sp, #16
 80616f0:	6078      	str	r0, [r7, #4]
 80616f2:	460b      	mov	r3, r1
 80616f4:	70fb      	strb	r3, [r7, #3]
 80616f6:	4613      	mov	r3, r2
 80616f8:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80616fa:	687b      	ldr	r3, [r7, #4]
 80616fc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80616fe:	005b      	lsls	r3, r3, #1
 8061700:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 8061702:	687b      	ldr	r3, [r7, #4]
 8061704:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8061706:	78fb      	ldrb	r3, [r7, #3]
 8061708:	b29a      	uxth	r2, r3
 806170a:	89f9      	ldrh	r1, [r7, #14]
 806170c:	f242 7310 	movw	r3, #10000	; 0x2710
 8061710:	9302      	str	r3, [sp, #8]
 8061712:	2301      	movs	r3, #1
 8061714:	9301      	str	r3, [sp, #4]
 8061716:	1cbb      	adds	r3, r7, #2
 8061718:	9300      	str	r3, [sp, #0]
 806171a:	2301      	movs	r3, #1
 806171c:	f004 fe9c 	bl	8066458 <HAL_I2C_Mem_Write>
 8061720:	4603      	mov	r3, r0
 8061722:	2b00      	cmp	r3, #0
 8061724:	d101      	bne.n	806172a <write_register8+0x40>
		return false;
 8061726:	2300      	movs	r3, #0
 8061728:	e000      	b.n	806172c <write_register8+0x42>
	else
		return true;
 806172a:	2301      	movs	r3, #1
}
 806172c:	4618      	mov	r0, r3
 806172e:	3710      	adds	r7, #16
 8061730:	46bd      	mov	sp, r7
 8061732:	bd80      	pop	{r7, pc}

08061734 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 8061734:	b580      	push	{r7, lr}
 8061736:	b084      	sub	sp, #16
 8061738:	af00      	add	r7, sp, #0
 806173a:	6078      	str	r0, [r7, #4]
 806173c:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 806173e:	687b      	ldr	r3, [r7, #4]
 8061740:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8061742:	2b76      	cmp	r3, #118	; 0x76
 8061744:	d005      	beq.n	8061752 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8061746:	687b      	ldr	r3, [r7, #4]
 8061748:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 806174a:	2b77      	cmp	r3, #119	; 0x77
 806174c:	d001      	beq.n	8061752 <bmp280_init+0x1e>

		return false;
 806174e:	2300      	movs	r3, #0
 8061750:	e099      	b.n	8061886 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8061752:	687b      	ldr	r3, [r7, #4]
 8061754:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8061758:	2301      	movs	r3, #1
 806175a:	21d0      	movs	r1, #208	; 0xd0
 806175c:	6878      	ldr	r0, [r7, #4]
 806175e:	f7ff feba 	bl	80614d6 <read_data>
 8061762:	4603      	mov	r3, r0
 8061764:	2b00      	cmp	r3, #0
 8061766:	d001      	beq.n	806176c <bmp280_init+0x38>
		return false;
 8061768:	2300      	movs	r3, #0
 806176a:	e08c      	b.n	8061886 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 806176c:	687b      	ldr	r3, [r7, #4]
 806176e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8061772:	2b58      	cmp	r3, #88	; 0x58
 8061774:	d006      	beq.n	8061784 <bmp280_init+0x50>
 8061776:	687b      	ldr	r3, [r7, #4]
 8061778:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 806177c:	2b60      	cmp	r3, #96	; 0x60
 806177e:	d001      	beq.n	8061784 <bmp280_init+0x50>

		return false;
 8061780:	2300      	movs	r3, #0
 8061782:	e080      	b.n	8061886 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8061784:	22b6      	movs	r2, #182	; 0xb6
 8061786:	21e0      	movs	r1, #224	; 0xe0
 8061788:	6878      	ldr	r0, [r7, #4]
 806178a:	f7ff ffae 	bl	80616ea <write_register8>
 806178e:	4603      	mov	r3, r0
 8061790:	2b00      	cmp	r3, #0
 8061792:	d001      	beq.n	8061798 <bmp280_init+0x64>
		return false;
 8061794:	2300      	movs	r3, #0
 8061796:	e076      	b.n	8061886 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8061798:	f107 020c 	add.w	r2, r7, #12
 806179c:	2301      	movs	r3, #1
 806179e:	21f3      	movs	r1, #243	; 0xf3
 80617a0:	6878      	ldr	r0, [r7, #4]
 80617a2:	f7ff fe98 	bl	80614d6 <read_data>
 80617a6:	4603      	mov	r3, r0
 80617a8:	2b00      	cmp	r3, #0
 80617aa:	d1f5      	bne.n	8061798 <bmp280_init+0x64>
				&& (status & 1) == 0)
 80617ac:	7b3b      	ldrb	r3, [r7, #12]
 80617ae:	f003 0301 	and.w	r3, r3, #1
 80617b2:	2b00      	cmp	r3, #0
 80617b4:	d1f0      	bne.n	8061798 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 80617b6:	6878      	ldr	r0, [r7, #4]
 80617b8:	f7ff feb5 	bl	8061526 <read_calibration_data>
 80617bc:	4603      	mov	r3, r0
 80617be:	f083 0301 	eor.w	r3, r3, #1
 80617c2:	b2db      	uxtb	r3, r3
 80617c4:	2b00      	cmp	r3, #0
 80617c6:	d100      	bne.n	80617ca <bmp280_init+0x96>
 80617c8:	e001      	b.n	80617ce <bmp280_init+0x9a>
		return false;
 80617ca:	2300      	movs	r3, #0
 80617cc:	e05b      	b.n	8061886 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 80617ce:	687b      	ldr	r3, [r7, #4]
 80617d0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80617d4:	2b60      	cmp	r3, #96	; 0x60
 80617d6:	d10a      	bne.n	80617ee <bmp280_init+0xba>
 80617d8:	6878      	ldr	r0, [r7, #4]
 80617da:	f7ff ff26 	bl	806162a <read_hum_calibration_data>
 80617de:	4603      	mov	r3, r0
 80617e0:	f083 0301 	eor.w	r3, r3, #1
 80617e4:	b2db      	uxtb	r3, r3
 80617e6:	2b00      	cmp	r3, #0
 80617e8:	d001      	beq.n	80617ee <bmp280_init+0xba>
		return false;
 80617ea:	2300      	movs	r3, #0
 80617ec:	e04b      	b.n	8061886 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 80617ee:	683b      	ldr	r3, [r7, #0]
 80617f0:	795b      	ldrb	r3, [r3, #5]
 80617f2:	015b      	lsls	r3, r3, #5
 80617f4:	b25a      	sxtb	r2, r3
 80617f6:	683b      	ldr	r3, [r7, #0]
 80617f8:	785b      	ldrb	r3, [r3, #1]
 80617fa:	009b      	lsls	r3, r3, #2
 80617fc:	b25b      	sxtb	r3, r3
 80617fe:	4313      	orrs	r3, r2
 8061800:	b25b      	sxtb	r3, r3
 8061802:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8061804:	7bfb      	ldrb	r3, [r7, #15]
 8061806:	461a      	mov	r2, r3
 8061808:	21f5      	movs	r1, #245	; 0xf5
 806180a:	6878      	ldr	r0, [r7, #4]
 806180c:	f7ff ff6d 	bl	80616ea <write_register8>
 8061810:	4603      	mov	r3, r0
 8061812:	2b00      	cmp	r3, #0
 8061814:	d001      	beq.n	806181a <bmp280_init+0xe6>
		return false;
 8061816:	2300      	movs	r3, #0
 8061818:	e035      	b.n	8061886 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 806181a:	683b      	ldr	r3, [r7, #0]
 806181c:	781b      	ldrb	r3, [r3, #0]
 806181e:	2b01      	cmp	r3, #1
 8061820:	d102      	bne.n	8061828 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 8061822:	683b      	ldr	r3, [r7, #0]
 8061824:	2200      	movs	r2, #0
 8061826:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 8061828:	683b      	ldr	r3, [r7, #0]
 806182a:	78db      	ldrb	r3, [r3, #3]
 806182c:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 806182e:	b25a      	sxtb	r2, r3
 8061830:	683b      	ldr	r3, [r7, #0]
 8061832:	789b      	ldrb	r3, [r3, #2]
 8061834:	009b      	lsls	r3, r3, #2
 8061836:	b25b      	sxtb	r3, r3
 8061838:	4313      	orrs	r3, r2
 806183a:	b25a      	sxtb	r2, r3
 806183c:	683b      	ldr	r3, [r7, #0]
 806183e:	781b      	ldrb	r3, [r3, #0]
 8061840:	b25b      	sxtb	r3, r3
 8061842:	4313      	orrs	r3, r2
 8061844:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8061846:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8061848:	687b      	ldr	r3, [r7, #4]
 806184a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 806184e:	2b60      	cmp	r3, #96	; 0x60
 8061850:	d10d      	bne.n	806186e <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8061852:	683b      	ldr	r3, [r7, #0]
 8061854:	791b      	ldrb	r3, [r3, #4]
 8061856:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8061858:	7b7b      	ldrb	r3, [r7, #13]
 806185a:	461a      	mov	r2, r3
 806185c:	21f2      	movs	r1, #242	; 0xf2
 806185e:	6878      	ldr	r0, [r7, #4]
 8061860:	f7ff ff43 	bl	80616ea <write_register8>
 8061864:	4603      	mov	r3, r0
 8061866:	2b00      	cmp	r3, #0
 8061868:	d001      	beq.n	806186e <bmp280_init+0x13a>
			return false;
 806186a:	2300      	movs	r3, #0
 806186c:	e00b      	b.n	8061886 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 806186e:	7bbb      	ldrb	r3, [r7, #14]
 8061870:	461a      	mov	r2, r3
 8061872:	21f4      	movs	r1, #244	; 0xf4
 8061874:	6878      	ldr	r0, [r7, #4]
 8061876:	f7ff ff38 	bl	80616ea <write_register8>
 806187a:	4603      	mov	r3, r0
 806187c:	2b00      	cmp	r3, #0
 806187e:	d001      	beq.n	8061884 <bmp280_init+0x150>
		return false;
 8061880:	2300      	movs	r3, #0
 8061882:	e000      	b.n	8061886 <bmp280_init+0x152>
	}

	return true;
 8061884:	2301      	movs	r3, #1
}
 8061886:	4618      	mov	r0, r3
 8061888:	3710      	adds	r7, #16
 806188a:	46bd      	mov	sp, r7
 806188c:	bd80      	pop	{r7, pc}

0806188e <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 806188e:	b480      	push	{r7}
 8061890:	b087      	sub	sp, #28
 8061892:	af00      	add	r7, sp, #0
 8061894:	60f8      	str	r0, [r7, #12]
 8061896:	60b9      	str	r1, [r7, #8]
 8061898:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 806189a:	68bb      	ldr	r3, [r7, #8]
 806189c:	10da      	asrs	r2, r3, #3
 806189e:	68fb      	ldr	r3, [r7, #12]
 80618a0:	881b      	ldrh	r3, [r3, #0]
 80618a2:	005b      	lsls	r3, r3, #1
 80618a4:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 80618a6:	68fa      	ldr	r2, [r7, #12]
 80618a8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80618ac:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80618b0:	12db      	asrs	r3, r3, #11
 80618b2:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80618b4:	68bb      	ldr	r3, [r7, #8]
 80618b6:	111b      	asrs	r3, r3, #4
 80618b8:	68fa      	ldr	r2, [r7, #12]
 80618ba:	8812      	ldrh	r2, [r2, #0]
 80618bc:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 80618be:	68ba      	ldr	r2, [r7, #8]
 80618c0:	1112      	asrs	r2, r2, #4
 80618c2:	68f9      	ldr	r1, [r7, #12]
 80618c4:	8809      	ldrh	r1, [r1, #0]
 80618c6:	1a52      	subs	r2, r2, r1
 80618c8:	fb02 f303 	mul.w	r3, r2, r3
 80618cc:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 80618ce:	68fa      	ldr	r2, [r7, #12]
 80618d0:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80618d4:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80618d8:	139b      	asrs	r3, r3, #14
 80618da:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 80618dc:	697a      	ldr	r2, [r7, #20]
 80618de:	693b      	ldr	r3, [r7, #16]
 80618e0:	441a      	add	r2, r3
 80618e2:	687b      	ldr	r3, [r7, #4]
 80618e4:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 80618e6:	687b      	ldr	r3, [r7, #4]
 80618e8:	681a      	ldr	r2, [r3, #0]
 80618ea:	4613      	mov	r3, r2
 80618ec:	009b      	lsls	r3, r3, #2
 80618ee:	4413      	add	r3, r2
 80618f0:	3380      	adds	r3, #128	; 0x80
 80618f2:	121b      	asrs	r3, r3, #8
}
 80618f4:	4618      	mov	r0, r3
 80618f6:	371c      	adds	r7, #28
 80618f8:	46bd      	mov	sp, r7
 80618fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80618fe:	4770      	bx	lr

08061900 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8061900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8061904:	b09c      	sub	sp, #112	; 0x70
 8061906:	af00      	add	r7, sp, #0
 8061908:	6578      	str	r0, [r7, #84]	; 0x54
 806190a:	6539      	str	r1, [r7, #80]	; 0x50
 806190c:	64fa      	str	r2, [r7, #76]	; 0x4c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 806190e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8061910:	461a      	mov	r2, r3
 8061912:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8061916:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 806191a:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 806191e:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8061922:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8061924:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8061926:	fb03 f102 	mul.w	r1, r3, r2
 806192a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 806192c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 806192e:	fb03 f302 	mul.w	r3, r3, r2
 8061932:	18ca      	adds	r2, r1, r3
 8061934:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8061936:	fba3 4503 	umull	r4, r5, r3, r3
 806193a:	1953      	adds	r3, r2, r5
 806193c:	461d      	mov	r5, r3
 806193e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061940:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8061944:	b21a      	sxth	r2, r3
 8061946:	ea4f 73e2 	mov.w	r3, r2, asr #31
 806194a:	fb02 f005 	mul.w	r0, r2, r5
 806194e:	fb04 f103 	mul.w	r1, r4, r3
 8061952:	4401      	add	r1, r0
 8061954:	fba4 2302 	umull	r2, r3, r4, r2
 8061958:	4419      	add	r1, r3
 806195a:	460b      	mov	r3, r1
 806195c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 8061960:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8061964:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061966:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 806196a:	b21a      	sxth	r2, r3
 806196c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8061970:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8061972:	fb03 f001 	mul.w	r0, r3, r1
 8061976:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8061978:	fb02 f101 	mul.w	r1, r2, r1
 806197c:	4408      	add	r0, r1
 806197e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8061980:	fba1 2302 	umull	r2, r3, r1, r2
 8061984:	18c1      	adds	r1, r0, r3
 8061986:	460b      	mov	r3, r1
 8061988:	f04f 0000 	mov.w	r0, #0
 806198c:	f04f 0100 	mov.w	r1, #0
 8061990:	0459      	lsls	r1, r3, #17
 8061992:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8061996:	0450      	lsls	r0, r2, #17
 8061998:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 806199c:	eb12 0800 	adds.w	r8, r2, r0
 80619a0:	eb43 0901 	adc.w	r9, r3, r1
 80619a4:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80619a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80619aa:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80619ae:	b21a      	sxth	r2, r3
 80619b0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80619b4:	f04f 0000 	mov.w	r0, #0
 80619b8:	f04f 0100 	mov.w	r1, #0
 80619bc:	00d1      	lsls	r1, r2, #3
 80619be:	2000      	movs	r0, #0
 80619c0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80619c4:	1814      	adds	r4, r2, r0
 80619c6:	61bc      	str	r4, [r7, #24]
 80619c8:	414b      	adcs	r3, r1
 80619ca:	61fb      	str	r3, [r7, #28]
 80619cc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80619d0:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 80619d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80619d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80619d8:	fb03 f102 	mul.w	r1, r3, r2
 80619dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80619de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80619e0:	fb03 f302 	mul.w	r3, r3, r2
 80619e4:	18ca      	adds	r2, r1, r3
 80619e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80619e8:	fba3 4503 	umull	r4, r5, r3, r3
 80619ec:	1953      	adds	r3, r2, r5
 80619ee:	461d      	mov	r5, r3
 80619f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80619f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80619f6:	b21a      	sxth	r2, r3
 80619f8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80619fc:	fb02 f005 	mul.w	r0, r2, r5
 8061a00:	fb04 f103 	mul.w	r1, r4, r3
 8061a04:	4401      	add	r1, r0
 8061a06:	fba4 2302 	umull	r2, r3, r4, r2
 8061a0a:	4419      	add	r1, r3
 8061a0c:	460b      	mov	r3, r1
 8061a0e:	f04f 0800 	mov.w	r8, #0
 8061a12:	f04f 0900 	mov.w	r9, #0
 8061a16:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8061a1a:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8061a1e:	ea4f 2923 	mov.w	r9, r3, asr #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8061a22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061a24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8061a28:	b21a      	sxth	r2, r3
 8061a2a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8061a2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8061a30:	fb03 f001 	mul.w	r0, r3, r1
 8061a34:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8061a36:	fb02 f101 	mul.w	r1, r2, r1
 8061a3a:	1844      	adds	r4, r0, r1
 8061a3c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8061a3e:	fba1 0102 	umull	r0, r1, r1, r2
 8061a42:	1863      	adds	r3, r4, r1
 8061a44:	4619      	mov	r1, r3
 8061a46:	f04f 0200 	mov.w	r2, #0
 8061a4a:	f04f 0300 	mov.w	r3, #0
 8061a4e:	030b      	lsls	r3, r1, #12
 8061a50:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 8061a54:	0302      	lsls	r2, r0, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8061a56:	eb18 0102 	adds.w	r1, r8, r2
 8061a5a:	6139      	str	r1, [r7, #16]
 8061a5c:	eb49 0303 	adc.w	r3, r9, r3
 8061a60:	617b      	str	r3, [r7, #20]
 8061a62:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8061a66:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8061a6a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8061a6e:	1c11      	adds	r1, r2, #0
 8061a70:	6439      	str	r1, [r7, #64]	; 0x40
 8061a72:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8061a76:	647b      	str	r3, [r7, #68]	; 0x44
 8061a78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061a7a:	88db      	ldrh	r3, [r3, #6]
 8061a7c:	b29a      	uxth	r2, r3
 8061a7e:	f04f 0300 	mov.w	r3, #0
 8061a82:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8061a86:	4629      	mov	r1, r5
 8061a88:	fb02 f001 	mul.w	r0, r2, r1
 8061a8c:	4621      	mov	r1, r4
 8061a8e:	fb01 f103 	mul.w	r1, r1, r3
 8061a92:	4401      	add	r1, r0
 8061a94:	4620      	mov	r0, r4
 8061a96:	fba0 2302 	umull	r2, r3, r0, r2
 8061a9a:	4419      	add	r1, r3
 8061a9c:	460b      	mov	r3, r1
 8061a9e:	f04f 0000 	mov.w	r0, #0
 8061aa2:	f04f 0100 	mov.w	r1, #0
 8061aa6:	1058      	asrs	r0, r3, #1
 8061aa8:	17d9      	asrs	r1, r3, #31
 8061aaa:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68

	if (var1 == 0) {
 8061aae:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8061ab2:	4313      	orrs	r3, r2
 8061ab4:	d101      	bne.n	8061aba <compensate_pressure+0x1ba>
		return 0;  // avoid exception caused by division by zero
 8061ab6:	2300      	movs	r3, #0
 8061ab8:	e0e1      	b.n	8061c7e <compensate_pressure+0x37e>
	}

	p = 1048576 - adc_press;
 8061aba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8061abc:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8061ac0:	461a      	mov	r2, r3
 8061ac2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8061ac6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	p = (((p << 31) - var2) * 3125) / var1;
 8061aca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8061acc:	105b      	asrs	r3, r3, #1
 8061ace:	63fb      	str	r3, [r7, #60]	; 0x3c
 8061ad0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8061ad2:	07db      	lsls	r3, r3, #31
 8061ad4:	63bb      	str	r3, [r7, #56]	; 0x38
 8061ad6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8061ada:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8061ade:	4621      	mov	r1, r4
 8061ae0:	ebb1 0a02 	subs.w	sl, r1, r2
 8061ae4:	4629      	mov	r1, r5
 8061ae6:	eb61 0b03 	sbc.w	fp, r1, r3
 8061aea:	4652      	mov	r2, sl
 8061aec:	465b      	mov	r3, fp
 8061aee:	1891      	adds	r1, r2, r2
 8061af0:	60b9      	str	r1, [r7, #8]
 8061af2:	415b      	adcs	r3, r3
 8061af4:	60fb      	str	r3, [r7, #12]
 8061af6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8061afa:	eb12 020a 	adds.w	r2, r2, sl
 8061afe:	eb43 030b 	adc.w	r3, r3, fp
 8061b02:	f04f 0000 	mov.w	r0, #0
 8061b06:	f04f 0100 	mov.w	r1, #0
 8061b0a:	0199      	lsls	r1, r3, #6
 8061b0c:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8061b10:	0190      	lsls	r0, r2, #6
 8061b12:	1812      	adds	r2, r2, r0
 8061b14:	eb41 0303 	adc.w	r3, r1, r3
 8061b18:	f04f 0000 	mov.w	r0, #0
 8061b1c:	f04f 0100 	mov.w	r1, #0
 8061b20:	0099      	lsls	r1, r3, #2
 8061b22:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8061b26:	0090      	lsls	r0, r2, #2
 8061b28:	4602      	mov	r2, r0
 8061b2a:	460b      	mov	r3, r1
 8061b2c:	eb12 020a 	adds.w	r2, r2, sl
 8061b30:	eb43 030b 	adc.w	r3, r3, fp
 8061b34:	f04f 0000 	mov.w	r0, #0
 8061b38:	f04f 0100 	mov.w	r1, #0
 8061b3c:	0099      	lsls	r1, r3, #2
 8061b3e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8061b42:	0090      	lsls	r0, r2, #2
 8061b44:	4602      	mov	r2, r0
 8061b46:	460b      	mov	r3, r1
 8061b48:	eb12 010a 	adds.w	r1, r2, sl
 8061b4c:	6339      	str	r1, [r7, #48]	; 0x30
 8061b4e:	eb43 030b 	adc.w	r3, r3, fp
 8061b52:	637b      	str	r3, [r7, #52]	; 0x34
 8061b54:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8061b58:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8061b5c:	f7ff f8ac 	bl	8060cb8 <__aeabi_ldivmod>
 8061b60:	4602      	mov	r2, r0
 8061b62:	460b      	mov	r3, r1
 8061b64:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8061b68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061b6a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8061b6e:	b218      	sxth	r0, r3
 8061b70:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8061b74:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8061b78:	f04f 0200 	mov.w	r2, #0
 8061b7c:	f04f 0300 	mov.w	r3, #0
 8061b80:	0b62      	lsrs	r2, r4, #13
 8061b82:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8061b86:	136b      	asrs	r3, r5, #13
 8061b88:	fb02 f501 	mul.w	r5, r2, r1
 8061b8c:	fb00 f403 	mul.w	r4, r0, r3
 8061b90:	442c      	add	r4, r5
 8061b92:	fba0 0102 	umull	r0, r1, r0, r2
 8061b96:	1863      	adds	r3, r4, r1
 8061b98:	4619      	mov	r1, r3
 8061b9a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8061b9e:	f04f 0200 	mov.w	r2, #0
 8061ba2:	f04f 0300 	mov.w	r3, #0
 8061ba6:	0b62      	lsrs	r2, r4, #13
 8061ba8:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8061bac:	136b      	asrs	r3, r5, #13
 8061bae:	fb02 f501 	mul.w	r5, r2, r1
 8061bb2:	fb00 f403 	mul.w	r4, r0, r3
 8061bb6:	442c      	add	r4, r5
 8061bb8:	fba0 0102 	umull	r0, r1, r0, r2
 8061bbc:	1863      	adds	r3, r4, r1
 8061bbe:	4619      	mov	r1, r3
 8061bc0:	f04f 0200 	mov.w	r2, #0
 8061bc4:	f04f 0300 	mov.w	r3, #0
 8061bc8:	0e42      	lsrs	r2, r0, #25
 8061bca:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8061bce:	164b      	asrs	r3, r1, #25
 8061bd0:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8061bd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061bd6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8061bda:	b21a      	sxth	r2, r3
 8061bdc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8061be0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8061be2:	fb03 f001 	mul.w	r0, r3, r1
 8061be6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8061be8:	fb02 f101 	mul.w	r1, r2, r1
 8061bec:	1844      	adds	r4, r0, r1
 8061bee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8061bf0:	fba1 0102 	umull	r0, r1, r1, r2
 8061bf4:	1863      	adds	r3, r4, r1
 8061bf6:	4619      	mov	r1, r3
 8061bf8:	f04f 0200 	mov.w	r2, #0
 8061bfc:	f04f 0300 	mov.w	r3, #0
 8061c00:	0cc2      	lsrs	r2, r0, #19
 8061c02:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8061c06:	14cb      	asrs	r3, r1, #19
 8061c08:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8061c0c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8061c10:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8061c14:	1884      	adds	r4, r0, r2
 8061c16:	62bc      	str	r4, [r7, #40]	; 0x28
 8061c18:	eb41 0303 	adc.w	r3, r1, r3
 8061c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8061c1e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8061c22:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8061c26:	4621      	mov	r1, r4
 8061c28:	1889      	adds	r1, r1, r2
 8061c2a:	6239      	str	r1, [r7, #32]
 8061c2c:	4629      	mov	r1, r5
 8061c2e:	eb43 0101 	adc.w	r1, r3, r1
 8061c32:	6279      	str	r1, [r7, #36]	; 0x24
 8061c34:	f04f 0000 	mov.w	r0, #0
 8061c38:	f04f 0100 	mov.w	r1, #0
 8061c3c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8061c40:	4623      	mov	r3, r4
 8061c42:	0a18      	lsrs	r0, r3, #8
 8061c44:	462b      	mov	r3, r5
 8061c46:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8061c4a:	462b      	mov	r3, r5
 8061c4c:	1219      	asrs	r1, r3, #8
 8061c4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8061c50:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8061c54:	b21c      	sxth	r4, r3
 8061c56:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8061c5a:	f04f 0200 	mov.w	r2, #0
 8061c5e:	f04f 0300 	mov.w	r3, #0
 8061c62:	012b      	lsls	r3, r5, #4
 8061c64:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8061c68:	0122      	lsls	r2, r4, #4
 8061c6a:	1884      	adds	r4, r0, r2
 8061c6c:	603c      	str	r4, [r7, #0]
 8061c6e:	eb41 0303 	adc.w	r3, r1, r3
 8061c72:	607b      	str	r3, [r7, #4]
 8061c74:	e9d7 3400 	ldrd	r3, r4, [r7]
 8061c78:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	return p;
 8061c7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
}
 8061c7e:	4618      	mov	r0, r3
 8061c80:	3770      	adds	r7, #112	; 0x70
 8061c82:	46bd      	mov	sp, r7
 8061c84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08061c88 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8061c88:	b480      	push	{r7}
 8061c8a:	b087      	sub	sp, #28
 8061c8c:	af00      	add	r7, sp, #0
 8061c8e:	60f8      	str	r0, [r7, #12]
 8061c90:	60b9      	str	r1, [r7, #8]
 8061c92:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8061c94:	687b      	ldr	r3, [r7, #4]
 8061c96:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8061c9a:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8061c9c:	68bb      	ldr	r3, [r7, #8]
 8061c9e:	039a      	lsls	r2, r3, #14
 8061ca0:	68fb      	ldr	r3, [r7, #12]
 8061ca2:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8061ca6:	051b      	lsls	r3, r3, #20
 8061ca8:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8061caa:	68fb      	ldr	r3, [r7, #12]
 8061cac:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8061cb0:	4619      	mov	r1, r3
 8061cb2:	697b      	ldr	r3, [r7, #20]
 8061cb4:	fb03 f301 	mul.w	r3, r3, r1
 8061cb8:	1ad3      	subs	r3, r2, r3
 8061cba:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8061cbe:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8061cc0:	68fa      	ldr	r2, [r7, #12]
 8061cc2:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8061cc6:	4611      	mov	r1, r2
 8061cc8:	697a      	ldr	r2, [r7, #20]
 8061cca:	fb02 f201 	mul.w	r2, r2, r1
 8061cce:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8061cd0:	68f9      	ldr	r1, [r7, #12]
 8061cd2:	7f09      	ldrb	r1, [r1, #28]
 8061cd4:	4608      	mov	r0, r1
 8061cd6:	6979      	ldr	r1, [r7, #20]
 8061cd8:	fb01 f100 	mul.w	r1, r1, r0
 8061cdc:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8061cde:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8061ce2:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8061ce6:	1292      	asrs	r2, r2, #10
 8061ce8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8061cec:	68f9      	ldr	r1, [r7, #12]
 8061cee:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8061cf2:	fb01 f202 	mul.w	r2, r1, r2
 8061cf6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8061cfa:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8061cfc:	fb02 f303 	mul.w	r3, r2, r3
 8061d00:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8061d02:	697b      	ldr	r3, [r7, #20]
 8061d04:	13db      	asrs	r3, r3, #15
 8061d06:	697a      	ldr	r2, [r7, #20]
 8061d08:	13d2      	asrs	r2, r2, #15
 8061d0a:	fb02 f303 	mul.w	r3, r2, r3
 8061d0e:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8061d10:	68fa      	ldr	r2, [r7, #12]
 8061d12:	7e12      	ldrb	r2, [r2, #24]
 8061d14:	fb02 f303 	mul.w	r3, r2, r3
 8061d18:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8061d1a:	697a      	ldr	r2, [r7, #20]
 8061d1c:	1ad3      	subs	r3, r2, r3
 8061d1e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8061d20:	697b      	ldr	r3, [r7, #20]
 8061d22:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8061d26:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8061d28:	697b      	ldr	r3, [r7, #20]
 8061d2a:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8061d2e:	bfa8      	it	ge
 8061d30:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8061d34:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8061d36:	697b      	ldr	r3, [r7, #20]
 8061d38:	131b      	asrs	r3, r3, #12
}
 8061d3a:	4618      	mov	r0, r3
 8061d3c:	371c      	adds	r7, #28
 8061d3e:	46bd      	mov	sp, r7
 8061d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8061d44:	4770      	bx	lr

08061d46 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8061d46:	b580      	push	{r7, lr}
 8061d48:	b08c      	sub	sp, #48	; 0x30
 8061d4a:	af00      	add	r7, sp, #0
 8061d4c:	60f8      	str	r0, [r7, #12]
 8061d4e:	60b9      	str	r1, [r7, #8]
 8061d50:	607a      	str	r2, [r7, #4]
 8061d52:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8061d54:	68fb      	ldr	r3, [r7, #12]
 8061d56:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8061d5a:	2b60      	cmp	r3, #96	; 0x60
 8061d5c:	d007      	beq.n	8061d6e <bmp280_read_fixed+0x28>
		if (humidity)
 8061d5e:	683b      	ldr	r3, [r7, #0]
 8061d60:	2b00      	cmp	r3, #0
 8061d62:	d002      	beq.n	8061d6a <bmp280_read_fixed+0x24>
			*humidity = 0;
 8061d64:	683b      	ldr	r3, [r7, #0]
 8061d66:	2200      	movs	r2, #0
 8061d68:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8061d6a:	2300      	movs	r3, #0
 8061d6c:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8061d6e:	683b      	ldr	r3, [r7, #0]
 8061d70:	2b00      	cmp	r3, #0
 8061d72:	d001      	beq.n	8061d78 <bmp280_read_fixed+0x32>
 8061d74:	2308      	movs	r3, #8
 8061d76:	e000      	b.n	8061d7a <bmp280_read_fixed+0x34>
 8061d78:	2306      	movs	r3, #6
 8061d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8061d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8061d7e:	b2db      	uxtb	r3, r3
 8061d80:	f107 0218 	add.w	r2, r7, #24
 8061d84:	21f7      	movs	r1, #247	; 0xf7
 8061d86:	68f8      	ldr	r0, [r7, #12]
 8061d88:	f7ff fba5 	bl	80614d6 <read_data>
 8061d8c:	4603      	mov	r3, r0
 8061d8e:	2b00      	cmp	r3, #0
 8061d90:	d001      	beq.n	8061d96 <bmp280_read_fixed+0x50>
		return false;
 8061d92:	2300      	movs	r3, #0
 8061d94:	e038      	b.n	8061e08 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8061d96:	7e3b      	ldrb	r3, [r7, #24]
 8061d98:	031a      	lsls	r2, r3, #12
 8061d9a:	7e7b      	ldrb	r3, [r7, #25]
 8061d9c:	011b      	lsls	r3, r3, #4
 8061d9e:	4313      	orrs	r3, r2
 8061da0:	7eba      	ldrb	r2, [r7, #26]
 8061da2:	0912      	lsrs	r2, r2, #4
 8061da4:	b2d2      	uxtb	r2, r2
 8061da6:	4313      	orrs	r3, r2
 8061da8:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8061daa:	7efb      	ldrb	r3, [r7, #27]
 8061dac:	031a      	lsls	r2, r3, #12
 8061dae:	7f3b      	ldrb	r3, [r7, #28]
 8061db0:	011b      	lsls	r3, r3, #4
 8061db2:	4313      	orrs	r3, r2
 8061db4:	7f7a      	ldrb	r2, [r7, #29]
 8061db6:	0912      	lsrs	r2, r2, #4
 8061db8:	b2d2      	uxtb	r2, r2
 8061dba:	4313      	orrs	r3, r2
 8061dbc:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8061dbe:	f107 0314 	add.w	r3, r7, #20
 8061dc2:	461a      	mov	r2, r3
 8061dc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8061dc6:	68f8      	ldr	r0, [r7, #12]
 8061dc8:	f7ff fd61 	bl	806188e <compensate_temperature>
 8061dcc:	4602      	mov	r2, r0
 8061dce:	68bb      	ldr	r3, [r7, #8]
 8061dd0:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8061dd2:	697b      	ldr	r3, [r7, #20]
 8061dd4:	461a      	mov	r2, r3
 8061dd6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8061dd8:	68f8      	ldr	r0, [r7, #12]
 8061dda:	f7ff fd91 	bl	8061900 <compensate_pressure>
 8061dde:	4602      	mov	r2, r0
 8061de0:	687b      	ldr	r3, [r7, #4]
 8061de2:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8061de4:	683b      	ldr	r3, [r7, #0]
 8061de6:	2b00      	cmp	r3, #0
 8061de8:	d00d      	beq.n	8061e06 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8061dea:	7fbb      	ldrb	r3, [r7, #30]
 8061dec:	021b      	lsls	r3, r3, #8
 8061dee:	7ffa      	ldrb	r2, [r7, #31]
 8061df0:	4313      	orrs	r3, r2
 8061df2:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8061df4:	697b      	ldr	r3, [r7, #20]
 8061df6:	461a      	mov	r2, r3
 8061df8:	6a39      	ldr	r1, [r7, #32]
 8061dfa:	68f8      	ldr	r0, [r7, #12]
 8061dfc:	f7ff ff44 	bl	8061c88 <compensate_humidity>
 8061e00:	4602      	mov	r2, r0
 8061e02:	683b      	ldr	r3, [r7, #0]
 8061e04:	601a      	str	r2, [r3, #0]
	}

	return true;
 8061e06:	2301      	movs	r3, #1
}
 8061e08:	4618      	mov	r0, r3
 8061e0a:	3730      	adds	r7, #48	; 0x30
 8061e0c:	46bd      	mov	sp, r7
 8061e0e:	bd80      	pop	{r7, pc}

08061e10 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 8061e10:	b580      	push	{r7, lr}
 8061e12:	b088      	sub	sp, #32
 8061e14:	af00      	add	r7, sp, #0
 8061e16:	60f8      	str	r0, [r7, #12]
 8061e18:	60b9      	str	r1, [r7, #8]
 8061e1a:	607a      	str	r2, [r7, #4]
 8061e1c:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8061e1e:	683b      	ldr	r3, [r7, #0]
 8061e20:	2b00      	cmp	r3, #0
 8061e22:	d002      	beq.n	8061e2a <bmp280_read_float+0x1a>
 8061e24:	f107 0314 	add.w	r3, r7, #20
 8061e28:	e000      	b.n	8061e2c <bmp280_read_float+0x1c>
 8061e2a:	2300      	movs	r3, #0
 8061e2c:	f107 0218 	add.w	r2, r7, #24
 8061e30:	f107 011c 	add.w	r1, r7, #28
 8061e34:	68f8      	ldr	r0, [r7, #12]
 8061e36:	f7ff ff86 	bl	8061d46 <bmp280_read_fixed>
 8061e3a:	4603      	mov	r3, r0
 8061e3c:	2b00      	cmp	r3, #0
 8061e3e:	d028      	beq.n	8061e92 <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 8061e40:	69fb      	ldr	r3, [r7, #28]
 8061e42:	ee07 3a90 	vmov	s15, r3
 8061e46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8061e4a:	eddf 6a14 	vldr	s13, [pc, #80]	; 8061e9c <bmp280_read_float+0x8c>
 8061e4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8061e52:	68bb      	ldr	r3, [r7, #8]
 8061e54:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 8061e58:	69bb      	ldr	r3, [r7, #24]
 8061e5a:	ee07 3a90 	vmov	s15, r3
 8061e5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8061e62:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8061ea0 <bmp280_read_float+0x90>
 8061e66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8061e6a:	687b      	ldr	r3, [r7, #4]
 8061e6c:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8061e70:	683b      	ldr	r3, [r7, #0]
 8061e72:	2b00      	cmp	r3, #0
 8061e74:	d00b      	beq.n	8061e8e <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 8061e76:	697b      	ldr	r3, [r7, #20]
 8061e78:	ee07 3a90 	vmov	s15, r3
 8061e7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8061e80:	eddf 6a08 	vldr	s13, [pc, #32]	; 8061ea4 <bmp280_read_float+0x94>
 8061e84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8061e88:	683b      	ldr	r3, [r7, #0]
 8061e8a:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8061e8e:	2301      	movs	r3, #1
 8061e90:	e000      	b.n	8061e94 <bmp280_read_float+0x84>
	}

	return false;
 8061e92:	2300      	movs	r3, #0
}
 8061e94:	4618      	mov	r0, r3
 8061e96:	3720      	adds	r7, #32
 8061e98:	46bd      	mov	sp, r7
 8061e9a:	bd80      	pop	{r7, pc}
 8061e9c:	42c80000 	.word	0x42c80000
 8061ea0:	43800000 	.word	0x43800000
 8061ea4:	44800000 	.word	0x44800000

08061ea8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8061ea8:	b580      	push	{r7, lr}
 8061eaa:	b082      	sub	sp, #8
 8061eac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8061eae:	2300      	movs	r3, #0
 8061eb0:	607b      	str	r3, [r7, #4]
 8061eb2:	4b0c      	ldr	r3, [pc, #48]	; (8061ee4 <MX_DMA_Init+0x3c>)
 8061eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8061eb6:	4a0b      	ldr	r2, [pc, #44]	; (8061ee4 <MX_DMA_Init+0x3c>)
 8061eb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8061ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8061ebe:	4b09      	ldr	r3, [pc, #36]	; (8061ee4 <MX_DMA_Init+0x3c>)
 8061ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8061ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8061ec6:	607b      	str	r3, [r7, #4]
 8061ec8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8061eca:	2200      	movs	r2, #0
 8061ecc:	2105      	movs	r1, #5
 8061ece:	2038      	movs	r0, #56	; 0x38
 8061ed0:	f002 fd16 	bl	8064900 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8061ed4:	2038      	movs	r0, #56	; 0x38
 8061ed6:	f002 fd3f 	bl	8064958 <HAL_NVIC_EnableIRQ>

}
 8061eda:	bf00      	nop
 8061edc:	3708      	adds	r7, #8
 8061ede:	46bd      	mov	sp, r7
 8061ee0:	bd80      	pop	{r7, pc}
 8061ee2:	bf00      	nop
 8061ee4:	40023800 	.word	0x40023800

08061ee8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8061ee8:	b580      	push	{r7, lr}
 8061eea:	b082      	sub	sp, #8
 8061eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

	// initialize sd card now to check whether it is working
	// second arg is basically prefic of path to file
	FRESULT fres = f_mount(&FatFs, "", 1);
 8061eee:	2201      	movs	r2, #1
 8061ef0:	4983      	ldr	r1, [pc, #524]	; (8062100 <MX_FREERTOS_Init+0x218>)
 8061ef2:	4884      	ldr	r0, [pc, #528]	; (8062104 <MX_FREERTOS_Init+0x21c>)
 8061ef4:	f00b f820 	bl	806cf38 <f_mount>
 8061ef8:	4603      	mov	r3, r0
 8061efa:	71fb      	strb	r3, [r7, #7]
	if (fres != FR_OK) {
 8061efc:	79fb      	ldrb	r3, [r7, #7]
 8061efe:	2b00      	cmp	r3, #0
 8061f00:	d013      	beq.n	8061f2a <MX_FREERTOS_Init+0x42>
		printf("f_mount error (%i)\r\n", fres);
 8061f02:	79fb      	ldrb	r3, [r7, #7]
 8061f04:	461a      	mov	r2, r3
 8061f06:	4980      	ldr	r1, [pc, #512]	; (8062108 <MX_FREERTOS_Init+0x220>)
 8061f08:	4880      	ldr	r0, [pc, #512]	; (806210c <MX_FREERTOS_Init+0x224>)
 8061f0a:	f011 faf5 	bl	80734f8 <siprintf>
 8061f0e:	487f      	ldr	r0, [pc, #508]	; (806210c <MX_FREERTOS_Init+0x224>)
 8061f10:	f7fe f970 	bl	80601f4 <strlen>
 8061f14:	4603      	mov	r3, r0
 8061f16:	b29a      	uxth	r2, r3
 8061f18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8061f1c:	497b      	ldr	r1, [pc, #492]	; (806210c <MX_FREERTOS_Init+0x224>)
 8061f1e:	487c      	ldr	r0, [pc, #496]	; (8062110 <MX_FREERTOS_Init+0x228>)
 8061f20:	f007 fc58 	bl	80697d4 <HAL_UART_Transmit>
		Error_Handler();
 8061f24:	f000 ffee 	bl	8062f04 <Error_Handler>
 8061f28:	e00e      	b.n	8061f48 <MX_FREERTOS_Init+0x60>
	} else {
		printf("SD card mounted\n");
 8061f2a:	497a      	ldr	r1, [pc, #488]	; (8062114 <MX_FREERTOS_Init+0x22c>)
 8061f2c:	4877      	ldr	r0, [pc, #476]	; (806210c <MX_FREERTOS_Init+0x224>)
 8061f2e:	f011 fae3 	bl	80734f8 <siprintf>
 8061f32:	4876      	ldr	r0, [pc, #472]	; (806210c <MX_FREERTOS_Init+0x224>)
 8061f34:	f7fe f95e 	bl	80601f4 <strlen>
 8061f38:	4603      	mov	r3, r0
 8061f3a:	b29a      	uxth	r2, r3
 8061f3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8061f40:	4972      	ldr	r1, [pc, #456]	; (806210c <MX_FREERTOS_Init+0x224>)
 8061f42:	4873      	ldr	r0, [pc, #460]	; (8062110 <MX_FREERTOS_Init+0x228>)
 8061f44:	f007 fc46 	bl	80697d4 <HAL_UART_Transmit>
	}
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  telemetryFileMutexHandle = osMutexNew(&telemetryFileMutex_attributes);
 8061f48:	4873      	ldr	r0, [pc, #460]	; (8062118 <MX_FREERTOS_Init+0x230>)
 8061f4a:	f00c faa1 	bl	806e490 <osMutexNew>
 8061f4e:	4603      	mov	r3, r0
 8061f50:	4a72      	ldr	r2, [pc, #456]	; (806211c <MX_FREERTOS_Init+0x234>)
 8061f52:	6013      	str	r3, [r2, #0]
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8061f54:	4872      	ldr	r0, [pc, #456]	; (8062120 <MX_FREERTOS_Init+0x238>)
 8061f56:	f00c fa9b 	bl	806e490 <osMutexNew>
 8061f5a:	4603      	mov	r3, r0
 8061f5c:	4a71      	ldr	r2, [pc, #452]	; (8062124 <MX_FREERTOS_Init+0x23c>)
 8061f5e:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of txThreadSem */
  txThreadSemHandle = osSemaphoreNew(1, 1, &txThreadSem_attributes);
 8061f60:	4a71      	ldr	r2, [pc, #452]	; (8062128 <MX_FREERTOS_Init+0x240>)
 8061f62:	2101      	movs	r1, #1
 8061f64:	2001      	movs	r0, #1
 8061f66:	f00c fba1 	bl	806e6ac <osSemaphoreNew>
 8061f6a:	4603      	mov	r3, r0
 8061f6c:	4a6f      	ldr	r2, [pc, #444]	; (806212c <MX_FREERTOS_Init+0x244>)
 8061f6e:	6013      	str	r3, [r2, #0]

  /* creation of rxThreadSem */
  rxThreadSemHandle = osSemaphoreNew(1, 1, &rxThreadSem_attributes);
 8061f70:	4a6f      	ldr	r2, [pc, #444]	; (8062130 <MX_FREERTOS_Init+0x248>)
 8061f72:	2101      	movs	r1, #1
 8061f74:	2001      	movs	r0, #1
 8061f76:	f00c fb99 	bl	806e6ac <osSemaphoreNew>
 8061f7a:	4603      	mov	r3, r0
 8061f7c:	4a6d      	ldr	r2, [pc, #436]	; (8062134 <MX_FREERTOS_Init+0x24c>)
 8061f7e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  osSemaphoreAcquire(txThreadSemHandle, 0);
 8061f80:	4b6a      	ldr	r3, [pc, #424]	; (806212c <MX_FREERTOS_Init+0x244>)
 8061f82:	681b      	ldr	r3, [r3, #0]
 8061f84:	2100      	movs	r1, #0
 8061f86:	4618      	mov	r0, r3
 8061f88:	f00c fc1a 	bl	806e7c0 <osSemaphoreAcquire>
  osSemaphoreAcquire(rxThreadSemHandle, 0);
 8061f8c:	4b69      	ldr	r3, [pc, #420]	; (8062134 <MX_FREERTOS_Init+0x24c>)
 8061f8e:	681b      	ldr	r3, [r3, #0]
 8061f90:	2100      	movs	r1, #0
 8061f92:	4618      	mov	r0, r3
 8061f94:	f00c fc14 	bl	806e7c0 <osSemaphoreAcquire>
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of accTimer */
  accTimerHandle = osTimerNew(accTimerCallback, osTimerPeriodic, NULL, &accTimer_attributes);
 8061f98:	4b67      	ldr	r3, [pc, #412]	; (8062138 <MX_FREERTOS_Init+0x250>)
 8061f9a:	2200      	movs	r2, #0
 8061f9c:	2101      	movs	r1, #1
 8061f9e:	4867      	ldr	r0, [pc, #412]	; (806213c <MX_FREERTOS_Init+0x254>)
 8061fa0:	f00c f9cc 	bl	806e33c <osTimerNew>
 8061fa4:	4603      	mov	r3, r0
 8061fa6:	4a66      	ldr	r2, [pc, #408]	; (8062140 <MX_FREERTOS_Init+0x258>)
 8061fa8:	6013      	str	r3, [r2, #0]

  /* creation of temperatureTimer */
  temperatureTimerHandle = osTimerNew(temperatureTimerCallback, osTimerPeriodic, NULL, &temperatureTimer_attributes);
 8061faa:	4b66      	ldr	r3, [pc, #408]	; (8062144 <MX_FREERTOS_Init+0x25c>)
 8061fac:	2200      	movs	r2, #0
 8061fae:	2101      	movs	r1, #1
 8061fb0:	4865      	ldr	r0, [pc, #404]	; (8062148 <MX_FREERTOS_Init+0x260>)
 8061fb2:	f00c f9c3 	bl	806e33c <osTimerNew>
 8061fb6:	4603      	mov	r3, r0
 8061fb8:	4a64      	ldr	r2, [pc, #400]	; (806214c <MX_FREERTOS_Init+0x264>)
 8061fba:	6013      	str	r3, [r2, #0]

  /* creation of gpsTimer */
  gpsTimerHandle = osTimerNew(gpsTimerCallback, osTimerPeriodic, NULL, &gpsTimer_attributes);
 8061fbc:	4b64      	ldr	r3, [pc, #400]	; (8062150 <MX_FREERTOS_Init+0x268>)
 8061fbe:	2200      	movs	r2, #0
 8061fc0:	2101      	movs	r1, #1
 8061fc2:	4864      	ldr	r0, [pc, #400]	; (8062154 <MX_FREERTOS_Init+0x26c>)
 8061fc4:	f00c f9ba 	bl	806e33c <osTimerNew>
 8061fc8:	4603      	mov	r3, r0
 8061fca:	4a63      	ldr	r2, [pc, #396]	; (8062158 <MX_FREERTOS_Init+0x270>)
 8061fcc:	6013      	str	r3, [r2, #0]

  /* creation of lightTimer */
  lightTimerHandle = osTimerNew(lightTimerCallback, osTimerPeriodic, NULL, &lightTimer_attributes);
 8061fce:	4b63      	ldr	r3, [pc, #396]	; (806215c <MX_FREERTOS_Init+0x274>)
 8061fd0:	2200      	movs	r2, #0
 8061fd2:	2101      	movs	r1, #1
 8061fd4:	4862      	ldr	r0, [pc, #392]	; (8062160 <MX_FREERTOS_Init+0x278>)
 8061fd6:	f00c f9b1 	bl	806e33c <osTimerNew>
 8061fda:	4603      	mov	r3, r0
 8061fdc:	4a61      	ldr	r2, [pc, #388]	; (8062164 <MX_FREERTOS_Init+0x27c>)
 8061fde:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */

  if (accTimerHandle != NULL)  {
 8061fe0:	4b57      	ldr	r3, [pc, #348]	; (8062140 <MX_FREERTOS_Init+0x258>)
 8061fe2:	681b      	ldr	r3, [r3, #0]
 8061fe4:	2b00      	cmp	r3, #0
 8061fe6:	d010      	beq.n	806200a <MX_FREERTOS_Init+0x122>
      status = osTimerStart(accTimerHandle, 10000U);       // start timer
 8061fe8:	4b55      	ldr	r3, [pc, #340]	; (8062140 <MX_FREERTOS_Init+0x258>)
 8061fea:	681b      	ldr	r3, [r3, #0]
 8061fec:	f242 7110 	movw	r1, #10000	; 0x2710
 8061ff0:	4618      	mov	r0, r3
 8061ff2:	f00c fa1f 	bl	806e434 <osTimerStart>
 8061ff6:	4603      	mov	r3, r0
 8061ff8:	4a5b      	ldr	r2, [pc, #364]	; (8062168 <MX_FREERTOS_Init+0x280>)
 8061ffa:	6013      	str	r3, [r2, #0]
      if (status != osOK) {
 8061ffc:	4b5a      	ldr	r3, [pc, #360]	; (8062168 <MX_FREERTOS_Init+0x280>)
 8061ffe:	681b      	ldr	r3, [r3, #0]
 8062000:	2b00      	cmp	r3, #0
 8062002:	d004      	beq.n	806200e <MX_FREERTOS_Init+0x126>
        // Timer could not be started
    	Error_Handler();
 8062004:	f000 ff7e 	bl	8062f04 <Error_Handler>
 8062008:	e001      	b.n	806200e <MX_FREERTOS_Init+0x126>
      }
  } else {
	  Error_Handler();
 806200a:	f000 ff7b 	bl	8062f04 <Error_Handler>
  }

  if (temperatureTimerHandle != NULL)  {
 806200e:	4b4f      	ldr	r3, [pc, #316]	; (806214c <MX_FREERTOS_Init+0x264>)
 8062010:	681b      	ldr	r3, [r3, #0]
 8062012:	2b00      	cmp	r3, #0
 8062014:	d010      	beq.n	8062038 <MX_FREERTOS_Init+0x150>
        status = osTimerStart(temperatureTimerHandle, 10000U);       // start timer
 8062016:	4b4d      	ldr	r3, [pc, #308]	; (806214c <MX_FREERTOS_Init+0x264>)
 8062018:	681b      	ldr	r3, [r3, #0]
 806201a:	f242 7110 	movw	r1, #10000	; 0x2710
 806201e:	4618      	mov	r0, r3
 8062020:	f00c fa08 	bl	806e434 <osTimerStart>
 8062024:	4603      	mov	r3, r0
 8062026:	4a50      	ldr	r2, [pc, #320]	; (8062168 <MX_FREERTOS_Init+0x280>)
 8062028:	6013      	str	r3, [r2, #0]
        if (status != osOK) {
 806202a:	4b4f      	ldr	r3, [pc, #316]	; (8062168 <MX_FREERTOS_Init+0x280>)
 806202c:	681b      	ldr	r3, [r3, #0]
 806202e:	2b00      	cmp	r3, #0
 8062030:	d004      	beq.n	806203c <MX_FREERTOS_Init+0x154>
          // Timer could not be started
      	Error_Handler();
 8062032:	f000 ff67 	bl	8062f04 <Error_Handler>
 8062036:	e001      	b.n	806203c <MX_FREERTOS_Init+0x154>
        }
    } else {
  	  Error_Handler();
 8062038:	f000 ff64 	bl	8062f04 <Error_Handler>
    }

  if (gpsTimerHandle != NULL)  {
 806203c:	4b46      	ldr	r3, [pc, #280]	; (8062158 <MX_FREERTOS_Init+0x270>)
 806203e:	681b      	ldr	r3, [r3, #0]
 8062040:	2b00      	cmp	r3, #0
 8062042:	d010      	beq.n	8062066 <MX_FREERTOS_Init+0x17e>
          status = osTimerStart(gpsTimerHandle, 10000U);       // start timer
 8062044:	4b44      	ldr	r3, [pc, #272]	; (8062158 <MX_FREERTOS_Init+0x270>)
 8062046:	681b      	ldr	r3, [r3, #0]
 8062048:	f242 7110 	movw	r1, #10000	; 0x2710
 806204c:	4618      	mov	r0, r3
 806204e:	f00c f9f1 	bl	806e434 <osTimerStart>
 8062052:	4603      	mov	r3, r0
 8062054:	4a44      	ldr	r2, [pc, #272]	; (8062168 <MX_FREERTOS_Init+0x280>)
 8062056:	6013      	str	r3, [r2, #0]
          if (status != osOK) {
 8062058:	4b43      	ldr	r3, [pc, #268]	; (8062168 <MX_FREERTOS_Init+0x280>)
 806205a:	681b      	ldr	r3, [r3, #0]
 806205c:	2b00      	cmp	r3, #0
 806205e:	d004      	beq.n	806206a <MX_FREERTOS_Init+0x182>
            // Timer could not be started
        	Error_Handler();
 8062060:	f000 ff50 	bl	8062f04 <Error_Handler>
 8062064:	e001      	b.n	806206a <MX_FREERTOS_Init+0x182>
          }
      } else {
    	  Error_Handler();
 8062066:	f000 ff4d 	bl	8062f04 <Error_Handler>
      }

  if (lightTimerHandle != NULL)  {
 806206a:	4b3e      	ldr	r3, [pc, #248]	; (8062164 <MX_FREERTOS_Init+0x27c>)
 806206c:	681b      	ldr	r3, [r3, #0]
 806206e:	2b00      	cmp	r3, #0
 8062070:	d010      	beq.n	8062094 <MX_FREERTOS_Init+0x1ac>
      status = osTimerStart(lightTimerHandle, 10000U);       // start timer
 8062072:	4b3c      	ldr	r3, [pc, #240]	; (8062164 <MX_FREERTOS_Init+0x27c>)
 8062074:	681b      	ldr	r3, [r3, #0]
 8062076:	f242 7110 	movw	r1, #10000	; 0x2710
 806207a:	4618      	mov	r0, r3
 806207c:	f00c f9da 	bl	806e434 <osTimerStart>
 8062080:	4603      	mov	r3, r0
 8062082:	4a39      	ldr	r2, [pc, #228]	; (8062168 <MX_FREERTOS_Init+0x280>)
 8062084:	6013      	str	r3, [r2, #0]
      if (status != osOK) {
 8062086:	4b38      	ldr	r3, [pc, #224]	; (8062168 <MX_FREERTOS_Init+0x280>)
 8062088:	681b      	ldr	r3, [r3, #0]
 806208a:	2b00      	cmp	r3, #0
 806208c:	d004      	beq.n	8062098 <MX_FREERTOS_Init+0x1b0>
          // Timer could not be started
          Error_Handler();
 806208e:	f000 ff39 	bl	8062f04 <Error_Handler>
 8062092:	e001      	b.n	8062098 <MX_FREERTOS_Init+0x1b0>
      }
   } else {
      Error_Handler();
 8062094:	f000 ff36 	bl	8062f04 <Error_Handler>
   }
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  telemetryQueueHandle = osMessageQueueNew(16, sizeof(TelemetryBase), &telemetryQueue_attributes);
 8062098:	4a34      	ldr	r2, [pc, #208]	; (806216c <MX_FREERTOS_Init+0x284>)
 806209a:	2138      	movs	r1, #56	; 0x38
 806209c:	2010      	movs	r0, #16
 806209e:	f00c fc49 	bl	806e934 <osMessageQueueNew>
 80620a2:	4603      	mov	r3, r0
 80620a4:	4a32      	ldr	r2, [pc, #200]	; (8062170 <MX_FREERTOS_Init+0x288>)
 80620a6:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80620a8:	4a32      	ldr	r2, [pc, #200]	; (8062174 <MX_FREERTOS_Init+0x28c>)
 80620aa:	2100      	movs	r1, #0
 80620ac:	4832      	ldr	r0, [pc, #200]	; (8062178 <MX_FREERTOS_Init+0x290>)
 80620ae:	f00b ff55 	bl	806df5c <osThreadNew>
 80620b2:	4603      	mov	r3, r0
 80620b4:	4a31      	ldr	r2, [pc, #196]	; (806217c <MX_FREERTOS_Init+0x294>)
 80620b6:	6013      	str	r3, [r2, #0]

  /* creation of rxDataThread */
  rxDataThreadHandle = osThreadNew(startRxDataThread, NULL, &rxDataThread_attributes);
 80620b8:	4a31      	ldr	r2, [pc, #196]	; (8062180 <MX_FREERTOS_Init+0x298>)
 80620ba:	2100      	movs	r1, #0
 80620bc:	4831      	ldr	r0, [pc, #196]	; (8062184 <MX_FREERTOS_Init+0x29c>)
 80620be:	f00b ff4d 	bl	806df5c <osThreadNew>
 80620c2:	4603      	mov	r3, r0
 80620c4:	4a30      	ldr	r2, [pc, #192]	; (8062188 <MX_FREERTOS_Init+0x2a0>)
 80620c6:	6013      	str	r3, [r2, #0]

  /* creation of txDataThread */
  txDataThreadHandle = osThreadNew(startTxDataThread, NULL, &txDataThread_attributes);
 80620c8:	4a30      	ldr	r2, [pc, #192]	; (806218c <MX_FREERTOS_Init+0x2a4>)
 80620ca:	2100      	movs	r1, #0
 80620cc:	4830      	ldr	r0, [pc, #192]	; (8062190 <MX_FREERTOS_Init+0x2a8>)
 80620ce:	f00b ff45 	bl	806df5c <osThreadNew>
 80620d2:	4603      	mov	r3, r0
 80620d4:	4a2f      	ldr	r2, [pc, #188]	; (8062194 <MX_FREERTOS_Init+0x2ac>)
 80620d6:	6013      	str	r3, [r2, #0]

  /* creation of telemetryThread */
  telemetryThreadHandle = osThreadNew(startTelemetryThread, NULL, &telemetryThread_attributes);
 80620d8:	4a2f      	ldr	r2, [pc, #188]	; (8062198 <MX_FREERTOS_Init+0x2b0>)
 80620da:	2100      	movs	r1, #0
 80620dc:	482f      	ldr	r0, [pc, #188]	; (806219c <MX_FREERTOS_Init+0x2b4>)
 80620de:	f00b ff3d 	bl	806df5c <osThreadNew>
 80620e2:	4603      	mov	r3, r0
 80620e4:	4a2e      	ldr	r2, [pc, #184]	; (80621a0 <MX_FREERTOS_Init+0x2b8>)
 80620e6:	6013      	str	r3, [r2, #0]

  /* creation of peripheryThread */
  peripheryThreadHandle = osThreadNew(startPeripheryThread, NULL, &peripheryThread_attributes);
 80620e8:	4a2e      	ldr	r2, [pc, #184]	; (80621a4 <MX_FREERTOS_Init+0x2bc>)
 80620ea:	2100      	movs	r1, #0
 80620ec:	482e      	ldr	r0, [pc, #184]	; (80621a8 <MX_FREERTOS_Init+0x2c0>)
 80620ee:	f00b ff35 	bl	806df5c <osThreadNew>
 80620f2:	4603      	mov	r3, r0
 80620f4:	4a2d      	ldr	r2, [pc, #180]	; (80621ac <MX_FREERTOS_Init+0x2c4>)
 80620f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80620f8:	bf00      	nop
 80620fa:	3708      	adds	r7, #8
 80620fc:	46bd      	mov	sp, r7
 80620fe:	bd80      	pop	{r7, pc}
 8062100:	08076ef0 	.word	0x08076ef0
 8062104:	20004ff4 	.word	0x20004ff4
 8062108:	08076ef4 	.word	0x08076ef4
 806210c:	2000021c 	.word	0x2000021c
 8062110:	2000582c 	.word	0x2000582c
 8062114:	08076f0c 	.word	0x08076f0c
 8062118:	080774c0 	.word	0x080774c0
 806211c:	2000522c 	.word	0x2000522c
 8062120:	080774d0 	.word	0x080774d0
 8062124:	20005480 	.word	0x20005480
 8062128:	08077488 	.word	0x08077488
 806212c:	20005478 	.word	0x20005478
 8062130:	08077498 	.word	0x08077498
 8062134:	20005228 	.word	0x20005228
 8062138:	08077448 	.word	0x08077448
 806213c:	08062731 	.word	0x08062731
 8062140:	20005230 	.word	0x20005230
 8062144:	08077458 	.word	0x08077458
 8062148:	08062751 	.word	0x08062751
 806214c:	20005240 	.word	0x20005240
 8062150:	08077468 	.word	0x08077468
 8062154:	08062771 	.word	0x08062771
 8062158:	20005474 	.word	0x20005474
 806215c:	08077478 	.word	0x08077478
 8062160:	08062795 	.word	0x08062795
 8062164:	20005488 	.word	0x20005488
 8062168:	200056bc 	.word	0x200056bc
 806216c:	080774a8 	.word	0x080774a8
 8062170:	2000523c 	.word	0x2000523c
 8062174:	08077394 	.word	0x08077394
 8062178:	080621b1 	.word	0x080621b1
 806217c:	20004ff0 	.word	0x20004ff0
 8062180:	080773b8 	.word	0x080773b8
 8062184:	080621c1 	.word	0x080621c1
 8062188:	20005234 	.word	0x20005234
 806218c:	080773dc 	.word	0x080773dc
 8062190:	080623a5 	.word	0x080623a5
 8062194:	20005484 	.word	0x20005484
 8062198:	08077400 	.word	0x08077400
 806219c:	0806246d 	.word	0x0806246d
 80621a0:	20005238 	.word	0x20005238
 80621a4:	08077424 	.word	0x08077424
 80621a8:	08062579 	.word	0x08062579
 80621ac:	2000547c 	.word	0x2000547c

080621b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80621b0:	b580      	push	{r7, lr}
 80621b2:	b082      	sub	sp, #8
 80621b4:	af00      	add	r7, sp, #0
 80621b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80621b8:	2001      	movs	r0, #1
 80621ba:	f00c f88f 	bl	806e2dc <osDelay>
 80621be:	e7fb      	b.n	80621b8 <StartDefaultTask+0x8>

080621c0 <startRxDataThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startRxDataThread */
void startRxDataThread(void *argument)
{
 80621c0:	b580      	push	{r7, lr}
 80621c2:	b08a      	sub	sp, #40	; 0x28
 80621c4:	af00      	add	r7, sp, #0
 80621c6:	6078      	str	r0, [r7, #4]
	 // thread is with the highest priority, as after the signal about new firmware
	 // has come, we are not interested in data anymore
	FRESULT wr;
	UINT bytesWrote;
	int cmpRes;
	int safeToBoot = 0;
 80621c8:	2300      	movs	r3, #0
 80621ca:	627b      	str	r3, [r7, #36]	; 0x24

	uint8_t firmwareChunk[16];
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(rxThreadSemHandle, osWaitForever);
 80621cc:	4b67      	ldr	r3, [pc, #412]	; (806236c <startRxDataThread+0x1ac>)
 80621ce:	681b      	ldr	r3, [r3, #0]
 80621d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80621d4:	4618      	mov	r0, r3
 80621d6:	f00c faf3 	bl	806e7c0 <osSemaphoreAcquire>


	  printf("Firmware to be uploaded...\n");
 80621da:	4965      	ldr	r1, [pc, #404]	; (8062370 <startRxDataThread+0x1b0>)
 80621dc:	4865      	ldr	r0, [pc, #404]	; (8062374 <startRxDataThread+0x1b4>)
 80621de:	f011 f98b 	bl	80734f8 <siprintf>
 80621e2:	4864      	ldr	r0, [pc, #400]	; (8062374 <startRxDataThread+0x1b4>)
 80621e4:	f7fe f806 	bl	80601f4 <strlen>
 80621e8:	4603      	mov	r3, r0
 80621ea:	b29a      	uxth	r2, r3
 80621ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80621f0:	4960      	ldr	r1, [pc, #384]	; (8062374 <startRxDataThread+0x1b4>)
 80621f2:	4861      	ldr	r0, [pc, #388]	; (8062378 <startRxDataThread+0x1b8>)
 80621f4:	f007 faee 	bl	80697d4 <HAL_UART_Transmit>

	  status = osMutexAcquire(telemetryFileMutexHandle, osWaitForever);
 80621f8:	4b60      	ldr	r3, [pc, #384]	; (806237c <startRxDataThread+0x1bc>)
 80621fa:	681b      	ldr	r3, [r3, #0]
 80621fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8062200:	4618      	mov	r0, r3
 8062202:	f00c f9cb 	bl	806e59c <osMutexAcquire>
 8062206:	4603      	mov	r3, r0
 8062208:	4a5d      	ldr	r2, [pc, #372]	; (8062380 <startRxDataThread+0x1c0>)
 806220a:	6013      	str	r3, [r2, #0]
	  if (status != osOK) {
 806220c:	4b5c      	ldr	r3, [pc, #368]	; (8062380 <startRxDataThread+0x1c0>)
 806220e:	681b      	ldr	r3, [r3, #0]
 8062210:	2b00      	cmp	r3, #0
 8062212:	d00f      	beq.n	8062234 <startRxDataThread+0x74>
		  printf("Could not take mutex for writing into file");
 8062214:	495b      	ldr	r1, [pc, #364]	; (8062384 <startRxDataThread+0x1c4>)
 8062216:	4857      	ldr	r0, [pc, #348]	; (8062374 <startRxDataThread+0x1b4>)
 8062218:	f011 f96e 	bl	80734f8 <siprintf>
 806221c:	4855      	ldr	r0, [pc, #340]	; (8062374 <startRxDataThread+0x1b4>)
 806221e:	f7fd ffe9 	bl	80601f4 <strlen>
 8062222:	4603      	mov	r3, r0
 8062224:	b29a      	uxth	r2, r3
 8062226:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806222a:	4952      	ldr	r1, [pc, #328]	; (8062374 <startRxDataThread+0x1b4>)
 806222c:	4852      	ldr	r0, [pc, #328]	; (8062378 <startRxDataThread+0x1b8>)
 806222e:	f007 fad1 	bl	80697d4 <HAL_UART_Transmit>
 8062232:	e07b      	b.n	806232c <startRxDataThread+0x16c>
	  } else {
		  wr = f_open(&firmwareFile, "f.bin", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8062234:	221a      	movs	r2, #26
 8062236:	4954      	ldr	r1, [pc, #336]	; (8062388 <startRxDataThread+0x1c8>)
 8062238:	4854      	ldr	r0, [pc, #336]	; (806238c <startRxDataThread+0x1cc>)
 806223a:	f00a fee1 	bl	806d000 <f_open>
 806223e:	4603      	mov	r3, r0
 8062240:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		  osMutexRelease(telemetryFileMutexHandle);
 8062244:	4b4d      	ldr	r3, [pc, #308]	; (806237c <startRxDataThread+0x1bc>)
 8062246:	681b      	ldr	r3, [r3, #0]
 8062248:	4618      	mov	r0, r3
 806224a:	f00c f9f2 	bl	806e632 <osMutexRelease>

		  if(wr != FR_OK) {
 806224e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8062252:	2b00      	cmp	r3, #0
 8062254:	d012      	beq.n	806227c <startRxDataThread+0xbc>
			  printf("f_open error (%i)\n", wr);
 8062256:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 806225a:	461a      	mov	r2, r3
 806225c:	494c      	ldr	r1, [pc, #304]	; (8062390 <startRxDataThread+0x1d0>)
 806225e:	4845      	ldr	r0, [pc, #276]	; (8062374 <startRxDataThread+0x1b4>)
 8062260:	f011 f94a 	bl	80734f8 <siprintf>
 8062264:	4843      	ldr	r0, [pc, #268]	; (8062374 <startRxDataThread+0x1b4>)
 8062266:	f7fd ffc5 	bl	80601f4 <strlen>
 806226a:	4603      	mov	r3, r0
 806226c:	b29a      	uxth	r2, r3
 806226e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062272:	4940      	ldr	r1, [pc, #256]	; (8062374 <startRxDataThread+0x1b4>)
 8062274:	4840      	ldr	r0, [pc, #256]	; (8062378 <startRxDataThread+0x1b8>)
 8062276:	f007 faad 	bl	80697d4 <HAL_UART_Transmit>
 806227a:	e057      	b.n	806232c <startRxDataThread+0x16c>
		  } else {
			  for (;;) {
				  memset(firmwareChunk, 0, sizeof(firmwareChunk));
 806227c:	f107 0308 	add.w	r3, r7, #8
 8062280:	2210      	movs	r2, #16
 8062282:	2100      	movs	r1, #0
 8062284:	4618      	mov	r0, r3
 8062286:	f010 f9da 	bl	807263e <memset>
				  HAL_UART_Receive(&huart2, firmwareChunk, 4, HAL_MAX_DELAY);
 806228a:	f107 0108 	add.w	r1, r7, #8
 806228e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062292:	2204      	movs	r2, #4
 8062294:	4838      	ldr	r0, [pc, #224]	; (8062378 <startRxDataThread+0x1b8>)
 8062296:	f007 fb2f 	bl	80698f8 <HAL_UART_Receive>
				  cmpRes = strcmp(firmwareChunk, "$END");
 806229a:	f107 0308 	add.w	r3, r7, #8
 806229e:	493d      	ldr	r1, [pc, #244]	; (8062394 <startRxDataThread+0x1d4>)
 80622a0:	4618      	mov	r0, r3
 80622a2:	f7fd ff9d 	bl	80601e0 <strcmp>
 80622a6:	61f8      	str	r0, [r7, #28]
				  if (cmpRes == 0) {
 80622a8:	69fb      	ldr	r3, [r7, #28]
 80622aa:	2b00      	cmp	r3, #0
 80622ac:	d102      	bne.n	80622b4 <startRxDataThread+0xf4>
					  safeToBoot = 1;
 80622ae:	2301      	movs	r3, #1
 80622b0:	627b      	str	r3, [r7, #36]	; 0x24
					  break;
 80622b2:	e02c      	b.n	806230e <startRxDataThread+0x14e>
				  }

				  osMutexAcquire(telemetryFileMutexHandle, osWaitForever);
 80622b4:	4b31      	ldr	r3, [pc, #196]	; (806237c <startRxDataThread+0x1bc>)
 80622b6:	681b      	ldr	r3, [r3, #0]
 80622b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80622bc:	4618      	mov	r0, r3
 80622be:	f00c f96d 	bl	806e59c <osMutexAcquire>
				  wr = f_write(&firmwareFile, firmwareChunk, 4, &bytesWrote);
 80622c2:	f107 0318 	add.w	r3, r7, #24
 80622c6:	f107 0108 	add.w	r1, r7, #8
 80622ca:	2204      	movs	r2, #4
 80622cc:	482f      	ldr	r0, [pc, #188]	; (806238c <startRxDataThread+0x1cc>)
 80622ce:	f00b f9ca 	bl	806d666 <f_write>
 80622d2:	4603      	mov	r3, r0
 80622d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				  osMutexRelease(telemetryFileMutexHandle);
 80622d8:	4b28      	ldr	r3, [pc, #160]	; (806237c <startRxDataThread+0x1bc>)
 80622da:	681b      	ldr	r3, [r3, #0]
 80622dc:	4618      	mov	r0, r3
 80622de:	f00c f9a8 	bl	806e632 <osMutexRelease>

				  if (wr != FR_OK) {
 80622e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80622e6:	2b00      	cmp	r3, #0
 80622e8:	d0c8      	beq.n	806227c <startRxDataThread+0xbc>
					  printf("[ERROR]: f_write firmware (%d)\n", wr);
 80622ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80622ee:	461a      	mov	r2, r3
 80622f0:	4929      	ldr	r1, [pc, #164]	; (8062398 <startRxDataThread+0x1d8>)
 80622f2:	4820      	ldr	r0, [pc, #128]	; (8062374 <startRxDataThread+0x1b4>)
 80622f4:	f011 f900 	bl	80734f8 <siprintf>
 80622f8:	481e      	ldr	r0, [pc, #120]	; (8062374 <startRxDataThread+0x1b4>)
 80622fa:	f7fd ff7b 	bl	80601f4 <strlen>
 80622fe:	4603      	mov	r3, r0
 8062300:	b29a      	uxth	r2, r3
 8062302:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062306:	491b      	ldr	r1, [pc, #108]	; (8062374 <startRxDataThread+0x1b4>)
 8062308:	481b      	ldr	r0, [pc, #108]	; (8062378 <startRxDataThread+0x1b8>)
 806230a:	f007 fa63 	bl	80697d4 <HAL_UART_Transmit>
					  break;
				  }
			  }


			  osMutexAcquire(telemetryFileMutexHandle, osWaitForever);
 806230e:	4b1b      	ldr	r3, [pc, #108]	; (806237c <startRxDataThread+0x1bc>)
 8062310:	681b      	ldr	r3, [r3, #0]
 8062312:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8062316:	4618      	mov	r0, r3
 8062318:	f00c f940 	bl	806e59c <osMutexAcquire>
			  f_close(&firmwareFile);
 806231c:	481b      	ldr	r0, [pc, #108]	; (806238c <startRxDataThread+0x1cc>)
 806231e:	f00b fbcf 	bl	806dac0 <f_close>
			  osMutexRelease(telemetryFileMutexHandle);
 8062322:	4b16      	ldr	r3, [pc, #88]	; (806237c <startRxDataThread+0x1bc>)
 8062324:	681b      	ldr	r3, [r3, #0]
 8062326:	4618      	mov	r0, r3
 8062328:	f00c f983 	bl	806e632 <osMutexRelease>
		  }
	  }

	 if (safeToBoot) {
 806232c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806232e:	2b00      	cmp	r3, #0
 8062330:	d015      	beq.n	806235e <startRxDataThread+0x19e>
		 // toglle boot pin and software reset
		 HAL_PWR_EnableBkUpAccess();
 8062332:	f005 f88f 	bl	8067454 <HAL_PWR_EnableBkUpAccess>
		 HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 1);
 8062336:	2201      	movs	r2, #1
 8062338:	2101      	movs	r1, #1
 806233a:	4818      	ldr	r0, [pc, #96]	; (806239c <startRxDataThread+0x1dc>)
 806233c:	f006 f9fe 	bl	806873c <HAL_RTCEx_BKUPWrite>
		 HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, 0);
 8062340:	2200      	movs	r2, #0
 8062342:	2102      	movs	r1, #2
 8062344:	4815      	ldr	r0, [pc, #84]	; (806239c <startRxDataThread+0x1dc>)
 8062346:	f006 f9f9 	bl	806873c <HAL_RTCEx_BKUPWrite>
		 HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, 1);
 806234a:	2201      	movs	r2, #1
 806234c:	2103      	movs	r1, #3
 806234e:	4813      	ldr	r0, [pc, #76]	; (806239c <startRxDataThread+0x1dc>)
 8062350:	f006 f9f4 	bl	806873c <HAL_RTCEx_BKUPWrite>
		 HAL_PWR_DisableBkUpAccess();
 8062354:	f005 f892 	bl	806747c <HAL_PWR_DisableBkUpAccess>

		 HAL_NVIC_SystemReset();
 8062358:	f002 fb16 	bl	8064988 <HAL_NVIC_SystemReset>
 806235c:	e736      	b.n	80621cc <startRxDataThread+0xc>
	 } else {
		 // try one more time
		 HAL_UART_Receive_IT(&huart2, (uint8_t *)&notification_buffer, 1);
 806235e:	2201      	movs	r2, #1
 8062360:	490f      	ldr	r1, [pc, #60]	; (80623a0 <startRxDataThread+0x1e0>)
 8062362:	4805      	ldr	r0, [pc, #20]	; (8062378 <startRxDataThread+0x1b8>)
 8062364:	f007 fb6a 	bl	8069a3c <HAL_UART_Receive_IT>
	  osSemaphoreAcquire(rxThreadSemHandle, osWaitForever);
 8062368:	e730      	b.n	80621cc <startRxDataThread+0xc>
 806236a:	bf00      	nop
 806236c:	20005228 	.word	0x20005228
 8062370:	08076f20 	.word	0x08076f20
 8062374:	2000021c 	.word	0x2000021c
 8062378:	2000582c 	.word	0x2000582c
 806237c:	2000522c 	.word	0x2000522c
 8062380:	200056bc 	.word	0x200056bc
 8062384:	08076f3c 	.word	0x08076f3c
 8062388:	08076f68 	.word	0x08076f68
 806238c:	2000548c 	.word	0x2000548c
 8062390:	08076f70 	.word	0x08076f70
 8062394:	08076f84 	.word	0x08076f84
 8062398:	08076f8c 	.word	0x08076f8c
 806239c:	20005714 	.word	0x20005714
 80623a0:	20004e30 	.word	0x20004e30

080623a4 <startTxDataThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTxDataThread */
void startTxDataThread(void *argument)
{
 80623a4:	b580      	push	{r7, lr}
 80623a6:	b0a4      	sub	sp, #144	; 0x90
 80623a8:	af00      	add	r7, sp, #0
 80623aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTxDataThread */
	FRESULT rr = FR_OK;
 80623ac:	2300      	movs	r3, #0
 80623ae:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	// TODO: get rid of magic constants
	BYTE rbuf[128] = {0};
 80623b2:	2300      	movs	r3, #0
 80623b4:	60fb      	str	r3, [r7, #12]
 80623b6:	f107 0310 	add.w	r3, r7, #16
 80623ba:	227c      	movs	r2, #124	; 0x7c
 80623bc:	2100      	movs	r1, #0
 80623be:	4618      	mov	r0, r3
 80623c0:	f010 f93d 	bl	807263e <memset>
  {
	  if (rr != FR_OK) {
		  // printf("[ERROR]: reading : (%i)\n", rr);
	  }

	  osSemaphoreAcquire(txThreadSemHandle, osWaitForever);
 80623c4:	4b22      	ldr	r3, [pc, #136]	; (8062450 <startTxDataThread+0xac>)
 80623c6:	681b      	ldr	r3, [r3, #0]
 80623c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80623cc:	4618      	mov	r0, r3
 80623ce:	f00c f9f7 	bl	806e7c0 <osSemaphoreAcquire>

	  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 80623d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80623d6:	481f      	ldr	r0, [pc, #124]	; (8062454 <startTxDataThread+0xb0>)
 80623d8:	f003 fb26 	bl	8065a28 <HAL_GPIO_TogglePin>

	  // read from sd and write the info into uart (mock gprs)
	  osMutexAcquire(telemetryFileMutexHandle, osWaitForever);
 80623dc:	4b1e      	ldr	r3, [pc, #120]	; (8062458 <startTxDataThread+0xb4>)
 80623de:	681b      	ldr	r3, [r3, #0]
 80623e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80623e4:	4618      	mov	r0, r3
 80623e6:	f00c f8d9 	bl	806e59c <osMutexAcquire>
	  rr = f_open(&telemetryFile, "write.txt", FA_WRITE | FA_READ | FA_OPEN_ALWAYS);
 80623ea:	2213      	movs	r2, #19
 80623ec:	491b      	ldr	r1, [pc, #108]	; (806245c <startTxDataThread+0xb8>)
 80623ee:	481c      	ldr	r0, [pc, #112]	; (8062460 <startTxDataThread+0xbc>)
 80623f0:	f00a fe06 	bl	806d000 <f_open>
 80623f4:	4603      	mov	r3, r0
 80623f6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	  if(rr != FR_OK) {
 80623fa:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80623fe:	2b00      	cmp	r3, #0
 8062400:	d00a      	beq.n	8062418 <startTxDataThread+0x74>
		  osMutexRelease(telemetryFileMutexHandle);
 8062402:	4b15      	ldr	r3, [pc, #84]	; (8062458 <startTxDataThread+0xb4>)
 8062404:	681b      	ldr	r3, [r3, #0]
 8062406:	4618      	mov	r0, r3
 8062408:	f00c f913 	bl	806e632 <osMutexRelease>
		  HAL_UART_Receive_IT(&huart2, (uint8_t *)&notification_buffer, 1);
 806240c:	2201      	movs	r2, #1
 806240e:	4915      	ldr	r1, [pc, #84]	; (8062464 <startTxDataThread+0xc0>)
 8062410:	4815      	ldr	r0, [pc, #84]	; (8062468 <startTxDataThread+0xc4>)
 8062412:	f007 fb13 	bl	8069a3c <HAL_UART_Receive_IT>
		  continue;
 8062416:	e01a      	b.n	806244e <startTxDataThread+0xaa>
	  }

	  while (f_gets((TCHAR*)rbuf, sizeof(rbuf), &telemetryFile)) {
 8062418:	bf00      	nop
 806241a:	f107 030c 	add.w	r3, r7, #12
 806241e:	4a10      	ldr	r2, [pc, #64]	; (8062460 <startTxDataThread+0xbc>)
 8062420:	2180      	movs	r1, #128	; 0x80
 8062422:	4618      	mov	r0, r3
 8062424:	f00b fc2d 	bl	806dc82 <f_gets>
 8062428:	4603      	mov	r3, r0
 806242a:	2b00      	cmp	r3, #0
 806242c:	d1f5      	bne.n	806241a <startTxDataThread+0x76>
		  // printf("[READ]: %s", rbuf);
	  }

	  f_close(&telemetryFile);
 806242e:	480c      	ldr	r0, [pc, #48]	; (8062460 <startTxDataThread+0xbc>)
 8062430:	f00b fb46 	bl	806dac0 <f_close>
	  f_unlink("write.txt");
 8062434:	4809      	ldr	r0, [pc, #36]	; (806245c <startTxDataThread+0xb8>)
 8062436:	f00b fb72 	bl	806db1e <f_unlink>
	  osMutexRelease(telemetryFileMutexHandle);
 806243a:	4b07      	ldr	r3, [pc, #28]	; (8062458 <startTxDataThread+0xb4>)
 806243c:	681b      	ldr	r3, [r3, #0]
 806243e:	4618      	mov	r0, r3
 8062440:	f00c f8f7 	bl	806e632 <osMutexRelease>

	  HAL_UART_Receive_IT(&huart2, (uint8_t *)&notification_buffer, 1);
 8062444:	2201      	movs	r2, #1
 8062446:	4907      	ldr	r1, [pc, #28]	; (8062464 <startTxDataThread+0xc0>)
 8062448:	4807      	ldr	r0, [pc, #28]	; (8062468 <startTxDataThread+0xc4>)
 806244a:	f007 faf7 	bl	8069a3c <HAL_UART_Receive_IT>
	  if (rr != FR_OK) {
 806244e:	e7b9      	b.n	80623c4 <startTxDataThread+0x20>
 8062450:	20005478 	.word	0x20005478
 8062454:	40020c00 	.word	0x40020c00
 8062458:	2000522c 	.word	0x2000522c
 806245c:	08076fac 	.word	0x08076fac
 8062460:	20005244 	.word	0x20005244
 8062464:	20004e30 	.word	0x20004e30
 8062468:	2000582c 	.word	0x2000582c

0806246c <startTelemetryThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTelemetryThread */
void startTelemetryThread(void *argument)
{
 806246c:	b5b0      	push	{r4, r5, r7, lr}
 806246e:	b0b6      	sub	sp, #216	; 0xd8
 8062470:	af04      	add	r7, sp, #16
 8062472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTelemetryThread */
  TelemetryBase tb;
  FRESULT wr = FR_OK;
 8062474:	2300      	movs	r3, #0
 8062476:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
  // TODO: get rid of magic constant
  BYTE wbuf[128] = {0};
 806247a:	2300      	movs	r3, #0
 806247c:	60fb      	str	r3, [r7, #12]
 806247e:	f107 0310 	add.w	r3, r7, #16
 8062482:	227c      	movs	r2, #124	; 0x7c
 8062484:	2100      	movs	r1, #0
 8062486:	4618      	mov	r0, r3
 8062488:	f010 f8d9 	bl	807263e <memset>

  /* Infinite loop */
  for(;;)
  {
	 if (wr != FR_OK) {
 806248c:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8062490:	2b00      	cmp	r3, #0
 8062492:	d011      	beq.n	80624b8 <startTelemetryThread+0x4c>
		 printf("[ERROR]: writing telemetry : (%i)\n", wr);
 8062494:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8062498:	461a      	mov	r2, r3
 806249a:	492f      	ldr	r1, [pc, #188]	; (8062558 <startTelemetryThread+0xec>)
 806249c:	482f      	ldr	r0, [pc, #188]	; (806255c <startTelemetryThread+0xf0>)
 806249e:	f011 f82b 	bl	80734f8 <siprintf>
 80624a2:	482e      	ldr	r0, [pc, #184]	; (806255c <startTelemetryThread+0xf0>)
 80624a4:	f7fd fea6 	bl	80601f4 <strlen>
 80624a8:	4603      	mov	r3, r0
 80624aa:	b29a      	uxth	r2, r3
 80624ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80624b0:	492a      	ldr	r1, [pc, #168]	; (806255c <startTelemetryThread+0xf0>)
 80624b2:	482b      	ldr	r0, [pc, #172]	; (8062560 <startTelemetryThread+0xf4>)
 80624b4:	f007 f98e 	bl	80697d4 <HAL_UART_Transmit>
	 }

	 osMessageQueueGet(telemetryQueueHandle, &tb, NULL, osWaitForever);
 80624b8:	4b2a      	ldr	r3, [pc, #168]	; (8062564 <startTelemetryThread+0xf8>)
 80624ba:	6818      	ldr	r0, [r3, #0]
 80624bc:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80624c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80624c4:	2200      	movs	r2, #0
 80624c6:	f00c fb09 	bl	806eadc <osMessageQueueGet>

	 sprintf(wbuf, "Telemetry{%d, %u, {%d, %d, %d}}\n",
				 tb.id, tb.data_size, tb.data[0],
 80624ca:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
	 sprintf(wbuf, "Telemetry{%d, %u, {%d, %d, %d}}\n",
 80624ce:	461d      	mov	r5, r3
 80624d0:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 80624d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80624d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80624dc:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80624e0:	f107 000c 	add.w	r0, r7, #12
 80624e4:	9102      	str	r1, [sp, #8]
 80624e6:	9201      	str	r2, [sp, #4]
 80624e8:	9300      	str	r3, [sp, #0]
 80624ea:	4623      	mov	r3, r4
 80624ec:	462a      	mov	r2, r5
 80624ee:	491e      	ldr	r1, [pc, #120]	; (8062568 <startTelemetryThread+0xfc>)
 80624f0:	f011 f802 	bl	80734f8 <siprintf>
				 tb.data[1], tb.data[2]);
	 // printf("Writing following string to sd: %s", wbuf);


	 osMutexAcquire(telemetryFileMutexHandle, osWaitForever);
 80624f4:	4b1d      	ldr	r3, [pc, #116]	; (806256c <startTelemetryThread+0x100>)
 80624f6:	681b      	ldr	r3, [r3, #0]
 80624f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80624fc:	4618      	mov	r0, r3
 80624fe:	f00c f84d 	bl	806e59c <osMutexAcquire>
	 wr = f_open(&telemetryFile, "write.txt", FA_OPEN_APPEND | FA_WRITE | FA_READ | FA_OPEN_ALWAYS);
 8062502:	2233      	movs	r2, #51	; 0x33
 8062504:	491a      	ldr	r1, [pc, #104]	; (8062570 <startTelemetryThread+0x104>)
 8062506:	481b      	ldr	r0, [pc, #108]	; (8062574 <startTelemetryThread+0x108>)
 8062508:	f00a fd7a 	bl	806d000 <f_open>
 806250c:	4603      	mov	r3, r0
 806250e:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	 if(wr != FR_OK) {
 8062512:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8062516:	2b00      	cmp	r3, #0
 8062518:	d005      	beq.n	8062526 <startTelemetryThread+0xba>
		 osMutexRelease(telemetryFileMutexHandle);
 806251a:	4b14      	ldr	r3, [pc, #80]	; (806256c <startTelemetryThread+0x100>)
 806251c:	681b      	ldr	r3, [r3, #0]
 806251e:	4618      	mov	r0, r3
 8062520:	f00c f887 	bl	806e632 <osMutexRelease>
		 continue;
 8062524:	e016      	b.n	8062554 <startTelemetryThread+0xe8>
	 }

	 wr = f_write(&telemetryFile, wbuf, strlen(wbuf), NULL);
 8062526:	f107 030c 	add.w	r3, r7, #12
 806252a:	4618      	mov	r0, r3
 806252c:	f7fd fe62 	bl	80601f4 <strlen>
 8062530:	4602      	mov	r2, r0
 8062532:	f107 010c 	add.w	r1, r7, #12
 8062536:	2300      	movs	r3, #0
 8062538:	480e      	ldr	r0, [pc, #56]	; (8062574 <startTelemetryThread+0x108>)
 806253a:	f00b f894 	bl	806d666 <f_write>
 806253e:	4603      	mov	r3, r0
 8062540:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	 f_close(&telemetryFile);
 8062544:	480b      	ldr	r0, [pc, #44]	; (8062574 <startTelemetryThread+0x108>)
 8062546:	f00b fabb 	bl	806dac0 <f_close>
	 osMutexRelease(telemetryFileMutexHandle);
 806254a:	4b08      	ldr	r3, [pc, #32]	; (806256c <startTelemetryThread+0x100>)
 806254c:	681b      	ldr	r3, [r3, #0]
 806254e:	4618      	mov	r0, r3
 8062550:	f00c f86f 	bl	806e632 <osMutexRelease>
	 if (wr != FR_OK) {
 8062554:	e79a      	b.n	806248c <startTelemetryThread+0x20>
 8062556:	bf00      	nop
 8062558:	08076fb8 	.word	0x08076fb8
 806255c:	2000021c 	.word	0x2000021c
 8062560:	2000582c 	.word	0x2000582c
 8062564:	2000523c 	.word	0x2000523c
 8062568:	08076fdc 	.word	0x08076fdc
 806256c:	2000522c 	.word	0x2000522c
 8062570:	08076fac 	.word	0x08076fac
 8062574:	20005244 	.word	0x20005244

08062578 <startPeripheryThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPeripheryThread */
void startPeripheryThread(void *argument)
{
 8062578:	b580      	push	{r7, lr}
 806257a:	b098      	sub	sp, #96	; 0x60
 806257c:	af00      	add	r7, sp, #0
 806257e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {

	  osThreadFlagsWait(0x11111111U, osFlagsNoClear, osWaitForever);
 8062580:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8062584:	2102      	movs	r1, #2
 8062586:	f04f 3011 	mov.w	r0, #286331153	; 0x11111111
 806258a:	f00b fe26 	bl	806e1da <osThreadFlagsWait>
	  flags = osThreadFlagsGet();
 806258e:	f00b fe03 	bl	806e198 <osThreadFlagsGet>
 8062592:	65f8      	str	r0, [r7, #92]	; 0x5c
	  osThreadFlagsClear(flags);
 8062594:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8062596:	f00b fdc1 	bl	806e11c <osThreadFlagsClear>

	  switch (flags) {
 806259a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 806259c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80625a0:	f000 80a0 	beq.w	80626e4 <startPeripheryThread+0x16c>
 80625a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80625a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80625aa:	f200 80b1 	bhi.w	8062710 <startPeripheryThread+0x198>
 80625ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80625b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80625b4:	d060      	beq.n	8062678 <startPeripheryThread+0x100>
 80625b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80625b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80625bc:	f200 80a8 	bhi.w	8062710 <startPeripheryThread+0x198>
 80625c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80625c2:	2b01      	cmp	r3, #1
 80625c4:	d003      	beq.n	80625ce <startPeripheryThread+0x56>
 80625c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80625c8:	2b10      	cmp	r3, #16
 80625ca:	d02a      	beq.n	8062622 <startPeripheryThread+0xaa>

	  	    tb.data[0] = (int) TEMT6000_lux;

			break;
	  default:
		  break;
 80625cc:	e0a0      	b.n	8062710 <startPeripheryThread+0x198>
	  	    MPU6050_GetAllData(Data);
 80625ce:	f107 0318 	add.w	r3, r7, #24
 80625d2:	4618      	mov	r0, r3
 80625d4:	f000 fcdb 	bl	8062f8e <MPU6050_GetAllData>
			tb.id = ACC;
 80625d8:	2300      	movs	r3, #0
 80625da:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  	  	tb.data_size = 3;
 80625de:	2303      	movs	r3, #3
 80625e0:	65bb      	str	r3, [r7, #88]	; 0x58
	  	  	tb.data[0] = Data[0];
 80625e2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80625e6:	62bb      	str	r3, [r7, #40]	; 0x28
	  	  	tb.data[1] = Data[1];
 80625e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80625ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	  	  	tb.data[2] = Data[2];
 80625ee:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80625f2:	633b      	str	r3, [r7, #48]	; 0x30
	  	  	osMessageQueuePut(telemetryQueueHandle, &tb, 0U, 0U);
 80625f4:	4b4b      	ldr	r3, [pc, #300]	; (8062724 <startPeripheryThread+0x1ac>)
 80625f6:	6818      	ldr	r0, [r3, #0]
 80625f8:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80625fc:	2300      	movs	r3, #0
 80625fe:	2200      	movs	r2, #0
 8062600:	f00c fa0c 	bl	806ea1c <osMessageQueuePut>
	  	  	tb.id = GYRO;
 8062604:	2301      	movs	r3, #1
 8062606:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  	  	tb.data_size = 3;
 806260a:	2303      	movs	r3, #3
 806260c:	65bb      	str	r3, [r7, #88]	; 0x58
	  	  	tb.data[0] = Data[3];
 806260e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8062612:	62bb      	str	r3, [r7, #40]	; 0x28
	  	  	tb.data[1] = Data[4];
 8062614:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8062618:	62fb      	str	r3, [r7, #44]	; 0x2c
	  	  	tb.data[2] = Data[5];
 806261a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 806261e:	633b      	str	r3, [r7, #48]	; 0x30
	  	  	break;
 8062620:	e077      	b.n	8062712 <startPeripheryThread+0x19a>
			tb.id = HTP;
 8062622:	2302      	movs	r3, #2
 8062624:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  	  	tb.data_size = 3;
 8062628:	2303      	movs	r3, #3
 806262a:	65bb      	str	r3, [r7, #88]	; 0x58
			while (!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity));
 806262c:	bf00      	nop
 806262e:	f107 030c 	add.w	r3, r7, #12
 8062632:	f107 0214 	add.w	r2, r7, #20
 8062636:	f107 0110 	add.w	r1, r7, #16
 806263a:	483b      	ldr	r0, [pc, #236]	; (8062728 <startPeripheryThread+0x1b0>)
 806263c:	f7ff fbe8 	bl	8061e10 <bmp280_read_float>
 8062640:	4603      	mov	r3, r0
 8062642:	f083 0301 	eor.w	r3, r3, #1
 8062646:	b2db      	uxtb	r3, r3
 8062648:	2b00      	cmp	r3, #0
 806264a:	d1f0      	bne.n	806262e <startPeripheryThread+0xb6>
			tb.data[0] = (int) temperature;
 806264c:	edd7 7a04 	vldr	s15, [r7, #16]
 8062650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8062654:	ee17 3a90 	vmov	r3, s15
 8062658:	62bb      	str	r3, [r7, #40]	; 0x28
			tb.data[1] = (int) pressure;
 806265a:	edd7 7a05 	vldr	s15, [r7, #20]
 806265e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8062662:	ee17 3a90 	vmov	r3, s15
 8062666:	62fb      	str	r3, [r7, #44]	; 0x2c
			tb.data[2] = (int) humidity;
 8062668:	edd7 7a03 	vldr	s15, [r7, #12]
 806266c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8062670:	ee17 3a90 	vmov	r3, s15
 8062674:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 8062676:	e04c      	b.n	8062712 <startPeripheryThread+0x19a>
			while (!GPS_read());
 8062678:	bf00      	nop
 806267a:	f7fe fd1f 	bl	80610bc <GPS_read>
 806267e:	4603      	mov	r3, r0
 8062680:	2b00      	cmp	r3, #0
 8062682:	d0fa      	beq.n	806267a <startPeripheryThread+0x102>
			tb.id = NEO6M;
 8062684:	2304      	movs	r3, #4
 8062686:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			tb.data_size = 3;
 806268a:	2303      	movs	r3, #3
 806268c:	65bb      	str	r3, [r7, #88]	; 0x58
			tb.data[0] = (int) GPS.utc_time;
 806268e:	4b27      	ldr	r3, [pc, #156]	; (806272c <startPeripheryThread+0x1b4>)
 8062690:	edd3 7a05 	vldr	s15, [r3, #20]
 8062694:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8062698:	ee17 3a90 	vmov	r3, s15
 806269c:	62bb      	str	r3, [r7, #40]	; 0x28
			tb.data[1] = (int) GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 806269e:	4b23      	ldr	r3, [pc, #140]	; (806272c <startPeripheryThread+0x1b4>)
 80626a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80626a4:	4b21      	ldr	r3, [pc, #132]	; (806272c <startPeripheryThread+0x1b4>)
 80626a6:	7e1b      	ldrb	r3, [r3, #24]
 80626a8:	4618      	mov	r0, r3
 80626aa:	eeb0 0a67 	vmov.f32	s0, s15
 80626ae:	f7fe fda9 	bl	8061204 <GPS_nmea_to_dec>
 80626b2:	eef0 7a40 	vmov.f32	s15, s0
 80626b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80626ba:	ee17 3a90 	vmov	r3, s15
 80626be:	62fb      	str	r3, [r7, #44]	; 0x2c
			tb.data[2] = (int) GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80626c0:	4b1a      	ldr	r3, [pc, #104]	; (806272c <startPeripheryThread+0x1b4>)
 80626c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80626c6:	4b19      	ldr	r3, [pc, #100]	; (806272c <startPeripheryThread+0x1b4>)
 80626c8:	7e5b      	ldrb	r3, [r3, #25]
 80626ca:	4618      	mov	r0, r3
 80626cc:	eeb0 0a67 	vmov.f32	s0, s15
 80626d0:	f7fe fd98 	bl	8061204 <GPS_nmea_to_dec>
 80626d4:	eef0 7a40 	vmov.f32	s15, s0
 80626d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80626dc:	ee17 3a90 	vmov	r3, s15
 80626e0:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 80626e2:	e016      	b.n	8062712 <startPeripheryThread+0x19a>
			tb.id = LIGHT;
 80626e4:	2303      	movs	r3, #3
 80626e6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  	  	tb.data_size = 1;
 80626ea:	2301      	movs	r3, #1
 80626ec:	65bb      	str	r3, [r7, #88]	; 0x58
	  	    while (TEMT6000_OK != TEMT6000_ReadLight(&TEMT6000_lux));
 80626ee:	bf00      	nop
 80626f0:	f107 0308 	add.w	r3, r7, #8
 80626f4:	4618      	mov	r0, r3
 80626f6:	f000 ff2f 	bl	8063558 <TEMT6000_ReadLight>
 80626fa:	4603      	mov	r3, r0
 80626fc:	2b00      	cmp	r3, #0
 80626fe:	d1f7      	bne.n	80626f0 <startPeripheryThread+0x178>
	  	    tb.data[0] = (int) TEMT6000_lux;
 8062700:	edd7 7a02 	vldr	s15, [r7, #8]
 8062704:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8062708:	ee17 3a90 	vmov	r3, s15
 806270c:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 806270e:	e000      	b.n	8062712 <startPeripheryThread+0x19a>
		  break;
 8062710:	bf00      	nop

	  }

	  osMessageQueuePut(telemetryQueueHandle, &tb, 0U, 0U);
 8062712:	4b04      	ldr	r3, [pc, #16]	; (8062724 <startPeripheryThread+0x1ac>)
 8062714:	6818      	ldr	r0, [r3, #0]
 8062716:	f107 0124 	add.w	r1, r7, #36	; 0x24
 806271a:	2300      	movs	r3, #0
 806271c:	2200      	movs	r2, #0
 806271e:	f00c f97d 	bl	806ea1c <osMessageQueuePut>
	  osThreadFlagsWait(0x11111111U, osFlagsNoClear, osWaitForever);
 8062722:	e72d      	b.n	8062580 <startPeripheryThread+0x8>
 8062724:	2000523c 	.word	0x2000523c
 8062728:	20004f14 	.word	0x20004f14
 806272c:	20004e3c 	.word	0x20004e3c

08062730 <accTimerCallback>:
  /* USER CODE END startPeripheryThread */
}

/* accTimerCallback function */
void accTimerCallback(void *argument)
{
 8062730:	b580      	push	{r7, lr}
 8062732:	b082      	sub	sp, #8
 8062734:	af00      	add	r7, sp, #0
 8062736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN accTimerCallback */
	osThreadFlagsSet(peripheryThreadHandle, 0x00000001U);
 8062738:	4b04      	ldr	r3, [pc, #16]	; (806274c <accTimerCallback+0x1c>)
 806273a:	681b      	ldr	r3, [r3, #0]
 806273c:	2101      	movs	r1, #1
 806273e:	4618      	mov	r0, r3
 8062740:	f00b fc9e 	bl	806e080 <osThreadFlagsSet>
  /* USER CODE END accTimerCallback */
}
 8062744:	bf00      	nop
 8062746:	3708      	adds	r7, #8
 8062748:	46bd      	mov	sp, r7
 806274a:	bd80      	pop	{r7, pc}
 806274c:	2000547c 	.word	0x2000547c

08062750 <temperatureTimerCallback>:

/* temperatureTimerCallback function */
void temperatureTimerCallback(void *argument)
{
 8062750:	b580      	push	{r7, lr}
 8062752:	b082      	sub	sp, #8
 8062754:	af00      	add	r7, sp, #0
 8062756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN temperatureTimerCallback */
	osThreadFlagsSet(peripheryThreadHandle, 0x00000010U);
 8062758:	4b04      	ldr	r3, [pc, #16]	; (806276c <temperatureTimerCallback+0x1c>)
 806275a:	681b      	ldr	r3, [r3, #0]
 806275c:	2110      	movs	r1, #16
 806275e:	4618      	mov	r0, r3
 8062760:	f00b fc8e 	bl	806e080 <osThreadFlagsSet>
  /* USER CODE END temperatureTimerCallback */
}
 8062764:	bf00      	nop
 8062766:	3708      	adds	r7, #8
 8062768:	46bd      	mov	sp, r7
 806276a:	bd80      	pop	{r7, pc}
 806276c:	2000547c 	.word	0x2000547c

08062770 <gpsTimerCallback>:

/* gpsTimerCallback function */
void gpsTimerCallback(void *argument)
{
 8062770:	b580      	push	{r7, lr}
 8062772:	b082      	sub	sp, #8
 8062774:	af00      	add	r7, sp, #0
 8062776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gpsTimerCallback */
	osThreadFlagsSet(peripheryThreadHandle, 0x00000100U);
 8062778:	4b05      	ldr	r3, [pc, #20]	; (8062790 <gpsTimerCallback+0x20>)
 806277a:	681b      	ldr	r3, [r3, #0]
 806277c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8062780:	4618      	mov	r0, r3
 8062782:	f00b fc7d 	bl	806e080 <osThreadFlagsSet>
  /* USER CODE END gpsTimerCallback */
}
 8062786:	bf00      	nop
 8062788:	3708      	adds	r7, #8
 806278a:	46bd      	mov	sp, r7
 806278c:	bd80      	pop	{r7, pc}
 806278e:	bf00      	nop
 8062790:	2000547c 	.word	0x2000547c

08062794 <lightTimerCallback>:

/* lightTimerCallback function */
void lightTimerCallback(void *argument)
{
 8062794:	b580      	push	{r7, lr}
 8062796:	b082      	sub	sp, #8
 8062798:	af00      	add	r7, sp, #0
 806279a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightTimerCallback */
	osThreadFlagsSet(peripheryThreadHandle, 0x00001000U);
 806279c:	4b05      	ldr	r3, [pc, #20]	; (80627b4 <lightTimerCallback+0x20>)
 806279e:	681b      	ldr	r3, [r3, #0]
 80627a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80627a4:	4618      	mov	r0, r3
 80627a6:	f00b fc6b 	bl	806e080 <osThreadFlagsSet>
  /* USER CODE END lightTimerCallback */
}
 80627aa:	bf00      	nop
 80627ac:	3708      	adds	r7, #8
 80627ae:	46bd      	mov	sp, r7
 80627b0:	bd80      	pop	{r7, pc}
 80627b2:	bf00      	nop
 80627b4:	2000547c 	.word	0x2000547c

080627b8 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN Application */
/*
 * [IMPORTANT] TODO: Note that this functoin is unsafe (as we might interrupt uart usage)
 * Actually not, as we would transmit only after this
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80627b8:	b580      	push	{r7, lr}
 80627ba:	b084      	sub	sp, #16
 80627bc:	af00      	add	r7, sp, #0
 80627be:	6078      	str	r0, [r7, #4]
     if (huart == &huart2) {
 80627c0:	687b      	ldr	r3, [r7, #4]
 80627c2:	4a14      	ldr	r2, [pc, #80]	; (8062814 <HAL_UART_RxCpltCallback+0x5c>)
 80627c4:	4293      	cmp	r3, r2
 80627c6:	d11f      	bne.n	8062808 <HAL_UART_RxCpltCallback+0x50>
    	 int val = (int) (notification_buffer[0] - '0');
 80627c8:	4b13      	ldr	r3, [pc, #76]	; (8062818 <HAL_UART_RxCpltCallback+0x60>)
 80627ca:	781b      	ldrb	r3, [r3, #0]
 80627cc:	3b30      	subs	r3, #48	; 0x30
 80627ce:	60fb      	str	r3, [r7, #12]
		 switch (val) {
 80627d0:	68fb      	ldr	r3, [r7, #12]
 80627d2:	2b00      	cmp	r3, #0
 80627d4:	d003      	beq.n	80627de <HAL_UART_RxCpltCallback+0x26>
 80627d6:	68fb      	ldr	r3, [r7, #12]
 80627d8:	2b01      	cmp	r3, #1
 80627da:	d006      	beq.n	80627ea <HAL_UART_RxCpltCallback+0x32>
 80627dc:	e00e      	b.n	80627fc <HAL_UART_RxCpltCallback+0x44>
		 case 0:
			 osSemaphoreRelease(rxThreadSemHandle);
 80627de:	4b0f      	ldr	r3, [pc, #60]	; (806281c <HAL_UART_RxCpltCallback+0x64>)
 80627e0:	681b      	ldr	r3, [r3, #0]
 80627e2:	4618      	mov	r0, r3
 80627e4:	f00c f83e 	bl	806e864 <osSemaphoreRelease>
			 break;
 80627e8:	e00f      	b.n	806280a <HAL_UART_RxCpltCallback+0x52>
		 case 1:
			 status = osSemaphoreRelease(txThreadSemHandle);
 80627ea:	4b0d      	ldr	r3, [pc, #52]	; (8062820 <HAL_UART_RxCpltCallback+0x68>)
 80627ec:	681b      	ldr	r3, [r3, #0]
 80627ee:	4618      	mov	r0, r3
 80627f0:	f00c f838 	bl	806e864 <osSemaphoreRelease>
 80627f4:	4603      	mov	r3, r0
 80627f6:	4a0b      	ldr	r2, [pc, #44]	; (8062824 <HAL_UART_RxCpltCallback+0x6c>)
 80627f8:	6013      	str	r3, [r2, #0]
			 break;
 80627fa:	e006      	b.n	806280a <HAL_UART_RxCpltCallback+0x52>
		 default:
			 // printf("[ERROR]: Op not allowed: %d\n", val);
			 HAL_UART_Receive_IT(&huart2, (uint8_t *)&notification_buffer, 1);
 80627fc:	2201      	movs	r2, #1
 80627fe:	4906      	ldr	r1, [pc, #24]	; (8062818 <HAL_UART_RxCpltCallback+0x60>)
 8062800:	4804      	ldr	r0, [pc, #16]	; (8062814 <HAL_UART_RxCpltCallback+0x5c>)
 8062802:	f007 f91b 	bl	8069a3c <HAL_UART_Receive_IT>
			 break;
 8062806:	e000      	b.n	806280a <HAL_UART_RxCpltCallback+0x52>
		 };
 8062808:	bf00      	nop

     }
}
 806280a:	bf00      	nop
 806280c:	3710      	adds	r7, #16
 806280e:	46bd      	mov	sp, r7
 8062810:	bd80      	pop	{r7, pc}
 8062812:	bf00      	nop
 8062814:	2000582c 	.word	0x2000582c
 8062818:	20004e30 	.word	0x20004e30
 806281c:	20005228 	.word	0x20005228
 8062820:	20005478 	.word	0x20005478
 8062824:	200056bc 	.word	0x200056bc

08062828 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8062828:	b580      	push	{r7, lr}
 806282a:	b08c      	sub	sp, #48	; 0x30
 806282c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 806282e:	f107 031c 	add.w	r3, r7, #28
 8062832:	2200      	movs	r2, #0
 8062834:	601a      	str	r2, [r3, #0]
 8062836:	605a      	str	r2, [r3, #4]
 8062838:	609a      	str	r2, [r3, #8]
 806283a:	60da      	str	r2, [r3, #12]
 806283c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 806283e:	2300      	movs	r3, #0
 8062840:	61bb      	str	r3, [r7, #24]
 8062842:	4ba5      	ldr	r3, [pc, #660]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8062846:	4aa4      	ldr	r2, [pc, #656]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062848:	f043 0310 	orr.w	r3, r3, #16
 806284c:	6313      	str	r3, [r2, #48]	; 0x30
 806284e:	4ba2      	ldr	r3, [pc, #648]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8062852:	f003 0310 	and.w	r3, r3, #16
 8062856:	61bb      	str	r3, [r7, #24]
 8062858:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 806285a:	2300      	movs	r3, #0
 806285c:	617b      	str	r3, [r7, #20]
 806285e:	4b9e      	ldr	r3, [pc, #632]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8062862:	4a9d      	ldr	r2, [pc, #628]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062864:	f043 0304 	orr.w	r3, r3, #4
 8062868:	6313      	str	r3, [r2, #48]	; 0x30
 806286a:	4b9b      	ldr	r3, [pc, #620]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 806286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806286e:	f003 0304 	and.w	r3, r3, #4
 8062872:	617b      	str	r3, [r7, #20]
 8062874:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8062876:	2300      	movs	r3, #0
 8062878:	613b      	str	r3, [r7, #16]
 806287a:	4b97      	ldr	r3, [pc, #604]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 806287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806287e:	4a96      	ldr	r2, [pc, #600]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062880:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8062884:	6313      	str	r3, [r2, #48]	; 0x30
 8062886:	4b94      	ldr	r3, [pc, #592]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806288a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 806288e:	613b      	str	r3, [r7, #16]
 8062890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8062892:	2300      	movs	r3, #0
 8062894:	60fb      	str	r3, [r7, #12]
 8062896:	4b90      	ldr	r3, [pc, #576]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 8062898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806289a:	4a8f      	ldr	r2, [pc, #572]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 806289c:	f043 0301 	orr.w	r3, r3, #1
 80628a0:	6313      	str	r3, [r2, #48]	; 0x30
 80628a2:	4b8d      	ldr	r3, [pc, #564]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80628a6:	f003 0301 	and.w	r3, r3, #1
 80628aa:	60fb      	str	r3, [r7, #12]
 80628ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80628ae:	2300      	movs	r3, #0
 80628b0:	60bb      	str	r3, [r7, #8]
 80628b2:	4b89      	ldr	r3, [pc, #548]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80628b6:	4a88      	ldr	r2, [pc, #544]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628b8:	f043 0302 	orr.w	r3, r3, #2
 80628bc:	6313      	str	r3, [r2, #48]	; 0x30
 80628be:	4b86      	ldr	r3, [pc, #536]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80628c2:	f003 0302 	and.w	r3, r3, #2
 80628c6:	60bb      	str	r3, [r7, #8]
 80628c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80628ca:	2300      	movs	r3, #0
 80628cc:	607b      	str	r3, [r7, #4]
 80628ce:	4b82      	ldr	r3, [pc, #520]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80628d2:	4a81      	ldr	r2, [pc, #516]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628d4:	f043 0308 	orr.w	r3, r3, #8
 80628d8:	6313      	str	r3, [r2, #48]	; 0x30
 80628da:	4b7f      	ldr	r3, [pc, #508]	; (8062ad8 <MX_GPIO_Init+0x2b0>)
 80628dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80628de:	f003 0308 	and.w	r3, r3, #8
 80628e2:	607b      	str	r3, [r7, #4]
 80628e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80628e6:	2200      	movs	r2, #0
 80628e8:	2108      	movs	r1, #8
 80628ea:	487c      	ldr	r0, [pc, #496]	; (8062adc <MX_GPIO_Init+0x2b4>)
 80628ec:	f003 f86a 	bl	80659c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80628f0:	2201      	movs	r2, #1
 80628f2:	2101      	movs	r1, #1
 80628f4:	487a      	ldr	r0, [pc, #488]	; (8062ae0 <MX_GPIO_Init+0x2b8>)
 80628f6:	f003 f865 	bl	80659c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80628fa:	2200      	movs	r2, #0
 80628fc:	2102      	movs	r1, #2
 80628fe:	4879      	ldr	r0, [pc, #484]	; (8062ae4 <MX_GPIO_Init+0x2bc>)
 8062900:	f003 f860 	bl	80659c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8062904:	2200      	movs	r2, #0
 8062906:	f24f 0110 	movw	r1, #61456	; 0xf010
 806290a:	4877      	ldr	r0, [pc, #476]	; (8062ae8 <MX_GPIO_Init+0x2c0>)
 806290c:	f003 f85a 	bl	80659c4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BootPin_GPIO_Port, BootPin_Pin, GPIO_PIN_RESET);
 8062910:	2200      	movs	r2, #0
 8062912:	f44f 7180 	mov.w	r1, #256	; 0x100
 8062916:	4875      	ldr	r0, [pc, #468]	; (8062aec <MX_GPIO_Init+0x2c4>)
 8062918:	f003 f854 	bl	80659c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 806291c:	2304      	movs	r3, #4
 806291e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8062920:	2300      	movs	r3, #0
 8062922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062924:	2300      	movs	r3, #0
 8062926:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8062928:	f107 031c 	add.w	r3, r7, #28
 806292c:	4619      	mov	r1, r3
 806292e:	486b      	ldr	r0, [pc, #428]	; (8062adc <MX_GPIO_Init+0x2b4>)
 8062930:	f002 fdac 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8062934:	2308      	movs	r3, #8
 8062936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8062938:	2301      	movs	r3, #1
 806293a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 806293c:	2300      	movs	r3, #0
 806293e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062940:	2300      	movs	r3, #0
 8062942:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8062944:	f107 031c 	add.w	r3, r7, #28
 8062948:	4619      	mov	r1, r3
 806294a:	4864      	ldr	r0, [pc, #400]	; (8062adc <MX_GPIO_Init+0x2b4>)
 806294c:	f002 fd9e 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8062950:	2330      	movs	r3, #48	; 0x30
 8062952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8062954:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8062958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 806295a:	2300      	movs	r3, #0
 806295c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 806295e:	f107 031c 	add.w	r3, r7, #28
 8062962:	4619      	mov	r1, r3
 8062964:	485d      	ldr	r0, [pc, #372]	; (8062adc <MX_GPIO_Init+0x2b4>)
 8062966:	f002 fd91 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 806296a:	2301      	movs	r3, #1
 806296c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 806296e:	2301      	movs	r3, #1
 8062970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062972:	2300      	movs	r3, #0
 8062974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062976:	2300      	movs	r3, #0
 8062978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 806297a:	f107 031c 	add.w	r3, r7, #28
 806297e:	4619      	mov	r1, r3
 8062980:	4857      	ldr	r0, [pc, #348]	; (8062ae0 <MX_GPIO_Init+0x2b8>)
 8062982:	f002 fd83 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8062986:	2308      	movs	r3, #8
 8062988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 806298a:	2302      	movs	r3, #2
 806298c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 806298e:	2300      	movs	r3, #0
 8062990:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062992:	2300      	movs	r3, #0
 8062994:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8062996:	2305      	movs	r3, #5
 8062998:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 806299a:	f107 031c 	add.w	r3, r7, #28
 806299e:	4619      	mov	r1, r3
 80629a0:	484f      	ldr	r0, [pc, #316]	; (8062ae0 <MX_GPIO_Init+0x2b8>)
 80629a2:	f002 fd73 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80629a6:	2301      	movs	r3, #1
 80629a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80629aa:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80629ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80629b0:	2300      	movs	r3, #0
 80629b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80629b4:	f107 031c 	add.w	r3, r7, #28
 80629b8:	4619      	mov	r1, r3
 80629ba:	484c      	ldr	r0, [pc, #304]	; (8062aec <MX_GPIO_Init+0x2c4>)
 80629bc:	f002 fd66 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80629c0:	2310      	movs	r3, #16
 80629c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80629c4:	2302      	movs	r3, #2
 80629c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80629c8:	2300      	movs	r3, #0
 80629ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80629cc:	2300      	movs	r3, #0
 80629ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80629d0:	2306      	movs	r3, #6
 80629d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80629d4:	f107 031c 	add.w	r3, r7, #28
 80629d8:	4619      	mov	r1, r3
 80629da:	4844      	ldr	r0, [pc, #272]	; (8062aec <MX_GPIO_Init+0x2c4>)
 80629dc:	f002 fd56 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80629e0:	2302      	movs	r3, #2
 80629e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80629e4:	2301      	movs	r3, #1
 80629e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80629e8:	2300      	movs	r3, #0
 80629ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80629ec:	2300      	movs	r3, #0
 80629ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80629f0:	f107 031c 	add.w	r3, r7, #28
 80629f4:	4619      	mov	r1, r3
 80629f6:	483b      	ldr	r0, [pc, #236]	; (8062ae4 <MX_GPIO_Init+0x2bc>)
 80629f8:	f002 fd48 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80629fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8062a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8062a02:	2302      	movs	r3, #2
 8062a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062a06:	2300      	movs	r3, #0
 8062a08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062a0a:	2300      	movs	r3, #0
 8062a0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8062a0e:	2305      	movs	r3, #5
 8062a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8062a12:	f107 031c 	add.w	r3, r7, #28
 8062a16:	4619      	mov	r1, r3
 8062a18:	4832      	ldr	r0, [pc, #200]	; (8062ae4 <MX_GPIO_Init+0x2bc>)
 8062a1a:	f002 fd37 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8062a1e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8062a22:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8062a24:	2301      	movs	r3, #1
 8062a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062a28:	2300      	movs	r3, #0
 8062a2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062a2c:	2300      	movs	r3, #0
 8062a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8062a30:	f107 031c 	add.w	r3, r7, #28
 8062a34:	4619      	mov	r1, r3
 8062a36:	482c      	ldr	r0, [pc, #176]	; (8062ae8 <MX_GPIO_Init+0x2c0>)
 8062a38:	f002 fd28 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8062a3c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8062a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8062a42:	2302      	movs	r3, #2
 8062a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062a46:	2300      	movs	r3, #0
 8062a48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062a4a:	2300      	movs	r3, #0
 8062a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8062a4e:	2306      	movs	r3, #6
 8062a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8062a52:	f107 031c 	add.w	r3, r7, #28
 8062a56:	4619      	mov	r1, r3
 8062a58:	4821      	ldr	r0, [pc, #132]	; (8062ae0 <MX_GPIO_Init+0x2b8>)
 8062a5a:	f002 fd17 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BootPin_Pin;
 8062a5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8062a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8062a64:	2301      	movs	r3, #1
 8062a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062a68:	2300      	movs	r3, #0
 8062a6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8062a6c:	2300      	movs	r3, #0
 8062a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BootPin_GPIO_Port, &GPIO_InitStruct);
 8062a70:	f107 031c 	add.w	r3, r7, #28
 8062a74:	4619      	mov	r1, r3
 8062a76:	481d      	ldr	r0, [pc, #116]	; (8062aec <MX_GPIO_Init+0x2c4>)
 8062a78:	f002 fd08 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8062a7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8062a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8062a82:	2300      	movs	r3, #0
 8062a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062a86:	2300      	movs	r3, #0
 8062a88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8062a8a:	f107 031c 	add.w	r3, r7, #28
 8062a8e:	4619      	mov	r1, r3
 8062a90:	4816      	ldr	r0, [pc, #88]	; (8062aec <MX_GPIO_Init+0x2c4>)
 8062a92:	f002 fcfb 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8062a96:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8062a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8062a9c:	2302      	movs	r3, #2
 8062a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062aa0:	2300      	movs	r3, #0
 8062aa2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8062aa4:	2303      	movs	r3, #3
 8062aa6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8062aa8:	230a      	movs	r3, #10
 8062aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8062aac:	f107 031c 	add.w	r3, r7, #28
 8062ab0:	4619      	mov	r1, r3
 8062ab2:	480e      	ldr	r0, [pc, #56]	; (8062aec <MX_GPIO_Init+0x2c4>)
 8062ab4:	f002 fcea 	bl	806548c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8062ab8:	2320      	movs	r3, #32
 8062aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8062abc:	2300      	movs	r3, #0
 8062abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062ac0:	2300      	movs	r3, #0
 8062ac2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8062ac4:	f107 031c 	add.w	r3, r7, #28
 8062ac8:	4619      	mov	r1, r3
 8062aca:	4807      	ldr	r0, [pc, #28]	; (8062ae8 <MX_GPIO_Init+0x2c0>)
 8062acc:	f002 fcde 	bl	806548c <HAL_GPIO_Init>

}
 8062ad0:	bf00      	nop
 8062ad2:	3730      	adds	r7, #48	; 0x30
 8062ad4:	46bd      	mov	sp, r7
 8062ad6:	bd80      	pop	{r7, pc}
 8062ad8:	40023800 	.word	0x40023800
 8062adc:	40021000 	.word	0x40021000
 8062ae0:	40020800 	.word	0x40020800
 8062ae4:	40020400 	.word	0x40020400
 8062ae8:	40020c00 	.word	0x40020c00
 8062aec:	40020000 	.word	0x40020000

08062af0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8062af0:	b580      	push	{r7, lr}
 8062af2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8062af4:	4b12      	ldr	r3, [pc, #72]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062af6:	4a13      	ldr	r2, [pc, #76]	; (8062b44 <MX_I2C1_Init+0x54>)
 8062af8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8062afa:	4b11      	ldr	r3, [pc, #68]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062afc:	4a12      	ldr	r2, [pc, #72]	; (8062b48 <MX_I2C1_Init+0x58>)
 8062afe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8062b00:	4b0f      	ldr	r3, [pc, #60]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b02:	2200      	movs	r2, #0
 8062b04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8062b06:	4b0e      	ldr	r3, [pc, #56]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b08:	2200      	movs	r2, #0
 8062b0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8062b0c:	4b0c      	ldr	r3, [pc, #48]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8062b12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8062b14:	4b0a      	ldr	r3, [pc, #40]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b16:	2200      	movs	r2, #0
 8062b18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8062b1a:	4b09      	ldr	r3, [pc, #36]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b1c:	2200      	movs	r2, #0
 8062b1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8062b20:	4b07      	ldr	r3, [pc, #28]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b22:	2200      	movs	r2, #0
 8062b24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8062b26:	4b06      	ldr	r3, [pc, #24]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b28:	2200      	movs	r2, #0
 8062b2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8062b2c:	4804      	ldr	r0, [pc, #16]	; (8062b40 <MX_I2C1_Init+0x50>)
 8062b2e:	f002 ffa3 	bl	8065a78 <HAL_I2C_Init>
 8062b32:	4603      	mov	r3, r0
 8062b34:	2b00      	cmp	r3, #0
 8062b36:	d001      	beq.n	8062b3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8062b38:	f000 f9e4 	bl	8062f04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8062b3c:	bf00      	nop
 8062b3e:	bd80      	pop	{r7, pc}
 8062b40:	200056c0 	.word	0x200056c0
 8062b44:	40005400 	.word	0x40005400
 8062b48:	000186a0 	.word	0x000186a0

08062b4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8062b4c:	b580      	push	{r7, lr}
 8062b4e:	b08a      	sub	sp, #40	; 0x28
 8062b50:	af00      	add	r7, sp, #0
 8062b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8062b54:	f107 0314 	add.w	r3, r7, #20
 8062b58:	2200      	movs	r2, #0
 8062b5a:	601a      	str	r2, [r3, #0]
 8062b5c:	605a      	str	r2, [r3, #4]
 8062b5e:	609a      	str	r2, [r3, #8]
 8062b60:	60da      	str	r2, [r3, #12]
 8062b62:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8062b64:	687b      	ldr	r3, [r7, #4]
 8062b66:	681b      	ldr	r3, [r3, #0]
 8062b68:	4a19      	ldr	r2, [pc, #100]	; (8062bd0 <HAL_I2C_MspInit+0x84>)
 8062b6a:	4293      	cmp	r3, r2
 8062b6c:	d12c      	bne.n	8062bc8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8062b6e:	2300      	movs	r3, #0
 8062b70:	613b      	str	r3, [r7, #16]
 8062b72:	4b18      	ldr	r3, [pc, #96]	; (8062bd4 <HAL_I2C_MspInit+0x88>)
 8062b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8062b76:	4a17      	ldr	r2, [pc, #92]	; (8062bd4 <HAL_I2C_MspInit+0x88>)
 8062b78:	f043 0302 	orr.w	r3, r3, #2
 8062b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8062b7e:	4b15      	ldr	r3, [pc, #84]	; (8062bd4 <HAL_I2C_MspInit+0x88>)
 8062b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8062b82:	f003 0302 	and.w	r3, r3, #2
 8062b86:	613b      	str	r3, [r7, #16]
 8062b88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8062b8a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8062b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8062b90:	2312      	movs	r3, #18
 8062b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8062b94:	2300      	movs	r3, #0
 8062b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8062b98:	2303      	movs	r3, #3
 8062b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8062b9c:	2304      	movs	r3, #4
 8062b9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8062ba0:	f107 0314 	add.w	r3, r7, #20
 8062ba4:	4619      	mov	r1, r3
 8062ba6:	480c      	ldr	r0, [pc, #48]	; (8062bd8 <HAL_I2C_MspInit+0x8c>)
 8062ba8:	f002 fc70 	bl	806548c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8062bac:	2300      	movs	r3, #0
 8062bae:	60fb      	str	r3, [r7, #12]
 8062bb0:	4b08      	ldr	r3, [pc, #32]	; (8062bd4 <HAL_I2C_MspInit+0x88>)
 8062bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8062bb4:	4a07      	ldr	r2, [pc, #28]	; (8062bd4 <HAL_I2C_MspInit+0x88>)
 8062bb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8062bba:	6413      	str	r3, [r2, #64]	; 0x40
 8062bbc:	4b05      	ldr	r3, [pc, #20]	; (8062bd4 <HAL_I2C_MspInit+0x88>)
 8062bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8062bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8062bc4:	60fb      	str	r3, [r7, #12]
 8062bc6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8062bc8:	bf00      	nop
 8062bca:	3728      	adds	r7, #40	; 0x28
 8062bcc:	46bd      	mov	sp, r7
 8062bce:	bd80      	pop	{r7, pc}
 8062bd0:	40005400 	.word	0x40005400
 8062bd4:	40023800 	.word	0x40023800
 8062bd8:	40020400 	.word	0x40020400

08062bdc <I2C_WriteBuffer>:
  /* USER CODE END I2C1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int I2C_WriteBuffer(uint8_t I2C_ADDRESS, uint8_t *aTxBuffer, uint8_t TXBUFFERSIZE) {
 8062bdc:	b580      	push	{r7, lr}
 8062bde:	b084      	sub	sp, #16
 8062be0:	af02      	add	r7, sp, #8
 8062be2:	4603      	mov	r3, r0
 8062be4:	6039      	str	r1, [r7, #0]
 8062be6:	71fb      	strb	r3, [r7, #7]
 8062be8:	4613      	mov	r3, r2
 8062bea:	71bb      	strb	r3, [r7, #6]
    while(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)I2C_ADDRESS<<1, (uint8_t*)aTxBuffer, (uint16_t)TXBUFFERSIZE, (uint32_t)1000)!= HAL_OK){
 8062bec:	e007      	b.n	8062bfe <I2C_WriteBuffer+0x22>
        if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF){
 8062bee:	4812      	ldr	r0, [pc, #72]	; (8062c38 <I2C_WriteBuffer+0x5c>)
 8062bf0:	f003 ff78 	bl	8066ae4 <HAL_I2C_GetError>
 8062bf4:	4603      	mov	r3, r0
 8062bf6:	2b04      	cmp	r3, #4
 8062bf8:	d001      	beq.n	8062bfe <I2C_WriteBuffer+0x22>
            // _Error_Handler(__FILE__, aTxBuffer[0]);
        	return 1;
 8062bfa:	2301      	movs	r3, #1
 8062bfc:	e017      	b.n	8062c2e <I2C_WriteBuffer+0x52>
    while(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)I2C_ADDRESS<<1, (uint8_t*)aTxBuffer, (uint16_t)TXBUFFERSIZE, (uint32_t)1000)!= HAL_OK){
 8062bfe:	79fb      	ldrb	r3, [r7, #7]
 8062c00:	b29b      	uxth	r3, r3
 8062c02:	005b      	lsls	r3, r3, #1
 8062c04:	b299      	uxth	r1, r3
 8062c06:	79bb      	ldrb	r3, [r7, #6]
 8062c08:	b29b      	uxth	r3, r3
 8062c0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8062c0e:	9200      	str	r2, [sp, #0]
 8062c10:	683a      	ldr	r2, [r7, #0]
 8062c12:	4809      	ldr	r0, [pc, #36]	; (8062c38 <I2C_WriteBuffer+0x5c>)
 8062c14:	f003 f8fc 	bl	8065e10 <HAL_I2C_Master_Transmit>
 8062c18:	4603      	mov	r3, r0
 8062c1a:	2b00      	cmp	r3, #0
 8062c1c:	d1e7      	bne.n	8062bee <I2C_WriteBuffer+0x12>
        }

    }

      while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8062c1e:	bf00      	nop
 8062c20:	4805      	ldr	r0, [pc, #20]	; (8062c38 <I2C_WriteBuffer+0x5c>)
 8062c22:	f003 ff51 	bl	8066ac8 <HAL_I2C_GetState>
 8062c26:	4603      	mov	r3, r0
 8062c28:	2b20      	cmp	r3, #32
 8062c2a:	d1f9      	bne.n	8062c20 <I2C_WriteBuffer+0x44>

      return 0;
 8062c2c:	2300      	movs	r3, #0
}
 8062c2e:	4618      	mov	r0, r3
 8062c30:	3708      	adds	r7, #8
 8062c32:	46bd      	mov	sp, r7
 8062c34:	bd80      	pop	{r7, pc}
 8062c36:	bf00      	nop
 8062c38:	200056c0 	.word	0x200056c0

08062c3c <I2C_ReadBuffer>:

int I2C_ReadBuffer(uint8_t I2C_ADDRESS, uint8_t RegAddr, uint8_t *aRxBuffer, uint8_t RXBUFFERSIZE){
 8062c3c:	b580      	push	{r7, lr}
 8062c3e:	b084      	sub	sp, #16
 8062c40:	af02      	add	r7, sp, #8
 8062c42:	603a      	str	r2, [r7, #0]
 8062c44:	461a      	mov	r2, r3
 8062c46:	4603      	mov	r3, r0
 8062c48:	71fb      	strb	r3, [r7, #7]
 8062c4a:	460b      	mov	r3, r1
 8062c4c:	71bb      	strb	r3, [r7, #6]
 8062c4e:	4613      	mov	r3, r2
 8062c50:	717b      	strb	r3, [r7, #5]

    I2C_WriteBuffer(I2C_ADDRESS, &RegAddr, 1);
 8062c52:	1db9      	adds	r1, r7, #6
 8062c54:	79fb      	ldrb	r3, [r7, #7]
 8062c56:	2201      	movs	r2, #1
 8062c58:	4618      	mov	r0, r3
 8062c5a:	f7ff ffbf 	bl	8062bdc <I2C_WriteBuffer>

    while(HAL_I2C_Master_Receive(&hi2c1, (uint16_t)I2C_ADDRESS<<1, aRxBuffer, (uint16_t)RXBUFFERSIZE, (uint32_t)1000) != HAL_OK){
 8062c5e:	e007      	b.n	8062c70 <I2C_ReadBuffer+0x34>
        if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF){
 8062c60:	4811      	ldr	r0, [pc, #68]	; (8062ca8 <I2C_ReadBuffer+0x6c>)
 8062c62:	f003 ff3f 	bl	8066ae4 <HAL_I2C_GetError>
 8062c66:	4603      	mov	r3, r0
 8062c68:	2b04      	cmp	r3, #4
 8062c6a:	d001      	beq.n	8062c70 <I2C_ReadBuffer+0x34>
            // _Error_Handler(__FILE__, __LINE__);
        	return 1;
 8062c6c:	2301      	movs	r3, #1
 8062c6e:	e017      	b.n	8062ca0 <I2C_ReadBuffer+0x64>
    while(HAL_I2C_Master_Receive(&hi2c1, (uint16_t)I2C_ADDRESS<<1, aRxBuffer, (uint16_t)RXBUFFERSIZE, (uint32_t)1000) != HAL_OK){
 8062c70:	79fb      	ldrb	r3, [r7, #7]
 8062c72:	b29b      	uxth	r3, r3
 8062c74:	005b      	lsls	r3, r3, #1
 8062c76:	b299      	uxth	r1, r3
 8062c78:	797b      	ldrb	r3, [r7, #5]
 8062c7a:	b29b      	uxth	r3, r3
 8062c7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8062c80:	9200      	str	r2, [sp, #0]
 8062c82:	683a      	ldr	r2, [r7, #0]
 8062c84:	4808      	ldr	r0, [pc, #32]	; (8062ca8 <I2C_ReadBuffer+0x6c>)
 8062c86:	f003 f9c1 	bl	806600c <HAL_I2C_Master_Receive>
 8062c8a:	4603      	mov	r3, r0
 8062c8c:	2b00      	cmp	r3, #0
 8062c8e:	d1e7      	bne.n	8062c60 <I2C_ReadBuffer+0x24>
        }
    }

    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8062c90:	bf00      	nop
 8062c92:	4805      	ldr	r0, [pc, #20]	; (8062ca8 <I2C_ReadBuffer+0x6c>)
 8062c94:	f003 ff18 	bl	8066ac8 <HAL_I2C_GetState>
 8062c98:	4603      	mov	r3, r0
 8062c9a:	2b20      	cmp	r3, #32
 8062c9c:	d1f9      	bne.n	8062c92 <I2C_ReadBuffer+0x56>

    return 0;
 8062c9e:	2300      	movs	r3, #0
}
 8062ca0:	4618      	mov	r0, r3
 8062ca2:	3708      	adds	r7, #8
 8062ca4:	46bd      	mov	sp, r7
 8062ca6:	bd80      	pop	{r7, pc}
 8062ca8:	200056c0 	.word	0x200056c0

08062cac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8062cac:	b580      	push	{r7, lr}
 8062cae:	b082      	sub	sp, #8
 8062cb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8062cb2:	f000 fdc1 	bl	8063838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8062cb6:	f000 f8a9 	bl	8062e0c <SystemClock_Config>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8062cba:	b672      	cpsid	i
}
 8062cbc:	bf00      	nop

  /* USER CODE BEGIN SysInit */
  __disable_irq();
  SCB->VTOR = (FLASH_BASE | 0x60000U);
 8062cbe:	4b46      	ldr	r3, [pc, #280]	; (8062dd8 <main+0x12c>)
 8062cc0:	4a46      	ldr	r2, [pc, #280]	; (8062ddc <main+0x130>)
 8062cc2:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8062cc4:	b662      	cpsie	i
}
 8062cc6:	bf00      	nop
  __enable_irq();
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8062cc8:	f7ff fdae 	bl	8062828 <MX_GPIO_Init>
  MX_I2C1_Init();
 8062ccc:	f7ff ff10 	bl	8062af0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8062cd0:	f000 fa08 	bl	80630e4 <MX_SPI1_Init>
  MX_FATFS_Init();
 8062cd4:	f007 fddc 	bl	806a890 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8062cd8:	f000 fcb6 	bl	8063648 <MX_USART2_UART_Init>
  MX_DMA_Init();
 8062cdc:	f7ff f8e4 	bl	8061ea8 <MX_DMA_Init>
  MX_ADC1_Init();
 8062ce0:	f7fe fade 	bl	80612a0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8062ce4:	f000 fc86 	bl	80635f4 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8062ce8:	f000 f9aa 	bl	8063040 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  // delay needed for sd to stabilize as well as to make the upload
  // of new firmware possible (boot related issue);
  HAL_Delay(2000);
 8062cec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8062cf0:	f000 fde4 	bl	80638bc <HAL_Delay>

  int initStatus = -1;
 8062cf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062cf8:	607b      	str	r3, [r7, #4]

  initStatus = MPU6050_Init();
 8062cfa:	f000 f913 	bl	8062f24 <MPU6050_Init>
 8062cfe:	6078      	str	r0, [r7, #4]
  myprintf("[INFO]: acc, gyro initialisation status: %d\n", initStatus);
 8062d00:	687a      	ldr	r2, [r7, #4]
 8062d02:	4937      	ldr	r1, [pc, #220]	; (8062de0 <main+0x134>)
 8062d04:	4837      	ldr	r0, [pc, #220]	; (8062de4 <main+0x138>)
 8062d06:	f010 fbf7 	bl	80734f8 <siprintf>
 8062d0a:	4836      	ldr	r0, [pc, #216]	; (8062de4 <main+0x138>)
 8062d0c:	f7fd fa72 	bl	80601f4 <strlen>
 8062d10:	4603      	mov	r3, r0
 8062d12:	b29a      	uxth	r2, r3
 8062d14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062d18:	4932      	ldr	r1, [pc, #200]	; (8062de4 <main+0x138>)
 8062d1a:	4833      	ldr	r0, [pc, #204]	; (8062de8 <main+0x13c>)
 8062d1c:	f006 fd5a 	bl	80697d4 <HAL_UART_Transmit>

  bmp280_init_default_params(&bmp280.params);
 8062d20:	4832      	ldr	r0, [pc, #200]	; (8062dec <main+0x140>)
 8062d22:	f7fe fb8d 	bl	8061440 <bmp280_init_default_params>
  bmp280.addr = BMP280_I2C_ADDRESS_0;
 8062d26:	4b32      	ldr	r3, [pc, #200]	; (8062df0 <main+0x144>)
 8062d28:	2276      	movs	r2, #118	; 0x76
 8062d2a:	849a      	strh	r2, [r3, #36]	; 0x24
  bmp280.i2c = &hi2c1;
 8062d2c:	4b30      	ldr	r3, [pc, #192]	; (8062df0 <main+0x144>)
 8062d2e:	4a31      	ldr	r2, [pc, #196]	; (8062df4 <main+0x148>)
 8062d30:	629a      	str	r2, [r3, #40]	; 0x28

  while (!bmp280_init(&bmp280, &bmp280.params)) {
 8062d32:	e012      	b.n	8062d5a <main+0xae>
      	myprintf("[ERROR]: bmp280 init failed\n");
 8062d34:	4930      	ldr	r1, [pc, #192]	; (8062df8 <main+0x14c>)
 8062d36:	482b      	ldr	r0, [pc, #172]	; (8062de4 <main+0x138>)
 8062d38:	f010 fbde 	bl	80734f8 <siprintf>
 8062d3c:	4829      	ldr	r0, [pc, #164]	; (8062de4 <main+0x138>)
 8062d3e:	f7fd fa59 	bl	80601f4 <strlen>
 8062d42:	4603      	mov	r3, r0
 8062d44:	b29a      	uxth	r2, r3
 8062d46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062d4a:	4926      	ldr	r1, [pc, #152]	; (8062de4 <main+0x138>)
 8062d4c:	4826      	ldr	r0, [pc, #152]	; (8062de8 <main+0x13c>)
 8062d4e:	f006 fd41 	bl	80697d4 <HAL_UART_Transmit>
      	HAL_Delay(2000);
 8062d52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8062d56:	f000 fdb1 	bl	80638bc <HAL_Delay>
  while (!bmp280_init(&bmp280, &bmp280.params)) {
 8062d5a:	4924      	ldr	r1, [pc, #144]	; (8062dec <main+0x140>)
 8062d5c:	4824      	ldr	r0, [pc, #144]	; (8062df0 <main+0x144>)
 8062d5e:	f7fe fce9 	bl	8061734 <bmp280_init>
 8062d62:	4603      	mov	r3, r0
 8062d64:	f083 0301 	eor.w	r3, r3, #1
 8062d68:	b2db      	uxtb	r3, r3
 8062d6a:	2b00      	cmp	r3, #0
 8062d6c:	d1e2      	bne.n	8062d34 <main+0x88>
  }

  myprintf("bmp280 initialized\n");
 8062d6e:	4923      	ldr	r1, [pc, #140]	; (8062dfc <main+0x150>)
 8062d70:	481c      	ldr	r0, [pc, #112]	; (8062de4 <main+0x138>)
 8062d72:	f010 fbc1 	bl	80734f8 <siprintf>
 8062d76:	481b      	ldr	r0, [pc, #108]	; (8062de4 <main+0x138>)
 8062d78:	f7fd fa3c 	bl	80601f4 <strlen>
 8062d7c:	4603      	mov	r3, r0
 8062d7e:	b29a      	uxth	r2, r3
 8062d80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062d84:	4917      	ldr	r1, [pc, #92]	; (8062de4 <main+0x138>)
 8062d86:	4818      	ldr	r0, [pc, #96]	; (8062de8 <main+0x13c>)
 8062d88:	f006 fd24 	bl	80697d4 <HAL_UART_Transmit>

  while (TEMT6000_Init(&hadc1) != TEMT6000_OK) {
 8062d8c:	e012      	b.n	8062db4 <main+0x108>
	  myprintf("[ERROR]: temt6000 init failed\n");
 8062d8e:	491c      	ldr	r1, [pc, #112]	; (8062e00 <main+0x154>)
 8062d90:	4814      	ldr	r0, [pc, #80]	; (8062de4 <main+0x138>)
 8062d92:	f010 fbb1 	bl	80734f8 <siprintf>
 8062d96:	4813      	ldr	r0, [pc, #76]	; (8062de4 <main+0x138>)
 8062d98:	f7fd fa2c 	bl	80601f4 <strlen>
 8062d9c:	4603      	mov	r3, r0
 8062d9e:	b29a      	uxth	r2, r3
 8062da0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8062da4:	490f      	ldr	r1, [pc, #60]	; (8062de4 <main+0x138>)
 8062da6:	4810      	ldr	r0, [pc, #64]	; (8062de8 <main+0x13c>)
 8062da8:	f006 fd14 	bl	80697d4 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 8062dac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8062db0:	f000 fd84 	bl	80638bc <HAL_Delay>
  while (TEMT6000_Init(&hadc1) != TEMT6000_OK) {
 8062db4:	4813      	ldr	r0, [pc, #76]	; (8062e04 <main+0x158>)
 8062db6:	f000 fbb3 	bl	8063520 <TEMT6000_Init>
 8062dba:	4603      	mov	r3, r0
 8062dbc:	2b00      	cmp	r3, #0
 8062dbe:	d1e6      	bne.n	8062d8e <main+0xe2>
  }

  // run in the background receive from uart
  // in order to implment possibility to wake up
  HAL_UART_Receive_IT(&huart2, (uint8_t *)notification_buffer, 1);
 8062dc0:	2201      	movs	r2, #1
 8062dc2:	4911      	ldr	r1, [pc, #68]	; (8062e08 <main+0x15c>)
 8062dc4:	4808      	ldr	r0, [pc, #32]	; (8062de8 <main+0x13c>)
 8062dc6:	f006 fe39 	bl	8069a3c <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8062dca:	f00b f87d 	bl	806dec8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8062dce:	f7ff f88b 	bl	8061ee8 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8062dd2:	f00b f89d 	bl	806df10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8062dd6:	e7fe      	b.n	8062dd6 <main+0x12a>
 8062dd8:	e000ed00 	.word	0xe000ed00
 8062ddc:	08060000 	.word	0x08060000
 8062de0:	08077000 	.word	0x08077000
 8062de4:	2000031c 	.word	0x2000031c
 8062de8:	2000582c 	.word	0x2000582c
 8062dec:	20004f40 	.word	0x20004f40
 8062df0:	20004f14 	.word	0x20004f14
 8062df4:	200056c0 	.word	0x200056c0
 8062df8:	08077030 	.word	0x08077030
 8062dfc:	08077050 	.word	0x08077050
 8062e00:	08077064 	.word	0x08077064
 8062e04:	20004f48 	.word	0x20004f48
 8062e08:	20004e30 	.word	0x20004e30

08062e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8062e0c:	b580      	push	{r7, lr}
 8062e0e:	b094      	sub	sp, #80	; 0x50
 8062e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8062e12:	f107 0320 	add.w	r3, r7, #32
 8062e16:	2230      	movs	r2, #48	; 0x30
 8062e18:	2100      	movs	r1, #0
 8062e1a:	4618      	mov	r0, r3
 8062e1c:	f00f fc0f 	bl	807263e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8062e20:	f107 030c 	add.w	r3, r7, #12
 8062e24:	2200      	movs	r2, #0
 8062e26:	601a      	str	r2, [r3, #0]
 8062e28:	605a      	str	r2, [r3, #4]
 8062e2a:	609a      	str	r2, [r3, #8]
 8062e2c:	60da      	str	r2, [r3, #12]
 8062e2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8062e30:	2300      	movs	r3, #0
 8062e32:	60bb      	str	r3, [r7, #8]
 8062e34:	4b28      	ldr	r3, [pc, #160]	; (8062ed8 <SystemClock_Config+0xcc>)
 8062e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8062e38:	4a27      	ldr	r2, [pc, #156]	; (8062ed8 <SystemClock_Config+0xcc>)
 8062e3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8062e3e:	6413      	str	r3, [r2, #64]	; 0x40
 8062e40:	4b25      	ldr	r3, [pc, #148]	; (8062ed8 <SystemClock_Config+0xcc>)
 8062e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8062e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8062e48:	60bb      	str	r3, [r7, #8]
 8062e4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8062e4c:	2300      	movs	r3, #0
 8062e4e:	607b      	str	r3, [r7, #4]
 8062e50:	4b22      	ldr	r3, [pc, #136]	; (8062edc <SystemClock_Config+0xd0>)
 8062e52:	681b      	ldr	r3, [r3, #0]
 8062e54:	4a21      	ldr	r2, [pc, #132]	; (8062edc <SystemClock_Config+0xd0>)
 8062e56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8062e5a:	6013      	str	r3, [r2, #0]
 8062e5c:	4b1f      	ldr	r3, [pc, #124]	; (8062edc <SystemClock_Config+0xd0>)
 8062e5e:	681b      	ldr	r3, [r3, #0]
 8062e60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8062e64:	607b      	str	r3, [r7, #4]
 8062e66:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8062e68:	2309      	movs	r3, #9
 8062e6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8062e6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8062e70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8062e72:	2301      	movs	r3, #1
 8062e74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8062e76:	2302      	movs	r3, #2
 8062e78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8062e7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8062e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8062e80:	2304      	movs	r3, #4
 8062e82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8062e84:	23c0      	movs	r3, #192	; 0xc0
 8062e86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8062e88:	2304      	movs	r3, #4
 8062e8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8062e8c:	2308      	movs	r3, #8
 8062e8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8062e90:	f107 0320 	add.w	r3, r7, #32
 8062e94:	4618      	mov	r0, r3
 8062e96:	f004 fb05 	bl	80674a4 <HAL_RCC_OscConfig>
 8062e9a:	4603      	mov	r3, r0
 8062e9c:	2b00      	cmp	r3, #0
 8062e9e:	d001      	beq.n	8062ea4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8062ea0:	f000 f830 	bl	8062f04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8062ea4:	230f      	movs	r3, #15
 8062ea6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8062ea8:	2302      	movs	r3, #2
 8062eaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8062eac:	2300      	movs	r3, #0
 8062eae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8062eb0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8062eb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8062eb6:	2300      	movs	r3, #0
 8062eb8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8062eba:	f107 030c 	add.w	r3, r7, #12
 8062ebe:	2103      	movs	r1, #3
 8062ec0:	4618      	mov	r0, r3
 8062ec2:	f004 fe17 	bl	8067af4 <HAL_RCC_ClockConfig>
 8062ec6:	4603      	mov	r3, r0
 8062ec8:	2b00      	cmp	r3, #0
 8062eca:	d001      	beq.n	8062ed0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8062ecc:	f000 f81a 	bl	8062f04 <Error_Handler>
  }
}
 8062ed0:	bf00      	nop
 8062ed2:	3750      	adds	r7, #80	; 0x50
 8062ed4:	46bd      	mov	sp, r7
 8062ed6:	bd80      	pop	{r7, pc}
 8062ed8:	40023800 	.word	0x40023800
 8062edc:	40007000 	.word	0x40007000

08062ee0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8062ee0:	b580      	push	{r7, lr}
 8062ee2:	b082      	sub	sp, #8
 8062ee4:	af00      	add	r7, sp, #0
 8062ee6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8062ee8:	687b      	ldr	r3, [r7, #4]
 8062eea:	681b      	ldr	r3, [r3, #0]
 8062eec:	4a04      	ldr	r2, [pc, #16]	; (8062f00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8062eee:	4293      	cmp	r3, r2
 8062ef0:	d101      	bne.n	8062ef6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8062ef2:	f000 fcc3 	bl	806387c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8062ef6:	bf00      	nop
 8062ef8:	3708      	adds	r7, #8
 8062efa:	46bd      	mov	sp, r7
 8062efc:	bd80      	pop	{r7, pc}
 8062efe:	bf00      	nop
 8062f00:	40000c00 	.word	0x40000c00

08062f04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8062f04:	b480      	push	{r7}
 8062f06:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8062f08:	b672      	cpsid	i
}
 8062f0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8062f0c:	e7fe      	b.n	8062f0c <Error_Handler+0x8>

08062f0e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8062f0e:	b480      	push	{r7}
 8062f10:	b083      	sub	sp, #12
 8062f12:	af00      	add	r7, sp, #0
 8062f14:	6078      	str	r0, [r7, #4]
 8062f16:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8062f18:	bf00      	nop
 8062f1a:	370c      	adds	r7, #12
 8062f1c:	46bd      	mov	sp, r7
 8062f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8062f22:	4770      	bx	lr

08062f24 <MPU6050_Init>:
#include "mpu6050.h"
#include "i2c.h"
#include <stdio.h>

int MPU6050_Init(void){
 8062f24:	b580      	push	{r7, lr}
 8062f26:	b084      	sub	sp, #16
 8062f28:	af00      	add	r7, sp, #0

    uint8_t buffer[7];
    int res = 0;
 8062f2a:	2300      	movs	r3, #0
 8062f2c:	60fb      	str	r3, [r7, #12]

    buffer[0] = MPU6050_RA_PWR_MGMT_1;
 8062f2e:	236b      	movs	r3, #107	; 0x6b
 8062f30:	713b      	strb	r3, [r7, #4]
    buffer[1] = 0x00;
 8062f32:	2300      	movs	r3, #0
 8062f34:	717b      	strb	r3, [r7, #5]
    res = I2C_WriteBuffer(MPU6050_ADDRESS_AD0_LOW,buffer,2);
 8062f36:	1d3b      	adds	r3, r7, #4
 8062f38:	2202      	movs	r2, #2
 8062f3a:	4619      	mov	r1, r3
 8062f3c:	2068      	movs	r0, #104	; 0x68
 8062f3e:	f7ff fe4d 	bl	8062bdc <I2C_WriteBuffer>
 8062f42:	60f8      	str	r0, [r7, #12]
    if (res != 0) return res;
 8062f44:	68fb      	ldr	r3, [r7, #12]
 8062f46:	2b00      	cmp	r3, #0
 8062f48:	d001      	beq.n	8062f4e <MPU6050_Init+0x2a>
 8062f4a:	68fb      	ldr	r3, [r7, #12]
 8062f4c:	e01b      	b.n	8062f86 <MPU6050_Init+0x62>

    buffer[0] = MPU6050_RA_GYRO_CONFIG;
 8062f4e:	231b      	movs	r3, #27
 8062f50:	713b      	strb	r3, [r7, #4]
    buffer[1] = 0x8;
 8062f52:	2308      	movs	r3, #8
 8062f54:	717b      	strb	r3, [r7, #5]
    res = I2C_WriteBuffer(MPU6050_ADDRESS_AD0_LOW,buffer,2);
 8062f56:	1d3b      	adds	r3, r7, #4
 8062f58:	2202      	movs	r2, #2
 8062f5a:	4619      	mov	r1, r3
 8062f5c:	2068      	movs	r0, #104	; 0x68
 8062f5e:	f7ff fe3d 	bl	8062bdc <I2C_WriteBuffer>
 8062f62:	60f8      	str	r0, [r7, #12]
    if (res != 0) return res;
 8062f64:	68fb      	ldr	r3, [r7, #12]
 8062f66:	2b00      	cmp	r3, #0
 8062f68:	d001      	beq.n	8062f6e <MPU6050_Init+0x4a>
 8062f6a:	68fb      	ldr	r3, [r7, #12]
 8062f6c:	e00b      	b.n	8062f86 <MPU6050_Init+0x62>

    buffer[0] = MPU6050_RA_ACCEL_CONFIG;
 8062f6e:	231c      	movs	r3, #28
 8062f70:	713b      	strb	r3, [r7, #4]
    buffer[1] = 0x10;
 8062f72:	2310      	movs	r3, #16
 8062f74:	717b      	strb	r3, [r7, #5]
    res = I2C_WriteBuffer(MPU6050_ADDRESS_AD0_LOW,buffer,2);
 8062f76:	1d3b      	adds	r3, r7, #4
 8062f78:	2202      	movs	r2, #2
 8062f7a:	4619      	mov	r1, r3
 8062f7c:	2068      	movs	r0, #104	; 0x68
 8062f7e:	f7ff fe2d 	bl	8062bdc <I2C_WriteBuffer>
 8062f82:	60f8      	str	r0, [r7, #12]

    return res;
 8062f84:	68fb      	ldr	r3, [r7, #12]
}
 8062f86:	4618      	mov	r0, r3
 8062f88:	3710      	adds	r7, #16
 8062f8a:	46bd      	mov	sp, r7
 8062f8c:	bd80      	pop	{r7, pc}

08062f8e <MPU6050_GetAllData>:

void MPU6050_GetAllData(int16_t *Data){
 8062f8e:	b580      	push	{r7, lr}
 8062f90:	b088      	sub	sp, #32
 8062f92:	af00      	add	r7, sp, #0
 8062f94:	6078      	str	r0, [r7, #4]

  uint8_t accelbuffer[14];

  I2C_ReadBuffer(MPU6050_ADDRESS_AD0_LOW,MPU6050_RA_ACCEL_XOUT_H, accelbuffer, 14);
 8062f96:	f107 0208 	add.w	r2, r7, #8
 8062f9a:	230e      	movs	r3, #14
 8062f9c:	213b      	movs	r1, #59	; 0x3b
 8062f9e:	2068      	movs	r0, #104	; 0x68
 8062fa0:	f7ff fe4c 	bl	8062c3c <I2C_ReadBuffer>

  /* Registers 59 to 64 – Accelerometer Measurements */
  for (int i = 0; i< 3; i++)
 8062fa4:	2300      	movs	r3, #0
 8062fa6:	61fb      	str	r3, [r7, #28]
 8062fa8:	e01c      	b.n	8062fe4 <MPU6050_GetAllData+0x56>
      Data[i] = ((int16_t) ((uint16_t) accelbuffer[2 * i] << 8) + accelbuffer[2 * i + 1]);
 8062faa:	69fb      	ldr	r3, [r7, #28]
 8062fac:	005b      	lsls	r3, r3, #1
 8062fae:	f107 0220 	add.w	r2, r7, #32
 8062fb2:	4413      	add	r3, r2
 8062fb4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8062fb8:	021b      	lsls	r3, r3, #8
 8062fba:	b29a      	uxth	r2, r3
 8062fbc:	69fb      	ldr	r3, [r7, #28]
 8062fbe:	005b      	lsls	r3, r3, #1
 8062fc0:	3301      	adds	r3, #1
 8062fc2:	f107 0120 	add.w	r1, r7, #32
 8062fc6:	440b      	add	r3, r1
 8062fc8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8062fcc:	b29b      	uxth	r3, r3
 8062fce:	4413      	add	r3, r2
 8062fd0:	b299      	uxth	r1, r3
 8062fd2:	69fb      	ldr	r3, [r7, #28]
 8062fd4:	005b      	lsls	r3, r3, #1
 8062fd6:	687a      	ldr	r2, [r7, #4]
 8062fd8:	4413      	add	r3, r2
 8062fda:	b20a      	sxth	r2, r1
 8062fdc:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i< 3; i++)
 8062fde:	69fb      	ldr	r3, [r7, #28]
 8062fe0:	3301      	adds	r3, #1
 8062fe2:	61fb      	str	r3, [r7, #28]
 8062fe4:	69fb      	ldr	r3, [r7, #28]
 8062fe6:	2b02      	cmp	r3, #2
 8062fe8:	dddf      	ble.n	8062faa <MPU6050_GetAllData+0x1c>

  /* Registers 65 and 66 – Temperature Measurement */

  /* Registers 67 to 72 – Gyroscope Measurements */
  for (int i = 4; i < 7; i++)
 8062fea:	2304      	movs	r3, #4
 8062fec:	61bb      	str	r3, [r7, #24]
 8062fee:	e01f      	b.n	8063030 <MPU6050_GetAllData+0xa2>
      Data[i - 1] = ((int16_t) ((uint16_t) accelbuffer[2 * i] << 8) + accelbuffer[2 * i + 1]);
 8062ff0:	69bb      	ldr	r3, [r7, #24]
 8062ff2:	005b      	lsls	r3, r3, #1
 8062ff4:	f107 0220 	add.w	r2, r7, #32
 8062ff8:	4413      	add	r3, r2
 8062ffa:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8062ffe:	021b      	lsls	r3, r3, #8
 8063000:	b29a      	uxth	r2, r3
 8063002:	69bb      	ldr	r3, [r7, #24]
 8063004:	005b      	lsls	r3, r3, #1
 8063006:	3301      	adds	r3, #1
 8063008:	f107 0120 	add.w	r1, r7, #32
 806300c:	440b      	add	r3, r1
 806300e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8063012:	b29b      	uxth	r3, r3
 8063014:	4413      	add	r3, r2
 8063016:	b299      	uxth	r1, r3
 8063018:	69bb      	ldr	r3, [r7, #24]
 806301a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 806301e:	3b01      	subs	r3, #1
 8063020:	005b      	lsls	r3, r3, #1
 8063022:	687a      	ldr	r2, [r7, #4]
 8063024:	4413      	add	r3, r2
 8063026:	b20a      	sxth	r2, r1
 8063028:	801a      	strh	r2, [r3, #0]
  for (int i = 4; i < 7; i++)
 806302a:	69bb      	ldr	r3, [r7, #24]
 806302c:	3301      	adds	r3, #1
 806302e:	61bb      	str	r3, [r7, #24]
 8063030:	69bb      	ldr	r3, [r7, #24]
 8063032:	2b06      	cmp	r3, #6
 8063034:	dddc      	ble.n	8062ff0 <MPU6050_GetAllData+0x62>

}
 8063036:	bf00      	nop
 8063038:	bf00      	nop
 806303a:	3720      	adds	r7, #32
 806303c:	46bd      	mov	sp, r7
 806303e:	bd80      	pop	{r7, pc}

08063040 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8063040:	b580      	push	{r7, lr}
 8063042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8063044:	4b0f      	ldr	r3, [pc, #60]	; (8063084 <MX_RTC_Init+0x44>)
 8063046:	4a10      	ldr	r2, [pc, #64]	; (8063088 <MX_RTC_Init+0x48>)
 8063048:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 806304a:	4b0e      	ldr	r3, [pc, #56]	; (8063084 <MX_RTC_Init+0x44>)
 806304c:	2200      	movs	r2, #0
 806304e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8063050:	4b0c      	ldr	r3, [pc, #48]	; (8063084 <MX_RTC_Init+0x44>)
 8063052:	227f      	movs	r2, #127	; 0x7f
 8063054:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8063056:	4b0b      	ldr	r3, [pc, #44]	; (8063084 <MX_RTC_Init+0x44>)
 8063058:	22ff      	movs	r2, #255	; 0xff
 806305a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 806305c:	4b09      	ldr	r3, [pc, #36]	; (8063084 <MX_RTC_Init+0x44>)
 806305e:	2200      	movs	r2, #0
 8063060:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8063062:	4b08      	ldr	r3, [pc, #32]	; (8063084 <MX_RTC_Init+0x44>)
 8063064:	2200      	movs	r2, #0
 8063066:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8063068:	4b06      	ldr	r3, [pc, #24]	; (8063084 <MX_RTC_Init+0x44>)
 806306a:	2200      	movs	r2, #0
 806306c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 806306e:	4805      	ldr	r0, [pc, #20]	; (8063084 <MX_RTC_Init+0x44>)
 8063070:	f005 fa2a 	bl	80684c8 <HAL_RTC_Init>
 8063074:	4603      	mov	r3, r0
 8063076:	2b00      	cmp	r3, #0
 8063078:	d001      	beq.n	806307e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 806307a:	f7ff ff43 	bl	8062f04 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 806307e:	bf00      	nop
 8063080:	bd80      	pop	{r7, pc}
 8063082:	bf00      	nop
 8063084:	20005714 	.word	0x20005714
 8063088:	40002800 	.word	0x40002800

0806308c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 806308c:	b580      	push	{r7, lr}
 806308e:	b088      	sub	sp, #32
 8063090:	af00      	add	r7, sp, #0
 8063092:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8063094:	f107 0308 	add.w	r3, r7, #8
 8063098:	2200      	movs	r2, #0
 806309a:	601a      	str	r2, [r3, #0]
 806309c:	605a      	str	r2, [r3, #4]
 806309e:	609a      	str	r2, [r3, #8]
 80630a0:	60da      	str	r2, [r3, #12]
 80630a2:	611a      	str	r2, [r3, #16]
 80630a4:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 80630a6:	687b      	ldr	r3, [r7, #4]
 80630a8:	681b      	ldr	r3, [r3, #0]
 80630aa:	4a0c      	ldr	r2, [pc, #48]	; (80630dc <HAL_RTC_MspInit+0x50>)
 80630ac:	4293      	cmp	r3, r2
 80630ae:	d111      	bne.n	80630d4 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80630b0:	2302      	movs	r3, #2
 80630b2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80630b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80630b8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80630ba:	f107 0308 	add.w	r3, r7, #8
 80630be:	4618      	mov	r0, r3
 80630c0:	f004 ffee 	bl	80680a0 <HAL_RCCEx_PeriphCLKConfig>
 80630c4:	4603      	mov	r3, r0
 80630c6:	2b00      	cmp	r3, #0
 80630c8:	d001      	beq.n	80630ce <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80630ca:	f7ff ff1b 	bl	8062f04 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80630ce:	4b04      	ldr	r3, [pc, #16]	; (80630e0 <HAL_RTC_MspInit+0x54>)
 80630d0:	2201      	movs	r2, #1
 80630d2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80630d4:	bf00      	nop
 80630d6:	3720      	adds	r7, #32
 80630d8:	46bd      	mov	sp, r7
 80630da:	bd80      	pop	{r7, pc}
 80630dc:	40002800 	.word	0x40002800
 80630e0:	42470e3c 	.word	0x42470e3c

080630e4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80630e4:	b580      	push	{r7, lr}
 80630e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80630e8:	4b17      	ldr	r3, [pc, #92]	; (8063148 <MX_SPI1_Init+0x64>)
 80630ea:	4a18      	ldr	r2, [pc, #96]	; (806314c <MX_SPI1_Init+0x68>)
 80630ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80630ee:	4b16      	ldr	r3, [pc, #88]	; (8063148 <MX_SPI1_Init+0x64>)
 80630f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80630f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80630f6:	4b14      	ldr	r3, [pc, #80]	; (8063148 <MX_SPI1_Init+0x64>)
 80630f8:	2200      	movs	r2, #0
 80630fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80630fc:	4b12      	ldr	r3, [pc, #72]	; (8063148 <MX_SPI1_Init+0x64>)
 80630fe:	2200      	movs	r2, #0
 8063100:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8063102:	4b11      	ldr	r3, [pc, #68]	; (8063148 <MX_SPI1_Init+0x64>)
 8063104:	2200      	movs	r2, #0
 8063106:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8063108:	4b0f      	ldr	r3, [pc, #60]	; (8063148 <MX_SPI1_Init+0x64>)
 806310a:	2200      	movs	r2, #0
 806310c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 806310e:	4b0e      	ldr	r3, [pc, #56]	; (8063148 <MX_SPI1_Init+0x64>)
 8063110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8063114:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8063116:	4b0c      	ldr	r3, [pc, #48]	; (8063148 <MX_SPI1_Init+0x64>)
 8063118:	2230      	movs	r2, #48	; 0x30
 806311a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 806311c:	4b0a      	ldr	r3, [pc, #40]	; (8063148 <MX_SPI1_Init+0x64>)
 806311e:	2200      	movs	r2, #0
 8063120:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8063122:	4b09      	ldr	r3, [pc, #36]	; (8063148 <MX_SPI1_Init+0x64>)
 8063124:	2200      	movs	r2, #0
 8063126:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8063128:	4b07      	ldr	r3, [pc, #28]	; (8063148 <MX_SPI1_Init+0x64>)
 806312a:	2200      	movs	r2, #0
 806312c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 806312e:	4b06      	ldr	r3, [pc, #24]	; (8063148 <MX_SPI1_Init+0x64>)
 8063130:	220a      	movs	r2, #10
 8063132:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8063134:	4804      	ldr	r0, [pc, #16]	; (8063148 <MX_SPI1_Init+0x64>)
 8063136:	f005 fb5d 	bl	80687f4 <HAL_SPI_Init>
 806313a:	4603      	mov	r3, r0
 806313c:	2b00      	cmp	r3, #0
 806313e:	d001      	beq.n	8063144 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8063140:	f7ff fee0 	bl	8062f04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8063144:	bf00      	nop
 8063146:	bd80      	pop	{r7, pc}
 8063148:	20005734 	.word	0x20005734
 806314c:	40013000 	.word	0x40013000

08063150 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8063150:	b580      	push	{r7, lr}
 8063152:	b08a      	sub	sp, #40	; 0x28
 8063154:	af00      	add	r7, sp, #0
 8063156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8063158:	f107 0314 	add.w	r3, r7, #20
 806315c:	2200      	movs	r2, #0
 806315e:	601a      	str	r2, [r3, #0]
 8063160:	605a      	str	r2, [r3, #4]
 8063162:	609a      	str	r2, [r3, #8]
 8063164:	60da      	str	r2, [r3, #12]
 8063166:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8063168:	687b      	ldr	r3, [r7, #4]
 806316a:	681b      	ldr	r3, [r3, #0]
 806316c:	4a19      	ldr	r2, [pc, #100]	; (80631d4 <HAL_SPI_MspInit+0x84>)
 806316e:	4293      	cmp	r3, r2
 8063170:	d12b      	bne.n	80631ca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8063172:	2300      	movs	r3, #0
 8063174:	613b      	str	r3, [r7, #16]
 8063176:	4b18      	ldr	r3, [pc, #96]	; (80631d8 <HAL_SPI_MspInit+0x88>)
 8063178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 806317a:	4a17      	ldr	r2, [pc, #92]	; (80631d8 <HAL_SPI_MspInit+0x88>)
 806317c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8063180:	6453      	str	r3, [r2, #68]	; 0x44
 8063182:	4b15      	ldr	r3, [pc, #84]	; (80631d8 <HAL_SPI_MspInit+0x88>)
 8063184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8063186:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 806318a:	613b      	str	r3, [r7, #16]
 806318c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 806318e:	2300      	movs	r3, #0
 8063190:	60fb      	str	r3, [r7, #12]
 8063192:	4b11      	ldr	r3, [pc, #68]	; (80631d8 <HAL_SPI_MspInit+0x88>)
 8063194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8063196:	4a10      	ldr	r2, [pc, #64]	; (80631d8 <HAL_SPI_MspInit+0x88>)
 8063198:	f043 0301 	orr.w	r3, r3, #1
 806319c:	6313      	str	r3, [r2, #48]	; 0x30
 806319e:	4b0e      	ldr	r3, [pc, #56]	; (80631d8 <HAL_SPI_MspInit+0x88>)
 80631a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80631a2:	f003 0301 	and.w	r3, r3, #1
 80631a6:	60fb      	str	r3, [r7, #12]
 80631a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80631aa:	23e0      	movs	r3, #224	; 0xe0
 80631ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80631ae:	2302      	movs	r3, #2
 80631b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80631b2:	2301      	movs	r3, #1
 80631b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80631b6:	2303      	movs	r3, #3
 80631b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80631ba:	2305      	movs	r3, #5
 80631bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80631be:	f107 0314 	add.w	r3, r7, #20
 80631c2:	4619      	mov	r1, r3
 80631c4:	4805      	ldr	r0, [pc, #20]	; (80631dc <HAL_SPI_MspInit+0x8c>)
 80631c6:	f002 f961 	bl	806548c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80631ca:	bf00      	nop
 80631cc:	3728      	adds	r7, #40	; 0x28
 80631ce:	46bd      	mov	sp, r7
 80631d0:	bd80      	pop	{r7, pc}
 80631d2:	bf00      	nop
 80631d4:	40013000 	.word	0x40013000
 80631d8:	40023800 	.word	0x40023800
 80631dc:	40020000 	.word	0x40020000

080631e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80631e0:	b580      	push	{r7, lr}
 80631e2:	b082      	sub	sp, #8
 80631e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80631e6:	2300      	movs	r3, #0
 80631e8:	607b      	str	r3, [r7, #4]
 80631ea:	4b12      	ldr	r3, [pc, #72]	; (8063234 <HAL_MspInit+0x54>)
 80631ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80631ee:	4a11      	ldr	r2, [pc, #68]	; (8063234 <HAL_MspInit+0x54>)
 80631f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80631f4:	6453      	str	r3, [r2, #68]	; 0x44
 80631f6:	4b0f      	ldr	r3, [pc, #60]	; (8063234 <HAL_MspInit+0x54>)
 80631f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80631fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80631fe:	607b      	str	r3, [r7, #4]
 8063200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8063202:	2300      	movs	r3, #0
 8063204:	603b      	str	r3, [r7, #0]
 8063206:	4b0b      	ldr	r3, [pc, #44]	; (8063234 <HAL_MspInit+0x54>)
 8063208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806320a:	4a0a      	ldr	r2, [pc, #40]	; (8063234 <HAL_MspInit+0x54>)
 806320c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8063210:	6413      	str	r3, [r2, #64]	; 0x40
 8063212:	4b08      	ldr	r3, [pc, #32]	; (8063234 <HAL_MspInit+0x54>)
 8063214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 806321a:	603b      	str	r3, [r7, #0]
 806321c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 806321e:	2200      	movs	r2, #0
 8063220:	210f      	movs	r1, #15
 8063222:	f06f 0001 	mvn.w	r0, #1
 8063226:	f001 fb6b 	bl	8064900 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 806322a:	bf00      	nop
 806322c:	3708      	adds	r7, #8
 806322e:	46bd      	mov	sp, r7
 8063230:	bd80      	pop	{r7, pc}
 8063232:	bf00      	nop
 8063234:	40023800 	.word	0x40023800

08063238 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8063238:	b580      	push	{r7, lr}
 806323a:	b08c      	sub	sp, #48	; 0x30
 806323c:	af00      	add	r7, sp, #0
 806323e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8063240:	2300      	movs	r3, #0
 8063242:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8063244:	2300      	movs	r3, #0
 8063246:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8063248:	2200      	movs	r2, #0
 806324a:	6879      	ldr	r1, [r7, #4]
 806324c:	2032      	movs	r0, #50	; 0x32
 806324e:	f001 fb57 	bl	8064900 <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8063252:	2032      	movs	r0, #50	; 0x32
 8063254:	f001 fb80 	bl	8064958 <HAL_NVIC_EnableIRQ>

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8063258:	2300      	movs	r3, #0
 806325a:	60fb      	str	r3, [r7, #12]
 806325c:	4b1f      	ldr	r3, [pc, #124]	; (80632dc <HAL_InitTick+0xa4>)
 806325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063260:	4a1e      	ldr	r2, [pc, #120]	; (80632dc <HAL_InitTick+0xa4>)
 8063262:	f043 0308 	orr.w	r3, r3, #8
 8063266:	6413      	str	r3, [r2, #64]	; 0x40
 8063268:	4b1c      	ldr	r3, [pc, #112]	; (80632dc <HAL_InitTick+0xa4>)
 806326a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806326c:	f003 0308 	and.w	r3, r3, #8
 8063270:	60fb      	str	r3, [r7, #12]
 8063272:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8063274:	f107 0210 	add.w	r2, r7, #16
 8063278:	f107 0314 	add.w	r3, r7, #20
 806327c:	4611      	mov	r1, r2
 806327e:	4618      	mov	r0, r3
 8063280:	f004 fedc 	bl	806803c <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8063284:	f004 feb2 	bl	8067fec <HAL_RCC_GetPCLK1Freq>
 8063288:	4603      	mov	r3, r0
 806328a:	005b      	lsls	r3, r3, #1
 806328c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 806328e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8063290:	4a13      	ldr	r2, [pc, #76]	; (80632e0 <HAL_InitTick+0xa8>)
 8063292:	fba2 2303 	umull	r2, r3, r2, r3
 8063296:	0c9b      	lsrs	r3, r3, #18
 8063298:	3b01      	subs	r3, #1
 806329a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 806329c:	4b11      	ldr	r3, [pc, #68]	; (80632e4 <HAL_InitTick+0xac>)
 806329e:	4a12      	ldr	r2, [pc, #72]	; (80632e8 <HAL_InitTick+0xb0>)
 80632a0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80632a2:	4b10      	ldr	r3, [pc, #64]	; (80632e4 <HAL_InitTick+0xac>)
 80632a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80632a8:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80632aa:	4a0e      	ldr	r2, [pc, #56]	; (80632e4 <HAL_InitTick+0xac>)
 80632ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80632ae:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80632b0:	4b0c      	ldr	r3, [pc, #48]	; (80632e4 <HAL_InitTick+0xac>)
 80632b2:	2200      	movs	r2, #0
 80632b4:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80632b6:	4b0b      	ldr	r3, [pc, #44]	; (80632e4 <HAL_InitTick+0xac>)
 80632b8:	2200      	movs	r2, #0
 80632ba:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80632bc:	4809      	ldr	r0, [pc, #36]	; (80632e4 <HAL_InitTick+0xac>)
 80632be:	f005 fead 	bl	806901c <HAL_TIM_Base_Init>
 80632c2:	4603      	mov	r3, r0
 80632c4:	2b00      	cmp	r3, #0
 80632c6:	d104      	bne.n	80632d2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 80632c8:	4806      	ldr	r0, [pc, #24]	; (80632e4 <HAL_InitTick+0xac>)
 80632ca:	f005 ff77 	bl	80691bc <HAL_TIM_Base_Start_IT>
 80632ce:	4603      	mov	r3, r0
 80632d0:	e000      	b.n	80632d4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80632d2:	2301      	movs	r3, #1
}
 80632d4:	4618      	mov	r0, r3
 80632d6:	3730      	adds	r7, #48	; 0x30
 80632d8:	46bd      	mov	sp, r7
 80632da:	bd80      	pop	{r7, pc}
 80632dc:	40023800 	.word	0x40023800
 80632e0:	431bde83 	.word	0x431bde83
 80632e4:	2000578c 	.word	0x2000578c
 80632e8:	40000c00 	.word	0x40000c00

080632ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80632ec:	b480      	push	{r7}
 80632ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80632f0:	e7fe      	b.n	80632f0 <NMI_Handler+0x4>

080632f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80632f2:	b480      	push	{r7}
 80632f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80632f6:	e7fe      	b.n	80632f6 <HardFault_Handler+0x4>

080632f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80632f8:	b480      	push	{r7}
 80632fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80632fc:	e7fe      	b.n	80632fc <MemManage_Handler+0x4>

080632fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80632fe:	b480      	push	{r7}
 8063300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8063302:	e7fe      	b.n	8063302 <BusFault_Handler+0x4>

08063304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8063304:	b480      	push	{r7}
 8063306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8063308:	e7fe      	b.n	8063308 <UsageFault_Handler+0x4>

0806330a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 806330a:	b480      	push	{r7}
 806330c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 806330e:	bf00      	nop
 8063310:	46bd      	mov	sp, r7
 8063312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063316:	4770      	bx	lr

08063318 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8063318:	b580      	push	{r7, lr}
 806331a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 806331c:	4802      	ldr	r0, [pc, #8]	; (8063328 <ADC_IRQHandler+0x10>)
 806331e:	f000 fc4f 	bl	8063bc0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8063322:	bf00      	nop
 8063324:	bd80      	pop	{r7, pc}
 8063326:	bf00      	nop
 8063328:	20004f48 	.word	0x20004f48

0806332c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 806332c:	b580      	push	{r7, lr}
 806332e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8063330:	4802      	ldr	r0, [pc, #8]	; (806333c <USART2_IRQHandler+0x10>)
 8063332:	f006 fbb3 	bl	8069a9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8063336:	bf00      	nop
 8063338:	bd80      	pop	{r7, pc}
 806333a:	bf00      	nop
 806333c:	2000582c 	.word	0x2000582c

08063340 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8063340:	b580      	push	{r7, lr}
 8063342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8063344:	4802      	ldr	r0, [pc, #8]	; (8063350 <TIM5_IRQHandler+0x10>)
 8063346:	f005 ffcb 	bl	80692e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 806334a:	bf00      	nop
 806334c:	bd80      	pop	{r7, pc}
 806334e:	bf00      	nop
 8063350:	2000578c 	.word	0x2000578c

08063354 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8063354:	b580      	push	{r7, lr}
 8063356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8063358:	4802      	ldr	r0, [pc, #8]	; (8063364 <DMA2_Stream0_IRQHandler+0x10>)
 806335a:	f001 fe2d 	bl	8064fb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 806335e:	bf00      	nop
 8063360:	bd80      	pop	{r7, pc}
 8063362:	bf00      	nop
 8063364:	20004f90 	.word	0x20004f90

08063368 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8063368:	b480      	push	{r7}
 806336a:	af00      	add	r7, sp, #0
	return 1;
 806336c:	2301      	movs	r3, #1
}
 806336e:	4618      	mov	r0, r3
 8063370:	46bd      	mov	sp, r7
 8063372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063376:	4770      	bx	lr

08063378 <_kill>:

int _kill(int pid, int sig)
{
 8063378:	b580      	push	{r7, lr}
 806337a:	b082      	sub	sp, #8
 806337c:	af00      	add	r7, sp, #0
 806337e:	6078      	str	r0, [r7, #4]
 8063380:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8063382:	f00f f82b 	bl	80723dc <__errno>
 8063386:	4603      	mov	r3, r0
 8063388:	2216      	movs	r2, #22
 806338a:	601a      	str	r2, [r3, #0]
	return -1;
 806338c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8063390:	4618      	mov	r0, r3
 8063392:	3708      	adds	r7, #8
 8063394:	46bd      	mov	sp, r7
 8063396:	bd80      	pop	{r7, pc}

08063398 <_exit>:

void _exit (int status)
{
 8063398:	b580      	push	{r7, lr}
 806339a:	b082      	sub	sp, #8
 806339c:	af00      	add	r7, sp, #0
 806339e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80633a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80633a4:	6878      	ldr	r0, [r7, #4]
 80633a6:	f7ff ffe7 	bl	8063378 <_kill>
	while (1) {}		/* Make sure we hang here */
 80633aa:	e7fe      	b.n	80633aa <_exit+0x12>

080633ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80633ac:	b580      	push	{r7, lr}
 80633ae:	b086      	sub	sp, #24
 80633b0:	af00      	add	r7, sp, #0
 80633b2:	60f8      	str	r0, [r7, #12]
 80633b4:	60b9      	str	r1, [r7, #8]
 80633b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80633b8:	2300      	movs	r3, #0
 80633ba:	617b      	str	r3, [r7, #20]
 80633bc:	e00a      	b.n	80633d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80633be:	f3af 8000 	nop.w
 80633c2:	4601      	mov	r1, r0
 80633c4:	68bb      	ldr	r3, [r7, #8]
 80633c6:	1c5a      	adds	r2, r3, #1
 80633c8:	60ba      	str	r2, [r7, #8]
 80633ca:	b2ca      	uxtb	r2, r1
 80633cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80633ce:	697b      	ldr	r3, [r7, #20]
 80633d0:	3301      	adds	r3, #1
 80633d2:	617b      	str	r3, [r7, #20]
 80633d4:	697a      	ldr	r2, [r7, #20]
 80633d6:	687b      	ldr	r3, [r7, #4]
 80633d8:	429a      	cmp	r2, r3
 80633da:	dbf0      	blt.n	80633be <_read+0x12>
	}

return len;
 80633dc:	687b      	ldr	r3, [r7, #4]
}
 80633de:	4618      	mov	r0, r3
 80633e0:	3718      	adds	r7, #24
 80633e2:	46bd      	mov	sp, r7
 80633e4:	bd80      	pop	{r7, pc}

080633e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80633e6:	b580      	push	{r7, lr}
 80633e8:	b086      	sub	sp, #24
 80633ea:	af00      	add	r7, sp, #0
 80633ec:	60f8      	str	r0, [r7, #12]
 80633ee:	60b9      	str	r1, [r7, #8]
 80633f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80633f2:	2300      	movs	r3, #0
 80633f4:	617b      	str	r3, [r7, #20]
 80633f6:	e009      	b.n	806340c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80633f8:	68bb      	ldr	r3, [r7, #8]
 80633fa:	1c5a      	adds	r2, r3, #1
 80633fc:	60ba      	str	r2, [r7, #8]
 80633fe:	781b      	ldrb	r3, [r3, #0]
 8063400:	4618      	mov	r0, r3
 8063402:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8063406:	697b      	ldr	r3, [r7, #20]
 8063408:	3301      	adds	r3, #1
 806340a:	617b      	str	r3, [r7, #20]
 806340c:	697a      	ldr	r2, [r7, #20]
 806340e:	687b      	ldr	r3, [r7, #4]
 8063410:	429a      	cmp	r2, r3
 8063412:	dbf1      	blt.n	80633f8 <_write+0x12>
	}
	return len;
 8063414:	687b      	ldr	r3, [r7, #4]
}
 8063416:	4618      	mov	r0, r3
 8063418:	3718      	adds	r7, #24
 806341a:	46bd      	mov	sp, r7
 806341c:	bd80      	pop	{r7, pc}

0806341e <_close>:

int _close(int file)
{
 806341e:	b480      	push	{r7}
 8063420:	b083      	sub	sp, #12
 8063422:	af00      	add	r7, sp, #0
 8063424:	6078      	str	r0, [r7, #4]
	return -1;
 8063426:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 806342a:	4618      	mov	r0, r3
 806342c:	370c      	adds	r7, #12
 806342e:	46bd      	mov	sp, r7
 8063430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063434:	4770      	bx	lr

08063436 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8063436:	b480      	push	{r7}
 8063438:	b083      	sub	sp, #12
 806343a:	af00      	add	r7, sp, #0
 806343c:	6078      	str	r0, [r7, #4]
 806343e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8063440:	683b      	ldr	r3, [r7, #0]
 8063442:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8063446:	605a      	str	r2, [r3, #4]
	return 0;
 8063448:	2300      	movs	r3, #0
}
 806344a:	4618      	mov	r0, r3
 806344c:	370c      	adds	r7, #12
 806344e:	46bd      	mov	sp, r7
 8063450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063454:	4770      	bx	lr

08063456 <_isatty>:

int _isatty(int file)
{
 8063456:	b480      	push	{r7}
 8063458:	b083      	sub	sp, #12
 806345a:	af00      	add	r7, sp, #0
 806345c:	6078      	str	r0, [r7, #4]
	return 1;
 806345e:	2301      	movs	r3, #1
}
 8063460:	4618      	mov	r0, r3
 8063462:	370c      	adds	r7, #12
 8063464:	46bd      	mov	sp, r7
 8063466:	f85d 7b04 	ldr.w	r7, [sp], #4
 806346a:	4770      	bx	lr

0806346c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 806346c:	b480      	push	{r7}
 806346e:	b085      	sub	sp, #20
 8063470:	af00      	add	r7, sp, #0
 8063472:	60f8      	str	r0, [r7, #12]
 8063474:	60b9      	str	r1, [r7, #8]
 8063476:	607a      	str	r2, [r7, #4]
	return 0;
 8063478:	2300      	movs	r3, #0
}
 806347a:	4618      	mov	r0, r3
 806347c:	3714      	adds	r7, #20
 806347e:	46bd      	mov	sp, r7
 8063480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063484:	4770      	bx	lr
	...

08063488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8063488:	b580      	push	{r7, lr}
 806348a:	b086      	sub	sp, #24
 806348c:	af00      	add	r7, sp, #0
 806348e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8063490:	4a14      	ldr	r2, [pc, #80]	; (80634e4 <_sbrk+0x5c>)
 8063492:	4b15      	ldr	r3, [pc, #84]	; (80634e8 <_sbrk+0x60>)
 8063494:	1ad3      	subs	r3, r2, r3
 8063496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8063498:	697b      	ldr	r3, [r7, #20]
 806349a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 806349c:	4b13      	ldr	r3, [pc, #76]	; (80634ec <_sbrk+0x64>)
 806349e:	681b      	ldr	r3, [r3, #0]
 80634a0:	2b00      	cmp	r3, #0
 80634a2:	d102      	bne.n	80634aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80634a4:	4b11      	ldr	r3, [pc, #68]	; (80634ec <_sbrk+0x64>)
 80634a6:	4a12      	ldr	r2, [pc, #72]	; (80634f0 <_sbrk+0x68>)
 80634a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80634aa:	4b10      	ldr	r3, [pc, #64]	; (80634ec <_sbrk+0x64>)
 80634ac:	681a      	ldr	r2, [r3, #0]
 80634ae:	687b      	ldr	r3, [r7, #4]
 80634b0:	4413      	add	r3, r2
 80634b2:	693a      	ldr	r2, [r7, #16]
 80634b4:	429a      	cmp	r2, r3
 80634b6:	d207      	bcs.n	80634c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80634b8:	f00e ff90 	bl	80723dc <__errno>
 80634bc:	4603      	mov	r3, r0
 80634be:	220c      	movs	r2, #12
 80634c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80634c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80634c6:	e009      	b.n	80634dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80634c8:	4b08      	ldr	r3, [pc, #32]	; (80634ec <_sbrk+0x64>)
 80634ca:	681b      	ldr	r3, [r3, #0]
 80634cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80634ce:	4b07      	ldr	r3, [pc, #28]	; (80634ec <_sbrk+0x64>)
 80634d0:	681a      	ldr	r2, [r3, #0]
 80634d2:	687b      	ldr	r3, [r7, #4]
 80634d4:	4413      	add	r3, r2
 80634d6:	4a05      	ldr	r2, [pc, #20]	; (80634ec <_sbrk+0x64>)
 80634d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80634da:	68fb      	ldr	r3, [r7, #12]
}
 80634dc:	4618      	mov	r0, r3
 80634de:	3718      	adds	r7, #24
 80634e0:	46bd      	mov	sp, r7
 80634e2:	bd80      	pop	{r7, pc}
 80634e4:	20020000 	.word	0x20020000
 80634e8:	00000400 	.word	0x00000400
 80634ec:	2000041c 	.word	0x2000041c
 80634f0:	20005d38 	.word	0x20005d38

080634f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80634f4:	b480      	push	{r7}
 80634f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80634f8:	4b07      	ldr	r3, [pc, #28]	; (8063518 <SystemInit+0x24>)
 80634fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80634fe:	4a06      	ldr	r2, [pc, #24]	; (8063518 <SystemInit+0x24>)
 8063500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8063504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8063508:	4b03      	ldr	r3, [pc, #12]	; (8063518 <SystemInit+0x24>)
 806350a:	4a04      	ldr	r2, [pc, #16]	; (806351c <SystemInit+0x28>)
 806350c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 806350e:	bf00      	nop
 8063510:	46bd      	mov	sp, r7
 8063512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063516:	4770      	bx	lr
 8063518:	e000ed00 	.word	0xe000ed00
 806351c:	08060000 	.word	0x08060000

08063520 <TEMT6000_Init>:
ADC_HandleTypeDef *temt6000_adc;

volatile uint16_t AdcValue[TEMT6000_ADC_SAMPLES];

TEMT6000_STATUS TEMT6000_Init(ADC_HandleTypeDef *hadc)
{
 8063520:	b580      	push	{r7, lr}
 8063522:	b082      	sub	sp, #8
 8063524:	af00      	add	r7, sp, #0
 8063526:	6078      	str	r0, [r7, #4]
	temt6000_adc = hadc;
 8063528:	4a09      	ldr	r2, [pc, #36]	; (8063550 <TEMT6000_Init+0x30>)
 806352a:	687b      	ldr	r3, [r7, #4]
 806352c:	6013      	str	r3, [r2, #0]

	if(HAL_OK == HAL_ADC_Start_DMA(temt6000_adc, (uint32_t*)AdcValue, TEMT6000_ADC_SAMPLES))
 806352e:	4b08      	ldr	r3, [pc, #32]	; (8063550 <TEMT6000_Init+0x30>)
 8063530:	681b      	ldr	r3, [r3, #0]
 8063532:	2208      	movs	r2, #8
 8063534:	4907      	ldr	r1, [pc, #28]	; (8063554 <TEMT6000_Init+0x34>)
 8063536:	4618      	mov	r0, r3
 8063538:	f000 fcb2 	bl	8063ea0 <HAL_ADC_Start_DMA>
 806353c:	4603      	mov	r3, r0
 806353e:	2b00      	cmp	r3, #0
 8063540:	d101      	bne.n	8063546 <TEMT6000_Init+0x26>
		return TEMT6000_OK;
 8063542:	2300      	movs	r3, #0
 8063544:	e000      	b.n	8063548 <TEMT6000_Init+0x28>

	return TEMT6000_ERROR;
 8063546:	2301      	movs	r3, #1
}
 8063548:	4618      	mov	r0, r3
 806354a:	3708      	adds	r7, #8
 806354c:	46bd      	mov	sp, r7
 806354e:	bd80      	pop	{r7, pc}
 8063550:	200057d4 	.word	0x200057d4
 8063554:	200057d8 	.word	0x200057d8

08063558 <TEMT6000_ReadLight>:

TEMT6000_STATUS TEMT6000_ReadLight(float *Result)
{
 8063558:	b580      	push	{r7, lr}
 806355a:	b084      	sub	sp, #16
 806355c:	af00      	add	r7, sp, #0
 806355e:	6078      	str	r0, [r7, #4]
	uint32_t AdcAverage;
	uint8_t i;

	AdcAverage = 0;
 8063560:	2300      	movs	r3, #0
 8063562:	60fb      	str	r3, [r7, #12]

	if(HAL_OK !=HAL_ADC_Start_DMA(&hadc1, (uint32_t*)AdcValue, TEMT6000_ADC_SAMPLES))return TEMT6000_ERROR;
 8063564:	2208      	movs	r2, #8
 8063566:	491d      	ldr	r1, [pc, #116]	; (80635dc <TEMT6000_ReadLight+0x84>)
 8063568:	481d      	ldr	r0, [pc, #116]	; (80635e0 <TEMT6000_ReadLight+0x88>)
 806356a:	f000 fc99 	bl	8063ea0 <HAL_ADC_Start_DMA>
 806356e:	4603      	mov	r3, r0
 8063570:	2b00      	cmp	r3, #0
 8063572:	d001      	beq.n	8063578 <TEMT6000_ReadLight+0x20>
 8063574:	2301      	movs	r3, #1
 8063576:	e02d      	b.n	80635d4 <TEMT6000_ReadLight+0x7c>


	for(i = 0; i < TEMT6000_ADC_SAMPLES; i++)
 8063578:	2300      	movs	r3, #0
 806357a:	72fb      	strb	r3, [r7, #11]
 806357c:	e00b      	b.n	8063596 <TEMT6000_ReadLight+0x3e>
	{
		AdcAverage += AdcValue[i];
 806357e:	7afb      	ldrb	r3, [r7, #11]
 8063580:	4a16      	ldr	r2, [pc, #88]	; (80635dc <TEMT6000_ReadLight+0x84>)
 8063582:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8063586:	b29b      	uxth	r3, r3
 8063588:	461a      	mov	r2, r3
 806358a:	68fb      	ldr	r3, [r7, #12]
 806358c:	4413      	add	r3, r2
 806358e:	60fb      	str	r3, [r7, #12]
	for(i = 0; i < TEMT6000_ADC_SAMPLES; i++)
 8063590:	7afb      	ldrb	r3, [r7, #11]
 8063592:	3301      	adds	r3, #1
 8063594:	72fb      	strb	r3, [r7, #11]
 8063596:	7afb      	ldrb	r3, [r7, #11]
 8063598:	2b07      	cmp	r3, #7
 806359a:	d9f0      	bls.n	806357e <TEMT6000_ReadLight+0x26>
	}

	AdcAverage /= TEMT6000_ADC_SAMPLES;
 806359c:	68fb      	ldr	r3, [r7, #12]
 806359e:	08db      	lsrs	r3, r3, #3
 80635a0:	60fb      	str	r3, [r7, #12]

	*Result = ((((float)AdcAverage / (float)TEMT6000_ADC_MAX_VALUE) * (float)TEMT6000_POWER_SUPPLY) / TEMT6000_RESISTOR_OHMS) * 2000000.0;
 80635a2:	68fb      	ldr	r3, [r7, #12]
 80635a4:	ee07 3a90 	vmov	s15, r3
 80635a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80635ac:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80635e4 <TEMT6000_ReadLight+0x8c>
 80635b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80635b4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80635e8 <TEMT6000_ReadLight+0x90>
 80635b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80635bc:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80635ec <TEMT6000_ReadLight+0x94>
 80635c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80635c4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80635f0 <TEMT6000_ReadLight+0x98>
 80635c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80635cc:	687b      	ldr	r3, [r7, #4]
 80635ce:	edc3 7a00 	vstr	s15, [r3]

	return TEMT6000_OK;
 80635d2:	2300      	movs	r3, #0
}
 80635d4:	4618      	mov	r0, r3
 80635d6:	3710      	adds	r7, #16
 80635d8:	46bd      	mov	sp, r7
 80635da:	bd80      	pop	{r7, pc}
 80635dc:	200057d8 	.word	0x200057d8
 80635e0:	20004f48 	.word	0x20004f48
 80635e4:	45800000 	.word	0x45800000
 80635e8:	40533333 	.word	0x40533333
 80635ec:	447a0000 	.word	0x447a0000
 80635f0:	49f42400 	.word	0x49f42400

080635f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80635f4:	b580      	push	{r7, lr}
 80635f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80635f8:	4b11      	ldr	r3, [pc, #68]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 80635fa:	4a12      	ldr	r2, [pc, #72]	; (8063644 <MX_USART1_UART_Init+0x50>)
 80635fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80635fe:	4b10      	ldr	r3, [pc, #64]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 8063600:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8063604:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8063606:	4b0e      	ldr	r3, [pc, #56]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 8063608:	2200      	movs	r2, #0
 806360a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 806360c:	4b0c      	ldr	r3, [pc, #48]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 806360e:	2200      	movs	r2, #0
 8063610:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8063612:	4b0b      	ldr	r3, [pc, #44]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 8063614:	2200      	movs	r2, #0
 8063616:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8063618:	4b09      	ldr	r3, [pc, #36]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 806361a:	220c      	movs	r2, #12
 806361c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 806361e:	4b08      	ldr	r3, [pc, #32]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 8063620:	2200      	movs	r2, #0
 8063622:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8063624:	4b06      	ldr	r3, [pc, #24]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 8063626:	2200      	movs	r2, #0
 8063628:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 806362a:	4805      	ldr	r0, [pc, #20]	; (8063640 <MX_USART1_UART_Init+0x4c>)
 806362c:	f006 f81c 	bl	8069668 <HAL_UART_Init>
 8063630:	4603      	mov	r3, r0
 8063632:	2b00      	cmp	r3, #0
 8063634:	d001      	beq.n	806363a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8063636:	f7ff fc65 	bl	8062f04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 806363a:	bf00      	nop
 806363c:	bd80      	pop	{r7, pc}
 806363e:	bf00      	nop
 8063640:	200057e8 	.word	0x200057e8
 8063644:	40011000 	.word	0x40011000

08063648 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8063648:	b580      	push	{r7, lr}
 806364a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 806364c:	4b11      	ldr	r3, [pc, #68]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 806364e:	4a12      	ldr	r2, [pc, #72]	; (8063698 <MX_USART2_UART_Init+0x50>)
 8063650:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8063652:	4b10      	ldr	r3, [pc, #64]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 8063654:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8063658:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 806365a:	4b0e      	ldr	r3, [pc, #56]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 806365c:	2200      	movs	r2, #0
 806365e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8063660:	4b0c      	ldr	r3, [pc, #48]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 8063662:	2200      	movs	r2, #0
 8063664:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8063666:	4b0b      	ldr	r3, [pc, #44]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 8063668:	2200      	movs	r2, #0
 806366a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 806366c:	4b09      	ldr	r3, [pc, #36]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 806366e:	220c      	movs	r2, #12
 8063670:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8063672:	4b08      	ldr	r3, [pc, #32]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 8063674:	2200      	movs	r2, #0
 8063676:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8063678:	4b06      	ldr	r3, [pc, #24]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 806367a:	2200      	movs	r2, #0
 806367c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 806367e:	4805      	ldr	r0, [pc, #20]	; (8063694 <MX_USART2_UART_Init+0x4c>)
 8063680:	f005 fff2 	bl	8069668 <HAL_UART_Init>
 8063684:	4603      	mov	r3, r0
 8063686:	2b00      	cmp	r3, #0
 8063688:	d001      	beq.n	806368e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 806368a:	f7ff fc3b 	bl	8062f04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 806368e:	bf00      	nop
 8063690:	bd80      	pop	{r7, pc}
 8063692:	bf00      	nop
 8063694:	2000582c 	.word	0x2000582c
 8063698:	40004400 	.word	0x40004400

0806369c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 806369c:	b580      	push	{r7, lr}
 806369e:	b08c      	sub	sp, #48	; 0x30
 80636a0:	af00      	add	r7, sp, #0
 80636a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80636a4:	f107 031c 	add.w	r3, r7, #28
 80636a8:	2200      	movs	r2, #0
 80636aa:	601a      	str	r2, [r3, #0]
 80636ac:	605a      	str	r2, [r3, #4]
 80636ae:	609a      	str	r2, [r3, #8]
 80636b0:	60da      	str	r2, [r3, #12]
 80636b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80636b4:	687b      	ldr	r3, [r7, #4]
 80636b6:	681b      	ldr	r3, [r3, #0]
 80636b8:	4a45      	ldr	r2, [pc, #276]	; (80637d0 <HAL_UART_MspInit+0x134>)
 80636ba:	4293      	cmp	r3, r2
 80636bc:	d14b      	bne.n	8063756 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80636be:	2300      	movs	r3, #0
 80636c0:	61bb      	str	r3, [r7, #24]
 80636c2:	4b44      	ldr	r3, [pc, #272]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80636c6:	4a43      	ldr	r2, [pc, #268]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636c8:	f043 0310 	orr.w	r3, r3, #16
 80636cc:	6453      	str	r3, [r2, #68]	; 0x44
 80636ce:	4b41      	ldr	r3, [pc, #260]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80636d2:	f003 0310 	and.w	r3, r3, #16
 80636d6:	61bb      	str	r3, [r7, #24]
 80636d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80636da:	2300      	movs	r3, #0
 80636dc:	617b      	str	r3, [r7, #20]
 80636de:	4b3d      	ldr	r3, [pc, #244]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80636e2:	4a3c      	ldr	r2, [pc, #240]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636e4:	f043 0301 	orr.w	r3, r3, #1
 80636e8:	6313      	str	r3, [r2, #48]	; 0x30
 80636ea:	4b3a      	ldr	r3, [pc, #232]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80636ee:	f003 0301 	and.w	r3, r3, #1
 80636f2:	617b      	str	r3, [r7, #20]
 80636f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80636f6:	2300      	movs	r3, #0
 80636f8:	613b      	str	r3, [r7, #16]
 80636fa:	4b36      	ldr	r3, [pc, #216]	; (80637d4 <HAL_UART_MspInit+0x138>)
 80636fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80636fe:	4a35      	ldr	r2, [pc, #212]	; (80637d4 <HAL_UART_MspInit+0x138>)
 8063700:	f043 0302 	orr.w	r3, r3, #2
 8063704:	6313      	str	r3, [r2, #48]	; 0x30
 8063706:	4b33      	ldr	r3, [pc, #204]	; (80637d4 <HAL_UART_MspInit+0x138>)
 8063708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806370a:	f003 0302 	and.w	r3, r3, #2
 806370e:	613b      	str	r3, [r7, #16]
 8063710:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8063712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8063716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8063718:	2302      	movs	r3, #2
 806371a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 806371c:	2300      	movs	r3, #0
 806371e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8063720:	2303      	movs	r3, #3
 8063722:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8063724:	2307      	movs	r3, #7
 8063726:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8063728:	f107 031c 	add.w	r3, r7, #28
 806372c:	4619      	mov	r1, r3
 806372e:	482a      	ldr	r0, [pc, #168]	; (80637d8 <HAL_UART_MspInit+0x13c>)
 8063730:	f001 feac 	bl	806548c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8063734:	2380      	movs	r3, #128	; 0x80
 8063736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8063738:	2302      	movs	r3, #2
 806373a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 806373c:	2300      	movs	r3, #0
 806373e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8063740:	2303      	movs	r3, #3
 8063742:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8063744:	2307      	movs	r3, #7
 8063746:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8063748:	f107 031c 	add.w	r3, r7, #28
 806374c:	4619      	mov	r1, r3
 806374e:	4823      	ldr	r0, [pc, #140]	; (80637dc <HAL_UART_MspInit+0x140>)
 8063750:	f001 fe9c 	bl	806548c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8063754:	e038      	b.n	80637c8 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART2)
 8063756:	687b      	ldr	r3, [r7, #4]
 8063758:	681b      	ldr	r3, [r3, #0]
 806375a:	4a21      	ldr	r2, [pc, #132]	; (80637e0 <HAL_UART_MspInit+0x144>)
 806375c:	4293      	cmp	r3, r2
 806375e:	d133      	bne.n	80637c8 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8063760:	2300      	movs	r3, #0
 8063762:	60fb      	str	r3, [r7, #12]
 8063764:	4b1b      	ldr	r3, [pc, #108]	; (80637d4 <HAL_UART_MspInit+0x138>)
 8063766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063768:	4a1a      	ldr	r2, [pc, #104]	; (80637d4 <HAL_UART_MspInit+0x138>)
 806376a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 806376e:	6413      	str	r3, [r2, #64]	; 0x40
 8063770:	4b18      	ldr	r3, [pc, #96]	; (80637d4 <HAL_UART_MspInit+0x138>)
 8063772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8063778:	60fb      	str	r3, [r7, #12]
 806377a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 806377c:	2300      	movs	r3, #0
 806377e:	60bb      	str	r3, [r7, #8]
 8063780:	4b14      	ldr	r3, [pc, #80]	; (80637d4 <HAL_UART_MspInit+0x138>)
 8063782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8063784:	4a13      	ldr	r2, [pc, #76]	; (80637d4 <HAL_UART_MspInit+0x138>)
 8063786:	f043 0301 	orr.w	r3, r3, #1
 806378a:	6313      	str	r3, [r2, #48]	; 0x30
 806378c:	4b11      	ldr	r3, [pc, #68]	; (80637d4 <HAL_UART_MspInit+0x138>)
 806378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8063790:	f003 0301 	and.w	r3, r3, #1
 8063794:	60bb      	str	r3, [r7, #8]
 8063796:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8063798:	230c      	movs	r3, #12
 806379a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 806379c:	2302      	movs	r3, #2
 806379e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80637a0:	2300      	movs	r3, #0
 80637a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80637a4:	2303      	movs	r3, #3
 80637a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80637a8:	2307      	movs	r3, #7
 80637aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80637ac:	f107 031c 	add.w	r3, r7, #28
 80637b0:	4619      	mov	r1, r3
 80637b2:	4809      	ldr	r0, [pc, #36]	; (80637d8 <HAL_UART_MspInit+0x13c>)
 80637b4:	f001 fe6a 	bl	806548c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80637b8:	2200      	movs	r2, #0
 80637ba:	2105      	movs	r1, #5
 80637bc:	2026      	movs	r0, #38	; 0x26
 80637be:	f001 f89f 	bl	8064900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80637c2:	2026      	movs	r0, #38	; 0x26
 80637c4:	f001 f8c8 	bl	8064958 <HAL_NVIC_EnableIRQ>
}
 80637c8:	bf00      	nop
 80637ca:	3730      	adds	r7, #48	; 0x30
 80637cc:	46bd      	mov	sp, r7
 80637ce:	bd80      	pop	{r7, pc}
 80637d0:	40011000 	.word	0x40011000
 80637d4:	40023800 	.word	0x40023800
 80637d8:	40020000 	.word	0x40020000
 80637dc:	40020400 	.word	0x40020400
 80637e0:	40004400 	.word	0x40004400

080637e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80637e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 806381c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80637e8:	480d      	ldr	r0, [pc, #52]	; (8063820 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80637ea:	490e      	ldr	r1, [pc, #56]	; (8063824 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80637ec:	4a0e      	ldr	r2, [pc, #56]	; (8063828 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80637ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80637f0:	e002      	b.n	80637f8 <LoopCopyDataInit>

080637f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80637f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80637f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80637f6:	3304      	adds	r3, #4

080637f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80637f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80637fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80637fc:	d3f9      	bcc.n	80637f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80637fe:	4a0b      	ldr	r2, [pc, #44]	; (806382c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8063800:	4c0b      	ldr	r4, [pc, #44]	; (8063830 <LoopFillZerobss+0x26>)
  movs r3, #0
 8063802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8063804:	e001      	b.n	806380a <LoopFillZerobss>

08063806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8063806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8063808:	3204      	adds	r2, #4

0806380a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 806380a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 806380c:	d3fb      	bcc.n	8063806 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 806380e:	f7ff fe71 	bl	80634f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8063812:	f00e fedf 	bl	80725d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8063816:	f7ff fa49 	bl	8062cac <main>
  bx  lr    
 806381a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 806381c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8063820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8063824:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8063828:	08077a44 	.word	0x08077a44
  ldr r2, =_sbss
 806382c:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8063830:	20005d38 	.word	0x20005d38

08063834 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8063834:	e7fe      	b.n	8063834 <DMA1_Stream0_IRQHandler>
	...

08063838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8063838:	b580      	push	{r7, lr}
 806383a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 806383c:	4b0e      	ldr	r3, [pc, #56]	; (8063878 <HAL_Init+0x40>)
 806383e:	681b      	ldr	r3, [r3, #0]
 8063840:	4a0d      	ldr	r2, [pc, #52]	; (8063878 <HAL_Init+0x40>)
 8063842:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8063846:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8063848:	4b0b      	ldr	r3, [pc, #44]	; (8063878 <HAL_Init+0x40>)
 806384a:	681b      	ldr	r3, [r3, #0]
 806384c:	4a0a      	ldr	r2, [pc, #40]	; (8063878 <HAL_Init+0x40>)
 806384e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8063852:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8063854:	4b08      	ldr	r3, [pc, #32]	; (8063878 <HAL_Init+0x40>)
 8063856:	681b      	ldr	r3, [r3, #0]
 8063858:	4a07      	ldr	r2, [pc, #28]	; (8063878 <HAL_Init+0x40>)
 806385a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 806385e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8063860:	2003      	movs	r0, #3
 8063862:	f001 f82d 	bl	80648c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8063866:	200f      	movs	r0, #15
 8063868:	f7ff fce6 	bl	8063238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 806386c:	f7ff fcb8 	bl	80631e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8063870:	2300      	movs	r3, #0
}
 8063872:	4618      	mov	r0, r3
 8063874:	bd80      	pop	{r7, pc}
 8063876:	bf00      	nop
 8063878:	40023c00 	.word	0x40023c00

0806387c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 806387c:	b480      	push	{r7}
 806387e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8063880:	4b06      	ldr	r3, [pc, #24]	; (806389c <HAL_IncTick+0x20>)
 8063882:	781b      	ldrb	r3, [r3, #0]
 8063884:	461a      	mov	r2, r3
 8063886:	4b06      	ldr	r3, [pc, #24]	; (80638a0 <HAL_IncTick+0x24>)
 8063888:	681b      	ldr	r3, [r3, #0]
 806388a:	4413      	add	r3, r2
 806388c:	4a04      	ldr	r2, [pc, #16]	; (80638a0 <HAL_IncTick+0x24>)
 806388e:	6013      	str	r3, [r2, #0]
}
 8063890:	bf00      	nop
 8063892:	46bd      	mov	sp, r7
 8063894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063898:	4770      	bx	lr
 806389a:	bf00      	nop
 806389c:	20000008 	.word	0x20000008
 80638a0:	20005870 	.word	0x20005870

080638a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80638a4:	b480      	push	{r7}
 80638a6:	af00      	add	r7, sp, #0
  return uwTick;
 80638a8:	4b03      	ldr	r3, [pc, #12]	; (80638b8 <HAL_GetTick+0x14>)
 80638aa:	681b      	ldr	r3, [r3, #0]
}
 80638ac:	4618      	mov	r0, r3
 80638ae:	46bd      	mov	sp, r7
 80638b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80638b4:	4770      	bx	lr
 80638b6:	bf00      	nop
 80638b8:	20005870 	.word	0x20005870

080638bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80638bc:	b580      	push	{r7, lr}
 80638be:	b084      	sub	sp, #16
 80638c0:	af00      	add	r7, sp, #0
 80638c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80638c4:	f7ff ffee 	bl	80638a4 <HAL_GetTick>
 80638c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80638ca:	687b      	ldr	r3, [r7, #4]
 80638cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80638ce:	68fb      	ldr	r3, [r7, #12]
 80638d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80638d4:	d005      	beq.n	80638e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80638d6:	4b0a      	ldr	r3, [pc, #40]	; (8063900 <HAL_Delay+0x44>)
 80638d8:	781b      	ldrb	r3, [r3, #0]
 80638da:	461a      	mov	r2, r3
 80638dc:	68fb      	ldr	r3, [r7, #12]
 80638de:	4413      	add	r3, r2
 80638e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80638e2:	bf00      	nop
 80638e4:	f7ff ffde 	bl	80638a4 <HAL_GetTick>
 80638e8:	4602      	mov	r2, r0
 80638ea:	68bb      	ldr	r3, [r7, #8]
 80638ec:	1ad3      	subs	r3, r2, r3
 80638ee:	68fa      	ldr	r2, [r7, #12]
 80638f0:	429a      	cmp	r2, r3
 80638f2:	d8f7      	bhi.n	80638e4 <HAL_Delay+0x28>
  {
  }
}
 80638f4:	bf00      	nop
 80638f6:	bf00      	nop
 80638f8:	3710      	adds	r7, #16
 80638fa:	46bd      	mov	sp, r7
 80638fc:	bd80      	pop	{r7, pc}
 80638fe:	bf00      	nop
 8063900:	20000008 	.word	0x20000008

08063904 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8063904:	b580      	push	{r7, lr}
 8063906:	b084      	sub	sp, #16
 8063908:	af00      	add	r7, sp, #0
 806390a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 806390c:	2300      	movs	r3, #0
 806390e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8063910:	687b      	ldr	r3, [r7, #4]
 8063912:	2b00      	cmp	r3, #0
 8063914:	d101      	bne.n	806391a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8063916:	2301      	movs	r3, #1
 8063918:	e147      	b.n	8063baa <HAL_ADC_Init+0x2a6>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 806391a:	687b      	ldr	r3, [r7, #4]
 806391c:	681b      	ldr	r3, [r3, #0]
 806391e:	4aa5      	ldr	r2, [pc, #660]	; (8063bb4 <HAL_ADC_Init+0x2b0>)
 8063920:	4293      	cmp	r3, r2
 8063922:	d004      	beq.n	806392e <HAL_ADC_Init+0x2a>
 8063924:	f240 1143 	movw	r1, #323	; 0x143
 8063928:	48a3      	ldr	r0, [pc, #652]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 806392a:	f7ff faf0 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 806392e:	687b      	ldr	r3, [r7, #4]
 8063930:	685b      	ldr	r3, [r3, #4]
 8063932:	2b00      	cmp	r3, #0
 8063934:	d013      	beq.n	806395e <HAL_ADC_Init+0x5a>
 8063936:	687b      	ldr	r3, [r7, #4]
 8063938:	685b      	ldr	r3, [r3, #4]
 806393a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 806393e:	d00e      	beq.n	806395e <HAL_ADC_Init+0x5a>
 8063940:	687b      	ldr	r3, [r7, #4]
 8063942:	685b      	ldr	r3, [r3, #4]
 8063944:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8063948:	d009      	beq.n	806395e <HAL_ADC_Init+0x5a>
 806394a:	687b      	ldr	r3, [r7, #4]
 806394c:	685b      	ldr	r3, [r3, #4]
 806394e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8063952:	d004      	beq.n	806395e <HAL_ADC_Init+0x5a>
 8063954:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8063958:	4897      	ldr	r0, [pc, #604]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 806395a:	f7ff fad8 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 806395e:	687b      	ldr	r3, [r7, #4]
 8063960:	689b      	ldr	r3, [r3, #8]
 8063962:	2b00      	cmp	r3, #0
 8063964:	d013      	beq.n	806398e <HAL_ADC_Init+0x8a>
 8063966:	687b      	ldr	r3, [r7, #4]
 8063968:	689b      	ldr	r3, [r3, #8]
 806396a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 806396e:	d00e      	beq.n	806398e <HAL_ADC_Init+0x8a>
 8063970:	687b      	ldr	r3, [r7, #4]
 8063972:	689b      	ldr	r3, [r3, #8]
 8063974:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8063978:	d009      	beq.n	806398e <HAL_ADC_Init+0x8a>
 806397a:	687b      	ldr	r3, [r7, #4]
 806397c:	689b      	ldr	r3, [r3, #8]
 806397e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8063982:	d004      	beq.n	806398e <HAL_ADC_Init+0x8a>
 8063984:	f240 1145 	movw	r1, #325	; 0x145
 8063988:	488b      	ldr	r0, [pc, #556]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 806398a:	f7ff fac0 	bl	8062f0e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 806398e:	687b      	ldr	r3, [r7, #4]
 8063990:	691b      	ldr	r3, [r3, #16]
 8063992:	2b00      	cmp	r3, #0
 8063994:	d008      	beq.n	80639a8 <HAL_ADC_Init+0xa4>
 8063996:	687b      	ldr	r3, [r7, #4]
 8063998:	691b      	ldr	r3, [r3, #16]
 806399a:	2b01      	cmp	r3, #1
 806399c:	d004      	beq.n	80639a8 <HAL_ADC_Init+0xa4>
 806399e:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80639a2:	4885      	ldr	r0, [pc, #532]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 80639a4:	f7ff fab3 	bl	8062f0e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80639a8:	687b      	ldr	r3, [r7, #4]
 80639aa:	7e1b      	ldrb	r3, [r3, #24]
 80639ac:	2b00      	cmp	r3, #0
 80639ae:	d008      	beq.n	80639c2 <HAL_ADC_Init+0xbe>
 80639b0:	687b      	ldr	r3, [r7, #4]
 80639b2:	7e1b      	ldrb	r3, [r3, #24]
 80639b4:	2b01      	cmp	r3, #1
 80639b6:	d004      	beq.n	80639c2 <HAL_ADC_Init+0xbe>
 80639b8:	f240 1147 	movw	r1, #327	; 0x147
 80639bc:	487e      	ldr	r0, [pc, #504]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 80639be:	f7ff faa6 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80639c2:	687b      	ldr	r3, [r7, #4]
 80639c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80639c6:	2b00      	cmp	r3, #0
 80639c8:	d054      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 80639ca:	687b      	ldr	r3, [r7, #4]
 80639cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80639ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80639d2:	d04f      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 80639d4:	687b      	ldr	r3, [r7, #4]
 80639d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80639d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80639dc:	d04a      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 80639de:	687b      	ldr	r3, [r7, #4]
 80639e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80639e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80639e6:	d045      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 80639e8:	687b      	ldr	r3, [r7, #4]
 80639ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80639ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80639f0:	d040      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 80639f2:	687b      	ldr	r3, [r7, #4]
 80639f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80639f6:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80639fa:	d03b      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 80639fc:	687b      	ldr	r3, [r7, #4]
 80639fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a00:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8063a04:	d036      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a06:	687b      	ldr	r3, [r7, #4]
 8063a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a0a:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8063a0e:	d031      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a10:	687b      	ldr	r3, [r7, #4]
 8063a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8063a18:	d02c      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a1a:	687b      	ldr	r3, [r7, #4]
 8063a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a1e:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8063a22:	d027      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a24:	687b      	ldr	r3, [r7, #4]
 8063a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a28:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8063a2c:	d022      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a2e:	687b      	ldr	r3, [r7, #4]
 8063a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a32:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8063a36:	d01d      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a38:	687b      	ldr	r3, [r7, #4]
 8063a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a3c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8063a40:	d018      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a42:	687b      	ldr	r3, [r7, #4]
 8063a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a46:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8063a4a:	d013      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a4c:	687b      	ldr	r3, [r7, #4]
 8063a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a50:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8063a54:	d00e      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a56:	687b      	ldr	r3, [r7, #4]
 8063a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a5a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8063a5e:	d009      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a60:	687b      	ldr	r3, [r7, #4]
 8063a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063a64:	4a55      	ldr	r2, [pc, #340]	; (8063bbc <HAL_ADC_Init+0x2b8>)
 8063a66:	4293      	cmp	r3, r2
 8063a68:	d004      	beq.n	8063a74 <HAL_ADC_Init+0x170>
 8063a6a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8063a6e:	4852      	ldr	r0, [pc, #328]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063a70:	f7ff fa4d 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8063a74:	687b      	ldr	r3, [r7, #4]
 8063a76:	68db      	ldr	r3, [r3, #12]
 8063a78:	2b00      	cmp	r3, #0
 8063a7a:	d009      	beq.n	8063a90 <HAL_ADC_Init+0x18c>
 8063a7c:	687b      	ldr	r3, [r7, #4]
 8063a7e:	68db      	ldr	r3, [r3, #12]
 8063a80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8063a84:	d004      	beq.n	8063a90 <HAL_ADC_Init+0x18c>
 8063a86:	f240 1149 	movw	r1, #329	; 0x149
 8063a8a:	484b      	ldr	r0, [pc, #300]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063a8c:	f7ff fa3f 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8063a90:	687b      	ldr	r3, [r7, #4]
 8063a92:	69db      	ldr	r3, [r3, #28]
 8063a94:	2b00      	cmp	r3, #0
 8063a96:	d003      	beq.n	8063aa0 <HAL_ADC_Init+0x19c>
 8063a98:	687b      	ldr	r3, [r7, #4]
 8063a9a:	69db      	ldr	r3, [r3, #28]
 8063a9c:	2b10      	cmp	r3, #16
 8063a9e:	d904      	bls.n	8063aaa <HAL_ADC_Init+0x1a6>
 8063aa0:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8063aa4:	4844      	ldr	r0, [pc, #272]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063aa6:	f7ff fa32 	bl	8062f0e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8063aaa:	687b      	ldr	r3, [r7, #4]
 8063aac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8063ab0:	2b00      	cmp	r3, #0
 8063ab2:	d009      	beq.n	8063ac8 <HAL_ADC_Init+0x1c4>
 8063ab4:	687b      	ldr	r3, [r7, #4]
 8063ab6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8063aba:	2b01      	cmp	r3, #1
 8063abc:	d004      	beq.n	8063ac8 <HAL_ADC_Init+0x1c4>
 8063abe:	f240 114b 	movw	r1, #331	; 0x14b
 8063ac2:	483d      	ldr	r0, [pc, #244]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063ac4:	f7ff fa23 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8063ac8:	687b      	ldr	r3, [r7, #4]
 8063aca:	695b      	ldr	r3, [r3, #20]
 8063acc:	2b01      	cmp	r3, #1
 8063ace:	d00c      	beq.n	8063aea <HAL_ADC_Init+0x1e6>
 8063ad0:	687b      	ldr	r3, [r7, #4]
 8063ad2:	695b      	ldr	r3, [r3, #20]
 8063ad4:	2b00      	cmp	r3, #0
 8063ad6:	d008      	beq.n	8063aea <HAL_ADC_Init+0x1e6>
 8063ad8:	687b      	ldr	r3, [r7, #4]
 8063ada:	695b      	ldr	r3, [r3, #20]
 8063adc:	2b02      	cmp	r3, #2
 8063ade:	d004      	beq.n	8063aea <HAL_ADC_Init+0x1e6>
 8063ae0:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8063ae4:	4834      	ldr	r0, [pc, #208]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063ae6:	f7ff fa12 	bl	8062f0e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8063aea:	687b      	ldr	r3, [r7, #4]
 8063aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8063af0:	2b00      	cmp	r3, #0
 8063af2:	d009      	beq.n	8063b08 <HAL_ADC_Init+0x204>
 8063af4:	687b      	ldr	r3, [r7, #4]
 8063af6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8063afa:	2b01      	cmp	r3, #1
 8063afc:	d004      	beq.n	8063b08 <HAL_ADC_Init+0x204>
 8063afe:	f240 114d 	movw	r1, #333	; 0x14d
 8063b02:	482d      	ldr	r0, [pc, #180]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063b04:	f7ff fa03 	bl	8062f0e <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8063b08:	687b      	ldr	r3, [r7, #4]
 8063b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063b0c:	4a2b      	ldr	r2, [pc, #172]	; (8063bbc <HAL_ADC_Init+0x2b8>)
 8063b0e:	4293      	cmp	r3, r2
 8063b10:	d017      	beq.n	8063b42 <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8063b12:	687b      	ldr	r3, [r7, #4]
 8063b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063b16:	2b00      	cmp	r3, #0
 8063b18:	d013      	beq.n	8063b42 <HAL_ADC_Init+0x23e>
 8063b1a:	687b      	ldr	r3, [r7, #4]
 8063b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063b1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8063b22:	d00e      	beq.n	8063b42 <HAL_ADC_Init+0x23e>
 8063b24:	687b      	ldr	r3, [r7, #4]
 8063b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8063b2c:	d009      	beq.n	8063b42 <HAL_ADC_Init+0x23e>
 8063b2e:	687b      	ldr	r3, [r7, #4]
 8063b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063b32:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8063b36:	d004      	beq.n	8063b42 <HAL_ADC_Init+0x23e>
 8063b38:	f240 1151 	movw	r1, #337	; 0x151
 8063b3c:	481e      	ldr	r0, [pc, #120]	; (8063bb8 <HAL_ADC_Init+0x2b4>)
 8063b3e:	f7ff f9e6 	bl	8062f0e <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8063b42:	687b      	ldr	r3, [r7, #4]
 8063b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063b46:	2b00      	cmp	r3, #0
 8063b48:	d109      	bne.n	8063b5e <HAL_ADC_Init+0x25a>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8063b4a:	6878      	ldr	r0, [r7, #4]
 8063b4c:	f7fd fbfa 	bl	8061344 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8063b50:	687b      	ldr	r3, [r7, #4]
 8063b52:	2200      	movs	r2, #0
 8063b54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8063b56:	687b      	ldr	r3, [r7, #4]
 8063b58:	2200      	movs	r2, #0
 8063b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8063b5e:	687b      	ldr	r3, [r7, #4]
 8063b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063b62:	f003 0310 	and.w	r3, r3, #16
 8063b66:	2b00      	cmp	r3, #0
 8063b68:	d118      	bne.n	8063b9c <HAL_ADC_Init+0x298>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8063b6a:	687b      	ldr	r3, [r7, #4]
 8063b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063b6e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8063b72:	f023 0302 	bic.w	r3, r3, #2
 8063b76:	f043 0202 	orr.w	r2, r3, #2
 8063b7a:	687b      	ldr	r3, [r7, #4]
 8063b7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8063b7e:	6878      	ldr	r0, [r7, #4]
 8063b80:	f000 fc44 	bl	806440c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8063b84:	687b      	ldr	r3, [r7, #4]
 8063b86:	2200      	movs	r2, #0
 8063b88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8063b8a:	687b      	ldr	r3, [r7, #4]
 8063b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063b8e:	f023 0303 	bic.w	r3, r3, #3
 8063b92:	f043 0201 	orr.w	r2, r3, #1
 8063b96:	687b      	ldr	r3, [r7, #4]
 8063b98:	641a      	str	r2, [r3, #64]	; 0x40
 8063b9a:	e001      	b.n	8063ba0 <HAL_ADC_Init+0x29c>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8063b9c:	2301      	movs	r3, #1
 8063b9e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8063ba0:	687b      	ldr	r3, [r7, #4]
 8063ba2:	2200      	movs	r2, #0
 8063ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8063ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8063baa:	4618      	mov	r0, r3
 8063bac:	3710      	adds	r7, #16
 8063bae:	46bd      	mov	sp, r7
 8063bb0:	bd80      	pop	{r7, pc}
 8063bb2:	bf00      	nop
 8063bb4:	40012000 	.word	0x40012000
 8063bb8:	08077084 	.word	0x08077084
 8063bbc:	0f000001 	.word	0x0f000001

08063bc0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8063bc0:	b580      	push	{r7, lr}
 8063bc2:	b084      	sub	sp, #16
 8063bc4:	af00      	add	r7, sp, #0
 8063bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8063bc8:	2300      	movs	r3, #0
 8063bca:	60fb      	str	r3, [r7, #12]
 8063bcc:	2300      	movs	r3, #0
 8063bce:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8063bd0:	687b      	ldr	r3, [r7, #4]
 8063bd2:	7e1b      	ldrb	r3, [r3, #24]
 8063bd4:	2b00      	cmp	r3, #0
 8063bd6:	d008      	beq.n	8063bea <HAL_ADC_IRQHandler+0x2a>
 8063bd8:	687b      	ldr	r3, [r7, #4]
 8063bda:	7e1b      	ldrb	r3, [r3, #24]
 8063bdc:	2b01      	cmp	r3, #1
 8063bde:	d004      	beq.n	8063bea <HAL_ADC_IRQHandler+0x2a>
 8063be0:	f240 41b5 	movw	r1, #1205	; 0x4b5
 8063be4:	4860      	ldr	r0, [pc, #384]	; (8063d68 <HAL_ADC_IRQHandler+0x1a8>)
 8063be6:	f7ff f992 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8063bea:	687b      	ldr	r3, [r7, #4]
 8063bec:	69db      	ldr	r3, [r3, #28]
 8063bee:	2b00      	cmp	r3, #0
 8063bf0:	d003      	beq.n	8063bfa <HAL_ADC_IRQHandler+0x3a>
 8063bf2:	687b      	ldr	r3, [r7, #4]
 8063bf4:	69db      	ldr	r3, [r3, #28]
 8063bf6:	2b10      	cmp	r3, #16
 8063bf8:	d904      	bls.n	8063c04 <HAL_ADC_IRQHandler+0x44>
 8063bfa:	f240 41b6 	movw	r1, #1206	; 0x4b6
 8063bfe:	485a      	ldr	r0, [pc, #360]	; (8063d68 <HAL_ADC_IRQHandler+0x1a8>)
 8063c00:	f7ff f985 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8063c04:	687b      	ldr	r3, [r7, #4]
 8063c06:	695b      	ldr	r3, [r3, #20]
 8063c08:	2b01      	cmp	r3, #1
 8063c0a:	d00c      	beq.n	8063c26 <HAL_ADC_IRQHandler+0x66>
 8063c0c:	687b      	ldr	r3, [r7, #4]
 8063c0e:	695b      	ldr	r3, [r3, #20]
 8063c10:	2b00      	cmp	r3, #0
 8063c12:	d008      	beq.n	8063c26 <HAL_ADC_IRQHandler+0x66>
 8063c14:	687b      	ldr	r3, [r7, #4]
 8063c16:	695b      	ldr	r3, [r3, #20]
 8063c18:	2b02      	cmp	r3, #2
 8063c1a:	d004      	beq.n	8063c26 <HAL_ADC_IRQHandler+0x66>
 8063c1c:	f240 41b7 	movw	r1, #1207	; 0x4b7
 8063c20:	4851      	ldr	r0, [pc, #324]	; (8063d68 <HAL_ADC_IRQHandler+0x1a8>)
 8063c22:	f7ff f974 	bl	8062f0e <assert_failed>
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8063c26:	687b      	ldr	r3, [r7, #4]
 8063c28:	681b      	ldr	r3, [r3, #0]
 8063c2a:	681b      	ldr	r3, [r3, #0]
 8063c2c:	f003 0302 	and.w	r3, r3, #2
 8063c30:	2b02      	cmp	r3, #2
 8063c32:	bf0c      	ite	eq
 8063c34:	2301      	moveq	r3, #1
 8063c36:	2300      	movne	r3, #0
 8063c38:	b2db      	uxtb	r3, r3
 8063c3a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8063c3c:	687b      	ldr	r3, [r7, #4]
 8063c3e:	681b      	ldr	r3, [r3, #0]
 8063c40:	685b      	ldr	r3, [r3, #4]
 8063c42:	f003 0320 	and.w	r3, r3, #32
 8063c46:	2b20      	cmp	r3, #32
 8063c48:	bf0c      	ite	eq
 8063c4a:	2301      	moveq	r3, #1
 8063c4c:	2300      	movne	r3, #0
 8063c4e:	b2db      	uxtb	r3, r3
 8063c50:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8063c52:	68fb      	ldr	r3, [r7, #12]
 8063c54:	2b00      	cmp	r3, #0
 8063c56:	d049      	beq.n	8063cec <HAL_ADC_IRQHandler+0x12c>
 8063c58:	68bb      	ldr	r3, [r7, #8]
 8063c5a:	2b00      	cmp	r3, #0
 8063c5c:	d046      	beq.n	8063cec <HAL_ADC_IRQHandler+0x12c>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8063c5e:	687b      	ldr	r3, [r7, #4]
 8063c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063c62:	f003 0310 	and.w	r3, r3, #16
 8063c66:	2b00      	cmp	r3, #0
 8063c68:	d105      	bne.n	8063c76 <HAL_ADC_IRQHandler+0xb6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8063c6a:	687b      	ldr	r3, [r7, #4]
 8063c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063c6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8063c72:	687b      	ldr	r3, [r7, #4]
 8063c74:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8063c76:	687b      	ldr	r3, [r7, #4]
 8063c78:	681b      	ldr	r3, [r3, #0]
 8063c7a:	689b      	ldr	r3, [r3, #8]
 8063c7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8063c80:	2b00      	cmp	r3, #0
 8063c82:	d12b      	bne.n	8063cdc <HAL_ADC_IRQHandler+0x11c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8063c84:	687b      	ldr	r3, [r7, #4]
 8063c86:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8063c88:	2b00      	cmp	r3, #0
 8063c8a:	d127      	bne.n	8063cdc <HAL_ADC_IRQHandler+0x11c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8063c8c:	687b      	ldr	r3, [r7, #4]
 8063c8e:	681b      	ldr	r3, [r3, #0]
 8063c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063c92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8063c96:	2b00      	cmp	r3, #0
 8063c98:	d006      	beq.n	8063ca8 <HAL_ADC_IRQHandler+0xe8>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8063c9a:	687b      	ldr	r3, [r7, #4]
 8063c9c:	681b      	ldr	r3, [r3, #0]
 8063c9e:	689b      	ldr	r3, [r3, #8]
 8063ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8063ca4:	2b00      	cmp	r3, #0
 8063ca6:	d119      	bne.n	8063cdc <HAL_ADC_IRQHandler+0x11c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8063ca8:	687b      	ldr	r3, [r7, #4]
 8063caa:	681b      	ldr	r3, [r3, #0]
 8063cac:	685a      	ldr	r2, [r3, #4]
 8063cae:	687b      	ldr	r3, [r7, #4]
 8063cb0:	681b      	ldr	r3, [r3, #0]
 8063cb2:	f022 0220 	bic.w	r2, r2, #32
 8063cb6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8063cb8:	687b      	ldr	r3, [r7, #4]
 8063cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063cbc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8063cc0:	687b      	ldr	r3, [r7, #4]
 8063cc2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8063cc4:	687b      	ldr	r3, [r7, #4]
 8063cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063cc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8063ccc:	2b00      	cmp	r3, #0
 8063cce:	d105      	bne.n	8063cdc <HAL_ADC_IRQHandler+0x11c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8063cd0:	687b      	ldr	r3, [r7, #4]
 8063cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063cd4:	f043 0201 	orr.w	r2, r3, #1
 8063cd8:	687b      	ldr	r3, [r7, #4]
 8063cda:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8063cdc:	6878      	ldr	r0, [r7, #4]
 8063cde:	f000 f9f7 	bl	80640d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8063ce2:	687b      	ldr	r3, [r7, #4]
 8063ce4:	681b      	ldr	r3, [r3, #0]
 8063ce6:	f06f 0212 	mvn.w	r2, #18
 8063cea:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8063cec:	687b      	ldr	r3, [r7, #4]
 8063cee:	681b      	ldr	r3, [r3, #0]
 8063cf0:	681b      	ldr	r3, [r3, #0]
 8063cf2:	f003 0304 	and.w	r3, r3, #4
 8063cf6:	2b04      	cmp	r3, #4
 8063cf8:	bf0c      	ite	eq
 8063cfa:	2301      	moveq	r3, #1
 8063cfc:	2300      	movne	r3, #0
 8063cfe:	b2db      	uxtb	r3, r3
 8063d00:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8063d02:	687b      	ldr	r3, [r7, #4]
 8063d04:	681b      	ldr	r3, [r3, #0]
 8063d06:	685b      	ldr	r3, [r3, #4]
 8063d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8063d0c:	2b80      	cmp	r3, #128	; 0x80
 8063d0e:	bf0c      	ite	eq
 8063d10:	2301      	moveq	r3, #1
 8063d12:	2300      	movne	r3, #0
 8063d14:	b2db      	uxtb	r3, r3
 8063d16:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8063d18:	68fb      	ldr	r3, [r7, #12]
 8063d1a:	2b00      	cmp	r3, #0
 8063d1c:	d05a      	beq.n	8063dd4 <HAL_ADC_IRQHandler+0x214>
 8063d1e:	68bb      	ldr	r3, [r7, #8]
 8063d20:	2b00      	cmp	r3, #0
 8063d22:	d057      	beq.n	8063dd4 <HAL_ADC_IRQHandler+0x214>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8063d24:	687b      	ldr	r3, [r7, #4]
 8063d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063d28:	f003 0310 	and.w	r3, r3, #16
 8063d2c:	2b00      	cmp	r3, #0
 8063d2e:	d105      	bne.n	8063d3c <HAL_ADC_IRQHandler+0x17c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8063d30:	687b      	ldr	r3, [r7, #4]
 8063d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063d34:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8063d38:	687b      	ldr	r3, [r7, #4]
 8063d3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8063d3c:	687b      	ldr	r3, [r7, #4]
 8063d3e:	681b      	ldr	r3, [r3, #0]
 8063d40:	689b      	ldr	r3, [r3, #8]
 8063d42:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8063d46:	2b00      	cmp	r3, #0
 8063d48:	d13c      	bne.n	8063dc4 <HAL_ADC_IRQHandler+0x204>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8063d4a:	687b      	ldr	r3, [r7, #4]
 8063d4c:	681b      	ldr	r3, [r3, #0]
 8063d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8063d50:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8063d54:	2b00      	cmp	r3, #0
 8063d56:	d009      	beq.n	8063d6c <HAL_ADC_IRQHandler+0x1ac>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8063d58:	687b      	ldr	r3, [r7, #4]
 8063d5a:	681b      	ldr	r3, [r3, #0]
 8063d5c:	689b      	ldr	r3, [r3, #8]
 8063d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8063d62:	2b00      	cmp	r3, #0
 8063d64:	d12e      	bne.n	8063dc4 <HAL_ADC_IRQHandler+0x204>
 8063d66:	e001      	b.n	8063d6c <HAL_ADC_IRQHandler+0x1ac>
 8063d68:	08077084 	.word	0x08077084
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8063d6c:	687b      	ldr	r3, [r7, #4]
 8063d6e:	681b      	ldr	r3, [r3, #0]
 8063d70:	685b      	ldr	r3, [r3, #4]
 8063d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8063d76:	2b00      	cmp	r3, #0
 8063d78:	d124      	bne.n	8063dc4 <HAL_ADC_IRQHandler+0x204>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8063d7a:	687b      	ldr	r3, [r7, #4]
 8063d7c:	681b      	ldr	r3, [r3, #0]
 8063d7e:	689b      	ldr	r3, [r3, #8]
 8063d80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8063d84:	2b00      	cmp	r3, #0
 8063d86:	d11d      	bne.n	8063dc4 <HAL_ADC_IRQHandler+0x204>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8063d88:	687b      	ldr	r3, [r7, #4]
 8063d8a:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8063d8c:	2b00      	cmp	r3, #0
 8063d8e:	d119      	bne.n	8063dc4 <HAL_ADC_IRQHandler+0x204>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8063d90:	687b      	ldr	r3, [r7, #4]
 8063d92:	681b      	ldr	r3, [r3, #0]
 8063d94:	685a      	ldr	r2, [r3, #4]
 8063d96:	687b      	ldr	r3, [r7, #4]
 8063d98:	681b      	ldr	r3, [r3, #0]
 8063d9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8063d9e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8063da0:	687b      	ldr	r3, [r7, #4]
 8063da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063da4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8063da8:	687b      	ldr	r3, [r7, #4]
 8063daa:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8063dac:	687b      	ldr	r3, [r7, #4]
 8063dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8063db4:	2b00      	cmp	r3, #0
 8063db6:	d105      	bne.n	8063dc4 <HAL_ADC_IRQHandler+0x204>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8063db8:	687b      	ldr	r3, [r7, #4]
 8063dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063dbc:	f043 0201 	orr.w	r2, r3, #1
 8063dc0:	687b      	ldr	r3, [r7, #4]
 8063dc2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8063dc4:	6878      	ldr	r0, [r7, #4]
 8063dc6:	f000 fcad 	bl	8064724 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8063dca:	687b      	ldr	r3, [r7, #4]
 8063dcc:	681b      	ldr	r3, [r3, #0]
 8063dce:	f06f 020c 	mvn.w	r2, #12
 8063dd2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8063dd4:	687b      	ldr	r3, [r7, #4]
 8063dd6:	681b      	ldr	r3, [r3, #0]
 8063dd8:	681b      	ldr	r3, [r3, #0]
 8063dda:	f003 0301 	and.w	r3, r3, #1
 8063dde:	2b01      	cmp	r3, #1
 8063de0:	bf0c      	ite	eq
 8063de2:	2301      	moveq	r3, #1
 8063de4:	2300      	movne	r3, #0
 8063de6:	b2db      	uxtb	r3, r3
 8063de8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8063dea:	687b      	ldr	r3, [r7, #4]
 8063dec:	681b      	ldr	r3, [r3, #0]
 8063dee:	685b      	ldr	r3, [r3, #4]
 8063df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8063df4:	2b40      	cmp	r3, #64	; 0x40
 8063df6:	bf0c      	ite	eq
 8063df8:	2301      	moveq	r3, #1
 8063dfa:	2300      	movne	r3, #0
 8063dfc:	b2db      	uxtb	r3, r3
 8063dfe:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8063e00:	68fb      	ldr	r3, [r7, #12]
 8063e02:	2b00      	cmp	r3, #0
 8063e04:	d017      	beq.n	8063e36 <HAL_ADC_IRQHandler+0x276>
 8063e06:	68bb      	ldr	r3, [r7, #8]
 8063e08:	2b00      	cmp	r3, #0
 8063e0a:	d014      	beq.n	8063e36 <HAL_ADC_IRQHandler+0x276>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8063e0c:	687b      	ldr	r3, [r7, #4]
 8063e0e:	681b      	ldr	r3, [r3, #0]
 8063e10:	681b      	ldr	r3, [r3, #0]
 8063e12:	f003 0301 	and.w	r3, r3, #1
 8063e16:	2b01      	cmp	r3, #1
 8063e18:	d10d      	bne.n	8063e36 <HAL_ADC_IRQHandler+0x276>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8063e1a:	687b      	ldr	r3, [r7, #4]
 8063e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063e1e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8063e22:	687b      	ldr	r3, [r7, #4]
 8063e24:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8063e26:	6878      	ldr	r0, [r7, #4]
 8063e28:	f000 f966 	bl	80640f8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8063e2c:	687b      	ldr	r3, [r7, #4]
 8063e2e:	681b      	ldr	r3, [r3, #0]
 8063e30:	f06f 0201 	mvn.w	r2, #1
 8063e34:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8063e36:	687b      	ldr	r3, [r7, #4]
 8063e38:	681b      	ldr	r3, [r3, #0]
 8063e3a:	681b      	ldr	r3, [r3, #0]
 8063e3c:	f003 0320 	and.w	r3, r3, #32
 8063e40:	2b20      	cmp	r3, #32
 8063e42:	bf0c      	ite	eq
 8063e44:	2301      	moveq	r3, #1
 8063e46:	2300      	movne	r3, #0
 8063e48:	b2db      	uxtb	r3, r3
 8063e4a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8063e4c:	687b      	ldr	r3, [r7, #4]
 8063e4e:	681b      	ldr	r3, [r3, #0]
 8063e50:	685b      	ldr	r3, [r3, #4]
 8063e52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8063e56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8063e5a:	bf0c      	ite	eq
 8063e5c:	2301      	moveq	r3, #1
 8063e5e:	2300      	movne	r3, #0
 8063e60:	b2db      	uxtb	r3, r3
 8063e62:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8063e64:	68fb      	ldr	r3, [r7, #12]
 8063e66:	2b00      	cmp	r3, #0
 8063e68:	d015      	beq.n	8063e96 <HAL_ADC_IRQHandler+0x2d6>
 8063e6a:	68bb      	ldr	r3, [r7, #8]
 8063e6c:	2b00      	cmp	r3, #0
 8063e6e:	d012      	beq.n	8063e96 <HAL_ADC_IRQHandler+0x2d6>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8063e70:	687b      	ldr	r3, [r7, #4]
 8063e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8063e74:	f043 0202 	orr.w	r2, r3, #2
 8063e78:	687b      	ldr	r3, [r7, #4]
 8063e7a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8063e7c:	687b      	ldr	r3, [r7, #4]
 8063e7e:	681b      	ldr	r3, [r3, #0]
 8063e80:	f06f 0220 	mvn.w	r2, #32
 8063e84:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8063e86:	6878      	ldr	r0, [r7, #4]
 8063e88:	f000 f940 	bl	806410c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8063e8c:	687b      	ldr	r3, [r7, #4]
 8063e8e:	681b      	ldr	r3, [r3, #0]
 8063e90:	f06f 0220 	mvn.w	r2, #32
 8063e94:	601a      	str	r2, [r3, #0]
  }
}
 8063e96:	bf00      	nop
 8063e98:	3710      	adds	r7, #16
 8063e9a:	46bd      	mov	sp, r7
 8063e9c:	bd80      	pop	{r7, pc}
 8063e9e:	bf00      	nop

08063ea0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8063ea0:	b580      	push	{r7, lr}
 8063ea2:	b086      	sub	sp, #24
 8063ea4:	af00      	add	r7, sp, #0
 8063ea6:	60f8      	str	r0, [r7, #12]
 8063ea8:	60b9      	str	r1, [r7, #8]
 8063eaa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8063eac:	2300      	movs	r3, #0
 8063eae:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8063eb0:	68fb      	ldr	r3, [r7, #12]
 8063eb2:	7e1b      	ldrb	r3, [r3, #24]
 8063eb4:	2b00      	cmp	r3, #0
 8063eb6:	d008      	beq.n	8063eca <HAL_ADC_Start_DMA+0x2a>
 8063eb8:	68fb      	ldr	r3, [r7, #12]
 8063eba:	7e1b      	ldrb	r3, [r3, #24]
 8063ebc:	2b01      	cmp	r3, #1
 8063ebe:	d004      	beq.n	8063eca <HAL_ADC_Start_DMA+0x2a>
 8063ec0:	f44f 61ab 	mov.w	r1, #1368	; 0x558
 8063ec4:	487a      	ldr	r0, [pc, #488]	; (80640b0 <HAL_ADC_Start_DMA+0x210>)
 8063ec6:	f7ff f822 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8063eca:	68fb      	ldr	r3, [r7, #12]
 8063ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063ece:	2b00      	cmp	r3, #0
 8063ed0:	d013      	beq.n	8063efa <HAL_ADC_Start_DMA+0x5a>
 8063ed2:	68fb      	ldr	r3, [r7, #12]
 8063ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063ed6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8063eda:	d00e      	beq.n	8063efa <HAL_ADC_Start_DMA+0x5a>
 8063edc:	68fb      	ldr	r3, [r7, #12]
 8063ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063ee0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8063ee4:	d009      	beq.n	8063efa <HAL_ADC_Start_DMA+0x5a>
 8063ee6:	68fb      	ldr	r3, [r7, #12]
 8063ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8063eea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8063eee:	d004      	beq.n	8063efa <HAL_ADC_Start_DMA+0x5a>
 8063ef0:	f240 5159 	movw	r1, #1369	; 0x559
 8063ef4:	486e      	ldr	r0, [pc, #440]	; (80640b0 <HAL_ADC_Start_DMA+0x210>)
 8063ef6:	f7ff f80a 	bl	8062f0e <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8063efa:	68fb      	ldr	r3, [r7, #12]
 8063efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8063f00:	2b01      	cmp	r3, #1
 8063f02:	d101      	bne.n	8063f08 <HAL_ADC_Start_DMA+0x68>
 8063f04:	2302      	movs	r3, #2
 8063f06:	e0ce      	b.n	80640a6 <HAL_ADC_Start_DMA+0x206>
 8063f08:	68fb      	ldr	r3, [r7, #12]
 8063f0a:	2201      	movs	r2, #1
 8063f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8063f10:	68fb      	ldr	r3, [r7, #12]
 8063f12:	681b      	ldr	r3, [r3, #0]
 8063f14:	689b      	ldr	r3, [r3, #8]
 8063f16:	f003 0301 	and.w	r3, r3, #1
 8063f1a:	2b01      	cmp	r3, #1
 8063f1c:	d018      	beq.n	8063f50 <HAL_ADC_Start_DMA+0xb0>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8063f1e:	68fb      	ldr	r3, [r7, #12]
 8063f20:	681b      	ldr	r3, [r3, #0]
 8063f22:	689a      	ldr	r2, [r3, #8]
 8063f24:	68fb      	ldr	r3, [r7, #12]
 8063f26:	681b      	ldr	r3, [r3, #0]
 8063f28:	f042 0201 	orr.w	r2, r2, #1
 8063f2c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8063f2e:	4b61      	ldr	r3, [pc, #388]	; (80640b4 <HAL_ADC_Start_DMA+0x214>)
 8063f30:	681b      	ldr	r3, [r3, #0]
 8063f32:	4a61      	ldr	r2, [pc, #388]	; (80640b8 <HAL_ADC_Start_DMA+0x218>)
 8063f34:	fba2 2303 	umull	r2, r3, r2, r3
 8063f38:	0c9a      	lsrs	r2, r3, #18
 8063f3a:	4613      	mov	r3, r2
 8063f3c:	005b      	lsls	r3, r3, #1
 8063f3e:	4413      	add	r3, r2
 8063f40:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8063f42:	e002      	b.n	8063f4a <HAL_ADC_Start_DMA+0xaa>
    {
      counter--;
 8063f44:	693b      	ldr	r3, [r7, #16]
 8063f46:	3b01      	subs	r3, #1
 8063f48:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8063f4a:	693b      	ldr	r3, [r7, #16]
 8063f4c:	2b00      	cmp	r3, #0
 8063f4e:	d1f9      	bne.n	8063f44 <HAL_ADC_Start_DMA+0xa4>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8063f50:	68fb      	ldr	r3, [r7, #12]
 8063f52:	681b      	ldr	r3, [r3, #0]
 8063f54:	689b      	ldr	r3, [r3, #8]
 8063f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8063f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8063f5e:	d107      	bne.n	8063f70 <HAL_ADC_Start_DMA+0xd0>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8063f60:	68fb      	ldr	r3, [r7, #12]
 8063f62:	681b      	ldr	r3, [r3, #0]
 8063f64:	689a      	ldr	r2, [r3, #8]
 8063f66:	68fb      	ldr	r3, [r7, #12]
 8063f68:	681b      	ldr	r3, [r3, #0]
 8063f6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8063f6e:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8063f70:	68fb      	ldr	r3, [r7, #12]
 8063f72:	681b      	ldr	r3, [r3, #0]
 8063f74:	689b      	ldr	r3, [r3, #8]
 8063f76:	f003 0301 	and.w	r3, r3, #1
 8063f7a:	2b01      	cmp	r3, #1
 8063f7c:	f040 8086 	bne.w	806408c <HAL_ADC_Start_DMA+0x1ec>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8063f80:	68fb      	ldr	r3, [r7, #12]
 8063f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063f84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8063f88:	f023 0301 	bic.w	r3, r3, #1
 8063f8c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8063f90:	68fb      	ldr	r3, [r7, #12]
 8063f92:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8063f94:	68fb      	ldr	r3, [r7, #12]
 8063f96:	681b      	ldr	r3, [r3, #0]
 8063f98:	685b      	ldr	r3, [r3, #4]
 8063f9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8063f9e:	2b00      	cmp	r3, #0
 8063fa0:	d007      	beq.n	8063fb2 <HAL_ADC_Start_DMA+0x112>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8063fa2:	68fb      	ldr	r3, [r7, #12]
 8063fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063fa6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8063faa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8063fae:	68fb      	ldr	r3, [r7, #12]
 8063fb0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8063fb2:	68fb      	ldr	r3, [r7, #12]
 8063fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8063fb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8063fba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8063fbe:	d106      	bne.n	8063fce <HAL_ADC_Start_DMA+0x12e>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8063fc0:	68fb      	ldr	r3, [r7, #12]
 8063fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8063fc4:	f023 0206 	bic.w	r2, r3, #6
 8063fc8:	68fb      	ldr	r3, [r7, #12]
 8063fca:	645a      	str	r2, [r3, #68]	; 0x44
 8063fcc:	e002      	b.n	8063fd4 <HAL_ADC_Start_DMA+0x134>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8063fce:	68fb      	ldr	r3, [r7, #12]
 8063fd0:	2200      	movs	r2, #0
 8063fd2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8063fd4:	68fb      	ldr	r3, [r7, #12]
 8063fd6:	2200      	movs	r2, #0
 8063fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8063fdc:	4b37      	ldr	r3, [pc, #220]	; (80640bc <HAL_ADC_Start_DMA+0x21c>)
 8063fde:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8063fe0:	68fb      	ldr	r3, [r7, #12]
 8063fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8063fe4:	4a36      	ldr	r2, [pc, #216]	; (80640c0 <HAL_ADC_Start_DMA+0x220>)
 8063fe6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8063fe8:	68fb      	ldr	r3, [r7, #12]
 8063fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8063fec:	4a35      	ldr	r2, [pc, #212]	; (80640c4 <HAL_ADC_Start_DMA+0x224>)
 8063fee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8063ff0:	68fb      	ldr	r3, [r7, #12]
 8063ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8063ff4:	4a34      	ldr	r2, [pc, #208]	; (80640c8 <HAL_ADC_Start_DMA+0x228>)
 8063ff6:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8063ff8:	68fb      	ldr	r3, [r7, #12]
 8063ffa:	681b      	ldr	r3, [r3, #0]
 8063ffc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8064000:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8064002:	68fb      	ldr	r3, [r7, #12]
 8064004:	681b      	ldr	r3, [r3, #0]
 8064006:	685a      	ldr	r2, [r3, #4]
 8064008:	68fb      	ldr	r3, [r7, #12]
 806400a:	681b      	ldr	r3, [r3, #0]
 806400c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8064010:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8064012:	68fb      	ldr	r3, [r7, #12]
 8064014:	681b      	ldr	r3, [r3, #0]
 8064016:	689a      	ldr	r2, [r3, #8]
 8064018:	68fb      	ldr	r3, [r7, #12]
 806401a:	681b      	ldr	r3, [r3, #0]
 806401c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8064020:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8064022:	68fb      	ldr	r3, [r7, #12]
 8064024:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8064026:	68fb      	ldr	r3, [r7, #12]
 8064028:	681b      	ldr	r3, [r3, #0]
 806402a:	334c      	adds	r3, #76	; 0x4c
 806402c:	4619      	mov	r1, r3
 806402e:	68ba      	ldr	r2, [r7, #8]
 8064030:	687b      	ldr	r3, [r7, #4]
 8064032:	f000 fec9 	bl	8064dc8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8064036:	697b      	ldr	r3, [r7, #20]
 8064038:	685b      	ldr	r3, [r3, #4]
 806403a:	f003 031f 	and.w	r3, r3, #31
 806403e:	2b00      	cmp	r3, #0
 8064040:	d10f      	bne.n	8064062 <HAL_ADC_Start_DMA+0x1c2>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8064042:	68fb      	ldr	r3, [r7, #12]
 8064044:	681b      	ldr	r3, [r3, #0]
 8064046:	689b      	ldr	r3, [r3, #8]
 8064048:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 806404c:	2b00      	cmp	r3, #0
 806404e:	d129      	bne.n	80640a4 <HAL_ADC_Start_DMA+0x204>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8064050:	68fb      	ldr	r3, [r7, #12]
 8064052:	681b      	ldr	r3, [r3, #0]
 8064054:	689a      	ldr	r2, [r3, #8]
 8064056:	68fb      	ldr	r3, [r7, #12]
 8064058:	681b      	ldr	r3, [r3, #0]
 806405a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 806405e:	609a      	str	r2, [r3, #8]
 8064060:	e020      	b.n	80640a4 <HAL_ADC_Start_DMA+0x204>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8064062:	68fb      	ldr	r3, [r7, #12]
 8064064:	681b      	ldr	r3, [r3, #0]
 8064066:	4a19      	ldr	r2, [pc, #100]	; (80640cc <HAL_ADC_Start_DMA+0x22c>)
 8064068:	4293      	cmp	r3, r2
 806406a:	d11b      	bne.n	80640a4 <HAL_ADC_Start_DMA+0x204>
 806406c:	68fb      	ldr	r3, [r7, #12]
 806406e:	681b      	ldr	r3, [r3, #0]
 8064070:	689b      	ldr	r3, [r3, #8]
 8064072:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8064076:	2b00      	cmp	r3, #0
 8064078:	d114      	bne.n	80640a4 <HAL_ADC_Start_DMA+0x204>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 806407a:	68fb      	ldr	r3, [r7, #12]
 806407c:	681b      	ldr	r3, [r3, #0]
 806407e:	689a      	ldr	r2, [r3, #8]
 8064080:	68fb      	ldr	r3, [r7, #12]
 8064082:	681b      	ldr	r3, [r3, #0]
 8064084:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8064088:	609a      	str	r2, [r3, #8]
 806408a:	e00b      	b.n	80640a4 <HAL_ADC_Start_DMA+0x204>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 806408c:	68fb      	ldr	r3, [r7, #12]
 806408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8064090:	f043 0210 	orr.w	r2, r3, #16
 8064094:	68fb      	ldr	r3, [r7, #12]
 8064096:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8064098:	68fb      	ldr	r3, [r7, #12]
 806409a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 806409c:	f043 0201 	orr.w	r2, r3, #1
 80640a0:	68fb      	ldr	r3, [r7, #12]
 80640a2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80640a4:	2300      	movs	r3, #0
}
 80640a6:	4618      	mov	r0, r3
 80640a8:	3718      	adds	r7, #24
 80640aa:	46bd      	mov	sp, r7
 80640ac:	bd80      	pop	{r7, pc}
 80640ae:	bf00      	nop
 80640b0:	08077084 	.word	0x08077084
 80640b4:	20000000 	.word	0x20000000
 80640b8:	431bde83 	.word	0x431bde83
 80640bc:	40012300 	.word	0x40012300
 80640c0:	08064621 	.word	0x08064621
 80640c4:	080646db 	.word	0x080646db
 80640c8:	080646f7 	.word	0x080646f7
 80640cc:	40012000 	.word	0x40012000

080640d0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80640d0:	b480      	push	{r7}
 80640d2:	b083      	sub	sp, #12
 80640d4:	af00      	add	r7, sp, #0
 80640d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80640d8:	bf00      	nop
 80640da:	370c      	adds	r7, #12
 80640dc:	46bd      	mov	sp, r7
 80640de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80640e2:	4770      	bx	lr

080640e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80640e4:	b480      	push	{r7}
 80640e6:	b083      	sub	sp, #12
 80640e8:	af00      	add	r7, sp, #0
 80640ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80640ec:	bf00      	nop
 80640ee:	370c      	adds	r7, #12
 80640f0:	46bd      	mov	sp, r7
 80640f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80640f6:	4770      	bx	lr

080640f8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80640f8:	b480      	push	{r7}
 80640fa:	b083      	sub	sp, #12
 80640fc:	af00      	add	r7, sp, #0
 80640fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8064100:	bf00      	nop
 8064102:	370c      	adds	r7, #12
 8064104:	46bd      	mov	sp, r7
 8064106:	f85d 7b04 	ldr.w	r7, [sp], #4
 806410a:	4770      	bx	lr

0806410c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 806410c:	b480      	push	{r7}
 806410e:	b083      	sub	sp, #12
 8064110:	af00      	add	r7, sp, #0
 8064112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8064114:	bf00      	nop
 8064116:	370c      	adds	r7, #12
 8064118:	46bd      	mov	sp, r7
 806411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 806411e:	4770      	bx	lr

08064120 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8064120:	b580      	push	{r7, lr}
 8064122:	b084      	sub	sp, #16
 8064124:	af00      	add	r7, sp, #0
 8064126:	6078      	str	r0, [r7, #4]
 8064128:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 806412a:	2300      	movs	r3, #0
 806412c:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 806412e:	683b      	ldr	r3, [r7, #0]
 8064130:	681b      	ldr	r3, [r3, #0]
 8064132:	2b12      	cmp	r3, #18
 8064134:	d909      	bls.n	806414a <HAL_ADC_ConfigChannel+0x2a>
 8064136:	683b      	ldr	r3, [r7, #0]
 8064138:	681b      	ldr	r3, [r3, #0]
 806413a:	4a72      	ldr	r2, [pc, #456]	; (8064304 <HAL_ADC_ConfigChannel+0x1e4>)
 806413c:	4293      	cmp	r3, r2
 806413e:	d004      	beq.n	806414a <HAL_ADC_ConfigChannel+0x2a>
 8064140:	f240 6189 	movw	r1, #1673	; 0x689
 8064144:	4870      	ldr	r0, [pc, #448]	; (8064308 <HAL_ADC_ConfigChannel+0x1e8>)
 8064146:	f7fe fee2 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 806414a:	683b      	ldr	r3, [r7, #0]
 806414c:	685b      	ldr	r3, [r3, #4]
 806414e:	2b00      	cmp	r3, #0
 8064150:	d003      	beq.n	806415a <HAL_ADC_ConfigChannel+0x3a>
 8064152:	683b      	ldr	r3, [r7, #0]
 8064154:	685b      	ldr	r3, [r3, #4]
 8064156:	2b10      	cmp	r3, #16
 8064158:	d904      	bls.n	8064164 <HAL_ADC_ConfigChannel+0x44>
 806415a:	f240 618a 	movw	r1, #1674	; 0x68a
 806415e:	486a      	ldr	r0, [pc, #424]	; (8064308 <HAL_ADC_ConfigChannel+0x1e8>)
 8064160:	f7fe fed5 	bl	8062f0e <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8064164:	683b      	ldr	r3, [r7, #0]
 8064166:	689b      	ldr	r3, [r3, #8]
 8064168:	2b00      	cmp	r3, #0
 806416a:	d020      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 806416c:	683b      	ldr	r3, [r7, #0]
 806416e:	689b      	ldr	r3, [r3, #8]
 8064170:	2b01      	cmp	r3, #1
 8064172:	d01c      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 8064174:	683b      	ldr	r3, [r7, #0]
 8064176:	689b      	ldr	r3, [r3, #8]
 8064178:	2b02      	cmp	r3, #2
 806417a:	d018      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 806417c:	683b      	ldr	r3, [r7, #0]
 806417e:	689b      	ldr	r3, [r3, #8]
 8064180:	2b03      	cmp	r3, #3
 8064182:	d014      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 8064184:	683b      	ldr	r3, [r7, #0]
 8064186:	689b      	ldr	r3, [r3, #8]
 8064188:	2b04      	cmp	r3, #4
 806418a:	d010      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 806418c:	683b      	ldr	r3, [r7, #0]
 806418e:	689b      	ldr	r3, [r3, #8]
 8064190:	2b05      	cmp	r3, #5
 8064192:	d00c      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 8064194:	683b      	ldr	r3, [r7, #0]
 8064196:	689b      	ldr	r3, [r3, #8]
 8064198:	2b06      	cmp	r3, #6
 806419a:	d008      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 806419c:	683b      	ldr	r3, [r7, #0]
 806419e:	689b      	ldr	r3, [r3, #8]
 80641a0:	2b07      	cmp	r3, #7
 80641a2:	d004      	beq.n	80641ae <HAL_ADC_ConfigChannel+0x8e>
 80641a4:	f240 618b 	movw	r1, #1675	; 0x68b
 80641a8:	4857      	ldr	r0, [pc, #348]	; (8064308 <HAL_ADC_ConfigChannel+0x1e8>)
 80641aa:	f7fe feb0 	bl	8062f0e <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80641ae:	687b      	ldr	r3, [r7, #4]
 80641b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80641b4:	2b01      	cmp	r3, #1
 80641b6:	d101      	bne.n	80641bc <HAL_ADC_ConfigChannel+0x9c>
 80641b8:	2302      	movs	r3, #2
 80641ba:	e118      	b.n	80643ee <HAL_ADC_ConfigChannel+0x2ce>
 80641bc:	687b      	ldr	r3, [r7, #4]
 80641be:	2201      	movs	r2, #1
 80641c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80641c4:	683b      	ldr	r3, [r7, #0]
 80641c6:	681b      	ldr	r3, [r3, #0]
 80641c8:	2b09      	cmp	r3, #9
 80641ca:	d925      	bls.n	8064218 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80641cc:	687b      	ldr	r3, [r7, #4]
 80641ce:	681b      	ldr	r3, [r3, #0]
 80641d0:	68d9      	ldr	r1, [r3, #12]
 80641d2:	683b      	ldr	r3, [r7, #0]
 80641d4:	681b      	ldr	r3, [r3, #0]
 80641d6:	b29b      	uxth	r3, r3
 80641d8:	461a      	mov	r2, r3
 80641da:	4613      	mov	r3, r2
 80641dc:	005b      	lsls	r3, r3, #1
 80641de:	4413      	add	r3, r2
 80641e0:	3b1e      	subs	r3, #30
 80641e2:	2207      	movs	r2, #7
 80641e4:	fa02 f303 	lsl.w	r3, r2, r3
 80641e8:	43da      	mvns	r2, r3
 80641ea:	687b      	ldr	r3, [r7, #4]
 80641ec:	681b      	ldr	r3, [r3, #0]
 80641ee:	400a      	ands	r2, r1
 80641f0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80641f2:	687b      	ldr	r3, [r7, #4]
 80641f4:	681b      	ldr	r3, [r3, #0]
 80641f6:	68d9      	ldr	r1, [r3, #12]
 80641f8:	683b      	ldr	r3, [r7, #0]
 80641fa:	689a      	ldr	r2, [r3, #8]
 80641fc:	683b      	ldr	r3, [r7, #0]
 80641fe:	681b      	ldr	r3, [r3, #0]
 8064200:	b29b      	uxth	r3, r3
 8064202:	4618      	mov	r0, r3
 8064204:	4603      	mov	r3, r0
 8064206:	005b      	lsls	r3, r3, #1
 8064208:	4403      	add	r3, r0
 806420a:	3b1e      	subs	r3, #30
 806420c:	409a      	lsls	r2, r3
 806420e:	687b      	ldr	r3, [r7, #4]
 8064210:	681b      	ldr	r3, [r3, #0]
 8064212:	430a      	orrs	r2, r1
 8064214:	60da      	str	r2, [r3, #12]
 8064216:	e022      	b.n	806425e <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8064218:	687b      	ldr	r3, [r7, #4]
 806421a:	681b      	ldr	r3, [r3, #0]
 806421c:	6919      	ldr	r1, [r3, #16]
 806421e:	683b      	ldr	r3, [r7, #0]
 8064220:	681b      	ldr	r3, [r3, #0]
 8064222:	b29b      	uxth	r3, r3
 8064224:	461a      	mov	r2, r3
 8064226:	4613      	mov	r3, r2
 8064228:	005b      	lsls	r3, r3, #1
 806422a:	4413      	add	r3, r2
 806422c:	2207      	movs	r2, #7
 806422e:	fa02 f303 	lsl.w	r3, r2, r3
 8064232:	43da      	mvns	r2, r3
 8064234:	687b      	ldr	r3, [r7, #4]
 8064236:	681b      	ldr	r3, [r3, #0]
 8064238:	400a      	ands	r2, r1
 806423a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 806423c:	687b      	ldr	r3, [r7, #4]
 806423e:	681b      	ldr	r3, [r3, #0]
 8064240:	6919      	ldr	r1, [r3, #16]
 8064242:	683b      	ldr	r3, [r7, #0]
 8064244:	689a      	ldr	r2, [r3, #8]
 8064246:	683b      	ldr	r3, [r7, #0]
 8064248:	681b      	ldr	r3, [r3, #0]
 806424a:	b29b      	uxth	r3, r3
 806424c:	4618      	mov	r0, r3
 806424e:	4603      	mov	r3, r0
 8064250:	005b      	lsls	r3, r3, #1
 8064252:	4403      	add	r3, r0
 8064254:	409a      	lsls	r2, r3
 8064256:	687b      	ldr	r3, [r7, #4]
 8064258:	681b      	ldr	r3, [r3, #0]
 806425a:	430a      	orrs	r2, r1
 806425c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 806425e:	683b      	ldr	r3, [r7, #0]
 8064260:	685b      	ldr	r3, [r3, #4]
 8064262:	2b06      	cmp	r3, #6
 8064264:	d824      	bhi.n	80642b0 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8064266:	687b      	ldr	r3, [r7, #4]
 8064268:	681b      	ldr	r3, [r3, #0]
 806426a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 806426c:	683b      	ldr	r3, [r7, #0]
 806426e:	685a      	ldr	r2, [r3, #4]
 8064270:	4613      	mov	r3, r2
 8064272:	009b      	lsls	r3, r3, #2
 8064274:	4413      	add	r3, r2
 8064276:	3b05      	subs	r3, #5
 8064278:	221f      	movs	r2, #31
 806427a:	fa02 f303 	lsl.w	r3, r2, r3
 806427e:	43da      	mvns	r2, r3
 8064280:	687b      	ldr	r3, [r7, #4]
 8064282:	681b      	ldr	r3, [r3, #0]
 8064284:	400a      	ands	r2, r1
 8064286:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8064288:	687b      	ldr	r3, [r7, #4]
 806428a:	681b      	ldr	r3, [r3, #0]
 806428c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 806428e:	683b      	ldr	r3, [r7, #0]
 8064290:	681b      	ldr	r3, [r3, #0]
 8064292:	b29b      	uxth	r3, r3
 8064294:	4618      	mov	r0, r3
 8064296:	683b      	ldr	r3, [r7, #0]
 8064298:	685a      	ldr	r2, [r3, #4]
 806429a:	4613      	mov	r3, r2
 806429c:	009b      	lsls	r3, r3, #2
 806429e:	4413      	add	r3, r2
 80642a0:	3b05      	subs	r3, #5
 80642a2:	fa00 f203 	lsl.w	r2, r0, r3
 80642a6:	687b      	ldr	r3, [r7, #4]
 80642a8:	681b      	ldr	r3, [r3, #0]
 80642aa:	430a      	orrs	r2, r1
 80642ac:	635a      	str	r2, [r3, #52]	; 0x34
 80642ae:	e051      	b.n	8064354 <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80642b0:	683b      	ldr	r3, [r7, #0]
 80642b2:	685b      	ldr	r3, [r3, #4]
 80642b4:	2b0c      	cmp	r3, #12
 80642b6:	d829      	bhi.n	806430c <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80642b8:	687b      	ldr	r3, [r7, #4]
 80642ba:	681b      	ldr	r3, [r3, #0]
 80642bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80642be:	683b      	ldr	r3, [r7, #0]
 80642c0:	685a      	ldr	r2, [r3, #4]
 80642c2:	4613      	mov	r3, r2
 80642c4:	009b      	lsls	r3, r3, #2
 80642c6:	4413      	add	r3, r2
 80642c8:	3b23      	subs	r3, #35	; 0x23
 80642ca:	221f      	movs	r2, #31
 80642cc:	fa02 f303 	lsl.w	r3, r2, r3
 80642d0:	43da      	mvns	r2, r3
 80642d2:	687b      	ldr	r3, [r7, #4]
 80642d4:	681b      	ldr	r3, [r3, #0]
 80642d6:	400a      	ands	r2, r1
 80642d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80642da:	687b      	ldr	r3, [r7, #4]
 80642dc:	681b      	ldr	r3, [r3, #0]
 80642de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80642e0:	683b      	ldr	r3, [r7, #0]
 80642e2:	681b      	ldr	r3, [r3, #0]
 80642e4:	b29b      	uxth	r3, r3
 80642e6:	4618      	mov	r0, r3
 80642e8:	683b      	ldr	r3, [r7, #0]
 80642ea:	685a      	ldr	r2, [r3, #4]
 80642ec:	4613      	mov	r3, r2
 80642ee:	009b      	lsls	r3, r3, #2
 80642f0:	4413      	add	r3, r2
 80642f2:	3b23      	subs	r3, #35	; 0x23
 80642f4:	fa00 f203 	lsl.w	r2, r0, r3
 80642f8:	687b      	ldr	r3, [r7, #4]
 80642fa:	681b      	ldr	r3, [r3, #0]
 80642fc:	430a      	orrs	r2, r1
 80642fe:	631a      	str	r2, [r3, #48]	; 0x30
 8064300:	e028      	b.n	8064354 <HAL_ADC_ConfigChannel+0x234>
 8064302:	bf00      	nop
 8064304:	10000012 	.word	0x10000012
 8064308:	08077084 	.word	0x08077084
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 806430c:	687b      	ldr	r3, [r7, #4]
 806430e:	681b      	ldr	r3, [r3, #0]
 8064310:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8064312:	683b      	ldr	r3, [r7, #0]
 8064314:	685a      	ldr	r2, [r3, #4]
 8064316:	4613      	mov	r3, r2
 8064318:	009b      	lsls	r3, r3, #2
 806431a:	4413      	add	r3, r2
 806431c:	3b41      	subs	r3, #65	; 0x41
 806431e:	221f      	movs	r2, #31
 8064320:	fa02 f303 	lsl.w	r3, r2, r3
 8064324:	43da      	mvns	r2, r3
 8064326:	687b      	ldr	r3, [r7, #4]
 8064328:	681b      	ldr	r3, [r3, #0]
 806432a:	400a      	ands	r2, r1
 806432c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 806432e:	687b      	ldr	r3, [r7, #4]
 8064330:	681b      	ldr	r3, [r3, #0]
 8064332:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8064334:	683b      	ldr	r3, [r7, #0]
 8064336:	681b      	ldr	r3, [r3, #0]
 8064338:	b29b      	uxth	r3, r3
 806433a:	4618      	mov	r0, r3
 806433c:	683b      	ldr	r3, [r7, #0]
 806433e:	685a      	ldr	r2, [r3, #4]
 8064340:	4613      	mov	r3, r2
 8064342:	009b      	lsls	r3, r3, #2
 8064344:	4413      	add	r3, r2
 8064346:	3b41      	subs	r3, #65	; 0x41
 8064348:	fa00 f203 	lsl.w	r2, r0, r3
 806434c:	687b      	ldr	r3, [r7, #4]
 806434e:	681b      	ldr	r3, [r3, #0]
 8064350:	430a      	orrs	r2, r1
 8064352:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8064354:	4b28      	ldr	r3, [pc, #160]	; (80643f8 <HAL_ADC_ConfigChannel+0x2d8>)
 8064356:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8064358:	687b      	ldr	r3, [r7, #4]
 806435a:	681b      	ldr	r3, [r3, #0]
 806435c:	4a27      	ldr	r2, [pc, #156]	; (80643fc <HAL_ADC_ConfigChannel+0x2dc>)
 806435e:	4293      	cmp	r3, r2
 8064360:	d10f      	bne.n	8064382 <HAL_ADC_ConfigChannel+0x262>
 8064362:	683b      	ldr	r3, [r7, #0]
 8064364:	681b      	ldr	r3, [r3, #0]
 8064366:	2b12      	cmp	r3, #18
 8064368:	d10b      	bne.n	8064382 <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 806436a:	68fb      	ldr	r3, [r7, #12]
 806436c:	685b      	ldr	r3, [r3, #4]
 806436e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8064372:	68fb      	ldr	r3, [r7, #12]
 8064374:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8064376:	68fb      	ldr	r3, [r7, #12]
 8064378:	685b      	ldr	r3, [r3, #4]
 806437a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 806437e:	68fb      	ldr	r3, [r7, #12]
 8064380:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8064382:	687b      	ldr	r3, [r7, #4]
 8064384:	681b      	ldr	r3, [r3, #0]
 8064386:	4a1d      	ldr	r2, [pc, #116]	; (80643fc <HAL_ADC_ConfigChannel+0x2dc>)
 8064388:	4293      	cmp	r3, r2
 806438a:	d12b      	bne.n	80643e4 <HAL_ADC_ConfigChannel+0x2c4>
 806438c:	683b      	ldr	r3, [r7, #0]
 806438e:	681b      	ldr	r3, [r3, #0]
 8064390:	4a1b      	ldr	r2, [pc, #108]	; (8064400 <HAL_ADC_ConfigChannel+0x2e0>)
 8064392:	4293      	cmp	r3, r2
 8064394:	d003      	beq.n	806439e <HAL_ADC_ConfigChannel+0x27e>
 8064396:	683b      	ldr	r3, [r7, #0]
 8064398:	681b      	ldr	r3, [r3, #0]
 806439a:	2b11      	cmp	r3, #17
 806439c:	d122      	bne.n	80643e4 <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 806439e:	68fb      	ldr	r3, [r7, #12]
 80643a0:	685b      	ldr	r3, [r3, #4]
 80643a2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80643a6:	68fb      	ldr	r3, [r7, #12]
 80643a8:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80643aa:	68fb      	ldr	r3, [r7, #12]
 80643ac:	685b      	ldr	r3, [r3, #4]
 80643ae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80643b2:	68fb      	ldr	r3, [r7, #12]
 80643b4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80643b6:	683b      	ldr	r3, [r7, #0]
 80643b8:	681b      	ldr	r3, [r3, #0]
 80643ba:	4a11      	ldr	r2, [pc, #68]	; (8064400 <HAL_ADC_ConfigChannel+0x2e0>)
 80643bc:	4293      	cmp	r3, r2
 80643be:	d111      	bne.n	80643e4 <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80643c0:	4b10      	ldr	r3, [pc, #64]	; (8064404 <HAL_ADC_ConfigChannel+0x2e4>)
 80643c2:	681b      	ldr	r3, [r3, #0]
 80643c4:	4a10      	ldr	r2, [pc, #64]	; (8064408 <HAL_ADC_ConfigChannel+0x2e8>)
 80643c6:	fba2 2303 	umull	r2, r3, r2, r3
 80643ca:	0c9a      	lsrs	r2, r3, #18
 80643cc:	4613      	mov	r3, r2
 80643ce:	009b      	lsls	r3, r3, #2
 80643d0:	4413      	add	r3, r2
 80643d2:	005b      	lsls	r3, r3, #1
 80643d4:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80643d6:	e002      	b.n	80643de <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 80643d8:	68bb      	ldr	r3, [r7, #8]
 80643da:	3b01      	subs	r3, #1
 80643dc:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80643de:	68bb      	ldr	r3, [r7, #8]
 80643e0:	2b00      	cmp	r3, #0
 80643e2:	d1f9      	bne.n	80643d8 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80643e4:	687b      	ldr	r3, [r7, #4]
 80643e6:	2200      	movs	r2, #0
 80643e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80643ec:	2300      	movs	r3, #0
}
 80643ee:	4618      	mov	r0, r3
 80643f0:	3710      	adds	r7, #16
 80643f2:	46bd      	mov	sp, r7
 80643f4:	bd80      	pop	{r7, pc}
 80643f6:	bf00      	nop
 80643f8:	40012300 	.word	0x40012300
 80643fc:	40012000 	.word	0x40012000
 8064400:	10000012 	.word	0x10000012
 8064404:	20000000 	.word	0x20000000
 8064408:	431bde83 	.word	0x431bde83

0806440c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 806440c:	b580      	push	{r7, lr}
 806440e:	b084      	sub	sp, #16
 8064410:	af00      	add	r7, sp, #0
 8064412:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8064414:	4b7f      	ldr	r3, [pc, #508]	; (8064614 <ADC_Init+0x208>)
 8064416:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8064418:	68fb      	ldr	r3, [r7, #12]
 806441a:	685b      	ldr	r3, [r3, #4]
 806441c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8064420:	68fb      	ldr	r3, [r7, #12]
 8064422:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8064424:	68fb      	ldr	r3, [r7, #12]
 8064426:	685a      	ldr	r2, [r3, #4]
 8064428:	687b      	ldr	r3, [r7, #4]
 806442a:	685b      	ldr	r3, [r3, #4]
 806442c:	431a      	orrs	r2, r3
 806442e:	68fb      	ldr	r3, [r7, #12]
 8064430:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8064432:	687b      	ldr	r3, [r7, #4]
 8064434:	681b      	ldr	r3, [r3, #0]
 8064436:	685a      	ldr	r2, [r3, #4]
 8064438:	687b      	ldr	r3, [r7, #4]
 806443a:	681b      	ldr	r3, [r3, #0]
 806443c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8064440:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8064442:	687b      	ldr	r3, [r7, #4]
 8064444:	681b      	ldr	r3, [r3, #0]
 8064446:	6859      	ldr	r1, [r3, #4]
 8064448:	687b      	ldr	r3, [r7, #4]
 806444a:	691b      	ldr	r3, [r3, #16]
 806444c:	021a      	lsls	r2, r3, #8
 806444e:	687b      	ldr	r3, [r7, #4]
 8064450:	681b      	ldr	r3, [r3, #0]
 8064452:	430a      	orrs	r2, r1
 8064454:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8064456:	687b      	ldr	r3, [r7, #4]
 8064458:	681b      	ldr	r3, [r3, #0]
 806445a:	685a      	ldr	r2, [r3, #4]
 806445c:	687b      	ldr	r3, [r7, #4]
 806445e:	681b      	ldr	r3, [r3, #0]
 8064460:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8064464:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8064466:	687b      	ldr	r3, [r7, #4]
 8064468:	681b      	ldr	r3, [r3, #0]
 806446a:	6859      	ldr	r1, [r3, #4]
 806446c:	687b      	ldr	r3, [r7, #4]
 806446e:	689a      	ldr	r2, [r3, #8]
 8064470:	687b      	ldr	r3, [r7, #4]
 8064472:	681b      	ldr	r3, [r3, #0]
 8064474:	430a      	orrs	r2, r1
 8064476:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8064478:	687b      	ldr	r3, [r7, #4]
 806447a:	681b      	ldr	r3, [r3, #0]
 806447c:	689a      	ldr	r2, [r3, #8]
 806447e:	687b      	ldr	r3, [r7, #4]
 8064480:	681b      	ldr	r3, [r3, #0]
 8064482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8064486:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8064488:	687b      	ldr	r3, [r7, #4]
 806448a:	681b      	ldr	r3, [r3, #0]
 806448c:	6899      	ldr	r1, [r3, #8]
 806448e:	687b      	ldr	r3, [r7, #4]
 8064490:	68da      	ldr	r2, [r3, #12]
 8064492:	687b      	ldr	r3, [r7, #4]
 8064494:	681b      	ldr	r3, [r3, #0]
 8064496:	430a      	orrs	r2, r1
 8064498:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 806449a:	687b      	ldr	r3, [r7, #4]
 806449c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806449e:	4a5e      	ldr	r2, [pc, #376]	; (8064618 <ADC_Init+0x20c>)
 80644a0:	4293      	cmp	r3, r2
 80644a2:	d022      	beq.n	80644ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80644a4:	687b      	ldr	r3, [r7, #4]
 80644a6:	681b      	ldr	r3, [r3, #0]
 80644a8:	689a      	ldr	r2, [r3, #8]
 80644aa:	687b      	ldr	r3, [r7, #4]
 80644ac:	681b      	ldr	r3, [r3, #0]
 80644ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80644b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80644b4:	687b      	ldr	r3, [r7, #4]
 80644b6:	681b      	ldr	r3, [r3, #0]
 80644b8:	6899      	ldr	r1, [r3, #8]
 80644ba:	687b      	ldr	r3, [r7, #4]
 80644bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80644be:	687b      	ldr	r3, [r7, #4]
 80644c0:	681b      	ldr	r3, [r3, #0]
 80644c2:	430a      	orrs	r2, r1
 80644c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80644c6:	687b      	ldr	r3, [r7, #4]
 80644c8:	681b      	ldr	r3, [r3, #0]
 80644ca:	689a      	ldr	r2, [r3, #8]
 80644cc:	687b      	ldr	r3, [r7, #4]
 80644ce:	681b      	ldr	r3, [r3, #0]
 80644d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80644d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80644d6:	687b      	ldr	r3, [r7, #4]
 80644d8:	681b      	ldr	r3, [r3, #0]
 80644da:	6899      	ldr	r1, [r3, #8]
 80644dc:	687b      	ldr	r3, [r7, #4]
 80644de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80644e0:	687b      	ldr	r3, [r7, #4]
 80644e2:	681b      	ldr	r3, [r3, #0]
 80644e4:	430a      	orrs	r2, r1
 80644e6:	609a      	str	r2, [r3, #8]
 80644e8:	e00f      	b.n	806450a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80644ea:	687b      	ldr	r3, [r7, #4]
 80644ec:	681b      	ldr	r3, [r3, #0]
 80644ee:	689a      	ldr	r2, [r3, #8]
 80644f0:	687b      	ldr	r3, [r7, #4]
 80644f2:	681b      	ldr	r3, [r3, #0]
 80644f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80644f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80644fa:	687b      	ldr	r3, [r7, #4]
 80644fc:	681b      	ldr	r3, [r3, #0]
 80644fe:	689a      	ldr	r2, [r3, #8]
 8064500:	687b      	ldr	r3, [r7, #4]
 8064502:	681b      	ldr	r3, [r3, #0]
 8064504:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8064508:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 806450a:	687b      	ldr	r3, [r7, #4]
 806450c:	681b      	ldr	r3, [r3, #0]
 806450e:	689a      	ldr	r2, [r3, #8]
 8064510:	687b      	ldr	r3, [r7, #4]
 8064512:	681b      	ldr	r3, [r3, #0]
 8064514:	f022 0202 	bic.w	r2, r2, #2
 8064518:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 806451a:	687b      	ldr	r3, [r7, #4]
 806451c:	681b      	ldr	r3, [r3, #0]
 806451e:	6899      	ldr	r1, [r3, #8]
 8064520:	687b      	ldr	r3, [r7, #4]
 8064522:	7e1b      	ldrb	r3, [r3, #24]
 8064524:	005a      	lsls	r2, r3, #1
 8064526:	687b      	ldr	r3, [r7, #4]
 8064528:	681b      	ldr	r3, [r3, #0]
 806452a:	430a      	orrs	r2, r1
 806452c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 806452e:	687b      	ldr	r3, [r7, #4]
 8064530:	f893 3020 	ldrb.w	r3, [r3, #32]
 8064534:	2b00      	cmp	r3, #0
 8064536:	d028      	beq.n	806458a <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8064538:	687b      	ldr	r3, [r7, #4]
 806453a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806453c:	2b00      	cmp	r3, #0
 806453e:	d003      	beq.n	8064548 <ADC_Init+0x13c>
 8064540:	687b      	ldr	r3, [r7, #4]
 8064542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064544:	2b08      	cmp	r3, #8
 8064546:	d904      	bls.n	8064552 <ADC_Init+0x146>
 8064548:	f240 71a6 	movw	r1, #1958	; 0x7a6
 806454c:	4833      	ldr	r0, [pc, #204]	; (806461c <ADC_Init+0x210>)
 806454e:	f7fe fcde 	bl	8062f0e <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8064552:	687b      	ldr	r3, [r7, #4]
 8064554:	681b      	ldr	r3, [r3, #0]
 8064556:	685a      	ldr	r2, [r3, #4]
 8064558:	687b      	ldr	r3, [r7, #4]
 806455a:	681b      	ldr	r3, [r3, #0]
 806455c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8064560:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8064562:	687b      	ldr	r3, [r7, #4]
 8064564:	681b      	ldr	r3, [r3, #0]
 8064566:	685a      	ldr	r2, [r3, #4]
 8064568:	687b      	ldr	r3, [r7, #4]
 806456a:	681b      	ldr	r3, [r3, #0]
 806456c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8064570:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8064572:	687b      	ldr	r3, [r7, #4]
 8064574:	681b      	ldr	r3, [r3, #0]
 8064576:	6859      	ldr	r1, [r3, #4]
 8064578:	687b      	ldr	r3, [r7, #4]
 806457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806457c:	3b01      	subs	r3, #1
 806457e:	035a      	lsls	r2, r3, #13
 8064580:	687b      	ldr	r3, [r7, #4]
 8064582:	681b      	ldr	r3, [r3, #0]
 8064584:	430a      	orrs	r2, r1
 8064586:	605a      	str	r2, [r3, #4]
 8064588:	e007      	b.n	806459a <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 806458a:	687b      	ldr	r3, [r7, #4]
 806458c:	681b      	ldr	r3, [r3, #0]
 806458e:	685a      	ldr	r2, [r3, #4]
 8064590:	687b      	ldr	r3, [r7, #4]
 8064592:	681b      	ldr	r3, [r3, #0]
 8064594:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8064598:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 806459a:	687b      	ldr	r3, [r7, #4]
 806459c:	681b      	ldr	r3, [r3, #0]
 806459e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80645a0:	687b      	ldr	r3, [r7, #4]
 80645a2:	681b      	ldr	r3, [r3, #0]
 80645a4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80645a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80645aa:	687b      	ldr	r3, [r7, #4]
 80645ac:	681b      	ldr	r3, [r3, #0]
 80645ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80645b0:	687b      	ldr	r3, [r7, #4]
 80645b2:	69db      	ldr	r3, [r3, #28]
 80645b4:	3b01      	subs	r3, #1
 80645b6:	051a      	lsls	r2, r3, #20
 80645b8:	687b      	ldr	r3, [r7, #4]
 80645ba:	681b      	ldr	r3, [r3, #0]
 80645bc:	430a      	orrs	r2, r1
 80645be:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80645c0:	687b      	ldr	r3, [r7, #4]
 80645c2:	681b      	ldr	r3, [r3, #0]
 80645c4:	689a      	ldr	r2, [r3, #8]
 80645c6:	687b      	ldr	r3, [r7, #4]
 80645c8:	681b      	ldr	r3, [r3, #0]
 80645ca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80645ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80645d0:	687b      	ldr	r3, [r7, #4]
 80645d2:	681b      	ldr	r3, [r3, #0]
 80645d4:	6899      	ldr	r1, [r3, #8]
 80645d6:	687b      	ldr	r3, [r7, #4]
 80645d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80645dc:	025a      	lsls	r2, r3, #9
 80645de:	687b      	ldr	r3, [r7, #4]
 80645e0:	681b      	ldr	r3, [r3, #0]
 80645e2:	430a      	orrs	r2, r1
 80645e4:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80645e6:	687b      	ldr	r3, [r7, #4]
 80645e8:	681b      	ldr	r3, [r3, #0]
 80645ea:	689a      	ldr	r2, [r3, #8]
 80645ec:	687b      	ldr	r3, [r7, #4]
 80645ee:	681b      	ldr	r3, [r3, #0]
 80645f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80645f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80645f6:	687b      	ldr	r3, [r7, #4]
 80645f8:	681b      	ldr	r3, [r3, #0]
 80645fa:	6899      	ldr	r1, [r3, #8]
 80645fc:	687b      	ldr	r3, [r7, #4]
 80645fe:	695b      	ldr	r3, [r3, #20]
 8064600:	029a      	lsls	r2, r3, #10
 8064602:	687b      	ldr	r3, [r7, #4]
 8064604:	681b      	ldr	r3, [r3, #0]
 8064606:	430a      	orrs	r2, r1
 8064608:	609a      	str	r2, [r3, #8]
}
 806460a:	bf00      	nop
 806460c:	3710      	adds	r7, #16
 806460e:	46bd      	mov	sp, r7
 8064610:	bd80      	pop	{r7, pc}
 8064612:	bf00      	nop
 8064614:	40012300 	.word	0x40012300
 8064618:	0f000001 	.word	0x0f000001
 806461c:	08077084 	.word	0x08077084

08064620 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8064620:	b580      	push	{r7, lr}
 8064622:	b084      	sub	sp, #16
 8064624:	af00      	add	r7, sp, #0
 8064626:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8064628:	687b      	ldr	r3, [r7, #4]
 806462a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806462c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 806462e:	68fb      	ldr	r3, [r7, #12]
 8064630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8064632:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8064636:	2b00      	cmp	r3, #0
 8064638:	d13c      	bne.n	80646b4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 806463a:	68fb      	ldr	r3, [r7, #12]
 806463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806463e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8064642:	68fb      	ldr	r3, [r7, #12]
 8064644:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8064646:	68fb      	ldr	r3, [r7, #12]
 8064648:	681b      	ldr	r3, [r3, #0]
 806464a:	689b      	ldr	r3, [r3, #8]
 806464c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8064650:	2b00      	cmp	r3, #0
 8064652:	d12b      	bne.n	80646ac <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8064654:	68fb      	ldr	r3, [r7, #12]
 8064656:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8064658:	2b00      	cmp	r3, #0
 806465a:	d127      	bne.n	80646ac <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 806465c:	68fb      	ldr	r3, [r7, #12]
 806465e:	681b      	ldr	r3, [r3, #0]
 8064660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8064662:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8064666:	2b00      	cmp	r3, #0
 8064668:	d006      	beq.n	8064678 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 806466a:	68fb      	ldr	r3, [r7, #12]
 806466c:	681b      	ldr	r3, [r3, #0]
 806466e:	689b      	ldr	r3, [r3, #8]
 8064670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8064674:	2b00      	cmp	r3, #0
 8064676:	d119      	bne.n	80646ac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8064678:	68fb      	ldr	r3, [r7, #12]
 806467a:	681b      	ldr	r3, [r3, #0]
 806467c:	685a      	ldr	r2, [r3, #4]
 806467e:	68fb      	ldr	r3, [r7, #12]
 8064680:	681b      	ldr	r3, [r3, #0]
 8064682:	f022 0220 	bic.w	r2, r2, #32
 8064686:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8064688:	68fb      	ldr	r3, [r7, #12]
 806468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806468c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8064690:	68fb      	ldr	r3, [r7, #12]
 8064692:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8064694:	68fb      	ldr	r3, [r7, #12]
 8064696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8064698:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 806469c:	2b00      	cmp	r3, #0
 806469e:	d105      	bne.n	80646ac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80646a0:	68fb      	ldr	r3, [r7, #12]
 80646a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80646a4:	f043 0201 	orr.w	r2, r3, #1
 80646a8:	68fb      	ldr	r3, [r7, #12]
 80646aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80646ac:	68f8      	ldr	r0, [r7, #12]
 80646ae:	f7ff fd0f 	bl	80640d0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80646b2:	e00e      	b.n	80646d2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80646b4:	68fb      	ldr	r3, [r7, #12]
 80646b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80646b8:	f003 0310 	and.w	r3, r3, #16
 80646bc:	2b00      	cmp	r3, #0
 80646be:	d003      	beq.n	80646c8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80646c0:	68f8      	ldr	r0, [r7, #12]
 80646c2:	f7ff fd23 	bl	806410c <HAL_ADC_ErrorCallback>
}
 80646c6:	e004      	b.n	80646d2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80646c8:	68fb      	ldr	r3, [r7, #12]
 80646ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80646cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80646ce:	6878      	ldr	r0, [r7, #4]
 80646d0:	4798      	blx	r3
}
 80646d2:	bf00      	nop
 80646d4:	3710      	adds	r7, #16
 80646d6:	46bd      	mov	sp, r7
 80646d8:	bd80      	pop	{r7, pc}

080646da <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80646da:	b580      	push	{r7, lr}
 80646dc:	b084      	sub	sp, #16
 80646de:	af00      	add	r7, sp, #0
 80646e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80646e2:	687b      	ldr	r3, [r7, #4]
 80646e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80646e6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80646e8:	68f8      	ldr	r0, [r7, #12]
 80646ea:	f7ff fcfb 	bl	80640e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80646ee:	bf00      	nop
 80646f0:	3710      	adds	r7, #16
 80646f2:	46bd      	mov	sp, r7
 80646f4:	bd80      	pop	{r7, pc}

080646f6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80646f6:	b580      	push	{r7, lr}
 80646f8:	b084      	sub	sp, #16
 80646fa:	af00      	add	r7, sp, #0
 80646fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80646fe:	687b      	ldr	r3, [r7, #4]
 8064700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8064702:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8064704:	68fb      	ldr	r3, [r7, #12]
 8064706:	2240      	movs	r2, #64	; 0x40
 8064708:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 806470a:	68fb      	ldr	r3, [r7, #12]
 806470c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 806470e:	f043 0204 	orr.w	r2, r3, #4
 8064712:	68fb      	ldr	r3, [r7, #12]
 8064714:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8064716:	68f8      	ldr	r0, [r7, #12]
 8064718:	f7ff fcf8 	bl	806410c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 806471c:	bf00      	nop
 806471e:	3710      	adds	r7, #16
 8064720:	46bd      	mov	sp, r7
 8064722:	bd80      	pop	{r7, pc}

08064724 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8064724:	b480      	push	{r7}
 8064726:	b083      	sub	sp, #12
 8064728:	af00      	add	r7, sp, #0
 806472a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 806472c:	bf00      	nop
 806472e:	370c      	adds	r7, #12
 8064730:	46bd      	mov	sp, r7
 8064732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8064736:	4770      	bx	lr

08064738 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8064738:	b480      	push	{r7}
 806473a:	b085      	sub	sp, #20
 806473c:	af00      	add	r7, sp, #0
 806473e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8064740:	687b      	ldr	r3, [r7, #4]
 8064742:	f003 0307 	and.w	r3, r3, #7
 8064746:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8064748:	4b0c      	ldr	r3, [pc, #48]	; (806477c <__NVIC_SetPriorityGrouping+0x44>)
 806474a:	68db      	ldr	r3, [r3, #12]
 806474c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 806474e:	68ba      	ldr	r2, [r7, #8]
 8064750:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8064754:	4013      	ands	r3, r2
 8064756:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8064758:	68fb      	ldr	r3, [r7, #12]
 806475a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 806475c:	68bb      	ldr	r3, [r7, #8]
 806475e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8064760:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8064764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8064768:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 806476a:	4a04      	ldr	r2, [pc, #16]	; (806477c <__NVIC_SetPriorityGrouping+0x44>)
 806476c:	68bb      	ldr	r3, [r7, #8]
 806476e:	60d3      	str	r3, [r2, #12]
}
 8064770:	bf00      	nop
 8064772:	3714      	adds	r7, #20
 8064774:	46bd      	mov	sp, r7
 8064776:	f85d 7b04 	ldr.w	r7, [sp], #4
 806477a:	4770      	bx	lr
 806477c:	e000ed00 	.word	0xe000ed00

08064780 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8064780:	b480      	push	{r7}
 8064782:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8064784:	4b04      	ldr	r3, [pc, #16]	; (8064798 <__NVIC_GetPriorityGrouping+0x18>)
 8064786:	68db      	ldr	r3, [r3, #12]
 8064788:	0a1b      	lsrs	r3, r3, #8
 806478a:	f003 0307 	and.w	r3, r3, #7
}
 806478e:	4618      	mov	r0, r3
 8064790:	46bd      	mov	sp, r7
 8064792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8064796:	4770      	bx	lr
 8064798:	e000ed00 	.word	0xe000ed00

0806479c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 806479c:	b480      	push	{r7}
 806479e:	b083      	sub	sp, #12
 80647a0:	af00      	add	r7, sp, #0
 80647a2:	4603      	mov	r3, r0
 80647a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80647a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80647aa:	2b00      	cmp	r3, #0
 80647ac:	db0b      	blt.n	80647c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80647ae:	79fb      	ldrb	r3, [r7, #7]
 80647b0:	f003 021f 	and.w	r2, r3, #31
 80647b4:	4907      	ldr	r1, [pc, #28]	; (80647d4 <__NVIC_EnableIRQ+0x38>)
 80647b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80647ba:	095b      	lsrs	r3, r3, #5
 80647bc:	2001      	movs	r0, #1
 80647be:	fa00 f202 	lsl.w	r2, r0, r2
 80647c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80647c6:	bf00      	nop
 80647c8:	370c      	adds	r7, #12
 80647ca:	46bd      	mov	sp, r7
 80647cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80647d0:	4770      	bx	lr
 80647d2:	bf00      	nop
 80647d4:	e000e100 	.word	0xe000e100

080647d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80647d8:	b480      	push	{r7}
 80647da:	b083      	sub	sp, #12
 80647dc:	af00      	add	r7, sp, #0
 80647de:	4603      	mov	r3, r0
 80647e0:	6039      	str	r1, [r7, #0]
 80647e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80647e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80647e8:	2b00      	cmp	r3, #0
 80647ea:	db0a      	blt.n	8064802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80647ec:	683b      	ldr	r3, [r7, #0]
 80647ee:	b2da      	uxtb	r2, r3
 80647f0:	490c      	ldr	r1, [pc, #48]	; (8064824 <__NVIC_SetPriority+0x4c>)
 80647f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80647f6:	0112      	lsls	r2, r2, #4
 80647f8:	b2d2      	uxtb	r2, r2
 80647fa:	440b      	add	r3, r1
 80647fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8064800:	e00a      	b.n	8064818 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8064802:	683b      	ldr	r3, [r7, #0]
 8064804:	b2da      	uxtb	r2, r3
 8064806:	4908      	ldr	r1, [pc, #32]	; (8064828 <__NVIC_SetPriority+0x50>)
 8064808:	79fb      	ldrb	r3, [r7, #7]
 806480a:	f003 030f 	and.w	r3, r3, #15
 806480e:	3b04      	subs	r3, #4
 8064810:	0112      	lsls	r2, r2, #4
 8064812:	b2d2      	uxtb	r2, r2
 8064814:	440b      	add	r3, r1
 8064816:	761a      	strb	r2, [r3, #24]
}
 8064818:	bf00      	nop
 806481a:	370c      	adds	r7, #12
 806481c:	46bd      	mov	sp, r7
 806481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8064822:	4770      	bx	lr
 8064824:	e000e100 	.word	0xe000e100
 8064828:	e000ed00 	.word	0xe000ed00

0806482c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 806482c:	b480      	push	{r7}
 806482e:	b089      	sub	sp, #36	; 0x24
 8064830:	af00      	add	r7, sp, #0
 8064832:	60f8      	str	r0, [r7, #12]
 8064834:	60b9      	str	r1, [r7, #8]
 8064836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8064838:	68fb      	ldr	r3, [r7, #12]
 806483a:	f003 0307 	and.w	r3, r3, #7
 806483e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8064840:	69fb      	ldr	r3, [r7, #28]
 8064842:	f1c3 0307 	rsb	r3, r3, #7
 8064846:	2b04      	cmp	r3, #4
 8064848:	bf28      	it	cs
 806484a:	2304      	movcs	r3, #4
 806484c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 806484e:	69fb      	ldr	r3, [r7, #28]
 8064850:	3304      	adds	r3, #4
 8064852:	2b06      	cmp	r3, #6
 8064854:	d902      	bls.n	806485c <NVIC_EncodePriority+0x30>
 8064856:	69fb      	ldr	r3, [r7, #28]
 8064858:	3b03      	subs	r3, #3
 806485a:	e000      	b.n	806485e <NVIC_EncodePriority+0x32>
 806485c:	2300      	movs	r3, #0
 806485e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8064860:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8064864:	69bb      	ldr	r3, [r7, #24]
 8064866:	fa02 f303 	lsl.w	r3, r2, r3
 806486a:	43da      	mvns	r2, r3
 806486c:	68bb      	ldr	r3, [r7, #8]
 806486e:	401a      	ands	r2, r3
 8064870:	697b      	ldr	r3, [r7, #20]
 8064872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8064874:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8064878:	697b      	ldr	r3, [r7, #20]
 806487a:	fa01 f303 	lsl.w	r3, r1, r3
 806487e:	43d9      	mvns	r1, r3
 8064880:	687b      	ldr	r3, [r7, #4]
 8064882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8064884:	4313      	orrs	r3, r2
         );
}
 8064886:	4618      	mov	r0, r3
 8064888:	3724      	adds	r7, #36	; 0x24
 806488a:	46bd      	mov	sp, r7
 806488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8064890:	4770      	bx	lr
	...

08064894 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8064894:	b480      	push	{r7}
 8064896:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8064898:	f3bf 8f4f 	dsb	sy
}
 806489c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 806489e:	4b06      	ldr	r3, [pc, #24]	; (80648b8 <__NVIC_SystemReset+0x24>)
 80648a0:	68db      	ldr	r3, [r3, #12]
 80648a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80648a6:	4904      	ldr	r1, [pc, #16]	; (80648b8 <__NVIC_SystemReset+0x24>)
 80648a8:	4b04      	ldr	r3, [pc, #16]	; (80648bc <__NVIC_SystemReset+0x28>)
 80648aa:	4313      	orrs	r3, r2
 80648ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80648ae:	f3bf 8f4f 	dsb	sy
}
 80648b2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80648b4:	bf00      	nop
 80648b6:	e7fd      	b.n	80648b4 <__NVIC_SystemReset+0x20>
 80648b8:	e000ed00 	.word	0xe000ed00
 80648bc:	05fa0004 	.word	0x05fa0004

080648c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80648c0:	b580      	push	{r7, lr}
 80648c2:	b082      	sub	sp, #8
 80648c4:	af00      	add	r7, sp, #0
 80648c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80648c8:	687b      	ldr	r3, [r7, #4]
 80648ca:	2b07      	cmp	r3, #7
 80648cc:	d00f      	beq.n	80648ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80648ce:	687b      	ldr	r3, [r7, #4]
 80648d0:	2b06      	cmp	r3, #6
 80648d2:	d00c      	beq.n	80648ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80648d4:	687b      	ldr	r3, [r7, #4]
 80648d6:	2b05      	cmp	r3, #5
 80648d8:	d009      	beq.n	80648ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80648da:	687b      	ldr	r3, [r7, #4]
 80648dc:	2b04      	cmp	r3, #4
 80648de:	d006      	beq.n	80648ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80648e0:	687b      	ldr	r3, [r7, #4]
 80648e2:	2b03      	cmp	r3, #3
 80648e4:	d003      	beq.n	80648ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80648e6:	2192      	movs	r1, #146	; 0x92
 80648e8:	4804      	ldr	r0, [pc, #16]	; (80648fc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80648ea:	f7fe fb10 	bl	8062f0e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80648ee:	6878      	ldr	r0, [r7, #4]
 80648f0:	f7ff ff22 	bl	8064738 <__NVIC_SetPriorityGrouping>
}
 80648f4:	bf00      	nop
 80648f6:	3708      	adds	r7, #8
 80648f8:	46bd      	mov	sp, r7
 80648fa:	bd80      	pop	{r7, pc}
 80648fc:	080770bc 	.word	0x080770bc

08064900 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8064900:	b580      	push	{r7, lr}
 8064902:	b086      	sub	sp, #24
 8064904:	af00      	add	r7, sp, #0
 8064906:	4603      	mov	r3, r0
 8064908:	60b9      	str	r1, [r7, #8]
 806490a:	607a      	str	r2, [r7, #4]
 806490c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 806490e:	2300      	movs	r3, #0
 8064910:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8064912:	687b      	ldr	r3, [r7, #4]
 8064914:	2b0f      	cmp	r3, #15
 8064916:	d903      	bls.n	8064920 <HAL_NVIC_SetPriority+0x20>
 8064918:	21aa      	movs	r1, #170	; 0xaa
 806491a:	480e      	ldr	r0, [pc, #56]	; (8064954 <HAL_NVIC_SetPriority+0x54>)
 806491c:	f7fe faf7 	bl	8062f0e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8064920:	68bb      	ldr	r3, [r7, #8]
 8064922:	2b0f      	cmp	r3, #15
 8064924:	d903      	bls.n	806492e <HAL_NVIC_SetPriority+0x2e>
 8064926:	21ab      	movs	r1, #171	; 0xab
 8064928:	480a      	ldr	r0, [pc, #40]	; (8064954 <HAL_NVIC_SetPriority+0x54>)
 806492a:	f7fe faf0 	bl	8062f0e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 806492e:	f7ff ff27 	bl	8064780 <__NVIC_GetPriorityGrouping>
 8064932:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8064934:	687a      	ldr	r2, [r7, #4]
 8064936:	68b9      	ldr	r1, [r7, #8]
 8064938:	6978      	ldr	r0, [r7, #20]
 806493a:	f7ff ff77 	bl	806482c <NVIC_EncodePriority>
 806493e:	4602      	mov	r2, r0
 8064940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8064944:	4611      	mov	r1, r2
 8064946:	4618      	mov	r0, r3
 8064948:	f7ff ff46 	bl	80647d8 <__NVIC_SetPriority>
}
 806494c:	bf00      	nop
 806494e:	3718      	adds	r7, #24
 8064950:	46bd      	mov	sp, r7
 8064952:	bd80      	pop	{r7, pc}
 8064954:	080770bc 	.word	0x080770bc

08064958 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8064958:	b580      	push	{r7, lr}
 806495a:	b082      	sub	sp, #8
 806495c:	af00      	add	r7, sp, #0
 806495e:	4603      	mov	r3, r0
 8064960:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8064962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8064966:	2b00      	cmp	r3, #0
 8064968:	da03      	bge.n	8064972 <HAL_NVIC_EnableIRQ+0x1a>
 806496a:	21be      	movs	r1, #190	; 0xbe
 806496c:	4805      	ldr	r0, [pc, #20]	; (8064984 <HAL_NVIC_EnableIRQ+0x2c>)
 806496e:	f7fe face 	bl	8062f0e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8064972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8064976:	4618      	mov	r0, r3
 8064978:	f7ff ff10 	bl	806479c <__NVIC_EnableIRQ>
}
 806497c:	bf00      	nop
 806497e:	3708      	adds	r7, #8
 8064980:	46bd      	mov	sp, r7
 8064982:	bd80      	pop	{r7, pc}
 8064984:	080770bc 	.word	0x080770bc

08064988 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8064988:	b580      	push	{r7, lr}
 806498a:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 806498c:	f7ff ff82 	bl	8064894 <__NVIC_SystemReset>

08064990 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8064990:	b580      	push	{r7, lr}
 8064992:	b086      	sub	sp, #24
 8064994:	af00      	add	r7, sp, #0
 8064996:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8064998:	2300      	movs	r3, #0
 806499a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 806499c:	f7fe ff82 	bl	80638a4 <HAL_GetTick>
 80649a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80649a2:	687b      	ldr	r3, [r7, #4]
 80649a4:	2b00      	cmp	r3, #0
 80649a6:	d101      	bne.n	80649ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80649a8:	2301      	movs	r3, #1
 80649aa:	e204      	b.n	8064db6 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80649ac:	687b      	ldr	r3, [r7, #4]
 80649ae:	681b      	ldr	r3, [r3, #0]
 80649b0:	4a97      	ldr	r2, [pc, #604]	; (8064c10 <HAL_DMA_Init+0x280>)
 80649b2:	4293      	cmp	r3, r2
 80649b4:	d04e      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649b6:	687b      	ldr	r3, [r7, #4]
 80649b8:	681b      	ldr	r3, [r3, #0]
 80649ba:	4a96      	ldr	r2, [pc, #600]	; (8064c14 <HAL_DMA_Init+0x284>)
 80649bc:	4293      	cmp	r3, r2
 80649be:	d049      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649c0:	687b      	ldr	r3, [r7, #4]
 80649c2:	681b      	ldr	r3, [r3, #0]
 80649c4:	4a94      	ldr	r2, [pc, #592]	; (8064c18 <HAL_DMA_Init+0x288>)
 80649c6:	4293      	cmp	r3, r2
 80649c8:	d044      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649ca:	687b      	ldr	r3, [r7, #4]
 80649cc:	681b      	ldr	r3, [r3, #0]
 80649ce:	4a93      	ldr	r2, [pc, #588]	; (8064c1c <HAL_DMA_Init+0x28c>)
 80649d0:	4293      	cmp	r3, r2
 80649d2:	d03f      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649d4:	687b      	ldr	r3, [r7, #4]
 80649d6:	681b      	ldr	r3, [r3, #0]
 80649d8:	4a91      	ldr	r2, [pc, #580]	; (8064c20 <HAL_DMA_Init+0x290>)
 80649da:	4293      	cmp	r3, r2
 80649dc:	d03a      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649de:	687b      	ldr	r3, [r7, #4]
 80649e0:	681b      	ldr	r3, [r3, #0]
 80649e2:	4a90      	ldr	r2, [pc, #576]	; (8064c24 <HAL_DMA_Init+0x294>)
 80649e4:	4293      	cmp	r3, r2
 80649e6:	d035      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649e8:	687b      	ldr	r3, [r7, #4]
 80649ea:	681b      	ldr	r3, [r3, #0]
 80649ec:	4a8e      	ldr	r2, [pc, #568]	; (8064c28 <HAL_DMA_Init+0x298>)
 80649ee:	4293      	cmp	r3, r2
 80649f0:	d030      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649f2:	687b      	ldr	r3, [r7, #4]
 80649f4:	681b      	ldr	r3, [r3, #0]
 80649f6:	4a8d      	ldr	r2, [pc, #564]	; (8064c2c <HAL_DMA_Init+0x29c>)
 80649f8:	4293      	cmp	r3, r2
 80649fa:	d02b      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 80649fc:	687b      	ldr	r3, [r7, #4]
 80649fe:	681b      	ldr	r3, [r3, #0]
 8064a00:	4a8b      	ldr	r2, [pc, #556]	; (8064c30 <HAL_DMA_Init+0x2a0>)
 8064a02:	4293      	cmp	r3, r2
 8064a04:	d026      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a06:	687b      	ldr	r3, [r7, #4]
 8064a08:	681b      	ldr	r3, [r3, #0]
 8064a0a:	4a8a      	ldr	r2, [pc, #552]	; (8064c34 <HAL_DMA_Init+0x2a4>)
 8064a0c:	4293      	cmp	r3, r2
 8064a0e:	d021      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a10:	687b      	ldr	r3, [r7, #4]
 8064a12:	681b      	ldr	r3, [r3, #0]
 8064a14:	4a88      	ldr	r2, [pc, #544]	; (8064c38 <HAL_DMA_Init+0x2a8>)
 8064a16:	4293      	cmp	r3, r2
 8064a18:	d01c      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a1a:	687b      	ldr	r3, [r7, #4]
 8064a1c:	681b      	ldr	r3, [r3, #0]
 8064a1e:	4a87      	ldr	r2, [pc, #540]	; (8064c3c <HAL_DMA_Init+0x2ac>)
 8064a20:	4293      	cmp	r3, r2
 8064a22:	d017      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a24:	687b      	ldr	r3, [r7, #4]
 8064a26:	681b      	ldr	r3, [r3, #0]
 8064a28:	4a85      	ldr	r2, [pc, #532]	; (8064c40 <HAL_DMA_Init+0x2b0>)
 8064a2a:	4293      	cmp	r3, r2
 8064a2c:	d012      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a2e:	687b      	ldr	r3, [r7, #4]
 8064a30:	681b      	ldr	r3, [r3, #0]
 8064a32:	4a84      	ldr	r2, [pc, #528]	; (8064c44 <HAL_DMA_Init+0x2b4>)
 8064a34:	4293      	cmp	r3, r2
 8064a36:	d00d      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a38:	687b      	ldr	r3, [r7, #4]
 8064a3a:	681b      	ldr	r3, [r3, #0]
 8064a3c:	4a82      	ldr	r2, [pc, #520]	; (8064c48 <HAL_DMA_Init+0x2b8>)
 8064a3e:	4293      	cmp	r3, r2
 8064a40:	d008      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a42:	687b      	ldr	r3, [r7, #4]
 8064a44:	681b      	ldr	r3, [r3, #0]
 8064a46:	4a81      	ldr	r2, [pc, #516]	; (8064c4c <HAL_DMA_Init+0x2bc>)
 8064a48:	4293      	cmp	r3, r2
 8064a4a:	d003      	beq.n	8064a54 <HAL_DMA_Init+0xc4>
 8064a4c:	21b8      	movs	r1, #184	; 0xb8
 8064a4e:	4880      	ldr	r0, [pc, #512]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064a50:	f7fe fa5d 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8064a54:	687b      	ldr	r3, [r7, #4]
 8064a56:	685b      	ldr	r3, [r3, #4]
 8064a58:	2b00      	cmp	r3, #0
 8064a5a:	d026      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a5c:	687b      	ldr	r3, [r7, #4]
 8064a5e:	685b      	ldr	r3, [r3, #4]
 8064a60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8064a64:	d021      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a66:	687b      	ldr	r3, [r7, #4]
 8064a68:	685b      	ldr	r3, [r3, #4]
 8064a6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8064a6e:	d01c      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a70:	687b      	ldr	r3, [r7, #4]
 8064a72:	685b      	ldr	r3, [r3, #4]
 8064a74:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8064a78:	d017      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a7a:	687b      	ldr	r3, [r7, #4]
 8064a7c:	685b      	ldr	r3, [r3, #4]
 8064a7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8064a82:	d012      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a84:	687b      	ldr	r3, [r7, #4]
 8064a86:	685b      	ldr	r3, [r3, #4]
 8064a88:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8064a8c:	d00d      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a8e:	687b      	ldr	r3, [r7, #4]
 8064a90:	685b      	ldr	r3, [r3, #4]
 8064a92:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8064a96:	d008      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064a98:	687b      	ldr	r3, [r7, #4]
 8064a9a:	685b      	ldr	r3, [r3, #4]
 8064a9c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8064aa0:	d003      	beq.n	8064aaa <HAL_DMA_Init+0x11a>
 8064aa2:	21b9      	movs	r1, #185	; 0xb9
 8064aa4:	486a      	ldr	r0, [pc, #424]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064aa6:	f7fe fa32 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8064aaa:	687b      	ldr	r3, [r7, #4]
 8064aac:	689b      	ldr	r3, [r3, #8]
 8064aae:	2b00      	cmp	r3, #0
 8064ab0:	d00b      	beq.n	8064aca <HAL_DMA_Init+0x13a>
 8064ab2:	687b      	ldr	r3, [r7, #4]
 8064ab4:	689b      	ldr	r3, [r3, #8]
 8064ab6:	2b40      	cmp	r3, #64	; 0x40
 8064ab8:	d007      	beq.n	8064aca <HAL_DMA_Init+0x13a>
 8064aba:	687b      	ldr	r3, [r7, #4]
 8064abc:	689b      	ldr	r3, [r3, #8]
 8064abe:	2b80      	cmp	r3, #128	; 0x80
 8064ac0:	d003      	beq.n	8064aca <HAL_DMA_Init+0x13a>
 8064ac2:	21ba      	movs	r1, #186	; 0xba
 8064ac4:	4862      	ldr	r0, [pc, #392]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064ac6:	f7fe fa22 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8064aca:	687b      	ldr	r3, [r7, #4]
 8064acc:	68db      	ldr	r3, [r3, #12]
 8064ace:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8064ad2:	d007      	beq.n	8064ae4 <HAL_DMA_Init+0x154>
 8064ad4:	687b      	ldr	r3, [r7, #4]
 8064ad6:	68db      	ldr	r3, [r3, #12]
 8064ad8:	2b00      	cmp	r3, #0
 8064ada:	d003      	beq.n	8064ae4 <HAL_DMA_Init+0x154>
 8064adc:	21bb      	movs	r1, #187	; 0xbb
 8064ade:	485c      	ldr	r0, [pc, #368]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064ae0:	f7fe fa15 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8064ae4:	687b      	ldr	r3, [r7, #4]
 8064ae6:	691b      	ldr	r3, [r3, #16]
 8064ae8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8064aec:	d007      	beq.n	8064afe <HAL_DMA_Init+0x16e>
 8064aee:	687b      	ldr	r3, [r7, #4]
 8064af0:	691b      	ldr	r3, [r3, #16]
 8064af2:	2b00      	cmp	r3, #0
 8064af4:	d003      	beq.n	8064afe <HAL_DMA_Init+0x16e>
 8064af6:	21bc      	movs	r1, #188	; 0xbc
 8064af8:	4855      	ldr	r0, [pc, #340]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064afa:	f7fe fa08 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8064afe:	687b      	ldr	r3, [r7, #4]
 8064b00:	695b      	ldr	r3, [r3, #20]
 8064b02:	2b00      	cmp	r3, #0
 8064b04:	d00d      	beq.n	8064b22 <HAL_DMA_Init+0x192>
 8064b06:	687b      	ldr	r3, [r7, #4]
 8064b08:	695b      	ldr	r3, [r3, #20]
 8064b0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8064b0e:	d008      	beq.n	8064b22 <HAL_DMA_Init+0x192>
 8064b10:	687b      	ldr	r3, [r7, #4]
 8064b12:	695b      	ldr	r3, [r3, #20]
 8064b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8064b18:	d003      	beq.n	8064b22 <HAL_DMA_Init+0x192>
 8064b1a:	21bd      	movs	r1, #189	; 0xbd
 8064b1c:	484c      	ldr	r0, [pc, #304]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064b1e:	f7fe f9f6 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8064b22:	687b      	ldr	r3, [r7, #4]
 8064b24:	699b      	ldr	r3, [r3, #24]
 8064b26:	2b00      	cmp	r3, #0
 8064b28:	d00d      	beq.n	8064b46 <HAL_DMA_Init+0x1b6>
 8064b2a:	687b      	ldr	r3, [r7, #4]
 8064b2c:	699b      	ldr	r3, [r3, #24]
 8064b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8064b32:	d008      	beq.n	8064b46 <HAL_DMA_Init+0x1b6>
 8064b34:	687b      	ldr	r3, [r7, #4]
 8064b36:	699b      	ldr	r3, [r3, #24]
 8064b38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8064b3c:	d003      	beq.n	8064b46 <HAL_DMA_Init+0x1b6>
 8064b3e:	21be      	movs	r1, #190	; 0xbe
 8064b40:	4843      	ldr	r0, [pc, #268]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064b42:	f7fe f9e4 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8064b46:	687b      	ldr	r3, [r7, #4]
 8064b48:	69db      	ldr	r3, [r3, #28]
 8064b4a:	2b00      	cmp	r3, #0
 8064b4c:	d00c      	beq.n	8064b68 <HAL_DMA_Init+0x1d8>
 8064b4e:	687b      	ldr	r3, [r7, #4]
 8064b50:	69db      	ldr	r3, [r3, #28]
 8064b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8064b56:	d007      	beq.n	8064b68 <HAL_DMA_Init+0x1d8>
 8064b58:	687b      	ldr	r3, [r7, #4]
 8064b5a:	69db      	ldr	r3, [r3, #28]
 8064b5c:	2b20      	cmp	r3, #32
 8064b5e:	d003      	beq.n	8064b68 <HAL_DMA_Init+0x1d8>
 8064b60:	21bf      	movs	r1, #191	; 0xbf
 8064b62:	483b      	ldr	r0, [pc, #236]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064b64:	f7fe f9d3 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8064b68:	687b      	ldr	r3, [r7, #4]
 8064b6a:	6a1b      	ldr	r3, [r3, #32]
 8064b6c:	2b00      	cmp	r3, #0
 8064b6e:	d012      	beq.n	8064b96 <HAL_DMA_Init+0x206>
 8064b70:	687b      	ldr	r3, [r7, #4]
 8064b72:	6a1b      	ldr	r3, [r3, #32]
 8064b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8064b78:	d00d      	beq.n	8064b96 <HAL_DMA_Init+0x206>
 8064b7a:	687b      	ldr	r3, [r7, #4]
 8064b7c:	6a1b      	ldr	r3, [r3, #32]
 8064b7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8064b82:	d008      	beq.n	8064b96 <HAL_DMA_Init+0x206>
 8064b84:	687b      	ldr	r3, [r7, #4]
 8064b86:	6a1b      	ldr	r3, [r3, #32]
 8064b88:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8064b8c:	d003      	beq.n	8064b96 <HAL_DMA_Init+0x206>
 8064b8e:	21c0      	movs	r1, #192	; 0xc0
 8064b90:	482f      	ldr	r0, [pc, #188]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064b92:	f7fe f9bc 	bl	8062f0e <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8064b96:	687b      	ldr	r3, [r7, #4]
 8064b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064b9a:	2b00      	cmp	r3, #0
 8064b9c:	d007      	beq.n	8064bae <HAL_DMA_Init+0x21e>
 8064b9e:	687b      	ldr	r3, [r7, #4]
 8064ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064ba2:	2b04      	cmp	r3, #4
 8064ba4:	d003      	beq.n	8064bae <HAL_DMA_Init+0x21e>
 8064ba6:	21c1      	movs	r1, #193	; 0xc1
 8064ba8:	4829      	ldr	r0, [pc, #164]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064baa:	f7fe f9b0 	bl	8062f0e <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8064bae:	687b      	ldr	r3, [r7, #4]
 8064bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064bb2:	2b00      	cmp	r3, #0
 8064bb4:	d065      	beq.n	8064c82 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8064bb6:	687b      	ldr	r3, [r7, #4]
 8064bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8064bba:	2b00      	cmp	r3, #0
 8064bbc:	d00f      	beq.n	8064bde <HAL_DMA_Init+0x24e>
 8064bbe:	687b      	ldr	r3, [r7, #4]
 8064bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8064bc2:	2b01      	cmp	r3, #1
 8064bc4:	d00b      	beq.n	8064bde <HAL_DMA_Init+0x24e>
 8064bc6:	687b      	ldr	r3, [r7, #4]
 8064bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8064bca:	2b02      	cmp	r3, #2
 8064bcc:	d007      	beq.n	8064bde <HAL_DMA_Init+0x24e>
 8064bce:	687b      	ldr	r3, [r7, #4]
 8064bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8064bd2:	2b03      	cmp	r3, #3
 8064bd4:	d003      	beq.n	8064bde <HAL_DMA_Init+0x24e>
 8064bd6:	21c6      	movs	r1, #198	; 0xc6
 8064bd8:	481d      	ldr	r0, [pc, #116]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064bda:	f7fe f998 	bl	8062f0e <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8064bde:	687b      	ldr	r3, [r7, #4]
 8064be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8064be2:	2b00      	cmp	r3, #0
 8064be4:	d036      	beq.n	8064c54 <HAL_DMA_Init+0x2c4>
 8064be6:	687b      	ldr	r3, [r7, #4]
 8064be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8064bea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8064bee:	d031      	beq.n	8064c54 <HAL_DMA_Init+0x2c4>
 8064bf0:	687b      	ldr	r3, [r7, #4]
 8064bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8064bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8064bf8:	d02c      	beq.n	8064c54 <HAL_DMA_Init+0x2c4>
 8064bfa:	687b      	ldr	r3, [r7, #4]
 8064bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8064bfe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8064c02:	d027      	beq.n	8064c54 <HAL_DMA_Init+0x2c4>
 8064c04:	21c7      	movs	r1, #199	; 0xc7
 8064c06:	4812      	ldr	r0, [pc, #72]	; (8064c50 <HAL_DMA_Init+0x2c0>)
 8064c08:	f7fe f981 	bl	8062f0e <assert_failed>
 8064c0c:	e022      	b.n	8064c54 <HAL_DMA_Init+0x2c4>
 8064c0e:	bf00      	nop
 8064c10:	40026010 	.word	0x40026010
 8064c14:	40026028 	.word	0x40026028
 8064c18:	40026040 	.word	0x40026040
 8064c1c:	40026058 	.word	0x40026058
 8064c20:	40026070 	.word	0x40026070
 8064c24:	40026088 	.word	0x40026088
 8064c28:	400260a0 	.word	0x400260a0
 8064c2c:	400260b8 	.word	0x400260b8
 8064c30:	40026410 	.word	0x40026410
 8064c34:	40026428 	.word	0x40026428
 8064c38:	40026440 	.word	0x40026440
 8064c3c:	40026458 	.word	0x40026458
 8064c40:	40026470 	.word	0x40026470
 8064c44:	40026488 	.word	0x40026488
 8064c48:	400264a0 	.word	0x400264a0
 8064c4c:	400264b8 	.word	0x400264b8
 8064c50:	080770f8 	.word	0x080770f8
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8064c54:	687b      	ldr	r3, [r7, #4]
 8064c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8064c58:	2b00      	cmp	r3, #0
 8064c5a:	d012      	beq.n	8064c82 <HAL_DMA_Init+0x2f2>
 8064c5c:	687b      	ldr	r3, [r7, #4]
 8064c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8064c60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8064c64:	d00d      	beq.n	8064c82 <HAL_DMA_Init+0x2f2>
 8064c66:	687b      	ldr	r3, [r7, #4]
 8064c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8064c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8064c6e:	d008      	beq.n	8064c82 <HAL_DMA_Init+0x2f2>
 8064c70:	687b      	ldr	r3, [r7, #4]
 8064c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8064c74:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8064c78:	d003      	beq.n	8064c82 <HAL_DMA_Init+0x2f2>
 8064c7a:	21c8      	movs	r1, #200	; 0xc8
 8064c7c:	4850      	ldr	r0, [pc, #320]	; (8064dc0 <HAL_DMA_Init+0x430>)
 8064c7e:	f7fe f946 	bl	8062f0e <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8064c82:	687b      	ldr	r3, [r7, #4]
 8064c84:	2202      	movs	r2, #2
 8064c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8064c8a:	687b      	ldr	r3, [r7, #4]
 8064c8c:	2200      	movs	r2, #0
 8064c8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8064c92:	687b      	ldr	r3, [r7, #4]
 8064c94:	681b      	ldr	r3, [r3, #0]
 8064c96:	681a      	ldr	r2, [r3, #0]
 8064c98:	687b      	ldr	r3, [r7, #4]
 8064c9a:	681b      	ldr	r3, [r3, #0]
 8064c9c:	f022 0201 	bic.w	r2, r2, #1
 8064ca0:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8064ca2:	e00f      	b.n	8064cc4 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8064ca4:	f7fe fdfe 	bl	80638a4 <HAL_GetTick>
 8064ca8:	4602      	mov	r2, r0
 8064caa:	693b      	ldr	r3, [r7, #16]
 8064cac:	1ad3      	subs	r3, r2, r3
 8064cae:	2b05      	cmp	r3, #5
 8064cb0:	d908      	bls.n	8064cc4 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8064cb2:	687b      	ldr	r3, [r7, #4]
 8064cb4:	2220      	movs	r2, #32
 8064cb6:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8064cb8:	687b      	ldr	r3, [r7, #4]
 8064cba:	2203      	movs	r2, #3
 8064cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8064cc0:	2303      	movs	r3, #3
 8064cc2:	e078      	b.n	8064db6 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8064cc4:	687b      	ldr	r3, [r7, #4]
 8064cc6:	681b      	ldr	r3, [r3, #0]
 8064cc8:	681b      	ldr	r3, [r3, #0]
 8064cca:	f003 0301 	and.w	r3, r3, #1
 8064cce:	2b00      	cmp	r3, #0
 8064cd0:	d1e8      	bne.n	8064ca4 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8064cd2:	687b      	ldr	r3, [r7, #4]
 8064cd4:	681b      	ldr	r3, [r3, #0]
 8064cd6:	681b      	ldr	r3, [r3, #0]
 8064cd8:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8064cda:	697a      	ldr	r2, [r7, #20]
 8064cdc:	4b39      	ldr	r3, [pc, #228]	; (8064dc4 <HAL_DMA_Init+0x434>)
 8064cde:	4013      	ands	r3, r2
 8064ce0:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8064ce2:	687b      	ldr	r3, [r7, #4]
 8064ce4:	685a      	ldr	r2, [r3, #4]
 8064ce6:	687b      	ldr	r3, [r7, #4]
 8064ce8:	689b      	ldr	r3, [r3, #8]
 8064cea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8064cec:	687b      	ldr	r3, [r7, #4]
 8064cee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8064cf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8064cf2:	687b      	ldr	r3, [r7, #4]
 8064cf4:	691b      	ldr	r3, [r3, #16]
 8064cf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8064cf8:	687b      	ldr	r3, [r7, #4]
 8064cfa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8064cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8064cfe:	687b      	ldr	r3, [r7, #4]
 8064d00:	699b      	ldr	r3, [r3, #24]
 8064d02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8064d04:	687b      	ldr	r3, [r7, #4]
 8064d06:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8064d08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8064d0a:	687b      	ldr	r3, [r7, #4]
 8064d0c:	6a1b      	ldr	r3, [r3, #32]
 8064d0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8064d10:	697a      	ldr	r2, [r7, #20]
 8064d12:	4313      	orrs	r3, r2
 8064d14:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8064d16:	687b      	ldr	r3, [r7, #4]
 8064d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064d1a:	2b04      	cmp	r3, #4
 8064d1c:	d107      	bne.n	8064d2e <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8064d1e:	687b      	ldr	r3, [r7, #4]
 8064d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8064d22:	687b      	ldr	r3, [r7, #4]
 8064d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8064d26:	4313      	orrs	r3, r2
 8064d28:	697a      	ldr	r2, [r7, #20]
 8064d2a:	4313      	orrs	r3, r2
 8064d2c:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8064d2e:	687b      	ldr	r3, [r7, #4]
 8064d30:	681b      	ldr	r3, [r3, #0]
 8064d32:	697a      	ldr	r2, [r7, #20]
 8064d34:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8064d36:	687b      	ldr	r3, [r7, #4]
 8064d38:	681b      	ldr	r3, [r3, #0]
 8064d3a:	695b      	ldr	r3, [r3, #20]
 8064d3c:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8064d3e:	697b      	ldr	r3, [r7, #20]
 8064d40:	f023 0307 	bic.w	r3, r3, #7
 8064d44:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8064d46:	687b      	ldr	r3, [r7, #4]
 8064d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064d4a:	697a      	ldr	r2, [r7, #20]
 8064d4c:	4313      	orrs	r3, r2
 8064d4e:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8064d50:	687b      	ldr	r3, [r7, #4]
 8064d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8064d54:	2b04      	cmp	r3, #4
 8064d56:	d117      	bne.n	8064d88 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8064d58:	687b      	ldr	r3, [r7, #4]
 8064d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8064d5c:	697a      	ldr	r2, [r7, #20]
 8064d5e:	4313      	orrs	r3, r2
 8064d60:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8064d62:	687b      	ldr	r3, [r7, #4]
 8064d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8064d66:	2b00      	cmp	r3, #0
 8064d68:	d00e      	beq.n	8064d88 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8064d6a:	6878      	ldr	r0, [r7, #4]
 8064d6c:	f000 fb12 	bl	8065394 <DMA_CheckFifoParam>
 8064d70:	4603      	mov	r3, r0
 8064d72:	2b00      	cmp	r3, #0
 8064d74:	d008      	beq.n	8064d88 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8064d76:	687b      	ldr	r3, [r7, #4]
 8064d78:	2240      	movs	r2, #64	; 0x40
 8064d7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8064d7c:	687b      	ldr	r3, [r7, #4]
 8064d7e:	2201      	movs	r2, #1
 8064d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8064d84:	2301      	movs	r3, #1
 8064d86:	e016      	b.n	8064db6 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8064d88:	687b      	ldr	r3, [r7, #4]
 8064d8a:	681b      	ldr	r3, [r3, #0]
 8064d8c:	697a      	ldr	r2, [r7, #20]
 8064d8e:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8064d90:	6878      	ldr	r0, [r7, #4]
 8064d92:	f000 fac9 	bl	8065328 <DMA_CalcBaseAndBitshift>
 8064d96:	4603      	mov	r3, r0
 8064d98:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8064d9a:	687b      	ldr	r3, [r7, #4]
 8064d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8064d9e:	223f      	movs	r2, #63	; 0x3f
 8064da0:	409a      	lsls	r2, r3
 8064da2:	68fb      	ldr	r3, [r7, #12]
 8064da4:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8064da6:	687b      	ldr	r3, [r7, #4]
 8064da8:	2200      	movs	r2, #0
 8064daa:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8064dac:	687b      	ldr	r3, [r7, #4]
 8064dae:	2201      	movs	r2, #1
 8064db0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8064db4:	2300      	movs	r3, #0
}
 8064db6:	4618      	mov	r0, r3
 8064db8:	3718      	adds	r7, #24
 8064dba:	46bd      	mov	sp, r7
 8064dbc:	bd80      	pop	{r7, pc}
 8064dbe:	bf00      	nop
 8064dc0:	080770f8 	.word	0x080770f8
 8064dc4:	f010803f 	.word	0xf010803f

08064dc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8064dc8:	b580      	push	{r7, lr}
 8064dca:	b086      	sub	sp, #24
 8064dcc:	af00      	add	r7, sp, #0
 8064dce:	60f8      	str	r0, [r7, #12]
 8064dd0:	60b9      	str	r1, [r7, #8]
 8064dd2:	607a      	str	r2, [r7, #4]
 8064dd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8064dd6:	2300      	movs	r3, #0
 8064dd8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8064dda:	68fb      	ldr	r3, [r7, #12]
 8064ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8064dde:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8064de0:	683b      	ldr	r3, [r7, #0]
 8064de2:	2b00      	cmp	r3, #0
 8064de4:	d003      	beq.n	8064dee <HAL_DMA_Start_IT+0x26>
 8064de6:	683b      	ldr	r3, [r7, #0]
 8064de8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8064dec:	d304      	bcc.n	8064df8 <HAL_DMA_Start_IT+0x30>
 8064dee:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8064df2:	4827      	ldr	r0, [pc, #156]	; (8064e90 <HAL_DMA_Start_IT+0xc8>)
 8064df4:	f7fe f88b 	bl	8062f0e <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8064df8:	68fb      	ldr	r3, [r7, #12]
 8064dfa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8064dfe:	2b01      	cmp	r3, #1
 8064e00:	d101      	bne.n	8064e06 <HAL_DMA_Start_IT+0x3e>
 8064e02:	2302      	movs	r3, #2
 8064e04:	e040      	b.n	8064e88 <HAL_DMA_Start_IT+0xc0>
 8064e06:	68fb      	ldr	r3, [r7, #12]
 8064e08:	2201      	movs	r2, #1
 8064e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8064e0e:	68fb      	ldr	r3, [r7, #12]
 8064e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8064e14:	b2db      	uxtb	r3, r3
 8064e16:	2b01      	cmp	r3, #1
 8064e18:	d12f      	bne.n	8064e7a <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8064e1a:	68fb      	ldr	r3, [r7, #12]
 8064e1c:	2202      	movs	r2, #2
 8064e1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8064e22:	68fb      	ldr	r3, [r7, #12]
 8064e24:	2200      	movs	r2, #0
 8064e26:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8064e28:	683b      	ldr	r3, [r7, #0]
 8064e2a:	687a      	ldr	r2, [r7, #4]
 8064e2c:	68b9      	ldr	r1, [r7, #8]
 8064e2e:	68f8      	ldr	r0, [r7, #12]
 8064e30:	f000 fa4c 	bl	80652cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8064e34:	68fb      	ldr	r3, [r7, #12]
 8064e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8064e38:	223f      	movs	r2, #63	; 0x3f
 8064e3a:	409a      	lsls	r2, r3
 8064e3c:	693b      	ldr	r3, [r7, #16]
 8064e3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8064e40:	68fb      	ldr	r3, [r7, #12]
 8064e42:	681b      	ldr	r3, [r3, #0]
 8064e44:	681a      	ldr	r2, [r3, #0]
 8064e46:	68fb      	ldr	r3, [r7, #12]
 8064e48:	681b      	ldr	r3, [r3, #0]
 8064e4a:	f042 0216 	orr.w	r2, r2, #22
 8064e4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8064e50:	68fb      	ldr	r3, [r7, #12]
 8064e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8064e54:	2b00      	cmp	r3, #0
 8064e56:	d007      	beq.n	8064e68 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8064e58:	68fb      	ldr	r3, [r7, #12]
 8064e5a:	681b      	ldr	r3, [r3, #0]
 8064e5c:	681a      	ldr	r2, [r3, #0]
 8064e5e:	68fb      	ldr	r3, [r7, #12]
 8064e60:	681b      	ldr	r3, [r3, #0]
 8064e62:	f042 0208 	orr.w	r2, r2, #8
 8064e66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8064e68:	68fb      	ldr	r3, [r7, #12]
 8064e6a:	681b      	ldr	r3, [r3, #0]
 8064e6c:	681a      	ldr	r2, [r3, #0]
 8064e6e:	68fb      	ldr	r3, [r7, #12]
 8064e70:	681b      	ldr	r3, [r3, #0]
 8064e72:	f042 0201 	orr.w	r2, r2, #1
 8064e76:	601a      	str	r2, [r3, #0]
 8064e78:	e005      	b.n	8064e86 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8064e7a:	68fb      	ldr	r3, [r7, #12]
 8064e7c:	2200      	movs	r2, #0
 8064e7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8064e82:	2302      	movs	r3, #2
 8064e84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8064e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8064e88:	4618      	mov	r0, r3
 8064e8a:	3718      	adds	r7, #24
 8064e8c:	46bd      	mov	sp, r7
 8064e8e:	bd80      	pop	{r7, pc}
 8064e90:	080770f8 	.word	0x080770f8

08064e94 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8064e94:	b580      	push	{r7, lr}
 8064e96:	b084      	sub	sp, #16
 8064e98:	af00      	add	r7, sp, #0
 8064e9a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8064e9c:	687b      	ldr	r3, [r7, #4]
 8064e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8064ea0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8064ea2:	f7fe fcff 	bl	80638a4 <HAL_GetTick>
 8064ea6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8064ea8:	687b      	ldr	r3, [r7, #4]
 8064eaa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8064eae:	b2db      	uxtb	r3, r3
 8064eb0:	2b02      	cmp	r3, #2
 8064eb2:	d008      	beq.n	8064ec6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8064eb4:	687b      	ldr	r3, [r7, #4]
 8064eb6:	2280      	movs	r2, #128	; 0x80
 8064eb8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8064eba:	687b      	ldr	r3, [r7, #4]
 8064ebc:	2200      	movs	r2, #0
 8064ebe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8064ec2:	2301      	movs	r3, #1
 8064ec4:	e052      	b.n	8064f6c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8064ec6:	687b      	ldr	r3, [r7, #4]
 8064ec8:	681b      	ldr	r3, [r3, #0]
 8064eca:	681a      	ldr	r2, [r3, #0]
 8064ecc:	687b      	ldr	r3, [r7, #4]
 8064ece:	681b      	ldr	r3, [r3, #0]
 8064ed0:	f022 0216 	bic.w	r2, r2, #22
 8064ed4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8064ed6:	687b      	ldr	r3, [r7, #4]
 8064ed8:	681b      	ldr	r3, [r3, #0]
 8064eda:	695a      	ldr	r2, [r3, #20]
 8064edc:	687b      	ldr	r3, [r7, #4]
 8064ede:	681b      	ldr	r3, [r3, #0]
 8064ee0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8064ee4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8064ee6:	687b      	ldr	r3, [r7, #4]
 8064ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8064eea:	2b00      	cmp	r3, #0
 8064eec:	d103      	bne.n	8064ef6 <HAL_DMA_Abort+0x62>
 8064eee:	687b      	ldr	r3, [r7, #4]
 8064ef0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8064ef2:	2b00      	cmp	r3, #0
 8064ef4:	d007      	beq.n	8064f06 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8064ef6:	687b      	ldr	r3, [r7, #4]
 8064ef8:	681b      	ldr	r3, [r3, #0]
 8064efa:	681a      	ldr	r2, [r3, #0]
 8064efc:	687b      	ldr	r3, [r7, #4]
 8064efe:	681b      	ldr	r3, [r3, #0]
 8064f00:	f022 0208 	bic.w	r2, r2, #8
 8064f04:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8064f06:	687b      	ldr	r3, [r7, #4]
 8064f08:	681b      	ldr	r3, [r3, #0]
 8064f0a:	681a      	ldr	r2, [r3, #0]
 8064f0c:	687b      	ldr	r3, [r7, #4]
 8064f0e:	681b      	ldr	r3, [r3, #0]
 8064f10:	f022 0201 	bic.w	r2, r2, #1
 8064f14:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8064f16:	e013      	b.n	8064f40 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8064f18:	f7fe fcc4 	bl	80638a4 <HAL_GetTick>
 8064f1c:	4602      	mov	r2, r0
 8064f1e:	68bb      	ldr	r3, [r7, #8]
 8064f20:	1ad3      	subs	r3, r2, r3
 8064f22:	2b05      	cmp	r3, #5
 8064f24:	d90c      	bls.n	8064f40 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8064f26:	687b      	ldr	r3, [r7, #4]
 8064f28:	2220      	movs	r2, #32
 8064f2a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8064f2c:	687b      	ldr	r3, [r7, #4]
 8064f2e:	2203      	movs	r2, #3
 8064f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8064f34:	687b      	ldr	r3, [r7, #4]
 8064f36:	2200      	movs	r2, #0
 8064f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8064f3c:	2303      	movs	r3, #3
 8064f3e:	e015      	b.n	8064f6c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8064f40:	687b      	ldr	r3, [r7, #4]
 8064f42:	681b      	ldr	r3, [r3, #0]
 8064f44:	681b      	ldr	r3, [r3, #0]
 8064f46:	f003 0301 	and.w	r3, r3, #1
 8064f4a:	2b00      	cmp	r3, #0
 8064f4c:	d1e4      	bne.n	8064f18 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8064f4e:	687b      	ldr	r3, [r7, #4]
 8064f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8064f52:	223f      	movs	r2, #63	; 0x3f
 8064f54:	409a      	lsls	r2, r3
 8064f56:	68fb      	ldr	r3, [r7, #12]
 8064f58:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8064f5a:	687b      	ldr	r3, [r7, #4]
 8064f5c:	2201      	movs	r2, #1
 8064f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8064f62:	687b      	ldr	r3, [r7, #4]
 8064f64:	2200      	movs	r2, #0
 8064f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8064f6a:	2300      	movs	r3, #0
}
 8064f6c:	4618      	mov	r0, r3
 8064f6e:	3710      	adds	r7, #16
 8064f70:	46bd      	mov	sp, r7
 8064f72:	bd80      	pop	{r7, pc}

08064f74 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8064f74:	b480      	push	{r7}
 8064f76:	b083      	sub	sp, #12
 8064f78:	af00      	add	r7, sp, #0
 8064f7a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8064f7c:	687b      	ldr	r3, [r7, #4]
 8064f7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8064f82:	b2db      	uxtb	r3, r3
 8064f84:	2b02      	cmp	r3, #2
 8064f86:	d004      	beq.n	8064f92 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8064f88:	687b      	ldr	r3, [r7, #4]
 8064f8a:	2280      	movs	r2, #128	; 0x80
 8064f8c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8064f8e:	2301      	movs	r3, #1
 8064f90:	e00c      	b.n	8064fac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8064f92:	687b      	ldr	r3, [r7, #4]
 8064f94:	2205      	movs	r2, #5
 8064f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8064f9a:	687b      	ldr	r3, [r7, #4]
 8064f9c:	681b      	ldr	r3, [r3, #0]
 8064f9e:	681a      	ldr	r2, [r3, #0]
 8064fa0:	687b      	ldr	r3, [r7, #4]
 8064fa2:	681b      	ldr	r3, [r3, #0]
 8064fa4:	f022 0201 	bic.w	r2, r2, #1
 8064fa8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8064faa:	2300      	movs	r3, #0
}
 8064fac:	4618      	mov	r0, r3
 8064fae:	370c      	adds	r7, #12
 8064fb0:	46bd      	mov	sp, r7
 8064fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8064fb6:	4770      	bx	lr

08064fb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8064fb8:	b580      	push	{r7, lr}
 8064fba:	b086      	sub	sp, #24
 8064fbc:	af00      	add	r7, sp, #0
 8064fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8064fc0:	2300      	movs	r3, #0
 8064fc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8064fc4:	4b92      	ldr	r3, [pc, #584]	; (8065210 <HAL_DMA_IRQHandler+0x258>)
 8064fc6:	681b      	ldr	r3, [r3, #0]
 8064fc8:	4a92      	ldr	r2, [pc, #584]	; (8065214 <HAL_DMA_IRQHandler+0x25c>)
 8064fca:	fba2 2303 	umull	r2, r3, r2, r3
 8064fce:	0a9b      	lsrs	r3, r3, #10
 8064fd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8064fd2:	687b      	ldr	r3, [r7, #4]
 8064fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8064fd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8064fd8:	693b      	ldr	r3, [r7, #16]
 8064fda:	681b      	ldr	r3, [r3, #0]
 8064fdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8064fde:	687b      	ldr	r3, [r7, #4]
 8064fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8064fe2:	2208      	movs	r2, #8
 8064fe4:	409a      	lsls	r2, r3
 8064fe6:	68fb      	ldr	r3, [r7, #12]
 8064fe8:	4013      	ands	r3, r2
 8064fea:	2b00      	cmp	r3, #0
 8064fec:	d01a      	beq.n	8065024 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8064fee:	687b      	ldr	r3, [r7, #4]
 8064ff0:	681b      	ldr	r3, [r3, #0]
 8064ff2:	681b      	ldr	r3, [r3, #0]
 8064ff4:	f003 0304 	and.w	r3, r3, #4
 8064ff8:	2b00      	cmp	r3, #0
 8064ffa:	d013      	beq.n	8065024 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8064ffc:	687b      	ldr	r3, [r7, #4]
 8064ffe:	681b      	ldr	r3, [r3, #0]
 8065000:	681a      	ldr	r2, [r3, #0]
 8065002:	687b      	ldr	r3, [r7, #4]
 8065004:	681b      	ldr	r3, [r3, #0]
 8065006:	f022 0204 	bic.w	r2, r2, #4
 806500a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 806500c:	687b      	ldr	r3, [r7, #4]
 806500e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8065010:	2208      	movs	r2, #8
 8065012:	409a      	lsls	r2, r3
 8065014:	693b      	ldr	r3, [r7, #16]
 8065016:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8065018:	687b      	ldr	r3, [r7, #4]
 806501a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 806501c:	f043 0201 	orr.w	r2, r3, #1
 8065020:	687b      	ldr	r3, [r7, #4]
 8065022:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8065024:	687b      	ldr	r3, [r7, #4]
 8065026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8065028:	2201      	movs	r2, #1
 806502a:	409a      	lsls	r2, r3
 806502c:	68fb      	ldr	r3, [r7, #12]
 806502e:	4013      	ands	r3, r2
 8065030:	2b00      	cmp	r3, #0
 8065032:	d012      	beq.n	806505a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8065034:	687b      	ldr	r3, [r7, #4]
 8065036:	681b      	ldr	r3, [r3, #0]
 8065038:	695b      	ldr	r3, [r3, #20]
 806503a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 806503e:	2b00      	cmp	r3, #0
 8065040:	d00b      	beq.n	806505a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8065042:	687b      	ldr	r3, [r7, #4]
 8065044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8065046:	2201      	movs	r2, #1
 8065048:	409a      	lsls	r2, r3
 806504a:	693b      	ldr	r3, [r7, #16]
 806504c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 806504e:	687b      	ldr	r3, [r7, #4]
 8065050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8065052:	f043 0202 	orr.w	r2, r3, #2
 8065056:	687b      	ldr	r3, [r7, #4]
 8065058:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 806505a:	687b      	ldr	r3, [r7, #4]
 806505c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 806505e:	2204      	movs	r2, #4
 8065060:	409a      	lsls	r2, r3
 8065062:	68fb      	ldr	r3, [r7, #12]
 8065064:	4013      	ands	r3, r2
 8065066:	2b00      	cmp	r3, #0
 8065068:	d012      	beq.n	8065090 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 806506a:	687b      	ldr	r3, [r7, #4]
 806506c:	681b      	ldr	r3, [r3, #0]
 806506e:	681b      	ldr	r3, [r3, #0]
 8065070:	f003 0302 	and.w	r3, r3, #2
 8065074:	2b00      	cmp	r3, #0
 8065076:	d00b      	beq.n	8065090 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8065078:	687b      	ldr	r3, [r7, #4]
 806507a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 806507c:	2204      	movs	r2, #4
 806507e:	409a      	lsls	r2, r3
 8065080:	693b      	ldr	r3, [r7, #16]
 8065082:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8065084:	687b      	ldr	r3, [r7, #4]
 8065086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8065088:	f043 0204 	orr.w	r2, r3, #4
 806508c:	687b      	ldr	r3, [r7, #4]
 806508e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8065090:	687b      	ldr	r3, [r7, #4]
 8065092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8065094:	2210      	movs	r2, #16
 8065096:	409a      	lsls	r2, r3
 8065098:	68fb      	ldr	r3, [r7, #12]
 806509a:	4013      	ands	r3, r2
 806509c:	2b00      	cmp	r3, #0
 806509e:	d043      	beq.n	8065128 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80650a0:	687b      	ldr	r3, [r7, #4]
 80650a2:	681b      	ldr	r3, [r3, #0]
 80650a4:	681b      	ldr	r3, [r3, #0]
 80650a6:	f003 0308 	and.w	r3, r3, #8
 80650aa:	2b00      	cmp	r3, #0
 80650ac:	d03c      	beq.n	8065128 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80650ae:	687b      	ldr	r3, [r7, #4]
 80650b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80650b2:	2210      	movs	r2, #16
 80650b4:	409a      	lsls	r2, r3
 80650b6:	693b      	ldr	r3, [r7, #16]
 80650b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80650ba:	687b      	ldr	r3, [r7, #4]
 80650bc:	681b      	ldr	r3, [r3, #0]
 80650be:	681b      	ldr	r3, [r3, #0]
 80650c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80650c4:	2b00      	cmp	r3, #0
 80650c6:	d018      	beq.n	80650fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80650c8:	687b      	ldr	r3, [r7, #4]
 80650ca:	681b      	ldr	r3, [r3, #0]
 80650cc:	681b      	ldr	r3, [r3, #0]
 80650ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80650d2:	2b00      	cmp	r3, #0
 80650d4:	d108      	bne.n	80650e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80650d6:	687b      	ldr	r3, [r7, #4]
 80650d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80650da:	2b00      	cmp	r3, #0
 80650dc:	d024      	beq.n	8065128 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80650de:	687b      	ldr	r3, [r7, #4]
 80650e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80650e2:	6878      	ldr	r0, [r7, #4]
 80650e4:	4798      	blx	r3
 80650e6:	e01f      	b.n	8065128 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80650e8:	687b      	ldr	r3, [r7, #4]
 80650ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80650ec:	2b00      	cmp	r3, #0
 80650ee:	d01b      	beq.n	8065128 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80650f0:	687b      	ldr	r3, [r7, #4]
 80650f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80650f4:	6878      	ldr	r0, [r7, #4]
 80650f6:	4798      	blx	r3
 80650f8:	e016      	b.n	8065128 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80650fa:	687b      	ldr	r3, [r7, #4]
 80650fc:	681b      	ldr	r3, [r3, #0]
 80650fe:	681b      	ldr	r3, [r3, #0]
 8065100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8065104:	2b00      	cmp	r3, #0
 8065106:	d107      	bne.n	8065118 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8065108:	687b      	ldr	r3, [r7, #4]
 806510a:	681b      	ldr	r3, [r3, #0]
 806510c:	681a      	ldr	r2, [r3, #0]
 806510e:	687b      	ldr	r3, [r7, #4]
 8065110:	681b      	ldr	r3, [r3, #0]
 8065112:	f022 0208 	bic.w	r2, r2, #8
 8065116:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8065118:	687b      	ldr	r3, [r7, #4]
 806511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806511c:	2b00      	cmp	r3, #0
 806511e:	d003      	beq.n	8065128 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8065120:	687b      	ldr	r3, [r7, #4]
 8065122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8065124:	6878      	ldr	r0, [r7, #4]
 8065126:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8065128:	687b      	ldr	r3, [r7, #4]
 806512a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 806512c:	2220      	movs	r2, #32
 806512e:	409a      	lsls	r2, r3
 8065130:	68fb      	ldr	r3, [r7, #12]
 8065132:	4013      	ands	r3, r2
 8065134:	2b00      	cmp	r3, #0
 8065136:	f000 808e 	beq.w	8065256 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 806513a:	687b      	ldr	r3, [r7, #4]
 806513c:	681b      	ldr	r3, [r3, #0]
 806513e:	681b      	ldr	r3, [r3, #0]
 8065140:	f003 0310 	and.w	r3, r3, #16
 8065144:	2b00      	cmp	r3, #0
 8065146:	f000 8086 	beq.w	8065256 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 806514a:	687b      	ldr	r3, [r7, #4]
 806514c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 806514e:	2220      	movs	r2, #32
 8065150:	409a      	lsls	r2, r3
 8065152:	693b      	ldr	r3, [r7, #16]
 8065154:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8065156:	687b      	ldr	r3, [r7, #4]
 8065158:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 806515c:	b2db      	uxtb	r3, r3
 806515e:	2b05      	cmp	r3, #5
 8065160:	d136      	bne.n	80651d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8065162:	687b      	ldr	r3, [r7, #4]
 8065164:	681b      	ldr	r3, [r3, #0]
 8065166:	681a      	ldr	r2, [r3, #0]
 8065168:	687b      	ldr	r3, [r7, #4]
 806516a:	681b      	ldr	r3, [r3, #0]
 806516c:	f022 0216 	bic.w	r2, r2, #22
 8065170:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8065172:	687b      	ldr	r3, [r7, #4]
 8065174:	681b      	ldr	r3, [r3, #0]
 8065176:	695a      	ldr	r2, [r3, #20]
 8065178:	687b      	ldr	r3, [r7, #4]
 806517a:	681b      	ldr	r3, [r3, #0]
 806517c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8065180:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8065182:	687b      	ldr	r3, [r7, #4]
 8065184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8065186:	2b00      	cmp	r3, #0
 8065188:	d103      	bne.n	8065192 <HAL_DMA_IRQHandler+0x1da>
 806518a:	687b      	ldr	r3, [r7, #4]
 806518c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 806518e:	2b00      	cmp	r3, #0
 8065190:	d007      	beq.n	80651a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8065192:	687b      	ldr	r3, [r7, #4]
 8065194:	681b      	ldr	r3, [r3, #0]
 8065196:	681a      	ldr	r2, [r3, #0]
 8065198:	687b      	ldr	r3, [r7, #4]
 806519a:	681b      	ldr	r3, [r3, #0]
 806519c:	f022 0208 	bic.w	r2, r2, #8
 80651a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80651a2:	687b      	ldr	r3, [r7, #4]
 80651a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80651a6:	223f      	movs	r2, #63	; 0x3f
 80651a8:	409a      	lsls	r2, r3
 80651aa:	693b      	ldr	r3, [r7, #16]
 80651ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80651ae:	687b      	ldr	r3, [r7, #4]
 80651b0:	2201      	movs	r2, #1
 80651b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80651b6:	687b      	ldr	r3, [r7, #4]
 80651b8:	2200      	movs	r2, #0
 80651ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80651be:	687b      	ldr	r3, [r7, #4]
 80651c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80651c2:	2b00      	cmp	r3, #0
 80651c4:	d07d      	beq.n	80652c2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80651c6:	687b      	ldr	r3, [r7, #4]
 80651c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80651ca:	6878      	ldr	r0, [r7, #4]
 80651cc:	4798      	blx	r3
        }
        return;
 80651ce:	e078      	b.n	80652c2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80651d0:	687b      	ldr	r3, [r7, #4]
 80651d2:	681b      	ldr	r3, [r3, #0]
 80651d4:	681b      	ldr	r3, [r3, #0]
 80651d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80651da:	2b00      	cmp	r3, #0
 80651dc:	d01c      	beq.n	8065218 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80651de:	687b      	ldr	r3, [r7, #4]
 80651e0:	681b      	ldr	r3, [r3, #0]
 80651e2:	681b      	ldr	r3, [r3, #0]
 80651e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80651e8:	2b00      	cmp	r3, #0
 80651ea:	d108      	bne.n	80651fe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80651ec:	687b      	ldr	r3, [r7, #4]
 80651ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80651f0:	2b00      	cmp	r3, #0
 80651f2:	d030      	beq.n	8065256 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80651f4:	687b      	ldr	r3, [r7, #4]
 80651f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80651f8:	6878      	ldr	r0, [r7, #4]
 80651fa:	4798      	blx	r3
 80651fc:	e02b      	b.n	8065256 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80651fe:	687b      	ldr	r3, [r7, #4]
 8065200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8065202:	2b00      	cmp	r3, #0
 8065204:	d027      	beq.n	8065256 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8065206:	687b      	ldr	r3, [r7, #4]
 8065208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806520a:	6878      	ldr	r0, [r7, #4]
 806520c:	4798      	blx	r3
 806520e:	e022      	b.n	8065256 <HAL_DMA_IRQHandler+0x29e>
 8065210:	20000000 	.word	0x20000000
 8065214:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8065218:	687b      	ldr	r3, [r7, #4]
 806521a:	681b      	ldr	r3, [r3, #0]
 806521c:	681b      	ldr	r3, [r3, #0]
 806521e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8065222:	2b00      	cmp	r3, #0
 8065224:	d10f      	bne.n	8065246 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8065226:	687b      	ldr	r3, [r7, #4]
 8065228:	681b      	ldr	r3, [r3, #0]
 806522a:	681a      	ldr	r2, [r3, #0]
 806522c:	687b      	ldr	r3, [r7, #4]
 806522e:	681b      	ldr	r3, [r3, #0]
 8065230:	f022 0210 	bic.w	r2, r2, #16
 8065234:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8065236:	687b      	ldr	r3, [r7, #4]
 8065238:	2201      	movs	r2, #1
 806523a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 806523e:	687b      	ldr	r3, [r7, #4]
 8065240:	2200      	movs	r2, #0
 8065242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8065246:	687b      	ldr	r3, [r7, #4]
 8065248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806524a:	2b00      	cmp	r3, #0
 806524c:	d003      	beq.n	8065256 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 806524e:	687b      	ldr	r3, [r7, #4]
 8065250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8065252:	6878      	ldr	r0, [r7, #4]
 8065254:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8065256:	687b      	ldr	r3, [r7, #4]
 8065258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 806525a:	2b00      	cmp	r3, #0
 806525c:	d032      	beq.n	80652c4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 806525e:	687b      	ldr	r3, [r7, #4]
 8065260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8065262:	f003 0301 	and.w	r3, r3, #1
 8065266:	2b00      	cmp	r3, #0
 8065268:	d022      	beq.n	80652b0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 806526a:	687b      	ldr	r3, [r7, #4]
 806526c:	2205      	movs	r2, #5
 806526e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8065272:	687b      	ldr	r3, [r7, #4]
 8065274:	681b      	ldr	r3, [r3, #0]
 8065276:	681a      	ldr	r2, [r3, #0]
 8065278:	687b      	ldr	r3, [r7, #4]
 806527a:	681b      	ldr	r3, [r3, #0]
 806527c:	f022 0201 	bic.w	r2, r2, #1
 8065280:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8065282:	68bb      	ldr	r3, [r7, #8]
 8065284:	3301      	adds	r3, #1
 8065286:	60bb      	str	r3, [r7, #8]
 8065288:	697a      	ldr	r2, [r7, #20]
 806528a:	429a      	cmp	r2, r3
 806528c:	d307      	bcc.n	806529e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 806528e:	687b      	ldr	r3, [r7, #4]
 8065290:	681b      	ldr	r3, [r3, #0]
 8065292:	681b      	ldr	r3, [r3, #0]
 8065294:	f003 0301 	and.w	r3, r3, #1
 8065298:	2b00      	cmp	r3, #0
 806529a:	d1f2      	bne.n	8065282 <HAL_DMA_IRQHandler+0x2ca>
 806529c:	e000      	b.n	80652a0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 806529e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80652a0:	687b      	ldr	r3, [r7, #4]
 80652a2:	2201      	movs	r2, #1
 80652a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80652a8:	687b      	ldr	r3, [r7, #4]
 80652aa:	2200      	movs	r2, #0
 80652ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80652b0:	687b      	ldr	r3, [r7, #4]
 80652b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80652b4:	2b00      	cmp	r3, #0
 80652b6:	d005      	beq.n	80652c4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80652b8:	687b      	ldr	r3, [r7, #4]
 80652ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80652bc:	6878      	ldr	r0, [r7, #4]
 80652be:	4798      	blx	r3
 80652c0:	e000      	b.n	80652c4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80652c2:	bf00      	nop
    }
  }
}
 80652c4:	3718      	adds	r7, #24
 80652c6:	46bd      	mov	sp, r7
 80652c8:	bd80      	pop	{r7, pc}
 80652ca:	bf00      	nop

080652cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80652cc:	b480      	push	{r7}
 80652ce:	b085      	sub	sp, #20
 80652d0:	af00      	add	r7, sp, #0
 80652d2:	60f8      	str	r0, [r7, #12]
 80652d4:	60b9      	str	r1, [r7, #8]
 80652d6:	607a      	str	r2, [r7, #4]
 80652d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80652da:	68fb      	ldr	r3, [r7, #12]
 80652dc:	681b      	ldr	r3, [r3, #0]
 80652de:	681a      	ldr	r2, [r3, #0]
 80652e0:	68fb      	ldr	r3, [r7, #12]
 80652e2:	681b      	ldr	r3, [r3, #0]
 80652e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80652e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80652ea:	68fb      	ldr	r3, [r7, #12]
 80652ec:	681b      	ldr	r3, [r3, #0]
 80652ee:	683a      	ldr	r2, [r7, #0]
 80652f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80652f2:	68fb      	ldr	r3, [r7, #12]
 80652f4:	689b      	ldr	r3, [r3, #8]
 80652f6:	2b40      	cmp	r3, #64	; 0x40
 80652f8:	d108      	bne.n	806530c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80652fa:	68fb      	ldr	r3, [r7, #12]
 80652fc:	681b      	ldr	r3, [r3, #0]
 80652fe:	687a      	ldr	r2, [r7, #4]
 8065300:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8065302:	68fb      	ldr	r3, [r7, #12]
 8065304:	681b      	ldr	r3, [r3, #0]
 8065306:	68ba      	ldr	r2, [r7, #8]
 8065308:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 806530a:	e007      	b.n	806531c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 806530c:	68fb      	ldr	r3, [r7, #12]
 806530e:	681b      	ldr	r3, [r3, #0]
 8065310:	68ba      	ldr	r2, [r7, #8]
 8065312:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8065314:	68fb      	ldr	r3, [r7, #12]
 8065316:	681b      	ldr	r3, [r3, #0]
 8065318:	687a      	ldr	r2, [r7, #4]
 806531a:	60da      	str	r2, [r3, #12]
}
 806531c:	bf00      	nop
 806531e:	3714      	adds	r7, #20
 8065320:	46bd      	mov	sp, r7
 8065322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8065326:	4770      	bx	lr

08065328 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8065328:	b480      	push	{r7}
 806532a:	b085      	sub	sp, #20
 806532c:	af00      	add	r7, sp, #0
 806532e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8065330:	687b      	ldr	r3, [r7, #4]
 8065332:	681b      	ldr	r3, [r3, #0]
 8065334:	b2db      	uxtb	r3, r3
 8065336:	3b10      	subs	r3, #16
 8065338:	4a14      	ldr	r2, [pc, #80]	; (806538c <DMA_CalcBaseAndBitshift+0x64>)
 806533a:	fba2 2303 	umull	r2, r3, r2, r3
 806533e:	091b      	lsrs	r3, r3, #4
 8065340:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8065342:	4a13      	ldr	r2, [pc, #76]	; (8065390 <DMA_CalcBaseAndBitshift+0x68>)
 8065344:	68fb      	ldr	r3, [r7, #12]
 8065346:	4413      	add	r3, r2
 8065348:	781b      	ldrb	r3, [r3, #0]
 806534a:	461a      	mov	r2, r3
 806534c:	687b      	ldr	r3, [r7, #4]
 806534e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8065350:	68fb      	ldr	r3, [r7, #12]
 8065352:	2b03      	cmp	r3, #3
 8065354:	d909      	bls.n	806536a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8065356:	687b      	ldr	r3, [r7, #4]
 8065358:	681b      	ldr	r3, [r3, #0]
 806535a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 806535e:	f023 0303 	bic.w	r3, r3, #3
 8065362:	1d1a      	adds	r2, r3, #4
 8065364:	687b      	ldr	r3, [r7, #4]
 8065366:	659a      	str	r2, [r3, #88]	; 0x58
 8065368:	e007      	b.n	806537a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 806536a:	687b      	ldr	r3, [r7, #4]
 806536c:	681b      	ldr	r3, [r3, #0]
 806536e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8065372:	f023 0303 	bic.w	r3, r3, #3
 8065376:	687a      	ldr	r2, [r7, #4]
 8065378:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 806537a:	687b      	ldr	r3, [r7, #4]
 806537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 806537e:	4618      	mov	r0, r3
 8065380:	3714      	adds	r7, #20
 8065382:	46bd      	mov	sp, r7
 8065384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8065388:	4770      	bx	lr
 806538a:	bf00      	nop
 806538c:	aaaaaaab 	.word	0xaaaaaaab
 8065390:	080774f8 	.word	0x080774f8

08065394 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8065394:	b480      	push	{r7}
 8065396:	b085      	sub	sp, #20
 8065398:	af00      	add	r7, sp, #0
 806539a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 806539c:	2300      	movs	r3, #0
 806539e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80653a0:	687b      	ldr	r3, [r7, #4]
 80653a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80653a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80653a6:	687b      	ldr	r3, [r7, #4]
 80653a8:	699b      	ldr	r3, [r3, #24]
 80653aa:	2b00      	cmp	r3, #0
 80653ac:	d11f      	bne.n	80653ee <DMA_CheckFifoParam+0x5a>
 80653ae:	68bb      	ldr	r3, [r7, #8]
 80653b0:	2b03      	cmp	r3, #3
 80653b2:	d856      	bhi.n	8065462 <DMA_CheckFifoParam+0xce>
 80653b4:	a201      	add	r2, pc, #4	; (adr r2, 80653bc <DMA_CheckFifoParam+0x28>)
 80653b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80653ba:	bf00      	nop
 80653bc:	080653cd 	.word	0x080653cd
 80653c0:	080653df 	.word	0x080653df
 80653c4:	080653cd 	.word	0x080653cd
 80653c8:	08065463 	.word	0x08065463
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80653cc:	687b      	ldr	r3, [r7, #4]
 80653ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80653d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80653d4:	2b00      	cmp	r3, #0
 80653d6:	d046      	beq.n	8065466 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80653d8:	2301      	movs	r3, #1
 80653da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80653dc:	e043      	b.n	8065466 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80653de:	687b      	ldr	r3, [r7, #4]
 80653e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80653e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80653e6:	d140      	bne.n	806546a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80653e8:	2301      	movs	r3, #1
 80653ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80653ec:	e03d      	b.n	806546a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80653ee:	687b      	ldr	r3, [r7, #4]
 80653f0:	699b      	ldr	r3, [r3, #24]
 80653f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80653f6:	d121      	bne.n	806543c <DMA_CheckFifoParam+0xa8>
 80653f8:	68bb      	ldr	r3, [r7, #8]
 80653fa:	2b03      	cmp	r3, #3
 80653fc:	d837      	bhi.n	806546e <DMA_CheckFifoParam+0xda>
 80653fe:	a201      	add	r2, pc, #4	; (adr r2, 8065404 <DMA_CheckFifoParam+0x70>)
 8065400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8065404:	08065415 	.word	0x08065415
 8065408:	0806541b 	.word	0x0806541b
 806540c:	08065415 	.word	0x08065415
 8065410:	0806542d 	.word	0x0806542d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8065414:	2301      	movs	r3, #1
 8065416:	73fb      	strb	r3, [r7, #15]
      break;
 8065418:	e030      	b.n	806547c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 806541a:	687b      	ldr	r3, [r7, #4]
 806541c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 806541e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8065422:	2b00      	cmp	r3, #0
 8065424:	d025      	beq.n	8065472 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8065426:	2301      	movs	r3, #1
 8065428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 806542a:	e022      	b.n	8065472 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 806542c:	687b      	ldr	r3, [r7, #4]
 806542e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8065430:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8065434:	d11f      	bne.n	8065476 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8065436:	2301      	movs	r3, #1
 8065438:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 806543a:	e01c      	b.n	8065476 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 806543c:	68bb      	ldr	r3, [r7, #8]
 806543e:	2b02      	cmp	r3, #2
 8065440:	d903      	bls.n	806544a <DMA_CheckFifoParam+0xb6>
 8065442:	68bb      	ldr	r3, [r7, #8]
 8065444:	2b03      	cmp	r3, #3
 8065446:	d003      	beq.n	8065450 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8065448:	e018      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 806544a:	2301      	movs	r3, #1
 806544c:	73fb      	strb	r3, [r7, #15]
      break;
 806544e:	e015      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8065450:	687b      	ldr	r3, [r7, #4]
 8065452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8065454:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8065458:	2b00      	cmp	r3, #0
 806545a:	d00e      	beq.n	806547a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 806545c:	2301      	movs	r3, #1
 806545e:	73fb      	strb	r3, [r7, #15]
      break;
 8065460:	e00b      	b.n	806547a <DMA_CheckFifoParam+0xe6>
      break;
 8065462:	bf00      	nop
 8065464:	e00a      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      break;
 8065466:	bf00      	nop
 8065468:	e008      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      break;
 806546a:	bf00      	nop
 806546c:	e006      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      break;
 806546e:	bf00      	nop
 8065470:	e004      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      break;
 8065472:	bf00      	nop
 8065474:	e002      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      break;   
 8065476:	bf00      	nop
 8065478:	e000      	b.n	806547c <DMA_CheckFifoParam+0xe8>
      break;
 806547a:	bf00      	nop
    }
  } 
  
  return status; 
 806547c:	7bfb      	ldrb	r3, [r7, #15]
}
 806547e:	4618      	mov	r0, r3
 8065480:	3714      	adds	r7, #20
 8065482:	46bd      	mov	sp, r7
 8065484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8065488:	4770      	bx	lr
 806548a:	bf00      	nop

0806548c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 806548c:	b580      	push	{r7, lr}
 806548e:	b088      	sub	sp, #32
 8065490:	af00      	add	r7, sp, #0
 8065492:	6078      	str	r0, [r7, #4]
 8065494:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8065496:	2300      	movs	r3, #0
 8065498:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 806549a:	2300      	movs	r3, #0
 806549c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 806549e:	2300      	movs	r3, #0
 80654a0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80654a2:	687b      	ldr	r3, [r7, #4]
 80654a4:	4a33      	ldr	r2, [pc, #204]	; (8065574 <HAL_GPIO_Init+0xe8>)
 80654a6:	4293      	cmp	r3, r2
 80654a8:	d017      	beq.n	80654da <HAL_GPIO_Init+0x4e>
 80654aa:	687b      	ldr	r3, [r7, #4]
 80654ac:	4a32      	ldr	r2, [pc, #200]	; (8065578 <HAL_GPIO_Init+0xec>)
 80654ae:	4293      	cmp	r3, r2
 80654b0:	d013      	beq.n	80654da <HAL_GPIO_Init+0x4e>
 80654b2:	687b      	ldr	r3, [r7, #4]
 80654b4:	4a31      	ldr	r2, [pc, #196]	; (806557c <HAL_GPIO_Init+0xf0>)
 80654b6:	4293      	cmp	r3, r2
 80654b8:	d00f      	beq.n	80654da <HAL_GPIO_Init+0x4e>
 80654ba:	687b      	ldr	r3, [r7, #4]
 80654bc:	4a30      	ldr	r2, [pc, #192]	; (8065580 <HAL_GPIO_Init+0xf4>)
 80654be:	4293      	cmp	r3, r2
 80654c0:	d00b      	beq.n	80654da <HAL_GPIO_Init+0x4e>
 80654c2:	687b      	ldr	r3, [r7, #4]
 80654c4:	4a2f      	ldr	r2, [pc, #188]	; (8065584 <HAL_GPIO_Init+0xf8>)
 80654c6:	4293      	cmp	r3, r2
 80654c8:	d007      	beq.n	80654da <HAL_GPIO_Init+0x4e>
 80654ca:	687b      	ldr	r3, [r7, #4]
 80654cc:	4a2e      	ldr	r2, [pc, #184]	; (8065588 <HAL_GPIO_Init+0xfc>)
 80654ce:	4293      	cmp	r3, r2
 80654d0:	d003      	beq.n	80654da <HAL_GPIO_Init+0x4e>
 80654d2:	21ac      	movs	r1, #172	; 0xac
 80654d4:	482d      	ldr	r0, [pc, #180]	; (806558c <HAL_GPIO_Init+0x100>)
 80654d6:	f7fd fd1a 	bl	8062f0e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80654da:	683b      	ldr	r3, [r7, #0]
 80654dc:	681b      	ldr	r3, [r3, #0]
 80654de:	b29b      	uxth	r3, r3
 80654e0:	2b00      	cmp	r3, #0
 80654e2:	d005      	beq.n	80654f0 <HAL_GPIO_Init+0x64>
 80654e4:	683b      	ldr	r3, [r7, #0]
 80654e6:	681b      	ldr	r3, [r3, #0]
 80654e8:	0c1b      	lsrs	r3, r3, #16
 80654ea:	041b      	lsls	r3, r3, #16
 80654ec:	2b00      	cmp	r3, #0
 80654ee:	d003      	beq.n	80654f8 <HAL_GPIO_Init+0x6c>
 80654f0:	21ad      	movs	r1, #173	; 0xad
 80654f2:	4826      	ldr	r0, [pc, #152]	; (806558c <HAL_GPIO_Init+0x100>)
 80654f4:	f7fd fd0b 	bl	8062f0e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80654f8:	683b      	ldr	r3, [r7, #0]
 80654fa:	685b      	ldr	r3, [r3, #4]
 80654fc:	2b00      	cmp	r3, #0
 80654fe:	d035      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065500:	683b      	ldr	r3, [r7, #0]
 8065502:	685b      	ldr	r3, [r3, #4]
 8065504:	2b01      	cmp	r3, #1
 8065506:	d031      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065508:	683b      	ldr	r3, [r7, #0]
 806550a:	685b      	ldr	r3, [r3, #4]
 806550c:	2b11      	cmp	r3, #17
 806550e:	d02d      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065510:	683b      	ldr	r3, [r7, #0]
 8065512:	685b      	ldr	r3, [r3, #4]
 8065514:	2b02      	cmp	r3, #2
 8065516:	d029      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065518:	683b      	ldr	r3, [r7, #0]
 806551a:	685b      	ldr	r3, [r3, #4]
 806551c:	2b12      	cmp	r3, #18
 806551e:	d025      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065520:	683b      	ldr	r3, [r7, #0]
 8065522:	685b      	ldr	r3, [r3, #4]
 8065524:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8065528:	d020      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 806552a:	683b      	ldr	r3, [r7, #0]
 806552c:	685b      	ldr	r3, [r3, #4]
 806552e:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8065532:	d01b      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065534:	683b      	ldr	r3, [r7, #0]
 8065536:	685b      	ldr	r3, [r3, #4]
 8065538:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 806553c:	d016      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 806553e:	683b      	ldr	r3, [r7, #0]
 8065540:	685b      	ldr	r3, [r3, #4]
 8065542:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8065546:	d011      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065548:	683b      	ldr	r3, [r7, #0]
 806554a:	685b      	ldr	r3, [r3, #4]
 806554c:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8065550:	d00c      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065552:	683b      	ldr	r3, [r7, #0]
 8065554:	685b      	ldr	r3, [r3, #4]
 8065556:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 806555a:	d007      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 806555c:	683b      	ldr	r3, [r7, #0]
 806555e:	685b      	ldr	r3, [r3, #4]
 8065560:	2b03      	cmp	r3, #3
 8065562:	d003      	beq.n	806556c <HAL_GPIO_Init+0xe0>
 8065564:	21ae      	movs	r1, #174	; 0xae
 8065566:	4809      	ldr	r0, [pc, #36]	; (806558c <HAL_GPIO_Init+0x100>)
 8065568:	f7fd fcd1 	bl	8062f0e <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 806556c:	2300      	movs	r3, #0
 806556e:	61fb      	str	r3, [r7, #28]
 8065570:	e211      	b.n	8065996 <HAL_GPIO_Init+0x50a>
 8065572:	bf00      	nop
 8065574:	40020000 	.word	0x40020000
 8065578:	40020400 	.word	0x40020400
 806557c:	40020800 	.word	0x40020800
 8065580:	40020c00 	.word	0x40020c00
 8065584:	40021000 	.word	0x40021000
 8065588:	40021c00 	.word	0x40021c00
 806558c:	08077130 	.word	0x08077130
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8065590:	2201      	movs	r2, #1
 8065592:	69fb      	ldr	r3, [r7, #28]
 8065594:	fa02 f303 	lsl.w	r3, r2, r3
 8065598:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 806559a:	683b      	ldr	r3, [r7, #0]
 806559c:	681b      	ldr	r3, [r3, #0]
 806559e:	697a      	ldr	r2, [r7, #20]
 80655a0:	4013      	ands	r3, r2
 80655a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80655a4:	693a      	ldr	r2, [r7, #16]
 80655a6:	697b      	ldr	r3, [r7, #20]
 80655a8:	429a      	cmp	r2, r3
 80655aa:	f040 81f1 	bne.w	8065990 <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80655ae:	683b      	ldr	r3, [r7, #0]
 80655b0:	685b      	ldr	r3, [r3, #4]
 80655b2:	f003 0303 	and.w	r3, r3, #3
 80655b6:	2b01      	cmp	r3, #1
 80655b8:	d005      	beq.n	80655c6 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80655ba:	683b      	ldr	r3, [r7, #0]
 80655bc:	685b      	ldr	r3, [r3, #4]
 80655be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80655c2:	2b02      	cmp	r3, #2
 80655c4:	d144      	bne.n	8065650 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80655c6:	683b      	ldr	r3, [r7, #0]
 80655c8:	68db      	ldr	r3, [r3, #12]
 80655ca:	2b00      	cmp	r3, #0
 80655cc:	d00f      	beq.n	80655ee <HAL_GPIO_Init+0x162>
 80655ce:	683b      	ldr	r3, [r7, #0]
 80655d0:	68db      	ldr	r3, [r3, #12]
 80655d2:	2b01      	cmp	r3, #1
 80655d4:	d00b      	beq.n	80655ee <HAL_GPIO_Init+0x162>
 80655d6:	683b      	ldr	r3, [r7, #0]
 80655d8:	68db      	ldr	r3, [r3, #12]
 80655da:	2b02      	cmp	r3, #2
 80655dc:	d007      	beq.n	80655ee <HAL_GPIO_Init+0x162>
 80655de:	683b      	ldr	r3, [r7, #0]
 80655e0:	68db      	ldr	r3, [r3, #12]
 80655e2:	2b03      	cmp	r3, #3
 80655e4:	d003      	beq.n	80655ee <HAL_GPIO_Init+0x162>
 80655e6:	21c0      	movs	r1, #192	; 0xc0
 80655e8:	489f      	ldr	r0, [pc, #636]	; (8065868 <HAL_GPIO_Init+0x3dc>)
 80655ea:	f7fd fc90 	bl	8062f0e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80655ee:	687b      	ldr	r3, [r7, #4]
 80655f0:	689b      	ldr	r3, [r3, #8]
 80655f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80655f4:	69fb      	ldr	r3, [r7, #28]
 80655f6:	005b      	lsls	r3, r3, #1
 80655f8:	2203      	movs	r2, #3
 80655fa:	fa02 f303 	lsl.w	r3, r2, r3
 80655fe:	43db      	mvns	r3, r3
 8065600:	69ba      	ldr	r2, [r7, #24]
 8065602:	4013      	ands	r3, r2
 8065604:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8065606:	683b      	ldr	r3, [r7, #0]
 8065608:	68da      	ldr	r2, [r3, #12]
 806560a:	69fb      	ldr	r3, [r7, #28]
 806560c:	005b      	lsls	r3, r3, #1
 806560e:	fa02 f303 	lsl.w	r3, r2, r3
 8065612:	69ba      	ldr	r2, [r7, #24]
 8065614:	4313      	orrs	r3, r2
 8065616:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8065618:	687b      	ldr	r3, [r7, #4]
 806561a:	69ba      	ldr	r2, [r7, #24]
 806561c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 806561e:	687b      	ldr	r3, [r7, #4]
 8065620:	685b      	ldr	r3, [r3, #4]
 8065622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8065624:	2201      	movs	r2, #1
 8065626:	69fb      	ldr	r3, [r7, #28]
 8065628:	fa02 f303 	lsl.w	r3, r2, r3
 806562c:	43db      	mvns	r3, r3
 806562e:	69ba      	ldr	r2, [r7, #24]
 8065630:	4013      	ands	r3, r2
 8065632:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8065634:	683b      	ldr	r3, [r7, #0]
 8065636:	685b      	ldr	r3, [r3, #4]
 8065638:	091b      	lsrs	r3, r3, #4
 806563a:	f003 0201 	and.w	r2, r3, #1
 806563e:	69fb      	ldr	r3, [r7, #28]
 8065640:	fa02 f303 	lsl.w	r3, r2, r3
 8065644:	69ba      	ldr	r2, [r7, #24]
 8065646:	4313      	orrs	r3, r2
 8065648:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 806564a:	687b      	ldr	r3, [r7, #4]
 806564c:	69ba      	ldr	r2, [r7, #24]
 806564e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8065650:	683b      	ldr	r3, [r7, #0]
 8065652:	685b      	ldr	r3, [r3, #4]
 8065654:	f003 0303 	and.w	r3, r3, #3
 8065658:	2b03      	cmp	r3, #3
 806565a:	d027      	beq.n	80656ac <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 806565c:	683b      	ldr	r3, [r7, #0]
 806565e:	689b      	ldr	r3, [r3, #8]
 8065660:	2b00      	cmp	r3, #0
 8065662:	d00b      	beq.n	806567c <HAL_GPIO_Init+0x1f0>
 8065664:	683b      	ldr	r3, [r7, #0]
 8065666:	689b      	ldr	r3, [r3, #8]
 8065668:	2b01      	cmp	r3, #1
 806566a:	d007      	beq.n	806567c <HAL_GPIO_Init+0x1f0>
 806566c:	683b      	ldr	r3, [r7, #0]
 806566e:	689b      	ldr	r3, [r3, #8]
 8065670:	2b02      	cmp	r3, #2
 8065672:	d003      	beq.n	806567c <HAL_GPIO_Init+0x1f0>
 8065674:	21d1      	movs	r1, #209	; 0xd1
 8065676:	487c      	ldr	r0, [pc, #496]	; (8065868 <HAL_GPIO_Init+0x3dc>)
 8065678:	f7fd fc49 	bl	8062f0e <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 806567c:	687b      	ldr	r3, [r7, #4]
 806567e:	68db      	ldr	r3, [r3, #12]
 8065680:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8065682:	69fb      	ldr	r3, [r7, #28]
 8065684:	005b      	lsls	r3, r3, #1
 8065686:	2203      	movs	r2, #3
 8065688:	fa02 f303 	lsl.w	r3, r2, r3
 806568c:	43db      	mvns	r3, r3
 806568e:	69ba      	ldr	r2, [r7, #24]
 8065690:	4013      	ands	r3, r2
 8065692:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8065694:	683b      	ldr	r3, [r7, #0]
 8065696:	689a      	ldr	r2, [r3, #8]
 8065698:	69fb      	ldr	r3, [r7, #28]
 806569a:	005b      	lsls	r3, r3, #1
 806569c:	fa02 f303 	lsl.w	r3, r2, r3
 80656a0:	69ba      	ldr	r2, [r7, #24]
 80656a2:	4313      	orrs	r3, r2
 80656a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80656a6:	687b      	ldr	r3, [r7, #4]
 80656a8:	69ba      	ldr	r2, [r7, #24]
 80656aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80656ac:	683b      	ldr	r3, [r7, #0]
 80656ae:	685b      	ldr	r3, [r3, #4]
 80656b0:	f003 0303 	and.w	r3, r3, #3
 80656b4:	2b02      	cmp	r3, #2
 80656b6:	f040 80a0 	bne.w	80657fa <HAL_GPIO_Init+0x36e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80656ba:	683b      	ldr	r3, [r7, #0]
 80656bc:	691b      	ldr	r3, [r3, #16]
 80656be:	2b00      	cmp	r3, #0
 80656c0:	d077      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656c2:	683b      	ldr	r3, [r7, #0]
 80656c4:	691b      	ldr	r3, [r3, #16]
 80656c6:	2b09      	cmp	r3, #9
 80656c8:	d073      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656ca:	683b      	ldr	r3, [r7, #0]
 80656cc:	691b      	ldr	r3, [r3, #16]
 80656ce:	2b00      	cmp	r3, #0
 80656d0:	d06f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656d2:	683b      	ldr	r3, [r7, #0]
 80656d4:	691b      	ldr	r3, [r3, #16]
 80656d6:	2b00      	cmp	r3, #0
 80656d8:	d06b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656da:	683b      	ldr	r3, [r7, #0]
 80656dc:	691b      	ldr	r3, [r3, #16]
 80656de:	2b00      	cmp	r3, #0
 80656e0:	d067      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656e2:	683b      	ldr	r3, [r7, #0]
 80656e4:	691b      	ldr	r3, [r3, #16]
 80656e6:	2b00      	cmp	r3, #0
 80656e8:	d063      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656ea:	683b      	ldr	r3, [r7, #0]
 80656ec:	691b      	ldr	r3, [r3, #16]
 80656ee:	2b01      	cmp	r3, #1
 80656f0:	d05f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656f2:	683b      	ldr	r3, [r7, #0]
 80656f4:	691b      	ldr	r3, [r3, #16]
 80656f6:	2b01      	cmp	r3, #1
 80656f8:	d05b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80656fa:	683b      	ldr	r3, [r7, #0]
 80656fc:	691b      	ldr	r3, [r3, #16]
 80656fe:	2b02      	cmp	r3, #2
 8065700:	d057      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065702:	683b      	ldr	r3, [r7, #0]
 8065704:	691b      	ldr	r3, [r3, #16]
 8065706:	2b02      	cmp	r3, #2
 8065708:	d053      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806570a:	683b      	ldr	r3, [r7, #0]
 806570c:	691b      	ldr	r3, [r3, #16]
 806570e:	2b02      	cmp	r3, #2
 8065710:	d04f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065712:	683b      	ldr	r3, [r7, #0]
 8065714:	691b      	ldr	r3, [r3, #16]
 8065716:	2b04      	cmp	r3, #4
 8065718:	d04b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806571a:	683b      	ldr	r3, [r7, #0]
 806571c:	691b      	ldr	r3, [r3, #16]
 806571e:	2b04      	cmp	r3, #4
 8065720:	d047      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065722:	683b      	ldr	r3, [r7, #0]
 8065724:	691b      	ldr	r3, [r3, #16]
 8065726:	2b04      	cmp	r3, #4
 8065728:	d043      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806572a:	683b      	ldr	r3, [r7, #0]
 806572c:	691b      	ldr	r3, [r3, #16]
 806572e:	2b05      	cmp	r3, #5
 8065730:	d03f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065732:	683b      	ldr	r3, [r7, #0]
 8065734:	691b      	ldr	r3, [r3, #16]
 8065736:	2b05      	cmp	r3, #5
 8065738:	d03b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806573a:	683b      	ldr	r3, [r7, #0]
 806573c:	691b      	ldr	r3, [r3, #16]
 806573e:	2b05      	cmp	r3, #5
 8065740:	d037      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065742:	683b      	ldr	r3, [r7, #0]
 8065744:	691b      	ldr	r3, [r3, #16]
 8065746:	2b06      	cmp	r3, #6
 8065748:	d033      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806574a:	683b      	ldr	r3, [r7, #0]
 806574c:	691b      	ldr	r3, [r3, #16]
 806574e:	2b06      	cmp	r3, #6
 8065750:	d02f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065752:	683b      	ldr	r3, [r7, #0]
 8065754:	691b      	ldr	r3, [r3, #16]
 8065756:	2b05      	cmp	r3, #5
 8065758:	d02b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806575a:	683b      	ldr	r3, [r7, #0]
 806575c:	691b      	ldr	r3, [r3, #16]
 806575e:	2b06      	cmp	r3, #6
 8065760:	d027      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065762:	683b      	ldr	r3, [r7, #0]
 8065764:	691b      	ldr	r3, [r3, #16]
 8065766:	2b07      	cmp	r3, #7
 8065768:	d023      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806576a:	683b      	ldr	r3, [r7, #0]
 806576c:	691b      	ldr	r3, [r3, #16]
 806576e:	2b07      	cmp	r3, #7
 8065770:	d01f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065772:	683b      	ldr	r3, [r7, #0]
 8065774:	691b      	ldr	r3, [r3, #16]
 8065776:	2b07      	cmp	r3, #7
 8065778:	d01b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806577a:	683b      	ldr	r3, [r7, #0]
 806577c:	691b      	ldr	r3, [r3, #16]
 806577e:	2b08      	cmp	r3, #8
 8065780:	d017      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065782:	683b      	ldr	r3, [r7, #0]
 8065784:	691b      	ldr	r3, [r3, #16]
 8065786:	2b0a      	cmp	r3, #10
 8065788:	d013      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806578a:	683b      	ldr	r3, [r7, #0]
 806578c:	691b      	ldr	r3, [r3, #16]
 806578e:	2b09      	cmp	r3, #9
 8065790:	d00f      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 8065792:	683b      	ldr	r3, [r7, #0]
 8065794:	691b      	ldr	r3, [r3, #16]
 8065796:	2b09      	cmp	r3, #9
 8065798:	d00b      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 806579a:	683b      	ldr	r3, [r7, #0]
 806579c:	691b      	ldr	r3, [r3, #16]
 806579e:	2b0c      	cmp	r3, #12
 80657a0:	d007      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80657a2:	683b      	ldr	r3, [r7, #0]
 80657a4:	691b      	ldr	r3, [r3, #16]
 80657a6:	2b0f      	cmp	r3, #15
 80657a8:	d003      	beq.n	80657b2 <HAL_GPIO_Init+0x326>
 80657aa:	21de      	movs	r1, #222	; 0xde
 80657ac:	482e      	ldr	r0, [pc, #184]	; (8065868 <HAL_GPIO_Init+0x3dc>)
 80657ae:	f7fd fbae 	bl	8062f0e <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80657b2:	69fb      	ldr	r3, [r7, #28]
 80657b4:	08da      	lsrs	r2, r3, #3
 80657b6:	687b      	ldr	r3, [r7, #4]
 80657b8:	3208      	adds	r2, #8
 80657ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80657be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80657c0:	69fb      	ldr	r3, [r7, #28]
 80657c2:	f003 0307 	and.w	r3, r3, #7
 80657c6:	009b      	lsls	r3, r3, #2
 80657c8:	220f      	movs	r2, #15
 80657ca:	fa02 f303 	lsl.w	r3, r2, r3
 80657ce:	43db      	mvns	r3, r3
 80657d0:	69ba      	ldr	r2, [r7, #24]
 80657d2:	4013      	ands	r3, r2
 80657d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80657d6:	683b      	ldr	r3, [r7, #0]
 80657d8:	691a      	ldr	r2, [r3, #16]
 80657da:	69fb      	ldr	r3, [r7, #28]
 80657dc:	f003 0307 	and.w	r3, r3, #7
 80657e0:	009b      	lsls	r3, r3, #2
 80657e2:	fa02 f303 	lsl.w	r3, r2, r3
 80657e6:	69ba      	ldr	r2, [r7, #24]
 80657e8:	4313      	orrs	r3, r2
 80657ea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80657ec:	69fb      	ldr	r3, [r7, #28]
 80657ee:	08da      	lsrs	r2, r3, #3
 80657f0:	687b      	ldr	r3, [r7, #4]
 80657f2:	3208      	adds	r2, #8
 80657f4:	69b9      	ldr	r1, [r7, #24]
 80657f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80657fa:	687b      	ldr	r3, [r7, #4]
 80657fc:	681b      	ldr	r3, [r3, #0]
 80657fe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8065800:	69fb      	ldr	r3, [r7, #28]
 8065802:	005b      	lsls	r3, r3, #1
 8065804:	2203      	movs	r2, #3
 8065806:	fa02 f303 	lsl.w	r3, r2, r3
 806580a:	43db      	mvns	r3, r3
 806580c:	69ba      	ldr	r2, [r7, #24]
 806580e:	4013      	ands	r3, r2
 8065810:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8065812:	683b      	ldr	r3, [r7, #0]
 8065814:	685b      	ldr	r3, [r3, #4]
 8065816:	f003 0203 	and.w	r2, r3, #3
 806581a:	69fb      	ldr	r3, [r7, #28]
 806581c:	005b      	lsls	r3, r3, #1
 806581e:	fa02 f303 	lsl.w	r3, r2, r3
 8065822:	69ba      	ldr	r2, [r7, #24]
 8065824:	4313      	orrs	r3, r2
 8065826:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8065828:	687b      	ldr	r3, [r7, #4]
 806582a:	69ba      	ldr	r2, [r7, #24]
 806582c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 806582e:	683b      	ldr	r3, [r7, #0]
 8065830:	685b      	ldr	r3, [r3, #4]
 8065832:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8065836:	2b00      	cmp	r3, #0
 8065838:	f000 80aa 	beq.w	8065990 <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 806583c:	2300      	movs	r3, #0
 806583e:	60fb      	str	r3, [r7, #12]
 8065840:	4b0a      	ldr	r3, [pc, #40]	; (806586c <HAL_GPIO_Init+0x3e0>)
 8065842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8065844:	4a09      	ldr	r2, [pc, #36]	; (806586c <HAL_GPIO_Init+0x3e0>)
 8065846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 806584a:	6453      	str	r3, [r2, #68]	; 0x44
 806584c:	4b07      	ldr	r3, [pc, #28]	; (806586c <HAL_GPIO_Init+0x3e0>)
 806584e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8065850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8065854:	60fb      	str	r3, [r7, #12]
 8065856:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8065858:	4a05      	ldr	r2, [pc, #20]	; (8065870 <HAL_GPIO_Init+0x3e4>)
 806585a:	69fb      	ldr	r3, [r7, #28]
 806585c:	089b      	lsrs	r3, r3, #2
 806585e:	3302      	adds	r3, #2
 8065860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8065864:	e006      	b.n	8065874 <HAL_GPIO_Init+0x3e8>
 8065866:	bf00      	nop
 8065868:	08077130 	.word	0x08077130
 806586c:	40023800 	.word	0x40023800
 8065870:	40013800 	.word	0x40013800
 8065874:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8065876:	69fb      	ldr	r3, [r7, #28]
 8065878:	f003 0303 	and.w	r3, r3, #3
 806587c:	009b      	lsls	r3, r3, #2
 806587e:	220f      	movs	r2, #15
 8065880:	fa02 f303 	lsl.w	r3, r2, r3
 8065884:	43db      	mvns	r3, r3
 8065886:	69ba      	ldr	r2, [r7, #24]
 8065888:	4013      	ands	r3, r2
 806588a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 806588c:	687b      	ldr	r3, [r7, #4]
 806588e:	4a46      	ldr	r2, [pc, #280]	; (80659a8 <HAL_GPIO_Init+0x51c>)
 8065890:	4293      	cmp	r3, r2
 8065892:	d019      	beq.n	80658c8 <HAL_GPIO_Init+0x43c>
 8065894:	687b      	ldr	r3, [r7, #4]
 8065896:	4a45      	ldr	r2, [pc, #276]	; (80659ac <HAL_GPIO_Init+0x520>)
 8065898:	4293      	cmp	r3, r2
 806589a:	d013      	beq.n	80658c4 <HAL_GPIO_Init+0x438>
 806589c:	687b      	ldr	r3, [r7, #4]
 806589e:	4a44      	ldr	r2, [pc, #272]	; (80659b0 <HAL_GPIO_Init+0x524>)
 80658a0:	4293      	cmp	r3, r2
 80658a2:	d00d      	beq.n	80658c0 <HAL_GPIO_Init+0x434>
 80658a4:	687b      	ldr	r3, [r7, #4]
 80658a6:	4a43      	ldr	r2, [pc, #268]	; (80659b4 <HAL_GPIO_Init+0x528>)
 80658a8:	4293      	cmp	r3, r2
 80658aa:	d007      	beq.n	80658bc <HAL_GPIO_Init+0x430>
 80658ac:	687b      	ldr	r3, [r7, #4]
 80658ae:	4a42      	ldr	r2, [pc, #264]	; (80659b8 <HAL_GPIO_Init+0x52c>)
 80658b0:	4293      	cmp	r3, r2
 80658b2:	d101      	bne.n	80658b8 <HAL_GPIO_Init+0x42c>
 80658b4:	2304      	movs	r3, #4
 80658b6:	e008      	b.n	80658ca <HAL_GPIO_Init+0x43e>
 80658b8:	2307      	movs	r3, #7
 80658ba:	e006      	b.n	80658ca <HAL_GPIO_Init+0x43e>
 80658bc:	2303      	movs	r3, #3
 80658be:	e004      	b.n	80658ca <HAL_GPIO_Init+0x43e>
 80658c0:	2302      	movs	r3, #2
 80658c2:	e002      	b.n	80658ca <HAL_GPIO_Init+0x43e>
 80658c4:	2301      	movs	r3, #1
 80658c6:	e000      	b.n	80658ca <HAL_GPIO_Init+0x43e>
 80658c8:	2300      	movs	r3, #0
 80658ca:	69fa      	ldr	r2, [r7, #28]
 80658cc:	f002 0203 	and.w	r2, r2, #3
 80658d0:	0092      	lsls	r2, r2, #2
 80658d2:	4093      	lsls	r3, r2
 80658d4:	69ba      	ldr	r2, [r7, #24]
 80658d6:	4313      	orrs	r3, r2
 80658d8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80658da:	4938      	ldr	r1, [pc, #224]	; (80659bc <HAL_GPIO_Init+0x530>)
 80658dc:	69fb      	ldr	r3, [r7, #28]
 80658de:	089b      	lsrs	r3, r3, #2
 80658e0:	3302      	adds	r3, #2
 80658e2:	69ba      	ldr	r2, [r7, #24]
 80658e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80658e8:	4b35      	ldr	r3, [pc, #212]	; (80659c0 <HAL_GPIO_Init+0x534>)
 80658ea:	681b      	ldr	r3, [r3, #0]
 80658ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80658ee:	693b      	ldr	r3, [r7, #16]
 80658f0:	43db      	mvns	r3, r3
 80658f2:	69ba      	ldr	r2, [r7, #24]
 80658f4:	4013      	ands	r3, r2
 80658f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80658f8:	683b      	ldr	r3, [r7, #0]
 80658fa:	685b      	ldr	r3, [r3, #4]
 80658fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8065900:	2b00      	cmp	r3, #0
 8065902:	d003      	beq.n	806590c <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 8065904:	69ba      	ldr	r2, [r7, #24]
 8065906:	693b      	ldr	r3, [r7, #16]
 8065908:	4313      	orrs	r3, r2
 806590a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 806590c:	4a2c      	ldr	r2, [pc, #176]	; (80659c0 <HAL_GPIO_Init+0x534>)
 806590e:	69bb      	ldr	r3, [r7, #24]
 8065910:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8065912:	4b2b      	ldr	r3, [pc, #172]	; (80659c0 <HAL_GPIO_Init+0x534>)
 8065914:	685b      	ldr	r3, [r3, #4]
 8065916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8065918:	693b      	ldr	r3, [r7, #16]
 806591a:	43db      	mvns	r3, r3
 806591c:	69ba      	ldr	r2, [r7, #24]
 806591e:	4013      	ands	r3, r2
 8065920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8065922:	683b      	ldr	r3, [r7, #0]
 8065924:	685b      	ldr	r3, [r3, #4]
 8065926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 806592a:	2b00      	cmp	r3, #0
 806592c:	d003      	beq.n	8065936 <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 806592e:	69ba      	ldr	r2, [r7, #24]
 8065930:	693b      	ldr	r3, [r7, #16]
 8065932:	4313      	orrs	r3, r2
 8065934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8065936:	4a22      	ldr	r2, [pc, #136]	; (80659c0 <HAL_GPIO_Init+0x534>)
 8065938:	69bb      	ldr	r3, [r7, #24]
 806593a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 806593c:	4b20      	ldr	r3, [pc, #128]	; (80659c0 <HAL_GPIO_Init+0x534>)
 806593e:	689b      	ldr	r3, [r3, #8]
 8065940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8065942:	693b      	ldr	r3, [r7, #16]
 8065944:	43db      	mvns	r3, r3
 8065946:	69ba      	ldr	r2, [r7, #24]
 8065948:	4013      	ands	r3, r2
 806594a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 806594c:	683b      	ldr	r3, [r7, #0]
 806594e:	685b      	ldr	r3, [r3, #4]
 8065950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8065954:	2b00      	cmp	r3, #0
 8065956:	d003      	beq.n	8065960 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8065958:	69ba      	ldr	r2, [r7, #24]
 806595a:	693b      	ldr	r3, [r7, #16]
 806595c:	4313      	orrs	r3, r2
 806595e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8065960:	4a17      	ldr	r2, [pc, #92]	; (80659c0 <HAL_GPIO_Init+0x534>)
 8065962:	69bb      	ldr	r3, [r7, #24]
 8065964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8065966:	4b16      	ldr	r3, [pc, #88]	; (80659c0 <HAL_GPIO_Init+0x534>)
 8065968:	68db      	ldr	r3, [r3, #12]
 806596a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 806596c:	693b      	ldr	r3, [r7, #16]
 806596e:	43db      	mvns	r3, r3
 8065970:	69ba      	ldr	r2, [r7, #24]
 8065972:	4013      	ands	r3, r2
 8065974:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8065976:	683b      	ldr	r3, [r7, #0]
 8065978:	685b      	ldr	r3, [r3, #4]
 806597a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 806597e:	2b00      	cmp	r3, #0
 8065980:	d003      	beq.n	806598a <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 8065982:	69ba      	ldr	r2, [r7, #24]
 8065984:	693b      	ldr	r3, [r7, #16]
 8065986:	4313      	orrs	r3, r2
 8065988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 806598a:	4a0d      	ldr	r2, [pc, #52]	; (80659c0 <HAL_GPIO_Init+0x534>)
 806598c:	69bb      	ldr	r3, [r7, #24]
 806598e:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8065990:	69fb      	ldr	r3, [r7, #28]
 8065992:	3301      	adds	r3, #1
 8065994:	61fb      	str	r3, [r7, #28]
 8065996:	69fb      	ldr	r3, [r7, #28]
 8065998:	2b0f      	cmp	r3, #15
 806599a:	f67f adf9 	bls.w	8065590 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 806599e:	bf00      	nop
 80659a0:	bf00      	nop
 80659a2:	3720      	adds	r7, #32
 80659a4:	46bd      	mov	sp, r7
 80659a6:	bd80      	pop	{r7, pc}
 80659a8:	40020000 	.word	0x40020000
 80659ac:	40020400 	.word	0x40020400
 80659b0:	40020800 	.word	0x40020800
 80659b4:	40020c00 	.word	0x40020c00
 80659b8:	40021000 	.word	0x40021000
 80659bc:	40013800 	.word	0x40013800
 80659c0:	40013c00 	.word	0x40013c00

080659c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80659c4:	b580      	push	{r7, lr}
 80659c6:	b082      	sub	sp, #8
 80659c8:	af00      	add	r7, sp, #0
 80659ca:	6078      	str	r0, [r7, #4]
 80659cc:	460b      	mov	r3, r1
 80659ce:	807b      	strh	r3, [r7, #2]
 80659d0:	4613      	mov	r3, r2
 80659d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80659d4:	887b      	ldrh	r3, [r7, #2]
 80659d6:	2b00      	cmp	r3, #0
 80659d8:	d004      	beq.n	80659e4 <HAL_GPIO_WritePin+0x20>
 80659da:	887b      	ldrh	r3, [r7, #2]
 80659dc:	0c1b      	lsrs	r3, r3, #16
 80659de:	041b      	lsls	r3, r3, #16
 80659e0:	2b00      	cmp	r3, #0
 80659e2:	d004      	beq.n	80659ee <HAL_GPIO_WritePin+0x2a>
 80659e4:	f240 119d 	movw	r1, #413	; 0x19d
 80659e8:	480e      	ldr	r0, [pc, #56]	; (8065a24 <HAL_GPIO_WritePin+0x60>)
 80659ea:	f7fd fa90 	bl	8062f0e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80659ee:	787b      	ldrb	r3, [r7, #1]
 80659f0:	2b00      	cmp	r3, #0
 80659f2:	d007      	beq.n	8065a04 <HAL_GPIO_WritePin+0x40>
 80659f4:	787b      	ldrb	r3, [r7, #1]
 80659f6:	2b01      	cmp	r3, #1
 80659f8:	d004      	beq.n	8065a04 <HAL_GPIO_WritePin+0x40>
 80659fa:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80659fe:	4809      	ldr	r0, [pc, #36]	; (8065a24 <HAL_GPIO_WritePin+0x60>)
 8065a00:	f7fd fa85 	bl	8062f0e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8065a04:	787b      	ldrb	r3, [r7, #1]
 8065a06:	2b00      	cmp	r3, #0
 8065a08:	d003      	beq.n	8065a12 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8065a0a:	887a      	ldrh	r2, [r7, #2]
 8065a0c:	687b      	ldr	r3, [r7, #4]
 8065a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8065a10:	e003      	b.n	8065a1a <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8065a12:	887b      	ldrh	r3, [r7, #2]
 8065a14:	041a      	lsls	r2, r3, #16
 8065a16:	687b      	ldr	r3, [r7, #4]
 8065a18:	619a      	str	r2, [r3, #24]
}
 8065a1a:	bf00      	nop
 8065a1c:	3708      	adds	r7, #8
 8065a1e:	46bd      	mov	sp, r7
 8065a20:	bd80      	pop	{r7, pc}
 8065a22:	bf00      	nop
 8065a24:	08077130 	.word	0x08077130

08065a28 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8065a28:	b580      	push	{r7, lr}
 8065a2a:	b084      	sub	sp, #16
 8065a2c:	af00      	add	r7, sp, #0
 8065a2e:	6078      	str	r0, [r7, #4]
 8065a30:	460b      	mov	r3, r1
 8065a32:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8065a34:	887b      	ldrh	r3, [r7, #2]
 8065a36:	2b00      	cmp	r3, #0
 8065a38:	d004      	beq.n	8065a44 <HAL_GPIO_TogglePin+0x1c>
 8065a3a:	887b      	ldrh	r3, [r7, #2]
 8065a3c:	0c1b      	lsrs	r3, r3, #16
 8065a3e:	041b      	lsls	r3, r3, #16
 8065a40:	2b00      	cmp	r3, #0
 8065a42:	d004      	beq.n	8065a4e <HAL_GPIO_TogglePin+0x26>
 8065a44:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8065a48:	480a      	ldr	r0, [pc, #40]	; (8065a74 <HAL_GPIO_TogglePin+0x4c>)
 8065a4a:	f7fd fa60 	bl	8062f0e <assert_failed>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8065a4e:	687b      	ldr	r3, [r7, #4]
 8065a50:	695b      	ldr	r3, [r3, #20]
 8065a52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8065a54:	887a      	ldrh	r2, [r7, #2]
 8065a56:	68fb      	ldr	r3, [r7, #12]
 8065a58:	4013      	ands	r3, r2
 8065a5a:	041a      	lsls	r2, r3, #16
 8065a5c:	68fb      	ldr	r3, [r7, #12]
 8065a5e:	43d9      	mvns	r1, r3
 8065a60:	887b      	ldrh	r3, [r7, #2]
 8065a62:	400b      	ands	r3, r1
 8065a64:	431a      	orrs	r2, r3
 8065a66:	687b      	ldr	r3, [r7, #4]
 8065a68:	619a      	str	r2, [r3, #24]
}
 8065a6a:	bf00      	nop
 8065a6c:	3710      	adds	r7, #16
 8065a6e:	46bd      	mov	sp, r7
 8065a70:	bd80      	pop	{r7, pc}
 8065a72:	bf00      	nop
 8065a74:	08077130 	.word	0x08077130

08065a78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8065a78:	b580      	push	{r7, lr}
 8065a7a:	b084      	sub	sp, #16
 8065a7c:	af00      	add	r7, sp, #0
 8065a7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8065a80:	687b      	ldr	r3, [r7, #4]
 8065a82:	2b00      	cmp	r3, #0
 8065a84:	d101      	bne.n	8065a8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8065a86:	2301      	movs	r3, #1
 8065a88:	e1be      	b.n	8065e08 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8065a8a:	687b      	ldr	r3, [r7, #4]
 8065a8c:	681b      	ldr	r3, [r3, #0]
 8065a8e:	4a9f      	ldr	r2, [pc, #636]	; (8065d0c <HAL_I2C_Init+0x294>)
 8065a90:	4293      	cmp	r3, r2
 8065a92:	d00e      	beq.n	8065ab2 <HAL_I2C_Init+0x3a>
 8065a94:	687b      	ldr	r3, [r7, #4]
 8065a96:	681b      	ldr	r3, [r3, #0]
 8065a98:	4a9d      	ldr	r2, [pc, #628]	; (8065d10 <HAL_I2C_Init+0x298>)
 8065a9a:	4293      	cmp	r3, r2
 8065a9c:	d009      	beq.n	8065ab2 <HAL_I2C_Init+0x3a>
 8065a9e:	687b      	ldr	r3, [r7, #4]
 8065aa0:	681b      	ldr	r3, [r3, #0]
 8065aa2:	4a9c      	ldr	r2, [pc, #624]	; (8065d14 <HAL_I2C_Init+0x29c>)
 8065aa4:	4293      	cmp	r3, r2
 8065aa6:	d004      	beq.n	8065ab2 <HAL_I2C_Init+0x3a>
 8065aa8:	f240 11bf 	movw	r1, #447	; 0x1bf
 8065aac:	489a      	ldr	r0, [pc, #616]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065aae:	f7fd fa2e 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8065ab2:	687b      	ldr	r3, [r7, #4]
 8065ab4:	685b      	ldr	r3, [r3, #4]
 8065ab6:	2b00      	cmp	r3, #0
 8065ab8:	d004      	beq.n	8065ac4 <HAL_I2C_Init+0x4c>
 8065aba:	687b      	ldr	r3, [r7, #4]
 8065abc:	685b      	ldr	r3, [r3, #4]
 8065abe:	4a97      	ldr	r2, [pc, #604]	; (8065d1c <HAL_I2C_Init+0x2a4>)
 8065ac0:	4293      	cmp	r3, r2
 8065ac2:	d904      	bls.n	8065ace <HAL_I2C_Init+0x56>
 8065ac4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8065ac8:	4893      	ldr	r0, [pc, #588]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065aca:	f7fd fa20 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8065ace:	687b      	ldr	r3, [r7, #4]
 8065ad0:	689b      	ldr	r3, [r3, #8]
 8065ad2:	2b00      	cmp	r3, #0
 8065ad4:	d009      	beq.n	8065aea <HAL_I2C_Init+0x72>
 8065ad6:	687b      	ldr	r3, [r7, #4]
 8065ad8:	689b      	ldr	r3, [r3, #8]
 8065ada:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8065ade:	d004      	beq.n	8065aea <HAL_I2C_Init+0x72>
 8065ae0:	f240 11c1 	movw	r1, #449	; 0x1c1
 8065ae4:	488c      	ldr	r0, [pc, #560]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065ae6:	f7fd fa12 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8065aea:	687b      	ldr	r3, [r7, #4]
 8065aec:	68db      	ldr	r3, [r3, #12]
 8065aee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8065af2:	f023 0303 	bic.w	r3, r3, #3
 8065af6:	2b00      	cmp	r3, #0
 8065af8:	d004      	beq.n	8065b04 <HAL_I2C_Init+0x8c>
 8065afa:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8065afe:	4886      	ldr	r0, [pc, #536]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065b00:	f7fd fa05 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8065b04:	687b      	ldr	r3, [r7, #4]
 8065b06:	691b      	ldr	r3, [r3, #16]
 8065b08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8065b0c:	d009      	beq.n	8065b22 <HAL_I2C_Init+0xaa>
 8065b0e:	687b      	ldr	r3, [r7, #4]
 8065b10:	691b      	ldr	r3, [r3, #16]
 8065b12:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8065b16:	d004      	beq.n	8065b22 <HAL_I2C_Init+0xaa>
 8065b18:	f240 11c3 	movw	r1, #451	; 0x1c3
 8065b1c:	487e      	ldr	r0, [pc, #504]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065b1e:	f7fd f9f6 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8065b22:	687b      	ldr	r3, [r7, #4]
 8065b24:	695b      	ldr	r3, [r3, #20]
 8065b26:	2b00      	cmp	r3, #0
 8065b28:	d008      	beq.n	8065b3c <HAL_I2C_Init+0xc4>
 8065b2a:	687b      	ldr	r3, [r7, #4]
 8065b2c:	695b      	ldr	r3, [r3, #20]
 8065b2e:	2b01      	cmp	r3, #1
 8065b30:	d004      	beq.n	8065b3c <HAL_I2C_Init+0xc4>
 8065b32:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8065b36:	4878      	ldr	r0, [pc, #480]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065b38:	f7fd f9e9 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8065b3c:	687b      	ldr	r3, [r7, #4]
 8065b3e:	699b      	ldr	r3, [r3, #24]
 8065b40:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8065b44:	2b00      	cmp	r3, #0
 8065b46:	d004      	beq.n	8065b52 <HAL_I2C_Init+0xda>
 8065b48:	f240 11c5 	movw	r1, #453	; 0x1c5
 8065b4c:	4872      	ldr	r0, [pc, #456]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065b4e:	f7fd f9de 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8065b52:	687b      	ldr	r3, [r7, #4]
 8065b54:	69db      	ldr	r3, [r3, #28]
 8065b56:	2b00      	cmp	r3, #0
 8065b58:	d008      	beq.n	8065b6c <HAL_I2C_Init+0xf4>
 8065b5a:	687b      	ldr	r3, [r7, #4]
 8065b5c:	69db      	ldr	r3, [r3, #28]
 8065b5e:	2b40      	cmp	r3, #64	; 0x40
 8065b60:	d004      	beq.n	8065b6c <HAL_I2C_Init+0xf4>
 8065b62:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8065b66:	486c      	ldr	r0, [pc, #432]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065b68:	f7fd f9d1 	bl	8062f0e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8065b6c:	687b      	ldr	r3, [r7, #4]
 8065b6e:	6a1b      	ldr	r3, [r3, #32]
 8065b70:	2b00      	cmp	r3, #0
 8065b72:	d008      	beq.n	8065b86 <HAL_I2C_Init+0x10e>
 8065b74:	687b      	ldr	r3, [r7, #4]
 8065b76:	6a1b      	ldr	r3, [r3, #32]
 8065b78:	2b80      	cmp	r3, #128	; 0x80
 8065b7a:	d004      	beq.n	8065b86 <HAL_I2C_Init+0x10e>
 8065b7c:	f240 11c7 	movw	r1, #455	; 0x1c7
 8065b80:	4865      	ldr	r0, [pc, #404]	; (8065d18 <HAL_I2C_Init+0x2a0>)
 8065b82:	f7fd f9c4 	bl	8062f0e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8065b86:	687b      	ldr	r3, [r7, #4]
 8065b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8065b8c:	b2db      	uxtb	r3, r3
 8065b8e:	2b00      	cmp	r3, #0
 8065b90:	d106      	bne.n	8065ba0 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8065b92:	687b      	ldr	r3, [r7, #4]
 8065b94:	2200      	movs	r2, #0
 8065b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8065b9a:	6878      	ldr	r0, [r7, #4]
 8065b9c:	f7fc ffd6 	bl	8062b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8065ba0:	687b      	ldr	r3, [r7, #4]
 8065ba2:	2224      	movs	r2, #36	; 0x24
 8065ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8065ba8:	687b      	ldr	r3, [r7, #4]
 8065baa:	681b      	ldr	r3, [r3, #0]
 8065bac:	681a      	ldr	r2, [r3, #0]
 8065bae:	687b      	ldr	r3, [r7, #4]
 8065bb0:	681b      	ldr	r3, [r3, #0]
 8065bb2:	f022 0201 	bic.w	r2, r2, #1
 8065bb6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8065bb8:	687b      	ldr	r3, [r7, #4]
 8065bba:	681b      	ldr	r3, [r3, #0]
 8065bbc:	681a      	ldr	r2, [r3, #0]
 8065bbe:	687b      	ldr	r3, [r7, #4]
 8065bc0:	681b      	ldr	r3, [r3, #0]
 8065bc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8065bc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8065bc8:	687b      	ldr	r3, [r7, #4]
 8065bca:	681b      	ldr	r3, [r3, #0]
 8065bcc:	681a      	ldr	r2, [r3, #0]
 8065bce:	687b      	ldr	r3, [r7, #4]
 8065bd0:	681b      	ldr	r3, [r3, #0]
 8065bd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8065bd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8065bd8:	f002 fa08 	bl	8067fec <HAL_RCC_GetPCLK1Freq>
 8065bdc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8065bde:	687b      	ldr	r3, [r7, #4]
 8065be0:	685b      	ldr	r3, [r3, #4]
 8065be2:	4a4f      	ldr	r2, [pc, #316]	; (8065d20 <HAL_I2C_Init+0x2a8>)
 8065be4:	4293      	cmp	r3, r2
 8065be6:	d807      	bhi.n	8065bf8 <HAL_I2C_Init+0x180>
 8065be8:	68fb      	ldr	r3, [r7, #12]
 8065bea:	4a4e      	ldr	r2, [pc, #312]	; (8065d24 <HAL_I2C_Init+0x2ac>)
 8065bec:	4293      	cmp	r3, r2
 8065bee:	bf94      	ite	ls
 8065bf0:	2301      	movls	r3, #1
 8065bf2:	2300      	movhi	r3, #0
 8065bf4:	b2db      	uxtb	r3, r3
 8065bf6:	e006      	b.n	8065c06 <HAL_I2C_Init+0x18e>
 8065bf8:	68fb      	ldr	r3, [r7, #12]
 8065bfa:	4a4b      	ldr	r2, [pc, #300]	; (8065d28 <HAL_I2C_Init+0x2b0>)
 8065bfc:	4293      	cmp	r3, r2
 8065bfe:	bf94      	ite	ls
 8065c00:	2301      	movls	r3, #1
 8065c02:	2300      	movhi	r3, #0
 8065c04:	b2db      	uxtb	r3, r3
 8065c06:	2b00      	cmp	r3, #0
 8065c08:	d001      	beq.n	8065c0e <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8065c0a:	2301      	movs	r3, #1
 8065c0c:	e0fc      	b.n	8065e08 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8065c0e:	68fb      	ldr	r3, [r7, #12]
 8065c10:	4a46      	ldr	r2, [pc, #280]	; (8065d2c <HAL_I2C_Init+0x2b4>)
 8065c12:	fba2 2303 	umull	r2, r3, r2, r3
 8065c16:	0c9b      	lsrs	r3, r3, #18
 8065c18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8065c1a:	687b      	ldr	r3, [r7, #4]
 8065c1c:	681b      	ldr	r3, [r3, #0]
 8065c1e:	685b      	ldr	r3, [r3, #4]
 8065c20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8065c24:	687b      	ldr	r3, [r7, #4]
 8065c26:	681b      	ldr	r3, [r3, #0]
 8065c28:	68ba      	ldr	r2, [r7, #8]
 8065c2a:	430a      	orrs	r2, r1
 8065c2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8065c2e:	687b      	ldr	r3, [r7, #4]
 8065c30:	681b      	ldr	r3, [r3, #0]
 8065c32:	6a1b      	ldr	r3, [r3, #32]
 8065c34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8065c38:	687b      	ldr	r3, [r7, #4]
 8065c3a:	685b      	ldr	r3, [r3, #4]
 8065c3c:	4a38      	ldr	r2, [pc, #224]	; (8065d20 <HAL_I2C_Init+0x2a8>)
 8065c3e:	4293      	cmp	r3, r2
 8065c40:	d802      	bhi.n	8065c48 <HAL_I2C_Init+0x1d0>
 8065c42:	68bb      	ldr	r3, [r7, #8]
 8065c44:	3301      	adds	r3, #1
 8065c46:	e009      	b.n	8065c5c <HAL_I2C_Init+0x1e4>
 8065c48:	68bb      	ldr	r3, [r7, #8]
 8065c4a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8065c4e:	fb02 f303 	mul.w	r3, r2, r3
 8065c52:	4a37      	ldr	r2, [pc, #220]	; (8065d30 <HAL_I2C_Init+0x2b8>)
 8065c54:	fba2 2303 	umull	r2, r3, r2, r3
 8065c58:	099b      	lsrs	r3, r3, #6
 8065c5a:	3301      	adds	r3, #1
 8065c5c:	687a      	ldr	r2, [r7, #4]
 8065c5e:	6812      	ldr	r2, [r2, #0]
 8065c60:	430b      	orrs	r3, r1
 8065c62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8065c64:	687b      	ldr	r3, [r7, #4]
 8065c66:	681b      	ldr	r3, [r3, #0]
 8065c68:	69db      	ldr	r3, [r3, #28]
 8065c6a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8065c6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8065c72:	687b      	ldr	r3, [r7, #4]
 8065c74:	685b      	ldr	r3, [r3, #4]
 8065c76:	492a      	ldr	r1, [pc, #168]	; (8065d20 <HAL_I2C_Init+0x2a8>)
 8065c78:	428b      	cmp	r3, r1
 8065c7a:	d819      	bhi.n	8065cb0 <HAL_I2C_Init+0x238>
 8065c7c:	68fb      	ldr	r3, [r7, #12]
 8065c7e:	1e59      	subs	r1, r3, #1
 8065c80:	687b      	ldr	r3, [r7, #4]
 8065c82:	685b      	ldr	r3, [r3, #4]
 8065c84:	005b      	lsls	r3, r3, #1
 8065c86:	fbb1 f3f3 	udiv	r3, r1, r3
 8065c8a:	1c59      	adds	r1, r3, #1
 8065c8c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8065c90:	400b      	ands	r3, r1
 8065c92:	2b00      	cmp	r3, #0
 8065c94:	d00a      	beq.n	8065cac <HAL_I2C_Init+0x234>
 8065c96:	68fb      	ldr	r3, [r7, #12]
 8065c98:	1e59      	subs	r1, r3, #1
 8065c9a:	687b      	ldr	r3, [r7, #4]
 8065c9c:	685b      	ldr	r3, [r3, #4]
 8065c9e:	005b      	lsls	r3, r3, #1
 8065ca0:	fbb1 f3f3 	udiv	r3, r1, r3
 8065ca4:	3301      	adds	r3, #1
 8065ca6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8065caa:	e066      	b.n	8065d7a <HAL_I2C_Init+0x302>
 8065cac:	2304      	movs	r3, #4
 8065cae:	e064      	b.n	8065d7a <HAL_I2C_Init+0x302>
 8065cb0:	687b      	ldr	r3, [r7, #4]
 8065cb2:	689b      	ldr	r3, [r3, #8]
 8065cb4:	2b00      	cmp	r3, #0
 8065cb6:	d111      	bne.n	8065cdc <HAL_I2C_Init+0x264>
 8065cb8:	68fb      	ldr	r3, [r7, #12]
 8065cba:	1e58      	subs	r0, r3, #1
 8065cbc:	687b      	ldr	r3, [r7, #4]
 8065cbe:	6859      	ldr	r1, [r3, #4]
 8065cc0:	460b      	mov	r3, r1
 8065cc2:	005b      	lsls	r3, r3, #1
 8065cc4:	440b      	add	r3, r1
 8065cc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8065cca:	3301      	adds	r3, #1
 8065ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8065cd0:	2b00      	cmp	r3, #0
 8065cd2:	bf0c      	ite	eq
 8065cd4:	2301      	moveq	r3, #1
 8065cd6:	2300      	movne	r3, #0
 8065cd8:	b2db      	uxtb	r3, r3
 8065cda:	e012      	b.n	8065d02 <HAL_I2C_Init+0x28a>
 8065cdc:	68fb      	ldr	r3, [r7, #12]
 8065cde:	1e58      	subs	r0, r3, #1
 8065ce0:	687b      	ldr	r3, [r7, #4]
 8065ce2:	6859      	ldr	r1, [r3, #4]
 8065ce4:	460b      	mov	r3, r1
 8065ce6:	009b      	lsls	r3, r3, #2
 8065ce8:	440b      	add	r3, r1
 8065cea:	0099      	lsls	r1, r3, #2
 8065cec:	440b      	add	r3, r1
 8065cee:	fbb0 f3f3 	udiv	r3, r0, r3
 8065cf2:	3301      	adds	r3, #1
 8065cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8065cf8:	2b00      	cmp	r3, #0
 8065cfa:	bf0c      	ite	eq
 8065cfc:	2301      	moveq	r3, #1
 8065cfe:	2300      	movne	r3, #0
 8065d00:	b2db      	uxtb	r3, r3
 8065d02:	2b00      	cmp	r3, #0
 8065d04:	d016      	beq.n	8065d34 <HAL_I2C_Init+0x2bc>
 8065d06:	2301      	movs	r3, #1
 8065d08:	e037      	b.n	8065d7a <HAL_I2C_Init+0x302>
 8065d0a:	bf00      	nop
 8065d0c:	40005400 	.word	0x40005400
 8065d10:	40005800 	.word	0x40005800
 8065d14:	40005c00 	.word	0x40005c00
 8065d18:	0807716c 	.word	0x0807716c
 8065d1c:	00061a80 	.word	0x00061a80
 8065d20:	000186a0 	.word	0x000186a0
 8065d24:	001e847f 	.word	0x001e847f
 8065d28:	003d08ff 	.word	0x003d08ff
 8065d2c:	431bde83 	.word	0x431bde83
 8065d30:	10624dd3 	.word	0x10624dd3
 8065d34:	687b      	ldr	r3, [r7, #4]
 8065d36:	689b      	ldr	r3, [r3, #8]
 8065d38:	2b00      	cmp	r3, #0
 8065d3a:	d10e      	bne.n	8065d5a <HAL_I2C_Init+0x2e2>
 8065d3c:	68fb      	ldr	r3, [r7, #12]
 8065d3e:	1e58      	subs	r0, r3, #1
 8065d40:	687b      	ldr	r3, [r7, #4]
 8065d42:	6859      	ldr	r1, [r3, #4]
 8065d44:	460b      	mov	r3, r1
 8065d46:	005b      	lsls	r3, r3, #1
 8065d48:	440b      	add	r3, r1
 8065d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8065d4e:	3301      	adds	r3, #1
 8065d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8065d54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8065d58:	e00f      	b.n	8065d7a <HAL_I2C_Init+0x302>
 8065d5a:	68fb      	ldr	r3, [r7, #12]
 8065d5c:	1e58      	subs	r0, r3, #1
 8065d5e:	687b      	ldr	r3, [r7, #4]
 8065d60:	6859      	ldr	r1, [r3, #4]
 8065d62:	460b      	mov	r3, r1
 8065d64:	009b      	lsls	r3, r3, #2
 8065d66:	440b      	add	r3, r1
 8065d68:	0099      	lsls	r1, r3, #2
 8065d6a:	440b      	add	r3, r1
 8065d6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8065d70:	3301      	adds	r3, #1
 8065d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8065d76:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8065d7a:	6879      	ldr	r1, [r7, #4]
 8065d7c:	6809      	ldr	r1, [r1, #0]
 8065d7e:	4313      	orrs	r3, r2
 8065d80:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8065d82:	687b      	ldr	r3, [r7, #4]
 8065d84:	681b      	ldr	r3, [r3, #0]
 8065d86:	681b      	ldr	r3, [r3, #0]
 8065d88:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8065d8c:	687b      	ldr	r3, [r7, #4]
 8065d8e:	69da      	ldr	r2, [r3, #28]
 8065d90:	687b      	ldr	r3, [r7, #4]
 8065d92:	6a1b      	ldr	r3, [r3, #32]
 8065d94:	431a      	orrs	r2, r3
 8065d96:	687b      	ldr	r3, [r7, #4]
 8065d98:	681b      	ldr	r3, [r3, #0]
 8065d9a:	430a      	orrs	r2, r1
 8065d9c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8065d9e:	687b      	ldr	r3, [r7, #4]
 8065da0:	681b      	ldr	r3, [r3, #0]
 8065da2:	689b      	ldr	r3, [r3, #8]
 8065da4:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8065da8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8065dac:	687a      	ldr	r2, [r7, #4]
 8065dae:	6911      	ldr	r1, [r2, #16]
 8065db0:	687a      	ldr	r2, [r7, #4]
 8065db2:	68d2      	ldr	r2, [r2, #12]
 8065db4:	4311      	orrs	r1, r2
 8065db6:	687a      	ldr	r2, [r7, #4]
 8065db8:	6812      	ldr	r2, [r2, #0]
 8065dba:	430b      	orrs	r3, r1
 8065dbc:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8065dbe:	687b      	ldr	r3, [r7, #4]
 8065dc0:	681b      	ldr	r3, [r3, #0]
 8065dc2:	68db      	ldr	r3, [r3, #12]
 8065dc4:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8065dc8:	687b      	ldr	r3, [r7, #4]
 8065dca:	695a      	ldr	r2, [r3, #20]
 8065dcc:	687b      	ldr	r3, [r7, #4]
 8065dce:	699b      	ldr	r3, [r3, #24]
 8065dd0:	431a      	orrs	r2, r3
 8065dd2:	687b      	ldr	r3, [r7, #4]
 8065dd4:	681b      	ldr	r3, [r3, #0]
 8065dd6:	430a      	orrs	r2, r1
 8065dd8:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8065dda:	687b      	ldr	r3, [r7, #4]
 8065ddc:	681b      	ldr	r3, [r3, #0]
 8065dde:	681a      	ldr	r2, [r3, #0]
 8065de0:	687b      	ldr	r3, [r7, #4]
 8065de2:	681b      	ldr	r3, [r3, #0]
 8065de4:	f042 0201 	orr.w	r2, r2, #1
 8065de8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8065dea:	687b      	ldr	r3, [r7, #4]
 8065dec:	2200      	movs	r2, #0
 8065dee:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8065df0:	687b      	ldr	r3, [r7, #4]
 8065df2:	2220      	movs	r2, #32
 8065df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8065df8:	687b      	ldr	r3, [r7, #4]
 8065dfa:	2200      	movs	r2, #0
 8065dfc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8065dfe:	687b      	ldr	r3, [r7, #4]
 8065e00:	2200      	movs	r2, #0
 8065e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8065e06:	2300      	movs	r3, #0
}
 8065e08:	4618      	mov	r0, r3
 8065e0a:	3710      	adds	r7, #16
 8065e0c:	46bd      	mov	sp, r7
 8065e0e:	bd80      	pop	{r7, pc}

08065e10 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8065e10:	b580      	push	{r7, lr}
 8065e12:	b088      	sub	sp, #32
 8065e14:	af02      	add	r7, sp, #8
 8065e16:	60f8      	str	r0, [r7, #12]
 8065e18:	607a      	str	r2, [r7, #4]
 8065e1a:	461a      	mov	r2, r3
 8065e1c:	460b      	mov	r3, r1
 8065e1e:	817b      	strh	r3, [r7, #10]
 8065e20:	4613      	mov	r3, r2
 8065e22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8065e24:	f7fd fd3e 	bl	80638a4 <HAL_GetTick>
 8065e28:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8065e2a:	68fb      	ldr	r3, [r7, #12]
 8065e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8065e30:	b2db      	uxtb	r3, r3
 8065e32:	2b20      	cmp	r3, #32
 8065e34:	f040 80e0 	bne.w	8065ff8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8065e38:	697b      	ldr	r3, [r7, #20]
 8065e3a:	9300      	str	r3, [sp, #0]
 8065e3c:	2319      	movs	r3, #25
 8065e3e:	2201      	movs	r2, #1
 8065e40:	4970      	ldr	r1, [pc, #448]	; (8066004 <HAL_I2C_Master_Transmit+0x1f4>)
 8065e42:	68f8      	ldr	r0, [r7, #12]
 8065e44:	f001 f928 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8065e48:	4603      	mov	r3, r0
 8065e4a:	2b00      	cmp	r3, #0
 8065e4c:	d001      	beq.n	8065e52 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8065e4e:	2302      	movs	r3, #2
 8065e50:	e0d3      	b.n	8065ffa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8065e52:	68fb      	ldr	r3, [r7, #12]
 8065e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8065e58:	2b01      	cmp	r3, #1
 8065e5a:	d101      	bne.n	8065e60 <HAL_I2C_Master_Transmit+0x50>
 8065e5c:	2302      	movs	r3, #2
 8065e5e:	e0cc      	b.n	8065ffa <HAL_I2C_Master_Transmit+0x1ea>
 8065e60:	68fb      	ldr	r3, [r7, #12]
 8065e62:	2201      	movs	r2, #1
 8065e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8065e68:	68fb      	ldr	r3, [r7, #12]
 8065e6a:	681b      	ldr	r3, [r3, #0]
 8065e6c:	681b      	ldr	r3, [r3, #0]
 8065e6e:	f003 0301 	and.w	r3, r3, #1
 8065e72:	2b01      	cmp	r3, #1
 8065e74:	d007      	beq.n	8065e86 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8065e76:	68fb      	ldr	r3, [r7, #12]
 8065e78:	681b      	ldr	r3, [r3, #0]
 8065e7a:	681a      	ldr	r2, [r3, #0]
 8065e7c:	68fb      	ldr	r3, [r7, #12]
 8065e7e:	681b      	ldr	r3, [r3, #0]
 8065e80:	f042 0201 	orr.w	r2, r2, #1
 8065e84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8065e86:	68fb      	ldr	r3, [r7, #12]
 8065e88:	681b      	ldr	r3, [r3, #0]
 8065e8a:	681a      	ldr	r2, [r3, #0]
 8065e8c:	68fb      	ldr	r3, [r7, #12]
 8065e8e:	681b      	ldr	r3, [r3, #0]
 8065e90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8065e94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8065e96:	68fb      	ldr	r3, [r7, #12]
 8065e98:	2221      	movs	r2, #33	; 0x21
 8065e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8065e9e:	68fb      	ldr	r3, [r7, #12]
 8065ea0:	2210      	movs	r2, #16
 8065ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8065ea6:	68fb      	ldr	r3, [r7, #12]
 8065ea8:	2200      	movs	r2, #0
 8065eaa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8065eac:	68fb      	ldr	r3, [r7, #12]
 8065eae:	687a      	ldr	r2, [r7, #4]
 8065eb0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8065eb2:	68fb      	ldr	r3, [r7, #12]
 8065eb4:	893a      	ldrh	r2, [r7, #8]
 8065eb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8065eb8:	68fb      	ldr	r3, [r7, #12]
 8065eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8065ebc:	b29a      	uxth	r2, r3
 8065ebe:	68fb      	ldr	r3, [r7, #12]
 8065ec0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8065ec2:	68fb      	ldr	r3, [r7, #12]
 8065ec4:	4a50      	ldr	r2, [pc, #320]	; (8066008 <HAL_I2C_Master_Transmit+0x1f8>)
 8065ec6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8065ec8:	8979      	ldrh	r1, [r7, #10]
 8065eca:	697b      	ldr	r3, [r7, #20]
 8065ecc:	6a3a      	ldr	r2, [r7, #32]
 8065ece:	68f8      	ldr	r0, [r7, #12]
 8065ed0:	f000 fe14 	bl	8066afc <I2C_MasterRequestWrite>
 8065ed4:	4603      	mov	r3, r0
 8065ed6:	2b00      	cmp	r3, #0
 8065ed8:	d001      	beq.n	8065ede <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8065eda:	2301      	movs	r3, #1
 8065edc:	e08d      	b.n	8065ffa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8065ede:	2300      	movs	r3, #0
 8065ee0:	613b      	str	r3, [r7, #16]
 8065ee2:	68fb      	ldr	r3, [r7, #12]
 8065ee4:	681b      	ldr	r3, [r3, #0]
 8065ee6:	695b      	ldr	r3, [r3, #20]
 8065ee8:	613b      	str	r3, [r7, #16]
 8065eea:	68fb      	ldr	r3, [r7, #12]
 8065eec:	681b      	ldr	r3, [r3, #0]
 8065eee:	699b      	ldr	r3, [r3, #24]
 8065ef0:	613b      	str	r3, [r7, #16]
 8065ef2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8065ef4:	e066      	b.n	8065fc4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8065ef6:	697a      	ldr	r2, [r7, #20]
 8065ef8:	6a39      	ldr	r1, [r7, #32]
 8065efa:	68f8      	ldr	r0, [r7, #12]
 8065efc:	f001 f9a2 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8065f00:	4603      	mov	r3, r0
 8065f02:	2b00      	cmp	r3, #0
 8065f04:	d00d      	beq.n	8065f22 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8065f06:	68fb      	ldr	r3, [r7, #12]
 8065f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8065f0a:	2b04      	cmp	r3, #4
 8065f0c:	d107      	bne.n	8065f1e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8065f0e:	68fb      	ldr	r3, [r7, #12]
 8065f10:	681b      	ldr	r3, [r3, #0]
 8065f12:	681a      	ldr	r2, [r3, #0]
 8065f14:	68fb      	ldr	r3, [r7, #12]
 8065f16:	681b      	ldr	r3, [r3, #0]
 8065f18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8065f1c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8065f1e:	2301      	movs	r3, #1
 8065f20:	e06b      	b.n	8065ffa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8065f22:	68fb      	ldr	r3, [r7, #12]
 8065f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8065f26:	781a      	ldrb	r2, [r3, #0]
 8065f28:	68fb      	ldr	r3, [r7, #12]
 8065f2a:	681b      	ldr	r3, [r3, #0]
 8065f2c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8065f2e:	68fb      	ldr	r3, [r7, #12]
 8065f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8065f32:	1c5a      	adds	r2, r3, #1
 8065f34:	68fb      	ldr	r3, [r7, #12]
 8065f36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8065f38:	68fb      	ldr	r3, [r7, #12]
 8065f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8065f3c:	b29b      	uxth	r3, r3
 8065f3e:	3b01      	subs	r3, #1
 8065f40:	b29a      	uxth	r2, r3
 8065f42:	68fb      	ldr	r3, [r7, #12]
 8065f44:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8065f46:	68fb      	ldr	r3, [r7, #12]
 8065f48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8065f4a:	3b01      	subs	r3, #1
 8065f4c:	b29a      	uxth	r2, r3
 8065f4e:	68fb      	ldr	r3, [r7, #12]
 8065f50:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8065f52:	68fb      	ldr	r3, [r7, #12]
 8065f54:	681b      	ldr	r3, [r3, #0]
 8065f56:	695b      	ldr	r3, [r3, #20]
 8065f58:	f003 0304 	and.w	r3, r3, #4
 8065f5c:	2b04      	cmp	r3, #4
 8065f5e:	d11b      	bne.n	8065f98 <HAL_I2C_Master_Transmit+0x188>
 8065f60:	68fb      	ldr	r3, [r7, #12]
 8065f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8065f64:	2b00      	cmp	r3, #0
 8065f66:	d017      	beq.n	8065f98 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8065f68:	68fb      	ldr	r3, [r7, #12]
 8065f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8065f6c:	781a      	ldrb	r2, [r3, #0]
 8065f6e:	68fb      	ldr	r3, [r7, #12]
 8065f70:	681b      	ldr	r3, [r3, #0]
 8065f72:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8065f74:	68fb      	ldr	r3, [r7, #12]
 8065f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8065f78:	1c5a      	adds	r2, r3, #1
 8065f7a:	68fb      	ldr	r3, [r7, #12]
 8065f7c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8065f7e:	68fb      	ldr	r3, [r7, #12]
 8065f80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8065f82:	b29b      	uxth	r3, r3
 8065f84:	3b01      	subs	r3, #1
 8065f86:	b29a      	uxth	r2, r3
 8065f88:	68fb      	ldr	r3, [r7, #12]
 8065f8a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8065f8c:	68fb      	ldr	r3, [r7, #12]
 8065f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8065f90:	3b01      	subs	r3, #1
 8065f92:	b29a      	uxth	r2, r3
 8065f94:	68fb      	ldr	r3, [r7, #12]
 8065f96:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8065f98:	697a      	ldr	r2, [r7, #20]
 8065f9a:	6a39      	ldr	r1, [r7, #32]
 8065f9c:	68f8      	ldr	r0, [r7, #12]
 8065f9e:	f001 f992 	bl	80672c6 <I2C_WaitOnBTFFlagUntilTimeout>
 8065fa2:	4603      	mov	r3, r0
 8065fa4:	2b00      	cmp	r3, #0
 8065fa6:	d00d      	beq.n	8065fc4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8065fa8:	68fb      	ldr	r3, [r7, #12]
 8065faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8065fac:	2b04      	cmp	r3, #4
 8065fae:	d107      	bne.n	8065fc0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8065fb0:	68fb      	ldr	r3, [r7, #12]
 8065fb2:	681b      	ldr	r3, [r3, #0]
 8065fb4:	681a      	ldr	r2, [r3, #0]
 8065fb6:	68fb      	ldr	r3, [r7, #12]
 8065fb8:	681b      	ldr	r3, [r3, #0]
 8065fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8065fbe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8065fc0:	2301      	movs	r3, #1
 8065fc2:	e01a      	b.n	8065ffa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8065fc4:	68fb      	ldr	r3, [r7, #12]
 8065fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8065fc8:	2b00      	cmp	r3, #0
 8065fca:	d194      	bne.n	8065ef6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8065fcc:	68fb      	ldr	r3, [r7, #12]
 8065fce:	681b      	ldr	r3, [r3, #0]
 8065fd0:	681a      	ldr	r2, [r3, #0]
 8065fd2:	68fb      	ldr	r3, [r7, #12]
 8065fd4:	681b      	ldr	r3, [r3, #0]
 8065fd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8065fda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8065fdc:	68fb      	ldr	r3, [r7, #12]
 8065fde:	2220      	movs	r2, #32
 8065fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8065fe4:	68fb      	ldr	r3, [r7, #12]
 8065fe6:	2200      	movs	r2, #0
 8065fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8065fec:	68fb      	ldr	r3, [r7, #12]
 8065fee:	2200      	movs	r2, #0
 8065ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8065ff4:	2300      	movs	r3, #0
 8065ff6:	e000      	b.n	8065ffa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8065ff8:	2302      	movs	r3, #2
  }
}
 8065ffa:	4618      	mov	r0, r3
 8065ffc:	3718      	adds	r7, #24
 8065ffe:	46bd      	mov	sp, r7
 8066000:	bd80      	pop	{r7, pc}
 8066002:	bf00      	nop
 8066004:	00100002 	.word	0x00100002
 8066008:	ffff0000 	.word	0xffff0000

0806600c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 806600c:	b580      	push	{r7, lr}
 806600e:	b08c      	sub	sp, #48	; 0x30
 8066010:	af02      	add	r7, sp, #8
 8066012:	60f8      	str	r0, [r7, #12]
 8066014:	607a      	str	r2, [r7, #4]
 8066016:	461a      	mov	r2, r3
 8066018:	460b      	mov	r3, r1
 806601a:	817b      	strh	r3, [r7, #10]
 806601c:	4613      	mov	r3, r2
 806601e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8066020:	f7fd fc40 	bl	80638a4 <HAL_GetTick>
 8066024:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8066026:	68fb      	ldr	r3, [r7, #12]
 8066028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 806602c:	b2db      	uxtb	r3, r3
 806602e:	2b20      	cmp	r3, #32
 8066030:	f040 820b 	bne.w	806644a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8066034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066036:	9300      	str	r3, [sp, #0]
 8066038:	2319      	movs	r3, #25
 806603a:	2201      	movs	r2, #1
 806603c:	497c      	ldr	r1, [pc, #496]	; (8066230 <HAL_I2C_Master_Receive+0x224>)
 806603e:	68f8      	ldr	r0, [r7, #12]
 8066040:	f001 f82a 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066044:	4603      	mov	r3, r0
 8066046:	2b00      	cmp	r3, #0
 8066048:	d001      	beq.n	806604e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 806604a:	2302      	movs	r3, #2
 806604c:	e1fe      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 806604e:	68fb      	ldr	r3, [r7, #12]
 8066050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8066054:	2b01      	cmp	r3, #1
 8066056:	d101      	bne.n	806605c <HAL_I2C_Master_Receive+0x50>
 8066058:	2302      	movs	r3, #2
 806605a:	e1f7      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
 806605c:	68fb      	ldr	r3, [r7, #12]
 806605e:	2201      	movs	r2, #1
 8066060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8066064:	68fb      	ldr	r3, [r7, #12]
 8066066:	681b      	ldr	r3, [r3, #0]
 8066068:	681b      	ldr	r3, [r3, #0]
 806606a:	f003 0301 	and.w	r3, r3, #1
 806606e:	2b01      	cmp	r3, #1
 8066070:	d007      	beq.n	8066082 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8066072:	68fb      	ldr	r3, [r7, #12]
 8066074:	681b      	ldr	r3, [r3, #0]
 8066076:	681a      	ldr	r2, [r3, #0]
 8066078:	68fb      	ldr	r3, [r7, #12]
 806607a:	681b      	ldr	r3, [r3, #0]
 806607c:	f042 0201 	orr.w	r2, r2, #1
 8066080:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8066082:	68fb      	ldr	r3, [r7, #12]
 8066084:	681b      	ldr	r3, [r3, #0]
 8066086:	681a      	ldr	r2, [r3, #0]
 8066088:	68fb      	ldr	r3, [r7, #12]
 806608a:	681b      	ldr	r3, [r3, #0]
 806608c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8066090:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8066092:	68fb      	ldr	r3, [r7, #12]
 8066094:	2222      	movs	r2, #34	; 0x22
 8066096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 806609a:	68fb      	ldr	r3, [r7, #12]
 806609c:	2210      	movs	r2, #16
 806609e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80660a2:	68fb      	ldr	r3, [r7, #12]
 80660a4:	2200      	movs	r2, #0
 80660a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80660a8:	68fb      	ldr	r3, [r7, #12]
 80660aa:	687a      	ldr	r2, [r7, #4]
 80660ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80660ae:	68fb      	ldr	r3, [r7, #12]
 80660b0:	893a      	ldrh	r2, [r7, #8]
 80660b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80660b4:	68fb      	ldr	r3, [r7, #12]
 80660b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80660b8:	b29a      	uxth	r2, r3
 80660ba:	68fb      	ldr	r3, [r7, #12]
 80660bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80660be:	68fb      	ldr	r3, [r7, #12]
 80660c0:	4a5c      	ldr	r2, [pc, #368]	; (8066234 <HAL_I2C_Master_Receive+0x228>)
 80660c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80660c4:	8979      	ldrh	r1, [r7, #10]
 80660c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80660c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80660ca:	68f8      	ldr	r0, [r7, #12]
 80660cc:	f000 fd98 	bl	8066c00 <I2C_MasterRequestRead>
 80660d0:	4603      	mov	r3, r0
 80660d2:	2b00      	cmp	r3, #0
 80660d4:	d001      	beq.n	80660da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80660d6:	2301      	movs	r3, #1
 80660d8:	e1b8      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80660da:	68fb      	ldr	r3, [r7, #12]
 80660dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80660de:	2b00      	cmp	r3, #0
 80660e0:	d113      	bne.n	806610a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80660e2:	2300      	movs	r3, #0
 80660e4:	623b      	str	r3, [r7, #32]
 80660e6:	68fb      	ldr	r3, [r7, #12]
 80660e8:	681b      	ldr	r3, [r3, #0]
 80660ea:	695b      	ldr	r3, [r3, #20]
 80660ec:	623b      	str	r3, [r7, #32]
 80660ee:	68fb      	ldr	r3, [r7, #12]
 80660f0:	681b      	ldr	r3, [r3, #0]
 80660f2:	699b      	ldr	r3, [r3, #24]
 80660f4:	623b      	str	r3, [r7, #32]
 80660f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80660f8:	68fb      	ldr	r3, [r7, #12]
 80660fa:	681b      	ldr	r3, [r3, #0]
 80660fc:	681a      	ldr	r2, [r3, #0]
 80660fe:	68fb      	ldr	r3, [r7, #12]
 8066100:	681b      	ldr	r3, [r3, #0]
 8066102:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066106:	601a      	str	r2, [r3, #0]
 8066108:	e18c      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 806610a:	68fb      	ldr	r3, [r7, #12]
 806610c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806610e:	2b01      	cmp	r3, #1
 8066110:	d11b      	bne.n	806614a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8066112:	68fb      	ldr	r3, [r7, #12]
 8066114:	681b      	ldr	r3, [r3, #0]
 8066116:	681a      	ldr	r2, [r3, #0]
 8066118:	68fb      	ldr	r3, [r7, #12]
 806611a:	681b      	ldr	r3, [r3, #0]
 806611c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8066120:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066122:	2300      	movs	r3, #0
 8066124:	61fb      	str	r3, [r7, #28]
 8066126:	68fb      	ldr	r3, [r7, #12]
 8066128:	681b      	ldr	r3, [r3, #0]
 806612a:	695b      	ldr	r3, [r3, #20]
 806612c:	61fb      	str	r3, [r7, #28]
 806612e:	68fb      	ldr	r3, [r7, #12]
 8066130:	681b      	ldr	r3, [r3, #0]
 8066132:	699b      	ldr	r3, [r3, #24]
 8066134:	61fb      	str	r3, [r7, #28]
 8066136:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066138:	68fb      	ldr	r3, [r7, #12]
 806613a:	681b      	ldr	r3, [r3, #0]
 806613c:	681a      	ldr	r2, [r3, #0]
 806613e:	68fb      	ldr	r3, [r7, #12]
 8066140:	681b      	ldr	r3, [r3, #0]
 8066142:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066146:	601a      	str	r2, [r3, #0]
 8066148:	e16c      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 806614a:	68fb      	ldr	r3, [r7, #12]
 806614c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806614e:	2b02      	cmp	r3, #2
 8066150:	d11b      	bne.n	806618a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8066152:	68fb      	ldr	r3, [r7, #12]
 8066154:	681b      	ldr	r3, [r3, #0]
 8066156:	681a      	ldr	r2, [r3, #0]
 8066158:	68fb      	ldr	r3, [r7, #12]
 806615a:	681b      	ldr	r3, [r3, #0]
 806615c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8066160:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8066162:	68fb      	ldr	r3, [r7, #12]
 8066164:	681b      	ldr	r3, [r3, #0]
 8066166:	681a      	ldr	r2, [r3, #0]
 8066168:	68fb      	ldr	r3, [r7, #12]
 806616a:	681b      	ldr	r3, [r3, #0]
 806616c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8066170:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066172:	2300      	movs	r3, #0
 8066174:	61bb      	str	r3, [r7, #24]
 8066176:	68fb      	ldr	r3, [r7, #12]
 8066178:	681b      	ldr	r3, [r3, #0]
 806617a:	695b      	ldr	r3, [r3, #20]
 806617c:	61bb      	str	r3, [r7, #24]
 806617e:	68fb      	ldr	r3, [r7, #12]
 8066180:	681b      	ldr	r3, [r3, #0]
 8066182:	699b      	ldr	r3, [r3, #24]
 8066184:	61bb      	str	r3, [r7, #24]
 8066186:	69bb      	ldr	r3, [r7, #24]
 8066188:	e14c      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 806618a:	68fb      	ldr	r3, [r7, #12]
 806618c:	681b      	ldr	r3, [r3, #0]
 806618e:	681a      	ldr	r2, [r3, #0]
 8066190:	68fb      	ldr	r3, [r7, #12]
 8066192:	681b      	ldr	r3, [r3, #0]
 8066194:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8066198:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 806619a:	2300      	movs	r3, #0
 806619c:	617b      	str	r3, [r7, #20]
 806619e:	68fb      	ldr	r3, [r7, #12]
 80661a0:	681b      	ldr	r3, [r3, #0]
 80661a2:	695b      	ldr	r3, [r3, #20]
 80661a4:	617b      	str	r3, [r7, #20]
 80661a6:	68fb      	ldr	r3, [r7, #12]
 80661a8:	681b      	ldr	r3, [r3, #0]
 80661aa:	699b      	ldr	r3, [r3, #24]
 80661ac:	617b      	str	r3, [r7, #20]
 80661ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80661b0:	e138      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80661b2:	68fb      	ldr	r3, [r7, #12]
 80661b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80661b6:	2b03      	cmp	r3, #3
 80661b8:	f200 80f1 	bhi.w	806639e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80661bc:	68fb      	ldr	r3, [r7, #12]
 80661be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80661c0:	2b01      	cmp	r3, #1
 80661c2:	d123      	bne.n	806620c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80661c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80661c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80661c8:	68f8      	ldr	r0, [r7, #12]
 80661ca:	f001 f8bd 	bl	8067348 <I2C_WaitOnRXNEFlagUntilTimeout>
 80661ce:	4603      	mov	r3, r0
 80661d0:	2b00      	cmp	r3, #0
 80661d2:	d001      	beq.n	80661d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80661d4:	2301      	movs	r3, #1
 80661d6:	e139      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80661d8:	68fb      	ldr	r3, [r7, #12]
 80661da:	681b      	ldr	r3, [r3, #0]
 80661dc:	691a      	ldr	r2, [r3, #16]
 80661de:	68fb      	ldr	r3, [r7, #12]
 80661e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80661e2:	b2d2      	uxtb	r2, r2
 80661e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80661e6:	68fb      	ldr	r3, [r7, #12]
 80661e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80661ea:	1c5a      	adds	r2, r3, #1
 80661ec:	68fb      	ldr	r3, [r7, #12]
 80661ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80661f0:	68fb      	ldr	r3, [r7, #12]
 80661f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80661f4:	3b01      	subs	r3, #1
 80661f6:	b29a      	uxth	r2, r3
 80661f8:	68fb      	ldr	r3, [r7, #12]
 80661fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80661fc:	68fb      	ldr	r3, [r7, #12]
 80661fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066200:	b29b      	uxth	r3, r3
 8066202:	3b01      	subs	r3, #1
 8066204:	b29a      	uxth	r2, r3
 8066206:	68fb      	ldr	r3, [r7, #12]
 8066208:	855a      	strh	r2, [r3, #42]	; 0x2a
 806620a:	e10b      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 806620c:	68fb      	ldr	r3, [r7, #12]
 806620e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066210:	2b02      	cmp	r3, #2
 8066212:	d14e      	bne.n	80662b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8066214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066216:	9300      	str	r3, [sp, #0]
 8066218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806621a:	2200      	movs	r2, #0
 806621c:	4906      	ldr	r1, [pc, #24]	; (8066238 <HAL_I2C_Master_Receive+0x22c>)
 806621e:	68f8      	ldr	r0, [r7, #12]
 8066220:	f000 ff3a 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066224:	4603      	mov	r3, r0
 8066226:	2b00      	cmp	r3, #0
 8066228:	d008      	beq.n	806623c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 806622a:	2301      	movs	r3, #1
 806622c:	e10e      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
 806622e:	bf00      	nop
 8066230:	00100002 	.word	0x00100002
 8066234:	ffff0000 	.word	0xffff0000
 8066238:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 806623c:	68fb      	ldr	r3, [r7, #12]
 806623e:	681b      	ldr	r3, [r3, #0]
 8066240:	681a      	ldr	r2, [r3, #0]
 8066242:	68fb      	ldr	r3, [r7, #12]
 8066244:	681b      	ldr	r3, [r3, #0]
 8066246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 806624a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 806624c:	68fb      	ldr	r3, [r7, #12]
 806624e:	681b      	ldr	r3, [r3, #0]
 8066250:	691a      	ldr	r2, [r3, #16]
 8066252:	68fb      	ldr	r3, [r7, #12]
 8066254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066256:	b2d2      	uxtb	r2, r2
 8066258:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 806625a:	68fb      	ldr	r3, [r7, #12]
 806625c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806625e:	1c5a      	adds	r2, r3, #1
 8066260:	68fb      	ldr	r3, [r7, #12]
 8066262:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066264:	68fb      	ldr	r3, [r7, #12]
 8066266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066268:	3b01      	subs	r3, #1
 806626a:	b29a      	uxth	r2, r3
 806626c:	68fb      	ldr	r3, [r7, #12]
 806626e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8066270:	68fb      	ldr	r3, [r7, #12]
 8066272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066274:	b29b      	uxth	r3, r3
 8066276:	3b01      	subs	r3, #1
 8066278:	b29a      	uxth	r2, r3
 806627a:	68fb      	ldr	r3, [r7, #12]
 806627c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 806627e:	68fb      	ldr	r3, [r7, #12]
 8066280:	681b      	ldr	r3, [r3, #0]
 8066282:	691a      	ldr	r2, [r3, #16]
 8066284:	68fb      	ldr	r3, [r7, #12]
 8066286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066288:	b2d2      	uxtb	r2, r2
 806628a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 806628c:	68fb      	ldr	r3, [r7, #12]
 806628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066290:	1c5a      	adds	r2, r3, #1
 8066292:	68fb      	ldr	r3, [r7, #12]
 8066294:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066296:	68fb      	ldr	r3, [r7, #12]
 8066298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806629a:	3b01      	subs	r3, #1
 806629c:	b29a      	uxth	r2, r3
 806629e:	68fb      	ldr	r3, [r7, #12]
 80662a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80662a2:	68fb      	ldr	r3, [r7, #12]
 80662a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80662a6:	b29b      	uxth	r3, r3
 80662a8:	3b01      	subs	r3, #1
 80662aa:	b29a      	uxth	r2, r3
 80662ac:	68fb      	ldr	r3, [r7, #12]
 80662ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80662b0:	e0b8      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80662b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80662b4:	9300      	str	r3, [sp, #0]
 80662b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80662b8:	2200      	movs	r2, #0
 80662ba:	4966      	ldr	r1, [pc, #408]	; (8066454 <HAL_I2C_Master_Receive+0x448>)
 80662bc:	68f8      	ldr	r0, [r7, #12]
 80662be:	f000 feeb 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 80662c2:	4603      	mov	r3, r0
 80662c4:	2b00      	cmp	r3, #0
 80662c6:	d001      	beq.n	80662cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80662c8:	2301      	movs	r3, #1
 80662ca:	e0bf      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80662cc:	68fb      	ldr	r3, [r7, #12]
 80662ce:	681b      	ldr	r3, [r3, #0]
 80662d0:	681a      	ldr	r2, [r3, #0]
 80662d2:	68fb      	ldr	r3, [r7, #12]
 80662d4:	681b      	ldr	r3, [r3, #0]
 80662d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80662da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80662dc:	68fb      	ldr	r3, [r7, #12]
 80662de:	681b      	ldr	r3, [r3, #0]
 80662e0:	691a      	ldr	r2, [r3, #16]
 80662e2:	68fb      	ldr	r3, [r7, #12]
 80662e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80662e6:	b2d2      	uxtb	r2, r2
 80662e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80662ea:	68fb      	ldr	r3, [r7, #12]
 80662ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80662ee:	1c5a      	adds	r2, r3, #1
 80662f0:	68fb      	ldr	r3, [r7, #12]
 80662f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80662f4:	68fb      	ldr	r3, [r7, #12]
 80662f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80662f8:	3b01      	subs	r3, #1
 80662fa:	b29a      	uxth	r2, r3
 80662fc:	68fb      	ldr	r3, [r7, #12]
 80662fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8066300:	68fb      	ldr	r3, [r7, #12]
 8066302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066304:	b29b      	uxth	r3, r3
 8066306:	3b01      	subs	r3, #1
 8066308:	b29a      	uxth	r2, r3
 806630a:	68fb      	ldr	r3, [r7, #12]
 806630c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 806630e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066310:	9300      	str	r3, [sp, #0]
 8066312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8066314:	2200      	movs	r2, #0
 8066316:	494f      	ldr	r1, [pc, #316]	; (8066454 <HAL_I2C_Master_Receive+0x448>)
 8066318:	68f8      	ldr	r0, [r7, #12]
 806631a:	f000 febd 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 806631e:	4603      	mov	r3, r0
 8066320:	2b00      	cmp	r3, #0
 8066322:	d001      	beq.n	8066328 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8066324:	2301      	movs	r3, #1
 8066326:	e091      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066328:	68fb      	ldr	r3, [r7, #12]
 806632a:	681b      	ldr	r3, [r3, #0]
 806632c:	681a      	ldr	r2, [r3, #0]
 806632e:	68fb      	ldr	r3, [r7, #12]
 8066330:	681b      	ldr	r3, [r3, #0]
 8066332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066336:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8066338:	68fb      	ldr	r3, [r7, #12]
 806633a:	681b      	ldr	r3, [r3, #0]
 806633c:	691a      	ldr	r2, [r3, #16]
 806633e:	68fb      	ldr	r3, [r7, #12]
 8066340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066342:	b2d2      	uxtb	r2, r2
 8066344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8066346:	68fb      	ldr	r3, [r7, #12]
 8066348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806634a:	1c5a      	adds	r2, r3, #1
 806634c:	68fb      	ldr	r3, [r7, #12]
 806634e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066350:	68fb      	ldr	r3, [r7, #12]
 8066352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066354:	3b01      	subs	r3, #1
 8066356:	b29a      	uxth	r2, r3
 8066358:	68fb      	ldr	r3, [r7, #12]
 806635a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 806635c:	68fb      	ldr	r3, [r7, #12]
 806635e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066360:	b29b      	uxth	r3, r3
 8066362:	3b01      	subs	r3, #1
 8066364:	b29a      	uxth	r2, r3
 8066366:	68fb      	ldr	r3, [r7, #12]
 8066368:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 806636a:	68fb      	ldr	r3, [r7, #12]
 806636c:	681b      	ldr	r3, [r3, #0]
 806636e:	691a      	ldr	r2, [r3, #16]
 8066370:	68fb      	ldr	r3, [r7, #12]
 8066372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066374:	b2d2      	uxtb	r2, r2
 8066376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8066378:	68fb      	ldr	r3, [r7, #12]
 806637a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806637c:	1c5a      	adds	r2, r3, #1
 806637e:	68fb      	ldr	r3, [r7, #12]
 8066380:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066382:	68fb      	ldr	r3, [r7, #12]
 8066384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066386:	3b01      	subs	r3, #1
 8066388:	b29a      	uxth	r2, r3
 806638a:	68fb      	ldr	r3, [r7, #12]
 806638c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 806638e:	68fb      	ldr	r3, [r7, #12]
 8066390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066392:	b29b      	uxth	r3, r3
 8066394:	3b01      	subs	r3, #1
 8066396:	b29a      	uxth	r2, r3
 8066398:	68fb      	ldr	r3, [r7, #12]
 806639a:	855a      	strh	r2, [r3, #42]	; 0x2a
 806639c:	e042      	b.n	8066424 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 806639e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80663a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80663a2:	68f8      	ldr	r0, [r7, #12]
 80663a4:	f000 ffd0 	bl	8067348 <I2C_WaitOnRXNEFlagUntilTimeout>
 80663a8:	4603      	mov	r3, r0
 80663aa:	2b00      	cmp	r3, #0
 80663ac:	d001      	beq.n	80663b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80663ae:	2301      	movs	r3, #1
 80663b0:	e04c      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80663b2:	68fb      	ldr	r3, [r7, #12]
 80663b4:	681b      	ldr	r3, [r3, #0]
 80663b6:	691a      	ldr	r2, [r3, #16]
 80663b8:	68fb      	ldr	r3, [r7, #12]
 80663ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80663bc:	b2d2      	uxtb	r2, r2
 80663be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80663c0:	68fb      	ldr	r3, [r7, #12]
 80663c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80663c4:	1c5a      	adds	r2, r3, #1
 80663c6:	68fb      	ldr	r3, [r7, #12]
 80663c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80663ca:	68fb      	ldr	r3, [r7, #12]
 80663cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80663ce:	3b01      	subs	r3, #1
 80663d0:	b29a      	uxth	r2, r3
 80663d2:	68fb      	ldr	r3, [r7, #12]
 80663d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80663d6:	68fb      	ldr	r3, [r7, #12]
 80663d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80663da:	b29b      	uxth	r3, r3
 80663dc:	3b01      	subs	r3, #1
 80663de:	b29a      	uxth	r2, r3
 80663e0:	68fb      	ldr	r3, [r7, #12]
 80663e2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80663e4:	68fb      	ldr	r3, [r7, #12]
 80663e6:	681b      	ldr	r3, [r3, #0]
 80663e8:	695b      	ldr	r3, [r3, #20]
 80663ea:	f003 0304 	and.w	r3, r3, #4
 80663ee:	2b04      	cmp	r3, #4
 80663f0:	d118      	bne.n	8066424 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80663f2:	68fb      	ldr	r3, [r7, #12]
 80663f4:	681b      	ldr	r3, [r3, #0]
 80663f6:	691a      	ldr	r2, [r3, #16]
 80663f8:	68fb      	ldr	r3, [r7, #12]
 80663fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80663fc:	b2d2      	uxtb	r2, r2
 80663fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8066400:	68fb      	ldr	r3, [r7, #12]
 8066402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066404:	1c5a      	adds	r2, r3, #1
 8066406:	68fb      	ldr	r3, [r7, #12]
 8066408:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 806640a:	68fb      	ldr	r3, [r7, #12]
 806640c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806640e:	3b01      	subs	r3, #1
 8066410:	b29a      	uxth	r2, r3
 8066412:	68fb      	ldr	r3, [r7, #12]
 8066414:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8066416:	68fb      	ldr	r3, [r7, #12]
 8066418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 806641a:	b29b      	uxth	r3, r3
 806641c:	3b01      	subs	r3, #1
 806641e:	b29a      	uxth	r2, r3
 8066420:	68fb      	ldr	r3, [r7, #12]
 8066422:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8066424:	68fb      	ldr	r3, [r7, #12]
 8066426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066428:	2b00      	cmp	r3, #0
 806642a:	f47f aec2 	bne.w	80661b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 806642e:	68fb      	ldr	r3, [r7, #12]
 8066430:	2220      	movs	r2, #32
 8066432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8066436:	68fb      	ldr	r3, [r7, #12]
 8066438:	2200      	movs	r2, #0
 806643a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 806643e:	68fb      	ldr	r3, [r7, #12]
 8066440:	2200      	movs	r2, #0
 8066442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8066446:	2300      	movs	r3, #0
 8066448:	e000      	b.n	806644c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 806644a:	2302      	movs	r3, #2
  }
}
 806644c:	4618      	mov	r0, r3
 806644e:	3728      	adds	r7, #40	; 0x28
 8066450:	46bd      	mov	sp, r7
 8066452:	bd80      	pop	{r7, pc}
 8066454:	00010004 	.word	0x00010004

08066458 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8066458:	b580      	push	{r7, lr}
 806645a:	b088      	sub	sp, #32
 806645c:	af02      	add	r7, sp, #8
 806645e:	60f8      	str	r0, [r7, #12]
 8066460:	4608      	mov	r0, r1
 8066462:	4611      	mov	r1, r2
 8066464:	461a      	mov	r2, r3
 8066466:	4603      	mov	r3, r0
 8066468:	817b      	strh	r3, [r7, #10]
 806646a:	460b      	mov	r3, r1
 806646c:	813b      	strh	r3, [r7, #8]
 806646e:	4613      	mov	r3, r2
 8066470:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8066472:	f7fd fa17 	bl	80638a4 <HAL_GetTick>
 8066476:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8066478:	88fb      	ldrh	r3, [r7, #6]
 806647a:	2b01      	cmp	r3, #1
 806647c:	d007      	beq.n	806648e <HAL_I2C_Mem_Write+0x36>
 806647e:	88fb      	ldrh	r3, [r7, #6]
 8066480:	2b10      	cmp	r3, #16
 8066482:	d004      	beq.n	806648e <HAL_I2C_Mem_Write+0x36>
 8066484:	f640 11ba 	movw	r1, #2490	; 0x9ba
 8066488:	4873      	ldr	r0, [pc, #460]	; (8066658 <HAL_I2C_Mem_Write+0x200>)
 806648a:	f7fc fd40 	bl	8062f0e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 806648e:	68fb      	ldr	r3, [r7, #12]
 8066490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8066494:	b2db      	uxtb	r3, r3
 8066496:	2b20      	cmp	r3, #32
 8066498:	f040 80d9 	bne.w	806664e <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 806649c:	697b      	ldr	r3, [r7, #20]
 806649e:	9300      	str	r3, [sp, #0]
 80664a0:	2319      	movs	r3, #25
 80664a2:	2201      	movs	r2, #1
 80664a4:	496d      	ldr	r1, [pc, #436]	; (806665c <HAL_I2C_Mem_Write+0x204>)
 80664a6:	68f8      	ldr	r0, [r7, #12]
 80664a8:	f000 fdf6 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 80664ac:	4603      	mov	r3, r0
 80664ae:	2b00      	cmp	r3, #0
 80664b0:	d001      	beq.n	80664b6 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 80664b2:	2302      	movs	r3, #2
 80664b4:	e0cc      	b.n	8066650 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80664b6:	68fb      	ldr	r3, [r7, #12]
 80664b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80664bc:	2b01      	cmp	r3, #1
 80664be:	d101      	bne.n	80664c4 <HAL_I2C_Mem_Write+0x6c>
 80664c0:	2302      	movs	r3, #2
 80664c2:	e0c5      	b.n	8066650 <HAL_I2C_Mem_Write+0x1f8>
 80664c4:	68fb      	ldr	r3, [r7, #12]
 80664c6:	2201      	movs	r2, #1
 80664c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80664cc:	68fb      	ldr	r3, [r7, #12]
 80664ce:	681b      	ldr	r3, [r3, #0]
 80664d0:	681b      	ldr	r3, [r3, #0]
 80664d2:	f003 0301 	and.w	r3, r3, #1
 80664d6:	2b01      	cmp	r3, #1
 80664d8:	d007      	beq.n	80664ea <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80664da:	68fb      	ldr	r3, [r7, #12]
 80664dc:	681b      	ldr	r3, [r3, #0]
 80664de:	681a      	ldr	r2, [r3, #0]
 80664e0:	68fb      	ldr	r3, [r7, #12]
 80664e2:	681b      	ldr	r3, [r3, #0]
 80664e4:	f042 0201 	orr.w	r2, r2, #1
 80664e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80664ea:	68fb      	ldr	r3, [r7, #12]
 80664ec:	681b      	ldr	r3, [r3, #0]
 80664ee:	681a      	ldr	r2, [r3, #0]
 80664f0:	68fb      	ldr	r3, [r7, #12]
 80664f2:	681b      	ldr	r3, [r3, #0]
 80664f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80664f8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80664fa:	68fb      	ldr	r3, [r7, #12]
 80664fc:	2221      	movs	r2, #33	; 0x21
 80664fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8066502:	68fb      	ldr	r3, [r7, #12]
 8066504:	2240      	movs	r2, #64	; 0x40
 8066506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 806650a:	68fb      	ldr	r3, [r7, #12]
 806650c:	2200      	movs	r2, #0
 806650e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8066510:	68fb      	ldr	r3, [r7, #12]
 8066512:	6a3a      	ldr	r2, [r7, #32]
 8066514:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8066516:	68fb      	ldr	r3, [r7, #12]
 8066518:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 806651a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 806651c:	68fb      	ldr	r3, [r7, #12]
 806651e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066520:	b29a      	uxth	r2, r3
 8066522:	68fb      	ldr	r3, [r7, #12]
 8066524:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8066526:	68fb      	ldr	r3, [r7, #12]
 8066528:	4a4d      	ldr	r2, [pc, #308]	; (8066660 <HAL_I2C_Mem_Write+0x208>)
 806652a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 806652c:	88f8      	ldrh	r0, [r7, #6]
 806652e:	893a      	ldrh	r2, [r7, #8]
 8066530:	8979      	ldrh	r1, [r7, #10]
 8066532:	697b      	ldr	r3, [r7, #20]
 8066534:	9301      	str	r3, [sp, #4]
 8066536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8066538:	9300      	str	r3, [sp, #0]
 806653a:	4603      	mov	r3, r0
 806653c:	68f8      	ldr	r0, [r7, #12]
 806653e:	f000 fc2d 	bl	8066d9c <I2C_RequestMemoryWrite>
 8066542:	4603      	mov	r3, r0
 8066544:	2b00      	cmp	r3, #0
 8066546:	d052      	beq.n	80665ee <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8066548:	2301      	movs	r3, #1
 806654a:	e081      	b.n	8066650 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 806654c:	697a      	ldr	r2, [r7, #20]
 806654e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8066550:	68f8      	ldr	r0, [r7, #12]
 8066552:	f000 fe77 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8066556:	4603      	mov	r3, r0
 8066558:	2b00      	cmp	r3, #0
 806655a:	d00d      	beq.n	8066578 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 806655c:	68fb      	ldr	r3, [r7, #12]
 806655e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8066560:	2b04      	cmp	r3, #4
 8066562:	d107      	bne.n	8066574 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066564:	68fb      	ldr	r3, [r7, #12]
 8066566:	681b      	ldr	r3, [r3, #0]
 8066568:	681a      	ldr	r2, [r3, #0]
 806656a:	68fb      	ldr	r3, [r7, #12]
 806656c:	681b      	ldr	r3, [r3, #0]
 806656e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066572:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8066574:	2301      	movs	r3, #1
 8066576:	e06b      	b.n	8066650 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8066578:	68fb      	ldr	r3, [r7, #12]
 806657a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806657c:	781a      	ldrb	r2, [r3, #0]
 806657e:	68fb      	ldr	r3, [r7, #12]
 8066580:	681b      	ldr	r3, [r3, #0]
 8066582:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8066584:	68fb      	ldr	r3, [r7, #12]
 8066586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066588:	1c5a      	adds	r2, r3, #1
 806658a:	68fb      	ldr	r3, [r7, #12]
 806658c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 806658e:	68fb      	ldr	r3, [r7, #12]
 8066590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066592:	3b01      	subs	r3, #1
 8066594:	b29a      	uxth	r2, r3
 8066596:	68fb      	ldr	r3, [r7, #12]
 8066598:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 806659a:	68fb      	ldr	r3, [r7, #12]
 806659c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 806659e:	b29b      	uxth	r3, r3
 80665a0:	3b01      	subs	r3, #1
 80665a2:	b29a      	uxth	r2, r3
 80665a4:	68fb      	ldr	r3, [r7, #12]
 80665a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80665a8:	68fb      	ldr	r3, [r7, #12]
 80665aa:	681b      	ldr	r3, [r3, #0]
 80665ac:	695b      	ldr	r3, [r3, #20]
 80665ae:	f003 0304 	and.w	r3, r3, #4
 80665b2:	2b04      	cmp	r3, #4
 80665b4:	d11b      	bne.n	80665ee <HAL_I2C_Mem_Write+0x196>
 80665b6:	68fb      	ldr	r3, [r7, #12]
 80665b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80665ba:	2b00      	cmp	r3, #0
 80665bc:	d017      	beq.n	80665ee <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80665be:	68fb      	ldr	r3, [r7, #12]
 80665c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80665c2:	781a      	ldrb	r2, [r3, #0]
 80665c4:	68fb      	ldr	r3, [r7, #12]
 80665c6:	681b      	ldr	r3, [r3, #0]
 80665c8:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80665ca:	68fb      	ldr	r3, [r7, #12]
 80665cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80665ce:	1c5a      	adds	r2, r3, #1
 80665d0:	68fb      	ldr	r3, [r7, #12]
 80665d2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80665d4:	68fb      	ldr	r3, [r7, #12]
 80665d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80665d8:	3b01      	subs	r3, #1
 80665da:	b29a      	uxth	r2, r3
 80665dc:	68fb      	ldr	r3, [r7, #12]
 80665de:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80665e0:	68fb      	ldr	r3, [r7, #12]
 80665e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80665e4:	b29b      	uxth	r3, r3
 80665e6:	3b01      	subs	r3, #1
 80665e8:	b29a      	uxth	r2, r3
 80665ea:	68fb      	ldr	r3, [r7, #12]
 80665ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80665ee:	68fb      	ldr	r3, [r7, #12]
 80665f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80665f2:	2b00      	cmp	r3, #0
 80665f4:	d1aa      	bne.n	806654c <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80665f6:	697a      	ldr	r2, [r7, #20]
 80665f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80665fa:	68f8      	ldr	r0, [r7, #12]
 80665fc:	f000 fe63 	bl	80672c6 <I2C_WaitOnBTFFlagUntilTimeout>
 8066600:	4603      	mov	r3, r0
 8066602:	2b00      	cmp	r3, #0
 8066604:	d00d      	beq.n	8066622 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8066606:	68fb      	ldr	r3, [r7, #12]
 8066608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806660a:	2b04      	cmp	r3, #4
 806660c:	d107      	bne.n	806661e <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 806660e:	68fb      	ldr	r3, [r7, #12]
 8066610:	681b      	ldr	r3, [r3, #0]
 8066612:	681a      	ldr	r2, [r3, #0]
 8066614:	68fb      	ldr	r3, [r7, #12]
 8066616:	681b      	ldr	r3, [r3, #0]
 8066618:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 806661c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 806661e:	2301      	movs	r3, #1
 8066620:	e016      	b.n	8066650 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066622:	68fb      	ldr	r3, [r7, #12]
 8066624:	681b      	ldr	r3, [r3, #0]
 8066626:	681a      	ldr	r2, [r3, #0]
 8066628:	68fb      	ldr	r3, [r7, #12]
 806662a:	681b      	ldr	r3, [r3, #0]
 806662c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066630:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8066632:	68fb      	ldr	r3, [r7, #12]
 8066634:	2220      	movs	r2, #32
 8066636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 806663a:	68fb      	ldr	r3, [r7, #12]
 806663c:	2200      	movs	r2, #0
 806663e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8066642:	68fb      	ldr	r3, [r7, #12]
 8066644:	2200      	movs	r2, #0
 8066646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 806664a:	2300      	movs	r3, #0
 806664c:	e000      	b.n	8066650 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 806664e:	2302      	movs	r3, #2
  }
}
 8066650:	4618      	mov	r0, r3
 8066652:	3718      	adds	r7, #24
 8066654:	46bd      	mov	sp, r7
 8066656:	bd80      	pop	{r7, pc}
 8066658:	0807716c 	.word	0x0807716c
 806665c:	00100002 	.word	0x00100002
 8066660:	ffff0000 	.word	0xffff0000

08066664 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8066664:	b580      	push	{r7, lr}
 8066666:	b08c      	sub	sp, #48	; 0x30
 8066668:	af02      	add	r7, sp, #8
 806666a:	60f8      	str	r0, [r7, #12]
 806666c:	4608      	mov	r0, r1
 806666e:	4611      	mov	r1, r2
 8066670:	461a      	mov	r2, r3
 8066672:	4603      	mov	r3, r0
 8066674:	817b      	strh	r3, [r7, #10]
 8066676:	460b      	mov	r3, r1
 8066678:	813b      	strh	r3, [r7, #8]
 806667a:	4613      	mov	r3, r2
 806667c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 806667e:	f7fd f911 	bl	80638a4 <HAL_GetTick>
 8066682:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8066684:	88fb      	ldrh	r3, [r7, #6]
 8066686:	2b01      	cmp	r3, #1
 8066688:	d007      	beq.n	806669a <HAL_I2C_Mem_Read+0x36>
 806668a:	88fb      	ldrh	r3, [r7, #6]
 806668c:	2b10      	cmp	r3, #16
 806668e:	d004      	beq.n	806669a <HAL_I2C_Mem_Read+0x36>
 8066690:	f640 2135 	movw	r1, #2613	; 0xa35
 8066694:	4881      	ldr	r0, [pc, #516]	; (806689c <HAL_I2C_Mem_Read+0x238>)
 8066696:	f7fc fc3a 	bl	8062f0e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 806669a:	68fb      	ldr	r3, [r7, #12]
 806669c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80666a0:	b2db      	uxtb	r3, r3
 80666a2:	2b20      	cmp	r3, #32
 80666a4:	f040 8209 	bne.w	8066aba <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80666a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80666aa:	9300      	str	r3, [sp, #0]
 80666ac:	2319      	movs	r3, #25
 80666ae:	2201      	movs	r2, #1
 80666b0:	497b      	ldr	r1, [pc, #492]	; (80668a0 <HAL_I2C_Mem_Read+0x23c>)
 80666b2:	68f8      	ldr	r0, [r7, #12]
 80666b4:	f000 fcf0 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 80666b8:	4603      	mov	r3, r0
 80666ba:	2b00      	cmp	r3, #0
 80666bc:	d001      	beq.n	80666c2 <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 80666be:	2302      	movs	r3, #2
 80666c0:	e1fc      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80666c2:	68fb      	ldr	r3, [r7, #12]
 80666c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80666c8:	2b01      	cmp	r3, #1
 80666ca:	d101      	bne.n	80666d0 <HAL_I2C_Mem_Read+0x6c>
 80666cc:	2302      	movs	r3, #2
 80666ce:	e1f5      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
 80666d0:	68fb      	ldr	r3, [r7, #12]
 80666d2:	2201      	movs	r2, #1
 80666d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80666d8:	68fb      	ldr	r3, [r7, #12]
 80666da:	681b      	ldr	r3, [r3, #0]
 80666dc:	681b      	ldr	r3, [r3, #0]
 80666de:	f003 0301 	and.w	r3, r3, #1
 80666e2:	2b01      	cmp	r3, #1
 80666e4:	d007      	beq.n	80666f6 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80666e6:	68fb      	ldr	r3, [r7, #12]
 80666e8:	681b      	ldr	r3, [r3, #0]
 80666ea:	681a      	ldr	r2, [r3, #0]
 80666ec:	68fb      	ldr	r3, [r7, #12]
 80666ee:	681b      	ldr	r3, [r3, #0]
 80666f0:	f042 0201 	orr.w	r2, r2, #1
 80666f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80666f6:	68fb      	ldr	r3, [r7, #12]
 80666f8:	681b      	ldr	r3, [r3, #0]
 80666fa:	681a      	ldr	r2, [r3, #0]
 80666fc:	68fb      	ldr	r3, [r7, #12]
 80666fe:	681b      	ldr	r3, [r3, #0]
 8066700:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8066704:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8066706:	68fb      	ldr	r3, [r7, #12]
 8066708:	2222      	movs	r2, #34	; 0x22
 806670a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 806670e:	68fb      	ldr	r3, [r7, #12]
 8066710:	2240      	movs	r2, #64	; 0x40
 8066712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8066716:	68fb      	ldr	r3, [r7, #12]
 8066718:	2200      	movs	r2, #0
 806671a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 806671c:	68fb      	ldr	r3, [r7, #12]
 806671e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8066720:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8066722:	68fb      	ldr	r3, [r7, #12]
 8066724:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8066726:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8066728:	68fb      	ldr	r3, [r7, #12]
 806672a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 806672c:	b29a      	uxth	r2, r3
 806672e:	68fb      	ldr	r3, [r7, #12]
 8066730:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8066732:	68fb      	ldr	r3, [r7, #12]
 8066734:	4a5b      	ldr	r2, [pc, #364]	; (80668a4 <HAL_I2C_Mem_Read+0x240>)
 8066736:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8066738:	88f8      	ldrh	r0, [r7, #6]
 806673a:	893a      	ldrh	r2, [r7, #8]
 806673c:	8979      	ldrh	r1, [r7, #10]
 806673e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066740:	9301      	str	r3, [sp, #4]
 8066742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8066744:	9300      	str	r3, [sp, #0]
 8066746:	4603      	mov	r3, r0
 8066748:	68f8      	ldr	r0, [r7, #12]
 806674a:	f000 fbbd 	bl	8066ec8 <I2C_RequestMemoryRead>
 806674e:	4603      	mov	r3, r0
 8066750:	2b00      	cmp	r3, #0
 8066752:	d001      	beq.n	8066758 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8066754:	2301      	movs	r3, #1
 8066756:	e1b1      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8066758:	68fb      	ldr	r3, [r7, #12]
 806675a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806675c:	2b00      	cmp	r3, #0
 806675e:	d113      	bne.n	8066788 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066760:	2300      	movs	r3, #0
 8066762:	623b      	str	r3, [r7, #32]
 8066764:	68fb      	ldr	r3, [r7, #12]
 8066766:	681b      	ldr	r3, [r3, #0]
 8066768:	695b      	ldr	r3, [r3, #20]
 806676a:	623b      	str	r3, [r7, #32]
 806676c:	68fb      	ldr	r3, [r7, #12]
 806676e:	681b      	ldr	r3, [r3, #0]
 8066770:	699b      	ldr	r3, [r3, #24]
 8066772:	623b      	str	r3, [r7, #32]
 8066774:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066776:	68fb      	ldr	r3, [r7, #12]
 8066778:	681b      	ldr	r3, [r3, #0]
 806677a:	681a      	ldr	r2, [r3, #0]
 806677c:	68fb      	ldr	r3, [r7, #12]
 806677e:	681b      	ldr	r3, [r3, #0]
 8066780:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066784:	601a      	str	r2, [r3, #0]
 8066786:	e185      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8066788:	68fb      	ldr	r3, [r7, #12]
 806678a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806678c:	2b01      	cmp	r3, #1
 806678e:	d11b      	bne.n	80667c8 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8066790:	68fb      	ldr	r3, [r7, #12]
 8066792:	681b      	ldr	r3, [r3, #0]
 8066794:	681a      	ldr	r2, [r3, #0]
 8066796:	68fb      	ldr	r3, [r7, #12]
 8066798:	681b      	ldr	r3, [r3, #0]
 806679a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 806679e:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80667a0:	2300      	movs	r3, #0
 80667a2:	61fb      	str	r3, [r7, #28]
 80667a4:	68fb      	ldr	r3, [r7, #12]
 80667a6:	681b      	ldr	r3, [r3, #0]
 80667a8:	695b      	ldr	r3, [r3, #20]
 80667aa:	61fb      	str	r3, [r7, #28]
 80667ac:	68fb      	ldr	r3, [r7, #12]
 80667ae:	681b      	ldr	r3, [r3, #0]
 80667b0:	699b      	ldr	r3, [r3, #24]
 80667b2:	61fb      	str	r3, [r7, #28]
 80667b4:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80667b6:	68fb      	ldr	r3, [r7, #12]
 80667b8:	681b      	ldr	r3, [r3, #0]
 80667ba:	681a      	ldr	r2, [r3, #0]
 80667bc:	68fb      	ldr	r3, [r7, #12]
 80667be:	681b      	ldr	r3, [r3, #0]
 80667c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80667c4:	601a      	str	r2, [r3, #0]
 80667c6:	e165      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80667c8:	68fb      	ldr	r3, [r7, #12]
 80667ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80667cc:	2b02      	cmp	r3, #2
 80667ce:	d11b      	bne.n	8066808 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80667d0:	68fb      	ldr	r3, [r7, #12]
 80667d2:	681b      	ldr	r3, [r3, #0]
 80667d4:	681a      	ldr	r2, [r3, #0]
 80667d6:	68fb      	ldr	r3, [r7, #12]
 80667d8:	681b      	ldr	r3, [r3, #0]
 80667da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80667de:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80667e0:	68fb      	ldr	r3, [r7, #12]
 80667e2:	681b      	ldr	r3, [r3, #0]
 80667e4:	681a      	ldr	r2, [r3, #0]
 80667e6:	68fb      	ldr	r3, [r7, #12]
 80667e8:	681b      	ldr	r3, [r3, #0]
 80667ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80667ee:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80667f0:	2300      	movs	r3, #0
 80667f2:	61bb      	str	r3, [r7, #24]
 80667f4:	68fb      	ldr	r3, [r7, #12]
 80667f6:	681b      	ldr	r3, [r3, #0]
 80667f8:	695b      	ldr	r3, [r3, #20]
 80667fa:	61bb      	str	r3, [r7, #24]
 80667fc:	68fb      	ldr	r3, [r7, #12]
 80667fe:	681b      	ldr	r3, [r3, #0]
 8066800:	699b      	ldr	r3, [r3, #24]
 8066802:	61bb      	str	r3, [r7, #24]
 8066804:	69bb      	ldr	r3, [r7, #24]
 8066806:	e145      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066808:	2300      	movs	r3, #0
 806680a:	617b      	str	r3, [r7, #20]
 806680c:	68fb      	ldr	r3, [r7, #12]
 806680e:	681b      	ldr	r3, [r3, #0]
 8066810:	695b      	ldr	r3, [r3, #20]
 8066812:	617b      	str	r3, [r7, #20]
 8066814:	68fb      	ldr	r3, [r7, #12]
 8066816:	681b      	ldr	r3, [r3, #0]
 8066818:	699b      	ldr	r3, [r3, #24]
 806681a:	617b      	str	r3, [r7, #20]
 806681c:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 806681e:	e139      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8066820:	68fb      	ldr	r3, [r7, #12]
 8066822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066824:	2b03      	cmp	r3, #3
 8066826:	f200 80f2 	bhi.w	8066a0e <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 806682a:	68fb      	ldr	r3, [r7, #12]
 806682c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806682e:	2b01      	cmp	r3, #1
 8066830:	d123      	bne.n	806687a <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8066832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066834:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8066836:	68f8      	ldr	r0, [r7, #12]
 8066838:	f000 fd86 	bl	8067348 <I2C_WaitOnRXNEFlagUntilTimeout>
 806683c:	4603      	mov	r3, r0
 806683e:	2b00      	cmp	r3, #0
 8066840:	d001      	beq.n	8066846 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 8066842:	2301      	movs	r3, #1
 8066844:	e13a      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8066846:	68fb      	ldr	r3, [r7, #12]
 8066848:	681b      	ldr	r3, [r3, #0]
 806684a:	691a      	ldr	r2, [r3, #16]
 806684c:	68fb      	ldr	r3, [r7, #12]
 806684e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066850:	b2d2      	uxtb	r2, r2
 8066852:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8066854:	68fb      	ldr	r3, [r7, #12]
 8066856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066858:	1c5a      	adds	r2, r3, #1
 806685a:	68fb      	ldr	r3, [r7, #12]
 806685c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 806685e:	68fb      	ldr	r3, [r7, #12]
 8066860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066862:	3b01      	subs	r3, #1
 8066864:	b29a      	uxth	r2, r3
 8066866:	68fb      	ldr	r3, [r7, #12]
 8066868:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 806686a:	68fb      	ldr	r3, [r7, #12]
 806686c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 806686e:	b29b      	uxth	r3, r3
 8066870:	3b01      	subs	r3, #1
 8066872:	b29a      	uxth	r2, r3
 8066874:	68fb      	ldr	r3, [r7, #12]
 8066876:	855a      	strh	r2, [r3, #42]	; 0x2a
 8066878:	e10c      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 806687a:	68fb      	ldr	r3, [r7, #12]
 806687c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806687e:	2b02      	cmp	r3, #2
 8066880:	d14f      	bne.n	8066922 <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8066882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066884:	9300      	str	r3, [sp, #0]
 8066886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8066888:	2200      	movs	r2, #0
 806688a:	4907      	ldr	r1, [pc, #28]	; (80668a8 <HAL_I2C_Mem_Read+0x244>)
 806688c:	68f8      	ldr	r0, [r7, #12]
 806688e:	f000 fc03 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066892:	4603      	mov	r3, r0
 8066894:	2b00      	cmp	r3, #0
 8066896:	d009      	beq.n	80668ac <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8066898:	2301      	movs	r3, #1
 806689a:	e10f      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
 806689c:	0807716c 	.word	0x0807716c
 80668a0:	00100002 	.word	0x00100002
 80668a4:	ffff0000 	.word	0xffff0000
 80668a8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80668ac:	68fb      	ldr	r3, [r7, #12]
 80668ae:	681b      	ldr	r3, [r3, #0]
 80668b0:	681a      	ldr	r2, [r3, #0]
 80668b2:	68fb      	ldr	r3, [r7, #12]
 80668b4:	681b      	ldr	r3, [r3, #0]
 80668b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80668ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80668bc:	68fb      	ldr	r3, [r7, #12]
 80668be:	681b      	ldr	r3, [r3, #0]
 80668c0:	691a      	ldr	r2, [r3, #16]
 80668c2:	68fb      	ldr	r3, [r7, #12]
 80668c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80668c6:	b2d2      	uxtb	r2, r2
 80668c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80668ca:	68fb      	ldr	r3, [r7, #12]
 80668cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80668ce:	1c5a      	adds	r2, r3, #1
 80668d0:	68fb      	ldr	r3, [r7, #12]
 80668d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80668d4:	68fb      	ldr	r3, [r7, #12]
 80668d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80668d8:	3b01      	subs	r3, #1
 80668da:	b29a      	uxth	r2, r3
 80668dc:	68fb      	ldr	r3, [r7, #12]
 80668de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80668e0:	68fb      	ldr	r3, [r7, #12]
 80668e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80668e4:	b29b      	uxth	r3, r3
 80668e6:	3b01      	subs	r3, #1
 80668e8:	b29a      	uxth	r2, r3
 80668ea:	68fb      	ldr	r3, [r7, #12]
 80668ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80668ee:	68fb      	ldr	r3, [r7, #12]
 80668f0:	681b      	ldr	r3, [r3, #0]
 80668f2:	691a      	ldr	r2, [r3, #16]
 80668f4:	68fb      	ldr	r3, [r7, #12]
 80668f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80668f8:	b2d2      	uxtb	r2, r2
 80668fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80668fc:	68fb      	ldr	r3, [r7, #12]
 80668fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066900:	1c5a      	adds	r2, r3, #1
 8066902:	68fb      	ldr	r3, [r7, #12]
 8066904:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066906:	68fb      	ldr	r3, [r7, #12]
 8066908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 806690a:	3b01      	subs	r3, #1
 806690c:	b29a      	uxth	r2, r3
 806690e:	68fb      	ldr	r3, [r7, #12]
 8066910:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8066912:	68fb      	ldr	r3, [r7, #12]
 8066914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066916:	b29b      	uxth	r3, r3
 8066918:	3b01      	subs	r3, #1
 806691a:	b29a      	uxth	r2, r3
 806691c:	68fb      	ldr	r3, [r7, #12]
 806691e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8066920:	e0b8      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8066922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066924:	9300      	str	r3, [sp, #0]
 8066926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8066928:	2200      	movs	r2, #0
 806692a:	4966      	ldr	r1, [pc, #408]	; (8066ac4 <HAL_I2C_Mem_Read+0x460>)
 806692c:	68f8      	ldr	r0, [r7, #12]
 806692e:	f000 fbb3 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066932:	4603      	mov	r3, r0
 8066934:	2b00      	cmp	r3, #0
 8066936:	d001      	beq.n	806693c <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8066938:	2301      	movs	r3, #1
 806693a:	e0bf      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 806693c:	68fb      	ldr	r3, [r7, #12]
 806693e:	681b      	ldr	r3, [r3, #0]
 8066940:	681a      	ldr	r2, [r3, #0]
 8066942:	68fb      	ldr	r3, [r7, #12]
 8066944:	681b      	ldr	r3, [r3, #0]
 8066946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 806694a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 806694c:	68fb      	ldr	r3, [r7, #12]
 806694e:	681b      	ldr	r3, [r3, #0]
 8066950:	691a      	ldr	r2, [r3, #16]
 8066952:	68fb      	ldr	r3, [r7, #12]
 8066954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066956:	b2d2      	uxtb	r2, r2
 8066958:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 806695a:	68fb      	ldr	r3, [r7, #12]
 806695c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806695e:	1c5a      	adds	r2, r3, #1
 8066960:	68fb      	ldr	r3, [r7, #12]
 8066962:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066964:	68fb      	ldr	r3, [r7, #12]
 8066966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066968:	3b01      	subs	r3, #1
 806696a:	b29a      	uxth	r2, r3
 806696c:	68fb      	ldr	r3, [r7, #12]
 806696e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8066970:	68fb      	ldr	r3, [r7, #12]
 8066972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066974:	b29b      	uxth	r3, r3
 8066976:	3b01      	subs	r3, #1
 8066978:	b29a      	uxth	r2, r3
 806697a:	68fb      	ldr	r3, [r7, #12]
 806697c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 806697e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066980:	9300      	str	r3, [sp, #0]
 8066982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8066984:	2200      	movs	r2, #0
 8066986:	494f      	ldr	r1, [pc, #316]	; (8066ac4 <HAL_I2C_Mem_Read+0x460>)
 8066988:	68f8      	ldr	r0, [r7, #12]
 806698a:	f000 fb85 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 806698e:	4603      	mov	r3, r0
 8066990:	2b00      	cmp	r3, #0
 8066992:	d001      	beq.n	8066998 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8066994:	2301      	movs	r3, #1
 8066996:	e091      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066998:	68fb      	ldr	r3, [r7, #12]
 806699a:	681b      	ldr	r3, [r3, #0]
 806699c:	681a      	ldr	r2, [r3, #0]
 806699e:	68fb      	ldr	r3, [r7, #12]
 80669a0:	681b      	ldr	r3, [r3, #0]
 80669a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80669a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80669a8:	68fb      	ldr	r3, [r7, #12]
 80669aa:	681b      	ldr	r3, [r3, #0]
 80669ac:	691a      	ldr	r2, [r3, #16]
 80669ae:	68fb      	ldr	r3, [r7, #12]
 80669b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80669b2:	b2d2      	uxtb	r2, r2
 80669b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80669b6:	68fb      	ldr	r3, [r7, #12]
 80669b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80669ba:	1c5a      	adds	r2, r3, #1
 80669bc:	68fb      	ldr	r3, [r7, #12]
 80669be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80669c0:	68fb      	ldr	r3, [r7, #12]
 80669c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80669c4:	3b01      	subs	r3, #1
 80669c6:	b29a      	uxth	r2, r3
 80669c8:	68fb      	ldr	r3, [r7, #12]
 80669ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80669cc:	68fb      	ldr	r3, [r7, #12]
 80669ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80669d0:	b29b      	uxth	r3, r3
 80669d2:	3b01      	subs	r3, #1
 80669d4:	b29a      	uxth	r2, r3
 80669d6:	68fb      	ldr	r3, [r7, #12]
 80669d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80669da:	68fb      	ldr	r3, [r7, #12]
 80669dc:	681b      	ldr	r3, [r3, #0]
 80669de:	691a      	ldr	r2, [r3, #16]
 80669e0:	68fb      	ldr	r3, [r7, #12]
 80669e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80669e4:	b2d2      	uxtb	r2, r2
 80669e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80669e8:	68fb      	ldr	r3, [r7, #12]
 80669ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80669ec:	1c5a      	adds	r2, r3, #1
 80669ee:	68fb      	ldr	r3, [r7, #12]
 80669f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80669f2:	68fb      	ldr	r3, [r7, #12]
 80669f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80669f6:	3b01      	subs	r3, #1
 80669f8:	b29a      	uxth	r2, r3
 80669fa:	68fb      	ldr	r3, [r7, #12]
 80669fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80669fe:	68fb      	ldr	r3, [r7, #12]
 8066a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066a02:	b29b      	uxth	r3, r3
 8066a04:	3b01      	subs	r3, #1
 8066a06:	b29a      	uxth	r2, r3
 8066a08:	68fb      	ldr	r3, [r7, #12]
 8066a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8066a0c:	e042      	b.n	8066a94 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8066a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066a10:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8066a12:	68f8      	ldr	r0, [r7, #12]
 8066a14:	f000 fc98 	bl	8067348 <I2C_WaitOnRXNEFlagUntilTimeout>
 8066a18:	4603      	mov	r3, r0
 8066a1a:	2b00      	cmp	r3, #0
 8066a1c:	d001      	beq.n	8066a22 <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 8066a1e:	2301      	movs	r3, #1
 8066a20:	e04c      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8066a22:	68fb      	ldr	r3, [r7, #12]
 8066a24:	681b      	ldr	r3, [r3, #0]
 8066a26:	691a      	ldr	r2, [r3, #16]
 8066a28:	68fb      	ldr	r3, [r7, #12]
 8066a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066a2c:	b2d2      	uxtb	r2, r2
 8066a2e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8066a30:	68fb      	ldr	r3, [r7, #12]
 8066a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066a34:	1c5a      	adds	r2, r3, #1
 8066a36:	68fb      	ldr	r3, [r7, #12]
 8066a38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8066a3a:	68fb      	ldr	r3, [r7, #12]
 8066a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066a3e:	3b01      	subs	r3, #1
 8066a40:	b29a      	uxth	r2, r3
 8066a42:	68fb      	ldr	r3, [r7, #12]
 8066a44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8066a46:	68fb      	ldr	r3, [r7, #12]
 8066a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066a4a:	b29b      	uxth	r3, r3
 8066a4c:	3b01      	subs	r3, #1
 8066a4e:	b29a      	uxth	r2, r3
 8066a50:	68fb      	ldr	r3, [r7, #12]
 8066a52:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8066a54:	68fb      	ldr	r3, [r7, #12]
 8066a56:	681b      	ldr	r3, [r3, #0]
 8066a58:	695b      	ldr	r3, [r3, #20]
 8066a5a:	f003 0304 	and.w	r3, r3, #4
 8066a5e:	2b04      	cmp	r3, #4
 8066a60:	d118      	bne.n	8066a94 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8066a62:	68fb      	ldr	r3, [r7, #12]
 8066a64:	681b      	ldr	r3, [r3, #0]
 8066a66:	691a      	ldr	r2, [r3, #16]
 8066a68:	68fb      	ldr	r3, [r7, #12]
 8066a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066a6c:	b2d2      	uxtb	r2, r2
 8066a6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8066a70:	68fb      	ldr	r3, [r7, #12]
 8066a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8066a74:	1c5a      	adds	r2, r3, #1
 8066a76:	68fb      	ldr	r3, [r7, #12]
 8066a78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8066a7a:	68fb      	ldr	r3, [r7, #12]
 8066a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066a7e:	3b01      	subs	r3, #1
 8066a80:	b29a      	uxth	r2, r3
 8066a82:	68fb      	ldr	r3, [r7, #12]
 8066a84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8066a86:	68fb      	ldr	r3, [r7, #12]
 8066a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8066a8a:	b29b      	uxth	r3, r3
 8066a8c:	3b01      	subs	r3, #1
 8066a8e:	b29a      	uxth	r2, r3
 8066a90:	68fb      	ldr	r3, [r7, #12]
 8066a92:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8066a94:	68fb      	ldr	r3, [r7, #12]
 8066a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8066a98:	2b00      	cmp	r3, #0
 8066a9a:	f47f aec1 	bne.w	8066820 <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8066a9e:	68fb      	ldr	r3, [r7, #12]
 8066aa0:	2220      	movs	r2, #32
 8066aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8066aa6:	68fb      	ldr	r3, [r7, #12]
 8066aa8:	2200      	movs	r2, #0
 8066aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8066aae:	68fb      	ldr	r3, [r7, #12]
 8066ab0:	2200      	movs	r2, #0
 8066ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8066ab6:	2300      	movs	r3, #0
 8066ab8:	e000      	b.n	8066abc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8066aba:	2302      	movs	r3, #2
  }
}
 8066abc:	4618      	mov	r0, r3
 8066abe:	3728      	adds	r7, #40	; 0x28
 8066ac0:	46bd      	mov	sp, r7
 8066ac2:	bd80      	pop	{r7, pc}
 8066ac4:	00010004 	.word	0x00010004

08066ac8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8066ac8:	b480      	push	{r7}
 8066aca:	b083      	sub	sp, #12
 8066acc:	af00      	add	r7, sp, #0
 8066ace:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8066ad0:	687b      	ldr	r3, [r7, #4]
 8066ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8066ad6:	b2db      	uxtb	r3, r3
}
 8066ad8:	4618      	mov	r0, r3
 8066ada:	370c      	adds	r7, #12
 8066adc:	46bd      	mov	sp, r7
 8066ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8066ae2:	4770      	bx	lr

08066ae4 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8066ae4:	b480      	push	{r7}
 8066ae6:	b083      	sub	sp, #12
 8066ae8:	af00      	add	r7, sp, #0
 8066aea:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8066aec:	687b      	ldr	r3, [r7, #4]
 8066aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8066af0:	4618      	mov	r0, r3
 8066af2:	370c      	adds	r7, #12
 8066af4:	46bd      	mov	sp, r7
 8066af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8066afa:	4770      	bx	lr

08066afc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8066afc:	b580      	push	{r7, lr}
 8066afe:	b088      	sub	sp, #32
 8066b00:	af02      	add	r7, sp, #8
 8066b02:	60f8      	str	r0, [r7, #12]
 8066b04:	607a      	str	r2, [r7, #4]
 8066b06:	603b      	str	r3, [r7, #0]
 8066b08:	460b      	mov	r3, r1
 8066b0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8066b0c:	68fb      	ldr	r3, [r7, #12]
 8066b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8066b10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8066b12:	697b      	ldr	r3, [r7, #20]
 8066b14:	2b08      	cmp	r3, #8
 8066b16:	d006      	beq.n	8066b26 <I2C_MasterRequestWrite+0x2a>
 8066b18:	697b      	ldr	r3, [r7, #20]
 8066b1a:	2b01      	cmp	r3, #1
 8066b1c:	d003      	beq.n	8066b26 <I2C_MasterRequestWrite+0x2a>
 8066b1e:	697b      	ldr	r3, [r7, #20]
 8066b20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8066b24:	d108      	bne.n	8066b38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066b26:	68fb      	ldr	r3, [r7, #12]
 8066b28:	681b      	ldr	r3, [r3, #0]
 8066b2a:	681a      	ldr	r2, [r3, #0]
 8066b2c:	68fb      	ldr	r3, [r7, #12]
 8066b2e:	681b      	ldr	r3, [r3, #0]
 8066b30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066b34:	601a      	str	r2, [r3, #0]
 8066b36:	e00b      	b.n	8066b50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8066b38:	68fb      	ldr	r3, [r7, #12]
 8066b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8066b3c:	2b12      	cmp	r3, #18
 8066b3e:	d107      	bne.n	8066b50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066b40:	68fb      	ldr	r3, [r7, #12]
 8066b42:	681b      	ldr	r3, [r3, #0]
 8066b44:	681a      	ldr	r2, [r3, #0]
 8066b46:	68fb      	ldr	r3, [r7, #12]
 8066b48:	681b      	ldr	r3, [r3, #0]
 8066b4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066b4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8066b50:	683b      	ldr	r3, [r7, #0]
 8066b52:	9300      	str	r3, [sp, #0]
 8066b54:	687b      	ldr	r3, [r7, #4]
 8066b56:	2200      	movs	r2, #0
 8066b58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8066b5c:	68f8      	ldr	r0, [r7, #12]
 8066b5e:	f000 fa9b 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066b62:	4603      	mov	r3, r0
 8066b64:	2b00      	cmp	r3, #0
 8066b66:	d00d      	beq.n	8066b84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8066b68:	68fb      	ldr	r3, [r7, #12]
 8066b6a:	681b      	ldr	r3, [r3, #0]
 8066b6c:	681b      	ldr	r3, [r3, #0]
 8066b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8066b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8066b76:	d103      	bne.n	8066b80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8066b78:	68fb      	ldr	r3, [r7, #12]
 8066b7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8066b7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8066b80:	2303      	movs	r3, #3
 8066b82:	e035      	b.n	8066bf0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8066b84:	68fb      	ldr	r3, [r7, #12]
 8066b86:	691b      	ldr	r3, [r3, #16]
 8066b88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8066b8c:	d108      	bne.n	8066ba0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8066b8e:	897b      	ldrh	r3, [r7, #10]
 8066b90:	b2db      	uxtb	r3, r3
 8066b92:	461a      	mov	r2, r3
 8066b94:	68fb      	ldr	r3, [r7, #12]
 8066b96:	681b      	ldr	r3, [r3, #0]
 8066b98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8066b9c:	611a      	str	r2, [r3, #16]
 8066b9e:	e01b      	b.n	8066bd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8066ba0:	897b      	ldrh	r3, [r7, #10]
 8066ba2:	11db      	asrs	r3, r3, #7
 8066ba4:	b2db      	uxtb	r3, r3
 8066ba6:	f003 0306 	and.w	r3, r3, #6
 8066baa:	b2db      	uxtb	r3, r3
 8066bac:	f063 030f 	orn	r3, r3, #15
 8066bb0:	b2da      	uxtb	r2, r3
 8066bb2:	68fb      	ldr	r3, [r7, #12]
 8066bb4:	681b      	ldr	r3, [r3, #0]
 8066bb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8066bb8:	683b      	ldr	r3, [r7, #0]
 8066bba:	687a      	ldr	r2, [r7, #4]
 8066bbc:	490e      	ldr	r1, [pc, #56]	; (8066bf8 <I2C_MasterRequestWrite+0xfc>)
 8066bbe:	68f8      	ldr	r0, [r7, #12]
 8066bc0:	f000 fac1 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066bc4:	4603      	mov	r3, r0
 8066bc6:	2b00      	cmp	r3, #0
 8066bc8:	d001      	beq.n	8066bce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8066bca:	2301      	movs	r3, #1
 8066bcc:	e010      	b.n	8066bf0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8066bce:	897b      	ldrh	r3, [r7, #10]
 8066bd0:	b2da      	uxtb	r2, r3
 8066bd2:	68fb      	ldr	r3, [r7, #12]
 8066bd4:	681b      	ldr	r3, [r3, #0]
 8066bd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8066bd8:	683b      	ldr	r3, [r7, #0]
 8066bda:	687a      	ldr	r2, [r7, #4]
 8066bdc:	4907      	ldr	r1, [pc, #28]	; (8066bfc <I2C_MasterRequestWrite+0x100>)
 8066bde:	68f8      	ldr	r0, [r7, #12]
 8066be0:	f000 fab1 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066be4:	4603      	mov	r3, r0
 8066be6:	2b00      	cmp	r3, #0
 8066be8:	d001      	beq.n	8066bee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8066bea:	2301      	movs	r3, #1
 8066bec:	e000      	b.n	8066bf0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8066bee:	2300      	movs	r3, #0
}
 8066bf0:	4618      	mov	r0, r3
 8066bf2:	3718      	adds	r7, #24
 8066bf4:	46bd      	mov	sp, r7
 8066bf6:	bd80      	pop	{r7, pc}
 8066bf8:	00010008 	.word	0x00010008
 8066bfc:	00010002 	.word	0x00010002

08066c00 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8066c00:	b580      	push	{r7, lr}
 8066c02:	b088      	sub	sp, #32
 8066c04:	af02      	add	r7, sp, #8
 8066c06:	60f8      	str	r0, [r7, #12]
 8066c08:	607a      	str	r2, [r7, #4]
 8066c0a:	603b      	str	r3, [r7, #0]
 8066c0c:	460b      	mov	r3, r1
 8066c0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8066c10:	68fb      	ldr	r3, [r7, #12]
 8066c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8066c14:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8066c16:	68fb      	ldr	r3, [r7, #12]
 8066c18:	681b      	ldr	r3, [r3, #0]
 8066c1a:	681a      	ldr	r2, [r3, #0]
 8066c1c:	68fb      	ldr	r3, [r7, #12]
 8066c1e:	681b      	ldr	r3, [r3, #0]
 8066c20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8066c24:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8066c26:	697b      	ldr	r3, [r7, #20]
 8066c28:	2b08      	cmp	r3, #8
 8066c2a:	d006      	beq.n	8066c3a <I2C_MasterRequestRead+0x3a>
 8066c2c:	697b      	ldr	r3, [r7, #20]
 8066c2e:	2b01      	cmp	r3, #1
 8066c30:	d003      	beq.n	8066c3a <I2C_MasterRequestRead+0x3a>
 8066c32:	697b      	ldr	r3, [r7, #20]
 8066c34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8066c38:	d108      	bne.n	8066c4c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066c3a:	68fb      	ldr	r3, [r7, #12]
 8066c3c:	681b      	ldr	r3, [r3, #0]
 8066c3e:	681a      	ldr	r2, [r3, #0]
 8066c40:	68fb      	ldr	r3, [r7, #12]
 8066c42:	681b      	ldr	r3, [r3, #0]
 8066c44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066c48:	601a      	str	r2, [r3, #0]
 8066c4a:	e00b      	b.n	8066c64 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8066c4c:	68fb      	ldr	r3, [r7, #12]
 8066c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8066c50:	2b11      	cmp	r3, #17
 8066c52:	d107      	bne.n	8066c64 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066c54:	68fb      	ldr	r3, [r7, #12]
 8066c56:	681b      	ldr	r3, [r3, #0]
 8066c58:	681a      	ldr	r2, [r3, #0]
 8066c5a:	68fb      	ldr	r3, [r7, #12]
 8066c5c:	681b      	ldr	r3, [r3, #0]
 8066c5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066c62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8066c64:	683b      	ldr	r3, [r7, #0]
 8066c66:	9300      	str	r3, [sp, #0]
 8066c68:	687b      	ldr	r3, [r7, #4]
 8066c6a:	2200      	movs	r2, #0
 8066c6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8066c70:	68f8      	ldr	r0, [r7, #12]
 8066c72:	f000 fa11 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066c76:	4603      	mov	r3, r0
 8066c78:	2b00      	cmp	r3, #0
 8066c7a:	d00d      	beq.n	8066c98 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8066c7c:	68fb      	ldr	r3, [r7, #12]
 8066c7e:	681b      	ldr	r3, [r3, #0]
 8066c80:	681b      	ldr	r3, [r3, #0]
 8066c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8066c86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8066c8a:	d103      	bne.n	8066c94 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8066c8c:	68fb      	ldr	r3, [r7, #12]
 8066c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8066c92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8066c94:	2303      	movs	r3, #3
 8066c96:	e079      	b.n	8066d8c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8066c98:	68fb      	ldr	r3, [r7, #12]
 8066c9a:	691b      	ldr	r3, [r3, #16]
 8066c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8066ca0:	d108      	bne.n	8066cb4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8066ca2:	897b      	ldrh	r3, [r7, #10]
 8066ca4:	b2db      	uxtb	r3, r3
 8066ca6:	f043 0301 	orr.w	r3, r3, #1
 8066caa:	b2da      	uxtb	r2, r3
 8066cac:	68fb      	ldr	r3, [r7, #12]
 8066cae:	681b      	ldr	r3, [r3, #0]
 8066cb0:	611a      	str	r2, [r3, #16]
 8066cb2:	e05f      	b.n	8066d74 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8066cb4:	897b      	ldrh	r3, [r7, #10]
 8066cb6:	11db      	asrs	r3, r3, #7
 8066cb8:	b2db      	uxtb	r3, r3
 8066cba:	f003 0306 	and.w	r3, r3, #6
 8066cbe:	b2db      	uxtb	r3, r3
 8066cc0:	f063 030f 	orn	r3, r3, #15
 8066cc4:	b2da      	uxtb	r2, r3
 8066cc6:	68fb      	ldr	r3, [r7, #12]
 8066cc8:	681b      	ldr	r3, [r3, #0]
 8066cca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8066ccc:	683b      	ldr	r3, [r7, #0]
 8066cce:	687a      	ldr	r2, [r7, #4]
 8066cd0:	4930      	ldr	r1, [pc, #192]	; (8066d94 <I2C_MasterRequestRead+0x194>)
 8066cd2:	68f8      	ldr	r0, [r7, #12]
 8066cd4:	f000 fa37 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066cd8:	4603      	mov	r3, r0
 8066cda:	2b00      	cmp	r3, #0
 8066cdc:	d001      	beq.n	8066ce2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8066cde:	2301      	movs	r3, #1
 8066ce0:	e054      	b.n	8066d8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8066ce2:	897b      	ldrh	r3, [r7, #10]
 8066ce4:	b2da      	uxtb	r2, r3
 8066ce6:	68fb      	ldr	r3, [r7, #12]
 8066ce8:	681b      	ldr	r3, [r3, #0]
 8066cea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8066cec:	683b      	ldr	r3, [r7, #0]
 8066cee:	687a      	ldr	r2, [r7, #4]
 8066cf0:	4929      	ldr	r1, [pc, #164]	; (8066d98 <I2C_MasterRequestRead+0x198>)
 8066cf2:	68f8      	ldr	r0, [r7, #12]
 8066cf4:	f000 fa27 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066cf8:	4603      	mov	r3, r0
 8066cfa:	2b00      	cmp	r3, #0
 8066cfc:	d001      	beq.n	8066d02 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8066cfe:	2301      	movs	r3, #1
 8066d00:	e044      	b.n	8066d8c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066d02:	2300      	movs	r3, #0
 8066d04:	613b      	str	r3, [r7, #16]
 8066d06:	68fb      	ldr	r3, [r7, #12]
 8066d08:	681b      	ldr	r3, [r3, #0]
 8066d0a:	695b      	ldr	r3, [r3, #20]
 8066d0c:	613b      	str	r3, [r7, #16]
 8066d0e:	68fb      	ldr	r3, [r7, #12]
 8066d10:	681b      	ldr	r3, [r3, #0]
 8066d12:	699b      	ldr	r3, [r3, #24]
 8066d14:	613b      	str	r3, [r7, #16]
 8066d16:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066d18:	68fb      	ldr	r3, [r7, #12]
 8066d1a:	681b      	ldr	r3, [r3, #0]
 8066d1c:	681a      	ldr	r2, [r3, #0]
 8066d1e:	68fb      	ldr	r3, [r7, #12]
 8066d20:	681b      	ldr	r3, [r3, #0]
 8066d22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066d26:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8066d28:	683b      	ldr	r3, [r7, #0]
 8066d2a:	9300      	str	r3, [sp, #0]
 8066d2c:	687b      	ldr	r3, [r7, #4]
 8066d2e:	2200      	movs	r2, #0
 8066d30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8066d34:	68f8      	ldr	r0, [r7, #12]
 8066d36:	f000 f9af 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066d3a:	4603      	mov	r3, r0
 8066d3c:	2b00      	cmp	r3, #0
 8066d3e:	d00d      	beq.n	8066d5c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8066d40:	68fb      	ldr	r3, [r7, #12]
 8066d42:	681b      	ldr	r3, [r3, #0]
 8066d44:	681b      	ldr	r3, [r3, #0]
 8066d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8066d4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8066d4e:	d103      	bne.n	8066d58 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8066d50:	68fb      	ldr	r3, [r7, #12]
 8066d52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8066d56:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8066d58:	2303      	movs	r3, #3
 8066d5a:	e017      	b.n	8066d8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8066d5c:	897b      	ldrh	r3, [r7, #10]
 8066d5e:	11db      	asrs	r3, r3, #7
 8066d60:	b2db      	uxtb	r3, r3
 8066d62:	f003 0306 	and.w	r3, r3, #6
 8066d66:	b2db      	uxtb	r3, r3
 8066d68:	f063 030e 	orn	r3, r3, #14
 8066d6c:	b2da      	uxtb	r2, r3
 8066d6e:	68fb      	ldr	r3, [r7, #12]
 8066d70:	681b      	ldr	r3, [r3, #0]
 8066d72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8066d74:	683b      	ldr	r3, [r7, #0]
 8066d76:	687a      	ldr	r2, [r7, #4]
 8066d78:	4907      	ldr	r1, [pc, #28]	; (8066d98 <I2C_MasterRequestRead+0x198>)
 8066d7a:	68f8      	ldr	r0, [r7, #12]
 8066d7c:	f000 f9e3 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066d80:	4603      	mov	r3, r0
 8066d82:	2b00      	cmp	r3, #0
 8066d84:	d001      	beq.n	8066d8a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8066d86:	2301      	movs	r3, #1
 8066d88:	e000      	b.n	8066d8c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8066d8a:	2300      	movs	r3, #0
}
 8066d8c:	4618      	mov	r0, r3
 8066d8e:	3718      	adds	r7, #24
 8066d90:	46bd      	mov	sp, r7
 8066d92:	bd80      	pop	{r7, pc}
 8066d94:	00010008 	.word	0x00010008
 8066d98:	00010002 	.word	0x00010002

08066d9c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8066d9c:	b580      	push	{r7, lr}
 8066d9e:	b088      	sub	sp, #32
 8066da0:	af02      	add	r7, sp, #8
 8066da2:	60f8      	str	r0, [r7, #12]
 8066da4:	4608      	mov	r0, r1
 8066da6:	4611      	mov	r1, r2
 8066da8:	461a      	mov	r2, r3
 8066daa:	4603      	mov	r3, r0
 8066dac:	817b      	strh	r3, [r7, #10]
 8066dae:	460b      	mov	r3, r1
 8066db0:	813b      	strh	r3, [r7, #8]
 8066db2:	4613      	mov	r3, r2
 8066db4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066db6:	68fb      	ldr	r3, [r7, #12]
 8066db8:	681b      	ldr	r3, [r3, #0]
 8066dba:	681a      	ldr	r2, [r3, #0]
 8066dbc:	68fb      	ldr	r3, [r7, #12]
 8066dbe:	681b      	ldr	r3, [r3, #0]
 8066dc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066dc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8066dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066dc8:	9300      	str	r3, [sp, #0]
 8066dca:	6a3b      	ldr	r3, [r7, #32]
 8066dcc:	2200      	movs	r2, #0
 8066dce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8066dd2:	68f8      	ldr	r0, [r7, #12]
 8066dd4:	f000 f960 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066dd8:	4603      	mov	r3, r0
 8066dda:	2b00      	cmp	r3, #0
 8066ddc:	d00d      	beq.n	8066dfa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8066dde:	68fb      	ldr	r3, [r7, #12]
 8066de0:	681b      	ldr	r3, [r3, #0]
 8066de2:	681b      	ldr	r3, [r3, #0]
 8066de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8066de8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8066dec:	d103      	bne.n	8066df6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8066dee:	68fb      	ldr	r3, [r7, #12]
 8066df0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8066df4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8066df6:	2303      	movs	r3, #3
 8066df8:	e05f      	b.n	8066eba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8066dfa:	897b      	ldrh	r3, [r7, #10]
 8066dfc:	b2db      	uxtb	r3, r3
 8066dfe:	461a      	mov	r2, r3
 8066e00:	68fb      	ldr	r3, [r7, #12]
 8066e02:	681b      	ldr	r3, [r3, #0]
 8066e04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8066e08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8066e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066e0c:	6a3a      	ldr	r2, [r7, #32]
 8066e0e:	492d      	ldr	r1, [pc, #180]	; (8066ec4 <I2C_RequestMemoryWrite+0x128>)
 8066e10:	68f8      	ldr	r0, [r7, #12]
 8066e12:	f000 f998 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066e16:	4603      	mov	r3, r0
 8066e18:	2b00      	cmp	r3, #0
 8066e1a:	d001      	beq.n	8066e20 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8066e1c:	2301      	movs	r3, #1
 8066e1e:	e04c      	b.n	8066eba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066e20:	2300      	movs	r3, #0
 8066e22:	617b      	str	r3, [r7, #20]
 8066e24:	68fb      	ldr	r3, [r7, #12]
 8066e26:	681b      	ldr	r3, [r3, #0]
 8066e28:	695b      	ldr	r3, [r3, #20]
 8066e2a:	617b      	str	r3, [r7, #20]
 8066e2c:	68fb      	ldr	r3, [r7, #12]
 8066e2e:	681b      	ldr	r3, [r3, #0]
 8066e30:	699b      	ldr	r3, [r3, #24]
 8066e32:	617b      	str	r3, [r7, #20]
 8066e34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8066e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066e38:	6a39      	ldr	r1, [r7, #32]
 8066e3a:	68f8      	ldr	r0, [r7, #12]
 8066e3c:	f000 fa02 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8066e40:	4603      	mov	r3, r0
 8066e42:	2b00      	cmp	r3, #0
 8066e44:	d00d      	beq.n	8066e62 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8066e46:	68fb      	ldr	r3, [r7, #12]
 8066e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8066e4a:	2b04      	cmp	r3, #4
 8066e4c:	d107      	bne.n	8066e5e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066e4e:	68fb      	ldr	r3, [r7, #12]
 8066e50:	681b      	ldr	r3, [r3, #0]
 8066e52:	681a      	ldr	r2, [r3, #0]
 8066e54:	68fb      	ldr	r3, [r7, #12]
 8066e56:	681b      	ldr	r3, [r3, #0]
 8066e58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066e5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8066e5e:	2301      	movs	r3, #1
 8066e60:	e02b      	b.n	8066eba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8066e62:	88fb      	ldrh	r3, [r7, #6]
 8066e64:	2b01      	cmp	r3, #1
 8066e66:	d105      	bne.n	8066e74 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8066e68:	893b      	ldrh	r3, [r7, #8]
 8066e6a:	b2da      	uxtb	r2, r3
 8066e6c:	68fb      	ldr	r3, [r7, #12]
 8066e6e:	681b      	ldr	r3, [r3, #0]
 8066e70:	611a      	str	r2, [r3, #16]
 8066e72:	e021      	b.n	8066eb8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8066e74:	893b      	ldrh	r3, [r7, #8]
 8066e76:	0a1b      	lsrs	r3, r3, #8
 8066e78:	b29b      	uxth	r3, r3
 8066e7a:	b2da      	uxtb	r2, r3
 8066e7c:	68fb      	ldr	r3, [r7, #12]
 8066e7e:	681b      	ldr	r3, [r3, #0]
 8066e80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8066e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066e84:	6a39      	ldr	r1, [r7, #32]
 8066e86:	68f8      	ldr	r0, [r7, #12]
 8066e88:	f000 f9dc 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8066e8c:	4603      	mov	r3, r0
 8066e8e:	2b00      	cmp	r3, #0
 8066e90:	d00d      	beq.n	8066eae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8066e92:	68fb      	ldr	r3, [r7, #12]
 8066e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8066e96:	2b04      	cmp	r3, #4
 8066e98:	d107      	bne.n	8066eaa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066e9a:	68fb      	ldr	r3, [r7, #12]
 8066e9c:	681b      	ldr	r3, [r3, #0]
 8066e9e:	681a      	ldr	r2, [r3, #0]
 8066ea0:	68fb      	ldr	r3, [r7, #12]
 8066ea2:	681b      	ldr	r3, [r3, #0]
 8066ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066ea8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8066eaa:	2301      	movs	r3, #1
 8066eac:	e005      	b.n	8066eba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8066eae:	893b      	ldrh	r3, [r7, #8]
 8066eb0:	b2da      	uxtb	r2, r3
 8066eb2:	68fb      	ldr	r3, [r7, #12]
 8066eb4:	681b      	ldr	r3, [r3, #0]
 8066eb6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8066eb8:	2300      	movs	r3, #0
}
 8066eba:	4618      	mov	r0, r3
 8066ebc:	3718      	adds	r7, #24
 8066ebe:	46bd      	mov	sp, r7
 8066ec0:	bd80      	pop	{r7, pc}
 8066ec2:	bf00      	nop
 8066ec4:	00010002 	.word	0x00010002

08066ec8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8066ec8:	b580      	push	{r7, lr}
 8066eca:	b088      	sub	sp, #32
 8066ecc:	af02      	add	r7, sp, #8
 8066ece:	60f8      	str	r0, [r7, #12]
 8066ed0:	4608      	mov	r0, r1
 8066ed2:	4611      	mov	r1, r2
 8066ed4:	461a      	mov	r2, r3
 8066ed6:	4603      	mov	r3, r0
 8066ed8:	817b      	strh	r3, [r7, #10]
 8066eda:	460b      	mov	r3, r1
 8066edc:	813b      	strh	r3, [r7, #8]
 8066ede:	4613      	mov	r3, r2
 8066ee0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8066ee2:	68fb      	ldr	r3, [r7, #12]
 8066ee4:	681b      	ldr	r3, [r3, #0]
 8066ee6:	681a      	ldr	r2, [r3, #0]
 8066ee8:	68fb      	ldr	r3, [r7, #12]
 8066eea:	681b      	ldr	r3, [r3, #0]
 8066eec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8066ef0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8066ef2:	68fb      	ldr	r3, [r7, #12]
 8066ef4:	681b      	ldr	r3, [r3, #0]
 8066ef6:	681a      	ldr	r2, [r3, #0]
 8066ef8:	68fb      	ldr	r3, [r7, #12]
 8066efa:	681b      	ldr	r3, [r3, #0]
 8066efc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8066f00:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8066f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066f04:	9300      	str	r3, [sp, #0]
 8066f06:	6a3b      	ldr	r3, [r7, #32]
 8066f08:	2200      	movs	r2, #0
 8066f0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8066f0e:	68f8      	ldr	r0, [r7, #12]
 8066f10:	f000 f8c2 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8066f14:	4603      	mov	r3, r0
 8066f16:	2b00      	cmp	r3, #0
 8066f18:	d00d      	beq.n	8066f36 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8066f1a:	68fb      	ldr	r3, [r7, #12]
 8066f1c:	681b      	ldr	r3, [r3, #0]
 8066f1e:	681b      	ldr	r3, [r3, #0]
 8066f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8066f24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8066f28:	d103      	bne.n	8066f32 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8066f2a:	68fb      	ldr	r3, [r7, #12]
 8066f2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8066f30:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8066f32:	2303      	movs	r3, #3
 8066f34:	e0aa      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8066f36:	897b      	ldrh	r3, [r7, #10]
 8066f38:	b2db      	uxtb	r3, r3
 8066f3a:	461a      	mov	r2, r3
 8066f3c:	68fb      	ldr	r3, [r7, #12]
 8066f3e:	681b      	ldr	r3, [r3, #0]
 8066f40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8066f44:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8066f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8066f48:	6a3a      	ldr	r2, [r7, #32]
 8066f4a:	4952      	ldr	r1, [pc, #328]	; (8067094 <I2C_RequestMemoryRead+0x1cc>)
 8066f4c:	68f8      	ldr	r0, [r7, #12]
 8066f4e:	f000 f8fa 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8066f52:	4603      	mov	r3, r0
 8066f54:	2b00      	cmp	r3, #0
 8066f56:	d001      	beq.n	8066f5c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8066f58:	2301      	movs	r3, #1
 8066f5a:	e097      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8066f5c:	2300      	movs	r3, #0
 8066f5e:	617b      	str	r3, [r7, #20]
 8066f60:	68fb      	ldr	r3, [r7, #12]
 8066f62:	681b      	ldr	r3, [r3, #0]
 8066f64:	695b      	ldr	r3, [r3, #20]
 8066f66:	617b      	str	r3, [r7, #20]
 8066f68:	68fb      	ldr	r3, [r7, #12]
 8066f6a:	681b      	ldr	r3, [r3, #0]
 8066f6c:	699b      	ldr	r3, [r3, #24]
 8066f6e:	617b      	str	r3, [r7, #20]
 8066f70:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8066f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066f74:	6a39      	ldr	r1, [r7, #32]
 8066f76:	68f8      	ldr	r0, [r7, #12]
 8066f78:	f000 f964 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8066f7c:	4603      	mov	r3, r0
 8066f7e:	2b00      	cmp	r3, #0
 8066f80:	d00d      	beq.n	8066f9e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8066f82:	68fb      	ldr	r3, [r7, #12]
 8066f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8066f86:	2b04      	cmp	r3, #4
 8066f88:	d107      	bne.n	8066f9a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066f8a:	68fb      	ldr	r3, [r7, #12]
 8066f8c:	681b      	ldr	r3, [r3, #0]
 8066f8e:	681a      	ldr	r2, [r3, #0]
 8066f90:	68fb      	ldr	r3, [r7, #12]
 8066f92:	681b      	ldr	r3, [r3, #0]
 8066f94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066f98:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8066f9a:	2301      	movs	r3, #1
 8066f9c:	e076      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8066f9e:	88fb      	ldrh	r3, [r7, #6]
 8066fa0:	2b01      	cmp	r3, #1
 8066fa2:	d105      	bne.n	8066fb0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8066fa4:	893b      	ldrh	r3, [r7, #8]
 8066fa6:	b2da      	uxtb	r2, r3
 8066fa8:	68fb      	ldr	r3, [r7, #12]
 8066faa:	681b      	ldr	r3, [r3, #0]
 8066fac:	611a      	str	r2, [r3, #16]
 8066fae:	e021      	b.n	8066ff4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8066fb0:	893b      	ldrh	r3, [r7, #8]
 8066fb2:	0a1b      	lsrs	r3, r3, #8
 8066fb4:	b29b      	uxth	r3, r3
 8066fb6:	b2da      	uxtb	r2, r3
 8066fb8:	68fb      	ldr	r3, [r7, #12]
 8066fba:	681b      	ldr	r3, [r3, #0]
 8066fbc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8066fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066fc0:	6a39      	ldr	r1, [r7, #32]
 8066fc2:	68f8      	ldr	r0, [r7, #12]
 8066fc4:	f000 f93e 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8066fc8:	4603      	mov	r3, r0
 8066fca:	2b00      	cmp	r3, #0
 8066fcc:	d00d      	beq.n	8066fea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8066fce:	68fb      	ldr	r3, [r7, #12]
 8066fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8066fd2:	2b04      	cmp	r3, #4
 8066fd4:	d107      	bne.n	8066fe6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8066fd6:	68fb      	ldr	r3, [r7, #12]
 8066fd8:	681b      	ldr	r3, [r3, #0]
 8066fda:	681a      	ldr	r2, [r3, #0]
 8066fdc:	68fb      	ldr	r3, [r7, #12]
 8066fde:	681b      	ldr	r3, [r3, #0]
 8066fe0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8066fe4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8066fe6:	2301      	movs	r3, #1
 8066fe8:	e050      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8066fea:	893b      	ldrh	r3, [r7, #8]
 8066fec:	b2da      	uxtb	r2, r3
 8066fee:	68fb      	ldr	r3, [r7, #12]
 8066ff0:	681b      	ldr	r3, [r3, #0]
 8066ff2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8066ff4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8066ff6:	6a39      	ldr	r1, [r7, #32]
 8066ff8:	68f8      	ldr	r0, [r7, #12]
 8066ffa:	f000 f923 	bl	8067244 <I2C_WaitOnTXEFlagUntilTimeout>
 8066ffe:	4603      	mov	r3, r0
 8067000:	2b00      	cmp	r3, #0
 8067002:	d00d      	beq.n	8067020 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8067004:	68fb      	ldr	r3, [r7, #12]
 8067006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8067008:	2b04      	cmp	r3, #4
 806700a:	d107      	bne.n	806701c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 806700c:	68fb      	ldr	r3, [r7, #12]
 806700e:	681b      	ldr	r3, [r3, #0]
 8067010:	681a      	ldr	r2, [r3, #0]
 8067012:	68fb      	ldr	r3, [r7, #12]
 8067014:	681b      	ldr	r3, [r3, #0]
 8067016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 806701a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 806701c:	2301      	movs	r3, #1
 806701e:	e035      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8067020:	68fb      	ldr	r3, [r7, #12]
 8067022:	681b      	ldr	r3, [r3, #0]
 8067024:	681a      	ldr	r2, [r3, #0]
 8067026:	68fb      	ldr	r3, [r7, #12]
 8067028:	681b      	ldr	r3, [r3, #0]
 806702a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 806702e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8067030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8067032:	9300      	str	r3, [sp, #0]
 8067034:	6a3b      	ldr	r3, [r7, #32]
 8067036:	2200      	movs	r2, #0
 8067038:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 806703c:	68f8      	ldr	r0, [r7, #12]
 806703e:	f000 f82b 	bl	8067098 <I2C_WaitOnFlagUntilTimeout>
 8067042:	4603      	mov	r3, r0
 8067044:	2b00      	cmp	r3, #0
 8067046:	d00d      	beq.n	8067064 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8067048:	68fb      	ldr	r3, [r7, #12]
 806704a:	681b      	ldr	r3, [r3, #0]
 806704c:	681b      	ldr	r3, [r3, #0]
 806704e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8067052:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8067056:	d103      	bne.n	8067060 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8067058:	68fb      	ldr	r3, [r7, #12]
 806705a:	f44f 7200 	mov.w	r2, #512	; 0x200
 806705e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8067060:	2303      	movs	r3, #3
 8067062:	e013      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8067064:	897b      	ldrh	r3, [r7, #10]
 8067066:	b2db      	uxtb	r3, r3
 8067068:	f043 0301 	orr.w	r3, r3, #1
 806706c:	b2da      	uxtb	r2, r3
 806706e:	68fb      	ldr	r3, [r7, #12]
 8067070:	681b      	ldr	r3, [r3, #0]
 8067072:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8067074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8067076:	6a3a      	ldr	r2, [r7, #32]
 8067078:	4906      	ldr	r1, [pc, #24]	; (8067094 <I2C_RequestMemoryRead+0x1cc>)
 806707a:	68f8      	ldr	r0, [r7, #12]
 806707c:	f000 f863 	bl	8067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8067080:	4603      	mov	r3, r0
 8067082:	2b00      	cmp	r3, #0
 8067084:	d001      	beq.n	806708a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8067086:	2301      	movs	r3, #1
 8067088:	e000      	b.n	806708c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 806708a:	2300      	movs	r3, #0
}
 806708c:	4618      	mov	r0, r3
 806708e:	3718      	adds	r7, #24
 8067090:	46bd      	mov	sp, r7
 8067092:	bd80      	pop	{r7, pc}
 8067094:	00010002 	.word	0x00010002

08067098 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8067098:	b580      	push	{r7, lr}
 806709a:	b084      	sub	sp, #16
 806709c:	af00      	add	r7, sp, #0
 806709e:	60f8      	str	r0, [r7, #12]
 80670a0:	60b9      	str	r1, [r7, #8]
 80670a2:	603b      	str	r3, [r7, #0]
 80670a4:	4613      	mov	r3, r2
 80670a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80670a8:	e025      	b.n	80670f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80670aa:	683b      	ldr	r3, [r7, #0]
 80670ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80670b0:	d021      	beq.n	80670f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80670b2:	f7fc fbf7 	bl	80638a4 <HAL_GetTick>
 80670b6:	4602      	mov	r2, r0
 80670b8:	69bb      	ldr	r3, [r7, #24]
 80670ba:	1ad3      	subs	r3, r2, r3
 80670bc:	683a      	ldr	r2, [r7, #0]
 80670be:	429a      	cmp	r2, r3
 80670c0:	d302      	bcc.n	80670c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80670c2:	683b      	ldr	r3, [r7, #0]
 80670c4:	2b00      	cmp	r3, #0
 80670c6:	d116      	bne.n	80670f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80670c8:	68fb      	ldr	r3, [r7, #12]
 80670ca:	2200      	movs	r2, #0
 80670cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80670ce:	68fb      	ldr	r3, [r7, #12]
 80670d0:	2220      	movs	r2, #32
 80670d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80670d6:	68fb      	ldr	r3, [r7, #12]
 80670d8:	2200      	movs	r2, #0
 80670da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80670de:	68fb      	ldr	r3, [r7, #12]
 80670e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80670e2:	f043 0220 	orr.w	r2, r3, #32
 80670e6:	68fb      	ldr	r3, [r7, #12]
 80670e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80670ea:	68fb      	ldr	r3, [r7, #12]
 80670ec:	2200      	movs	r2, #0
 80670ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80670f2:	2301      	movs	r3, #1
 80670f4:	e023      	b.n	806713e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80670f6:	68bb      	ldr	r3, [r7, #8]
 80670f8:	0c1b      	lsrs	r3, r3, #16
 80670fa:	b2db      	uxtb	r3, r3
 80670fc:	2b01      	cmp	r3, #1
 80670fe:	d10d      	bne.n	806711c <I2C_WaitOnFlagUntilTimeout+0x84>
 8067100:	68fb      	ldr	r3, [r7, #12]
 8067102:	681b      	ldr	r3, [r3, #0]
 8067104:	695b      	ldr	r3, [r3, #20]
 8067106:	43da      	mvns	r2, r3
 8067108:	68bb      	ldr	r3, [r7, #8]
 806710a:	4013      	ands	r3, r2
 806710c:	b29b      	uxth	r3, r3
 806710e:	2b00      	cmp	r3, #0
 8067110:	bf0c      	ite	eq
 8067112:	2301      	moveq	r3, #1
 8067114:	2300      	movne	r3, #0
 8067116:	b2db      	uxtb	r3, r3
 8067118:	461a      	mov	r2, r3
 806711a:	e00c      	b.n	8067136 <I2C_WaitOnFlagUntilTimeout+0x9e>
 806711c:	68fb      	ldr	r3, [r7, #12]
 806711e:	681b      	ldr	r3, [r3, #0]
 8067120:	699b      	ldr	r3, [r3, #24]
 8067122:	43da      	mvns	r2, r3
 8067124:	68bb      	ldr	r3, [r7, #8]
 8067126:	4013      	ands	r3, r2
 8067128:	b29b      	uxth	r3, r3
 806712a:	2b00      	cmp	r3, #0
 806712c:	bf0c      	ite	eq
 806712e:	2301      	moveq	r3, #1
 8067130:	2300      	movne	r3, #0
 8067132:	b2db      	uxtb	r3, r3
 8067134:	461a      	mov	r2, r3
 8067136:	79fb      	ldrb	r3, [r7, #7]
 8067138:	429a      	cmp	r2, r3
 806713a:	d0b6      	beq.n	80670aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 806713c:	2300      	movs	r3, #0
}
 806713e:	4618      	mov	r0, r3
 8067140:	3710      	adds	r7, #16
 8067142:	46bd      	mov	sp, r7
 8067144:	bd80      	pop	{r7, pc}

08067146 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8067146:	b580      	push	{r7, lr}
 8067148:	b084      	sub	sp, #16
 806714a:	af00      	add	r7, sp, #0
 806714c:	60f8      	str	r0, [r7, #12]
 806714e:	60b9      	str	r1, [r7, #8]
 8067150:	607a      	str	r2, [r7, #4]
 8067152:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8067154:	e051      	b.n	80671fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8067156:	68fb      	ldr	r3, [r7, #12]
 8067158:	681b      	ldr	r3, [r3, #0]
 806715a:	695b      	ldr	r3, [r3, #20]
 806715c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8067160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8067164:	d123      	bne.n	80671ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8067166:	68fb      	ldr	r3, [r7, #12]
 8067168:	681b      	ldr	r3, [r3, #0]
 806716a:	681a      	ldr	r2, [r3, #0]
 806716c:	68fb      	ldr	r3, [r7, #12]
 806716e:	681b      	ldr	r3, [r3, #0]
 8067170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8067174:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8067176:	68fb      	ldr	r3, [r7, #12]
 8067178:	681b      	ldr	r3, [r3, #0]
 806717a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 806717e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8067180:	68fb      	ldr	r3, [r7, #12]
 8067182:	2200      	movs	r2, #0
 8067184:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8067186:	68fb      	ldr	r3, [r7, #12]
 8067188:	2220      	movs	r2, #32
 806718a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 806718e:	68fb      	ldr	r3, [r7, #12]
 8067190:	2200      	movs	r2, #0
 8067192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8067196:	68fb      	ldr	r3, [r7, #12]
 8067198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806719a:	f043 0204 	orr.w	r2, r3, #4
 806719e:	68fb      	ldr	r3, [r7, #12]
 80671a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80671a2:	68fb      	ldr	r3, [r7, #12]
 80671a4:	2200      	movs	r2, #0
 80671a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80671aa:	2301      	movs	r3, #1
 80671ac:	e046      	b.n	806723c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80671ae:	687b      	ldr	r3, [r7, #4]
 80671b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80671b4:	d021      	beq.n	80671fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80671b6:	f7fc fb75 	bl	80638a4 <HAL_GetTick>
 80671ba:	4602      	mov	r2, r0
 80671bc:	683b      	ldr	r3, [r7, #0]
 80671be:	1ad3      	subs	r3, r2, r3
 80671c0:	687a      	ldr	r2, [r7, #4]
 80671c2:	429a      	cmp	r2, r3
 80671c4:	d302      	bcc.n	80671cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80671c6:	687b      	ldr	r3, [r7, #4]
 80671c8:	2b00      	cmp	r3, #0
 80671ca:	d116      	bne.n	80671fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80671cc:	68fb      	ldr	r3, [r7, #12]
 80671ce:	2200      	movs	r2, #0
 80671d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80671d2:	68fb      	ldr	r3, [r7, #12]
 80671d4:	2220      	movs	r2, #32
 80671d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80671da:	68fb      	ldr	r3, [r7, #12]
 80671dc:	2200      	movs	r2, #0
 80671de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80671e2:	68fb      	ldr	r3, [r7, #12]
 80671e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80671e6:	f043 0220 	orr.w	r2, r3, #32
 80671ea:	68fb      	ldr	r3, [r7, #12]
 80671ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80671ee:	68fb      	ldr	r3, [r7, #12]
 80671f0:	2200      	movs	r2, #0
 80671f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80671f6:	2301      	movs	r3, #1
 80671f8:	e020      	b.n	806723c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80671fa:	68bb      	ldr	r3, [r7, #8]
 80671fc:	0c1b      	lsrs	r3, r3, #16
 80671fe:	b2db      	uxtb	r3, r3
 8067200:	2b01      	cmp	r3, #1
 8067202:	d10c      	bne.n	806721e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8067204:	68fb      	ldr	r3, [r7, #12]
 8067206:	681b      	ldr	r3, [r3, #0]
 8067208:	695b      	ldr	r3, [r3, #20]
 806720a:	43da      	mvns	r2, r3
 806720c:	68bb      	ldr	r3, [r7, #8]
 806720e:	4013      	ands	r3, r2
 8067210:	b29b      	uxth	r3, r3
 8067212:	2b00      	cmp	r3, #0
 8067214:	bf14      	ite	ne
 8067216:	2301      	movne	r3, #1
 8067218:	2300      	moveq	r3, #0
 806721a:	b2db      	uxtb	r3, r3
 806721c:	e00b      	b.n	8067236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 806721e:	68fb      	ldr	r3, [r7, #12]
 8067220:	681b      	ldr	r3, [r3, #0]
 8067222:	699b      	ldr	r3, [r3, #24]
 8067224:	43da      	mvns	r2, r3
 8067226:	68bb      	ldr	r3, [r7, #8]
 8067228:	4013      	ands	r3, r2
 806722a:	b29b      	uxth	r3, r3
 806722c:	2b00      	cmp	r3, #0
 806722e:	bf14      	ite	ne
 8067230:	2301      	movne	r3, #1
 8067232:	2300      	moveq	r3, #0
 8067234:	b2db      	uxtb	r3, r3
 8067236:	2b00      	cmp	r3, #0
 8067238:	d18d      	bne.n	8067156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 806723a:	2300      	movs	r3, #0
}
 806723c:	4618      	mov	r0, r3
 806723e:	3710      	adds	r7, #16
 8067240:	46bd      	mov	sp, r7
 8067242:	bd80      	pop	{r7, pc}

08067244 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8067244:	b580      	push	{r7, lr}
 8067246:	b084      	sub	sp, #16
 8067248:	af00      	add	r7, sp, #0
 806724a:	60f8      	str	r0, [r7, #12]
 806724c:	60b9      	str	r1, [r7, #8]
 806724e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8067250:	e02d      	b.n	80672ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8067252:	68f8      	ldr	r0, [r7, #12]
 8067254:	f000 f8ce 	bl	80673f4 <I2C_IsAcknowledgeFailed>
 8067258:	4603      	mov	r3, r0
 806725a:	2b00      	cmp	r3, #0
 806725c:	d001      	beq.n	8067262 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 806725e:	2301      	movs	r3, #1
 8067260:	e02d      	b.n	80672be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8067262:	68bb      	ldr	r3, [r7, #8]
 8067264:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8067268:	d021      	beq.n	80672ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 806726a:	f7fc fb1b 	bl	80638a4 <HAL_GetTick>
 806726e:	4602      	mov	r2, r0
 8067270:	687b      	ldr	r3, [r7, #4]
 8067272:	1ad3      	subs	r3, r2, r3
 8067274:	68ba      	ldr	r2, [r7, #8]
 8067276:	429a      	cmp	r2, r3
 8067278:	d302      	bcc.n	8067280 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 806727a:	68bb      	ldr	r3, [r7, #8]
 806727c:	2b00      	cmp	r3, #0
 806727e:	d116      	bne.n	80672ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8067280:	68fb      	ldr	r3, [r7, #12]
 8067282:	2200      	movs	r2, #0
 8067284:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8067286:	68fb      	ldr	r3, [r7, #12]
 8067288:	2220      	movs	r2, #32
 806728a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 806728e:	68fb      	ldr	r3, [r7, #12]
 8067290:	2200      	movs	r2, #0
 8067292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8067296:	68fb      	ldr	r3, [r7, #12]
 8067298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806729a:	f043 0220 	orr.w	r2, r3, #32
 806729e:	68fb      	ldr	r3, [r7, #12]
 80672a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80672a2:	68fb      	ldr	r3, [r7, #12]
 80672a4:	2200      	movs	r2, #0
 80672a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80672aa:	2301      	movs	r3, #1
 80672ac:	e007      	b.n	80672be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80672ae:	68fb      	ldr	r3, [r7, #12]
 80672b0:	681b      	ldr	r3, [r3, #0]
 80672b2:	695b      	ldr	r3, [r3, #20]
 80672b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80672b8:	2b80      	cmp	r3, #128	; 0x80
 80672ba:	d1ca      	bne.n	8067252 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80672bc:	2300      	movs	r3, #0
}
 80672be:	4618      	mov	r0, r3
 80672c0:	3710      	adds	r7, #16
 80672c2:	46bd      	mov	sp, r7
 80672c4:	bd80      	pop	{r7, pc}

080672c6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80672c6:	b580      	push	{r7, lr}
 80672c8:	b084      	sub	sp, #16
 80672ca:	af00      	add	r7, sp, #0
 80672cc:	60f8      	str	r0, [r7, #12]
 80672ce:	60b9      	str	r1, [r7, #8]
 80672d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80672d2:	e02d      	b.n	8067330 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80672d4:	68f8      	ldr	r0, [r7, #12]
 80672d6:	f000 f88d 	bl	80673f4 <I2C_IsAcknowledgeFailed>
 80672da:	4603      	mov	r3, r0
 80672dc:	2b00      	cmp	r3, #0
 80672de:	d001      	beq.n	80672e4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80672e0:	2301      	movs	r3, #1
 80672e2:	e02d      	b.n	8067340 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80672e4:	68bb      	ldr	r3, [r7, #8]
 80672e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80672ea:	d021      	beq.n	8067330 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80672ec:	f7fc fada 	bl	80638a4 <HAL_GetTick>
 80672f0:	4602      	mov	r2, r0
 80672f2:	687b      	ldr	r3, [r7, #4]
 80672f4:	1ad3      	subs	r3, r2, r3
 80672f6:	68ba      	ldr	r2, [r7, #8]
 80672f8:	429a      	cmp	r2, r3
 80672fa:	d302      	bcc.n	8067302 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80672fc:	68bb      	ldr	r3, [r7, #8]
 80672fe:	2b00      	cmp	r3, #0
 8067300:	d116      	bne.n	8067330 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8067302:	68fb      	ldr	r3, [r7, #12]
 8067304:	2200      	movs	r2, #0
 8067306:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8067308:	68fb      	ldr	r3, [r7, #12]
 806730a:	2220      	movs	r2, #32
 806730c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8067310:	68fb      	ldr	r3, [r7, #12]
 8067312:	2200      	movs	r2, #0
 8067314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8067318:	68fb      	ldr	r3, [r7, #12]
 806731a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806731c:	f043 0220 	orr.w	r2, r3, #32
 8067320:	68fb      	ldr	r3, [r7, #12]
 8067322:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8067324:	68fb      	ldr	r3, [r7, #12]
 8067326:	2200      	movs	r2, #0
 8067328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 806732c:	2301      	movs	r3, #1
 806732e:	e007      	b.n	8067340 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8067330:	68fb      	ldr	r3, [r7, #12]
 8067332:	681b      	ldr	r3, [r3, #0]
 8067334:	695b      	ldr	r3, [r3, #20]
 8067336:	f003 0304 	and.w	r3, r3, #4
 806733a:	2b04      	cmp	r3, #4
 806733c:	d1ca      	bne.n	80672d4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 806733e:	2300      	movs	r3, #0
}
 8067340:	4618      	mov	r0, r3
 8067342:	3710      	adds	r7, #16
 8067344:	46bd      	mov	sp, r7
 8067346:	bd80      	pop	{r7, pc}

08067348 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8067348:	b580      	push	{r7, lr}
 806734a:	b084      	sub	sp, #16
 806734c:	af00      	add	r7, sp, #0
 806734e:	60f8      	str	r0, [r7, #12]
 8067350:	60b9      	str	r1, [r7, #8]
 8067352:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8067354:	e042      	b.n	80673dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8067356:	68fb      	ldr	r3, [r7, #12]
 8067358:	681b      	ldr	r3, [r3, #0]
 806735a:	695b      	ldr	r3, [r3, #20]
 806735c:	f003 0310 	and.w	r3, r3, #16
 8067360:	2b10      	cmp	r3, #16
 8067362:	d119      	bne.n	8067398 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8067364:	68fb      	ldr	r3, [r7, #12]
 8067366:	681b      	ldr	r3, [r3, #0]
 8067368:	f06f 0210 	mvn.w	r2, #16
 806736c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 806736e:	68fb      	ldr	r3, [r7, #12]
 8067370:	2200      	movs	r2, #0
 8067372:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8067374:	68fb      	ldr	r3, [r7, #12]
 8067376:	2220      	movs	r2, #32
 8067378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 806737c:	68fb      	ldr	r3, [r7, #12]
 806737e:	2200      	movs	r2, #0
 8067380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8067384:	68fb      	ldr	r3, [r7, #12]
 8067386:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8067388:	68fb      	ldr	r3, [r7, #12]
 806738a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 806738c:	68fb      	ldr	r3, [r7, #12]
 806738e:	2200      	movs	r2, #0
 8067390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8067394:	2301      	movs	r3, #1
 8067396:	e029      	b.n	80673ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8067398:	f7fc fa84 	bl	80638a4 <HAL_GetTick>
 806739c:	4602      	mov	r2, r0
 806739e:	687b      	ldr	r3, [r7, #4]
 80673a0:	1ad3      	subs	r3, r2, r3
 80673a2:	68ba      	ldr	r2, [r7, #8]
 80673a4:	429a      	cmp	r2, r3
 80673a6:	d302      	bcc.n	80673ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80673a8:	68bb      	ldr	r3, [r7, #8]
 80673aa:	2b00      	cmp	r3, #0
 80673ac:	d116      	bne.n	80673dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80673ae:	68fb      	ldr	r3, [r7, #12]
 80673b0:	2200      	movs	r2, #0
 80673b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80673b4:	68fb      	ldr	r3, [r7, #12]
 80673b6:	2220      	movs	r2, #32
 80673b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80673bc:	68fb      	ldr	r3, [r7, #12]
 80673be:	2200      	movs	r2, #0
 80673c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80673c4:	68fb      	ldr	r3, [r7, #12]
 80673c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80673c8:	f043 0220 	orr.w	r2, r3, #32
 80673cc:	68fb      	ldr	r3, [r7, #12]
 80673ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80673d0:	68fb      	ldr	r3, [r7, #12]
 80673d2:	2200      	movs	r2, #0
 80673d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80673d8:	2301      	movs	r3, #1
 80673da:	e007      	b.n	80673ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80673dc:	68fb      	ldr	r3, [r7, #12]
 80673de:	681b      	ldr	r3, [r3, #0]
 80673e0:	695b      	ldr	r3, [r3, #20]
 80673e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80673e6:	2b40      	cmp	r3, #64	; 0x40
 80673e8:	d1b5      	bne.n	8067356 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80673ea:	2300      	movs	r3, #0
}
 80673ec:	4618      	mov	r0, r3
 80673ee:	3710      	adds	r7, #16
 80673f0:	46bd      	mov	sp, r7
 80673f2:	bd80      	pop	{r7, pc}

080673f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80673f4:	b480      	push	{r7}
 80673f6:	b083      	sub	sp, #12
 80673f8:	af00      	add	r7, sp, #0
 80673fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80673fc:	687b      	ldr	r3, [r7, #4]
 80673fe:	681b      	ldr	r3, [r3, #0]
 8067400:	695b      	ldr	r3, [r3, #20]
 8067402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8067406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 806740a:	d11b      	bne.n	8067444 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 806740c:	687b      	ldr	r3, [r7, #4]
 806740e:	681b      	ldr	r3, [r3, #0]
 8067410:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8067414:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8067416:	687b      	ldr	r3, [r7, #4]
 8067418:	2200      	movs	r2, #0
 806741a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 806741c:	687b      	ldr	r3, [r7, #4]
 806741e:	2220      	movs	r2, #32
 8067420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8067424:	687b      	ldr	r3, [r7, #4]
 8067426:	2200      	movs	r2, #0
 8067428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 806742c:	687b      	ldr	r3, [r7, #4]
 806742e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8067430:	f043 0204 	orr.w	r2, r3, #4
 8067434:	687b      	ldr	r3, [r7, #4]
 8067436:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8067438:	687b      	ldr	r3, [r7, #4]
 806743a:	2200      	movs	r2, #0
 806743c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8067440:	2301      	movs	r3, #1
 8067442:	e000      	b.n	8067446 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8067444:	2300      	movs	r3, #0
}
 8067446:	4618      	mov	r0, r3
 8067448:	370c      	adds	r7, #12
 806744a:	46bd      	mov	sp, r7
 806744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8067450:	4770      	bx	lr
	...

08067454 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8067454:	b480      	push	{r7}
 8067456:	b083      	sub	sp, #12
 8067458:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 806745a:	4b06      	ldr	r3, [pc, #24]	; (8067474 <HAL_PWR_EnableBkUpAccess+0x20>)
 806745c:	2201      	movs	r2, #1
 806745e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8067460:	4b05      	ldr	r3, [pc, #20]	; (8067478 <HAL_PWR_EnableBkUpAccess+0x24>)
 8067462:	681b      	ldr	r3, [r3, #0]
 8067464:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8067466:	687b      	ldr	r3, [r7, #4]
}
 8067468:	bf00      	nop
 806746a:	370c      	adds	r7, #12
 806746c:	46bd      	mov	sp, r7
 806746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8067472:	4770      	bx	lr
 8067474:	420e0020 	.word	0x420e0020
 8067478:	40007000 	.word	0x40007000

0806747c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 806747c:	b480      	push	{r7}
 806747e:	b083      	sub	sp, #12
 8067480:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8067482:	4b06      	ldr	r3, [pc, #24]	; (806749c <HAL_PWR_DisableBkUpAccess+0x20>)
 8067484:	2200      	movs	r2, #0
 8067486:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8067488:	4b05      	ldr	r3, [pc, #20]	; (80674a0 <HAL_PWR_DisableBkUpAccess+0x24>)
 806748a:	681b      	ldr	r3, [r3, #0]
 806748c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 806748e:	687b      	ldr	r3, [r7, #4]
}
 8067490:	bf00      	nop
 8067492:	370c      	adds	r7, #12
 8067494:	46bd      	mov	sp, r7
 8067496:	f85d 7b04 	ldr.w	r7, [sp], #4
 806749a:	4770      	bx	lr
 806749c:	420e0020 	.word	0x420e0020
 80674a0:	40007000 	.word	0x40007000

080674a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80674a4:	b580      	push	{r7, lr}
 80674a6:	b086      	sub	sp, #24
 80674a8:	af00      	add	r7, sp, #0
 80674aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80674ac:	687b      	ldr	r3, [r7, #4]
 80674ae:	2b00      	cmp	r3, #0
 80674b0:	d101      	bne.n	80674b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80674b2:	2301      	movs	r3, #1
 80674b4:	e316      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80674b6:	687b      	ldr	r3, [r7, #4]
 80674b8:	681b      	ldr	r3, [r3, #0]
 80674ba:	2b0f      	cmp	r3, #15
 80674bc:	d903      	bls.n	80674c6 <HAL_RCC_OscConfig+0x22>
 80674be:	21e8      	movs	r1, #232	; 0xe8
 80674c0:	48a3      	ldr	r0, [pc, #652]	; (8067750 <HAL_RCC_OscConfig+0x2ac>)
 80674c2:	f7fb fd24 	bl	8062f0e <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80674c6:	687b      	ldr	r3, [r7, #4]
 80674c8:	681b      	ldr	r3, [r3, #0]
 80674ca:	f003 0301 	and.w	r3, r3, #1
 80674ce:	2b00      	cmp	r3, #0
 80674d0:	f000 8088 	beq.w	80675e4 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80674d4:	687b      	ldr	r3, [r7, #4]
 80674d6:	685b      	ldr	r3, [r3, #4]
 80674d8:	2b00      	cmp	r3, #0
 80674da:	d00d      	beq.n	80674f8 <HAL_RCC_OscConfig+0x54>
 80674dc:	687b      	ldr	r3, [r7, #4]
 80674de:	685b      	ldr	r3, [r3, #4]
 80674e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80674e4:	d008      	beq.n	80674f8 <HAL_RCC_OscConfig+0x54>
 80674e6:	687b      	ldr	r3, [r7, #4]
 80674e8:	685b      	ldr	r3, [r3, #4]
 80674ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80674ee:	d003      	beq.n	80674f8 <HAL_RCC_OscConfig+0x54>
 80674f0:	21ed      	movs	r1, #237	; 0xed
 80674f2:	4897      	ldr	r0, [pc, #604]	; (8067750 <HAL_RCC_OscConfig+0x2ac>)
 80674f4:	f7fb fd0b 	bl	8062f0e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80674f8:	4b96      	ldr	r3, [pc, #600]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 80674fa:	689b      	ldr	r3, [r3, #8]
 80674fc:	f003 030c 	and.w	r3, r3, #12
 8067500:	2b04      	cmp	r3, #4
 8067502:	d00c      	beq.n	806751e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8067504:	4b93      	ldr	r3, [pc, #588]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067506:	689b      	ldr	r3, [r3, #8]
 8067508:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 806750c:	2b08      	cmp	r3, #8
 806750e:	d112      	bne.n	8067536 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8067510:	4b90      	ldr	r3, [pc, #576]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067512:	685b      	ldr	r3, [r3, #4]
 8067514:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8067518:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 806751c:	d10b      	bne.n	8067536 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 806751e:	4b8d      	ldr	r3, [pc, #564]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067520:	681b      	ldr	r3, [r3, #0]
 8067522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8067526:	2b00      	cmp	r3, #0
 8067528:	d05b      	beq.n	80675e2 <HAL_RCC_OscConfig+0x13e>
 806752a:	687b      	ldr	r3, [r7, #4]
 806752c:	685b      	ldr	r3, [r3, #4]
 806752e:	2b00      	cmp	r3, #0
 8067530:	d157      	bne.n	80675e2 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8067532:	2301      	movs	r3, #1
 8067534:	e2d6      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8067536:	687b      	ldr	r3, [r7, #4]
 8067538:	685b      	ldr	r3, [r3, #4]
 806753a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 806753e:	d106      	bne.n	806754e <HAL_RCC_OscConfig+0xaa>
 8067540:	4b84      	ldr	r3, [pc, #528]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067542:	681b      	ldr	r3, [r3, #0]
 8067544:	4a83      	ldr	r2, [pc, #524]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 806754a:	6013      	str	r3, [r2, #0]
 806754c:	e01d      	b.n	806758a <HAL_RCC_OscConfig+0xe6>
 806754e:	687b      	ldr	r3, [r7, #4]
 8067550:	685b      	ldr	r3, [r3, #4]
 8067552:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8067556:	d10c      	bne.n	8067572 <HAL_RCC_OscConfig+0xce>
 8067558:	4b7e      	ldr	r3, [pc, #504]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 806755a:	681b      	ldr	r3, [r3, #0]
 806755c:	4a7d      	ldr	r2, [pc, #500]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 806755e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8067562:	6013      	str	r3, [r2, #0]
 8067564:	4b7b      	ldr	r3, [pc, #492]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067566:	681b      	ldr	r3, [r3, #0]
 8067568:	4a7a      	ldr	r2, [pc, #488]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 806756a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 806756e:	6013      	str	r3, [r2, #0]
 8067570:	e00b      	b.n	806758a <HAL_RCC_OscConfig+0xe6>
 8067572:	4b78      	ldr	r3, [pc, #480]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067574:	681b      	ldr	r3, [r3, #0]
 8067576:	4a77      	ldr	r2, [pc, #476]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 806757c:	6013      	str	r3, [r2, #0]
 806757e:	4b75      	ldr	r3, [pc, #468]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067580:	681b      	ldr	r3, [r3, #0]
 8067582:	4a74      	ldr	r2, [pc, #464]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067584:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8067588:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 806758a:	687b      	ldr	r3, [r7, #4]
 806758c:	685b      	ldr	r3, [r3, #4]
 806758e:	2b00      	cmp	r3, #0
 8067590:	d013      	beq.n	80675ba <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8067592:	f7fc f987 	bl	80638a4 <HAL_GetTick>
 8067596:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8067598:	e008      	b.n	80675ac <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 806759a:	f7fc f983 	bl	80638a4 <HAL_GetTick>
 806759e:	4602      	mov	r2, r0
 80675a0:	693b      	ldr	r3, [r7, #16]
 80675a2:	1ad3      	subs	r3, r2, r3
 80675a4:	2b64      	cmp	r3, #100	; 0x64
 80675a6:	d901      	bls.n	80675ac <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80675a8:	2303      	movs	r3, #3
 80675aa:	e29b      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80675ac:	4b69      	ldr	r3, [pc, #420]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 80675ae:	681b      	ldr	r3, [r3, #0]
 80675b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80675b4:	2b00      	cmp	r3, #0
 80675b6:	d0f0      	beq.n	806759a <HAL_RCC_OscConfig+0xf6>
 80675b8:	e014      	b.n	80675e4 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80675ba:	f7fc f973 	bl	80638a4 <HAL_GetTick>
 80675be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80675c0:	e008      	b.n	80675d4 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80675c2:	f7fc f96f 	bl	80638a4 <HAL_GetTick>
 80675c6:	4602      	mov	r2, r0
 80675c8:	693b      	ldr	r3, [r7, #16]
 80675ca:	1ad3      	subs	r3, r2, r3
 80675cc:	2b64      	cmp	r3, #100	; 0x64
 80675ce:	d901      	bls.n	80675d4 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80675d0:	2303      	movs	r3, #3
 80675d2:	e287      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80675d4:	4b5f      	ldr	r3, [pc, #380]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 80675d6:	681b      	ldr	r3, [r3, #0]
 80675d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80675dc:	2b00      	cmp	r3, #0
 80675de:	d1f0      	bne.n	80675c2 <HAL_RCC_OscConfig+0x11e>
 80675e0:	e000      	b.n	80675e4 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80675e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80675e4:	687b      	ldr	r3, [r7, #4]
 80675e6:	681b      	ldr	r3, [r3, #0]
 80675e8:	f003 0302 	and.w	r3, r3, #2
 80675ec:	2b00      	cmp	r3, #0
 80675ee:	d079      	beq.n	80676e4 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80675f0:	687b      	ldr	r3, [r7, #4]
 80675f2:	68db      	ldr	r3, [r3, #12]
 80675f4:	2b00      	cmp	r3, #0
 80675f6:	d008      	beq.n	806760a <HAL_RCC_OscConfig+0x166>
 80675f8:	687b      	ldr	r3, [r7, #4]
 80675fa:	68db      	ldr	r3, [r3, #12]
 80675fc:	2b01      	cmp	r3, #1
 80675fe:	d004      	beq.n	806760a <HAL_RCC_OscConfig+0x166>
 8067600:	f240 111f 	movw	r1, #287	; 0x11f
 8067604:	4852      	ldr	r0, [pc, #328]	; (8067750 <HAL_RCC_OscConfig+0x2ac>)
 8067606:	f7fb fc82 	bl	8062f0e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 806760a:	687b      	ldr	r3, [r7, #4]
 806760c:	691b      	ldr	r3, [r3, #16]
 806760e:	2b1f      	cmp	r3, #31
 8067610:	d904      	bls.n	806761c <HAL_RCC_OscConfig+0x178>
 8067612:	f44f 7190 	mov.w	r1, #288	; 0x120
 8067616:	484e      	ldr	r0, [pc, #312]	; (8067750 <HAL_RCC_OscConfig+0x2ac>)
 8067618:	f7fb fc79 	bl	8062f0e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 806761c:	4b4d      	ldr	r3, [pc, #308]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 806761e:	689b      	ldr	r3, [r3, #8]
 8067620:	f003 030c 	and.w	r3, r3, #12
 8067624:	2b00      	cmp	r3, #0
 8067626:	d00b      	beq.n	8067640 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8067628:	4b4a      	ldr	r3, [pc, #296]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 806762a:	689b      	ldr	r3, [r3, #8]
 806762c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8067630:	2b08      	cmp	r3, #8
 8067632:	d11c      	bne.n	806766e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8067634:	4b47      	ldr	r3, [pc, #284]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067636:	685b      	ldr	r3, [r3, #4]
 8067638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 806763c:	2b00      	cmp	r3, #0
 806763e:	d116      	bne.n	806766e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8067640:	4b44      	ldr	r3, [pc, #272]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067642:	681b      	ldr	r3, [r3, #0]
 8067644:	f003 0302 	and.w	r3, r3, #2
 8067648:	2b00      	cmp	r3, #0
 806764a:	d005      	beq.n	8067658 <HAL_RCC_OscConfig+0x1b4>
 806764c:	687b      	ldr	r3, [r7, #4]
 806764e:	68db      	ldr	r3, [r3, #12]
 8067650:	2b01      	cmp	r3, #1
 8067652:	d001      	beq.n	8067658 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8067654:	2301      	movs	r3, #1
 8067656:	e245      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8067658:	4b3e      	ldr	r3, [pc, #248]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 806765a:	681b      	ldr	r3, [r3, #0]
 806765c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8067660:	687b      	ldr	r3, [r7, #4]
 8067662:	691b      	ldr	r3, [r3, #16]
 8067664:	00db      	lsls	r3, r3, #3
 8067666:	493b      	ldr	r1, [pc, #236]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067668:	4313      	orrs	r3, r2
 806766a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 806766c:	e03a      	b.n	80676e4 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 806766e:	687b      	ldr	r3, [r7, #4]
 8067670:	68db      	ldr	r3, [r3, #12]
 8067672:	2b00      	cmp	r3, #0
 8067674:	d020      	beq.n	80676b8 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8067676:	4b38      	ldr	r3, [pc, #224]	; (8067758 <HAL_RCC_OscConfig+0x2b4>)
 8067678:	2201      	movs	r2, #1
 806767a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 806767c:	f7fc f912 	bl	80638a4 <HAL_GetTick>
 8067680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8067682:	e008      	b.n	8067696 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8067684:	f7fc f90e 	bl	80638a4 <HAL_GetTick>
 8067688:	4602      	mov	r2, r0
 806768a:	693b      	ldr	r3, [r7, #16]
 806768c:	1ad3      	subs	r3, r2, r3
 806768e:	2b02      	cmp	r3, #2
 8067690:	d901      	bls.n	8067696 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8067692:	2303      	movs	r3, #3
 8067694:	e226      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8067696:	4b2f      	ldr	r3, [pc, #188]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067698:	681b      	ldr	r3, [r3, #0]
 806769a:	f003 0302 	and.w	r3, r3, #2
 806769e:	2b00      	cmp	r3, #0
 80676a0:	d0f0      	beq.n	8067684 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80676a2:	4b2c      	ldr	r3, [pc, #176]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 80676a4:	681b      	ldr	r3, [r3, #0]
 80676a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80676aa:	687b      	ldr	r3, [r7, #4]
 80676ac:	691b      	ldr	r3, [r3, #16]
 80676ae:	00db      	lsls	r3, r3, #3
 80676b0:	4928      	ldr	r1, [pc, #160]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 80676b2:	4313      	orrs	r3, r2
 80676b4:	600b      	str	r3, [r1, #0]
 80676b6:	e015      	b.n	80676e4 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80676b8:	4b27      	ldr	r3, [pc, #156]	; (8067758 <HAL_RCC_OscConfig+0x2b4>)
 80676ba:	2200      	movs	r2, #0
 80676bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80676be:	f7fc f8f1 	bl	80638a4 <HAL_GetTick>
 80676c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80676c4:	e008      	b.n	80676d8 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80676c6:	f7fc f8ed 	bl	80638a4 <HAL_GetTick>
 80676ca:	4602      	mov	r2, r0
 80676cc:	693b      	ldr	r3, [r7, #16]
 80676ce:	1ad3      	subs	r3, r2, r3
 80676d0:	2b02      	cmp	r3, #2
 80676d2:	d901      	bls.n	80676d8 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80676d4:	2303      	movs	r3, #3
 80676d6:	e205      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80676d8:	4b1e      	ldr	r3, [pc, #120]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 80676da:	681b      	ldr	r3, [r3, #0]
 80676dc:	f003 0302 	and.w	r3, r3, #2
 80676e0:	2b00      	cmp	r3, #0
 80676e2:	d1f0      	bne.n	80676c6 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80676e4:	687b      	ldr	r3, [r7, #4]
 80676e6:	681b      	ldr	r3, [r3, #0]
 80676e8:	f003 0308 	and.w	r3, r3, #8
 80676ec:	2b00      	cmp	r3, #0
 80676ee:	d046      	beq.n	806777e <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80676f0:	687b      	ldr	r3, [r7, #4]
 80676f2:	695b      	ldr	r3, [r3, #20]
 80676f4:	2b00      	cmp	r3, #0
 80676f6:	d008      	beq.n	806770a <HAL_RCC_OscConfig+0x266>
 80676f8:	687b      	ldr	r3, [r7, #4]
 80676fa:	695b      	ldr	r3, [r3, #20]
 80676fc:	2b01      	cmp	r3, #1
 80676fe:	d004      	beq.n	806770a <HAL_RCC_OscConfig+0x266>
 8067700:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8067704:	4812      	ldr	r0, [pc, #72]	; (8067750 <HAL_RCC_OscConfig+0x2ac>)
 8067706:	f7fb fc02 	bl	8062f0e <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 806770a:	687b      	ldr	r3, [r7, #4]
 806770c:	695b      	ldr	r3, [r3, #20]
 806770e:	2b00      	cmp	r3, #0
 8067710:	d016      	beq.n	8067740 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8067712:	4b12      	ldr	r3, [pc, #72]	; (806775c <HAL_RCC_OscConfig+0x2b8>)
 8067714:	2201      	movs	r2, #1
 8067716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8067718:	f7fc f8c4 	bl	80638a4 <HAL_GetTick>
 806771c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 806771e:	e008      	b.n	8067732 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8067720:	f7fc f8c0 	bl	80638a4 <HAL_GetTick>
 8067724:	4602      	mov	r2, r0
 8067726:	693b      	ldr	r3, [r7, #16]
 8067728:	1ad3      	subs	r3, r2, r3
 806772a:	2b02      	cmp	r3, #2
 806772c:	d901      	bls.n	8067732 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 806772e:	2303      	movs	r3, #3
 8067730:	e1d8      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8067732:	4b08      	ldr	r3, [pc, #32]	; (8067754 <HAL_RCC_OscConfig+0x2b0>)
 8067734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8067736:	f003 0302 	and.w	r3, r3, #2
 806773a:	2b00      	cmp	r3, #0
 806773c:	d0f0      	beq.n	8067720 <HAL_RCC_OscConfig+0x27c>
 806773e:	e01e      	b.n	806777e <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8067740:	4b06      	ldr	r3, [pc, #24]	; (806775c <HAL_RCC_OscConfig+0x2b8>)
 8067742:	2200      	movs	r2, #0
 8067744:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8067746:	f7fc f8ad 	bl	80638a4 <HAL_GetTick>
 806774a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 806774c:	e011      	b.n	8067772 <HAL_RCC_OscConfig+0x2ce>
 806774e:	bf00      	nop
 8067750:	080771a4 	.word	0x080771a4
 8067754:	40023800 	.word	0x40023800
 8067758:	42470000 	.word	0x42470000
 806775c:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8067760:	f7fc f8a0 	bl	80638a4 <HAL_GetTick>
 8067764:	4602      	mov	r2, r0
 8067766:	693b      	ldr	r3, [r7, #16]
 8067768:	1ad3      	subs	r3, r2, r3
 806776a:	2b02      	cmp	r3, #2
 806776c:	d901      	bls.n	8067772 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 806776e:	2303      	movs	r3, #3
 8067770:	e1b8      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8067772:	4b97      	ldr	r3, [pc, #604]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8067776:	f003 0302 	and.w	r3, r3, #2
 806777a:	2b00      	cmp	r3, #0
 806777c:	d1f0      	bne.n	8067760 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 806777e:	687b      	ldr	r3, [r7, #4]
 8067780:	681b      	ldr	r3, [r3, #0]
 8067782:	f003 0304 	and.w	r3, r3, #4
 8067786:	2b00      	cmp	r3, #0
 8067788:	f000 80a8 	beq.w	80678dc <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 806778c:	2300      	movs	r3, #0
 806778e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8067790:	687b      	ldr	r3, [r7, #4]
 8067792:	689b      	ldr	r3, [r3, #8]
 8067794:	2b00      	cmp	r3, #0
 8067796:	d00c      	beq.n	80677b2 <HAL_RCC_OscConfig+0x30e>
 8067798:	687b      	ldr	r3, [r7, #4]
 806779a:	689b      	ldr	r3, [r3, #8]
 806779c:	2b01      	cmp	r3, #1
 806779e:	d008      	beq.n	80677b2 <HAL_RCC_OscConfig+0x30e>
 80677a0:	687b      	ldr	r3, [r7, #4]
 80677a2:	689b      	ldr	r3, [r3, #8]
 80677a4:	2b05      	cmp	r3, #5
 80677a6:	d004      	beq.n	80677b2 <HAL_RCC_OscConfig+0x30e>
 80677a8:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80677ac:	4889      	ldr	r0, [pc, #548]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 80677ae:	f7fb fbae 	bl	8062f0e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80677b2:	4b87      	ldr	r3, [pc, #540]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80677b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80677b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80677ba:	2b00      	cmp	r3, #0
 80677bc:	d10f      	bne.n	80677de <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80677be:	2300      	movs	r3, #0
 80677c0:	60bb      	str	r3, [r7, #8]
 80677c2:	4b83      	ldr	r3, [pc, #524]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80677c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80677c6:	4a82      	ldr	r2, [pc, #520]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80677c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80677cc:	6413      	str	r3, [r2, #64]	; 0x40
 80677ce:	4b80      	ldr	r3, [pc, #512]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80677d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80677d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80677d6:	60bb      	str	r3, [r7, #8]
 80677d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80677da:	2301      	movs	r3, #1
 80677dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80677de:	4b7e      	ldr	r3, [pc, #504]	; (80679d8 <HAL_RCC_OscConfig+0x534>)
 80677e0:	681b      	ldr	r3, [r3, #0]
 80677e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80677e6:	2b00      	cmp	r3, #0
 80677e8:	d118      	bne.n	806781c <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80677ea:	4b7b      	ldr	r3, [pc, #492]	; (80679d8 <HAL_RCC_OscConfig+0x534>)
 80677ec:	681b      	ldr	r3, [r3, #0]
 80677ee:	4a7a      	ldr	r2, [pc, #488]	; (80679d8 <HAL_RCC_OscConfig+0x534>)
 80677f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80677f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80677f6:	f7fc f855 	bl	80638a4 <HAL_GetTick>
 80677fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80677fc:	e008      	b.n	8067810 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80677fe:	f7fc f851 	bl	80638a4 <HAL_GetTick>
 8067802:	4602      	mov	r2, r0
 8067804:	693b      	ldr	r3, [r7, #16]
 8067806:	1ad3      	subs	r3, r2, r3
 8067808:	2b02      	cmp	r3, #2
 806780a:	d901      	bls.n	8067810 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 806780c:	2303      	movs	r3, #3
 806780e:	e169      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8067810:	4b71      	ldr	r3, [pc, #452]	; (80679d8 <HAL_RCC_OscConfig+0x534>)
 8067812:	681b      	ldr	r3, [r3, #0]
 8067814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8067818:	2b00      	cmp	r3, #0
 806781a:	d0f0      	beq.n	80677fe <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 806781c:	687b      	ldr	r3, [r7, #4]
 806781e:	689b      	ldr	r3, [r3, #8]
 8067820:	2b01      	cmp	r3, #1
 8067822:	d106      	bne.n	8067832 <HAL_RCC_OscConfig+0x38e>
 8067824:	4b6a      	ldr	r3, [pc, #424]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8067828:	4a69      	ldr	r2, [pc, #420]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 806782a:	f043 0301 	orr.w	r3, r3, #1
 806782e:	6713      	str	r3, [r2, #112]	; 0x70
 8067830:	e01c      	b.n	806786c <HAL_RCC_OscConfig+0x3c8>
 8067832:	687b      	ldr	r3, [r7, #4]
 8067834:	689b      	ldr	r3, [r3, #8]
 8067836:	2b05      	cmp	r3, #5
 8067838:	d10c      	bne.n	8067854 <HAL_RCC_OscConfig+0x3b0>
 806783a:	4b65      	ldr	r3, [pc, #404]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 806783c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 806783e:	4a64      	ldr	r2, [pc, #400]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067840:	f043 0304 	orr.w	r3, r3, #4
 8067844:	6713      	str	r3, [r2, #112]	; 0x70
 8067846:	4b62      	ldr	r3, [pc, #392]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 806784a:	4a61      	ldr	r2, [pc, #388]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 806784c:	f043 0301 	orr.w	r3, r3, #1
 8067850:	6713      	str	r3, [r2, #112]	; 0x70
 8067852:	e00b      	b.n	806786c <HAL_RCC_OscConfig+0x3c8>
 8067854:	4b5e      	ldr	r3, [pc, #376]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8067858:	4a5d      	ldr	r2, [pc, #372]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 806785a:	f023 0301 	bic.w	r3, r3, #1
 806785e:	6713      	str	r3, [r2, #112]	; 0x70
 8067860:	4b5b      	ldr	r3, [pc, #364]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8067864:	4a5a      	ldr	r2, [pc, #360]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067866:	f023 0304 	bic.w	r3, r3, #4
 806786a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 806786c:	687b      	ldr	r3, [r7, #4]
 806786e:	689b      	ldr	r3, [r3, #8]
 8067870:	2b00      	cmp	r3, #0
 8067872:	d015      	beq.n	80678a0 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8067874:	f7fc f816 	bl	80638a4 <HAL_GetTick>
 8067878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 806787a:	e00a      	b.n	8067892 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 806787c:	f7fc f812 	bl	80638a4 <HAL_GetTick>
 8067880:	4602      	mov	r2, r0
 8067882:	693b      	ldr	r3, [r7, #16]
 8067884:	1ad3      	subs	r3, r2, r3
 8067886:	f241 3288 	movw	r2, #5000	; 0x1388
 806788a:	4293      	cmp	r3, r2
 806788c:	d901      	bls.n	8067892 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 806788e:	2303      	movs	r3, #3
 8067890:	e128      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8067892:	4b4f      	ldr	r3, [pc, #316]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 8067894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8067896:	f003 0302 	and.w	r3, r3, #2
 806789a:	2b00      	cmp	r3, #0
 806789c:	d0ee      	beq.n	806787c <HAL_RCC_OscConfig+0x3d8>
 806789e:	e014      	b.n	80678ca <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80678a0:	f7fc f800 	bl	80638a4 <HAL_GetTick>
 80678a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80678a6:	e00a      	b.n	80678be <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80678a8:	f7fb fffc 	bl	80638a4 <HAL_GetTick>
 80678ac:	4602      	mov	r2, r0
 80678ae:	693b      	ldr	r3, [r7, #16]
 80678b0:	1ad3      	subs	r3, r2, r3
 80678b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80678b6:	4293      	cmp	r3, r2
 80678b8:	d901      	bls.n	80678be <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 80678ba:	2303      	movs	r3, #3
 80678bc:	e112      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80678be:	4b44      	ldr	r3, [pc, #272]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80678c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80678c2:	f003 0302 	and.w	r3, r3, #2
 80678c6:	2b00      	cmp	r3, #0
 80678c8:	d1ee      	bne.n	80678a8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80678ca:	7dfb      	ldrb	r3, [r7, #23]
 80678cc:	2b01      	cmp	r3, #1
 80678ce:	d105      	bne.n	80678dc <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80678d0:	4b3f      	ldr	r3, [pc, #252]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80678d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80678d4:	4a3e      	ldr	r2, [pc, #248]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 80678d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80678da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80678dc:	687b      	ldr	r3, [r7, #4]
 80678de:	699b      	ldr	r3, [r3, #24]
 80678e0:	2b00      	cmp	r3, #0
 80678e2:	d00c      	beq.n	80678fe <HAL_RCC_OscConfig+0x45a>
 80678e4:	687b      	ldr	r3, [r7, #4]
 80678e6:	699b      	ldr	r3, [r3, #24]
 80678e8:	2b01      	cmp	r3, #1
 80678ea:	d008      	beq.n	80678fe <HAL_RCC_OscConfig+0x45a>
 80678ec:	687b      	ldr	r3, [r7, #4]
 80678ee:	699b      	ldr	r3, [r3, #24]
 80678f0:	2b02      	cmp	r3, #2
 80678f2:	d004      	beq.n	80678fe <HAL_RCC_OscConfig+0x45a>
 80678f4:	f240 11cf 	movw	r1, #463	; 0x1cf
 80678f8:	4836      	ldr	r0, [pc, #216]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 80678fa:	f7fb fb08 	bl	8062f0e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80678fe:	687b      	ldr	r3, [r7, #4]
 8067900:	699b      	ldr	r3, [r3, #24]
 8067902:	2b00      	cmp	r3, #0
 8067904:	f000 80ed 	beq.w	8067ae2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8067908:	4b31      	ldr	r3, [pc, #196]	; (80679d0 <HAL_RCC_OscConfig+0x52c>)
 806790a:	689b      	ldr	r3, [r3, #8]
 806790c:	f003 030c 	and.w	r3, r3, #12
 8067910:	2b08      	cmp	r3, #8
 8067912:	f000 80ae 	beq.w	8067a72 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8067916:	687b      	ldr	r3, [r7, #4]
 8067918:	699b      	ldr	r3, [r3, #24]
 806791a:	2b02      	cmp	r3, #2
 806791c:	f040 8092 	bne.w	8067a44 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8067920:	687b      	ldr	r3, [r7, #4]
 8067922:	69db      	ldr	r3, [r3, #28]
 8067924:	2b00      	cmp	r3, #0
 8067926:	d009      	beq.n	806793c <HAL_RCC_OscConfig+0x498>
 8067928:	687b      	ldr	r3, [r7, #4]
 806792a:	69db      	ldr	r3, [r3, #28]
 806792c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8067930:	d004      	beq.n	806793c <HAL_RCC_OscConfig+0x498>
 8067932:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8067936:	4827      	ldr	r0, [pc, #156]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 8067938:	f7fb fae9 	bl	8062f0e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 806793c:	687b      	ldr	r3, [r7, #4]
 806793e:	6a1b      	ldr	r3, [r3, #32]
 8067940:	2b3f      	cmp	r3, #63	; 0x3f
 8067942:	d904      	bls.n	806794e <HAL_RCC_OscConfig+0x4aa>
 8067944:	f240 11d9 	movw	r1, #473	; 0x1d9
 8067948:	4822      	ldr	r0, [pc, #136]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 806794a:	f7fb fae0 	bl	8062f0e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 806794e:	687b      	ldr	r3, [r7, #4]
 8067950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8067952:	2b31      	cmp	r3, #49	; 0x31
 8067954:	d904      	bls.n	8067960 <HAL_RCC_OscConfig+0x4bc>
 8067956:	687b      	ldr	r3, [r7, #4]
 8067958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806795a:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 806795e:	d904      	bls.n	806796a <HAL_RCC_OscConfig+0x4c6>
 8067960:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8067964:	481b      	ldr	r0, [pc, #108]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 8067966:	f7fb fad2 	bl	8062f0e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 806796a:	687b      	ldr	r3, [r7, #4]
 806796c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806796e:	2b02      	cmp	r3, #2
 8067970:	d010      	beq.n	8067994 <HAL_RCC_OscConfig+0x4f0>
 8067972:	687b      	ldr	r3, [r7, #4]
 8067974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8067976:	2b04      	cmp	r3, #4
 8067978:	d00c      	beq.n	8067994 <HAL_RCC_OscConfig+0x4f0>
 806797a:	687b      	ldr	r3, [r7, #4]
 806797c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806797e:	2b06      	cmp	r3, #6
 8067980:	d008      	beq.n	8067994 <HAL_RCC_OscConfig+0x4f0>
 8067982:	687b      	ldr	r3, [r7, #4]
 8067984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8067986:	2b08      	cmp	r3, #8
 8067988:	d004      	beq.n	8067994 <HAL_RCC_OscConfig+0x4f0>
 806798a:	f240 11db 	movw	r1, #475	; 0x1db
 806798e:	4811      	ldr	r0, [pc, #68]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 8067990:	f7fb fabd 	bl	8062f0e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8067994:	687b      	ldr	r3, [r7, #4]
 8067996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8067998:	2b01      	cmp	r3, #1
 806799a:	d903      	bls.n	80679a4 <HAL_RCC_OscConfig+0x500>
 806799c:	687b      	ldr	r3, [r7, #4]
 806799e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80679a0:	2b0f      	cmp	r3, #15
 80679a2:	d904      	bls.n	80679ae <HAL_RCC_OscConfig+0x50a>
 80679a4:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80679a8:	480a      	ldr	r0, [pc, #40]	; (80679d4 <HAL_RCC_OscConfig+0x530>)
 80679aa:	f7fb fab0 	bl	8062f0e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80679ae:	4b0b      	ldr	r3, [pc, #44]	; (80679dc <HAL_RCC_OscConfig+0x538>)
 80679b0:	2200      	movs	r2, #0
 80679b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80679b4:	f7fb ff76 	bl	80638a4 <HAL_GetTick>
 80679b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80679ba:	e011      	b.n	80679e0 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80679bc:	f7fb ff72 	bl	80638a4 <HAL_GetTick>
 80679c0:	4602      	mov	r2, r0
 80679c2:	693b      	ldr	r3, [r7, #16]
 80679c4:	1ad3      	subs	r3, r2, r3
 80679c6:	2b02      	cmp	r3, #2
 80679c8:	d90a      	bls.n	80679e0 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 80679ca:	2303      	movs	r3, #3
 80679cc:	e08a      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
 80679ce:	bf00      	nop
 80679d0:	40023800 	.word	0x40023800
 80679d4:	080771a4 	.word	0x080771a4
 80679d8:	40007000 	.word	0x40007000
 80679dc:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80679e0:	4b42      	ldr	r3, [pc, #264]	; (8067aec <HAL_RCC_OscConfig+0x648>)
 80679e2:	681b      	ldr	r3, [r3, #0]
 80679e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80679e8:	2b00      	cmp	r3, #0
 80679ea:	d1e7      	bne.n	80679bc <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80679ec:	687b      	ldr	r3, [r7, #4]
 80679ee:	69da      	ldr	r2, [r3, #28]
 80679f0:	687b      	ldr	r3, [r7, #4]
 80679f2:	6a1b      	ldr	r3, [r3, #32]
 80679f4:	431a      	orrs	r2, r3
 80679f6:	687b      	ldr	r3, [r7, #4]
 80679f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80679fa:	019b      	lsls	r3, r3, #6
 80679fc:	431a      	orrs	r2, r3
 80679fe:	687b      	ldr	r3, [r7, #4]
 8067a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8067a02:	085b      	lsrs	r3, r3, #1
 8067a04:	3b01      	subs	r3, #1
 8067a06:	041b      	lsls	r3, r3, #16
 8067a08:	431a      	orrs	r2, r3
 8067a0a:	687b      	ldr	r3, [r7, #4]
 8067a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8067a0e:	061b      	lsls	r3, r3, #24
 8067a10:	4936      	ldr	r1, [pc, #216]	; (8067aec <HAL_RCC_OscConfig+0x648>)
 8067a12:	4313      	orrs	r3, r2
 8067a14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8067a16:	4b36      	ldr	r3, [pc, #216]	; (8067af0 <HAL_RCC_OscConfig+0x64c>)
 8067a18:	2201      	movs	r2, #1
 8067a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8067a1c:	f7fb ff42 	bl	80638a4 <HAL_GetTick>
 8067a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8067a22:	e008      	b.n	8067a36 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8067a24:	f7fb ff3e 	bl	80638a4 <HAL_GetTick>
 8067a28:	4602      	mov	r2, r0
 8067a2a:	693b      	ldr	r3, [r7, #16]
 8067a2c:	1ad3      	subs	r3, r2, r3
 8067a2e:	2b02      	cmp	r3, #2
 8067a30:	d901      	bls.n	8067a36 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8067a32:	2303      	movs	r3, #3
 8067a34:	e056      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8067a36:	4b2d      	ldr	r3, [pc, #180]	; (8067aec <HAL_RCC_OscConfig+0x648>)
 8067a38:	681b      	ldr	r3, [r3, #0]
 8067a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8067a3e:	2b00      	cmp	r3, #0
 8067a40:	d0f0      	beq.n	8067a24 <HAL_RCC_OscConfig+0x580>
 8067a42:	e04e      	b.n	8067ae2 <HAL_RCC_OscConfig+0x63e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8067a44:	4b2a      	ldr	r3, [pc, #168]	; (8067af0 <HAL_RCC_OscConfig+0x64c>)
 8067a46:	2200      	movs	r2, #0
 8067a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8067a4a:	f7fb ff2b 	bl	80638a4 <HAL_GetTick>
 8067a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8067a50:	e008      	b.n	8067a64 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8067a52:	f7fb ff27 	bl	80638a4 <HAL_GetTick>
 8067a56:	4602      	mov	r2, r0
 8067a58:	693b      	ldr	r3, [r7, #16]
 8067a5a:	1ad3      	subs	r3, r2, r3
 8067a5c:	2b02      	cmp	r3, #2
 8067a5e:	d901      	bls.n	8067a64 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8067a60:	2303      	movs	r3, #3
 8067a62:	e03f      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8067a64:	4b21      	ldr	r3, [pc, #132]	; (8067aec <HAL_RCC_OscConfig+0x648>)
 8067a66:	681b      	ldr	r3, [r3, #0]
 8067a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8067a6c:	2b00      	cmp	r3, #0
 8067a6e:	d1f0      	bne.n	8067a52 <HAL_RCC_OscConfig+0x5ae>
 8067a70:	e037      	b.n	8067ae2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8067a72:	687b      	ldr	r3, [r7, #4]
 8067a74:	699b      	ldr	r3, [r3, #24]
 8067a76:	2b01      	cmp	r3, #1
 8067a78:	d101      	bne.n	8067a7e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8067a7a:	2301      	movs	r3, #1
 8067a7c:	e032      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8067a7e:	4b1b      	ldr	r3, [pc, #108]	; (8067aec <HAL_RCC_OscConfig+0x648>)
 8067a80:	685b      	ldr	r3, [r3, #4]
 8067a82:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8067a84:	687b      	ldr	r3, [r7, #4]
 8067a86:	699b      	ldr	r3, [r3, #24]
 8067a88:	2b01      	cmp	r3, #1
 8067a8a:	d028      	beq.n	8067ade <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8067a8c:	68fb      	ldr	r3, [r7, #12]
 8067a8e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8067a92:	687b      	ldr	r3, [r7, #4]
 8067a94:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8067a96:	429a      	cmp	r2, r3
 8067a98:	d121      	bne.n	8067ade <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8067a9a:	68fb      	ldr	r3, [r7, #12]
 8067a9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8067aa0:	687b      	ldr	r3, [r7, #4]
 8067aa2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8067aa4:	429a      	cmp	r2, r3
 8067aa6:	d11a      	bne.n	8067ade <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8067aa8:	68fa      	ldr	r2, [r7, #12]
 8067aaa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8067aae:	4013      	ands	r3, r2
 8067ab0:	687a      	ldr	r2, [r7, #4]
 8067ab2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8067ab4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8067ab6:	4293      	cmp	r3, r2
 8067ab8:	d111      	bne.n	8067ade <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8067aba:	68fb      	ldr	r3, [r7, #12]
 8067abc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8067ac0:	687b      	ldr	r3, [r7, #4]
 8067ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8067ac4:	085b      	lsrs	r3, r3, #1
 8067ac6:	3b01      	subs	r3, #1
 8067ac8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8067aca:	429a      	cmp	r2, r3
 8067acc:	d107      	bne.n	8067ade <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8067ace:	68fb      	ldr	r3, [r7, #12]
 8067ad0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8067ad4:	687b      	ldr	r3, [r7, #4]
 8067ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8067ad8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8067ada:	429a      	cmp	r2, r3
 8067adc:	d001      	beq.n	8067ae2 <HAL_RCC_OscConfig+0x63e>
#endif
        {
          return HAL_ERROR;
 8067ade:	2301      	movs	r3, #1
 8067ae0:	e000      	b.n	8067ae4 <HAL_RCC_OscConfig+0x640>
        }
      }
    }
  }
  return HAL_OK;
 8067ae2:	2300      	movs	r3, #0
}
 8067ae4:	4618      	mov	r0, r3
 8067ae6:	3718      	adds	r7, #24
 8067ae8:	46bd      	mov	sp, r7
 8067aea:	bd80      	pop	{r7, pc}
 8067aec:	40023800 	.word	0x40023800
 8067af0:	42470060 	.word	0x42470060

08067af4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8067af4:	b580      	push	{r7, lr}
 8067af6:	b084      	sub	sp, #16
 8067af8:	af00      	add	r7, sp, #0
 8067afa:	6078      	str	r0, [r7, #4]
 8067afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8067afe:	687b      	ldr	r3, [r7, #4]
 8067b00:	2b00      	cmp	r3, #0
 8067b02:	d101      	bne.n	8067b08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8067b04:	2301      	movs	r3, #1
 8067b06:	e174      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8067b08:	687b      	ldr	r3, [r7, #4]
 8067b0a:	681b      	ldr	r3, [r3, #0]
 8067b0c:	2b00      	cmp	r3, #0
 8067b0e:	d003      	beq.n	8067b18 <HAL_RCC_ClockConfig+0x24>
 8067b10:	687b      	ldr	r3, [r7, #4]
 8067b12:	681b      	ldr	r3, [r3, #0]
 8067b14:	2b0f      	cmp	r3, #15
 8067b16:	d904      	bls.n	8067b22 <HAL_RCC_ClockConfig+0x2e>
 8067b18:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8067b1c:	487b      	ldr	r0, [pc, #492]	; (8067d0c <HAL_RCC_ClockConfig+0x218>)
 8067b1e:	f7fb f9f6 	bl	8062f0e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8067b22:	683b      	ldr	r3, [r7, #0]
 8067b24:	2b00      	cmp	r3, #0
 8067b26:	d019      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b28:	683b      	ldr	r3, [r7, #0]
 8067b2a:	2b01      	cmp	r3, #1
 8067b2c:	d016      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b2e:	683b      	ldr	r3, [r7, #0]
 8067b30:	2b02      	cmp	r3, #2
 8067b32:	d013      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b34:	683b      	ldr	r3, [r7, #0]
 8067b36:	2b03      	cmp	r3, #3
 8067b38:	d010      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b3a:	683b      	ldr	r3, [r7, #0]
 8067b3c:	2b04      	cmp	r3, #4
 8067b3e:	d00d      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b40:	683b      	ldr	r3, [r7, #0]
 8067b42:	2b05      	cmp	r3, #5
 8067b44:	d00a      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b46:	683b      	ldr	r3, [r7, #0]
 8067b48:	2b06      	cmp	r3, #6
 8067b4a:	d007      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b4c:	683b      	ldr	r3, [r7, #0]
 8067b4e:	2b07      	cmp	r3, #7
 8067b50:	d004      	beq.n	8067b5c <HAL_RCC_ClockConfig+0x68>
 8067b52:	f240 215d 	movw	r1, #605	; 0x25d
 8067b56:	486d      	ldr	r0, [pc, #436]	; (8067d0c <HAL_RCC_ClockConfig+0x218>)
 8067b58:	f7fb f9d9 	bl	8062f0e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8067b5c:	4b6c      	ldr	r3, [pc, #432]	; (8067d10 <HAL_RCC_ClockConfig+0x21c>)
 8067b5e:	681b      	ldr	r3, [r3, #0]
 8067b60:	f003 0307 	and.w	r3, r3, #7
 8067b64:	683a      	ldr	r2, [r7, #0]
 8067b66:	429a      	cmp	r2, r3
 8067b68:	d90c      	bls.n	8067b84 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8067b6a:	4b69      	ldr	r3, [pc, #420]	; (8067d10 <HAL_RCC_ClockConfig+0x21c>)
 8067b6c:	683a      	ldr	r2, [r7, #0]
 8067b6e:	b2d2      	uxtb	r2, r2
 8067b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8067b72:	4b67      	ldr	r3, [pc, #412]	; (8067d10 <HAL_RCC_ClockConfig+0x21c>)
 8067b74:	681b      	ldr	r3, [r3, #0]
 8067b76:	f003 0307 	and.w	r3, r3, #7
 8067b7a:	683a      	ldr	r2, [r7, #0]
 8067b7c:	429a      	cmp	r2, r3
 8067b7e:	d001      	beq.n	8067b84 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8067b80:	2301      	movs	r3, #1
 8067b82:	e136      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8067b84:	687b      	ldr	r3, [r7, #4]
 8067b86:	681b      	ldr	r3, [r3, #0]
 8067b88:	f003 0302 	and.w	r3, r3, #2
 8067b8c:	2b00      	cmp	r3, #0
 8067b8e:	d049      	beq.n	8067c24 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8067b90:	687b      	ldr	r3, [r7, #4]
 8067b92:	681b      	ldr	r3, [r3, #0]
 8067b94:	f003 0304 	and.w	r3, r3, #4
 8067b98:	2b00      	cmp	r3, #0
 8067b9a:	d005      	beq.n	8067ba8 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8067b9c:	4b5d      	ldr	r3, [pc, #372]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067b9e:	689b      	ldr	r3, [r3, #8]
 8067ba0:	4a5c      	ldr	r2, [pc, #368]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067ba2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8067ba6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8067ba8:	687b      	ldr	r3, [r7, #4]
 8067baa:	681b      	ldr	r3, [r3, #0]
 8067bac:	f003 0308 	and.w	r3, r3, #8
 8067bb0:	2b00      	cmp	r3, #0
 8067bb2:	d005      	beq.n	8067bc0 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8067bb4:	4b57      	ldr	r3, [pc, #348]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067bb6:	689b      	ldr	r3, [r3, #8]
 8067bb8:	4a56      	ldr	r2, [pc, #344]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067bba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8067bbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8067bc0:	687b      	ldr	r3, [r7, #4]
 8067bc2:	689b      	ldr	r3, [r3, #8]
 8067bc4:	2b00      	cmp	r3, #0
 8067bc6:	d024      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067bc8:	687b      	ldr	r3, [r7, #4]
 8067bca:	689b      	ldr	r3, [r3, #8]
 8067bcc:	2b80      	cmp	r3, #128	; 0x80
 8067bce:	d020      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067bd0:	687b      	ldr	r3, [r7, #4]
 8067bd2:	689b      	ldr	r3, [r3, #8]
 8067bd4:	2b90      	cmp	r3, #144	; 0x90
 8067bd6:	d01c      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067bd8:	687b      	ldr	r3, [r7, #4]
 8067bda:	689b      	ldr	r3, [r3, #8]
 8067bdc:	2ba0      	cmp	r3, #160	; 0xa0
 8067bde:	d018      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067be0:	687b      	ldr	r3, [r7, #4]
 8067be2:	689b      	ldr	r3, [r3, #8]
 8067be4:	2bb0      	cmp	r3, #176	; 0xb0
 8067be6:	d014      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067be8:	687b      	ldr	r3, [r7, #4]
 8067bea:	689b      	ldr	r3, [r3, #8]
 8067bec:	2bc0      	cmp	r3, #192	; 0xc0
 8067bee:	d010      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067bf0:	687b      	ldr	r3, [r7, #4]
 8067bf2:	689b      	ldr	r3, [r3, #8]
 8067bf4:	2bd0      	cmp	r3, #208	; 0xd0
 8067bf6:	d00c      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067bf8:	687b      	ldr	r3, [r7, #4]
 8067bfa:	689b      	ldr	r3, [r3, #8]
 8067bfc:	2be0      	cmp	r3, #224	; 0xe0
 8067bfe:	d008      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067c00:	687b      	ldr	r3, [r7, #4]
 8067c02:	689b      	ldr	r3, [r3, #8]
 8067c04:	2bf0      	cmp	r3, #240	; 0xf0
 8067c06:	d004      	beq.n	8067c12 <HAL_RCC_ClockConfig+0x11e>
 8067c08:	f44f 7120 	mov.w	r1, #640	; 0x280
 8067c0c:	483f      	ldr	r0, [pc, #252]	; (8067d0c <HAL_RCC_ClockConfig+0x218>)
 8067c0e:	f7fb f97e 	bl	8062f0e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8067c12:	4b40      	ldr	r3, [pc, #256]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067c14:	689b      	ldr	r3, [r3, #8]
 8067c16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8067c1a:	687b      	ldr	r3, [r7, #4]
 8067c1c:	689b      	ldr	r3, [r3, #8]
 8067c1e:	493d      	ldr	r1, [pc, #244]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067c20:	4313      	orrs	r3, r2
 8067c22:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8067c24:	687b      	ldr	r3, [r7, #4]
 8067c26:	681b      	ldr	r3, [r3, #0]
 8067c28:	f003 0301 	and.w	r3, r3, #1
 8067c2c:	2b00      	cmp	r3, #0
 8067c2e:	d059      	beq.n	8067ce4 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8067c30:	687b      	ldr	r3, [r7, #4]
 8067c32:	685b      	ldr	r3, [r3, #4]
 8067c34:	2b00      	cmp	r3, #0
 8067c36:	d010      	beq.n	8067c5a <HAL_RCC_ClockConfig+0x166>
 8067c38:	687b      	ldr	r3, [r7, #4]
 8067c3a:	685b      	ldr	r3, [r3, #4]
 8067c3c:	2b01      	cmp	r3, #1
 8067c3e:	d00c      	beq.n	8067c5a <HAL_RCC_ClockConfig+0x166>
 8067c40:	687b      	ldr	r3, [r7, #4]
 8067c42:	685b      	ldr	r3, [r3, #4]
 8067c44:	2b02      	cmp	r3, #2
 8067c46:	d008      	beq.n	8067c5a <HAL_RCC_ClockConfig+0x166>
 8067c48:	687b      	ldr	r3, [r7, #4]
 8067c4a:	685b      	ldr	r3, [r3, #4]
 8067c4c:	2b03      	cmp	r3, #3
 8067c4e:	d004      	beq.n	8067c5a <HAL_RCC_ClockConfig+0x166>
 8067c50:	f240 2187 	movw	r1, #647	; 0x287
 8067c54:	482d      	ldr	r0, [pc, #180]	; (8067d0c <HAL_RCC_ClockConfig+0x218>)
 8067c56:	f7fb f95a 	bl	8062f0e <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8067c5a:	687b      	ldr	r3, [r7, #4]
 8067c5c:	685b      	ldr	r3, [r3, #4]
 8067c5e:	2b01      	cmp	r3, #1
 8067c60:	d107      	bne.n	8067c72 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8067c62:	4b2c      	ldr	r3, [pc, #176]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067c64:	681b      	ldr	r3, [r3, #0]
 8067c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8067c6a:	2b00      	cmp	r3, #0
 8067c6c:	d119      	bne.n	8067ca2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8067c6e:	2301      	movs	r3, #1
 8067c70:	e0bf      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8067c72:	687b      	ldr	r3, [r7, #4]
 8067c74:	685b      	ldr	r3, [r3, #4]
 8067c76:	2b02      	cmp	r3, #2
 8067c78:	d003      	beq.n	8067c82 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8067c7a:	687b      	ldr	r3, [r7, #4]
 8067c7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8067c7e:	2b03      	cmp	r3, #3
 8067c80:	d107      	bne.n	8067c92 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8067c82:	4b24      	ldr	r3, [pc, #144]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067c84:	681b      	ldr	r3, [r3, #0]
 8067c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8067c8a:	2b00      	cmp	r3, #0
 8067c8c:	d109      	bne.n	8067ca2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8067c8e:	2301      	movs	r3, #1
 8067c90:	e0af      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8067c92:	4b20      	ldr	r3, [pc, #128]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067c94:	681b      	ldr	r3, [r3, #0]
 8067c96:	f003 0302 	and.w	r3, r3, #2
 8067c9a:	2b00      	cmp	r3, #0
 8067c9c:	d101      	bne.n	8067ca2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8067c9e:	2301      	movs	r3, #1
 8067ca0:	e0a7      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8067ca2:	4b1c      	ldr	r3, [pc, #112]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067ca4:	689b      	ldr	r3, [r3, #8]
 8067ca6:	f023 0203 	bic.w	r2, r3, #3
 8067caa:	687b      	ldr	r3, [r7, #4]
 8067cac:	685b      	ldr	r3, [r3, #4]
 8067cae:	4919      	ldr	r1, [pc, #100]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067cb0:	4313      	orrs	r3, r2
 8067cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8067cb4:	f7fb fdf6 	bl	80638a4 <HAL_GetTick>
 8067cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8067cba:	e00a      	b.n	8067cd2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8067cbc:	f7fb fdf2 	bl	80638a4 <HAL_GetTick>
 8067cc0:	4602      	mov	r2, r0
 8067cc2:	68fb      	ldr	r3, [r7, #12]
 8067cc4:	1ad3      	subs	r3, r2, r3
 8067cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8067cca:	4293      	cmp	r3, r2
 8067ccc:	d901      	bls.n	8067cd2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8067cce:	2303      	movs	r3, #3
 8067cd0:	e08f      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8067cd2:	4b10      	ldr	r3, [pc, #64]	; (8067d14 <HAL_RCC_ClockConfig+0x220>)
 8067cd4:	689b      	ldr	r3, [r3, #8]
 8067cd6:	f003 020c 	and.w	r2, r3, #12
 8067cda:	687b      	ldr	r3, [r7, #4]
 8067cdc:	685b      	ldr	r3, [r3, #4]
 8067cde:	009b      	lsls	r3, r3, #2
 8067ce0:	429a      	cmp	r2, r3
 8067ce2:	d1eb      	bne.n	8067cbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8067ce4:	4b0a      	ldr	r3, [pc, #40]	; (8067d10 <HAL_RCC_ClockConfig+0x21c>)
 8067ce6:	681b      	ldr	r3, [r3, #0]
 8067ce8:	f003 0307 	and.w	r3, r3, #7
 8067cec:	683a      	ldr	r2, [r7, #0]
 8067cee:	429a      	cmp	r2, r3
 8067cf0:	d212      	bcs.n	8067d18 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8067cf2:	4b07      	ldr	r3, [pc, #28]	; (8067d10 <HAL_RCC_ClockConfig+0x21c>)
 8067cf4:	683a      	ldr	r2, [r7, #0]
 8067cf6:	b2d2      	uxtb	r2, r2
 8067cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8067cfa:	4b05      	ldr	r3, [pc, #20]	; (8067d10 <HAL_RCC_ClockConfig+0x21c>)
 8067cfc:	681b      	ldr	r3, [r3, #0]
 8067cfe:	f003 0307 	and.w	r3, r3, #7
 8067d02:	683a      	ldr	r2, [r7, #0]
 8067d04:	429a      	cmp	r2, r3
 8067d06:	d007      	beq.n	8067d18 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8067d08:	2301      	movs	r3, #1
 8067d0a:	e072      	b.n	8067df2 <HAL_RCC_ClockConfig+0x2fe>
 8067d0c:	080771a4 	.word	0x080771a4
 8067d10:	40023c00 	.word	0x40023c00
 8067d14:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8067d18:	687b      	ldr	r3, [r7, #4]
 8067d1a:	681b      	ldr	r3, [r3, #0]
 8067d1c:	f003 0304 	and.w	r3, r3, #4
 8067d20:	2b00      	cmp	r3, #0
 8067d22:	d025      	beq.n	8067d70 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8067d24:	687b      	ldr	r3, [r7, #4]
 8067d26:	68db      	ldr	r3, [r3, #12]
 8067d28:	2b00      	cmp	r3, #0
 8067d2a:	d018      	beq.n	8067d5e <HAL_RCC_ClockConfig+0x26a>
 8067d2c:	687b      	ldr	r3, [r7, #4]
 8067d2e:	68db      	ldr	r3, [r3, #12]
 8067d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8067d34:	d013      	beq.n	8067d5e <HAL_RCC_ClockConfig+0x26a>
 8067d36:	687b      	ldr	r3, [r7, #4]
 8067d38:	68db      	ldr	r3, [r3, #12]
 8067d3a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8067d3e:	d00e      	beq.n	8067d5e <HAL_RCC_ClockConfig+0x26a>
 8067d40:	687b      	ldr	r3, [r7, #4]
 8067d42:	68db      	ldr	r3, [r3, #12]
 8067d44:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8067d48:	d009      	beq.n	8067d5e <HAL_RCC_ClockConfig+0x26a>
 8067d4a:	687b      	ldr	r3, [r7, #4]
 8067d4c:	68db      	ldr	r3, [r3, #12]
 8067d4e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8067d52:	d004      	beq.n	8067d5e <HAL_RCC_ClockConfig+0x26a>
 8067d54:	f240 21c5 	movw	r1, #709	; 0x2c5
 8067d58:	4828      	ldr	r0, [pc, #160]	; (8067dfc <HAL_RCC_ClockConfig+0x308>)
 8067d5a:	f7fb f8d8 	bl	8062f0e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8067d5e:	4b28      	ldr	r3, [pc, #160]	; (8067e00 <HAL_RCC_ClockConfig+0x30c>)
 8067d60:	689b      	ldr	r3, [r3, #8]
 8067d62:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8067d66:	687b      	ldr	r3, [r7, #4]
 8067d68:	68db      	ldr	r3, [r3, #12]
 8067d6a:	4925      	ldr	r1, [pc, #148]	; (8067e00 <HAL_RCC_ClockConfig+0x30c>)
 8067d6c:	4313      	orrs	r3, r2
 8067d6e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8067d70:	687b      	ldr	r3, [r7, #4]
 8067d72:	681b      	ldr	r3, [r3, #0]
 8067d74:	f003 0308 	and.w	r3, r3, #8
 8067d78:	2b00      	cmp	r3, #0
 8067d7a:	d026      	beq.n	8067dca <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8067d7c:	687b      	ldr	r3, [r7, #4]
 8067d7e:	691b      	ldr	r3, [r3, #16]
 8067d80:	2b00      	cmp	r3, #0
 8067d82:	d018      	beq.n	8067db6 <HAL_RCC_ClockConfig+0x2c2>
 8067d84:	687b      	ldr	r3, [r7, #4]
 8067d86:	691b      	ldr	r3, [r3, #16]
 8067d88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8067d8c:	d013      	beq.n	8067db6 <HAL_RCC_ClockConfig+0x2c2>
 8067d8e:	687b      	ldr	r3, [r7, #4]
 8067d90:	691b      	ldr	r3, [r3, #16]
 8067d92:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8067d96:	d00e      	beq.n	8067db6 <HAL_RCC_ClockConfig+0x2c2>
 8067d98:	687b      	ldr	r3, [r7, #4]
 8067d9a:	691b      	ldr	r3, [r3, #16]
 8067d9c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8067da0:	d009      	beq.n	8067db6 <HAL_RCC_ClockConfig+0x2c2>
 8067da2:	687b      	ldr	r3, [r7, #4]
 8067da4:	691b      	ldr	r3, [r3, #16]
 8067da6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8067daa:	d004      	beq.n	8067db6 <HAL_RCC_ClockConfig+0x2c2>
 8067dac:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8067db0:	4812      	ldr	r0, [pc, #72]	; (8067dfc <HAL_RCC_ClockConfig+0x308>)
 8067db2:	f7fb f8ac 	bl	8062f0e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8067db6:	4b12      	ldr	r3, [pc, #72]	; (8067e00 <HAL_RCC_ClockConfig+0x30c>)
 8067db8:	689b      	ldr	r3, [r3, #8]
 8067dba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8067dbe:	687b      	ldr	r3, [r7, #4]
 8067dc0:	691b      	ldr	r3, [r3, #16]
 8067dc2:	00db      	lsls	r3, r3, #3
 8067dc4:	490e      	ldr	r1, [pc, #56]	; (8067e00 <HAL_RCC_ClockConfig+0x30c>)
 8067dc6:	4313      	orrs	r3, r2
 8067dc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8067dca:	f000 f821 	bl	8067e10 <HAL_RCC_GetSysClockFreq>
 8067dce:	4602      	mov	r2, r0
 8067dd0:	4b0b      	ldr	r3, [pc, #44]	; (8067e00 <HAL_RCC_ClockConfig+0x30c>)
 8067dd2:	689b      	ldr	r3, [r3, #8]
 8067dd4:	091b      	lsrs	r3, r3, #4
 8067dd6:	f003 030f 	and.w	r3, r3, #15
 8067dda:	490a      	ldr	r1, [pc, #40]	; (8067e04 <HAL_RCC_ClockConfig+0x310>)
 8067ddc:	5ccb      	ldrb	r3, [r1, r3]
 8067dde:	fa22 f303 	lsr.w	r3, r2, r3
 8067de2:	4a09      	ldr	r2, [pc, #36]	; (8067e08 <HAL_RCC_ClockConfig+0x314>)
 8067de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8067de6:	4b09      	ldr	r3, [pc, #36]	; (8067e0c <HAL_RCC_ClockConfig+0x318>)
 8067de8:	681b      	ldr	r3, [r3, #0]
 8067dea:	4618      	mov	r0, r3
 8067dec:	f7fb fa24 	bl	8063238 <HAL_InitTick>

  return HAL_OK;
 8067df0:	2300      	movs	r3, #0
}
 8067df2:	4618      	mov	r0, r3
 8067df4:	3710      	adds	r7, #16
 8067df6:	46bd      	mov	sp, r7
 8067df8:	bd80      	pop	{r7, pc}
 8067dfa:	bf00      	nop
 8067dfc:	080771a4 	.word	0x080771a4
 8067e00:	40023800 	.word	0x40023800
 8067e04:	080774e0 	.word	0x080774e0
 8067e08:	20000000 	.word	0x20000000
 8067e0c:	20000004 	.word	0x20000004

08067e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8067e10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8067e14:	b084      	sub	sp, #16
 8067e16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8067e18:	2300      	movs	r3, #0
 8067e1a:	607b      	str	r3, [r7, #4]
 8067e1c:	2300      	movs	r3, #0
 8067e1e:	60fb      	str	r3, [r7, #12]
 8067e20:	2300      	movs	r3, #0
 8067e22:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8067e24:	2300      	movs	r3, #0
 8067e26:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8067e28:	4b67      	ldr	r3, [pc, #412]	; (8067fc8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8067e2a:	689b      	ldr	r3, [r3, #8]
 8067e2c:	f003 030c 	and.w	r3, r3, #12
 8067e30:	2b08      	cmp	r3, #8
 8067e32:	d00d      	beq.n	8067e50 <HAL_RCC_GetSysClockFreq+0x40>
 8067e34:	2b08      	cmp	r3, #8
 8067e36:	f200 80bd 	bhi.w	8067fb4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8067e3a:	2b00      	cmp	r3, #0
 8067e3c:	d002      	beq.n	8067e44 <HAL_RCC_GetSysClockFreq+0x34>
 8067e3e:	2b04      	cmp	r3, #4
 8067e40:	d003      	beq.n	8067e4a <HAL_RCC_GetSysClockFreq+0x3a>
 8067e42:	e0b7      	b.n	8067fb4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8067e44:	4b61      	ldr	r3, [pc, #388]	; (8067fcc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8067e46:	60bb      	str	r3, [r7, #8]
       break;
 8067e48:	e0b7      	b.n	8067fba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8067e4a:	4b61      	ldr	r3, [pc, #388]	; (8067fd0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8067e4c:	60bb      	str	r3, [r7, #8]
      break;
 8067e4e:	e0b4      	b.n	8067fba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8067e50:	4b5d      	ldr	r3, [pc, #372]	; (8067fc8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8067e52:	685b      	ldr	r3, [r3, #4]
 8067e54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8067e58:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8067e5a:	4b5b      	ldr	r3, [pc, #364]	; (8067fc8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8067e5c:	685b      	ldr	r3, [r3, #4]
 8067e5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8067e62:	2b00      	cmp	r3, #0
 8067e64:	d04d      	beq.n	8067f02 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8067e66:	4b58      	ldr	r3, [pc, #352]	; (8067fc8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8067e68:	685b      	ldr	r3, [r3, #4]
 8067e6a:	099b      	lsrs	r3, r3, #6
 8067e6c:	461a      	mov	r2, r3
 8067e6e:	f04f 0300 	mov.w	r3, #0
 8067e72:	f240 10ff 	movw	r0, #511	; 0x1ff
 8067e76:	f04f 0100 	mov.w	r1, #0
 8067e7a:	ea02 0800 	and.w	r8, r2, r0
 8067e7e:	ea03 0901 	and.w	r9, r3, r1
 8067e82:	4640      	mov	r0, r8
 8067e84:	4649      	mov	r1, r9
 8067e86:	f04f 0200 	mov.w	r2, #0
 8067e8a:	f04f 0300 	mov.w	r3, #0
 8067e8e:	014b      	lsls	r3, r1, #5
 8067e90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8067e94:	0142      	lsls	r2, r0, #5
 8067e96:	4610      	mov	r0, r2
 8067e98:	4619      	mov	r1, r3
 8067e9a:	ebb0 0008 	subs.w	r0, r0, r8
 8067e9e:	eb61 0109 	sbc.w	r1, r1, r9
 8067ea2:	f04f 0200 	mov.w	r2, #0
 8067ea6:	f04f 0300 	mov.w	r3, #0
 8067eaa:	018b      	lsls	r3, r1, #6
 8067eac:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8067eb0:	0182      	lsls	r2, r0, #6
 8067eb2:	1a12      	subs	r2, r2, r0
 8067eb4:	eb63 0301 	sbc.w	r3, r3, r1
 8067eb8:	f04f 0000 	mov.w	r0, #0
 8067ebc:	f04f 0100 	mov.w	r1, #0
 8067ec0:	00d9      	lsls	r1, r3, #3
 8067ec2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8067ec6:	00d0      	lsls	r0, r2, #3
 8067ec8:	4602      	mov	r2, r0
 8067eca:	460b      	mov	r3, r1
 8067ecc:	eb12 0208 	adds.w	r2, r2, r8
 8067ed0:	eb43 0309 	adc.w	r3, r3, r9
 8067ed4:	f04f 0000 	mov.w	r0, #0
 8067ed8:	f04f 0100 	mov.w	r1, #0
 8067edc:	0259      	lsls	r1, r3, #9
 8067ede:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8067ee2:	0250      	lsls	r0, r2, #9
 8067ee4:	4602      	mov	r2, r0
 8067ee6:	460b      	mov	r3, r1
 8067ee8:	4610      	mov	r0, r2
 8067eea:	4619      	mov	r1, r3
 8067eec:	687b      	ldr	r3, [r7, #4]
 8067eee:	461a      	mov	r2, r3
 8067ef0:	f04f 0300 	mov.w	r3, #0
 8067ef4:	f7f8 ff30 	bl	8060d58 <__aeabi_uldivmod>
 8067ef8:	4602      	mov	r2, r0
 8067efa:	460b      	mov	r3, r1
 8067efc:	4613      	mov	r3, r2
 8067efe:	60fb      	str	r3, [r7, #12]
 8067f00:	e04a      	b.n	8067f98 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8067f02:	4b31      	ldr	r3, [pc, #196]	; (8067fc8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8067f04:	685b      	ldr	r3, [r3, #4]
 8067f06:	099b      	lsrs	r3, r3, #6
 8067f08:	461a      	mov	r2, r3
 8067f0a:	f04f 0300 	mov.w	r3, #0
 8067f0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8067f12:	f04f 0100 	mov.w	r1, #0
 8067f16:	ea02 0400 	and.w	r4, r2, r0
 8067f1a:	ea03 0501 	and.w	r5, r3, r1
 8067f1e:	4620      	mov	r0, r4
 8067f20:	4629      	mov	r1, r5
 8067f22:	f04f 0200 	mov.w	r2, #0
 8067f26:	f04f 0300 	mov.w	r3, #0
 8067f2a:	014b      	lsls	r3, r1, #5
 8067f2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8067f30:	0142      	lsls	r2, r0, #5
 8067f32:	4610      	mov	r0, r2
 8067f34:	4619      	mov	r1, r3
 8067f36:	1b00      	subs	r0, r0, r4
 8067f38:	eb61 0105 	sbc.w	r1, r1, r5
 8067f3c:	f04f 0200 	mov.w	r2, #0
 8067f40:	f04f 0300 	mov.w	r3, #0
 8067f44:	018b      	lsls	r3, r1, #6
 8067f46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8067f4a:	0182      	lsls	r2, r0, #6
 8067f4c:	1a12      	subs	r2, r2, r0
 8067f4e:	eb63 0301 	sbc.w	r3, r3, r1
 8067f52:	f04f 0000 	mov.w	r0, #0
 8067f56:	f04f 0100 	mov.w	r1, #0
 8067f5a:	00d9      	lsls	r1, r3, #3
 8067f5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8067f60:	00d0      	lsls	r0, r2, #3
 8067f62:	4602      	mov	r2, r0
 8067f64:	460b      	mov	r3, r1
 8067f66:	1912      	adds	r2, r2, r4
 8067f68:	eb45 0303 	adc.w	r3, r5, r3
 8067f6c:	f04f 0000 	mov.w	r0, #0
 8067f70:	f04f 0100 	mov.w	r1, #0
 8067f74:	0299      	lsls	r1, r3, #10
 8067f76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8067f7a:	0290      	lsls	r0, r2, #10
 8067f7c:	4602      	mov	r2, r0
 8067f7e:	460b      	mov	r3, r1
 8067f80:	4610      	mov	r0, r2
 8067f82:	4619      	mov	r1, r3
 8067f84:	687b      	ldr	r3, [r7, #4]
 8067f86:	461a      	mov	r2, r3
 8067f88:	f04f 0300 	mov.w	r3, #0
 8067f8c:	f7f8 fee4 	bl	8060d58 <__aeabi_uldivmod>
 8067f90:	4602      	mov	r2, r0
 8067f92:	460b      	mov	r3, r1
 8067f94:	4613      	mov	r3, r2
 8067f96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8067f98:	4b0b      	ldr	r3, [pc, #44]	; (8067fc8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8067f9a:	685b      	ldr	r3, [r3, #4]
 8067f9c:	0c1b      	lsrs	r3, r3, #16
 8067f9e:	f003 0303 	and.w	r3, r3, #3
 8067fa2:	3301      	adds	r3, #1
 8067fa4:	005b      	lsls	r3, r3, #1
 8067fa6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8067fa8:	68fa      	ldr	r2, [r7, #12]
 8067faa:	683b      	ldr	r3, [r7, #0]
 8067fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8067fb0:	60bb      	str	r3, [r7, #8]
      break;
 8067fb2:	e002      	b.n	8067fba <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8067fb4:	4b05      	ldr	r3, [pc, #20]	; (8067fcc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8067fb6:	60bb      	str	r3, [r7, #8]
      break;
 8067fb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8067fba:	68bb      	ldr	r3, [r7, #8]
}
 8067fbc:	4618      	mov	r0, r3
 8067fbe:	3710      	adds	r7, #16
 8067fc0:	46bd      	mov	sp, r7
 8067fc2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8067fc6:	bf00      	nop
 8067fc8:	40023800 	.word	0x40023800
 8067fcc:	00f42400 	.word	0x00f42400
 8067fd0:	007a1200 	.word	0x007a1200

08067fd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8067fd4:	b480      	push	{r7}
 8067fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8067fd8:	4b03      	ldr	r3, [pc, #12]	; (8067fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8067fda:	681b      	ldr	r3, [r3, #0]
}
 8067fdc:	4618      	mov	r0, r3
 8067fde:	46bd      	mov	sp, r7
 8067fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8067fe4:	4770      	bx	lr
 8067fe6:	bf00      	nop
 8067fe8:	20000000 	.word	0x20000000

08067fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8067fec:	b580      	push	{r7, lr}
 8067fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8067ff0:	f7ff fff0 	bl	8067fd4 <HAL_RCC_GetHCLKFreq>
 8067ff4:	4602      	mov	r2, r0
 8067ff6:	4b05      	ldr	r3, [pc, #20]	; (806800c <HAL_RCC_GetPCLK1Freq+0x20>)
 8067ff8:	689b      	ldr	r3, [r3, #8]
 8067ffa:	0a9b      	lsrs	r3, r3, #10
 8067ffc:	f003 0307 	and.w	r3, r3, #7
 8068000:	4903      	ldr	r1, [pc, #12]	; (8068010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8068002:	5ccb      	ldrb	r3, [r1, r3]
 8068004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8068008:	4618      	mov	r0, r3
 806800a:	bd80      	pop	{r7, pc}
 806800c:	40023800 	.word	0x40023800
 8068010:	080774f0 	.word	0x080774f0

08068014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8068014:	b580      	push	{r7, lr}
 8068016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8068018:	f7ff ffdc 	bl	8067fd4 <HAL_RCC_GetHCLKFreq>
 806801c:	4602      	mov	r2, r0
 806801e:	4b05      	ldr	r3, [pc, #20]	; (8068034 <HAL_RCC_GetPCLK2Freq+0x20>)
 8068020:	689b      	ldr	r3, [r3, #8]
 8068022:	0b5b      	lsrs	r3, r3, #13
 8068024:	f003 0307 	and.w	r3, r3, #7
 8068028:	4903      	ldr	r1, [pc, #12]	; (8068038 <HAL_RCC_GetPCLK2Freq+0x24>)
 806802a:	5ccb      	ldrb	r3, [r1, r3]
 806802c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8068030:	4618      	mov	r0, r3
 8068032:	bd80      	pop	{r7, pc}
 8068034:	40023800 	.word	0x40023800
 8068038:	080774f0 	.word	0x080774f0

0806803c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 806803c:	b480      	push	{r7}
 806803e:	b083      	sub	sp, #12
 8068040:	af00      	add	r7, sp, #0
 8068042:	6078      	str	r0, [r7, #4]
 8068044:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8068046:	687b      	ldr	r3, [r7, #4]
 8068048:	220f      	movs	r2, #15
 806804a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 806804c:	4b12      	ldr	r3, [pc, #72]	; (8068098 <HAL_RCC_GetClockConfig+0x5c>)
 806804e:	689b      	ldr	r3, [r3, #8]
 8068050:	f003 0203 	and.w	r2, r3, #3
 8068054:	687b      	ldr	r3, [r7, #4]
 8068056:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8068058:	4b0f      	ldr	r3, [pc, #60]	; (8068098 <HAL_RCC_GetClockConfig+0x5c>)
 806805a:	689b      	ldr	r3, [r3, #8]
 806805c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8068060:	687b      	ldr	r3, [r7, #4]
 8068062:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8068064:	4b0c      	ldr	r3, [pc, #48]	; (8068098 <HAL_RCC_GetClockConfig+0x5c>)
 8068066:	689b      	ldr	r3, [r3, #8]
 8068068:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 806806c:	687b      	ldr	r3, [r7, #4]
 806806e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8068070:	4b09      	ldr	r3, [pc, #36]	; (8068098 <HAL_RCC_GetClockConfig+0x5c>)
 8068072:	689b      	ldr	r3, [r3, #8]
 8068074:	08db      	lsrs	r3, r3, #3
 8068076:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 806807a:	687b      	ldr	r3, [r7, #4]
 806807c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 806807e:	4b07      	ldr	r3, [pc, #28]	; (806809c <HAL_RCC_GetClockConfig+0x60>)
 8068080:	681b      	ldr	r3, [r3, #0]
 8068082:	f003 0207 	and.w	r2, r3, #7
 8068086:	683b      	ldr	r3, [r7, #0]
 8068088:	601a      	str	r2, [r3, #0]
}
 806808a:	bf00      	nop
 806808c:	370c      	adds	r7, #12
 806808e:	46bd      	mov	sp, r7
 8068090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8068094:	4770      	bx	lr
 8068096:	bf00      	nop
 8068098:	40023800 	.word	0x40023800
 806809c:	40023c00 	.word	0x40023c00

080680a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80680a0:	b580      	push	{r7, lr}
 80680a2:	b086      	sub	sp, #24
 80680a4:	af00      	add	r7, sp, #0
 80680a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80680a8:	2300      	movs	r3, #0
 80680aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80680ac:	2300      	movs	r3, #0
 80680ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80680b0:	687b      	ldr	r3, [r7, #4]
 80680b2:	681b      	ldr	r3, [r3, #0]
 80680b4:	2b00      	cmp	r3, #0
 80680b6:	d003      	beq.n	80680c0 <HAL_RCCEx_PeriphCLKConfig+0x20>
 80680b8:	687b      	ldr	r3, [r7, #4]
 80680ba:	681b      	ldr	r3, [r3, #0]
 80680bc:	2b0f      	cmp	r3, #15
 80680be:	d904      	bls.n	80680ca <HAL_RCCEx_PeriphCLKConfig+0x2a>
 80680c0:	f640 11d9 	movw	r1, #2521	; 0x9d9
 80680c4:	489d      	ldr	r0, [pc, #628]	; (806833c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80680c6:	f7fa ff22 	bl	8062f0e <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80680ca:	687b      	ldr	r3, [r7, #4]
 80680cc:	681b      	ldr	r3, [r3, #0]
 80680ce:	f003 0301 	and.w	r3, r3, #1
 80680d2:	2b00      	cmp	r3, #0
 80680d4:	d105      	bne.n	80680e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80680d6:	687b      	ldr	r3, [r7, #4]
 80680d8:	681b      	ldr	r3, [r3, #0]
 80680da:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80680de:	2b00      	cmp	r3, #0
 80680e0:	d060      	beq.n	80681a4 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80680e2:	687b      	ldr	r3, [r7, #4]
 80680e4:	68db      	ldr	r3, [r3, #12]
 80680e6:	2b01      	cmp	r3, #1
 80680e8:	d903      	bls.n	80680f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80680ea:	687b      	ldr	r3, [r7, #4]
 80680ec:	68db      	ldr	r3, [r3, #12]
 80680ee:	2b07      	cmp	r3, #7
 80680f0:	d904      	bls.n	80680fc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80680f2:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 80680f6:	4891      	ldr	r0, [pc, #580]	; (806833c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80680f8:	f7fa ff09 	bl	8062f0e <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80680fc:	687b      	ldr	r3, [r7, #4]
 80680fe:	689b      	ldr	r3, [r3, #8]
 8068100:	2b31      	cmp	r3, #49	; 0x31
 8068102:	d904      	bls.n	806810e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8068104:	687b      	ldr	r3, [r7, #4]
 8068106:	689b      	ldr	r3, [r3, #8]
 8068108:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 806810c:	d904      	bls.n	8068118 <HAL_RCCEx_PeriphCLKConfig+0x78>
 806810e:	f640 11e1 	movw	r1, #2529	; 0x9e1
 8068112:	488a      	ldr	r0, [pc, #552]	; (806833c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8068114:	f7fa fefb 	bl	8062f0e <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 8068118:	687b      	ldr	r3, [r7, #4]
 806811a:	685b      	ldr	r3, [r3, #4]
 806811c:	2b01      	cmp	r3, #1
 806811e:	d903      	bls.n	8068128 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8068120:	687b      	ldr	r3, [r7, #4]
 8068122:	685b      	ldr	r3, [r3, #4]
 8068124:	2b3f      	cmp	r3, #63	; 0x3f
 8068126:	d904      	bls.n	8068132 <HAL_RCCEx_PeriphCLKConfig+0x92>
 8068128:	f640 11e3 	movw	r1, #2531	; 0x9e3
 806812c:	4883      	ldr	r0, [pc, #524]	; (806833c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 806812e:	f7fa feee 	bl	8062f0e <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8068132:	4b83      	ldr	r3, [pc, #524]	; (8068340 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8068134:	2200      	movs	r2, #0
 8068136:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8068138:	f7fb fbb4 	bl	80638a4 <HAL_GetTick>
 806813c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 806813e:	e008      	b.n	8068152 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8068140:	f7fb fbb0 	bl	80638a4 <HAL_GetTick>
 8068144:	4602      	mov	r2, r0
 8068146:	697b      	ldr	r3, [r7, #20]
 8068148:	1ad3      	subs	r3, r2, r3
 806814a:	2b02      	cmp	r3, #2
 806814c:	d901      	bls.n	8068152 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 806814e:	2303      	movs	r3, #3
 8068150:	e1ae      	b.n	80684b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8068152:	4b7c      	ldr	r3, [pc, #496]	; (8068344 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8068154:	681b      	ldr	r3, [r3, #0]
 8068156:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 806815a:	2b00      	cmp	r3, #0
 806815c:	d1f0      	bne.n	8068140 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 806815e:	687b      	ldr	r3, [r7, #4]
 8068160:	685a      	ldr	r2, [r3, #4]
 8068162:	687b      	ldr	r3, [r7, #4]
 8068164:	689b      	ldr	r3, [r3, #8]
 8068166:	019b      	lsls	r3, r3, #6
 8068168:	431a      	orrs	r2, r3
 806816a:	687b      	ldr	r3, [r7, #4]
 806816c:	68db      	ldr	r3, [r3, #12]
 806816e:	071b      	lsls	r3, r3, #28
 8068170:	4974      	ldr	r1, [pc, #464]	; (8068344 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8068172:	4313      	orrs	r3, r2
 8068174:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8068178:	4b71      	ldr	r3, [pc, #452]	; (8068340 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 806817a:	2201      	movs	r2, #1
 806817c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 806817e:	f7fb fb91 	bl	80638a4 <HAL_GetTick>
 8068182:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8068184:	e008      	b.n	8068198 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8068186:	f7fb fb8d 	bl	80638a4 <HAL_GetTick>
 806818a:	4602      	mov	r2, r0
 806818c:	697b      	ldr	r3, [r7, #20]
 806818e:	1ad3      	subs	r3, r2, r3
 8068190:	2b02      	cmp	r3, #2
 8068192:	d901      	bls.n	8068198 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8068194:	2303      	movs	r3, #3
 8068196:	e18b      	b.n	80684b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8068198:	4b6a      	ldr	r3, [pc, #424]	; (8068344 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 806819a:	681b      	ldr	r3, [r3, #0]
 806819c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80681a0:	2b00      	cmp	r3, #0
 80681a2:	d0f0      	beq.n	8068186 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80681a4:	687b      	ldr	r3, [r7, #4]
 80681a6:	681b      	ldr	r3, [r3, #0]
 80681a8:	f003 0302 	and.w	r3, r3, #2
 80681ac:	2b00      	cmp	r3, #0
 80681ae:	f000 8174 	beq.w	806849a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80681b2:	687b      	ldr	r3, [r7, #4]
 80681b4:	691b      	ldr	r3, [r3, #16]
 80681b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80681ba:	f000 80a6 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80681be:	687b      	ldr	r3, [r7, #4]
 80681c0:	691b      	ldr	r3, [r3, #16]
 80681c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80681c6:	f000 80a0 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80681ca:	687b      	ldr	r3, [r7, #4]
 80681cc:	691b      	ldr	r3, [r3, #16]
 80681ce:	4a5e      	ldr	r2, [pc, #376]	; (8068348 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80681d0:	4293      	cmp	r3, r2
 80681d2:	f000 809a 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80681d6:	687b      	ldr	r3, [r7, #4]
 80681d8:	691b      	ldr	r3, [r3, #16]
 80681da:	4a5c      	ldr	r2, [pc, #368]	; (806834c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80681dc:	4293      	cmp	r3, r2
 80681de:	f000 8094 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80681e2:	687b      	ldr	r3, [r7, #4]
 80681e4:	691b      	ldr	r3, [r3, #16]
 80681e6:	4a5a      	ldr	r2, [pc, #360]	; (8068350 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80681e8:	4293      	cmp	r3, r2
 80681ea:	f000 808e 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80681ee:	687b      	ldr	r3, [r7, #4]
 80681f0:	691b      	ldr	r3, [r3, #16]
 80681f2:	4a58      	ldr	r2, [pc, #352]	; (8068354 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80681f4:	4293      	cmp	r3, r2
 80681f6:	f000 8088 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80681fa:	687b      	ldr	r3, [r7, #4]
 80681fc:	691b      	ldr	r3, [r3, #16]
 80681fe:	4a56      	ldr	r2, [pc, #344]	; (8068358 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8068200:	4293      	cmp	r3, r2
 8068202:	f000 8082 	beq.w	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068206:	687b      	ldr	r3, [r7, #4]
 8068208:	691b      	ldr	r3, [r3, #16]
 806820a:	4a54      	ldr	r2, [pc, #336]	; (806835c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 806820c:	4293      	cmp	r3, r2
 806820e:	d07c      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068210:	687b      	ldr	r3, [r7, #4]
 8068212:	691b      	ldr	r3, [r3, #16]
 8068214:	4a52      	ldr	r2, [pc, #328]	; (8068360 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8068216:	4293      	cmp	r3, r2
 8068218:	d077      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 806821a:	687b      	ldr	r3, [r7, #4]
 806821c:	691b      	ldr	r3, [r3, #16]
 806821e:	4a51      	ldr	r2, [pc, #324]	; (8068364 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8068220:	4293      	cmp	r3, r2
 8068222:	d072      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068224:	687b      	ldr	r3, [r7, #4]
 8068226:	691b      	ldr	r3, [r3, #16]
 8068228:	4a4f      	ldr	r2, [pc, #316]	; (8068368 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 806822a:	4293      	cmp	r3, r2
 806822c:	d06d      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 806822e:	687b      	ldr	r3, [r7, #4]
 8068230:	691b      	ldr	r3, [r3, #16]
 8068232:	4a4e      	ldr	r2, [pc, #312]	; (806836c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8068234:	4293      	cmp	r3, r2
 8068236:	d068      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068238:	687b      	ldr	r3, [r7, #4]
 806823a:	691b      	ldr	r3, [r3, #16]
 806823c:	4a4c      	ldr	r2, [pc, #304]	; (8068370 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 806823e:	4293      	cmp	r3, r2
 8068240:	d063      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068242:	687b      	ldr	r3, [r7, #4]
 8068244:	691b      	ldr	r3, [r3, #16]
 8068246:	4a4b      	ldr	r2, [pc, #300]	; (8068374 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8068248:	4293      	cmp	r3, r2
 806824a:	d05e      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 806824c:	687b      	ldr	r3, [r7, #4]
 806824e:	691b      	ldr	r3, [r3, #16]
 8068250:	4a49      	ldr	r2, [pc, #292]	; (8068378 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8068252:	4293      	cmp	r3, r2
 8068254:	d059      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068256:	687b      	ldr	r3, [r7, #4]
 8068258:	691b      	ldr	r3, [r3, #16]
 806825a:	4a48      	ldr	r2, [pc, #288]	; (806837c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 806825c:	4293      	cmp	r3, r2
 806825e:	d054      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068260:	687b      	ldr	r3, [r7, #4]
 8068262:	691b      	ldr	r3, [r3, #16]
 8068264:	4a46      	ldr	r2, [pc, #280]	; (8068380 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8068266:	4293      	cmp	r3, r2
 8068268:	d04f      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 806826a:	687b      	ldr	r3, [r7, #4]
 806826c:	691b      	ldr	r3, [r3, #16]
 806826e:	4a45      	ldr	r2, [pc, #276]	; (8068384 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8068270:	4293      	cmp	r3, r2
 8068272:	d04a      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068274:	687b      	ldr	r3, [r7, #4]
 8068276:	691b      	ldr	r3, [r3, #16]
 8068278:	4a43      	ldr	r2, [pc, #268]	; (8068388 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 806827a:	4293      	cmp	r3, r2
 806827c:	d045      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 806827e:	687b      	ldr	r3, [r7, #4]
 8068280:	691b      	ldr	r3, [r3, #16]
 8068282:	4a42      	ldr	r2, [pc, #264]	; (806838c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8068284:	4293      	cmp	r3, r2
 8068286:	d040      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068288:	687b      	ldr	r3, [r7, #4]
 806828a:	691b      	ldr	r3, [r3, #16]
 806828c:	4a40      	ldr	r2, [pc, #256]	; (8068390 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 806828e:	4293      	cmp	r3, r2
 8068290:	d03b      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068292:	687b      	ldr	r3, [r7, #4]
 8068294:	691b      	ldr	r3, [r3, #16]
 8068296:	4a3f      	ldr	r2, [pc, #252]	; (8068394 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8068298:	4293      	cmp	r3, r2
 806829a:	d036      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 806829c:	687b      	ldr	r3, [r7, #4]
 806829e:	691b      	ldr	r3, [r3, #16]
 80682a0:	4a3d      	ldr	r2, [pc, #244]	; (8068398 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80682a2:	4293      	cmp	r3, r2
 80682a4:	d031      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682a6:	687b      	ldr	r3, [r7, #4]
 80682a8:	691b      	ldr	r3, [r3, #16]
 80682aa:	4a3c      	ldr	r2, [pc, #240]	; (806839c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80682ac:	4293      	cmp	r3, r2
 80682ae:	d02c      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682b0:	687b      	ldr	r3, [r7, #4]
 80682b2:	691b      	ldr	r3, [r3, #16]
 80682b4:	4a3a      	ldr	r2, [pc, #232]	; (80683a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80682b6:	4293      	cmp	r3, r2
 80682b8:	d027      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682ba:	687b      	ldr	r3, [r7, #4]
 80682bc:	691b      	ldr	r3, [r3, #16]
 80682be:	4a39      	ldr	r2, [pc, #228]	; (80683a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80682c0:	4293      	cmp	r3, r2
 80682c2:	d022      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682c4:	687b      	ldr	r3, [r7, #4]
 80682c6:	691b      	ldr	r3, [r3, #16]
 80682c8:	4a37      	ldr	r2, [pc, #220]	; (80683a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80682ca:	4293      	cmp	r3, r2
 80682cc:	d01d      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682ce:	687b      	ldr	r3, [r7, #4]
 80682d0:	691b      	ldr	r3, [r3, #16]
 80682d2:	4a36      	ldr	r2, [pc, #216]	; (80683ac <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80682d4:	4293      	cmp	r3, r2
 80682d6:	d018      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682d8:	687b      	ldr	r3, [r7, #4]
 80682da:	691b      	ldr	r3, [r3, #16]
 80682dc:	4a34      	ldr	r2, [pc, #208]	; (80683b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80682de:	4293      	cmp	r3, r2
 80682e0:	d013      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682e2:	687b      	ldr	r3, [r7, #4]
 80682e4:	691b      	ldr	r3, [r3, #16]
 80682e6:	4a33      	ldr	r2, [pc, #204]	; (80683b4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80682e8:	4293      	cmp	r3, r2
 80682ea:	d00e      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682ec:	687b      	ldr	r3, [r7, #4]
 80682ee:	691b      	ldr	r3, [r3, #16]
 80682f0:	4a31      	ldr	r2, [pc, #196]	; (80683b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80682f2:	4293      	cmp	r3, r2
 80682f4:	d009      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80682f6:	687b      	ldr	r3, [r7, #4]
 80682f8:	691b      	ldr	r3, [r3, #16]
 80682fa:	4a30      	ldr	r2, [pc, #192]	; (80683bc <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80682fc:	4293      	cmp	r3, r2
 80682fe:	d004      	beq.n	806830a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8068300:	f640 2112 	movw	r1, #2578	; 0xa12
 8068304:	480d      	ldr	r0, [pc, #52]	; (806833c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8068306:	f7fa fe02 	bl	8062f0e <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 806830a:	2300      	movs	r3, #0
 806830c:	60fb      	str	r3, [r7, #12]
 806830e:	4b0d      	ldr	r3, [pc, #52]	; (8068344 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8068310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8068312:	4a0c      	ldr	r2, [pc, #48]	; (8068344 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8068314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8068318:	6413      	str	r3, [r2, #64]	; 0x40
 806831a:	4b0a      	ldr	r3, [pc, #40]	; (8068344 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 806831c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806831e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8068322:	60fb      	str	r3, [r7, #12]
 8068324:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8068326:	4b26      	ldr	r3, [pc, #152]	; (80683c0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8068328:	681b      	ldr	r3, [r3, #0]
 806832a:	4a25      	ldr	r2, [pc, #148]	; (80683c0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 806832c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8068330:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8068332:	f7fb fab7 	bl	80638a4 <HAL_GetTick>
 8068336:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8068338:	e04d      	b.n	80683d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 806833a:	bf00      	nop
 806833c:	080771dc 	.word	0x080771dc
 8068340:	42470068 	.word	0x42470068
 8068344:	40023800 	.word	0x40023800
 8068348:	00020300 	.word	0x00020300
 806834c:	00030300 	.word	0x00030300
 8068350:	00040300 	.word	0x00040300
 8068354:	00050300 	.word	0x00050300
 8068358:	00060300 	.word	0x00060300
 806835c:	00070300 	.word	0x00070300
 8068360:	00080300 	.word	0x00080300
 8068364:	00090300 	.word	0x00090300
 8068368:	000a0300 	.word	0x000a0300
 806836c:	000b0300 	.word	0x000b0300
 8068370:	000c0300 	.word	0x000c0300
 8068374:	000d0300 	.word	0x000d0300
 8068378:	000e0300 	.word	0x000e0300
 806837c:	000f0300 	.word	0x000f0300
 8068380:	00100300 	.word	0x00100300
 8068384:	00110300 	.word	0x00110300
 8068388:	00120300 	.word	0x00120300
 806838c:	00130300 	.word	0x00130300
 8068390:	00140300 	.word	0x00140300
 8068394:	00150300 	.word	0x00150300
 8068398:	00160300 	.word	0x00160300
 806839c:	00170300 	.word	0x00170300
 80683a0:	00180300 	.word	0x00180300
 80683a4:	00190300 	.word	0x00190300
 80683a8:	001a0300 	.word	0x001a0300
 80683ac:	001b0300 	.word	0x001b0300
 80683b0:	001c0300 	.word	0x001c0300
 80683b4:	001d0300 	.word	0x001d0300
 80683b8:	001e0300 	.word	0x001e0300
 80683bc:	001f0300 	.word	0x001f0300
 80683c0:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80683c4:	f7fb fa6e 	bl	80638a4 <HAL_GetTick>
 80683c8:	4602      	mov	r2, r0
 80683ca:	697b      	ldr	r3, [r7, #20]
 80683cc:	1ad3      	subs	r3, r2, r3
 80683ce:	2b02      	cmp	r3, #2
 80683d0:	d901      	bls.n	80683d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
      {
        return HAL_TIMEOUT;
 80683d2:	2303      	movs	r3, #3
 80683d4:	e06c      	b.n	80684b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80683d6:	4b38      	ldr	r3, [pc, #224]	; (80684b8 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 80683d8:	681b      	ldr	r3, [r3, #0]
 80683da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80683de:	2b00      	cmp	r3, #0
 80683e0:	d0f0      	beq.n	80683c4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80683e2:	4b36      	ldr	r3, [pc, #216]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80683e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80683e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80683ea:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80683ec:	693b      	ldr	r3, [r7, #16]
 80683ee:	2b00      	cmp	r3, #0
 80683f0:	d02f      	beq.n	8068452 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 80683f2:	687b      	ldr	r3, [r7, #4]
 80683f4:	691b      	ldr	r3, [r3, #16]
 80683f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80683fa:	693a      	ldr	r2, [r7, #16]
 80683fc:	429a      	cmp	r2, r3
 80683fe:	d028      	beq.n	8068452 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8068400:	4b2e      	ldr	r3, [pc, #184]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8068404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8068408:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 806840a:	4b2d      	ldr	r3, [pc, #180]	; (80684c0 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 806840c:	2201      	movs	r2, #1
 806840e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8068410:	4b2b      	ldr	r3, [pc, #172]	; (80684c0 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8068412:	2200      	movs	r2, #0
 8068414:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8068416:	4a29      	ldr	r2, [pc, #164]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068418:	693b      	ldr	r3, [r7, #16]
 806841a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 806841c:	4b27      	ldr	r3, [pc, #156]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 806841e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8068420:	f003 0301 	and.w	r3, r3, #1
 8068424:	2b01      	cmp	r3, #1
 8068426:	d114      	bne.n	8068452 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8068428:	f7fb fa3c 	bl	80638a4 <HAL_GetTick>
 806842c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 806842e:	e00a      	b.n	8068446 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8068430:	f7fb fa38 	bl	80638a4 <HAL_GetTick>
 8068434:	4602      	mov	r2, r0
 8068436:	697b      	ldr	r3, [r7, #20]
 8068438:	1ad3      	subs	r3, r2, r3
 806843a:	f241 3288 	movw	r2, #5000	; 0x1388
 806843e:	4293      	cmp	r3, r2
 8068440:	d901      	bls.n	8068446 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8068442:	2303      	movs	r3, #3
 8068444:	e034      	b.n	80684b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8068446:	4b1d      	ldr	r3, [pc, #116]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 806844a:	f003 0302 	and.w	r3, r3, #2
 806844e:	2b00      	cmp	r3, #0
 8068450:	d0ee      	beq.n	8068430 <HAL_RCCEx_PeriphCLKConfig+0x390>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8068452:	687b      	ldr	r3, [r7, #4]
 8068454:	691b      	ldr	r3, [r3, #16]
 8068456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 806845a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 806845e:	d10d      	bne.n	806847c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8068460:	4b16      	ldr	r3, [pc, #88]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068462:	689b      	ldr	r3, [r3, #8]
 8068464:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8068468:	687b      	ldr	r3, [r7, #4]
 806846a:	691b      	ldr	r3, [r3, #16]
 806846c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8068470:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8068474:	4911      	ldr	r1, [pc, #68]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068476:	4313      	orrs	r3, r2
 8068478:	608b      	str	r3, [r1, #8]
 806847a:	e005      	b.n	8068488 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 806847c:	4b0f      	ldr	r3, [pc, #60]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 806847e:	689b      	ldr	r3, [r3, #8]
 8068480:	4a0e      	ldr	r2, [pc, #56]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068482:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8068486:	6093      	str	r3, [r2, #8]
 8068488:	4b0c      	ldr	r3, [pc, #48]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 806848a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 806848c:	687b      	ldr	r3, [r7, #4]
 806848e:	691b      	ldr	r3, [r3, #16]
 8068490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8068494:	4909      	ldr	r1, [pc, #36]	; (80684bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8068496:	4313      	orrs	r3, r2
 8068498:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 806849a:	687b      	ldr	r3, [r7, #4]
 806849c:	681b      	ldr	r3, [r3, #0]
 806849e:	f003 0308 	and.w	r3, r3, #8
 80684a2:	2b00      	cmp	r3, #0
 80684a4:	d003      	beq.n	80684ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80684a6:	687b      	ldr	r3, [r7, #4]
 80684a8:	7d1a      	ldrb	r2, [r3, #20]
 80684aa:	4b06      	ldr	r3, [pc, #24]	; (80684c4 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80684ac:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80684ae:	2300      	movs	r3, #0
}
 80684b0:	4618      	mov	r0, r3
 80684b2:	3718      	adds	r7, #24
 80684b4:	46bd      	mov	sp, r7
 80684b6:	bd80      	pop	{r7, pc}
 80684b8:	40007000 	.word	0x40007000
 80684bc:	40023800 	.word	0x40023800
 80684c0:	42470e40 	.word	0x42470e40
 80684c4:	424711e0 	.word	0x424711e0

080684c8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80684c8:	b580      	push	{r7, lr}
 80684ca:	b082      	sub	sp, #8
 80684cc:	af00      	add	r7, sp, #0
 80684ce:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80684d0:	687b      	ldr	r3, [r7, #4]
 80684d2:	2b00      	cmp	r3, #0
 80684d4:	d101      	bne.n	80684da <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80684d6:	2301      	movs	r3, #1
 80684d8:	e0d6      	b.n	8068688 <HAL_RTC_Init+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 80684da:	687b      	ldr	r3, [r7, #4]
 80684dc:	685b      	ldr	r3, [r3, #4]
 80684de:	2b40      	cmp	r3, #64	; 0x40
 80684e0:	d007      	beq.n	80684f2 <HAL_RTC_Init+0x2a>
 80684e2:	687b      	ldr	r3, [r7, #4]
 80684e4:	685b      	ldr	r3, [r3, #4]
 80684e6:	2b00      	cmp	r3, #0
 80684e8:	d003      	beq.n	80684f2 <HAL_RTC_Init+0x2a>
 80684ea:	21ff      	movs	r1, #255	; 0xff
 80684ec:	4868      	ldr	r0, [pc, #416]	; (8068690 <HAL_RTC_Init+0x1c8>)
 80684ee:	f7fa fd0e 	bl	8062f0e <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 80684f2:	687b      	ldr	r3, [r7, #4]
 80684f4:	689b      	ldr	r3, [r3, #8]
 80684f6:	2b7f      	cmp	r3, #127	; 0x7f
 80684f8:	d904      	bls.n	8068504 <HAL_RTC_Init+0x3c>
 80684fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80684fe:	4864      	ldr	r0, [pc, #400]	; (8068690 <HAL_RTC_Init+0x1c8>)
 8068500:	f7fa fd05 	bl	8062f0e <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 8068504:	687b      	ldr	r3, [r7, #4]
 8068506:	68db      	ldr	r3, [r3, #12]
 8068508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 806850c:	d304      	bcc.n	8068518 <HAL_RTC_Init+0x50>
 806850e:	f240 1101 	movw	r1, #257	; 0x101
 8068512:	485f      	ldr	r0, [pc, #380]	; (8068690 <HAL_RTC_Init+0x1c8>)
 8068514:	f7fa fcfb 	bl	8062f0e <assert_failed>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
 8068518:	687b      	ldr	r3, [r7, #4]
 806851a:	691b      	ldr	r3, [r3, #16]
 806851c:	2b00      	cmp	r3, #0
 806851e:	d013      	beq.n	8068548 <HAL_RTC_Init+0x80>
 8068520:	687b      	ldr	r3, [r7, #4]
 8068522:	691b      	ldr	r3, [r3, #16]
 8068524:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8068528:	d00e      	beq.n	8068548 <HAL_RTC_Init+0x80>
 806852a:	687b      	ldr	r3, [r7, #4]
 806852c:	691b      	ldr	r3, [r3, #16]
 806852e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8068532:	d009      	beq.n	8068548 <HAL_RTC_Init+0x80>
 8068534:	687b      	ldr	r3, [r7, #4]
 8068536:	691b      	ldr	r3, [r3, #16]
 8068538:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 806853c:	d004      	beq.n	8068548 <HAL_RTC_Init+0x80>
 806853e:	f44f 7181 	mov.w	r1, #258	; 0x102
 8068542:	4853      	ldr	r0, [pc, #332]	; (8068690 <HAL_RTC_Init+0x1c8>)
 8068544:	f7fa fce3 	bl	8062f0e <assert_failed>
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 8068548:	687b      	ldr	r3, [r7, #4]
 806854a:	695b      	ldr	r3, [r3, #20]
 806854c:	2b00      	cmp	r3, #0
 806854e:	d009      	beq.n	8068564 <HAL_RTC_Init+0x9c>
 8068550:	687b      	ldr	r3, [r7, #4]
 8068552:	695b      	ldr	r3, [r3, #20]
 8068554:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8068558:	d004      	beq.n	8068564 <HAL_RTC_Init+0x9c>
 806855a:	f240 1103 	movw	r1, #259	; 0x103
 806855e:	484c      	ldr	r0, [pc, #304]	; (8068690 <HAL_RTC_Init+0x1c8>)
 8068560:	f7fa fcd5 	bl	8062f0e <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 8068564:	687b      	ldr	r3, [r7, #4]
 8068566:	699b      	ldr	r3, [r3, #24]
 8068568:	2b00      	cmp	r3, #0
 806856a:	d009      	beq.n	8068580 <HAL_RTC_Init+0xb8>
 806856c:	687b      	ldr	r3, [r7, #4]
 806856e:	699b      	ldr	r3, [r3, #24]
 8068570:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8068574:	d004      	beq.n	8068580 <HAL_RTC_Init+0xb8>
 8068576:	f44f 7182 	mov.w	r1, #260	; 0x104
 806857a:	4845      	ldr	r0, [pc, #276]	; (8068690 <HAL_RTC_Init+0x1c8>)
 806857c:	f7fa fcc7 	bl	8062f0e <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8068580:	687b      	ldr	r3, [r7, #4]
 8068582:	7f5b      	ldrb	r3, [r3, #29]
 8068584:	b2db      	uxtb	r3, r3
 8068586:	2b00      	cmp	r3, #0
 8068588:	d105      	bne.n	8068596 <HAL_RTC_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 806858a:	687b      	ldr	r3, [r7, #4]
 806858c:	2200      	movs	r2, #0
 806858e:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8068590:	6878      	ldr	r0, [r7, #4]
 8068592:	f7fa fd7b 	bl	806308c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8068596:	687b      	ldr	r3, [r7, #4]
 8068598:	2202      	movs	r2, #2
 806859a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 806859c:	687b      	ldr	r3, [r7, #4]
 806859e:	681b      	ldr	r3, [r3, #0]
 80685a0:	22ca      	movs	r2, #202	; 0xca
 80685a2:	625a      	str	r2, [r3, #36]	; 0x24
 80685a4:	687b      	ldr	r3, [r7, #4]
 80685a6:	681b      	ldr	r3, [r3, #0]
 80685a8:	2253      	movs	r2, #83	; 0x53
 80685aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80685ac:	6878      	ldr	r0, [r7, #4]
 80685ae:	f000 f899 	bl	80686e4 <RTC_EnterInitMode>
 80685b2:	4603      	mov	r3, r0
 80685b4:	2b00      	cmp	r3, #0
 80685b6:	d008      	beq.n	80685ca <HAL_RTC_Init+0x102>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80685b8:	687b      	ldr	r3, [r7, #4]
 80685ba:	681b      	ldr	r3, [r3, #0]
 80685bc:	22ff      	movs	r2, #255	; 0xff
 80685be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80685c0:	687b      	ldr	r3, [r7, #4]
 80685c2:	2204      	movs	r2, #4
 80685c4:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80685c6:	2301      	movs	r3, #1
 80685c8:	e05e      	b.n	8068688 <HAL_RTC_Init+0x1c0>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80685ca:	687b      	ldr	r3, [r7, #4]
 80685cc:	681b      	ldr	r3, [r3, #0]
 80685ce:	689b      	ldr	r3, [r3, #8]
 80685d0:	687a      	ldr	r2, [r7, #4]
 80685d2:	6812      	ldr	r2, [r2, #0]
 80685d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80685d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80685dc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80685de:	687b      	ldr	r3, [r7, #4]
 80685e0:	681b      	ldr	r3, [r3, #0]
 80685e2:	6899      	ldr	r1, [r3, #8]
 80685e4:	687b      	ldr	r3, [r7, #4]
 80685e6:	685a      	ldr	r2, [r3, #4]
 80685e8:	687b      	ldr	r3, [r7, #4]
 80685ea:	691b      	ldr	r3, [r3, #16]
 80685ec:	431a      	orrs	r2, r3
 80685ee:	687b      	ldr	r3, [r7, #4]
 80685f0:	695b      	ldr	r3, [r3, #20]
 80685f2:	431a      	orrs	r2, r3
 80685f4:	687b      	ldr	r3, [r7, #4]
 80685f6:	681b      	ldr	r3, [r3, #0]
 80685f8:	430a      	orrs	r2, r1
 80685fa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80685fc:	687b      	ldr	r3, [r7, #4]
 80685fe:	681b      	ldr	r3, [r3, #0]
 8068600:	687a      	ldr	r2, [r7, #4]
 8068602:	68d2      	ldr	r2, [r2, #12]
 8068604:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8068606:	687b      	ldr	r3, [r7, #4]
 8068608:	681b      	ldr	r3, [r3, #0]
 806860a:	6919      	ldr	r1, [r3, #16]
 806860c:	687b      	ldr	r3, [r7, #4]
 806860e:	689b      	ldr	r3, [r3, #8]
 8068610:	041a      	lsls	r2, r3, #16
 8068612:	687b      	ldr	r3, [r7, #4]
 8068614:	681b      	ldr	r3, [r3, #0]
 8068616:	430a      	orrs	r2, r1
 8068618:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 806861a:	687b      	ldr	r3, [r7, #4]
 806861c:	681b      	ldr	r3, [r3, #0]
 806861e:	68da      	ldr	r2, [r3, #12]
 8068620:	687b      	ldr	r3, [r7, #4]
 8068622:	681b      	ldr	r3, [r3, #0]
 8068624:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8068628:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 806862a:	687b      	ldr	r3, [r7, #4]
 806862c:	681b      	ldr	r3, [r3, #0]
 806862e:	689b      	ldr	r3, [r3, #8]
 8068630:	f003 0320 	and.w	r3, r3, #32
 8068634:	2b00      	cmp	r3, #0
 8068636:	d10e      	bne.n	8068656 <HAL_RTC_Init+0x18e>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8068638:	6878      	ldr	r0, [r7, #4]
 806863a:	f000 f82b 	bl	8068694 <HAL_RTC_WaitForSynchro>
 806863e:	4603      	mov	r3, r0
 8068640:	2b00      	cmp	r3, #0
 8068642:	d008      	beq.n	8068656 <HAL_RTC_Init+0x18e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8068644:	687b      	ldr	r3, [r7, #4]
 8068646:	681b      	ldr	r3, [r3, #0]
 8068648:	22ff      	movs	r2, #255	; 0xff
 806864a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 806864c:	687b      	ldr	r3, [r7, #4]
 806864e:	2204      	movs	r2, #4
 8068650:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8068652:	2301      	movs	r3, #1
 8068654:	e018      	b.n	8068688 <HAL_RTC_Init+0x1c0>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8068656:	687b      	ldr	r3, [r7, #4]
 8068658:	681b      	ldr	r3, [r3, #0]
 806865a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 806865c:	687b      	ldr	r3, [r7, #4]
 806865e:	681b      	ldr	r3, [r3, #0]
 8068660:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8068664:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8068666:	687b      	ldr	r3, [r7, #4]
 8068668:	681b      	ldr	r3, [r3, #0]
 806866a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 806866c:	687b      	ldr	r3, [r7, #4]
 806866e:	699a      	ldr	r2, [r3, #24]
 8068670:	687b      	ldr	r3, [r7, #4]
 8068672:	681b      	ldr	r3, [r3, #0]
 8068674:	430a      	orrs	r2, r1
 8068676:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8068678:	687b      	ldr	r3, [r7, #4]
 806867a:	681b      	ldr	r3, [r3, #0]
 806867c:	22ff      	movs	r2, #255	; 0xff
 806867e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8068680:	687b      	ldr	r3, [r7, #4]
 8068682:	2201      	movs	r2, #1
 8068684:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8068686:	2300      	movs	r3, #0
  }
}
 8068688:	4618      	mov	r0, r3
 806868a:	3708      	adds	r7, #8
 806868c:	46bd      	mov	sp, r7
 806868e:	bd80      	pop	{r7, pc}
 8068690:	08077218 	.word	0x08077218

08068694 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8068694:	b580      	push	{r7, lr}
 8068696:	b084      	sub	sp, #16
 8068698:	af00      	add	r7, sp, #0
 806869a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 806869c:	2300      	movs	r3, #0
 806869e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80686a0:	687b      	ldr	r3, [r7, #4]
 80686a2:	681b      	ldr	r3, [r3, #0]
 80686a4:	68da      	ldr	r2, [r3, #12]
 80686a6:	687b      	ldr	r3, [r7, #4]
 80686a8:	681b      	ldr	r3, [r3, #0]
 80686aa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80686ae:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80686b0:	f7fb f8f8 	bl	80638a4 <HAL_GetTick>
 80686b4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80686b6:	e009      	b.n	80686cc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80686b8:	f7fb f8f4 	bl	80638a4 <HAL_GetTick>
 80686bc:	4602      	mov	r2, r0
 80686be:	68fb      	ldr	r3, [r7, #12]
 80686c0:	1ad3      	subs	r3, r2, r3
 80686c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80686c6:	d901      	bls.n	80686cc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80686c8:	2303      	movs	r3, #3
 80686ca:	e007      	b.n	80686dc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80686cc:	687b      	ldr	r3, [r7, #4]
 80686ce:	681b      	ldr	r3, [r3, #0]
 80686d0:	68db      	ldr	r3, [r3, #12]
 80686d2:	f003 0320 	and.w	r3, r3, #32
 80686d6:	2b00      	cmp	r3, #0
 80686d8:	d0ee      	beq.n	80686b8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80686da:	2300      	movs	r3, #0
}
 80686dc:	4618      	mov	r0, r3
 80686de:	3710      	adds	r7, #16
 80686e0:	46bd      	mov	sp, r7
 80686e2:	bd80      	pop	{r7, pc}

080686e4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80686e4:	b580      	push	{r7, lr}
 80686e6:	b084      	sub	sp, #16
 80686e8:	af00      	add	r7, sp, #0
 80686ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80686ec:	2300      	movs	r3, #0
 80686ee:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80686f0:	687b      	ldr	r3, [r7, #4]
 80686f2:	681b      	ldr	r3, [r3, #0]
 80686f4:	68db      	ldr	r3, [r3, #12]
 80686f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80686fa:	2b00      	cmp	r3, #0
 80686fc:	d119      	bne.n	8068732 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80686fe:	687b      	ldr	r3, [r7, #4]
 8068700:	681b      	ldr	r3, [r3, #0]
 8068702:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8068706:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8068708:	f7fb f8cc 	bl	80638a4 <HAL_GetTick>
 806870c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 806870e:	e009      	b.n	8068724 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8068710:	f7fb f8c8 	bl	80638a4 <HAL_GetTick>
 8068714:	4602      	mov	r2, r0
 8068716:	68fb      	ldr	r3, [r7, #12]
 8068718:	1ad3      	subs	r3, r2, r3
 806871a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 806871e:	d901      	bls.n	8068724 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8068720:	2303      	movs	r3, #3
 8068722:	e007      	b.n	8068734 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8068724:	687b      	ldr	r3, [r7, #4]
 8068726:	681b      	ldr	r3, [r3, #0]
 8068728:	68db      	ldr	r3, [r3, #12]
 806872a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 806872e:	2b00      	cmp	r3, #0
 8068730:	d0ee      	beq.n	8068710 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8068732:	2300      	movs	r3, #0
}
 8068734:	4618      	mov	r0, r3
 8068736:	3710      	adds	r7, #16
 8068738:	46bd      	mov	sp, r7
 806873a:	bd80      	pop	{r7, pc}

0806873c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 806873c:	b580      	push	{r7, lr}
 806873e:	b086      	sub	sp, #24
 8068740:	af00      	add	r7, sp, #0
 8068742:	60f8      	str	r0, [r7, #12]
 8068744:	60b9      	str	r1, [r7, #8]
 8068746:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8068748:	2300      	movs	r3, #0
 806874a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
 806874c:	68bb      	ldr	r3, [r7, #8]
 806874e:	2b00      	cmp	r3, #0
 8068750:	d03d      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068752:	68bb      	ldr	r3, [r7, #8]
 8068754:	2b01      	cmp	r3, #1
 8068756:	d03a      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068758:	68bb      	ldr	r3, [r7, #8]
 806875a:	2b02      	cmp	r3, #2
 806875c:	d037      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 806875e:	68bb      	ldr	r3, [r7, #8]
 8068760:	2b03      	cmp	r3, #3
 8068762:	d034      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068764:	68bb      	ldr	r3, [r7, #8]
 8068766:	2b04      	cmp	r3, #4
 8068768:	d031      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 806876a:	68bb      	ldr	r3, [r7, #8]
 806876c:	2b05      	cmp	r3, #5
 806876e:	d02e      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068770:	68bb      	ldr	r3, [r7, #8]
 8068772:	2b06      	cmp	r3, #6
 8068774:	d02b      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068776:	68bb      	ldr	r3, [r7, #8]
 8068778:	2b07      	cmp	r3, #7
 806877a:	d028      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 806877c:	68bb      	ldr	r3, [r7, #8]
 806877e:	2b08      	cmp	r3, #8
 8068780:	d025      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068782:	68bb      	ldr	r3, [r7, #8]
 8068784:	2b09      	cmp	r3, #9
 8068786:	d022      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068788:	68bb      	ldr	r3, [r7, #8]
 806878a:	2b0a      	cmp	r3, #10
 806878c:	d01f      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 806878e:	68bb      	ldr	r3, [r7, #8]
 8068790:	2b0b      	cmp	r3, #11
 8068792:	d01c      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 8068794:	68bb      	ldr	r3, [r7, #8]
 8068796:	2b0c      	cmp	r3, #12
 8068798:	d019      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 806879a:	68bb      	ldr	r3, [r7, #8]
 806879c:	2b0d      	cmp	r3, #13
 806879e:	d016      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687a0:	68bb      	ldr	r3, [r7, #8]
 80687a2:	2b0e      	cmp	r3, #14
 80687a4:	d013      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687a6:	68bb      	ldr	r3, [r7, #8]
 80687a8:	2b0f      	cmp	r3, #15
 80687aa:	d010      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687ac:	68bb      	ldr	r3, [r7, #8]
 80687ae:	2b10      	cmp	r3, #16
 80687b0:	d00d      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687b2:	68bb      	ldr	r3, [r7, #8]
 80687b4:	2b11      	cmp	r3, #17
 80687b6:	d00a      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687b8:	68bb      	ldr	r3, [r7, #8]
 80687ba:	2b12      	cmp	r3, #18
 80687bc:	d007      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687be:	68bb      	ldr	r3, [r7, #8]
 80687c0:	2b13      	cmp	r3, #19
 80687c2:	d004      	beq.n	80687ce <HAL_RTCEx_BKUPWrite+0x92>
 80687c4:	f240 416c 	movw	r1, #1132	; 0x46c
 80687c8:	4809      	ldr	r0, [pc, #36]	; (80687f0 <HAL_RTCEx_BKUPWrite+0xb4>)
 80687ca:	f7fa fba0 	bl	8062f0e <assert_failed>

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80687ce:	68fb      	ldr	r3, [r7, #12]
 80687d0:	681b      	ldr	r3, [r3, #0]
 80687d2:	3350      	adds	r3, #80	; 0x50
 80687d4:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80687d6:	68bb      	ldr	r3, [r7, #8]
 80687d8:	009b      	lsls	r3, r3, #2
 80687da:	697a      	ldr	r2, [r7, #20]
 80687dc:	4413      	add	r3, r2
 80687de:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80687e0:	697b      	ldr	r3, [r7, #20]
 80687e2:	687a      	ldr	r2, [r7, #4]
 80687e4:	601a      	str	r2, [r3, #0]
}
 80687e6:	bf00      	nop
 80687e8:	3718      	adds	r7, #24
 80687ea:	46bd      	mov	sp, r7
 80687ec:	bd80      	pop	{r7, pc}
 80687ee:	bf00      	nop
 80687f0:	08077250 	.word	0x08077250

080687f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80687f4:	b580      	push	{r7, lr}
 80687f6:	b082      	sub	sp, #8
 80687f8:	af00      	add	r7, sp, #0
 80687fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80687fc:	687b      	ldr	r3, [r7, #4]
 80687fe:	2b00      	cmp	r3, #0
 8068800:	d101      	bne.n	8068806 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8068802:	2301      	movs	r3, #1
 8068804:	e18c      	b.n	8068b20 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8068806:	687b      	ldr	r3, [r7, #4]
 8068808:	681b      	ldr	r3, [r3, #0]
 806880a:	4a75      	ldr	r2, [pc, #468]	; (80689e0 <HAL_SPI_Init+0x1ec>)
 806880c:	4293      	cmp	r3, r2
 806880e:	d018      	beq.n	8068842 <HAL_SPI_Init+0x4e>
 8068810:	687b      	ldr	r3, [r7, #4]
 8068812:	681b      	ldr	r3, [r3, #0]
 8068814:	4a73      	ldr	r2, [pc, #460]	; (80689e4 <HAL_SPI_Init+0x1f0>)
 8068816:	4293      	cmp	r3, r2
 8068818:	d013      	beq.n	8068842 <HAL_SPI_Init+0x4e>
 806881a:	687b      	ldr	r3, [r7, #4]
 806881c:	681b      	ldr	r3, [r3, #0]
 806881e:	4a72      	ldr	r2, [pc, #456]	; (80689e8 <HAL_SPI_Init+0x1f4>)
 8068820:	4293      	cmp	r3, r2
 8068822:	d00e      	beq.n	8068842 <HAL_SPI_Init+0x4e>
 8068824:	687b      	ldr	r3, [r7, #4]
 8068826:	681b      	ldr	r3, [r3, #0]
 8068828:	4a70      	ldr	r2, [pc, #448]	; (80689ec <HAL_SPI_Init+0x1f8>)
 806882a:	4293      	cmp	r3, r2
 806882c:	d009      	beq.n	8068842 <HAL_SPI_Init+0x4e>
 806882e:	687b      	ldr	r3, [r7, #4]
 8068830:	681b      	ldr	r3, [r3, #0]
 8068832:	4a6f      	ldr	r2, [pc, #444]	; (80689f0 <HAL_SPI_Init+0x1fc>)
 8068834:	4293      	cmp	r3, r2
 8068836:	d004      	beq.n	8068842 <HAL_SPI_Init+0x4e>
 8068838:	f44f 71a1 	mov.w	r1, #322	; 0x142
 806883c:	486d      	ldr	r0, [pc, #436]	; (80689f4 <HAL_SPI_Init+0x200>)
 806883e:	f7fa fb66 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8068842:	687b      	ldr	r3, [r7, #4]
 8068844:	685b      	ldr	r3, [r3, #4]
 8068846:	2b00      	cmp	r3, #0
 8068848:	d009      	beq.n	806885e <HAL_SPI_Init+0x6a>
 806884a:	687b      	ldr	r3, [r7, #4]
 806884c:	685b      	ldr	r3, [r3, #4]
 806884e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8068852:	d004      	beq.n	806885e <HAL_SPI_Init+0x6a>
 8068854:	f240 1143 	movw	r1, #323	; 0x143
 8068858:	4866      	ldr	r0, [pc, #408]	; (80689f4 <HAL_SPI_Init+0x200>)
 806885a:	f7fa fb58 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 806885e:	687b      	ldr	r3, [r7, #4]
 8068860:	689b      	ldr	r3, [r3, #8]
 8068862:	2b00      	cmp	r3, #0
 8068864:	d00e      	beq.n	8068884 <HAL_SPI_Init+0x90>
 8068866:	687b      	ldr	r3, [r7, #4]
 8068868:	689b      	ldr	r3, [r3, #8]
 806886a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 806886e:	d009      	beq.n	8068884 <HAL_SPI_Init+0x90>
 8068870:	687b      	ldr	r3, [r7, #4]
 8068872:	689b      	ldr	r3, [r3, #8]
 8068874:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8068878:	d004      	beq.n	8068884 <HAL_SPI_Init+0x90>
 806887a:	f44f 71a2 	mov.w	r1, #324	; 0x144
 806887e:	485d      	ldr	r0, [pc, #372]	; (80689f4 <HAL_SPI_Init+0x200>)
 8068880:	f7fa fb45 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8068884:	687b      	ldr	r3, [r7, #4]
 8068886:	68db      	ldr	r3, [r3, #12]
 8068888:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 806888c:	d008      	beq.n	80688a0 <HAL_SPI_Init+0xac>
 806888e:	687b      	ldr	r3, [r7, #4]
 8068890:	68db      	ldr	r3, [r3, #12]
 8068892:	2b00      	cmp	r3, #0
 8068894:	d004      	beq.n	80688a0 <HAL_SPI_Init+0xac>
 8068896:	f240 1145 	movw	r1, #325	; 0x145
 806889a:	4856      	ldr	r0, [pc, #344]	; (80689f4 <HAL_SPI_Init+0x200>)
 806889c:	f7fa fb37 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80688a0:	687b      	ldr	r3, [r7, #4]
 80688a2:	699b      	ldr	r3, [r3, #24]
 80688a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80688a8:	d00d      	beq.n	80688c6 <HAL_SPI_Init+0xd2>
 80688aa:	687b      	ldr	r3, [r7, #4]
 80688ac:	699b      	ldr	r3, [r3, #24]
 80688ae:	2b00      	cmp	r3, #0
 80688b0:	d009      	beq.n	80688c6 <HAL_SPI_Init+0xd2>
 80688b2:	687b      	ldr	r3, [r7, #4]
 80688b4:	699b      	ldr	r3, [r3, #24]
 80688b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80688ba:	d004      	beq.n	80688c6 <HAL_SPI_Init+0xd2>
 80688bc:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80688c0:	484c      	ldr	r0, [pc, #304]	; (80689f4 <HAL_SPI_Init+0x200>)
 80688c2:	f7fa fb24 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80688c6:	687b      	ldr	r3, [r7, #4]
 80688c8:	69db      	ldr	r3, [r3, #28]
 80688ca:	2b00      	cmp	r3, #0
 80688cc:	d020      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688ce:	687b      	ldr	r3, [r7, #4]
 80688d0:	69db      	ldr	r3, [r3, #28]
 80688d2:	2b08      	cmp	r3, #8
 80688d4:	d01c      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688d6:	687b      	ldr	r3, [r7, #4]
 80688d8:	69db      	ldr	r3, [r3, #28]
 80688da:	2b10      	cmp	r3, #16
 80688dc:	d018      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688de:	687b      	ldr	r3, [r7, #4]
 80688e0:	69db      	ldr	r3, [r3, #28]
 80688e2:	2b18      	cmp	r3, #24
 80688e4:	d014      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688e6:	687b      	ldr	r3, [r7, #4]
 80688e8:	69db      	ldr	r3, [r3, #28]
 80688ea:	2b20      	cmp	r3, #32
 80688ec:	d010      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688ee:	687b      	ldr	r3, [r7, #4]
 80688f0:	69db      	ldr	r3, [r3, #28]
 80688f2:	2b28      	cmp	r3, #40	; 0x28
 80688f4:	d00c      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688f6:	687b      	ldr	r3, [r7, #4]
 80688f8:	69db      	ldr	r3, [r3, #28]
 80688fa:	2b30      	cmp	r3, #48	; 0x30
 80688fc:	d008      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 80688fe:	687b      	ldr	r3, [r7, #4]
 8068900:	69db      	ldr	r3, [r3, #28]
 8068902:	2b38      	cmp	r3, #56	; 0x38
 8068904:	d004      	beq.n	8068910 <HAL_SPI_Init+0x11c>
 8068906:	f240 1147 	movw	r1, #327	; 0x147
 806890a:	483a      	ldr	r0, [pc, #232]	; (80689f4 <HAL_SPI_Init+0x200>)
 806890c:	f7fa faff 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8068910:	687b      	ldr	r3, [r7, #4]
 8068912:	6a1b      	ldr	r3, [r3, #32]
 8068914:	2b00      	cmp	r3, #0
 8068916:	d008      	beq.n	806892a <HAL_SPI_Init+0x136>
 8068918:	687b      	ldr	r3, [r7, #4]
 806891a:	6a1b      	ldr	r3, [r3, #32]
 806891c:	2b80      	cmp	r3, #128	; 0x80
 806891e:	d004      	beq.n	806892a <HAL_SPI_Init+0x136>
 8068920:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8068924:	4833      	ldr	r0, [pc, #204]	; (80689f4 <HAL_SPI_Init+0x200>)
 8068926:	f7fa faf2 	bl	8062f0e <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 806892a:	687b      	ldr	r3, [r7, #4]
 806892c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806892e:	2b00      	cmp	r3, #0
 8068930:	d008      	beq.n	8068944 <HAL_SPI_Init+0x150>
 8068932:	687b      	ldr	r3, [r7, #4]
 8068934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8068936:	2b10      	cmp	r3, #16
 8068938:	d004      	beq.n	8068944 <HAL_SPI_Init+0x150>
 806893a:	f240 1149 	movw	r1, #329	; 0x149
 806893e:	482d      	ldr	r0, [pc, #180]	; (80689f4 <HAL_SPI_Init+0x200>)
 8068940:	f7fa fae5 	bl	8062f0e <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8068944:	687b      	ldr	r3, [r7, #4]
 8068946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8068948:	2b00      	cmp	r3, #0
 806894a:	d155      	bne.n	80689f8 <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 806894c:	687b      	ldr	r3, [r7, #4]
 806894e:	691b      	ldr	r3, [r3, #16]
 8068950:	2b00      	cmp	r3, #0
 8068952:	d008      	beq.n	8068966 <HAL_SPI_Init+0x172>
 8068954:	687b      	ldr	r3, [r7, #4]
 8068956:	691b      	ldr	r3, [r3, #16]
 8068958:	2b02      	cmp	r3, #2
 806895a:	d004      	beq.n	8068966 <HAL_SPI_Init+0x172>
 806895c:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8068960:	4824      	ldr	r0, [pc, #144]	; (80689f4 <HAL_SPI_Init+0x200>)
 8068962:	f7fa fad4 	bl	8062f0e <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8068966:	687b      	ldr	r3, [r7, #4]
 8068968:	695b      	ldr	r3, [r3, #20]
 806896a:	2b00      	cmp	r3, #0
 806896c:	d008      	beq.n	8068980 <HAL_SPI_Init+0x18c>
 806896e:	687b      	ldr	r3, [r7, #4]
 8068970:	695b      	ldr	r3, [r3, #20]
 8068972:	2b01      	cmp	r3, #1
 8068974:	d004      	beq.n	8068980 <HAL_SPI_Init+0x18c>
 8068976:	f240 114d 	movw	r1, #333	; 0x14d
 806897a:	481e      	ldr	r0, [pc, #120]	; (80689f4 <HAL_SPI_Init+0x200>)
 806897c:	f7fa fac7 	bl	8062f0e <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8068980:	687b      	ldr	r3, [r7, #4]
 8068982:	685b      	ldr	r3, [r3, #4]
 8068984:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8068988:	d125      	bne.n	80689d6 <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 806898a:	687b      	ldr	r3, [r7, #4]
 806898c:	69db      	ldr	r3, [r3, #28]
 806898e:	2b00      	cmp	r3, #0
 8068990:	d05d      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 8068992:	687b      	ldr	r3, [r7, #4]
 8068994:	69db      	ldr	r3, [r3, #28]
 8068996:	2b08      	cmp	r3, #8
 8068998:	d059      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 806899a:	687b      	ldr	r3, [r7, #4]
 806899c:	69db      	ldr	r3, [r3, #28]
 806899e:	2b10      	cmp	r3, #16
 80689a0:	d055      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 80689a2:	687b      	ldr	r3, [r7, #4]
 80689a4:	69db      	ldr	r3, [r3, #28]
 80689a6:	2b18      	cmp	r3, #24
 80689a8:	d051      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 80689aa:	687b      	ldr	r3, [r7, #4]
 80689ac:	69db      	ldr	r3, [r3, #28]
 80689ae:	2b20      	cmp	r3, #32
 80689b0:	d04d      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 80689b2:	687b      	ldr	r3, [r7, #4]
 80689b4:	69db      	ldr	r3, [r3, #28]
 80689b6:	2b28      	cmp	r3, #40	; 0x28
 80689b8:	d049      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 80689ba:	687b      	ldr	r3, [r7, #4]
 80689bc:	69db      	ldr	r3, [r3, #28]
 80689be:	2b30      	cmp	r3, #48	; 0x30
 80689c0:	d045      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 80689c2:	687b      	ldr	r3, [r7, #4]
 80689c4:	69db      	ldr	r3, [r3, #28]
 80689c6:	2b38      	cmp	r3, #56	; 0x38
 80689c8:	d041      	beq.n	8068a4e <HAL_SPI_Init+0x25a>
 80689ca:	f240 1151 	movw	r1, #337	; 0x151
 80689ce:	4809      	ldr	r0, [pc, #36]	; (80689f4 <HAL_SPI_Init+0x200>)
 80689d0:	f7fa fa9d 	bl	8062f0e <assert_failed>
 80689d4:	e03b      	b.n	8068a4e <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80689d6:	687b      	ldr	r3, [r7, #4]
 80689d8:	2200      	movs	r2, #0
 80689da:	61da      	str	r2, [r3, #28]
 80689dc:	e037      	b.n	8068a4e <HAL_SPI_Init+0x25a>
 80689de:	bf00      	nop
 80689e0:	40013000 	.word	0x40013000
 80689e4:	40003800 	.word	0x40003800
 80689e8:	40003c00 	.word	0x40003c00
 80689ec:	40013400 	.word	0x40013400
 80689f0:	40015000 	.word	0x40015000
 80689f4:	0807728c 	.word	0x0807728c
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80689f8:	687b      	ldr	r3, [r7, #4]
 80689fa:	69db      	ldr	r3, [r3, #28]
 80689fc:	2b00      	cmp	r3, #0
 80689fe:	d020      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a00:	687b      	ldr	r3, [r7, #4]
 8068a02:	69db      	ldr	r3, [r3, #28]
 8068a04:	2b08      	cmp	r3, #8
 8068a06:	d01c      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a08:	687b      	ldr	r3, [r7, #4]
 8068a0a:	69db      	ldr	r3, [r3, #28]
 8068a0c:	2b10      	cmp	r3, #16
 8068a0e:	d018      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a10:	687b      	ldr	r3, [r7, #4]
 8068a12:	69db      	ldr	r3, [r3, #28]
 8068a14:	2b18      	cmp	r3, #24
 8068a16:	d014      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a18:	687b      	ldr	r3, [r7, #4]
 8068a1a:	69db      	ldr	r3, [r3, #28]
 8068a1c:	2b20      	cmp	r3, #32
 8068a1e:	d010      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a20:	687b      	ldr	r3, [r7, #4]
 8068a22:	69db      	ldr	r3, [r3, #28]
 8068a24:	2b28      	cmp	r3, #40	; 0x28
 8068a26:	d00c      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a28:	687b      	ldr	r3, [r7, #4]
 8068a2a:	69db      	ldr	r3, [r3, #28]
 8068a2c:	2b30      	cmp	r3, #48	; 0x30
 8068a2e:	d008      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a30:	687b      	ldr	r3, [r7, #4]
 8068a32:	69db      	ldr	r3, [r3, #28]
 8068a34:	2b38      	cmp	r3, #56	; 0x38
 8068a36:	d004      	beq.n	8068a42 <HAL_SPI_Init+0x24e>
 8068a38:	f240 115b 	movw	r1, #347	; 0x15b
 8068a3c:	483a      	ldr	r0, [pc, #232]	; (8068b28 <HAL_SPI_Init+0x334>)
 8068a3e:	f7fa fa66 	bl	8062f0e <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8068a42:	687b      	ldr	r3, [r7, #4]
 8068a44:	2200      	movs	r2, #0
 8068a46:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8068a48:	687b      	ldr	r3, [r7, #4]
 8068a4a:	2200      	movs	r2, #0
 8068a4c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8068a4e:	687b      	ldr	r3, [r7, #4]
 8068a50:	2200      	movs	r2, #0
 8068a52:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8068a54:	687b      	ldr	r3, [r7, #4]
 8068a56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8068a5a:	b2db      	uxtb	r3, r3
 8068a5c:	2b00      	cmp	r3, #0
 8068a5e:	d106      	bne.n	8068a6e <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8068a60:	687b      	ldr	r3, [r7, #4]
 8068a62:	2200      	movs	r2, #0
 8068a64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8068a68:	6878      	ldr	r0, [r7, #4]
 8068a6a:	f7fa fb71 	bl	8063150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8068a6e:	687b      	ldr	r3, [r7, #4]
 8068a70:	2202      	movs	r2, #2
 8068a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8068a76:	687b      	ldr	r3, [r7, #4]
 8068a78:	681b      	ldr	r3, [r3, #0]
 8068a7a:	681a      	ldr	r2, [r3, #0]
 8068a7c:	687b      	ldr	r3, [r7, #4]
 8068a7e:	681b      	ldr	r3, [r3, #0]
 8068a80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8068a84:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8068a86:	687b      	ldr	r3, [r7, #4]
 8068a88:	685b      	ldr	r3, [r3, #4]
 8068a8a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8068a8e:	687b      	ldr	r3, [r7, #4]
 8068a90:	689b      	ldr	r3, [r3, #8]
 8068a92:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8068a96:	431a      	orrs	r2, r3
 8068a98:	687b      	ldr	r3, [r7, #4]
 8068a9a:	68db      	ldr	r3, [r3, #12]
 8068a9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8068aa0:	431a      	orrs	r2, r3
 8068aa2:	687b      	ldr	r3, [r7, #4]
 8068aa4:	691b      	ldr	r3, [r3, #16]
 8068aa6:	f003 0302 	and.w	r3, r3, #2
 8068aaa:	431a      	orrs	r2, r3
 8068aac:	687b      	ldr	r3, [r7, #4]
 8068aae:	695b      	ldr	r3, [r3, #20]
 8068ab0:	f003 0301 	and.w	r3, r3, #1
 8068ab4:	431a      	orrs	r2, r3
 8068ab6:	687b      	ldr	r3, [r7, #4]
 8068ab8:	699b      	ldr	r3, [r3, #24]
 8068aba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8068abe:	431a      	orrs	r2, r3
 8068ac0:	687b      	ldr	r3, [r7, #4]
 8068ac2:	69db      	ldr	r3, [r3, #28]
 8068ac4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8068ac8:	431a      	orrs	r2, r3
 8068aca:	687b      	ldr	r3, [r7, #4]
 8068acc:	6a1b      	ldr	r3, [r3, #32]
 8068ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8068ad2:	ea42 0103 	orr.w	r1, r2, r3
 8068ad6:	687b      	ldr	r3, [r7, #4]
 8068ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8068ada:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8068ade:	687b      	ldr	r3, [r7, #4]
 8068ae0:	681b      	ldr	r3, [r3, #0]
 8068ae2:	430a      	orrs	r2, r1
 8068ae4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8068ae6:	687b      	ldr	r3, [r7, #4]
 8068ae8:	699b      	ldr	r3, [r3, #24]
 8068aea:	0c1b      	lsrs	r3, r3, #16
 8068aec:	f003 0104 	and.w	r1, r3, #4
 8068af0:	687b      	ldr	r3, [r7, #4]
 8068af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8068af4:	f003 0210 	and.w	r2, r3, #16
 8068af8:	687b      	ldr	r3, [r7, #4]
 8068afa:	681b      	ldr	r3, [r3, #0]
 8068afc:	430a      	orrs	r2, r1
 8068afe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8068b00:	687b      	ldr	r3, [r7, #4]
 8068b02:	681b      	ldr	r3, [r3, #0]
 8068b04:	69da      	ldr	r2, [r3, #28]
 8068b06:	687b      	ldr	r3, [r7, #4]
 8068b08:	681b      	ldr	r3, [r3, #0]
 8068b0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8068b0e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8068b10:	687b      	ldr	r3, [r7, #4]
 8068b12:	2200      	movs	r2, #0
 8068b14:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8068b16:	687b      	ldr	r3, [r7, #4]
 8068b18:	2201      	movs	r2, #1
 8068b1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8068b1e:	2300      	movs	r3, #0
}
 8068b20:	4618      	mov	r0, r3
 8068b22:	3708      	adds	r7, #8
 8068b24:	46bd      	mov	sp, r7
 8068b26:	bd80      	pop	{r7, pc}
 8068b28:	0807728c 	.word	0x0807728c

08068b2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8068b2c:	b580      	push	{r7, lr}
 8068b2e:	b08c      	sub	sp, #48	; 0x30
 8068b30:	af00      	add	r7, sp, #0
 8068b32:	60f8      	str	r0, [r7, #12]
 8068b34:	60b9      	str	r1, [r7, #8]
 8068b36:	607a      	str	r2, [r7, #4]
 8068b38:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8068b3a:	2301      	movs	r3, #1
 8068b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8068b3e:	2300      	movs	r3, #0
 8068b40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8068b44:	68fb      	ldr	r3, [r7, #12]
 8068b46:	689b      	ldr	r3, [r3, #8]
 8068b48:	2b00      	cmp	r3, #0
 8068b4a:	d004      	beq.n	8068b56 <HAL_SPI_TransmitReceive+0x2a>
 8068b4c:	f240 417e 	movw	r1, #1150	; 0x47e
 8068b50:	4884      	ldr	r0, [pc, #528]	; (8068d64 <HAL_SPI_TransmitReceive+0x238>)
 8068b52:	f7fa f9dc 	bl	8062f0e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8068b56:	68fb      	ldr	r3, [r7, #12]
 8068b58:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8068b5c:	2b01      	cmp	r3, #1
 8068b5e:	d101      	bne.n	8068b64 <HAL_SPI_TransmitReceive+0x38>
 8068b60:	2302      	movs	r3, #2
 8068b62:	e18d      	b.n	8068e80 <HAL_SPI_TransmitReceive+0x354>
 8068b64:	68fb      	ldr	r3, [r7, #12]
 8068b66:	2201      	movs	r2, #1
 8068b68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8068b6c:	f7fa fe9a 	bl	80638a4 <HAL_GetTick>
 8068b70:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8068b72:	68fb      	ldr	r3, [r7, #12]
 8068b74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8068b78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8068b7c:	68fb      	ldr	r3, [r7, #12]
 8068b7e:	685b      	ldr	r3, [r3, #4]
 8068b80:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8068b82:	887b      	ldrh	r3, [r7, #2]
 8068b84:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8068b86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8068b8a:	2b01      	cmp	r3, #1
 8068b8c:	d00f      	beq.n	8068bae <HAL_SPI_TransmitReceive+0x82>
 8068b8e:	69fb      	ldr	r3, [r7, #28]
 8068b90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8068b94:	d107      	bne.n	8068ba6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8068b96:	68fb      	ldr	r3, [r7, #12]
 8068b98:	689b      	ldr	r3, [r3, #8]
 8068b9a:	2b00      	cmp	r3, #0
 8068b9c:	d103      	bne.n	8068ba6 <HAL_SPI_TransmitReceive+0x7a>
 8068b9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8068ba2:	2b04      	cmp	r3, #4
 8068ba4:	d003      	beq.n	8068bae <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8068ba6:	2302      	movs	r3, #2
 8068ba8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8068bac:	e15e      	b.n	8068e6c <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8068bae:	68bb      	ldr	r3, [r7, #8]
 8068bb0:	2b00      	cmp	r3, #0
 8068bb2:	d005      	beq.n	8068bc0 <HAL_SPI_TransmitReceive+0x94>
 8068bb4:	687b      	ldr	r3, [r7, #4]
 8068bb6:	2b00      	cmp	r3, #0
 8068bb8:	d002      	beq.n	8068bc0 <HAL_SPI_TransmitReceive+0x94>
 8068bba:	887b      	ldrh	r3, [r7, #2]
 8068bbc:	2b00      	cmp	r3, #0
 8068bbe:	d103      	bne.n	8068bc8 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8068bc0:	2301      	movs	r3, #1
 8068bc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8068bc6:	e151      	b.n	8068e6c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8068bc8:	68fb      	ldr	r3, [r7, #12]
 8068bca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8068bce:	b2db      	uxtb	r3, r3
 8068bd0:	2b04      	cmp	r3, #4
 8068bd2:	d003      	beq.n	8068bdc <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8068bd4:	68fb      	ldr	r3, [r7, #12]
 8068bd6:	2205      	movs	r2, #5
 8068bd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8068bdc:	68fb      	ldr	r3, [r7, #12]
 8068bde:	2200      	movs	r2, #0
 8068be0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8068be2:	68fb      	ldr	r3, [r7, #12]
 8068be4:	687a      	ldr	r2, [r7, #4]
 8068be6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8068be8:	68fb      	ldr	r3, [r7, #12]
 8068bea:	887a      	ldrh	r2, [r7, #2]
 8068bec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8068bee:	68fb      	ldr	r3, [r7, #12]
 8068bf0:	887a      	ldrh	r2, [r7, #2]
 8068bf2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8068bf4:	68fb      	ldr	r3, [r7, #12]
 8068bf6:	68ba      	ldr	r2, [r7, #8]
 8068bf8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8068bfa:	68fb      	ldr	r3, [r7, #12]
 8068bfc:	887a      	ldrh	r2, [r7, #2]
 8068bfe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8068c00:	68fb      	ldr	r3, [r7, #12]
 8068c02:	887a      	ldrh	r2, [r7, #2]
 8068c04:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8068c06:	68fb      	ldr	r3, [r7, #12]
 8068c08:	2200      	movs	r2, #0
 8068c0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8068c0c:	68fb      	ldr	r3, [r7, #12]
 8068c0e:	2200      	movs	r2, #0
 8068c10:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8068c12:	68fb      	ldr	r3, [r7, #12]
 8068c14:	681b      	ldr	r3, [r3, #0]
 8068c16:	681b      	ldr	r3, [r3, #0]
 8068c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8068c1c:	2b40      	cmp	r3, #64	; 0x40
 8068c1e:	d007      	beq.n	8068c30 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8068c20:	68fb      	ldr	r3, [r7, #12]
 8068c22:	681b      	ldr	r3, [r3, #0]
 8068c24:	681a      	ldr	r2, [r3, #0]
 8068c26:	68fb      	ldr	r3, [r7, #12]
 8068c28:	681b      	ldr	r3, [r3, #0]
 8068c2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8068c2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8068c30:	68fb      	ldr	r3, [r7, #12]
 8068c32:	68db      	ldr	r3, [r3, #12]
 8068c34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8068c38:	d178      	bne.n	8068d2c <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8068c3a:	68fb      	ldr	r3, [r7, #12]
 8068c3c:	685b      	ldr	r3, [r3, #4]
 8068c3e:	2b00      	cmp	r3, #0
 8068c40:	d002      	beq.n	8068c48 <HAL_SPI_TransmitReceive+0x11c>
 8068c42:	8b7b      	ldrh	r3, [r7, #26]
 8068c44:	2b01      	cmp	r3, #1
 8068c46:	d166      	bne.n	8068d16 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8068c48:	68fb      	ldr	r3, [r7, #12]
 8068c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8068c4c:	881a      	ldrh	r2, [r3, #0]
 8068c4e:	68fb      	ldr	r3, [r7, #12]
 8068c50:	681b      	ldr	r3, [r3, #0]
 8068c52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8068c54:	68fb      	ldr	r3, [r7, #12]
 8068c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8068c58:	1c9a      	adds	r2, r3, #2
 8068c5a:	68fb      	ldr	r3, [r7, #12]
 8068c5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8068c5e:	68fb      	ldr	r3, [r7, #12]
 8068c60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068c62:	b29b      	uxth	r3, r3
 8068c64:	3b01      	subs	r3, #1
 8068c66:	b29a      	uxth	r2, r3
 8068c68:	68fb      	ldr	r3, [r7, #12]
 8068c6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8068c6c:	e053      	b.n	8068d16 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8068c6e:	68fb      	ldr	r3, [r7, #12]
 8068c70:	681b      	ldr	r3, [r3, #0]
 8068c72:	689b      	ldr	r3, [r3, #8]
 8068c74:	f003 0302 	and.w	r3, r3, #2
 8068c78:	2b02      	cmp	r3, #2
 8068c7a:	d11b      	bne.n	8068cb4 <HAL_SPI_TransmitReceive+0x188>
 8068c7c:	68fb      	ldr	r3, [r7, #12]
 8068c7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068c80:	b29b      	uxth	r3, r3
 8068c82:	2b00      	cmp	r3, #0
 8068c84:	d016      	beq.n	8068cb4 <HAL_SPI_TransmitReceive+0x188>
 8068c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8068c88:	2b01      	cmp	r3, #1
 8068c8a:	d113      	bne.n	8068cb4 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8068c8c:	68fb      	ldr	r3, [r7, #12]
 8068c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8068c90:	881a      	ldrh	r2, [r3, #0]
 8068c92:	68fb      	ldr	r3, [r7, #12]
 8068c94:	681b      	ldr	r3, [r3, #0]
 8068c96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8068c98:	68fb      	ldr	r3, [r7, #12]
 8068c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8068c9c:	1c9a      	adds	r2, r3, #2
 8068c9e:	68fb      	ldr	r3, [r7, #12]
 8068ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8068ca2:	68fb      	ldr	r3, [r7, #12]
 8068ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068ca6:	b29b      	uxth	r3, r3
 8068ca8:	3b01      	subs	r3, #1
 8068caa:	b29a      	uxth	r2, r3
 8068cac:	68fb      	ldr	r3, [r7, #12]
 8068cae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8068cb0:	2300      	movs	r3, #0
 8068cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8068cb4:	68fb      	ldr	r3, [r7, #12]
 8068cb6:	681b      	ldr	r3, [r3, #0]
 8068cb8:	689b      	ldr	r3, [r3, #8]
 8068cba:	f003 0301 	and.w	r3, r3, #1
 8068cbe:	2b01      	cmp	r3, #1
 8068cc0:	d119      	bne.n	8068cf6 <HAL_SPI_TransmitReceive+0x1ca>
 8068cc2:	68fb      	ldr	r3, [r7, #12]
 8068cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8068cc6:	b29b      	uxth	r3, r3
 8068cc8:	2b00      	cmp	r3, #0
 8068cca:	d014      	beq.n	8068cf6 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8068ccc:	68fb      	ldr	r3, [r7, #12]
 8068cce:	681b      	ldr	r3, [r3, #0]
 8068cd0:	68da      	ldr	r2, [r3, #12]
 8068cd2:	68fb      	ldr	r3, [r7, #12]
 8068cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8068cd6:	b292      	uxth	r2, r2
 8068cd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8068cda:	68fb      	ldr	r3, [r7, #12]
 8068cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8068cde:	1c9a      	adds	r2, r3, #2
 8068ce0:	68fb      	ldr	r3, [r7, #12]
 8068ce2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8068ce4:	68fb      	ldr	r3, [r7, #12]
 8068ce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8068ce8:	b29b      	uxth	r3, r3
 8068cea:	3b01      	subs	r3, #1
 8068cec:	b29a      	uxth	r2, r3
 8068cee:	68fb      	ldr	r3, [r7, #12]
 8068cf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8068cf2:	2301      	movs	r3, #1
 8068cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8068cf6:	f7fa fdd5 	bl	80638a4 <HAL_GetTick>
 8068cfa:	4602      	mov	r2, r0
 8068cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8068cfe:	1ad3      	subs	r3, r2, r3
 8068d00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8068d02:	429a      	cmp	r2, r3
 8068d04:	d807      	bhi.n	8068d16 <HAL_SPI_TransmitReceive+0x1ea>
 8068d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8068d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8068d0c:	d003      	beq.n	8068d16 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8068d0e:	2303      	movs	r3, #3
 8068d10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8068d14:	e0aa      	b.n	8068e6c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8068d16:	68fb      	ldr	r3, [r7, #12]
 8068d18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068d1a:	b29b      	uxth	r3, r3
 8068d1c:	2b00      	cmp	r3, #0
 8068d1e:	d1a6      	bne.n	8068c6e <HAL_SPI_TransmitReceive+0x142>
 8068d20:	68fb      	ldr	r3, [r7, #12]
 8068d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8068d24:	b29b      	uxth	r3, r3
 8068d26:	2b00      	cmp	r3, #0
 8068d28:	d1a1      	bne.n	8068c6e <HAL_SPI_TransmitReceive+0x142>
 8068d2a:	e07f      	b.n	8068e2c <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8068d2c:	68fb      	ldr	r3, [r7, #12]
 8068d2e:	685b      	ldr	r3, [r3, #4]
 8068d30:	2b00      	cmp	r3, #0
 8068d32:	d002      	beq.n	8068d3a <HAL_SPI_TransmitReceive+0x20e>
 8068d34:	8b7b      	ldrh	r3, [r7, #26]
 8068d36:	2b01      	cmp	r3, #1
 8068d38:	d16e      	bne.n	8068e18 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8068d3a:	68fb      	ldr	r3, [r7, #12]
 8068d3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8068d3e:	68fb      	ldr	r3, [r7, #12]
 8068d40:	681b      	ldr	r3, [r3, #0]
 8068d42:	330c      	adds	r3, #12
 8068d44:	7812      	ldrb	r2, [r2, #0]
 8068d46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8068d48:	68fb      	ldr	r3, [r7, #12]
 8068d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8068d4c:	1c5a      	adds	r2, r3, #1
 8068d4e:	68fb      	ldr	r3, [r7, #12]
 8068d50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8068d52:	68fb      	ldr	r3, [r7, #12]
 8068d54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068d56:	b29b      	uxth	r3, r3
 8068d58:	3b01      	subs	r3, #1
 8068d5a:	b29a      	uxth	r2, r3
 8068d5c:	68fb      	ldr	r3, [r7, #12]
 8068d5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8068d60:	e05a      	b.n	8068e18 <HAL_SPI_TransmitReceive+0x2ec>
 8068d62:	bf00      	nop
 8068d64:	0807728c 	.word	0x0807728c
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8068d68:	68fb      	ldr	r3, [r7, #12]
 8068d6a:	681b      	ldr	r3, [r3, #0]
 8068d6c:	689b      	ldr	r3, [r3, #8]
 8068d6e:	f003 0302 	and.w	r3, r3, #2
 8068d72:	2b02      	cmp	r3, #2
 8068d74:	d11c      	bne.n	8068db0 <HAL_SPI_TransmitReceive+0x284>
 8068d76:	68fb      	ldr	r3, [r7, #12]
 8068d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068d7a:	b29b      	uxth	r3, r3
 8068d7c:	2b00      	cmp	r3, #0
 8068d7e:	d017      	beq.n	8068db0 <HAL_SPI_TransmitReceive+0x284>
 8068d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8068d82:	2b01      	cmp	r3, #1
 8068d84:	d114      	bne.n	8068db0 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8068d86:	68fb      	ldr	r3, [r7, #12]
 8068d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8068d8a:	68fb      	ldr	r3, [r7, #12]
 8068d8c:	681b      	ldr	r3, [r3, #0]
 8068d8e:	330c      	adds	r3, #12
 8068d90:	7812      	ldrb	r2, [r2, #0]
 8068d92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8068d94:	68fb      	ldr	r3, [r7, #12]
 8068d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8068d98:	1c5a      	adds	r2, r3, #1
 8068d9a:	68fb      	ldr	r3, [r7, #12]
 8068d9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8068d9e:	68fb      	ldr	r3, [r7, #12]
 8068da0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068da2:	b29b      	uxth	r3, r3
 8068da4:	3b01      	subs	r3, #1
 8068da6:	b29a      	uxth	r2, r3
 8068da8:	68fb      	ldr	r3, [r7, #12]
 8068daa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8068dac:	2300      	movs	r3, #0
 8068dae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8068db0:	68fb      	ldr	r3, [r7, #12]
 8068db2:	681b      	ldr	r3, [r3, #0]
 8068db4:	689b      	ldr	r3, [r3, #8]
 8068db6:	f003 0301 	and.w	r3, r3, #1
 8068dba:	2b01      	cmp	r3, #1
 8068dbc:	d119      	bne.n	8068df2 <HAL_SPI_TransmitReceive+0x2c6>
 8068dbe:	68fb      	ldr	r3, [r7, #12]
 8068dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8068dc2:	b29b      	uxth	r3, r3
 8068dc4:	2b00      	cmp	r3, #0
 8068dc6:	d014      	beq.n	8068df2 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8068dc8:	68fb      	ldr	r3, [r7, #12]
 8068dca:	681b      	ldr	r3, [r3, #0]
 8068dcc:	68da      	ldr	r2, [r3, #12]
 8068dce:	68fb      	ldr	r3, [r7, #12]
 8068dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8068dd2:	b2d2      	uxtb	r2, r2
 8068dd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8068dd6:	68fb      	ldr	r3, [r7, #12]
 8068dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8068dda:	1c5a      	adds	r2, r3, #1
 8068ddc:	68fb      	ldr	r3, [r7, #12]
 8068dde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8068de0:	68fb      	ldr	r3, [r7, #12]
 8068de2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8068de4:	b29b      	uxth	r3, r3
 8068de6:	3b01      	subs	r3, #1
 8068de8:	b29a      	uxth	r2, r3
 8068dea:	68fb      	ldr	r3, [r7, #12]
 8068dec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8068dee:	2301      	movs	r3, #1
 8068df0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8068df2:	f7fa fd57 	bl	80638a4 <HAL_GetTick>
 8068df6:	4602      	mov	r2, r0
 8068df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8068dfa:	1ad3      	subs	r3, r2, r3
 8068dfc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8068dfe:	429a      	cmp	r2, r3
 8068e00:	d803      	bhi.n	8068e0a <HAL_SPI_TransmitReceive+0x2de>
 8068e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8068e04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8068e08:	d102      	bne.n	8068e10 <HAL_SPI_TransmitReceive+0x2e4>
 8068e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8068e0c:	2b00      	cmp	r3, #0
 8068e0e:	d103      	bne.n	8068e18 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8068e10:	2303      	movs	r3, #3
 8068e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8068e16:	e029      	b.n	8068e6c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8068e18:	68fb      	ldr	r3, [r7, #12]
 8068e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8068e1c:	b29b      	uxth	r3, r3
 8068e1e:	2b00      	cmp	r3, #0
 8068e20:	d1a2      	bne.n	8068d68 <HAL_SPI_TransmitReceive+0x23c>
 8068e22:	68fb      	ldr	r3, [r7, #12]
 8068e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8068e26:	b29b      	uxth	r3, r3
 8068e28:	2b00      	cmp	r3, #0
 8068e2a:	d19d      	bne.n	8068d68 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8068e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8068e2e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8068e30:	68f8      	ldr	r0, [r7, #12]
 8068e32:	f000 f8b1 	bl	8068f98 <SPI_EndRxTxTransaction>
 8068e36:	4603      	mov	r3, r0
 8068e38:	2b00      	cmp	r3, #0
 8068e3a:	d006      	beq.n	8068e4a <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8068e3c:	2301      	movs	r3, #1
 8068e3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8068e42:	68fb      	ldr	r3, [r7, #12]
 8068e44:	2220      	movs	r2, #32
 8068e46:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8068e48:	e010      	b.n	8068e6c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8068e4a:	68fb      	ldr	r3, [r7, #12]
 8068e4c:	689b      	ldr	r3, [r3, #8]
 8068e4e:	2b00      	cmp	r3, #0
 8068e50:	d10b      	bne.n	8068e6a <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8068e52:	2300      	movs	r3, #0
 8068e54:	617b      	str	r3, [r7, #20]
 8068e56:	68fb      	ldr	r3, [r7, #12]
 8068e58:	681b      	ldr	r3, [r3, #0]
 8068e5a:	68db      	ldr	r3, [r3, #12]
 8068e5c:	617b      	str	r3, [r7, #20]
 8068e5e:	68fb      	ldr	r3, [r7, #12]
 8068e60:	681b      	ldr	r3, [r3, #0]
 8068e62:	689b      	ldr	r3, [r3, #8]
 8068e64:	617b      	str	r3, [r7, #20]
 8068e66:	697b      	ldr	r3, [r7, #20]
 8068e68:	e000      	b.n	8068e6c <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8068e6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8068e6c:	68fb      	ldr	r3, [r7, #12]
 8068e6e:	2201      	movs	r2, #1
 8068e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8068e74:	68fb      	ldr	r3, [r7, #12]
 8068e76:	2200      	movs	r2, #0
 8068e78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8068e7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8068e80:	4618      	mov	r0, r3
 8068e82:	3730      	adds	r7, #48	; 0x30
 8068e84:	46bd      	mov	sp, r7
 8068e86:	bd80      	pop	{r7, pc}

08068e88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8068e88:	b580      	push	{r7, lr}
 8068e8a:	b088      	sub	sp, #32
 8068e8c:	af00      	add	r7, sp, #0
 8068e8e:	60f8      	str	r0, [r7, #12]
 8068e90:	60b9      	str	r1, [r7, #8]
 8068e92:	603b      	str	r3, [r7, #0]
 8068e94:	4613      	mov	r3, r2
 8068e96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8068e98:	f7fa fd04 	bl	80638a4 <HAL_GetTick>
 8068e9c:	4602      	mov	r2, r0
 8068e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8068ea0:	1a9b      	subs	r3, r3, r2
 8068ea2:	683a      	ldr	r2, [r7, #0]
 8068ea4:	4413      	add	r3, r2
 8068ea6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8068ea8:	f7fa fcfc 	bl	80638a4 <HAL_GetTick>
 8068eac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8068eae:	4b39      	ldr	r3, [pc, #228]	; (8068f94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8068eb0:	681b      	ldr	r3, [r3, #0]
 8068eb2:	015b      	lsls	r3, r3, #5
 8068eb4:	0d1b      	lsrs	r3, r3, #20
 8068eb6:	69fa      	ldr	r2, [r7, #28]
 8068eb8:	fb02 f303 	mul.w	r3, r2, r3
 8068ebc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8068ebe:	e054      	b.n	8068f6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8068ec0:	683b      	ldr	r3, [r7, #0]
 8068ec2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8068ec6:	d050      	beq.n	8068f6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8068ec8:	f7fa fcec 	bl	80638a4 <HAL_GetTick>
 8068ecc:	4602      	mov	r2, r0
 8068ece:	69bb      	ldr	r3, [r7, #24]
 8068ed0:	1ad3      	subs	r3, r2, r3
 8068ed2:	69fa      	ldr	r2, [r7, #28]
 8068ed4:	429a      	cmp	r2, r3
 8068ed6:	d902      	bls.n	8068ede <SPI_WaitFlagStateUntilTimeout+0x56>
 8068ed8:	69fb      	ldr	r3, [r7, #28]
 8068eda:	2b00      	cmp	r3, #0
 8068edc:	d13d      	bne.n	8068f5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8068ede:	68fb      	ldr	r3, [r7, #12]
 8068ee0:	681b      	ldr	r3, [r3, #0]
 8068ee2:	685a      	ldr	r2, [r3, #4]
 8068ee4:	68fb      	ldr	r3, [r7, #12]
 8068ee6:	681b      	ldr	r3, [r3, #0]
 8068ee8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8068eec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8068eee:	68fb      	ldr	r3, [r7, #12]
 8068ef0:	685b      	ldr	r3, [r3, #4]
 8068ef2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8068ef6:	d111      	bne.n	8068f1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8068ef8:	68fb      	ldr	r3, [r7, #12]
 8068efa:	689b      	ldr	r3, [r3, #8]
 8068efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8068f00:	d004      	beq.n	8068f0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8068f02:	68fb      	ldr	r3, [r7, #12]
 8068f04:	689b      	ldr	r3, [r3, #8]
 8068f06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8068f0a:	d107      	bne.n	8068f1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8068f0c:	68fb      	ldr	r3, [r7, #12]
 8068f0e:	681b      	ldr	r3, [r3, #0]
 8068f10:	681a      	ldr	r2, [r3, #0]
 8068f12:	68fb      	ldr	r3, [r7, #12]
 8068f14:	681b      	ldr	r3, [r3, #0]
 8068f16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8068f1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8068f1c:	68fb      	ldr	r3, [r7, #12]
 8068f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8068f20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8068f24:	d10f      	bne.n	8068f46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8068f26:	68fb      	ldr	r3, [r7, #12]
 8068f28:	681b      	ldr	r3, [r3, #0]
 8068f2a:	681a      	ldr	r2, [r3, #0]
 8068f2c:	68fb      	ldr	r3, [r7, #12]
 8068f2e:	681b      	ldr	r3, [r3, #0]
 8068f30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8068f34:	601a      	str	r2, [r3, #0]
 8068f36:	68fb      	ldr	r3, [r7, #12]
 8068f38:	681b      	ldr	r3, [r3, #0]
 8068f3a:	681a      	ldr	r2, [r3, #0]
 8068f3c:	68fb      	ldr	r3, [r7, #12]
 8068f3e:	681b      	ldr	r3, [r3, #0]
 8068f40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8068f44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8068f46:	68fb      	ldr	r3, [r7, #12]
 8068f48:	2201      	movs	r2, #1
 8068f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8068f4e:	68fb      	ldr	r3, [r7, #12]
 8068f50:	2200      	movs	r2, #0
 8068f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8068f56:	2303      	movs	r3, #3
 8068f58:	e017      	b.n	8068f8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8068f5a:	697b      	ldr	r3, [r7, #20]
 8068f5c:	2b00      	cmp	r3, #0
 8068f5e:	d101      	bne.n	8068f64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8068f60:	2300      	movs	r3, #0
 8068f62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8068f64:	697b      	ldr	r3, [r7, #20]
 8068f66:	3b01      	subs	r3, #1
 8068f68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8068f6a:	68fb      	ldr	r3, [r7, #12]
 8068f6c:	681b      	ldr	r3, [r3, #0]
 8068f6e:	689a      	ldr	r2, [r3, #8]
 8068f70:	68bb      	ldr	r3, [r7, #8]
 8068f72:	4013      	ands	r3, r2
 8068f74:	68ba      	ldr	r2, [r7, #8]
 8068f76:	429a      	cmp	r2, r3
 8068f78:	bf0c      	ite	eq
 8068f7a:	2301      	moveq	r3, #1
 8068f7c:	2300      	movne	r3, #0
 8068f7e:	b2db      	uxtb	r3, r3
 8068f80:	461a      	mov	r2, r3
 8068f82:	79fb      	ldrb	r3, [r7, #7]
 8068f84:	429a      	cmp	r2, r3
 8068f86:	d19b      	bne.n	8068ec0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8068f88:	2300      	movs	r3, #0
}
 8068f8a:	4618      	mov	r0, r3
 8068f8c:	3720      	adds	r7, #32
 8068f8e:	46bd      	mov	sp, r7
 8068f90:	bd80      	pop	{r7, pc}
 8068f92:	bf00      	nop
 8068f94:	20000000 	.word	0x20000000

08068f98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8068f98:	b580      	push	{r7, lr}
 8068f9a:	b088      	sub	sp, #32
 8068f9c:	af02      	add	r7, sp, #8
 8068f9e:	60f8      	str	r0, [r7, #12]
 8068fa0:	60b9      	str	r1, [r7, #8]
 8068fa2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8068fa4:	4b1b      	ldr	r3, [pc, #108]	; (8069014 <SPI_EndRxTxTransaction+0x7c>)
 8068fa6:	681b      	ldr	r3, [r3, #0]
 8068fa8:	4a1b      	ldr	r2, [pc, #108]	; (8069018 <SPI_EndRxTxTransaction+0x80>)
 8068faa:	fba2 2303 	umull	r2, r3, r2, r3
 8068fae:	0d5b      	lsrs	r3, r3, #21
 8068fb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8068fb4:	fb02 f303 	mul.w	r3, r2, r3
 8068fb8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8068fba:	68fb      	ldr	r3, [r7, #12]
 8068fbc:	685b      	ldr	r3, [r3, #4]
 8068fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8068fc2:	d112      	bne.n	8068fea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8068fc4:	687b      	ldr	r3, [r7, #4]
 8068fc6:	9300      	str	r3, [sp, #0]
 8068fc8:	68bb      	ldr	r3, [r7, #8]
 8068fca:	2200      	movs	r2, #0
 8068fcc:	2180      	movs	r1, #128	; 0x80
 8068fce:	68f8      	ldr	r0, [r7, #12]
 8068fd0:	f7ff ff5a 	bl	8068e88 <SPI_WaitFlagStateUntilTimeout>
 8068fd4:	4603      	mov	r3, r0
 8068fd6:	2b00      	cmp	r3, #0
 8068fd8:	d016      	beq.n	8069008 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8068fda:	68fb      	ldr	r3, [r7, #12]
 8068fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8068fde:	f043 0220 	orr.w	r2, r3, #32
 8068fe2:	68fb      	ldr	r3, [r7, #12]
 8068fe4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8068fe6:	2303      	movs	r3, #3
 8068fe8:	e00f      	b.n	806900a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8068fea:	697b      	ldr	r3, [r7, #20]
 8068fec:	2b00      	cmp	r3, #0
 8068fee:	d00a      	beq.n	8069006 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8068ff0:	697b      	ldr	r3, [r7, #20]
 8068ff2:	3b01      	subs	r3, #1
 8068ff4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8068ff6:	68fb      	ldr	r3, [r7, #12]
 8068ff8:	681b      	ldr	r3, [r3, #0]
 8068ffa:	689b      	ldr	r3, [r3, #8]
 8068ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8069000:	2b80      	cmp	r3, #128	; 0x80
 8069002:	d0f2      	beq.n	8068fea <SPI_EndRxTxTransaction+0x52>
 8069004:	e000      	b.n	8069008 <SPI_EndRxTxTransaction+0x70>
        break;
 8069006:	bf00      	nop
  }

  return HAL_OK;
 8069008:	2300      	movs	r3, #0
}
 806900a:	4618      	mov	r0, r3
 806900c:	3718      	adds	r7, #24
 806900e:	46bd      	mov	sp, r7
 8069010:	bd80      	pop	{r7, pc}
 8069012:	bf00      	nop
 8069014:	20000000 	.word	0x20000000
 8069018:	165e9f81 	.word	0x165e9f81

0806901c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 806901c:	b580      	push	{r7, lr}
 806901e:	b082      	sub	sp, #8
 8069020:	af00      	add	r7, sp, #0
 8069022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8069024:	687b      	ldr	r3, [r7, #4]
 8069026:	2b00      	cmp	r3, #0
 8069028:	d101      	bne.n	806902e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 806902a:	2301      	movs	r3, #1
 806902c:	e0a7      	b.n	806917e <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 806902e:	687b      	ldr	r3, [r7, #4]
 8069030:	681b      	ldr	r3, [r3, #0]
 8069032:	4a55      	ldr	r2, [pc, #340]	; (8069188 <HAL_TIM_Base_Init+0x16c>)
 8069034:	4293      	cmp	r3, r2
 8069036:	d027      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 8069038:	687b      	ldr	r3, [r7, #4]
 806903a:	681b      	ldr	r3, [r3, #0]
 806903c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8069040:	d022      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 8069042:	687b      	ldr	r3, [r7, #4]
 8069044:	681b      	ldr	r3, [r3, #0]
 8069046:	4a51      	ldr	r2, [pc, #324]	; (806918c <HAL_TIM_Base_Init+0x170>)
 8069048:	4293      	cmp	r3, r2
 806904a:	d01d      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 806904c:	687b      	ldr	r3, [r7, #4]
 806904e:	681b      	ldr	r3, [r3, #0]
 8069050:	4a4f      	ldr	r2, [pc, #316]	; (8069190 <HAL_TIM_Base_Init+0x174>)
 8069052:	4293      	cmp	r3, r2
 8069054:	d018      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 8069056:	687b      	ldr	r3, [r7, #4]
 8069058:	681b      	ldr	r3, [r3, #0]
 806905a:	4a4e      	ldr	r2, [pc, #312]	; (8069194 <HAL_TIM_Base_Init+0x178>)
 806905c:	4293      	cmp	r3, r2
 806905e:	d013      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 8069060:	687b      	ldr	r3, [r7, #4]
 8069062:	681b      	ldr	r3, [r3, #0]
 8069064:	4a4c      	ldr	r2, [pc, #304]	; (8069198 <HAL_TIM_Base_Init+0x17c>)
 8069066:	4293      	cmp	r3, r2
 8069068:	d00e      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 806906a:	687b      	ldr	r3, [r7, #4]
 806906c:	681b      	ldr	r3, [r3, #0]
 806906e:	4a4b      	ldr	r2, [pc, #300]	; (806919c <HAL_TIM_Base_Init+0x180>)
 8069070:	4293      	cmp	r3, r2
 8069072:	d009      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 8069074:	687b      	ldr	r3, [r7, #4]
 8069076:	681b      	ldr	r3, [r3, #0]
 8069078:	4a49      	ldr	r2, [pc, #292]	; (80691a0 <HAL_TIM_Base_Init+0x184>)
 806907a:	4293      	cmp	r3, r2
 806907c:	d004      	beq.n	8069088 <HAL_TIM_Base_Init+0x6c>
 806907e:	f240 1113 	movw	r1, #275	; 0x113
 8069082:	4848      	ldr	r0, [pc, #288]	; (80691a4 <HAL_TIM_Base_Init+0x188>)
 8069084:	f7f9 ff43 	bl	8062f0e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8069088:	687b      	ldr	r3, [r7, #4]
 806908a:	689b      	ldr	r3, [r3, #8]
 806908c:	2b00      	cmp	r3, #0
 806908e:	d014      	beq.n	80690ba <HAL_TIM_Base_Init+0x9e>
 8069090:	687b      	ldr	r3, [r7, #4]
 8069092:	689b      	ldr	r3, [r3, #8]
 8069094:	2b10      	cmp	r3, #16
 8069096:	d010      	beq.n	80690ba <HAL_TIM_Base_Init+0x9e>
 8069098:	687b      	ldr	r3, [r7, #4]
 806909a:	689b      	ldr	r3, [r3, #8]
 806909c:	2b20      	cmp	r3, #32
 806909e:	d00c      	beq.n	80690ba <HAL_TIM_Base_Init+0x9e>
 80690a0:	687b      	ldr	r3, [r7, #4]
 80690a2:	689b      	ldr	r3, [r3, #8]
 80690a4:	2b40      	cmp	r3, #64	; 0x40
 80690a6:	d008      	beq.n	80690ba <HAL_TIM_Base_Init+0x9e>
 80690a8:	687b      	ldr	r3, [r7, #4]
 80690aa:	689b      	ldr	r3, [r3, #8]
 80690ac:	2b60      	cmp	r3, #96	; 0x60
 80690ae:	d004      	beq.n	80690ba <HAL_TIM_Base_Init+0x9e>
 80690b0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80690b4:	483b      	ldr	r0, [pc, #236]	; (80691a4 <HAL_TIM_Base_Init+0x188>)
 80690b6:	f7f9 ff2a 	bl	8062f0e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80690ba:	687b      	ldr	r3, [r7, #4]
 80690bc:	691b      	ldr	r3, [r3, #16]
 80690be:	2b00      	cmp	r3, #0
 80690c0:	d00e      	beq.n	80690e0 <HAL_TIM_Base_Init+0xc4>
 80690c2:	687b      	ldr	r3, [r7, #4]
 80690c4:	691b      	ldr	r3, [r3, #16]
 80690c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80690ca:	d009      	beq.n	80690e0 <HAL_TIM_Base_Init+0xc4>
 80690cc:	687b      	ldr	r3, [r7, #4]
 80690ce:	691b      	ldr	r3, [r3, #16]
 80690d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80690d4:	d004      	beq.n	80690e0 <HAL_TIM_Base_Init+0xc4>
 80690d6:	f240 1115 	movw	r1, #277	; 0x115
 80690da:	4832      	ldr	r0, [pc, #200]	; (80691a4 <HAL_TIM_Base_Init+0x188>)
 80690dc:	f7f9 ff17 	bl	8062f0e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80690e0:	687b      	ldr	r3, [r7, #4]
 80690e2:	699b      	ldr	r3, [r3, #24]
 80690e4:	2b00      	cmp	r3, #0
 80690e6:	d008      	beq.n	80690fa <HAL_TIM_Base_Init+0xde>
 80690e8:	687b      	ldr	r3, [r7, #4]
 80690ea:	699b      	ldr	r3, [r3, #24]
 80690ec:	2b80      	cmp	r3, #128	; 0x80
 80690ee:	d004      	beq.n	80690fa <HAL_TIM_Base_Init+0xde>
 80690f0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80690f4:	482b      	ldr	r0, [pc, #172]	; (80691a4 <HAL_TIM_Base_Init+0x188>)
 80690f6:	f7f9 ff0a 	bl	8062f0e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80690fa:	687b      	ldr	r3, [r7, #4]
 80690fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8069100:	b2db      	uxtb	r3, r3
 8069102:	2b00      	cmp	r3, #0
 8069104:	d106      	bne.n	8069114 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8069106:	687b      	ldr	r3, [r7, #4]
 8069108:	2200      	movs	r2, #0
 806910a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 806910e:	6878      	ldr	r0, [r7, #4]
 8069110:	f000 f84a 	bl	80691a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8069114:	687b      	ldr	r3, [r7, #4]
 8069116:	2202      	movs	r2, #2
 8069118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 806911c:	687b      	ldr	r3, [r7, #4]
 806911e:	681a      	ldr	r2, [r3, #0]
 8069120:	687b      	ldr	r3, [r7, #4]
 8069122:	3304      	adds	r3, #4
 8069124:	4619      	mov	r1, r3
 8069126:	4610      	mov	r0, r2
 8069128:	f000 fa0a 	bl	8069540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 806912c:	687b      	ldr	r3, [r7, #4]
 806912e:	2201      	movs	r2, #1
 8069130:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8069134:	687b      	ldr	r3, [r7, #4]
 8069136:	2201      	movs	r2, #1
 8069138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 806913c:	687b      	ldr	r3, [r7, #4]
 806913e:	2201      	movs	r2, #1
 8069140:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8069144:	687b      	ldr	r3, [r7, #4]
 8069146:	2201      	movs	r2, #1
 8069148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 806914c:	687b      	ldr	r3, [r7, #4]
 806914e:	2201      	movs	r2, #1
 8069150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8069154:	687b      	ldr	r3, [r7, #4]
 8069156:	2201      	movs	r2, #1
 8069158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 806915c:	687b      	ldr	r3, [r7, #4]
 806915e:	2201      	movs	r2, #1
 8069160:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8069164:	687b      	ldr	r3, [r7, #4]
 8069166:	2201      	movs	r2, #1
 8069168:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 806916c:	687b      	ldr	r3, [r7, #4]
 806916e:	2201      	movs	r2, #1
 8069170:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8069174:	687b      	ldr	r3, [r7, #4]
 8069176:	2201      	movs	r2, #1
 8069178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 806917c:	2300      	movs	r3, #0
}
 806917e:	4618      	mov	r0, r3
 8069180:	3708      	adds	r7, #8
 8069182:	46bd      	mov	sp, r7
 8069184:	bd80      	pop	{r7, pc}
 8069186:	bf00      	nop
 8069188:	40010000 	.word	0x40010000
 806918c:	40000400 	.word	0x40000400
 8069190:	40000800 	.word	0x40000800
 8069194:	40000c00 	.word	0x40000c00
 8069198:	40014000 	.word	0x40014000
 806919c:	40014400 	.word	0x40014400
 80691a0:	40014800 	.word	0x40014800
 80691a4:	080772c4 	.word	0x080772c4

080691a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80691a8:	b480      	push	{r7}
 80691aa:	b083      	sub	sp, #12
 80691ac:	af00      	add	r7, sp, #0
 80691ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80691b0:	bf00      	nop
 80691b2:	370c      	adds	r7, #12
 80691b4:	46bd      	mov	sp, r7
 80691b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80691ba:	4770      	bx	lr

080691bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80691bc:	b580      	push	{r7, lr}
 80691be:	b084      	sub	sp, #16
 80691c0:	af00      	add	r7, sp, #0
 80691c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80691c4:	687b      	ldr	r3, [r7, #4]
 80691c6:	681b      	ldr	r3, [r3, #0]
 80691c8:	4a3d      	ldr	r2, [pc, #244]	; (80692c0 <HAL_TIM_Base_Start_IT+0x104>)
 80691ca:	4293      	cmp	r3, r2
 80691cc:	d027      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 80691ce:	687b      	ldr	r3, [r7, #4]
 80691d0:	681b      	ldr	r3, [r3, #0]
 80691d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80691d6:	d022      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 80691d8:	687b      	ldr	r3, [r7, #4]
 80691da:	681b      	ldr	r3, [r3, #0]
 80691dc:	4a39      	ldr	r2, [pc, #228]	; (80692c4 <HAL_TIM_Base_Start_IT+0x108>)
 80691de:	4293      	cmp	r3, r2
 80691e0:	d01d      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 80691e2:	687b      	ldr	r3, [r7, #4]
 80691e4:	681b      	ldr	r3, [r3, #0]
 80691e6:	4a38      	ldr	r2, [pc, #224]	; (80692c8 <HAL_TIM_Base_Start_IT+0x10c>)
 80691e8:	4293      	cmp	r3, r2
 80691ea:	d018      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 80691ec:	687b      	ldr	r3, [r7, #4]
 80691ee:	681b      	ldr	r3, [r3, #0]
 80691f0:	4a36      	ldr	r2, [pc, #216]	; (80692cc <HAL_TIM_Base_Start_IT+0x110>)
 80691f2:	4293      	cmp	r3, r2
 80691f4:	d013      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 80691f6:	687b      	ldr	r3, [r7, #4]
 80691f8:	681b      	ldr	r3, [r3, #0]
 80691fa:	4a35      	ldr	r2, [pc, #212]	; (80692d0 <HAL_TIM_Base_Start_IT+0x114>)
 80691fc:	4293      	cmp	r3, r2
 80691fe:	d00e      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 8069200:	687b      	ldr	r3, [r7, #4]
 8069202:	681b      	ldr	r3, [r3, #0]
 8069204:	4a33      	ldr	r2, [pc, #204]	; (80692d4 <HAL_TIM_Base_Start_IT+0x118>)
 8069206:	4293      	cmp	r3, r2
 8069208:	d009      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 806920a:	687b      	ldr	r3, [r7, #4]
 806920c:	681b      	ldr	r3, [r3, #0]
 806920e:	4a32      	ldr	r2, [pc, #200]	; (80692d8 <HAL_TIM_Base_Start_IT+0x11c>)
 8069210:	4293      	cmp	r3, r2
 8069212:	d004      	beq.n	806921e <HAL_TIM_Base_Start_IT+0x62>
 8069214:	f240 11cf 	movw	r1, #463	; 0x1cf
 8069218:	4830      	ldr	r0, [pc, #192]	; (80692dc <HAL_TIM_Base_Start_IT+0x120>)
 806921a:	f7f9 fe78 	bl	8062f0e <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 806921e:	687b      	ldr	r3, [r7, #4]
 8069220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8069224:	b2db      	uxtb	r3, r3
 8069226:	2b01      	cmp	r3, #1
 8069228:	d001      	beq.n	806922e <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 806922a:	2301      	movs	r3, #1
 806922c:	e044      	b.n	80692b8 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 806922e:	687b      	ldr	r3, [r7, #4]
 8069230:	2202      	movs	r2, #2
 8069232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8069236:	687b      	ldr	r3, [r7, #4]
 8069238:	681b      	ldr	r3, [r3, #0]
 806923a:	68da      	ldr	r2, [r3, #12]
 806923c:	687b      	ldr	r3, [r7, #4]
 806923e:	681b      	ldr	r3, [r3, #0]
 8069240:	f042 0201 	orr.w	r2, r2, #1
 8069244:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8069246:	687b      	ldr	r3, [r7, #4]
 8069248:	681b      	ldr	r3, [r3, #0]
 806924a:	4a1d      	ldr	r2, [pc, #116]	; (80692c0 <HAL_TIM_Base_Start_IT+0x104>)
 806924c:	4293      	cmp	r3, r2
 806924e:	d018      	beq.n	8069282 <HAL_TIM_Base_Start_IT+0xc6>
 8069250:	687b      	ldr	r3, [r7, #4]
 8069252:	681b      	ldr	r3, [r3, #0]
 8069254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8069258:	d013      	beq.n	8069282 <HAL_TIM_Base_Start_IT+0xc6>
 806925a:	687b      	ldr	r3, [r7, #4]
 806925c:	681b      	ldr	r3, [r3, #0]
 806925e:	4a19      	ldr	r2, [pc, #100]	; (80692c4 <HAL_TIM_Base_Start_IT+0x108>)
 8069260:	4293      	cmp	r3, r2
 8069262:	d00e      	beq.n	8069282 <HAL_TIM_Base_Start_IT+0xc6>
 8069264:	687b      	ldr	r3, [r7, #4]
 8069266:	681b      	ldr	r3, [r3, #0]
 8069268:	4a17      	ldr	r2, [pc, #92]	; (80692c8 <HAL_TIM_Base_Start_IT+0x10c>)
 806926a:	4293      	cmp	r3, r2
 806926c:	d009      	beq.n	8069282 <HAL_TIM_Base_Start_IT+0xc6>
 806926e:	687b      	ldr	r3, [r7, #4]
 8069270:	681b      	ldr	r3, [r3, #0]
 8069272:	4a16      	ldr	r2, [pc, #88]	; (80692cc <HAL_TIM_Base_Start_IT+0x110>)
 8069274:	4293      	cmp	r3, r2
 8069276:	d004      	beq.n	8069282 <HAL_TIM_Base_Start_IT+0xc6>
 8069278:	687b      	ldr	r3, [r7, #4]
 806927a:	681b      	ldr	r3, [r3, #0]
 806927c:	4a14      	ldr	r2, [pc, #80]	; (80692d0 <HAL_TIM_Base_Start_IT+0x114>)
 806927e:	4293      	cmp	r3, r2
 8069280:	d111      	bne.n	80692a6 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8069282:	687b      	ldr	r3, [r7, #4]
 8069284:	681b      	ldr	r3, [r3, #0]
 8069286:	689b      	ldr	r3, [r3, #8]
 8069288:	f003 0307 	and.w	r3, r3, #7
 806928c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 806928e:	68fb      	ldr	r3, [r7, #12]
 8069290:	2b06      	cmp	r3, #6
 8069292:	d010      	beq.n	80692b6 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8069294:	687b      	ldr	r3, [r7, #4]
 8069296:	681b      	ldr	r3, [r3, #0]
 8069298:	681a      	ldr	r2, [r3, #0]
 806929a:	687b      	ldr	r3, [r7, #4]
 806929c:	681b      	ldr	r3, [r3, #0]
 806929e:	f042 0201 	orr.w	r2, r2, #1
 80692a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80692a4:	e007      	b.n	80692b6 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80692a6:	687b      	ldr	r3, [r7, #4]
 80692a8:	681b      	ldr	r3, [r3, #0]
 80692aa:	681a      	ldr	r2, [r3, #0]
 80692ac:	687b      	ldr	r3, [r7, #4]
 80692ae:	681b      	ldr	r3, [r3, #0]
 80692b0:	f042 0201 	orr.w	r2, r2, #1
 80692b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80692b6:	2300      	movs	r3, #0
}
 80692b8:	4618      	mov	r0, r3
 80692ba:	3710      	adds	r7, #16
 80692bc:	46bd      	mov	sp, r7
 80692be:	bd80      	pop	{r7, pc}
 80692c0:	40010000 	.word	0x40010000
 80692c4:	40000400 	.word	0x40000400
 80692c8:	40000800 	.word	0x40000800
 80692cc:	40000c00 	.word	0x40000c00
 80692d0:	40014000 	.word	0x40014000
 80692d4:	40014400 	.word	0x40014400
 80692d8:	40014800 	.word	0x40014800
 80692dc:	080772c4 	.word	0x080772c4

080692e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80692e0:	b580      	push	{r7, lr}
 80692e2:	b082      	sub	sp, #8
 80692e4:	af00      	add	r7, sp, #0
 80692e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80692e8:	687b      	ldr	r3, [r7, #4]
 80692ea:	681b      	ldr	r3, [r3, #0]
 80692ec:	691b      	ldr	r3, [r3, #16]
 80692ee:	f003 0302 	and.w	r3, r3, #2
 80692f2:	2b02      	cmp	r3, #2
 80692f4:	d122      	bne.n	806933c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80692f6:	687b      	ldr	r3, [r7, #4]
 80692f8:	681b      	ldr	r3, [r3, #0]
 80692fa:	68db      	ldr	r3, [r3, #12]
 80692fc:	f003 0302 	and.w	r3, r3, #2
 8069300:	2b02      	cmp	r3, #2
 8069302:	d11b      	bne.n	806933c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8069304:	687b      	ldr	r3, [r7, #4]
 8069306:	681b      	ldr	r3, [r3, #0]
 8069308:	f06f 0202 	mvn.w	r2, #2
 806930c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 806930e:	687b      	ldr	r3, [r7, #4]
 8069310:	2201      	movs	r2, #1
 8069312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8069314:	687b      	ldr	r3, [r7, #4]
 8069316:	681b      	ldr	r3, [r3, #0]
 8069318:	699b      	ldr	r3, [r3, #24]
 806931a:	f003 0303 	and.w	r3, r3, #3
 806931e:	2b00      	cmp	r3, #0
 8069320:	d003      	beq.n	806932a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8069322:	6878      	ldr	r0, [r7, #4]
 8069324:	f000 f8ee 	bl	8069504 <HAL_TIM_IC_CaptureCallback>
 8069328:	e005      	b.n	8069336 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 806932a:	6878      	ldr	r0, [r7, #4]
 806932c:	f000 f8e0 	bl	80694f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8069330:	6878      	ldr	r0, [r7, #4]
 8069332:	f000 f8f1 	bl	8069518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8069336:	687b      	ldr	r3, [r7, #4]
 8069338:	2200      	movs	r2, #0
 806933a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 806933c:	687b      	ldr	r3, [r7, #4]
 806933e:	681b      	ldr	r3, [r3, #0]
 8069340:	691b      	ldr	r3, [r3, #16]
 8069342:	f003 0304 	and.w	r3, r3, #4
 8069346:	2b04      	cmp	r3, #4
 8069348:	d122      	bne.n	8069390 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 806934a:	687b      	ldr	r3, [r7, #4]
 806934c:	681b      	ldr	r3, [r3, #0]
 806934e:	68db      	ldr	r3, [r3, #12]
 8069350:	f003 0304 	and.w	r3, r3, #4
 8069354:	2b04      	cmp	r3, #4
 8069356:	d11b      	bne.n	8069390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8069358:	687b      	ldr	r3, [r7, #4]
 806935a:	681b      	ldr	r3, [r3, #0]
 806935c:	f06f 0204 	mvn.w	r2, #4
 8069360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8069362:	687b      	ldr	r3, [r7, #4]
 8069364:	2202      	movs	r2, #2
 8069366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8069368:	687b      	ldr	r3, [r7, #4]
 806936a:	681b      	ldr	r3, [r3, #0]
 806936c:	699b      	ldr	r3, [r3, #24]
 806936e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8069372:	2b00      	cmp	r3, #0
 8069374:	d003      	beq.n	806937e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8069376:	6878      	ldr	r0, [r7, #4]
 8069378:	f000 f8c4 	bl	8069504 <HAL_TIM_IC_CaptureCallback>
 806937c:	e005      	b.n	806938a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 806937e:	6878      	ldr	r0, [r7, #4]
 8069380:	f000 f8b6 	bl	80694f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8069384:	6878      	ldr	r0, [r7, #4]
 8069386:	f000 f8c7 	bl	8069518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 806938a:	687b      	ldr	r3, [r7, #4]
 806938c:	2200      	movs	r2, #0
 806938e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8069390:	687b      	ldr	r3, [r7, #4]
 8069392:	681b      	ldr	r3, [r3, #0]
 8069394:	691b      	ldr	r3, [r3, #16]
 8069396:	f003 0308 	and.w	r3, r3, #8
 806939a:	2b08      	cmp	r3, #8
 806939c:	d122      	bne.n	80693e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 806939e:	687b      	ldr	r3, [r7, #4]
 80693a0:	681b      	ldr	r3, [r3, #0]
 80693a2:	68db      	ldr	r3, [r3, #12]
 80693a4:	f003 0308 	and.w	r3, r3, #8
 80693a8:	2b08      	cmp	r3, #8
 80693aa:	d11b      	bne.n	80693e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80693ac:	687b      	ldr	r3, [r7, #4]
 80693ae:	681b      	ldr	r3, [r3, #0]
 80693b0:	f06f 0208 	mvn.w	r2, #8
 80693b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80693b6:	687b      	ldr	r3, [r7, #4]
 80693b8:	2204      	movs	r2, #4
 80693ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80693bc:	687b      	ldr	r3, [r7, #4]
 80693be:	681b      	ldr	r3, [r3, #0]
 80693c0:	69db      	ldr	r3, [r3, #28]
 80693c2:	f003 0303 	and.w	r3, r3, #3
 80693c6:	2b00      	cmp	r3, #0
 80693c8:	d003      	beq.n	80693d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80693ca:	6878      	ldr	r0, [r7, #4]
 80693cc:	f000 f89a 	bl	8069504 <HAL_TIM_IC_CaptureCallback>
 80693d0:	e005      	b.n	80693de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80693d2:	6878      	ldr	r0, [r7, #4]
 80693d4:	f000 f88c 	bl	80694f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80693d8:	6878      	ldr	r0, [r7, #4]
 80693da:	f000 f89d 	bl	8069518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80693de:	687b      	ldr	r3, [r7, #4]
 80693e0:	2200      	movs	r2, #0
 80693e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80693e4:	687b      	ldr	r3, [r7, #4]
 80693e6:	681b      	ldr	r3, [r3, #0]
 80693e8:	691b      	ldr	r3, [r3, #16]
 80693ea:	f003 0310 	and.w	r3, r3, #16
 80693ee:	2b10      	cmp	r3, #16
 80693f0:	d122      	bne.n	8069438 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80693f2:	687b      	ldr	r3, [r7, #4]
 80693f4:	681b      	ldr	r3, [r3, #0]
 80693f6:	68db      	ldr	r3, [r3, #12]
 80693f8:	f003 0310 	and.w	r3, r3, #16
 80693fc:	2b10      	cmp	r3, #16
 80693fe:	d11b      	bne.n	8069438 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8069400:	687b      	ldr	r3, [r7, #4]
 8069402:	681b      	ldr	r3, [r3, #0]
 8069404:	f06f 0210 	mvn.w	r2, #16
 8069408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 806940a:	687b      	ldr	r3, [r7, #4]
 806940c:	2208      	movs	r2, #8
 806940e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8069410:	687b      	ldr	r3, [r7, #4]
 8069412:	681b      	ldr	r3, [r3, #0]
 8069414:	69db      	ldr	r3, [r3, #28]
 8069416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 806941a:	2b00      	cmp	r3, #0
 806941c:	d003      	beq.n	8069426 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 806941e:	6878      	ldr	r0, [r7, #4]
 8069420:	f000 f870 	bl	8069504 <HAL_TIM_IC_CaptureCallback>
 8069424:	e005      	b.n	8069432 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8069426:	6878      	ldr	r0, [r7, #4]
 8069428:	f000 f862 	bl	80694f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 806942c:	6878      	ldr	r0, [r7, #4]
 806942e:	f000 f873 	bl	8069518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8069432:	687b      	ldr	r3, [r7, #4]
 8069434:	2200      	movs	r2, #0
 8069436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8069438:	687b      	ldr	r3, [r7, #4]
 806943a:	681b      	ldr	r3, [r3, #0]
 806943c:	691b      	ldr	r3, [r3, #16]
 806943e:	f003 0301 	and.w	r3, r3, #1
 8069442:	2b01      	cmp	r3, #1
 8069444:	d10e      	bne.n	8069464 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8069446:	687b      	ldr	r3, [r7, #4]
 8069448:	681b      	ldr	r3, [r3, #0]
 806944a:	68db      	ldr	r3, [r3, #12]
 806944c:	f003 0301 	and.w	r3, r3, #1
 8069450:	2b01      	cmp	r3, #1
 8069452:	d107      	bne.n	8069464 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8069454:	687b      	ldr	r3, [r7, #4]
 8069456:	681b      	ldr	r3, [r3, #0]
 8069458:	f06f 0201 	mvn.w	r2, #1
 806945c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 806945e:	6878      	ldr	r0, [r7, #4]
 8069460:	f7f9 fd3e 	bl	8062ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8069464:	687b      	ldr	r3, [r7, #4]
 8069466:	681b      	ldr	r3, [r3, #0]
 8069468:	691b      	ldr	r3, [r3, #16]
 806946a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 806946e:	2b80      	cmp	r3, #128	; 0x80
 8069470:	d10e      	bne.n	8069490 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8069472:	687b      	ldr	r3, [r7, #4]
 8069474:	681b      	ldr	r3, [r3, #0]
 8069476:	68db      	ldr	r3, [r3, #12]
 8069478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 806947c:	2b80      	cmp	r3, #128	; 0x80
 806947e:	d107      	bne.n	8069490 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8069480:	687b      	ldr	r3, [r7, #4]
 8069482:	681b      	ldr	r3, [r3, #0]
 8069484:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8069488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 806948a:	6878      	ldr	r0, [r7, #4]
 806948c:	f000 f8e2 	bl	8069654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8069490:	687b      	ldr	r3, [r7, #4]
 8069492:	681b      	ldr	r3, [r3, #0]
 8069494:	691b      	ldr	r3, [r3, #16]
 8069496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 806949a:	2b40      	cmp	r3, #64	; 0x40
 806949c:	d10e      	bne.n	80694bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 806949e:	687b      	ldr	r3, [r7, #4]
 80694a0:	681b      	ldr	r3, [r3, #0]
 80694a2:	68db      	ldr	r3, [r3, #12]
 80694a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80694a8:	2b40      	cmp	r3, #64	; 0x40
 80694aa:	d107      	bne.n	80694bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80694ac:	687b      	ldr	r3, [r7, #4]
 80694ae:	681b      	ldr	r3, [r3, #0]
 80694b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80694b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80694b6:	6878      	ldr	r0, [r7, #4]
 80694b8:	f000 f838 	bl	806952c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80694bc:	687b      	ldr	r3, [r7, #4]
 80694be:	681b      	ldr	r3, [r3, #0]
 80694c0:	691b      	ldr	r3, [r3, #16]
 80694c2:	f003 0320 	and.w	r3, r3, #32
 80694c6:	2b20      	cmp	r3, #32
 80694c8:	d10e      	bne.n	80694e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80694ca:	687b      	ldr	r3, [r7, #4]
 80694cc:	681b      	ldr	r3, [r3, #0]
 80694ce:	68db      	ldr	r3, [r3, #12]
 80694d0:	f003 0320 	and.w	r3, r3, #32
 80694d4:	2b20      	cmp	r3, #32
 80694d6:	d107      	bne.n	80694e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80694d8:	687b      	ldr	r3, [r7, #4]
 80694da:	681b      	ldr	r3, [r3, #0]
 80694dc:	f06f 0220 	mvn.w	r2, #32
 80694e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80694e2:	6878      	ldr	r0, [r7, #4]
 80694e4:	f000 f8ac 	bl	8069640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80694e8:	bf00      	nop
 80694ea:	3708      	adds	r7, #8
 80694ec:	46bd      	mov	sp, r7
 80694ee:	bd80      	pop	{r7, pc}

080694f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80694f0:	b480      	push	{r7}
 80694f2:	b083      	sub	sp, #12
 80694f4:	af00      	add	r7, sp, #0
 80694f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80694f8:	bf00      	nop
 80694fa:	370c      	adds	r7, #12
 80694fc:	46bd      	mov	sp, r7
 80694fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069502:	4770      	bx	lr

08069504 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8069504:	b480      	push	{r7}
 8069506:	b083      	sub	sp, #12
 8069508:	af00      	add	r7, sp, #0
 806950a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 806950c:	bf00      	nop
 806950e:	370c      	adds	r7, #12
 8069510:	46bd      	mov	sp, r7
 8069512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069516:	4770      	bx	lr

08069518 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8069518:	b480      	push	{r7}
 806951a:	b083      	sub	sp, #12
 806951c:	af00      	add	r7, sp, #0
 806951e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8069520:	bf00      	nop
 8069522:	370c      	adds	r7, #12
 8069524:	46bd      	mov	sp, r7
 8069526:	f85d 7b04 	ldr.w	r7, [sp], #4
 806952a:	4770      	bx	lr

0806952c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 806952c:	b480      	push	{r7}
 806952e:	b083      	sub	sp, #12
 8069530:	af00      	add	r7, sp, #0
 8069532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8069534:	bf00      	nop
 8069536:	370c      	adds	r7, #12
 8069538:	46bd      	mov	sp, r7
 806953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 806953e:	4770      	bx	lr

08069540 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8069540:	b480      	push	{r7}
 8069542:	b085      	sub	sp, #20
 8069544:	af00      	add	r7, sp, #0
 8069546:	6078      	str	r0, [r7, #4]
 8069548:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 806954a:	687b      	ldr	r3, [r7, #4]
 806954c:	681b      	ldr	r3, [r3, #0]
 806954e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8069550:	687b      	ldr	r3, [r7, #4]
 8069552:	4a34      	ldr	r2, [pc, #208]	; (8069624 <TIM_Base_SetConfig+0xe4>)
 8069554:	4293      	cmp	r3, r2
 8069556:	d00f      	beq.n	8069578 <TIM_Base_SetConfig+0x38>
 8069558:	687b      	ldr	r3, [r7, #4]
 806955a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 806955e:	d00b      	beq.n	8069578 <TIM_Base_SetConfig+0x38>
 8069560:	687b      	ldr	r3, [r7, #4]
 8069562:	4a31      	ldr	r2, [pc, #196]	; (8069628 <TIM_Base_SetConfig+0xe8>)
 8069564:	4293      	cmp	r3, r2
 8069566:	d007      	beq.n	8069578 <TIM_Base_SetConfig+0x38>
 8069568:	687b      	ldr	r3, [r7, #4]
 806956a:	4a30      	ldr	r2, [pc, #192]	; (806962c <TIM_Base_SetConfig+0xec>)
 806956c:	4293      	cmp	r3, r2
 806956e:	d003      	beq.n	8069578 <TIM_Base_SetConfig+0x38>
 8069570:	687b      	ldr	r3, [r7, #4]
 8069572:	4a2f      	ldr	r2, [pc, #188]	; (8069630 <TIM_Base_SetConfig+0xf0>)
 8069574:	4293      	cmp	r3, r2
 8069576:	d108      	bne.n	806958a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8069578:	68fb      	ldr	r3, [r7, #12]
 806957a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 806957e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8069580:	683b      	ldr	r3, [r7, #0]
 8069582:	685b      	ldr	r3, [r3, #4]
 8069584:	68fa      	ldr	r2, [r7, #12]
 8069586:	4313      	orrs	r3, r2
 8069588:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 806958a:	687b      	ldr	r3, [r7, #4]
 806958c:	4a25      	ldr	r2, [pc, #148]	; (8069624 <TIM_Base_SetConfig+0xe4>)
 806958e:	4293      	cmp	r3, r2
 8069590:	d01b      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 8069592:	687b      	ldr	r3, [r7, #4]
 8069594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8069598:	d017      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 806959a:	687b      	ldr	r3, [r7, #4]
 806959c:	4a22      	ldr	r2, [pc, #136]	; (8069628 <TIM_Base_SetConfig+0xe8>)
 806959e:	4293      	cmp	r3, r2
 80695a0:	d013      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 80695a2:	687b      	ldr	r3, [r7, #4]
 80695a4:	4a21      	ldr	r2, [pc, #132]	; (806962c <TIM_Base_SetConfig+0xec>)
 80695a6:	4293      	cmp	r3, r2
 80695a8:	d00f      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 80695aa:	687b      	ldr	r3, [r7, #4]
 80695ac:	4a20      	ldr	r2, [pc, #128]	; (8069630 <TIM_Base_SetConfig+0xf0>)
 80695ae:	4293      	cmp	r3, r2
 80695b0:	d00b      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 80695b2:	687b      	ldr	r3, [r7, #4]
 80695b4:	4a1f      	ldr	r2, [pc, #124]	; (8069634 <TIM_Base_SetConfig+0xf4>)
 80695b6:	4293      	cmp	r3, r2
 80695b8:	d007      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 80695ba:	687b      	ldr	r3, [r7, #4]
 80695bc:	4a1e      	ldr	r2, [pc, #120]	; (8069638 <TIM_Base_SetConfig+0xf8>)
 80695be:	4293      	cmp	r3, r2
 80695c0:	d003      	beq.n	80695ca <TIM_Base_SetConfig+0x8a>
 80695c2:	687b      	ldr	r3, [r7, #4]
 80695c4:	4a1d      	ldr	r2, [pc, #116]	; (806963c <TIM_Base_SetConfig+0xfc>)
 80695c6:	4293      	cmp	r3, r2
 80695c8:	d108      	bne.n	80695dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80695ca:	68fb      	ldr	r3, [r7, #12]
 80695cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80695d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80695d2:	683b      	ldr	r3, [r7, #0]
 80695d4:	68db      	ldr	r3, [r3, #12]
 80695d6:	68fa      	ldr	r2, [r7, #12]
 80695d8:	4313      	orrs	r3, r2
 80695da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80695dc:	68fb      	ldr	r3, [r7, #12]
 80695de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80695e2:	683b      	ldr	r3, [r7, #0]
 80695e4:	695b      	ldr	r3, [r3, #20]
 80695e6:	4313      	orrs	r3, r2
 80695e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80695ea:	687b      	ldr	r3, [r7, #4]
 80695ec:	68fa      	ldr	r2, [r7, #12]
 80695ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80695f0:	683b      	ldr	r3, [r7, #0]
 80695f2:	689a      	ldr	r2, [r3, #8]
 80695f4:	687b      	ldr	r3, [r7, #4]
 80695f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80695f8:	683b      	ldr	r3, [r7, #0]
 80695fa:	681a      	ldr	r2, [r3, #0]
 80695fc:	687b      	ldr	r3, [r7, #4]
 80695fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8069600:	687b      	ldr	r3, [r7, #4]
 8069602:	4a08      	ldr	r2, [pc, #32]	; (8069624 <TIM_Base_SetConfig+0xe4>)
 8069604:	4293      	cmp	r3, r2
 8069606:	d103      	bne.n	8069610 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8069608:	683b      	ldr	r3, [r7, #0]
 806960a:	691a      	ldr	r2, [r3, #16]
 806960c:	687b      	ldr	r3, [r7, #4]
 806960e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8069610:	687b      	ldr	r3, [r7, #4]
 8069612:	2201      	movs	r2, #1
 8069614:	615a      	str	r2, [r3, #20]
}
 8069616:	bf00      	nop
 8069618:	3714      	adds	r7, #20
 806961a:	46bd      	mov	sp, r7
 806961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069620:	4770      	bx	lr
 8069622:	bf00      	nop
 8069624:	40010000 	.word	0x40010000
 8069628:	40000400 	.word	0x40000400
 806962c:	40000800 	.word	0x40000800
 8069630:	40000c00 	.word	0x40000c00
 8069634:	40014000 	.word	0x40014000
 8069638:	40014400 	.word	0x40014400
 806963c:	40014800 	.word	0x40014800

08069640 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8069640:	b480      	push	{r7}
 8069642:	b083      	sub	sp, #12
 8069644:	af00      	add	r7, sp, #0
 8069646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8069648:	bf00      	nop
 806964a:	370c      	adds	r7, #12
 806964c:	46bd      	mov	sp, r7
 806964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069652:	4770      	bx	lr

08069654 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8069654:	b480      	push	{r7}
 8069656:	b083      	sub	sp, #12
 8069658:	af00      	add	r7, sp, #0
 806965a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 806965c:	bf00      	nop
 806965e:	370c      	adds	r7, #12
 8069660:	46bd      	mov	sp, r7
 8069662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069666:	4770      	bx	lr

08069668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8069668:	b580      	push	{r7, lr}
 806966a:	b082      	sub	sp, #8
 806966c:	af00      	add	r7, sp, #0
 806966e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8069670:	687b      	ldr	r3, [r7, #4]
 8069672:	2b00      	cmp	r3, #0
 8069674:	d101      	bne.n	806967a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8069676:	2301      	movs	r3, #1
 8069678:	e0a0      	b.n	80697bc <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 806967a:	687b      	ldr	r3, [r7, #4]
 806967c:	699b      	ldr	r3, [r3, #24]
 806967e:	2b00      	cmp	r3, #0
 8069680:	d02c      	beq.n	80696dc <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8069682:	687b      	ldr	r3, [r7, #4]
 8069684:	681b      	ldr	r3, [r3, #0]
 8069686:	4a4f      	ldr	r2, [pc, #316]	; (80697c4 <HAL_UART_Init+0x15c>)
 8069688:	4293      	cmp	r3, r2
 806968a:	d00e      	beq.n	80696aa <HAL_UART_Init+0x42>
 806968c:	687b      	ldr	r3, [r7, #4]
 806968e:	681b      	ldr	r3, [r3, #0]
 8069690:	4a4d      	ldr	r2, [pc, #308]	; (80697c8 <HAL_UART_Init+0x160>)
 8069692:	4293      	cmp	r3, r2
 8069694:	d009      	beq.n	80696aa <HAL_UART_Init+0x42>
 8069696:	687b      	ldr	r3, [r7, #4]
 8069698:	681b      	ldr	r3, [r3, #0]
 806969a:	4a4c      	ldr	r2, [pc, #304]	; (80697cc <HAL_UART_Init+0x164>)
 806969c:	4293      	cmp	r3, r2
 806969e:	d004      	beq.n	80696aa <HAL_UART_Init+0x42>
 80696a0:	f44f 71b9 	mov.w	r1, #370	; 0x172
 80696a4:	484a      	ldr	r0, [pc, #296]	; (80697d0 <HAL_UART_Init+0x168>)
 80696a6:	f7f9 fc32 	bl	8062f0e <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80696aa:	687b      	ldr	r3, [r7, #4]
 80696ac:	699b      	ldr	r3, [r3, #24]
 80696ae:	2b00      	cmp	r3, #0
 80696b0:	d028      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696b2:	687b      	ldr	r3, [r7, #4]
 80696b4:	699b      	ldr	r3, [r3, #24]
 80696b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80696ba:	d023      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696bc:	687b      	ldr	r3, [r7, #4]
 80696be:	699b      	ldr	r3, [r3, #24]
 80696c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80696c4:	d01e      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696c6:	687b      	ldr	r3, [r7, #4]
 80696c8:	699b      	ldr	r3, [r3, #24]
 80696ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80696ce:	d019      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696d0:	f240 1173 	movw	r1, #371	; 0x173
 80696d4:	483e      	ldr	r0, [pc, #248]	; (80697d0 <HAL_UART_Init+0x168>)
 80696d6:	f7f9 fc1a 	bl	8062f0e <assert_failed>
 80696da:	e013      	b.n	8069704 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80696dc:	687b      	ldr	r3, [r7, #4]
 80696de:	681b      	ldr	r3, [r3, #0]
 80696e0:	4a38      	ldr	r2, [pc, #224]	; (80697c4 <HAL_UART_Init+0x15c>)
 80696e2:	4293      	cmp	r3, r2
 80696e4:	d00e      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696e6:	687b      	ldr	r3, [r7, #4]
 80696e8:	681b      	ldr	r3, [r3, #0]
 80696ea:	4a37      	ldr	r2, [pc, #220]	; (80697c8 <HAL_UART_Init+0x160>)
 80696ec:	4293      	cmp	r3, r2
 80696ee:	d009      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696f0:	687b      	ldr	r3, [r7, #4]
 80696f2:	681b      	ldr	r3, [r3, #0]
 80696f4:	4a35      	ldr	r2, [pc, #212]	; (80697cc <HAL_UART_Init+0x164>)
 80696f6:	4293      	cmp	r3, r2
 80696f8:	d004      	beq.n	8069704 <HAL_UART_Init+0x9c>
 80696fa:	f240 1177 	movw	r1, #375	; 0x177
 80696fe:	4834      	ldr	r0, [pc, #208]	; (80697d0 <HAL_UART_Init+0x168>)
 8069700:	f7f9 fc05 	bl	8062f0e <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8069704:	687b      	ldr	r3, [r7, #4]
 8069706:	689b      	ldr	r3, [r3, #8]
 8069708:	2b00      	cmp	r3, #0
 806970a:	d009      	beq.n	8069720 <HAL_UART_Init+0xb8>
 806970c:	687b      	ldr	r3, [r7, #4]
 806970e:	689b      	ldr	r3, [r3, #8]
 8069710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8069714:	d004      	beq.n	8069720 <HAL_UART_Init+0xb8>
 8069716:	f240 1179 	movw	r1, #377	; 0x179
 806971a:	482d      	ldr	r0, [pc, #180]	; (80697d0 <HAL_UART_Init+0x168>)
 806971c:	f7f9 fbf7 	bl	8062f0e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8069720:	687b      	ldr	r3, [r7, #4]
 8069722:	69db      	ldr	r3, [r3, #28]
 8069724:	2b00      	cmp	r3, #0
 8069726:	d009      	beq.n	806973c <HAL_UART_Init+0xd4>
 8069728:	687b      	ldr	r3, [r7, #4]
 806972a:	69db      	ldr	r3, [r3, #28]
 806972c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8069730:	d004      	beq.n	806973c <HAL_UART_Init+0xd4>
 8069732:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8069736:	4826      	ldr	r0, [pc, #152]	; (80697d0 <HAL_UART_Init+0x168>)
 8069738:	f7f9 fbe9 	bl	8062f0e <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 806973c:	687b      	ldr	r3, [r7, #4]
 806973e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8069742:	b2db      	uxtb	r3, r3
 8069744:	2b00      	cmp	r3, #0
 8069746:	d106      	bne.n	8069756 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8069748:	687b      	ldr	r3, [r7, #4]
 806974a:	2200      	movs	r2, #0
 806974c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8069750:	6878      	ldr	r0, [r7, #4]
 8069752:	f7f9 ffa3 	bl	806369c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8069756:	687b      	ldr	r3, [r7, #4]
 8069758:	2224      	movs	r2, #36	; 0x24
 806975a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 806975e:	687b      	ldr	r3, [r7, #4]
 8069760:	681b      	ldr	r3, [r3, #0]
 8069762:	68da      	ldr	r2, [r3, #12]
 8069764:	687b      	ldr	r3, [r7, #4]
 8069766:	681b      	ldr	r3, [r3, #0]
 8069768:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 806976c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 806976e:	6878      	ldr	r0, [r7, #4]
 8069770:	f000 fe84 	bl	806a47c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8069774:	687b      	ldr	r3, [r7, #4]
 8069776:	681b      	ldr	r3, [r3, #0]
 8069778:	691a      	ldr	r2, [r3, #16]
 806977a:	687b      	ldr	r3, [r7, #4]
 806977c:	681b      	ldr	r3, [r3, #0]
 806977e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8069782:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8069784:	687b      	ldr	r3, [r7, #4]
 8069786:	681b      	ldr	r3, [r3, #0]
 8069788:	695a      	ldr	r2, [r3, #20]
 806978a:	687b      	ldr	r3, [r7, #4]
 806978c:	681b      	ldr	r3, [r3, #0]
 806978e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8069792:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8069794:	687b      	ldr	r3, [r7, #4]
 8069796:	681b      	ldr	r3, [r3, #0]
 8069798:	68da      	ldr	r2, [r3, #12]
 806979a:	687b      	ldr	r3, [r7, #4]
 806979c:	681b      	ldr	r3, [r3, #0]
 806979e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80697a2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80697a4:	687b      	ldr	r3, [r7, #4]
 80697a6:	2200      	movs	r2, #0
 80697a8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80697aa:	687b      	ldr	r3, [r7, #4]
 80697ac:	2220      	movs	r2, #32
 80697ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80697b2:	687b      	ldr	r3, [r7, #4]
 80697b4:	2220      	movs	r2, #32
 80697b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80697ba:	2300      	movs	r3, #0
}
 80697bc:	4618      	mov	r0, r3
 80697be:	3708      	adds	r7, #8
 80697c0:	46bd      	mov	sp, r7
 80697c2:	bd80      	pop	{r7, pc}
 80697c4:	40011000 	.word	0x40011000
 80697c8:	40004400 	.word	0x40004400
 80697cc:	40011400 	.word	0x40011400
 80697d0:	080772fc 	.word	0x080772fc

080697d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80697d4:	b580      	push	{r7, lr}
 80697d6:	b08a      	sub	sp, #40	; 0x28
 80697d8:	af02      	add	r7, sp, #8
 80697da:	60f8      	str	r0, [r7, #12]
 80697dc:	60b9      	str	r1, [r7, #8]
 80697de:	603b      	str	r3, [r7, #0]
 80697e0:	4613      	mov	r3, r2
 80697e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80697e4:	2300      	movs	r3, #0
 80697e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80697e8:	68fb      	ldr	r3, [r7, #12]
 80697ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80697ee:	b2db      	uxtb	r3, r3
 80697f0:	2b20      	cmp	r3, #32
 80697f2:	d17c      	bne.n	80698ee <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80697f4:	68bb      	ldr	r3, [r7, #8]
 80697f6:	2b00      	cmp	r3, #0
 80697f8:	d002      	beq.n	8069800 <HAL_UART_Transmit+0x2c>
 80697fa:	88fb      	ldrh	r3, [r7, #6]
 80697fc:	2b00      	cmp	r3, #0
 80697fe:	d101      	bne.n	8069804 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8069800:	2301      	movs	r3, #1
 8069802:	e075      	b.n	80698f0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8069804:	68fb      	ldr	r3, [r7, #12]
 8069806:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 806980a:	2b01      	cmp	r3, #1
 806980c:	d101      	bne.n	8069812 <HAL_UART_Transmit+0x3e>
 806980e:	2302      	movs	r3, #2
 8069810:	e06e      	b.n	80698f0 <HAL_UART_Transmit+0x11c>
 8069812:	68fb      	ldr	r3, [r7, #12]
 8069814:	2201      	movs	r2, #1
 8069816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 806981a:	68fb      	ldr	r3, [r7, #12]
 806981c:	2200      	movs	r2, #0
 806981e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8069820:	68fb      	ldr	r3, [r7, #12]
 8069822:	2221      	movs	r2, #33	; 0x21
 8069824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8069828:	f7fa f83c 	bl	80638a4 <HAL_GetTick>
 806982c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 806982e:	68fb      	ldr	r3, [r7, #12]
 8069830:	88fa      	ldrh	r2, [r7, #6]
 8069832:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8069834:	68fb      	ldr	r3, [r7, #12]
 8069836:	88fa      	ldrh	r2, [r7, #6]
 8069838:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 806983a:	68fb      	ldr	r3, [r7, #12]
 806983c:	689b      	ldr	r3, [r3, #8]
 806983e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8069842:	d108      	bne.n	8069856 <HAL_UART_Transmit+0x82>
 8069844:	68fb      	ldr	r3, [r7, #12]
 8069846:	691b      	ldr	r3, [r3, #16]
 8069848:	2b00      	cmp	r3, #0
 806984a:	d104      	bne.n	8069856 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 806984c:	2300      	movs	r3, #0
 806984e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8069850:	68bb      	ldr	r3, [r7, #8]
 8069852:	61bb      	str	r3, [r7, #24]
 8069854:	e003      	b.n	806985e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8069856:	68bb      	ldr	r3, [r7, #8]
 8069858:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 806985a:	2300      	movs	r3, #0
 806985c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 806985e:	68fb      	ldr	r3, [r7, #12]
 8069860:	2200      	movs	r2, #0
 8069862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8069866:	e02a      	b.n	80698be <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8069868:	683b      	ldr	r3, [r7, #0]
 806986a:	9300      	str	r3, [sp, #0]
 806986c:	697b      	ldr	r3, [r7, #20]
 806986e:	2200      	movs	r2, #0
 8069870:	2180      	movs	r1, #128	; 0x80
 8069872:	68f8      	ldr	r0, [r7, #12]
 8069874:	f000 fbc0 	bl	8069ff8 <UART_WaitOnFlagUntilTimeout>
 8069878:	4603      	mov	r3, r0
 806987a:	2b00      	cmp	r3, #0
 806987c:	d001      	beq.n	8069882 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 806987e:	2303      	movs	r3, #3
 8069880:	e036      	b.n	80698f0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8069882:	69fb      	ldr	r3, [r7, #28]
 8069884:	2b00      	cmp	r3, #0
 8069886:	d10b      	bne.n	80698a0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8069888:	69bb      	ldr	r3, [r7, #24]
 806988a:	881b      	ldrh	r3, [r3, #0]
 806988c:	461a      	mov	r2, r3
 806988e:	68fb      	ldr	r3, [r7, #12]
 8069890:	681b      	ldr	r3, [r3, #0]
 8069892:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8069896:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8069898:	69bb      	ldr	r3, [r7, #24]
 806989a:	3302      	adds	r3, #2
 806989c:	61bb      	str	r3, [r7, #24]
 806989e:	e007      	b.n	80698b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80698a0:	69fb      	ldr	r3, [r7, #28]
 80698a2:	781a      	ldrb	r2, [r3, #0]
 80698a4:	68fb      	ldr	r3, [r7, #12]
 80698a6:	681b      	ldr	r3, [r3, #0]
 80698a8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80698aa:	69fb      	ldr	r3, [r7, #28]
 80698ac:	3301      	adds	r3, #1
 80698ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80698b0:	68fb      	ldr	r3, [r7, #12]
 80698b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80698b4:	b29b      	uxth	r3, r3
 80698b6:	3b01      	subs	r3, #1
 80698b8:	b29a      	uxth	r2, r3
 80698ba:	68fb      	ldr	r3, [r7, #12]
 80698bc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80698be:	68fb      	ldr	r3, [r7, #12]
 80698c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80698c2:	b29b      	uxth	r3, r3
 80698c4:	2b00      	cmp	r3, #0
 80698c6:	d1cf      	bne.n	8069868 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80698c8:	683b      	ldr	r3, [r7, #0]
 80698ca:	9300      	str	r3, [sp, #0]
 80698cc:	697b      	ldr	r3, [r7, #20]
 80698ce:	2200      	movs	r2, #0
 80698d0:	2140      	movs	r1, #64	; 0x40
 80698d2:	68f8      	ldr	r0, [r7, #12]
 80698d4:	f000 fb90 	bl	8069ff8 <UART_WaitOnFlagUntilTimeout>
 80698d8:	4603      	mov	r3, r0
 80698da:	2b00      	cmp	r3, #0
 80698dc:	d001      	beq.n	80698e2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80698de:	2303      	movs	r3, #3
 80698e0:	e006      	b.n	80698f0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80698e2:	68fb      	ldr	r3, [r7, #12]
 80698e4:	2220      	movs	r2, #32
 80698e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80698ea:	2300      	movs	r3, #0
 80698ec:	e000      	b.n	80698f0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80698ee:	2302      	movs	r3, #2
  }
}
 80698f0:	4618      	mov	r0, r3
 80698f2:	3720      	adds	r7, #32
 80698f4:	46bd      	mov	sp, r7
 80698f6:	bd80      	pop	{r7, pc}

080698f8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80698f8:	b580      	push	{r7, lr}
 80698fa:	b08a      	sub	sp, #40	; 0x28
 80698fc:	af02      	add	r7, sp, #8
 80698fe:	60f8      	str	r0, [r7, #12]
 8069900:	60b9      	str	r1, [r7, #8]
 8069902:	603b      	str	r3, [r7, #0]
 8069904:	4613      	mov	r3, r2
 8069906:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8069908:	2300      	movs	r3, #0
 806990a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 806990c:	68fb      	ldr	r3, [r7, #12]
 806990e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8069912:	b2db      	uxtb	r3, r3
 8069914:	2b20      	cmp	r3, #32
 8069916:	f040 808c 	bne.w	8069a32 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 806991a:	68bb      	ldr	r3, [r7, #8]
 806991c:	2b00      	cmp	r3, #0
 806991e:	d002      	beq.n	8069926 <HAL_UART_Receive+0x2e>
 8069920:	88fb      	ldrh	r3, [r7, #6]
 8069922:	2b00      	cmp	r3, #0
 8069924:	d101      	bne.n	806992a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8069926:	2301      	movs	r3, #1
 8069928:	e084      	b.n	8069a34 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 806992a:	68fb      	ldr	r3, [r7, #12]
 806992c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8069930:	2b01      	cmp	r3, #1
 8069932:	d101      	bne.n	8069938 <HAL_UART_Receive+0x40>
 8069934:	2302      	movs	r3, #2
 8069936:	e07d      	b.n	8069a34 <HAL_UART_Receive+0x13c>
 8069938:	68fb      	ldr	r3, [r7, #12]
 806993a:	2201      	movs	r2, #1
 806993c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8069940:	68fb      	ldr	r3, [r7, #12]
 8069942:	2200      	movs	r2, #0
 8069944:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8069946:	68fb      	ldr	r3, [r7, #12]
 8069948:	2222      	movs	r2, #34	; 0x22
 806994a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 806994e:	68fb      	ldr	r3, [r7, #12]
 8069950:	2200      	movs	r2, #0
 8069952:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8069954:	f7f9 ffa6 	bl	80638a4 <HAL_GetTick>
 8069958:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 806995a:	68fb      	ldr	r3, [r7, #12]
 806995c:	88fa      	ldrh	r2, [r7, #6]
 806995e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8069960:	68fb      	ldr	r3, [r7, #12]
 8069962:	88fa      	ldrh	r2, [r7, #6]
 8069964:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8069966:	68fb      	ldr	r3, [r7, #12]
 8069968:	689b      	ldr	r3, [r3, #8]
 806996a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 806996e:	d108      	bne.n	8069982 <HAL_UART_Receive+0x8a>
 8069970:	68fb      	ldr	r3, [r7, #12]
 8069972:	691b      	ldr	r3, [r3, #16]
 8069974:	2b00      	cmp	r3, #0
 8069976:	d104      	bne.n	8069982 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8069978:	2300      	movs	r3, #0
 806997a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 806997c:	68bb      	ldr	r3, [r7, #8]
 806997e:	61bb      	str	r3, [r7, #24]
 8069980:	e003      	b.n	806998a <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8069982:	68bb      	ldr	r3, [r7, #8]
 8069984:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8069986:	2300      	movs	r3, #0
 8069988:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 806998a:	68fb      	ldr	r3, [r7, #12]
 806998c:	2200      	movs	r2, #0
 806998e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8069992:	e043      	b.n	8069a1c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8069994:	683b      	ldr	r3, [r7, #0]
 8069996:	9300      	str	r3, [sp, #0]
 8069998:	697b      	ldr	r3, [r7, #20]
 806999a:	2200      	movs	r2, #0
 806999c:	2120      	movs	r1, #32
 806999e:	68f8      	ldr	r0, [r7, #12]
 80699a0:	f000 fb2a 	bl	8069ff8 <UART_WaitOnFlagUntilTimeout>
 80699a4:	4603      	mov	r3, r0
 80699a6:	2b00      	cmp	r3, #0
 80699a8:	d001      	beq.n	80699ae <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80699aa:	2303      	movs	r3, #3
 80699ac:	e042      	b.n	8069a34 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80699ae:	69fb      	ldr	r3, [r7, #28]
 80699b0:	2b00      	cmp	r3, #0
 80699b2:	d10c      	bne.n	80699ce <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80699b4:	68fb      	ldr	r3, [r7, #12]
 80699b6:	681b      	ldr	r3, [r3, #0]
 80699b8:	685b      	ldr	r3, [r3, #4]
 80699ba:	b29b      	uxth	r3, r3
 80699bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80699c0:	b29a      	uxth	r2, r3
 80699c2:	69bb      	ldr	r3, [r7, #24]
 80699c4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80699c6:	69bb      	ldr	r3, [r7, #24]
 80699c8:	3302      	adds	r3, #2
 80699ca:	61bb      	str	r3, [r7, #24]
 80699cc:	e01f      	b.n	8069a0e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80699ce:	68fb      	ldr	r3, [r7, #12]
 80699d0:	689b      	ldr	r3, [r3, #8]
 80699d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80699d6:	d007      	beq.n	80699e8 <HAL_UART_Receive+0xf0>
 80699d8:	68fb      	ldr	r3, [r7, #12]
 80699da:	689b      	ldr	r3, [r3, #8]
 80699dc:	2b00      	cmp	r3, #0
 80699de:	d10a      	bne.n	80699f6 <HAL_UART_Receive+0xfe>
 80699e0:	68fb      	ldr	r3, [r7, #12]
 80699e2:	691b      	ldr	r3, [r3, #16]
 80699e4:	2b00      	cmp	r3, #0
 80699e6:	d106      	bne.n	80699f6 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80699e8:	68fb      	ldr	r3, [r7, #12]
 80699ea:	681b      	ldr	r3, [r3, #0]
 80699ec:	685b      	ldr	r3, [r3, #4]
 80699ee:	b2da      	uxtb	r2, r3
 80699f0:	69fb      	ldr	r3, [r7, #28]
 80699f2:	701a      	strb	r2, [r3, #0]
 80699f4:	e008      	b.n	8069a08 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80699f6:	68fb      	ldr	r3, [r7, #12]
 80699f8:	681b      	ldr	r3, [r3, #0]
 80699fa:	685b      	ldr	r3, [r3, #4]
 80699fc:	b2db      	uxtb	r3, r3
 80699fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8069a02:	b2da      	uxtb	r2, r3
 8069a04:	69fb      	ldr	r3, [r7, #28]
 8069a06:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8069a08:	69fb      	ldr	r3, [r7, #28]
 8069a0a:	3301      	adds	r3, #1
 8069a0c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8069a0e:	68fb      	ldr	r3, [r7, #12]
 8069a10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8069a12:	b29b      	uxth	r3, r3
 8069a14:	3b01      	subs	r3, #1
 8069a16:	b29a      	uxth	r2, r3
 8069a18:	68fb      	ldr	r3, [r7, #12]
 8069a1a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8069a1c:	68fb      	ldr	r3, [r7, #12]
 8069a1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8069a20:	b29b      	uxth	r3, r3
 8069a22:	2b00      	cmp	r3, #0
 8069a24:	d1b6      	bne.n	8069994 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8069a26:	68fb      	ldr	r3, [r7, #12]
 8069a28:	2220      	movs	r2, #32
 8069a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8069a2e:	2300      	movs	r3, #0
 8069a30:	e000      	b.n	8069a34 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8069a32:	2302      	movs	r3, #2
  }
}
 8069a34:	4618      	mov	r0, r3
 8069a36:	3720      	adds	r7, #32
 8069a38:	46bd      	mov	sp, r7
 8069a3a:	bd80      	pop	{r7, pc}

08069a3c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8069a3c:	b580      	push	{r7, lr}
 8069a3e:	b084      	sub	sp, #16
 8069a40:	af00      	add	r7, sp, #0
 8069a42:	60f8      	str	r0, [r7, #12]
 8069a44:	60b9      	str	r1, [r7, #8]
 8069a46:	4613      	mov	r3, r2
 8069a48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8069a4a:	68fb      	ldr	r3, [r7, #12]
 8069a4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8069a50:	b2db      	uxtb	r3, r3
 8069a52:	2b20      	cmp	r3, #32
 8069a54:	d11d      	bne.n	8069a92 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8069a56:	68bb      	ldr	r3, [r7, #8]
 8069a58:	2b00      	cmp	r3, #0
 8069a5a:	d002      	beq.n	8069a62 <HAL_UART_Receive_IT+0x26>
 8069a5c:	88fb      	ldrh	r3, [r7, #6]
 8069a5e:	2b00      	cmp	r3, #0
 8069a60:	d101      	bne.n	8069a66 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8069a62:	2301      	movs	r3, #1
 8069a64:	e016      	b.n	8069a94 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8069a66:	68fb      	ldr	r3, [r7, #12]
 8069a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8069a6c:	2b01      	cmp	r3, #1
 8069a6e:	d101      	bne.n	8069a74 <HAL_UART_Receive_IT+0x38>
 8069a70:	2302      	movs	r3, #2
 8069a72:	e00f      	b.n	8069a94 <HAL_UART_Receive_IT+0x58>
 8069a74:	68fb      	ldr	r3, [r7, #12]
 8069a76:	2201      	movs	r2, #1
 8069a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8069a7c:	68fb      	ldr	r3, [r7, #12]
 8069a7e:	2200      	movs	r2, #0
 8069a80:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8069a82:	88fb      	ldrh	r3, [r7, #6]
 8069a84:	461a      	mov	r2, r3
 8069a86:	68b9      	ldr	r1, [r7, #8]
 8069a88:	68f8      	ldr	r0, [r7, #12]
 8069a8a:	f000 fb23 	bl	806a0d4 <UART_Start_Receive_IT>
 8069a8e:	4603      	mov	r3, r0
 8069a90:	e000      	b.n	8069a94 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8069a92:	2302      	movs	r3, #2
  }
}
 8069a94:	4618      	mov	r0, r3
 8069a96:	3710      	adds	r7, #16
 8069a98:	46bd      	mov	sp, r7
 8069a9a:	bd80      	pop	{r7, pc}

08069a9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8069a9c:	b580      	push	{r7, lr}
 8069a9e:	b0ba      	sub	sp, #232	; 0xe8
 8069aa0:	af00      	add	r7, sp, #0
 8069aa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8069aa4:	687b      	ldr	r3, [r7, #4]
 8069aa6:	681b      	ldr	r3, [r3, #0]
 8069aa8:	681b      	ldr	r3, [r3, #0]
 8069aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8069aae:	687b      	ldr	r3, [r7, #4]
 8069ab0:	681b      	ldr	r3, [r3, #0]
 8069ab2:	68db      	ldr	r3, [r3, #12]
 8069ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8069ab8:	687b      	ldr	r3, [r7, #4]
 8069aba:	681b      	ldr	r3, [r3, #0]
 8069abc:	695b      	ldr	r3, [r3, #20]
 8069abe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8069ac2:	2300      	movs	r3, #0
 8069ac4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8069ac8:	2300      	movs	r3, #0
 8069aca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8069ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069ad2:	f003 030f 	and.w	r3, r3, #15
 8069ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8069ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8069ade:	2b00      	cmp	r3, #0
 8069ae0:	d10f      	bne.n	8069b02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8069ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069ae6:	f003 0320 	and.w	r3, r3, #32
 8069aea:	2b00      	cmp	r3, #0
 8069aec:	d009      	beq.n	8069b02 <HAL_UART_IRQHandler+0x66>
 8069aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069af2:	f003 0320 	and.w	r3, r3, #32
 8069af6:	2b00      	cmp	r3, #0
 8069af8:	d003      	beq.n	8069b02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8069afa:	6878      	ldr	r0, [r7, #4]
 8069afc:	f000 fc03 	bl	806a306 <UART_Receive_IT>
      return;
 8069b00:	e256      	b.n	8069fb0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8069b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8069b06:	2b00      	cmp	r3, #0
 8069b08:	f000 80de 	beq.w	8069cc8 <HAL_UART_IRQHandler+0x22c>
 8069b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8069b10:	f003 0301 	and.w	r3, r3, #1
 8069b14:	2b00      	cmp	r3, #0
 8069b16:	d106      	bne.n	8069b26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8069b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069b1c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8069b20:	2b00      	cmp	r3, #0
 8069b22:	f000 80d1 	beq.w	8069cc8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8069b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069b2a:	f003 0301 	and.w	r3, r3, #1
 8069b2e:	2b00      	cmp	r3, #0
 8069b30:	d00b      	beq.n	8069b4a <HAL_UART_IRQHandler+0xae>
 8069b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8069b3a:	2b00      	cmp	r3, #0
 8069b3c:	d005      	beq.n	8069b4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8069b3e:	687b      	ldr	r3, [r7, #4]
 8069b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8069b42:	f043 0201 	orr.w	r2, r3, #1
 8069b46:	687b      	ldr	r3, [r7, #4]
 8069b48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8069b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069b4e:	f003 0304 	and.w	r3, r3, #4
 8069b52:	2b00      	cmp	r3, #0
 8069b54:	d00b      	beq.n	8069b6e <HAL_UART_IRQHandler+0xd2>
 8069b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8069b5a:	f003 0301 	and.w	r3, r3, #1
 8069b5e:	2b00      	cmp	r3, #0
 8069b60:	d005      	beq.n	8069b6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8069b62:	687b      	ldr	r3, [r7, #4]
 8069b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8069b66:	f043 0202 	orr.w	r2, r3, #2
 8069b6a:	687b      	ldr	r3, [r7, #4]
 8069b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8069b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069b72:	f003 0302 	and.w	r3, r3, #2
 8069b76:	2b00      	cmp	r3, #0
 8069b78:	d00b      	beq.n	8069b92 <HAL_UART_IRQHandler+0xf6>
 8069b7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8069b7e:	f003 0301 	and.w	r3, r3, #1
 8069b82:	2b00      	cmp	r3, #0
 8069b84:	d005      	beq.n	8069b92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8069b86:	687b      	ldr	r3, [r7, #4]
 8069b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8069b8a:	f043 0204 	orr.w	r2, r3, #4
 8069b8e:	687b      	ldr	r3, [r7, #4]
 8069b90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8069b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069b96:	f003 0308 	and.w	r3, r3, #8
 8069b9a:	2b00      	cmp	r3, #0
 8069b9c:	d011      	beq.n	8069bc2 <HAL_UART_IRQHandler+0x126>
 8069b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069ba2:	f003 0320 	and.w	r3, r3, #32
 8069ba6:	2b00      	cmp	r3, #0
 8069ba8:	d105      	bne.n	8069bb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8069baa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8069bae:	f003 0301 	and.w	r3, r3, #1
 8069bb2:	2b00      	cmp	r3, #0
 8069bb4:	d005      	beq.n	8069bc2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8069bb6:	687b      	ldr	r3, [r7, #4]
 8069bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8069bba:	f043 0208 	orr.w	r2, r3, #8
 8069bbe:	687b      	ldr	r3, [r7, #4]
 8069bc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8069bc2:	687b      	ldr	r3, [r7, #4]
 8069bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8069bc6:	2b00      	cmp	r3, #0
 8069bc8:	f000 81ed 	beq.w	8069fa6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8069bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069bd0:	f003 0320 	and.w	r3, r3, #32
 8069bd4:	2b00      	cmp	r3, #0
 8069bd6:	d008      	beq.n	8069bea <HAL_UART_IRQHandler+0x14e>
 8069bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069bdc:	f003 0320 	and.w	r3, r3, #32
 8069be0:	2b00      	cmp	r3, #0
 8069be2:	d002      	beq.n	8069bea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8069be4:	6878      	ldr	r0, [r7, #4]
 8069be6:	f000 fb8e 	bl	806a306 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8069bea:	687b      	ldr	r3, [r7, #4]
 8069bec:	681b      	ldr	r3, [r3, #0]
 8069bee:	695b      	ldr	r3, [r3, #20]
 8069bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8069bf4:	2b40      	cmp	r3, #64	; 0x40
 8069bf6:	bf0c      	ite	eq
 8069bf8:	2301      	moveq	r3, #1
 8069bfa:	2300      	movne	r3, #0
 8069bfc:	b2db      	uxtb	r3, r3
 8069bfe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8069c02:	687b      	ldr	r3, [r7, #4]
 8069c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8069c06:	f003 0308 	and.w	r3, r3, #8
 8069c0a:	2b00      	cmp	r3, #0
 8069c0c:	d103      	bne.n	8069c16 <HAL_UART_IRQHandler+0x17a>
 8069c0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8069c12:	2b00      	cmp	r3, #0
 8069c14:	d04f      	beq.n	8069cb6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8069c16:	6878      	ldr	r0, [r7, #4]
 8069c18:	f000 fa96 	bl	806a148 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8069c1c:	687b      	ldr	r3, [r7, #4]
 8069c1e:	681b      	ldr	r3, [r3, #0]
 8069c20:	695b      	ldr	r3, [r3, #20]
 8069c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8069c26:	2b40      	cmp	r3, #64	; 0x40
 8069c28:	d141      	bne.n	8069cae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8069c2a:	687b      	ldr	r3, [r7, #4]
 8069c2c:	681b      	ldr	r3, [r3, #0]
 8069c2e:	3314      	adds	r3, #20
 8069c30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8069c38:	e853 3f00 	ldrex	r3, [r3]
 8069c3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8069c40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8069c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8069c48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8069c4c:	687b      	ldr	r3, [r7, #4]
 8069c4e:	681b      	ldr	r3, [r3, #0]
 8069c50:	3314      	adds	r3, #20
 8069c52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8069c56:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8069c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069c5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8069c62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8069c66:	e841 2300 	strex	r3, r2, [r1]
 8069c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8069c6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8069c72:	2b00      	cmp	r3, #0
 8069c74:	d1d9      	bne.n	8069c2a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8069c76:	687b      	ldr	r3, [r7, #4]
 8069c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069c7a:	2b00      	cmp	r3, #0
 8069c7c:	d013      	beq.n	8069ca6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8069c7e:	687b      	ldr	r3, [r7, #4]
 8069c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069c82:	4a7d      	ldr	r2, [pc, #500]	; (8069e78 <HAL_UART_IRQHandler+0x3dc>)
 8069c84:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8069c86:	687b      	ldr	r3, [r7, #4]
 8069c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069c8a:	4618      	mov	r0, r3
 8069c8c:	f7fb f972 	bl	8064f74 <HAL_DMA_Abort_IT>
 8069c90:	4603      	mov	r3, r0
 8069c92:	2b00      	cmp	r3, #0
 8069c94:	d016      	beq.n	8069cc4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8069c96:	687b      	ldr	r3, [r7, #4]
 8069c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8069c9c:	687a      	ldr	r2, [r7, #4]
 8069c9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8069ca0:	4610      	mov	r0, r2
 8069ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8069ca4:	e00e      	b.n	8069cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8069ca6:	6878      	ldr	r0, [r7, #4]
 8069ca8:	f000 f990 	bl	8069fcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8069cac:	e00a      	b.n	8069cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8069cae:	6878      	ldr	r0, [r7, #4]
 8069cb0:	f000 f98c 	bl	8069fcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8069cb4:	e006      	b.n	8069cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8069cb6:	6878      	ldr	r0, [r7, #4]
 8069cb8:	f000 f988 	bl	8069fcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8069cbc:	687b      	ldr	r3, [r7, #4]
 8069cbe:	2200      	movs	r2, #0
 8069cc0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8069cc2:	e170      	b.n	8069fa6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8069cc4:	bf00      	nop
    return;
 8069cc6:	e16e      	b.n	8069fa6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8069cc8:	687b      	ldr	r3, [r7, #4]
 8069cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8069ccc:	2b01      	cmp	r3, #1
 8069cce:	f040 814a 	bne.w	8069f66 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8069cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069cd6:	f003 0310 	and.w	r3, r3, #16
 8069cda:	2b00      	cmp	r3, #0
 8069cdc:	f000 8143 	beq.w	8069f66 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8069ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069ce4:	f003 0310 	and.w	r3, r3, #16
 8069ce8:	2b00      	cmp	r3, #0
 8069cea:	f000 813c 	beq.w	8069f66 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8069cee:	2300      	movs	r3, #0
 8069cf0:	60bb      	str	r3, [r7, #8]
 8069cf2:	687b      	ldr	r3, [r7, #4]
 8069cf4:	681b      	ldr	r3, [r3, #0]
 8069cf6:	681b      	ldr	r3, [r3, #0]
 8069cf8:	60bb      	str	r3, [r7, #8]
 8069cfa:	687b      	ldr	r3, [r7, #4]
 8069cfc:	681b      	ldr	r3, [r3, #0]
 8069cfe:	685b      	ldr	r3, [r3, #4]
 8069d00:	60bb      	str	r3, [r7, #8]
 8069d02:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8069d04:	687b      	ldr	r3, [r7, #4]
 8069d06:	681b      	ldr	r3, [r3, #0]
 8069d08:	695b      	ldr	r3, [r3, #20]
 8069d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8069d0e:	2b40      	cmp	r3, #64	; 0x40
 8069d10:	f040 80b4 	bne.w	8069e7c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8069d14:	687b      	ldr	r3, [r7, #4]
 8069d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069d18:	681b      	ldr	r3, [r3, #0]
 8069d1a:	685b      	ldr	r3, [r3, #4]
 8069d1c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8069d20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8069d24:	2b00      	cmp	r3, #0
 8069d26:	f000 8140 	beq.w	8069faa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8069d2a:	687b      	ldr	r3, [r7, #4]
 8069d2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8069d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8069d32:	429a      	cmp	r2, r3
 8069d34:	f080 8139 	bcs.w	8069faa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8069d38:	687b      	ldr	r3, [r7, #4]
 8069d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8069d3e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8069d40:	687b      	ldr	r3, [r7, #4]
 8069d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069d44:	69db      	ldr	r3, [r3, #28]
 8069d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8069d4a:	f000 8088 	beq.w	8069e5e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8069d4e:	687b      	ldr	r3, [r7, #4]
 8069d50:	681b      	ldr	r3, [r3, #0]
 8069d52:	330c      	adds	r3, #12
 8069d54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069d58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8069d5c:	e853 3f00 	ldrex	r3, [r3]
 8069d60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8069d64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8069d68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8069d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8069d70:	687b      	ldr	r3, [r7, #4]
 8069d72:	681b      	ldr	r3, [r3, #0]
 8069d74:	330c      	adds	r3, #12
 8069d76:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8069d7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8069d7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069d82:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8069d86:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8069d8a:	e841 2300 	strex	r3, r2, [r1]
 8069d8e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8069d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8069d96:	2b00      	cmp	r3, #0
 8069d98:	d1d9      	bne.n	8069d4e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8069d9a:	687b      	ldr	r3, [r7, #4]
 8069d9c:	681b      	ldr	r3, [r3, #0]
 8069d9e:	3314      	adds	r3, #20
 8069da0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069da2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8069da4:	e853 3f00 	ldrex	r3, [r3]
 8069da8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8069daa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8069dac:	f023 0301 	bic.w	r3, r3, #1
 8069db0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8069db4:	687b      	ldr	r3, [r7, #4]
 8069db6:	681b      	ldr	r3, [r3, #0]
 8069db8:	3314      	adds	r3, #20
 8069dba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8069dbe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8069dc2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069dc4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8069dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8069dca:	e841 2300 	strex	r3, r2, [r1]
 8069dce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8069dd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8069dd2:	2b00      	cmp	r3, #0
 8069dd4:	d1e1      	bne.n	8069d9a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8069dd6:	687b      	ldr	r3, [r7, #4]
 8069dd8:	681b      	ldr	r3, [r3, #0]
 8069dda:	3314      	adds	r3, #20
 8069ddc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069dde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8069de0:	e853 3f00 	ldrex	r3, [r3]
 8069de4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8069de6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8069de8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8069dec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8069df0:	687b      	ldr	r3, [r7, #4]
 8069df2:	681b      	ldr	r3, [r3, #0]
 8069df4:	3314      	adds	r3, #20
 8069df6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8069dfa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8069dfc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069dfe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8069e00:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8069e02:	e841 2300 	strex	r3, r2, [r1]
 8069e06:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8069e08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8069e0a:	2b00      	cmp	r3, #0
 8069e0c:	d1e3      	bne.n	8069dd6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8069e0e:	687b      	ldr	r3, [r7, #4]
 8069e10:	2220      	movs	r2, #32
 8069e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8069e16:	687b      	ldr	r3, [r7, #4]
 8069e18:	2200      	movs	r2, #0
 8069e1a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8069e1c:	687b      	ldr	r3, [r7, #4]
 8069e1e:	681b      	ldr	r3, [r3, #0]
 8069e20:	330c      	adds	r3, #12
 8069e22:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8069e26:	e853 3f00 	ldrex	r3, [r3]
 8069e2a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8069e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8069e2e:	f023 0310 	bic.w	r3, r3, #16
 8069e32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8069e36:	687b      	ldr	r3, [r7, #4]
 8069e38:	681b      	ldr	r3, [r3, #0]
 8069e3a:	330c      	adds	r3, #12
 8069e3c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8069e40:	65ba      	str	r2, [r7, #88]	; 0x58
 8069e42:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069e44:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8069e46:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8069e48:	e841 2300 	strex	r3, r2, [r1]
 8069e4c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8069e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8069e50:	2b00      	cmp	r3, #0
 8069e52:	d1e3      	bne.n	8069e1c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8069e54:	687b      	ldr	r3, [r7, #4]
 8069e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8069e58:	4618      	mov	r0, r3
 8069e5a:	f7fb f81b 	bl	8064e94 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8069e5e:	687b      	ldr	r3, [r7, #4]
 8069e60:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8069e62:	687b      	ldr	r3, [r7, #4]
 8069e64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8069e66:	b29b      	uxth	r3, r3
 8069e68:	1ad3      	subs	r3, r2, r3
 8069e6a:	b29b      	uxth	r3, r3
 8069e6c:	4619      	mov	r1, r3
 8069e6e:	6878      	ldr	r0, [r7, #4]
 8069e70:	f000 f8b6 	bl	8069fe0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8069e74:	e099      	b.n	8069faa <HAL_UART_IRQHandler+0x50e>
 8069e76:	bf00      	nop
 8069e78:	0806a20f 	.word	0x0806a20f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8069e7c:	687b      	ldr	r3, [r7, #4]
 8069e7e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8069e80:	687b      	ldr	r3, [r7, #4]
 8069e82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8069e84:	b29b      	uxth	r3, r3
 8069e86:	1ad3      	subs	r3, r2, r3
 8069e88:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8069e8c:	687b      	ldr	r3, [r7, #4]
 8069e8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8069e90:	b29b      	uxth	r3, r3
 8069e92:	2b00      	cmp	r3, #0
 8069e94:	f000 808b 	beq.w	8069fae <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8069e98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8069e9c:	2b00      	cmp	r3, #0
 8069e9e:	f000 8086 	beq.w	8069fae <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8069ea2:	687b      	ldr	r3, [r7, #4]
 8069ea4:	681b      	ldr	r3, [r3, #0]
 8069ea6:	330c      	adds	r3, #12
 8069ea8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8069eac:	e853 3f00 	ldrex	r3, [r3]
 8069eb0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8069eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8069eb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8069eb8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8069ebc:	687b      	ldr	r3, [r7, #4]
 8069ebe:	681b      	ldr	r3, [r3, #0]
 8069ec0:	330c      	adds	r3, #12
 8069ec2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8069ec6:	647a      	str	r2, [r7, #68]	; 0x44
 8069ec8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069eca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8069ecc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8069ece:	e841 2300 	strex	r3, r2, [r1]
 8069ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8069ed4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8069ed6:	2b00      	cmp	r3, #0
 8069ed8:	d1e3      	bne.n	8069ea2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8069eda:	687b      	ldr	r3, [r7, #4]
 8069edc:	681b      	ldr	r3, [r3, #0]
 8069ede:	3314      	adds	r3, #20
 8069ee0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8069ee4:	e853 3f00 	ldrex	r3, [r3]
 8069ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8069eea:	6a3b      	ldr	r3, [r7, #32]
 8069eec:	f023 0301 	bic.w	r3, r3, #1
 8069ef0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8069ef4:	687b      	ldr	r3, [r7, #4]
 8069ef6:	681b      	ldr	r3, [r3, #0]
 8069ef8:	3314      	adds	r3, #20
 8069efa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8069efe:	633a      	str	r2, [r7, #48]	; 0x30
 8069f00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069f02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8069f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8069f06:	e841 2300 	strex	r3, r2, [r1]
 8069f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8069f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8069f0e:	2b00      	cmp	r3, #0
 8069f10:	d1e3      	bne.n	8069eda <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8069f12:	687b      	ldr	r3, [r7, #4]
 8069f14:	2220      	movs	r2, #32
 8069f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8069f1a:	687b      	ldr	r3, [r7, #4]
 8069f1c:	2200      	movs	r2, #0
 8069f1e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8069f20:	687b      	ldr	r3, [r7, #4]
 8069f22:	681b      	ldr	r3, [r3, #0]
 8069f24:	330c      	adds	r3, #12
 8069f26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8069f28:	693b      	ldr	r3, [r7, #16]
 8069f2a:	e853 3f00 	ldrex	r3, [r3]
 8069f2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8069f30:	68fb      	ldr	r3, [r7, #12]
 8069f32:	f023 0310 	bic.w	r3, r3, #16
 8069f36:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8069f3a:	687b      	ldr	r3, [r7, #4]
 8069f3c:	681b      	ldr	r3, [r3, #0]
 8069f3e:	330c      	adds	r3, #12
 8069f40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8069f44:	61fa      	str	r2, [r7, #28]
 8069f46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8069f48:	69b9      	ldr	r1, [r7, #24]
 8069f4a:	69fa      	ldr	r2, [r7, #28]
 8069f4c:	e841 2300 	strex	r3, r2, [r1]
 8069f50:	617b      	str	r3, [r7, #20]
   return(result);
 8069f52:	697b      	ldr	r3, [r7, #20]
 8069f54:	2b00      	cmp	r3, #0
 8069f56:	d1e3      	bne.n	8069f20 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8069f58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8069f5c:	4619      	mov	r1, r3
 8069f5e:	6878      	ldr	r0, [r7, #4]
 8069f60:	f000 f83e 	bl	8069fe0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8069f64:	e023      	b.n	8069fae <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8069f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8069f6e:	2b00      	cmp	r3, #0
 8069f70:	d009      	beq.n	8069f86 <HAL_UART_IRQHandler+0x4ea>
 8069f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8069f7a:	2b00      	cmp	r3, #0
 8069f7c:	d003      	beq.n	8069f86 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8069f7e:	6878      	ldr	r0, [r7, #4]
 8069f80:	f000 f959 	bl	806a236 <UART_Transmit_IT>
    return;
 8069f84:	e014      	b.n	8069fb0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8069f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8069f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8069f8e:	2b00      	cmp	r3, #0
 8069f90:	d00e      	beq.n	8069fb0 <HAL_UART_IRQHandler+0x514>
 8069f92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8069f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8069f9a:	2b00      	cmp	r3, #0
 8069f9c:	d008      	beq.n	8069fb0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8069f9e:	6878      	ldr	r0, [r7, #4]
 8069fa0:	f000 f999 	bl	806a2d6 <UART_EndTransmit_IT>
    return;
 8069fa4:	e004      	b.n	8069fb0 <HAL_UART_IRQHandler+0x514>
    return;
 8069fa6:	bf00      	nop
 8069fa8:	e002      	b.n	8069fb0 <HAL_UART_IRQHandler+0x514>
      return;
 8069faa:	bf00      	nop
 8069fac:	e000      	b.n	8069fb0 <HAL_UART_IRQHandler+0x514>
      return;
 8069fae:	bf00      	nop
  }
}
 8069fb0:	37e8      	adds	r7, #232	; 0xe8
 8069fb2:	46bd      	mov	sp, r7
 8069fb4:	bd80      	pop	{r7, pc}
 8069fb6:	bf00      	nop

08069fb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8069fb8:	b480      	push	{r7}
 8069fba:	b083      	sub	sp, #12
 8069fbc:	af00      	add	r7, sp, #0
 8069fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8069fc0:	bf00      	nop
 8069fc2:	370c      	adds	r7, #12
 8069fc4:	46bd      	mov	sp, r7
 8069fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069fca:	4770      	bx	lr

08069fcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8069fcc:	b480      	push	{r7}
 8069fce:	b083      	sub	sp, #12
 8069fd0:	af00      	add	r7, sp, #0
 8069fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8069fd4:	bf00      	nop
 8069fd6:	370c      	adds	r7, #12
 8069fd8:	46bd      	mov	sp, r7
 8069fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069fde:	4770      	bx	lr

08069fe0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8069fe0:	b480      	push	{r7}
 8069fe2:	b083      	sub	sp, #12
 8069fe4:	af00      	add	r7, sp, #0
 8069fe6:	6078      	str	r0, [r7, #4]
 8069fe8:	460b      	mov	r3, r1
 8069fea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8069fec:	bf00      	nop
 8069fee:	370c      	adds	r7, #12
 8069ff0:	46bd      	mov	sp, r7
 8069ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8069ff6:	4770      	bx	lr

08069ff8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8069ff8:	b580      	push	{r7, lr}
 8069ffa:	b090      	sub	sp, #64	; 0x40
 8069ffc:	af00      	add	r7, sp, #0
 8069ffe:	60f8      	str	r0, [r7, #12]
 806a000:	60b9      	str	r1, [r7, #8]
 806a002:	603b      	str	r3, [r7, #0]
 806a004:	4613      	mov	r3, r2
 806a006:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 806a008:	e050      	b.n	806a0ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 806a00a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 806a00c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806a010:	d04c      	beq.n	806a0ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 806a012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 806a014:	2b00      	cmp	r3, #0
 806a016:	d007      	beq.n	806a028 <UART_WaitOnFlagUntilTimeout+0x30>
 806a018:	f7f9 fc44 	bl	80638a4 <HAL_GetTick>
 806a01c:	4602      	mov	r2, r0
 806a01e:	683b      	ldr	r3, [r7, #0]
 806a020:	1ad3      	subs	r3, r2, r3
 806a022:	6cba      	ldr	r2, [r7, #72]	; 0x48
 806a024:	429a      	cmp	r2, r3
 806a026:	d241      	bcs.n	806a0ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 806a028:	68fb      	ldr	r3, [r7, #12]
 806a02a:	681b      	ldr	r3, [r3, #0]
 806a02c:	330c      	adds	r3, #12
 806a02e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 806a030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806a032:	e853 3f00 	ldrex	r3, [r3]
 806a036:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 806a038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806a03a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 806a03e:	63fb      	str	r3, [r7, #60]	; 0x3c
 806a040:	68fb      	ldr	r3, [r7, #12]
 806a042:	681b      	ldr	r3, [r3, #0]
 806a044:	330c      	adds	r3, #12
 806a046:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 806a048:	637a      	str	r2, [r7, #52]	; 0x34
 806a04a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 806a04c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 806a04e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 806a050:	e841 2300 	strex	r3, r2, [r1]
 806a054:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 806a056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806a058:	2b00      	cmp	r3, #0
 806a05a:	d1e5      	bne.n	806a028 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 806a05c:	68fb      	ldr	r3, [r7, #12]
 806a05e:	681b      	ldr	r3, [r3, #0]
 806a060:	3314      	adds	r3, #20
 806a062:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 806a064:	697b      	ldr	r3, [r7, #20]
 806a066:	e853 3f00 	ldrex	r3, [r3]
 806a06a:	613b      	str	r3, [r7, #16]
   return(result);
 806a06c:	693b      	ldr	r3, [r7, #16]
 806a06e:	f023 0301 	bic.w	r3, r3, #1
 806a072:	63bb      	str	r3, [r7, #56]	; 0x38
 806a074:	68fb      	ldr	r3, [r7, #12]
 806a076:	681b      	ldr	r3, [r3, #0]
 806a078:	3314      	adds	r3, #20
 806a07a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 806a07c:	623a      	str	r2, [r7, #32]
 806a07e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 806a080:	69f9      	ldr	r1, [r7, #28]
 806a082:	6a3a      	ldr	r2, [r7, #32]
 806a084:	e841 2300 	strex	r3, r2, [r1]
 806a088:	61bb      	str	r3, [r7, #24]
   return(result);
 806a08a:	69bb      	ldr	r3, [r7, #24]
 806a08c:	2b00      	cmp	r3, #0
 806a08e:	d1e5      	bne.n	806a05c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 806a090:	68fb      	ldr	r3, [r7, #12]
 806a092:	2220      	movs	r2, #32
 806a094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 806a098:	68fb      	ldr	r3, [r7, #12]
 806a09a:	2220      	movs	r2, #32
 806a09c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 806a0a0:	68fb      	ldr	r3, [r7, #12]
 806a0a2:	2200      	movs	r2, #0
 806a0a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 806a0a8:	2303      	movs	r3, #3
 806a0aa:	e00f      	b.n	806a0cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 806a0ac:	68fb      	ldr	r3, [r7, #12]
 806a0ae:	681b      	ldr	r3, [r3, #0]
 806a0b0:	681a      	ldr	r2, [r3, #0]
 806a0b2:	68bb      	ldr	r3, [r7, #8]
 806a0b4:	4013      	ands	r3, r2
 806a0b6:	68ba      	ldr	r2, [r7, #8]
 806a0b8:	429a      	cmp	r2, r3
 806a0ba:	bf0c      	ite	eq
 806a0bc:	2301      	moveq	r3, #1
 806a0be:	2300      	movne	r3, #0
 806a0c0:	b2db      	uxtb	r3, r3
 806a0c2:	461a      	mov	r2, r3
 806a0c4:	79fb      	ldrb	r3, [r7, #7]
 806a0c6:	429a      	cmp	r2, r3
 806a0c8:	d09f      	beq.n	806a00a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 806a0ca:	2300      	movs	r3, #0
}
 806a0cc:	4618      	mov	r0, r3
 806a0ce:	3740      	adds	r7, #64	; 0x40
 806a0d0:	46bd      	mov	sp, r7
 806a0d2:	bd80      	pop	{r7, pc}

0806a0d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 806a0d4:	b480      	push	{r7}
 806a0d6:	b085      	sub	sp, #20
 806a0d8:	af00      	add	r7, sp, #0
 806a0da:	60f8      	str	r0, [r7, #12]
 806a0dc:	60b9      	str	r1, [r7, #8]
 806a0de:	4613      	mov	r3, r2
 806a0e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 806a0e2:	68fb      	ldr	r3, [r7, #12]
 806a0e4:	68ba      	ldr	r2, [r7, #8]
 806a0e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 806a0e8:	68fb      	ldr	r3, [r7, #12]
 806a0ea:	88fa      	ldrh	r2, [r7, #6]
 806a0ec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 806a0ee:	68fb      	ldr	r3, [r7, #12]
 806a0f0:	88fa      	ldrh	r2, [r7, #6]
 806a0f2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 806a0f4:	68fb      	ldr	r3, [r7, #12]
 806a0f6:	2200      	movs	r2, #0
 806a0f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 806a0fa:	68fb      	ldr	r3, [r7, #12]
 806a0fc:	2222      	movs	r2, #34	; 0x22
 806a0fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 806a102:	68fb      	ldr	r3, [r7, #12]
 806a104:	2200      	movs	r2, #0
 806a106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 806a10a:	68fb      	ldr	r3, [r7, #12]
 806a10c:	681b      	ldr	r3, [r3, #0]
 806a10e:	68da      	ldr	r2, [r3, #12]
 806a110:	68fb      	ldr	r3, [r7, #12]
 806a112:	681b      	ldr	r3, [r3, #0]
 806a114:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 806a118:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 806a11a:	68fb      	ldr	r3, [r7, #12]
 806a11c:	681b      	ldr	r3, [r3, #0]
 806a11e:	695a      	ldr	r2, [r3, #20]
 806a120:	68fb      	ldr	r3, [r7, #12]
 806a122:	681b      	ldr	r3, [r3, #0]
 806a124:	f042 0201 	orr.w	r2, r2, #1
 806a128:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 806a12a:	68fb      	ldr	r3, [r7, #12]
 806a12c:	681b      	ldr	r3, [r3, #0]
 806a12e:	68da      	ldr	r2, [r3, #12]
 806a130:	68fb      	ldr	r3, [r7, #12]
 806a132:	681b      	ldr	r3, [r3, #0]
 806a134:	f042 0220 	orr.w	r2, r2, #32
 806a138:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 806a13a:	2300      	movs	r3, #0
}
 806a13c:	4618      	mov	r0, r3
 806a13e:	3714      	adds	r7, #20
 806a140:	46bd      	mov	sp, r7
 806a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 806a146:	4770      	bx	lr

0806a148 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 806a148:	b480      	push	{r7}
 806a14a:	b095      	sub	sp, #84	; 0x54
 806a14c:	af00      	add	r7, sp, #0
 806a14e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 806a150:	687b      	ldr	r3, [r7, #4]
 806a152:	681b      	ldr	r3, [r3, #0]
 806a154:	330c      	adds	r3, #12
 806a156:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 806a158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806a15a:	e853 3f00 	ldrex	r3, [r3]
 806a15e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 806a160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806a162:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 806a166:	64fb      	str	r3, [r7, #76]	; 0x4c
 806a168:	687b      	ldr	r3, [r7, #4]
 806a16a:	681b      	ldr	r3, [r3, #0]
 806a16c:	330c      	adds	r3, #12
 806a16e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 806a170:	643a      	str	r2, [r7, #64]	; 0x40
 806a172:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 806a174:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 806a176:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 806a178:	e841 2300 	strex	r3, r2, [r1]
 806a17c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 806a17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806a180:	2b00      	cmp	r3, #0
 806a182:	d1e5      	bne.n	806a150 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 806a184:	687b      	ldr	r3, [r7, #4]
 806a186:	681b      	ldr	r3, [r3, #0]
 806a188:	3314      	adds	r3, #20
 806a18a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 806a18c:	6a3b      	ldr	r3, [r7, #32]
 806a18e:	e853 3f00 	ldrex	r3, [r3]
 806a192:	61fb      	str	r3, [r7, #28]
   return(result);
 806a194:	69fb      	ldr	r3, [r7, #28]
 806a196:	f023 0301 	bic.w	r3, r3, #1
 806a19a:	64bb      	str	r3, [r7, #72]	; 0x48
 806a19c:	687b      	ldr	r3, [r7, #4]
 806a19e:	681b      	ldr	r3, [r3, #0]
 806a1a0:	3314      	adds	r3, #20
 806a1a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 806a1a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 806a1a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 806a1a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 806a1aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 806a1ac:	e841 2300 	strex	r3, r2, [r1]
 806a1b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 806a1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806a1b4:	2b00      	cmp	r3, #0
 806a1b6:	d1e5      	bne.n	806a184 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 806a1b8:	687b      	ldr	r3, [r7, #4]
 806a1ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806a1bc:	2b01      	cmp	r3, #1
 806a1be:	d119      	bne.n	806a1f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 806a1c0:	687b      	ldr	r3, [r7, #4]
 806a1c2:	681b      	ldr	r3, [r3, #0]
 806a1c4:	330c      	adds	r3, #12
 806a1c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 806a1c8:	68fb      	ldr	r3, [r7, #12]
 806a1ca:	e853 3f00 	ldrex	r3, [r3]
 806a1ce:	60bb      	str	r3, [r7, #8]
   return(result);
 806a1d0:	68bb      	ldr	r3, [r7, #8]
 806a1d2:	f023 0310 	bic.w	r3, r3, #16
 806a1d6:	647b      	str	r3, [r7, #68]	; 0x44
 806a1d8:	687b      	ldr	r3, [r7, #4]
 806a1da:	681b      	ldr	r3, [r3, #0]
 806a1dc:	330c      	adds	r3, #12
 806a1de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 806a1e0:	61ba      	str	r2, [r7, #24]
 806a1e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 806a1e4:	6979      	ldr	r1, [r7, #20]
 806a1e6:	69ba      	ldr	r2, [r7, #24]
 806a1e8:	e841 2300 	strex	r3, r2, [r1]
 806a1ec:	613b      	str	r3, [r7, #16]
   return(result);
 806a1ee:	693b      	ldr	r3, [r7, #16]
 806a1f0:	2b00      	cmp	r3, #0
 806a1f2:	d1e5      	bne.n	806a1c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 806a1f4:	687b      	ldr	r3, [r7, #4]
 806a1f6:	2220      	movs	r2, #32
 806a1f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 806a1fc:	687b      	ldr	r3, [r7, #4]
 806a1fe:	2200      	movs	r2, #0
 806a200:	631a      	str	r2, [r3, #48]	; 0x30
}
 806a202:	bf00      	nop
 806a204:	3754      	adds	r7, #84	; 0x54
 806a206:	46bd      	mov	sp, r7
 806a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 806a20c:	4770      	bx	lr

0806a20e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 806a20e:	b580      	push	{r7, lr}
 806a210:	b084      	sub	sp, #16
 806a212:	af00      	add	r7, sp, #0
 806a214:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 806a216:	687b      	ldr	r3, [r7, #4]
 806a218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806a21a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 806a21c:	68fb      	ldr	r3, [r7, #12]
 806a21e:	2200      	movs	r2, #0
 806a220:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 806a222:	68fb      	ldr	r3, [r7, #12]
 806a224:	2200      	movs	r2, #0
 806a226:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 806a228:	68f8      	ldr	r0, [r7, #12]
 806a22a:	f7ff fecf 	bl	8069fcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 806a22e:	bf00      	nop
 806a230:	3710      	adds	r7, #16
 806a232:	46bd      	mov	sp, r7
 806a234:	bd80      	pop	{r7, pc}

0806a236 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 806a236:	b480      	push	{r7}
 806a238:	b085      	sub	sp, #20
 806a23a:	af00      	add	r7, sp, #0
 806a23c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 806a23e:	687b      	ldr	r3, [r7, #4]
 806a240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 806a244:	b2db      	uxtb	r3, r3
 806a246:	2b21      	cmp	r3, #33	; 0x21
 806a248:	d13e      	bne.n	806a2c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 806a24a:	687b      	ldr	r3, [r7, #4]
 806a24c:	689b      	ldr	r3, [r3, #8]
 806a24e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 806a252:	d114      	bne.n	806a27e <UART_Transmit_IT+0x48>
 806a254:	687b      	ldr	r3, [r7, #4]
 806a256:	691b      	ldr	r3, [r3, #16]
 806a258:	2b00      	cmp	r3, #0
 806a25a:	d110      	bne.n	806a27e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 806a25c:	687b      	ldr	r3, [r7, #4]
 806a25e:	6a1b      	ldr	r3, [r3, #32]
 806a260:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 806a262:	68fb      	ldr	r3, [r7, #12]
 806a264:	881b      	ldrh	r3, [r3, #0]
 806a266:	461a      	mov	r2, r3
 806a268:	687b      	ldr	r3, [r7, #4]
 806a26a:	681b      	ldr	r3, [r3, #0]
 806a26c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 806a270:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 806a272:	687b      	ldr	r3, [r7, #4]
 806a274:	6a1b      	ldr	r3, [r3, #32]
 806a276:	1c9a      	adds	r2, r3, #2
 806a278:	687b      	ldr	r3, [r7, #4]
 806a27a:	621a      	str	r2, [r3, #32]
 806a27c:	e008      	b.n	806a290 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 806a27e:	687b      	ldr	r3, [r7, #4]
 806a280:	6a1b      	ldr	r3, [r3, #32]
 806a282:	1c59      	adds	r1, r3, #1
 806a284:	687a      	ldr	r2, [r7, #4]
 806a286:	6211      	str	r1, [r2, #32]
 806a288:	781a      	ldrb	r2, [r3, #0]
 806a28a:	687b      	ldr	r3, [r7, #4]
 806a28c:	681b      	ldr	r3, [r3, #0]
 806a28e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 806a290:	687b      	ldr	r3, [r7, #4]
 806a292:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 806a294:	b29b      	uxth	r3, r3
 806a296:	3b01      	subs	r3, #1
 806a298:	b29b      	uxth	r3, r3
 806a29a:	687a      	ldr	r2, [r7, #4]
 806a29c:	4619      	mov	r1, r3
 806a29e:	84d1      	strh	r1, [r2, #38]	; 0x26
 806a2a0:	2b00      	cmp	r3, #0
 806a2a2:	d10f      	bne.n	806a2c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 806a2a4:	687b      	ldr	r3, [r7, #4]
 806a2a6:	681b      	ldr	r3, [r3, #0]
 806a2a8:	68da      	ldr	r2, [r3, #12]
 806a2aa:	687b      	ldr	r3, [r7, #4]
 806a2ac:	681b      	ldr	r3, [r3, #0]
 806a2ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 806a2b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 806a2b4:	687b      	ldr	r3, [r7, #4]
 806a2b6:	681b      	ldr	r3, [r3, #0]
 806a2b8:	68da      	ldr	r2, [r3, #12]
 806a2ba:	687b      	ldr	r3, [r7, #4]
 806a2bc:	681b      	ldr	r3, [r3, #0]
 806a2be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 806a2c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 806a2c4:	2300      	movs	r3, #0
 806a2c6:	e000      	b.n	806a2ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 806a2c8:	2302      	movs	r3, #2
  }
}
 806a2ca:	4618      	mov	r0, r3
 806a2cc:	3714      	adds	r7, #20
 806a2ce:	46bd      	mov	sp, r7
 806a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 806a2d4:	4770      	bx	lr

0806a2d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 806a2d6:	b580      	push	{r7, lr}
 806a2d8:	b082      	sub	sp, #8
 806a2da:	af00      	add	r7, sp, #0
 806a2dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 806a2de:	687b      	ldr	r3, [r7, #4]
 806a2e0:	681b      	ldr	r3, [r3, #0]
 806a2e2:	68da      	ldr	r2, [r3, #12]
 806a2e4:	687b      	ldr	r3, [r7, #4]
 806a2e6:	681b      	ldr	r3, [r3, #0]
 806a2e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 806a2ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 806a2ee:	687b      	ldr	r3, [r7, #4]
 806a2f0:	2220      	movs	r2, #32
 806a2f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 806a2f6:	6878      	ldr	r0, [r7, #4]
 806a2f8:	f7ff fe5e 	bl	8069fb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 806a2fc:	2300      	movs	r3, #0
}
 806a2fe:	4618      	mov	r0, r3
 806a300:	3708      	adds	r7, #8
 806a302:	46bd      	mov	sp, r7
 806a304:	bd80      	pop	{r7, pc}

0806a306 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 806a306:	b580      	push	{r7, lr}
 806a308:	b08c      	sub	sp, #48	; 0x30
 806a30a:	af00      	add	r7, sp, #0
 806a30c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 806a30e:	687b      	ldr	r3, [r7, #4]
 806a310:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 806a314:	b2db      	uxtb	r3, r3
 806a316:	2b22      	cmp	r3, #34	; 0x22
 806a318:	f040 80ab 	bne.w	806a472 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 806a31c:	687b      	ldr	r3, [r7, #4]
 806a31e:	689b      	ldr	r3, [r3, #8]
 806a320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 806a324:	d117      	bne.n	806a356 <UART_Receive_IT+0x50>
 806a326:	687b      	ldr	r3, [r7, #4]
 806a328:	691b      	ldr	r3, [r3, #16]
 806a32a:	2b00      	cmp	r3, #0
 806a32c:	d113      	bne.n	806a356 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 806a32e:	2300      	movs	r3, #0
 806a330:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 806a332:	687b      	ldr	r3, [r7, #4]
 806a334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806a336:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 806a338:	687b      	ldr	r3, [r7, #4]
 806a33a:	681b      	ldr	r3, [r3, #0]
 806a33c:	685b      	ldr	r3, [r3, #4]
 806a33e:	b29b      	uxth	r3, r3
 806a340:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806a344:	b29a      	uxth	r2, r3
 806a346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806a348:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 806a34a:	687b      	ldr	r3, [r7, #4]
 806a34c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806a34e:	1c9a      	adds	r2, r3, #2
 806a350:	687b      	ldr	r3, [r7, #4]
 806a352:	629a      	str	r2, [r3, #40]	; 0x28
 806a354:	e026      	b.n	806a3a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 806a356:	687b      	ldr	r3, [r7, #4]
 806a358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806a35a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 806a35c:	2300      	movs	r3, #0
 806a35e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 806a360:	687b      	ldr	r3, [r7, #4]
 806a362:	689b      	ldr	r3, [r3, #8]
 806a364:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 806a368:	d007      	beq.n	806a37a <UART_Receive_IT+0x74>
 806a36a:	687b      	ldr	r3, [r7, #4]
 806a36c:	689b      	ldr	r3, [r3, #8]
 806a36e:	2b00      	cmp	r3, #0
 806a370:	d10a      	bne.n	806a388 <UART_Receive_IT+0x82>
 806a372:	687b      	ldr	r3, [r7, #4]
 806a374:	691b      	ldr	r3, [r3, #16]
 806a376:	2b00      	cmp	r3, #0
 806a378:	d106      	bne.n	806a388 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 806a37a:	687b      	ldr	r3, [r7, #4]
 806a37c:	681b      	ldr	r3, [r3, #0]
 806a37e:	685b      	ldr	r3, [r3, #4]
 806a380:	b2da      	uxtb	r2, r3
 806a382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806a384:	701a      	strb	r2, [r3, #0]
 806a386:	e008      	b.n	806a39a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 806a388:	687b      	ldr	r3, [r7, #4]
 806a38a:	681b      	ldr	r3, [r3, #0]
 806a38c:	685b      	ldr	r3, [r3, #4]
 806a38e:	b2db      	uxtb	r3, r3
 806a390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 806a394:	b2da      	uxtb	r2, r3
 806a396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806a398:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 806a39a:	687b      	ldr	r3, [r7, #4]
 806a39c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806a39e:	1c5a      	adds	r2, r3, #1
 806a3a0:	687b      	ldr	r3, [r7, #4]
 806a3a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 806a3a4:	687b      	ldr	r3, [r7, #4]
 806a3a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 806a3a8:	b29b      	uxth	r3, r3
 806a3aa:	3b01      	subs	r3, #1
 806a3ac:	b29b      	uxth	r3, r3
 806a3ae:	687a      	ldr	r2, [r7, #4]
 806a3b0:	4619      	mov	r1, r3
 806a3b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 806a3b4:	2b00      	cmp	r3, #0
 806a3b6:	d15a      	bne.n	806a46e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 806a3b8:	687b      	ldr	r3, [r7, #4]
 806a3ba:	681b      	ldr	r3, [r3, #0]
 806a3bc:	68da      	ldr	r2, [r3, #12]
 806a3be:	687b      	ldr	r3, [r7, #4]
 806a3c0:	681b      	ldr	r3, [r3, #0]
 806a3c2:	f022 0220 	bic.w	r2, r2, #32
 806a3c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 806a3c8:	687b      	ldr	r3, [r7, #4]
 806a3ca:	681b      	ldr	r3, [r3, #0]
 806a3cc:	68da      	ldr	r2, [r3, #12]
 806a3ce:	687b      	ldr	r3, [r7, #4]
 806a3d0:	681b      	ldr	r3, [r3, #0]
 806a3d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 806a3d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 806a3d8:	687b      	ldr	r3, [r7, #4]
 806a3da:	681b      	ldr	r3, [r3, #0]
 806a3dc:	695a      	ldr	r2, [r3, #20]
 806a3de:	687b      	ldr	r3, [r7, #4]
 806a3e0:	681b      	ldr	r3, [r3, #0]
 806a3e2:	f022 0201 	bic.w	r2, r2, #1
 806a3e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 806a3e8:	687b      	ldr	r3, [r7, #4]
 806a3ea:	2220      	movs	r2, #32
 806a3ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 806a3f0:	687b      	ldr	r3, [r7, #4]
 806a3f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806a3f4:	2b01      	cmp	r3, #1
 806a3f6:	d135      	bne.n	806a464 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 806a3f8:	687b      	ldr	r3, [r7, #4]
 806a3fa:	2200      	movs	r2, #0
 806a3fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 806a3fe:	687b      	ldr	r3, [r7, #4]
 806a400:	681b      	ldr	r3, [r3, #0]
 806a402:	330c      	adds	r3, #12
 806a404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 806a406:	697b      	ldr	r3, [r7, #20]
 806a408:	e853 3f00 	ldrex	r3, [r3]
 806a40c:	613b      	str	r3, [r7, #16]
   return(result);
 806a40e:	693b      	ldr	r3, [r7, #16]
 806a410:	f023 0310 	bic.w	r3, r3, #16
 806a414:	627b      	str	r3, [r7, #36]	; 0x24
 806a416:	687b      	ldr	r3, [r7, #4]
 806a418:	681b      	ldr	r3, [r3, #0]
 806a41a:	330c      	adds	r3, #12
 806a41c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 806a41e:	623a      	str	r2, [r7, #32]
 806a420:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 806a422:	69f9      	ldr	r1, [r7, #28]
 806a424:	6a3a      	ldr	r2, [r7, #32]
 806a426:	e841 2300 	strex	r3, r2, [r1]
 806a42a:	61bb      	str	r3, [r7, #24]
   return(result);
 806a42c:	69bb      	ldr	r3, [r7, #24]
 806a42e:	2b00      	cmp	r3, #0
 806a430:	d1e5      	bne.n	806a3fe <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 806a432:	687b      	ldr	r3, [r7, #4]
 806a434:	681b      	ldr	r3, [r3, #0]
 806a436:	681b      	ldr	r3, [r3, #0]
 806a438:	f003 0310 	and.w	r3, r3, #16
 806a43c:	2b10      	cmp	r3, #16
 806a43e:	d10a      	bne.n	806a456 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 806a440:	2300      	movs	r3, #0
 806a442:	60fb      	str	r3, [r7, #12]
 806a444:	687b      	ldr	r3, [r7, #4]
 806a446:	681b      	ldr	r3, [r3, #0]
 806a448:	681b      	ldr	r3, [r3, #0]
 806a44a:	60fb      	str	r3, [r7, #12]
 806a44c:	687b      	ldr	r3, [r7, #4]
 806a44e:	681b      	ldr	r3, [r3, #0]
 806a450:	685b      	ldr	r3, [r3, #4]
 806a452:	60fb      	str	r3, [r7, #12]
 806a454:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 806a456:	687b      	ldr	r3, [r7, #4]
 806a458:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 806a45a:	4619      	mov	r1, r3
 806a45c:	6878      	ldr	r0, [r7, #4]
 806a45e:	f7ff fdbf 	bl	8069fe0 <HAL_UARTEx_RxEventCallback>
 806a462:	e002      	b.n	806a46a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 806a464:	6878      	ldr	r0, [r7, #4]
 806a466:	f7f8 f9a7 	bl	80627b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 806a46a:	2300      	movs	r3, #0
 806a46c:	e002      	b.n	806a474 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 806a46e:	2300      	movs	r3, #0
 806a470:	e000      	b.n	806a474 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 806a472:	2302      	movs	r3, #2
  }
}
 806a474:	4618      	mov	r0, r3
 806a476:	3730      	adds	r7, #48	; 0x30
 806a478:	46bd      	mov	sp, r7
 806a47a:	bd80      	pop	{r7, pc}

0806a47c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 806a47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 806a480:	b09f      	sub	sp, #124	; 0x7c
 806a482:	af00      	add	r7, sp, #0
 806a484:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 806a486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a488:	685a      	ldr	r2, [r3, #4]
 806a48a:	4b9b      	ldr	r3, [pc, #620]	; (806a6f8 <UART_SetConfig+0x27c>)
 806a48c:	429a      	cmp	r2, r3
 806a48e:	d904      	bls.n	806a49a <UART_SetConfig+0x1e>
 806a490:	f640 6156 	movw	r1, #3670	; 0xe56
 806a494:	4899      	ldr	r0, [pc, #612]	; (806a6fc <UART_SetConfig+0x280>)
 806a496:	f7f8 fd3a 	bl	8062f0e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 806a49a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a49c:	68db      	ldr	r3, [r3, #12]
 806a49e:	2b00      	cmp	r3, #0
 806a4a0:	d009      	beq.n	806a4b6 <UART_SetConfig+0x3a>
 806a4a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4a4:	68db      	ldr	r3, [r3, #12]
 806a4a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 806a4aa:	d004      	beq.n	806a4b6 <UART_SetConfig+0x3a>
 806a4ac:	f640 6157 	movw	r1, #3671	; 0xe57
 806a4b0:	4892      	ldr	r0, [pc, #584]	; (806a6fc <UART_SetConfig+0x280>)
 806a4b2:	f7f8 fd2c 	bl	8062f0e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 806a4b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4b8:	691b      	ldr	r3, [r3, #16]
 806a4ba:	2b00      	cmp	r3, #0
 806a4bc:	d00e      	beq.n	806a4dc <UART_SetConfig+0x60>
 806a4be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4c0:	691b      	ldr	r3, [r3, #16]
 806a4c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 806a4c6:	d009      	beq.n	806a4dc <UART_SetConfig+0x60>
 806a4c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4ca:	691b      	ldr	r3, [r3, #16]
 806a4cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 806a4d0:	d004      	beq.n	806a4dc <UART_SetConfig+0x60>
 806a4d2:	f640 6158 	movw	r1, #3672	; 0xe58
 806a4d6:	4889      	ldr	r0, [pc, #548]	; (806a6fc <UART_SetConfig+0x280>)
 806a4d8:	f7f8 fd19 	bl	8062f0e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 806a4dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4de:	695a      	ldr	r2, [r3, #20]
 806a4e0:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 806a4e4:	4013      	ands	r3, r2
 806a4e6:	2b00      	cmp	r3, #0
 806a4e8:	d103      	bne.n	806a4f2 <UART_SetConfig+0x76>
 806a4ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4ec:	695b      	ldr	r3, [r3, #20]
 806a4ee:	2b00      	cmp	r3, #0
 806a4f0:	d104      	bne.n	806a4fc <UART_SetConfig+0x80>
 806a4f2:	f640 6159 	movw	r1, #3673	; 0xe59
 806a4f6:	4881      	ldr	r0, [pc, #516]	; (806a6fc <UART_SetConfig+0x280>)
 806a4f8:	f7f8 fd09 	bl	8062f0e <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 806a4fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a4fe:	681b      	ldr	r3, [r3, #0]
 806a500:	691b      	ldr	r3, [r3, #16]
 806a502:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 806a506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a508:	68d9      	ldr	r1, [r3, #12]
 806a50a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a50c:	681a      	ldr	r2, [r3, #0]
 806a50e:	ea40 0301 	orr.w	r3, r0, r1
 806a512:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 806a514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a516:	689a      	ldr	r2, [r3, #8]
 806a518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a51a:	691b      	ldr	r3, [r3, #16]
 806a51c:	431a      	orrs	r2, r3
 806a51e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a520:	695b      	ldr	r3, [r3, #20]
 806a522:	431a      	orrs	r2, r3
 806a524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a526:	69db      	ldr	r3, [r3, #28]
 806a528:	4313      	orrs	r3, r2
 806a52a:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 806a52c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a52e:	681b      	ldr	r3, [r3, #0]
 806a530:	68db      	ldr	r3, [r3, #12]
 806a532:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 806a536:	f021 010c 	bic.w	r1, r1, #12
 806a53a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a53c:	681a      	ldr	r2, [r3, #0]
 806a53e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 806a540:	430b      	orrs	r3, r1
 806a542:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 806a544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a546:	681b      	ldr	r3, [r3, #0]
 806a548:	695b      	ldr	r3, [r3, #20]
 806a54a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 806a54e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a550:	6999      	ldr	r1, [r3, #24]
 806a552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a554:	681a      	ldr	r2, [r3, #0]
 806a556:	ea40 0301 	orr.w	r3, r0, r1
 806a55a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 806a55c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a55e:	681a      	ldr	r2, [r3, #0]
 806a560:	4b67      	ldr	r3, [pc, #412]	; (806a700 <UART_SetConfig+0x284>)
 806a562:	429a      	cmp	r2, r3
 806a564:	d004      	beq.n	806a570 <UART_SetConfig+0xf4>
 806a566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a568:	681a      	ldr	r2, [r3, #0]
 806a56a:	4b66      	ldr	r3, [pc, #408]	; (806a704 <UART_SetConfig+0x288>)
 806a56c:	429a      	cmp	r2, r3
 806a56e:	d103      	bne.n	806a578 <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 806a570:	f7fd fd50 	bl	8068014 <HAL_RCC_GetPCLK2Freq>
 806a574:	6778      	str	r0, [r7, #116]	; 0x74
 806a576:	e002      	b.n	806a57e <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 806a578:	f7fd fd38 	bl	8067fec <HAL_RCC_GetPCLK1Freq>
 806a57c:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 806a57e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a580:	69db      	ldr	r3, [r3, #28]
 806a582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 806a586:	f040 80c1 	bne.w	806a70c <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 806a58a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 806a58c:	461c      	mov	r4, r3
 806a58e:	f04f 0500 	mov.w	r5, #0
 806a592:	4622      	mov	r2, r4
 806a594:	462b      	mov	r3, r5
 806a596:	1891      	adds	r1, r2, r2
 806a598:	6439      	str	r1, [r7, #64]	; 0x40
 806a59a:	415b      	adcs	r3, r3
 806a59c:	647b      	str	r3, [r7, #68]	; 0x44
 806a59e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 806a5a2:	1912      	adds	r2, r2, r4
 806a5a4:	eb45 0303 	adc.w	r3, r5, r3
 806a5a8:	f04f 0000 	mov.w	r0, #0
 806a5ac:	f04f 0100 	mov.w	r1, #0
 806a5b0:	00d9      	lsls	r1, r3, #3
 806a5b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 806a5b6:	00d0      	lsls	r0, r2, #3
 806a5b8:	4602      	mov	r2, r0
 806a5ba:	460b      	mov	r3, r1
 806a5bc:	1911      	adds	r1, r2, r4
 806a5be:	6639      	str	r1, [r7, #96]	; 0x60
 806a5c0:	416b      	adcs	r3, r5
 806a5c2:	667b      	str	r3, [r7, #100]	; 0x64
 806a5c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a5c6:	685b      	ldr	r3, [r3, #4]
 806a5c8:	461a      	mov	r2, r3
 806a5ca:	f04f 0300 	mov.w	r3, #0
 806a5ce:	1891      	adds	r1, r2, r2
 806a5d0:	63b9      	str	r1, [r7, #56]	; 0x38
 806a5d2:	415b      	adcs	r3, r3
 806a5d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 806a5d6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 806a5da:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 806a5de:	f7f6 fbbb 	bl	8060d58 <__aeabi_uldivmod>
 806a5e2:	4602      	mov	r2, r0
 806a5e4:	460b      	mov	r3, r1
 806a5e6:	4b48      	ldr	r3, [pc, #288]	; (806a708 <UART_SetConfig+0x28c>)
 806a5e8:	fba3 2302 	umull	r2, r3, r3, r2
 806a5ec:	095b      	lsrs	r3, r3, #5
 806a5ee:	011e      	lsls	r6, r3, #4
 806a5f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 806a5f2:	461c      	mov	r4, r3
 806a5f4:	f04f 0500 	mov.w	r5, #0
 806a5f8:	4622      	mov	r2, r4
 806a5fa:	462b      	mov	r3, r5
 806a5fc:	1891      	adds	r1, r2, r2
 806a5fe:	6339      	str	r1, [r7, #48]	; 0x30
 806a600:	415b      	adcs	r3, r3
 806a602:	637b      	str	r3, [r7, #52]	; 0x34
 806a604:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 806a608:	1912      	adds	r2, r2, r4
 806a60a:	eb45 0303 	adc.w	r3, r5, r3
 806a60e:	f04f 0000 	mov.w	r0, #0
 806a612:	f04f 0100 	mov.w	r1, #0
 806a616:	00d9      	lsls	r1, r3, #3
 806a618:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 806a61c:	00d0      	lsls	r0, r2, #3
 806a61e:	4602      	mov	r2, r0
 806a620:	460b      	mov	r3, r1
 806a622:	1911      	adds	r1, r2, r4
 806a624:	65b9      	str	r1, [r7, #88]	; 0x58
 806a626:	416b      	adcs	r3, r5
 806a628:	65fb      	str	r3, [r7, #92]	; 0x5c
 806a62a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a62c:	685b      	ldr	r3, [r3, #4]
 806a62e:	461a      	mov	r2, r3
 806a630:	f04f 0300 	mov.w	r3, #0
 806a634:	1891      	adds	r1, r2, r2
 806a636:	62b9      	str	r1, [r7, #40]	; 0x28
 806a638:	415b      	adcs	r3, r3
 806a63a:	62fb      	str	r3, [r7, #44]	; 0x2c
 806a63c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 806a640:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 806a644:	f7f6 fb88 	bl	8060d58 <__aeabi_uldivmod>
 806a648:	4602      	mov	r2, r0
 806a64a:	460b      	mov	r3, r1
 806a64c:	4b2e      	ldr	r3, [pc, #184]	; (806a708 <UART_SetConfig+0x28c>)
 806a64e:	fba3 1302 	umull	r1, r3, r3, r2
 806a652:	095b      	lsrs	r3, r3, #5
 806a654:	2164      	movs	r1, #100	; 0x64
 806a656:	fb01 f303 	mul.w	r3, r1, r3
 806a65a:	1ad3      	subs	r3, r2, r3
 806a65c:	00db      	lsls	r3, r3, #3
 806a65e:	3332      	adds	r3, #50	; 0x32
 806a660:	4a29      	ldr	r2, [pc, #164]	; (806a708 <UART_SetConfig+0x28c>)
 806a662:	fba2 2303 	umull	r2, r3, r2, r3
 806a666:	095b      	lsrs	r3, r3, #5
 806a668:	005b      	lsls	r3, r3, #1
 806a66a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 806a66e:	441e      	add	r6, r3
 806a670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 806a672:	4618      	mov	r0, r3
 806a674:	f04f 0100 	mov.w	r1, #0
 806a678:	4602      	mov	r2, r0
 806a67a:	460b      	mov	r3, r1
 806a67c:	1894      	adds	r4, r2, r2
 806a67e:	623c      	str	r4, [r7, #32]
 806a680:	415b      	adcs	r3, r3
 806a682:	627b      	str	r3, [r7, #36]	; 0x24
 806a684:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 806a688:	1812      	adds	r2, r2, r0
 806a68a:	eb41 0303 	adc.w	r3, r1, r3
 806a68e:	f04f 0400 	mov.w	r4, #0
 806a692:	f04f 0500 	mov.w	r5, #0
 806a696:	00dd      	lsls	r5, r3, #3
 806a698:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 806a69c:	00d4      	lsls	r4, r2, #3
 806a69e:	4622      	mov	r2, r4
 806a6a0:	462b      	mov	r3, r5
 806a6a2:	1814      	adds	r4, r2, r0
 806a6a4:	653c      	str	r4, [r7, #80]	; 0x50
 806a6a6:	414b      	adcs	r3, r1
 806a6a8:	657b      	str	r3, [r7, #84]	; 0x54
 806a6aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a6ac:	685b      	ldr	r3, [r3, #4]
 806a6ae:	461a      	mov	r2, r3
 806a6b0:	f04f 0300 	mov.w	r3, #0
 806a6b4:	1891      	adds	r1, r2, r2
 806a6b6:	61b9      	str	r1, [r7, #24]
 806a6b8:	415b      	adcs	r3, r3
 806a6ba:	61fb      	str	r3, [r7, #28]
 806a6bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 806a6c0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 806a6c4:	f7f6 fb48 	bl	8060d58 <__aeabi_uldivmod>
 806a6c8:	4602      	mov	r2, r0
 806a6ca:	460b      	mov	r3, r1
 806a6cc:	4b0e      	ldr	r3, [pc, #56]	; (806a708 <UART_SetConfig+0x28c>)
 806a6ce:	fba3 1302 	umull	r1, r3, r3, r2
 806a6d2:	095b      	lsrs	r3, r3, #5
 806a6d4:	2164      	movs	r1, #100	; 0x64
 806a6d6:	fb01 f303 	mul.w	r3, r1, r3
 806a6da:	1ad3      	subs	r3, r2, r3
 806a6dc:	00db      	lsls	r3, r3, #3
 806a6de:	3332      	adds	r3, #50	; 0x32
 806a6e0:	4a09      	ldr	r2, [pc, #36]	; (806a708 <UART_SetConfig+0x28c>)
 806a6e2:	fba2 2303 	umull	r2, r3, r2, r3
 806a6e6:	095b      	lsrs	r3, r3, #5
 806a6e8:	f003 0207 	and.w	r2, r3, #7
 806a6ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a6ee:	681b      	ldr	r3, [r3, #0]
 806a6f0:	4432      	add	r2, r6
 806a6f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 806a6f4:	e0c4      	b.n	806a880 <UART_SetConfig+0x404>
 806a6f6:	bf00      	nop
 806a6f8:	00a037a0 	.word	0x00a037a0
 806a6fc:	080772fc 	.word	0x080772fc
 806a700:	40011000 	.word	0x40011000
 806a704:	40011400 	.word	0x40011400
 806a708:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 806a70c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 806a70e:	461c      	mov	r4, r3
 806a710:	f04f 0500 	mov.w	r5, #0
 806a714:	4622      	mov	r2, r4
 806a716:	462b      	mov	r3, r5
 806a718:	1891      	adds	r1, r2, r2
 806a71a:	6139      	str	r1, [r7, #16]
 806a71c:	415b      	adcs	r3, r3
 806a71e:	617b      	str	r3, [r7, #20]
 806a720:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 806a724:	1912      	adds	r2, r2, r4
 806a726:	eb45 0303 	adc.w	r3, r5, r3
 806a72a:	f04f 0000 	mov.w	r0, #0
 806a72e:	f04f 0100 	mov.w	r1, #0
 806a732:	00d9      	lsls	r1, r3, #3
 806a734:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 806a738:	00d0      	lsls	r0, r2, #3
 806a73a:	4602      	mov	r2, r0
 806a73c:	460b      	mov	r3, r1
 806a73e:	eb12 0804 	adds.w	r8, r2, r4
 806a742:	eb43 0905 	adc.w	r9, r3, r5
 806a746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a748:	685b      	ldr	r3, [r3, #4]
 806a74a:	4618      	mov	r0, r3
 806a74c:	f04f 0100 	mov.w	r1, #0
 806a750:	f04f 0200 	mov.w	r2, #0
 806a754:	f04f 0300 	mov.w	r3, #0
 806a758:	008b      	lsls	r3, r1, #2
 806a75a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 806a75e:	0082      	lsls	r2, r0, #2
 806a760:	4640      	mov	r0, r8
 806a762:	4649      	mov	r1, r9
 806a764:	f7f6 faf8 	bl	8060d58 <__aeabi_uldivmod>
 806a768:	4602      	mov	r2, r0
 806a76a:	460b      	mov	r3, r1
 806a76c:	4b47      	ldr	r3, [pc, #284]	; (806a88c <UART_SetConfig+0x410>)
 806a76e:	fba3 2302 	umull	r2, r3, r3, r2
 806a772:	095b      	lsrs	r3, r3, #5
 806a774:	011e      	lsls	r6, r3, #4
 806a776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 806a778:	4618      	mov	r0, r3
 806a77a:	f04f 0100 	mov.w	r1, #0
 806a77e:	4602      	mov	r2, r0
 806a780:	460b      	mov	r3, r1
 806a782:	1894      	adds	r4, r2, r2
 806a784:	60bc      	str	r4, [r7, #8]
 806a786:	415b      	adcs	r3, r3
 806a788:	60fb      	str	r3, [r7, #12]
 806a78a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 806a78e:	1812      	adds	r2, r2, r0
 806a790:	eb41 0303 	adc.w	r3, r1, r3
 806a794:	f04f 0400 	mov.w	r4, #0
 806a798:	f04f 0500 	mov.w	r5, #0
 806a79c:	00dd      	lsls	r5, r3, #3
 806a79e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 806a7a2:	00d4      	lsls	r4, r2, #3
 806a7a4:	4622      	mov	r2, r4
 806a7a6:	462b      	mov	r3, r5
 806a7a8:	1814      	adds	r4, r2, r0
 806a7aa:	64bc      	str	r4, [r7, #72]	; 0x48
 806a7ac:	414b      	adcs	r3, r1
 806a7ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 806a7b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a7b2:	685b      	ldr	r3, [r3, #4]
 806a7b4:	4618      	mov	r0, r3
 806a7b6:	f04f 0100 	mov.w	r1, #0
 806a7ba:	f04f 0200 	mov.w	r2, #0
 806a7be:	f04f 0300 	mov.w	r3, #0
 806a7c2:	008b      	lsls	r3, r1, #2
 806a7c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 806a7c8:	0082      	lsls	r2, r0, #2
 806a7ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 806a7ce:	f7f6 fac3 	bl	8060d58 <__aeabi_uldivmod>
 806a7d2:	4602      	mov	r2, r0
 806a7d4:	460b      	mov	r3, r1
 806a7d6:	4b2d      	ldr	r3, [pc, #180]	; (806a88c <UART_SetConfig+0x410>)
 806a7d8:	fba3 1302 	umull	r1, r3, r3, r2
 806a7dc:	095b      	lsrs	r3, r3, #5
 806a7de:	2164      	movs	r1, #100	; 0x64
 806a7e0:	fb01 f303 	mul.w	r3, r1, r3
 806a7e4:	1ad3      	subs	r3, r2, r3
 806a7e6:	011b      	lsls	r3, r3, #4
 806a7e8:	3332      	adds	r3, #50	; 0x32
 806a7ea:	4a28      	ldr	r2, [pc, #160]	; (806a88c <UART_SetConfig+0x410>)
 806a7ec:	fba2 2303 	umull	r2, r3, r2, r3
 806a7f0:	095b      	lsrs	r3, r3, #5
 806a7f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 806a7f6:	441e      	add	r6, r3
 806a7f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 806a7fa:	4618      	mov	r0, r3
 806a7fc:	f04f 0100 	mov.w	r1, #0
 806a800:	4602      	mov	r2, r0
 806a802:	460b      	mov	r3, r1
 806a804:	1894      	adds	r4, r2, r2
 806a806:	603c      	str	r4, [r7, #0]
 806a808:	415b      	adcs	r3, r3
 806a80a:	607b      	str	r3, [r7, #4]
 806a80c:	e9d7 2300 	ldrd	r2, r3, [r7]
 806a810:	1812      	adds	r2, r2, r0
 806a812:	eb41 0303 	adc.w	r3, r1, r3
 806a816:	f04f 0400 	mov.w	r4, #0
 806a81a:	f04f 0500 	mov.w	r5, #0
 806a81e:	00dd      	lsls	r5, r3, #3
 806a820:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 806a824:	00d4      	lsls	r4, r2, #3
 806a826:	4622      	mov	r2, r4
 806a828:	462b      	mov	r3, r5
 806a82a:	eb12 0a00 	adds.w	sl, r2, r0
 806a82e:	eb43 0b01 	adc.w	fp, r3, r1
 806a832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a834:	685b      	ldr	r3, [r3, #4]
 806a836:	4618      	mov	r0, r3
 806a838:	f04f 0100 	mov.w	r1, #0
 806a83c:	f04f 0200 	mov.w	r2, #0
 806a840:	f04f 0300 	mov.w	r3, #0
 806a844:	008b      	lsls	r3, r1, #2
 806a846:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 806a84a:	0082      	lsls	r2, r0, #2
 806a84c:	4650      	mov	r0, sl
 806a84e:	4659      	mov	r1, fp
 806a850:	f7f6 fa82 	bl	8060d58 <__aeabi_uldivmod>
 806a854:	4602      	mov	r2, r0
 806a856:	460b      	mov	r3, r1
 806a858:	4b0c      	ldr	r3, [pc, #48]	; (806a88c <UART_SetConfig+0x410>)
 806a85a:	fba3 1302 	umull	r1, r3, r3, r2
 806a85e:	095b      	lsrs	r3, r3, #5
 806a860:	2164      	movs	r1, #100	; 0x64
 806a862:	fb01 f303 	mul.w	r3, r1, r3
 806a866:	1ad3      	subs	r3, r2, r3
 806a868:	011b      	lsls	r3, r3, #4
 806a86a:	3332      	adds	r3, #50	; 0x32
 806a86c:	4a07      	ldr	r2, [pc, #28]	; (806a88c <UART_SetConfig+0x410>)
 806a86e:	fba2 2303 	umull	r2, r3, r2, r3
 806a872:	095b      	lsrs	r3, r3, #5
 806a874:	f003 020f 	and.w	r2, r3, #15
 806a878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 806a87a:	681b      	ldr	r3, [r3, #0]
 806a87c:	4432      	add	r2, r6
 806a87e:	609a      	str	r2, [r3, #8]
}
 806a880:	bf00      	nop
 806a882:	377c      	adds	r7, #124	; 0x7c
 806a884:	46bd      	mov	sp, r7
 806a886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 806a88a:	bf00      	nop
 806a88c:	51eb851f 	.word	0x51eb851f

0806a890 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 806a890:	b580      	push	{r7, lr}
 806a892:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 806a894:	4904      	ldr	r1, [pc, #16]	; (806a8a8 <MX_FATFS_Init+0x18>)
 806a896:	4805      	ldr	r0, [pc, #20]	; (806a8ac <MX_FATFS_Init+0x1c>)
 806a898:	f003 fa7c 	bl	806dd94 <FATFS_LinkDriver>
 806a89c:	4603      	mov	r3, r0
 806a89e:	461a      	mov	r2, r3
 806a8a0:	4b03      	ldr	r3, [pc, #12]	; (806a8b0 <MX_FATFS_Init+0x20>)
 806a8a2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 806a8a4:	bf00      	nop
 806a8a6:	bd80      	pop	{r7, pc}
 806a8a8:	20005874 	.word	0x20005874
 806a8ac:	2000000c 	.word	0x2000000c
 806a8b0:	20005878 	.word	0x20005878

0806a8b4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 806a8b4:	b480      	push	{r7}
 806a8b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 806a8b8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 806a8ba:	4618      	mov	r0, r3
 806a8bc:	46bd      	mov	sp, r7
 806a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 806a8c2:	4770      	bx	lr

0806a8c4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 806a8c4:	b580      	push	{r7, lr}
 806a8c6:	b082      	sub	sp, #8
 806a8c8:	af00      	add	r7, sp, #0
 806a8ca:	4603      	mov	r3, r0
 806a8cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 806a8ce:	79fb      	ldrb	r3, [r7, #7]
 806a8d0:	4618      	mov	r0, r3
 806a8d2:	f000 f9d9 	bl	806ac88 <USER_SPI_initialize>
 806a8d6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 806a8d8:	4618      	mov	r0, r3
 806a8da:	3708      	adds	r7, #8
 806a8dc:	46bd      	mov	sp, r7
 806a8de:	bd80      	pop	{r7, pc}

0806a8e0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 806a8e0:	b580      	push	{r7, lr}
 806a8e2:	b082      	sub	sp, #8
 806a8e4:	af00      	add	r7, sp, #0
 806a8e6:	4603      	mov	r3, r0
 806a8e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 806a8ea:	79fb      	ldrb	r3, [r7, #7]
 806a8ec:	4618      	mov	r0, r3
 806a8ee:	f000 fab7 	bl	806ae60 <USER_SPI_status>
 806a8f2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 806a8f4:	4618      	mov	r0, r3
 806a8f6:	3708      	adds	r7, #8
 806a8f8:	46bd      	mov	sp, r7
 806a8fa:	bd80      	pop	{r7, pc}

0806a8fc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 806a8fc:	b580      	push	{r7, lr}
 806a8fe:	b084      	sub	sp, #16
 806a900:	af00      	add	r7, sp, #0
 806a902:	60b9      	str	r1, [r7, #8]
 806a904:	607a      	str	r2, [r7, #4]
 806a906:	603b      	str	r3, [r7, #0]
 806a908:	4603      	mov	r3, r0
 806a90a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 806a90c:	7bf8      	ldrb	r0, [r7, #15]
 806a90e:	683b      	ldr	r3, [r7, #0]
 806a910:	687a      	ldr	r2, [r7, #4]
 806a912:	68b9      	ldr	r1, [r7, #8]
 806a914:	f000 faba 	bl	806ae8c <USER_SPI_read>
 806a918:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 806a91a:	4618      	mov	r0, r3
 806a91c:	3710      	adds	r7, #16
 806a91e:	46bd      	mov	sp, r7
 806a920:	bd80      	pop	{r7, pc}

0806a922 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 806a922:	b580      	push	{r7, lr}
 806a924:	b084      	sub	sp, #16
 806a926:	af00      	add	r7, sp, #0
 806a928:	60b9      	str	r1, [r7, #8]
 806a92a:	607a      	str	r2, [r7, #4]
 806a92c:	603b      	str	r3, [r7, #0]
 806a92e:	4603      	mov	r3, r0
 806a930:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 806a932:	7bf8      	ldrb	r0, [r7, #15]
 806a934:	683b      	ldr	r3, [r7, #0]
 806a936:	687a      	ldr	r2, [r7, #4]
 806a938:	68b9      	ldr	r1, [r7, #8]
 806a93a:	f000 fb0d 	bl	806af58 <USER_SPI_write>
 806a93e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 806a940:	4618      	mov	r0, r3
 806a942:	3710      	adds	r7, #16
 806a944:	46bd      	mov	sp, r7
 806a946:	bd80      	pop	{r7, pc}

0806a948 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 806a948:	b580      	push	{r7, lr}
 806a94a:	b082      	sub	sp, #8
 806a94c:	af00      	add	r7, sp, #0
 806a94e:	4603      	mov	r3, r0
 806a950:	603a      	str	r2, [r7, #0]
 806a952:	71fb      	strb	r3, [r7, #7]
 806a954:	460b      	mov	r3, r1
 806a956:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 806a958:	79b9      	ldrb	r1, [r7, #6]
 806a95a:	79fb      	ldrb	r3, [r7, #7]
 806a95c:	683a      	ldr	r2, [r7, #0]
 806a95e:	4618      	mov	r0, r3
 806a960:	f000 fb76 	bl	806b050 <USER_SPI_ioctl>
 806a964:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 806a966:	4618      	mov	r0, r3
 806a968:	3708      	adds	r7, #8
 806a96a:	46bd      	mov	sp, r7
 806a96c:	bd80      	pop	{r7, pc}
	...

0806a970 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 806a970:	b580      	push	{r7, lr}
 806a972:	b082      	sub	sp, #8
 806a974:	af00      	add	r7, sp, #0
 806a976:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 806a978:	f7f8 ff94 	bl	80638a4 <HAL_GetTick>
 806a97c:	4603      	mov	r3, r0
 806a97e:	4a04      	ldr	r2, [pc, #16]	; (806a990 <SPI_Timer_On+0x20>)
 806a980:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 806a982:	4a04      	ldr	r2, [pc, #16]	; (806a994 <SPI_Timer_On+0x24>)
 806a984:	687b      	ldr	r3, [r7, #4]
 806a986:	6013      	str	r3, [r2, #0]
}
 806a988:	bf00      	nop
 806a98a:	3708      	adds	r7, #8
 806a98c:	46bd      	mov	sp, r7
 806a98e:	bd80      	pop	{r7, pc}
 806a990:	20005ce0 	.word	0x20005ce0
 806a994:	20005ce4 	.word	0x20005ce4

0806a998 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 806a998:	b580      	push	{r7, lr}
 806a99a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 806a99c:	f7f8 ff82 	bl	80638a4 <HAL_GetTick>
 806a9a0:	4602      	mov	r2, r0
 806a9a2:	4b06      	ldr	r3, [pc, #24]	; (806a9bc <SPI_Timer_Status+0x24>)
 806a9a4:	681b      	ldr	r3, [r3, #0]
 806a9a6:	1ad2      	subs	r2, r2, r3
 806a9a8:	4b05      	ldr	r3, [pc, #20]	; (806a9c0 <SPI_Timer_Status+0x28>)
 806a9aa:	681b      	ldr	r3, [r3, #0]
 806a9ac:	429a      	cmp	r2, r3
 806a9ae:	bf34      	ite	cc
 806a9b0:	2301      	movcc	r3, #1
 806a9b2:	2300      	movcs	r3, #0
 806a9b4:	b2db      	uxtb	r3, r3
}
 806a9b6:	4618      	mov	r0, r3
 806a9b8:	bd80      	pop	{r7, pc}
 806a9ba:	bf00      	nop
 806a9bc:	20005ce0 	.word	0x20005ce0
 806a9c0:	20005ce4 	.word	0x20005ce4

0806a9c4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 806a9c4:	b580      	push	{r7, lr}
 806a9c6:	b086      	sub	sp, #24
 806a9c8:	af02      	add	r7, sp, #8
 806a9ca:	4603      	mov	r3, r0
 806a9cc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 806a9ce:	f107 020f 	add.w	r2, r7, #15
 806a9d2:	1df9      	adds	r1, r7, #7
 806a9d4:	2332      	movs	r3, #50	; 0x32
 806a9d6:	9300      	str	r3, [sp, #0]
 806a9d8:	2301      	movs	r3, #1
 806a9da:	4804      	ldr	r0, [pc, #16]	; (806a9ec <xchg_spi+0x28>)
 806a9dc:	f7fe f8a6 	bl	8068b2c <HAL_SPI_TransmitReceive>
    return rxDat;
 806a9e0:	7bfb      	ldrb	r3, [r7, #15]
}
 806a9e2:	4618      	mov	r0, r3
 806a9e4:	3710      	adds	r7, #16
 806a9e6:	46bd      	mov	sp, r7
 806a9e8:	bd80      	pop	{r7, pc}
 806a9ea:	bf00      	nop
 806a9ec:	20005734 	.word	0x20005734

0806a9f0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 806a9f0:	b590      	push	{r4, r7, lr}
 806a9f2:	b085      	sub	sp, #20
 806a9f4:	af00      	add	r7, sp, #0
 806a9f6:	6078      	str	r0, [r7, #4]
 806a9f8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 806a9fa:	2300      	movs	r3, #0
 806a9fc:	60fb      	str	r3, [r7, #12]
 806a9fe:	e00a      	b.n	806aa16 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 806aa00:	687a      	ldr	r2, [r7, #4]
 806aa02:	68fb      	ldr	r3, [r7, #12]
 806aa04:	18d4      	adds	r4, r2, r3
 806aa06:	20ff      	movs	r0, #255	; 0xff
 806aa08:	f7ff ffdc 	bl	806a9c4 <xchg_spi>
 806aa0c:	4603      	mov	r3, r0
 806aa0e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 806aa10:	68fb      	ldr	r3, [r7, #12]
 806aa12:	3301      	adds	r3, #1
 806aa14:	60fb      	str	r3, [r7, #12]
 806aa16:	68fa      	ldr	r2, [r7, #12]
 806aa18:	683b      	ldr	r3, [r7, #0]
 806aa1a:	429a      	cmp	r2, r3
 806aa1c:	d3f0      	bcc.n	806aa00 <rcvr_spi_multi+0x10>
	}
}
 806aa1e:	bf00      	nop
 806aa20:	bf00      	nop
 806aa22:	3714      	adds	r7, #20
 806aa24:	46bd      	mov	sp, r7
 806aa26:	bd90      	pop	{r4, r7, pc}

0806aa28 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 806aa28:	b580      	push	{r7, lr}
 806aa2a:	b084      	sub	sp, #16
 806aa2c:	af00      	add	r7, sp, #0
 806aa2e:	6078      	str	r0, [r7, #4]
 806aa30:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 806aa32:	2300      	movs	r3, #0
 806aa34:	60fb      	str	r3, [r7, #12]
 806aa36:	e009      	b.n	806aa4c <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 806aa38:	687a      	ldr	r2, [r7, #4]
 806aa3a:	68fb      	ldr	r3, [r7, #12]
 806aa3c:	4413      	add	r3, r2
 806aa3e:	781b      	ldrb	r3, [r3, #0]
 806aa40:	4618      	mov	r0, r3
 806aa42:	f7ff ffbf 	bl	806a9c4 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 806aa46:	68fb      	ldr	r3, [r7, #12]
 806aa48:	3301      	adds	r3, #1
 806aa4a:	60fb      	str	r3, [r7, #12]
 806aa4c:	68fa      	ldr	r2, [r7, #12]
 806aa4e:	683b      	ldr	r3, [r7, #0]
 806aa50:	429a      	cmp	r2, r3
 806aa52:	d3f1      	bcc.n	806aa38 <xmit_spi_multi+0x10>
	}
}
 806aa54:	bf00      	nop
 806aa56:	bf00      	nop
 806aa58:	3710      	adds	r7, #16
 806aa5a:	46bd      	mov	sp, r7
 806aa5c:	bd80      	pop	{r7, pc}

0806aa5e <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 806aa5e:	b580      	push	{r7, lr}
 806aa60:	b086      	sub	sp, #24
 806aa62:	af00      	add	r7, sp, #0
 806aa64:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 806aa66:	f7f8 ff1d 	bl	80638a4 <HAL_GetTick>
 806aa6a:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 806aa6c:	687b      	ldr	r3, [r7, #4]
 806aa6e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 806aa70:	20ff      	movs	r0, #255	; 0xff
 806aa72:	f7ff ffa7 	bl	806a9c4 <xchg_spi>
 806aa76:	4603      	mov	r3, r0
 806aa78:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 806aa7a:	7bfb      	ldrb	r3, [r7, #15]
 806aa7c:	2bff      	cmp	r3, #255	; 0xff
 806aa7e:	d007      	beq.n	806aa90 <wait_ready+0x32>
 806aa80:	f7f8 ff10 	bl	80638a4 <HAL_GetTick>
 806aa84:	4602      	mov	r2, r0
 806aa86:	697b      	ldr	r3, [r7, #20]
 806aa88:	1ad3      	subs	r3, r2, r3
 806aa8a:	693a      	ldr	r2, [r7, #16]
 806aa8c:	429a      	cmp	r2, r3
 806aa8e:	d8ef      	bhi.n	806aa70 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 806aa90:	7bfb      	ldrb	r3, [r7, #15]
 806aa92:	2bff      	cmp	r3, #255	; 0xff
 806aa94:	bf0c      	ite	eq
 806aa96:	2301      	moveq	r3, #1
 806aa98:	2300      	movne	r3, #0
 806aa9a:	b2db      	uxtb	r3, r3
}
 806aa9c:	4618      	mov	r0, r3
 806aa9e:	3718      	adds	r7, #24
 806aaa0:	46bd      	mov	sp, r7
 806aaa2:	bd80      	pop	{r7, pc}

0806aaa4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 806aaa4:	b580      	push	{r7, lr}
 806aaa6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 806aaa8:	2201      	movs	r2, #1
 806aaaa:	2102      	movs	r1, #2
 806aaac:	4803      	ldr	r0, [pc, #12]	; (806aabc <despiselect+0x18>)
 806aaae:	f7fa ff89 	bl	80659c4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 806aab2:	20ff      	movs	r0, #255	; 0xff
 806aab4:	f7ff ff86 	bl	806a9c4 <xchg_spi>

}
 806aab8:	bf00      	nop
 806aaba:	bd80      	pop	{r7, pc}
 806aabc:	40020400 	.word	0x40020400

0806aac0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 806aac0:	b580      	push	{r7, lr}
 806aac2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 806aac4:	2200      	movs	r2, #0
 806aac6:	2102      	movs	r1, #2
 806aac8:	4809      	ldr	r0, [pc, #36]	; (806aaf0 <spiselect+0x30>)
 806aaca:	f7fa ff7b 	bl	80659c4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 806aace:	20ff      	movs	r0, #255	; 0xff
 806aad0:	f7ff ff78 	bl	806a9c4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 806aad4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 806aad8:	f7ff ffc1 	bl	806aa5e <wait_ready>
 806aadc:	4603      	mov	r3, r0
 806aade:	2b00      	cmp	r3, #0
 806aae0:	d001      	beq.n	806aae6 <spiselect+0x26>
 806aae2:	2301      	movs	r3, #1
 806aae4:	e002      	b.n	806aaec <spiselect+0x2c>

	despiselect();
 806aae6:	f7ff ffdd 	bl	806aaa4 <despiselect>
	return 0;	/* Timeout */
 806aaea:	2300      	movs	r3, #0
}
 806aaec:	4618      	mov	r0, r3
 806aaee:	bd80      	pop	{r7, pc}
 806aaf0:	40020400 	.word	0x40020400

0806aaf4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 806aaf4:	b580      	push	{r7, lr}
 806aaf6:	b084      	sub	sp, #16
 806aaf8:	af00      	add	r7, sp, #0
 806aafa:	6078      	str	r0, [r7, #4]
 806aafc:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 806aafe:	20c8      	movs	r0, #200	; 0xc8
 806ab00:	f7ff ff36 	bl	806a970 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 806ab04:	20ff      	movs	r0, #255	; 0xff
 806ab06:	f7ff ff5d 	bl	806a9c4 <xchg_spi>
 806ab0a:	4603      	mov	r3, r0
 806ab0c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 806ab0e:	7bfb      	ldrb	r3, [r7, #15]
 806ab10:	2bff      	cmp	r3, #255	; 0xff
 806ab12:	d104      	bne.n	806ab1e <rcvr_datablock+0x2a>
 806ab14:	f7ff ff40 	bl	806a998 <SPI_Timer_Status>
 806ab18:	4603      	mov	r3, r0
 806ab1a:	2b00      	cmp	r3, #0
 806ab1c:	d1f2      	bne.n	806ab04 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 806ab1e:	7bfb      	ldrb	r3, [r7, #15]
 806ab20:	2bfe      	cmp	r3, #254	; 0xfe
 806ab22:	d001      	beq.n	806ab28 <rcvr_datablock+0x34>
 806ab24:	2300      	movs	r3, #0
 806ab26:	e00a      	b.n	806ab3e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 806ab28:	6839      	ldr	r1, [r7, #0]
 806ab2a:	6878      	ldr	r0, [r7, #4]
 806ab2c:	f7ff ff60 	bl	806a9f0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 806ab30:	20ff      	movs	r0, #255	; 0xff
 806ab32:	f7ff ff47 	bl	806a9c4 <xchg_spi>
 806ab36:	20ff      	movs	r0, #255	; 0xff
 806ab38:	f7ff ff44 	bl	806a9c4 <xchg_spi>

	return 1;						/* Function succeeded */
 806ab3c:	2301      	movs	r3, #1
}
 806ab3e:	4618      	mov	r0, r3
 806ab40:	3710      	adds	r7, #16
 806ab42:	46bd      	mov	sp, r7
 806ab44:	bd80      	pop	{r7, pc}

0806ab46 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 806ab46:	b580      	push	{r7, lr}
 806ab48:	b084      	sub	sp, #16
 806ab4a:	af00      	add	r7, sp, #0
 806ab4c:	6078      	str	r0, [r7, #4]
 806ab4e:	460b      	mov	r3, r1
 806ab50:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 806ab52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 806ab56:	f7ff ff82 	bl	806aa5e <wait_ready>
 806ab5a:	4603      	mov	r3, r0
 806ab5c:	2b00      	cmp	r3, #0
 806ab5e:	d101      	bne.n	806ab64 <xmit_datablock+0x1e>
 806ab60:	2300      	movs	r3, #0
 806ab62:	e01e      	b.n	806aba2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 806ab64:	78fb      	ldrb	r3, [r7, #3]
 806ab66:	4618      	mov	r0, r3
 806ab68:	f7ff ff2c 	bl	806a9c4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 806ab6c:	78fb      	ldrb	r3, [r7, #3]
 806ab6e:	2bfd      	cmp	r3, #253	; 0xfd
 806ab70:	d016      	beq.n	806aba0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 806ab72:	f44f 7100 	mov.w	r1, #512	; 0x200
 806ab76:	6878      	ldr	r0, [r7, #4]
 806ab78:	f7ff ff56 	bl	806aa28 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 806ab7c:	20ff      	movs	r0, #255	; 0xff
 806ab7e:	f7ff ff21 	bl	806a9c4 <xchg_spi>
 806ab82:	20ff      	movs	r0, #255	; 0xff
 806ab84:	f7ff ff1e 	bl	806a9c4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 806ab88:	20ff      	movs	r0, #255	; 0xff
 806ab8a:	f7ff ff1b 	bl	806a9c4 <xchg_spi>
 806ab8e:	4603      	mov	r3, r0
 806ab90:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 806ab92:	7bfb      	ldrb	r3, [r7, #15]
 806ab94:	f003 031f 	and.w	r3, r3, #31
 806ab98:	2b05      	cmp	r3, #5
 806ab9a:	d001      	beq.n	806aba0 <xmit_datablock+0x5a>
 806ab9c:	2300      	movs	r3, #0
 806ab9e:	e000      	b.n	806aba2 <xmit_datablock+0x5c>
	}
	return 1;
 806aba0:	2301      	movs	r3, #1
}
 806aba2:	4618      	mov	r0, r3
 806aba4:	3710      	adds	r7, #16
 806aba6:	46bd      	mov	sp, r7
 806aba8:	bd80      	pop	{r7, pc}

0806abaa <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 806abaa:	b580      	push	{r7, lr}
 806abac:	b084      	sub	sp, #16
 806abae:	af00      	add	r7, sp, #0
 806abb0:	4603      	mov	r3, r0
 806abb2:	6039      	str	r1, [r7, #0]
 806abb4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 806abb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 806abba:	2b00      	cmp	r3, #0
 806abbc:	da0e      	bge.n	806abdc <send_cmd+0x32>
		cmd &= 0x7F;
 806abbe:	79fb      	ldrb	r3, [r7, #7]
 806abc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 806abc4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 806abc6:	2100      	movs	r1, #0
 806abc8:	2037      	movs	r0, #55	; 0x37
 806abca:	f7ff ffee 	bl	806abaa <send_cmd>
 806abce:	4603      	mov	r3, r0
 806abd0:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 806abd2:	7bbb      	ldrb	r3, [r7, #14]
 806abd4:	2b01      	cmp	r3, #1
 806abd6:	d901      	bls.n	806abdc <send_cmd+0x32>
 806abd8:	7bbb      	ldrb	r3, [r7, #14]
 806abda:	e051      	b.n	806ac80 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 806abdc:	79fb      	ldrb	r3, [r7, #7]
 806abde:	2b0c      	cmp	r3, #12
 806abe0:	d008      	beq.n	806abf4 <send_cmd+0x4a>
		despiselect();
 806abe2:	f7ff ff5f 	bl	806aaa4 <despiselect>
		if (!spiselect()) return 0xFF;
 806abe6:	f7ff ff6b 	bl	806aac0 <spiselect>
 806abea:	4603      	mov	r3, r0
 806abec:	2b00      	cmp	r3, #0
 806abee:	d101      	bne.n	806abf4 <send_cmd+0x4a>
 806abf0:	23ff      	movs	r3, #255	; 0xff
 806abf2:	e045      	b.n	806ac80 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 806abf4:	79fb      	ldrb	r3, [r7, #7]
 806abf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 806abfa:	b2db      	uxtb	r3, r3
 806abfc:	4618      	mov	r0, r3
 806abfe:	f7ff fee1 	bl	806a9c4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 806ac02:	683b      	ldr	r3, [r7, #0]
 806ac04:	0e1b      	lsrs	r3, r3, #24
 806ac06:	b2db      	uxtb	r3, r3
 806ac08:	4618      	mov	r0, r3
 806ac0a:	f7ff fedb 	bl	806a9c4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 806ac0e:	683b      	ldr	r3, [r7, #0]
 806ac10:	0c1b      	lsrs	r3, r3, #16
 806ac12:	b2db      	uxtb	r3, r3
 806ac14:	4618      	mov	r0, r3
 806ac16:	f7ff fed5 	bl	806a9c4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 806ac1a:	683b      	ldr	r3, [r7, #0]
 806ac1c:	0a1b      	lsrs	r3, r3, #8
 806ac1e:	b2db      	uxtb	r3, r3
 806ac20:	4618      	mov	r0, r3
 806ac22:	f7ff fecf 	bl	806a9c4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 806ac26:	683b      	ldr	r3, [r7, #0]
 806ac28:	b2db      	uxtb	r3, r3
 806ac2a:	4618      	mov	r0, r3
 806ac2c:	f7ff feca 	bl	806a9c4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 806ac30:	2301      	movs	r3, #1
 806ac32:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 806ac34:	79fb      	ldrb	r3, [r7, #7]
 806ac36:	2b00      	cmp	r3, #0
 806ac38:	d101      	bne.n	806ac3e <send_cmd+0x94>
 806ac3a:	2395      	movs	r3, #149	; 0x95
 806ac3c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 806ac3e:	79fb      	ldrb	r3, [r7, #7]
 806ac40:	2b08      	cmp	r3, #8
 806ac42:	d101      	bne.n	806ac48 <send_cmd+0x9e>
 806ac44:	2387      	movs	r3, #135	; 0x87
 806ac46:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 806ac48:	7bfb      	ldrb	r3, [r7, #15]
 806ac4a:	4618      	mov	r0, r3
 806ac4c:	f7ff feba 	bl	806a9c4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 806ac50:	79fb      	ldrb	r3, [r7, #7]
 806ac52:	2b0c      	cmp	r3, #12
 806ac54:	d102      	bne.n	806ac5c <send_cmd+0xb2>
 806ac56:	20ff      	movs	r0, #255	; 0xff
 806ac58:	f7ff feb4 	bl	806a9c4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 806ac5c:	230a      	movs	r3, #10
 806ac5e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 806ac60:	20ff      	movs	r0, #255	; 0xff
 806ac62:	f7ff feaf 	bl	806a9c4 <xchg_spi>
 806ac66:	4603      	mov	r3, r0
 806ac68:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 806ac6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 806ac6e:	2b00      	cmp	r3, #0
 806ac70:	da05      	bge.n	806ac7e <send_cmd+0xd4>
 806ac72:	7bfb      	ldrb	r3, [r7, #15]
 806ac74:	3b01      	subs	r3, #1
 806ac76:	73fb      	strb	r3, [r7, #15]
 806ac78:	7bfb      	ldrb	r3, [r7, #15]
 806ac7a:	2b00      	cmp	r3, #0
 806ac7c:	d1f0      	bne.n	806ac60 <send_cmd+0xb6>

	return res;							/* Return received response */
 806ac7e:	7bbb      	ldrb	r3, [r7, #14]
}
 806ac80:	4618      	mov	r0, r3
 806ac82:	3710      	adds	r7, #16
 806ac84:	46bd      	mov	sp, r7
 806ac86:	bd80      	pop	{r7, pc}

0806ac88 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 806ac88:	b590      	push	{r4, r7, lr}
 806ac8a:	b085      	sub	sp, #20
 806ac8c:	af00      	add	r7, sp, #0
 806ac8e:	4603      	mov	r3, r0
 806ac90:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 806ac92:	79fb      	ldrb	r3, [r7, #7]
 806ac94:	2b00      	cmp	r3, #0
 806ac96:	d001      	beq.n	806ac9c <USER_SPI_initialize+0x14>
 806ac98:	2301      	movs	r3, #1
 806ac9a:	e0d6      	b.n	806ae4a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 806ac9c:	4b6d      	ldr	r3, [pc, #436]	; (806ae54 <USER_SPI_initialize+0x1cc>)
 806ac9e:	781b      	ldrb	r3, [r3, #0]
 806aca0:	b2db      	uxtb	r3, r3
 806aca2:	f003 0302 	and.w	r3, r3, #2
 806aca6:	2b00      	cmp	r3, #0
 806aca8:	d003      	beq.n	806acb2 <USER_SPI_initialize+0x2a>
 806acaa:	4b6a      	ldr	r3, [pc, #424]	; (806ae54 <USER_SPI_initialize+0x1cc>)
 806acac:	781b      	ldrb	r3, [r3, #0]
 806acae:	b2db      	uxtb	r3, r3
 806acb0:	e0cb      	b.n	806ae4a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 806acb2:	4b69      	ldr	r3, [pc, #420]	; (806ae58 <USER_SPI_initialize+0x1d0>)
 806acb4:	681b      	ldr	r3, [r3, #0]
 806acb6:	681b      	ldr	r3, [r3, #0]
 806acb8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 806acbc:	4b66      	ldr	r3, [pc, #408]	; (806ae58 <USER_SPI_initialize+0x1d0>)
 806acbe:	681b      	ldr	r3, [r3, #0]
 806acc0:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 806acc4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 806acc6:	230a      	movs	r3, #10
 806acc8:	73fb      	strb	r3, [r7, #15]
 806acca:	e005      	b.n	806acd8 <USER_SPI_initialize+0x50>
 806accc:	20ff      	movs	r0, #255	; 0xff
 806acce:	f7ff fe79 	bl	806a9c4 <xchg_spi>
 806acd2:	7bfb      	ldrb	r3, [r7, #15]
 806acd4:	3b01      	subs	r3, #1
 806acd6:	73fb      	strb	r3, [r7, #15]
 806acd8:	7bfb      	ldrb	r3, [r7, #15]
 806acda:	2b00      	cmp	r3, #0
 806acdc:	d1f6      	bne.n	806accc <USER_SPI_initialize+0x44>

	ty = 0;
 806acde:	2300      	movs	r3, #0
 806ace0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 806ace2:	2100      	movs	r1, #0
 806ace4:	2000      	movs	r0, #0
 806ace6:	f7ff ff60 	bl	806abaa <send_cmd>
 806acea:	4603      	mov	r3, r0
 806acec:	2b01      	cmp	r3, #1
 806acee:	f040 808b 	bne.w	806ae08 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 806acf2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 806acf6:	f7ff fe3b 	bl	806a970 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 806acfa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 806acfe:	2008      	movs	r0, #8
 806ad00:	f7ff ff53 	bl	806abaa <send_cmd>
 806ad04:	4603      	mov	r3, r0
 806ad06:	2b01      	cmp	r3, #1
 806ad08:	d151      	bne.n	806adae <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 806ad0a:	2300      	movs	r3, #0
 806ad0c:	73fb      	strb	r3, [r7, #15]
 806ad0e:	e00d      	b.n	806ad2c <USER_SPI_initialize+0xa4>
 806ad10:	7bfc      	ldrb	r4, [r7, #15]
 806ad12:	20ff      	movs	r0, #255	; 0xff
 806ad14:	f7ff fe56 	bl	806a9c4 <xchg_spi>
 806ad18:	4603      	mov	r3, r0
 806ad1a:	461a      	mov	r2, r3
 806ad1c:	f107 0310 	add.w	r3, r7, #16
 806ad20:	4423      	add	r3, r4
 806ad22:	f803 2c08 	strb.w	r2, [r3, #-8]
 806ad26:	7bfb      	ldrb	r3, [r7, #15]
 806ad28:	3301      	adds	r3, #1
 806ad2a:	73fb      	strb	r3, [r7, #15]
 806ad2c:	7bfb      	ldrb	r3, [r7, #15]
 806ad2e:	2b03      	cmp	r3, #3
 806ad30:	d9ee      	bls.n	806ad10 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 806ad32:	7abb      	ldrb	r3, [r7, #10]
 806ad34:	2b01      	cmp	r3, #1
 806ad36:	d167      	bne.n	806ae08 <USER_SPI_initialize+0x180>
 806ad38:	7afb      	ldrb	r3, [r7, #11]
 806ad3a:	2baa      	cmp	r3, #170	; 0xaa
 806ad3c:	d164      	bne.n	806ae08 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 806ad3e:	bf00      	nop
 806ad40:	f7ff fe2a 	bl	806a998 <SPI_Timer_Status>
 806ad44:	4603      	mov	r3, r0
 806ad46:	2b00      	cmp	r3, #0
 806ad48:	d007      	beq.n	806ad5a <USER_SPI_initialize+0xd2>
 806ad4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 806ad4e:	20a9      	movs	r0, #169	; 0xa9
 806ad50:	f7ff ff2b 	bl	806abaa <send_cmd>
 806ad54:	4603      	mov	r3, r0
 806ad56:	2b00      	cmp	r3, #0
 806ad58:	d1f2      	bne.n	806ad40 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 806ad5a:	f7ff fe1d 	bl	806a998 <SPI_Timer_Status>
 806ad5e:	4603      	mov	r3, r0
 806ad60:	2b00      	cmp	r3, #0
 806ad62:	d051      	beq.n	806ae08 <USER_SPI_initialize+0x180>
 806ad64:	2100      	movs	r1, #0
 806ad66:	203a      	movs	r0, #58	; 0x3a
 806ad68:	f7ff ff1f 	bl	806abaa <send_cmd>
 806ad6c:	4603      	mov	r3, r0
 806ad6e:	2b00      	cmp	r3, #0
 806ad70:	d14a      	bne.n	806ae08 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 806ad72:	2300      	movs	r3, #0
 806ad74:	73fb      	strb	r3, [r7, #15]
 806ad76:	e00d      	b.n	806ad94 <USER_SPI_initialize+0x10c>
 806ad78:	7bfc      	ldrb	r4, [r7, #15]
 806ad7a:	20ff      	movs	r0, #255	; 0xff
 806ad7c:	f7ff fe22 	bl	806a9c4 <xchg_spi>
 806ad80:	4603      	mov	r3, r0
 806ad82:	461a      	mov	r2, r3
 806ad84:	f107 0310 	add.w	r3, r7, #16
 806ad88:	4423      	add	r3, r4
 806ad8a:	f803 2c08 	strb.w	r2, [r3, #-8]
 806ad8e:	7bfb      	ldrb	r3, [r7, #15]
 806ad90:	3301      	adds	r3, #1
 806ad92:	73fb      	strb	r3, [r7, #15]
 806ad94:	7bfb      	ldrb	r3, [r7, #15]
 806ad96:	2b03      	cmp	r3, #3
 806ad98:	d9ee      	bls.n	806ad78 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 806ad9a:	7a3b      	ldrb	r3, [r7, #8]
 806ad9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 806ada0:	2b00      	cmp	r3, #0
 806ada2:	d001      	beq.n	806ada8 <USER_SPI_initialize+0x120>
 806ada4:	230c      	movs	r3, #12
 806ada6:	e000      	b.n	806adaa <USER_SPI_initialize+0x122>
 806ada8:	2304      	movs	r3, #4
 806adaa:	737b      	strb	r3, [r7, #13]
 806adac:	e02c      	b.n	806ae08 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 806adae:	2100      	movs	r1, #0
 806adb0:	20a9      	movs	r0, #169	; 0xa9
 806adb2:	f7ff fefa 	bl	806abaa <send_cmd>
 806adb6:	4603      	mov	r3, r0
 806adb8:	2b01      	cmp	r3, #1
 806adba:	d804      	bhi.n	806adc6 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 806adbc:	2302      	movs	r3, #2
 806adbe:	737b      	strb	r3, [r7, #13]
 806adc0:	23a9      	movs	r3, #169	; 0xa9
 806adc2:	73bb      	strb	r3, [r7, #14]
 806adc4:	e003      	b.n	806adce <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 806adc6:	2301      	movs	r3, #1
 806adc8:	737b      	strb	r3, [r7, #13]
 806adca:	2301      	movs	r3, #1
 806adcc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 806adce:	bf00      	nop
 806add0:	f7ff fde2 	bl	806a998 <SPI_Timer_Status>
 806add4:	4603      	mov	r3, r0
 806add6:	2b00      	cmp	r3, #0
 806add8:	d007      	beq.n	806adea <USER_SPI_initialize+0x162>
 806adda:	7bbb      	ldrb	r3, [r7, #14]
 806addc:	2100      	movs	r1, #0
 806adde:	4618      	mov	r0, r3
 806ade0:	f7ff fee3 	bl	806abaa <send_cmd>
 806ade4:	4603      	mov	r3, r0
 806ade6:	2b00      	cmp	r3, #0
 806ade8:	d1f2      	bne.n	806add0 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 806adea:	f7ff fdd5 	bl	806a998 <SPI_Timer_Status>
 806adee:	4603      	mov	r3, r0
 806adf0:	2b00      	cmp	r3, #0
 806adf2:	d007      	beq.n	806ae04 <USER_SPI_initialize+0x17c>
 806adf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 806adf8:	2010      	movs	r0, #16
 806adfa:	f7ff fed6 	bl	806abaa <send_cmd>
 806adfe:	4603      	mov	r3, r0
 806ae00:	2b00      	cmp	r3, #0
 806ae02:	d001      	beq.n	806ae08 <USER_SPI_initialize+0x180>
				ty = 0;
 806ae04:	2300      	movs	r3, #0
 806ae06:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 806ae08:	4a14      	ldr	r2, [pc, #80]	; (806ae5c <USER_SPI_initialize+0x1d4>)
 806ae0a:	7b7b      	ldrb	r3, [r7, #13]
 806ae0c:	7013      	strb	r3, [r2, #0]
	despiselect();
 806ae0e:	f7ff fe49 	bl	806aaa4 <despiselect>

	if (ty) {			/* OK */
 806ae12:	7b7b      	ldrb	r3, [r7, #13]
 806ae14:	2b00      	cmp	r3, #0
 806ae16:	d012      	beq.n	806ae3e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 806ae18:	4b0f      	ldr	r3, [pc, #60]	; (806ae58 <USER_SPI_initialize+0x1d0>)
 806ae1a:	681b      	ldr	r3, [r3, #0]
 806ae1c:	681b      	ldr	r3, [r3, #0]
 806ae1e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 806ae22:	4b0d      	ldr	r3, [pc, #52]	; (806ae58 <USER_SPI_initialize+0x1d0>)
 806ae24:	681b      	ldr	r3, [r3, #0]
 806ae26:	f042 0210 	orr.w	r2, r2, #16
 806ae2a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 806ae2c:	4b09      	ldr	r3, [pc, #36]	; (806ae54 <USER_SPI_initialize+0x1cc>)
 806ae2e:	781b      	ldrb	r3, [r3, #0]
 806ae30:	b2db      	uxtb	r3, r3
 806ae32:	f023 0301 	bic.w	r3, r3, #1
 806ae36:	b2da      	uxtb	r2, r3
 806ae38:	4b06      	ldr	r3, [pc, #24]	; (806ae54 <USER_SPI_initialize+0x1cc>)
 806ae3a:	701a      	strb	r2, [r3, #0]
 806ae3c:	e002      	b.n	806ae44 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 806ae3e:	4b05      	ldr	r3, [pc, #20]	; (806ae54 <USER_SPI_initialize+0x1cc>)
 806ae40:	2201      	movs	r2, #1
 806ae42:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 806ae44:	4b03      	ldr	r3, [pc, #12]	; (806ae54 <USER_SPI_initialize+0x1cc>)
 806ae46:	781b      	ldrb	r3, [r3, #0]
 806ae48:	b2db      	uxtb	r3, r3
}
 806ae4a:	4618      	mov	r0, r3
 806ae4c:	3714      	adds	r7, #20
 806ae4e:	46bd      	mov	sp, r7
 806ae50:	bd90      	pop	{r4, r7, pc}
 806ae52:	bf00      	nop
 806ae54:	20000020 	.word	0x20000020
 806ae58:	20005734 	.word	0x20005734
 806ae5c:	20000420 	.word	0x20000420

0806ae60 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 806ae60:	b480      	push	{r7}
 806ae62:	b083      	sub	sp, #12
 806ae64:	af00      	add	r7, sp, #0
 806ae66:	4603      	mov	r3, r0
 806ae68:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 806ae6a:	79fb      	ldrb	r3, [r7, #7]
 806ae6c:	2b00      	cmp	r3, #0
 806ae6e:	d001      	beq.n	806ae74 <USER_SPI_status+0x14>
 806ae70:	2301      	movs	r3, #1
 806ae72:	e002      	b.n	806ae7a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 806ae74:	4b04      	ldr	r3, [pc, #16]	; (806ae88 <USER_SPI_status+0x28>)
 806ae76:	781b      	ldrb	r3, [r3, #0]
 806ae78:	b2db      	uxtb	r3, r3
}
 806ae7a:	4618      	mov	r0, r3
 806ae7c:	370c      	adds	r7, #12
 806ae7e:	46bd      	mov	sp, r7
 806ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ae84:	4770      	bx	lr
 806ae86:	bf00      	nop
 806ae88:	20000020 	.word	0x20000020

0806ae8c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 806ae8c:	b580      	push	{r7, lr}
 806ae8e:	b084      	sub	sp, #16
 806ae90:	af00      	add	r7, sp, #0
 806ae92:	60b9      	str	r1, [r7, #8]
 806ae94:	607a      	str	r2, [r7, #4]
 806ae96:	603b      	str	r3, [r7, #0]
 806ae98:	4603      	mov	r3, r0
 806ae9a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 806ae9c:	7bfb      	ldrb	r3, [r7, #15]
 806ae9e:	2b00      	cmp	r3, #0
 806aea0:	d102      	bne.n	806aea8 <USER_SPI_read+0x1c>
 806aea2:	683b      	ldr	r3, [r7, #0]
 806aea4:	2b00      	cmp	r3, #0
 806aea6:	d101      	bne.n	806aeac <USER_SPI_read+0x20>
 806aea8:	2304      	movs	r3, #4
 806aeaa:	e04d      	b.n	806af48 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 806aeac:	4b28      	ldr	r3, [pc, #160]	; (806af50 <USER_SPI_read+0xc4>)
 806aeae:	781b      	ldrb	r3, [r3, #0]
 806aeb0:	b2db      	uxtb	r3, r3
 806aeb2:	f003 0301 	and.w	r3, r3, #1
 806aeb6:	2b00      	cmp	r3, #0
 806aeb8:	d001      	beq.n	806aebe <USER_SPI_read+0x32>
 806aeba:	2303      	movs	r3, #3
 806aebc:	e044      	b.n	806af48 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 806aebe:	4b25      	ldr	r3, [pc, #148]	; (806af54 <USER_SPI_read+0xc8>)
 806aec0:	781b      	ldrb	r3, [r3, #0]
 806aec2:	f003 0308 	and.w	r3, r3, #8
 806aec6:	2b00      	cmp	r3, #0
 806aec8:	d102      	bne.n	806aed0 <USER_SPI_read+0x44>
 806aeca:	687b      	ldr	r3, [r7, #4]
 806aecc:	025b      	lsls	r3, r3, #9
 806aece:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 806aed0:	683b      	ldr	r3, [r7, #0]
 806aed2:	2b01      	cmp	r3, #1
 806aed4:	d111      	bne.n	806aefa <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 806aed6:	6879      	ldr	r1, [r7, #4]
 806aed8:	2011      	movs	r0, #17
 806aeda:	f7ff fe66 	bl	806abaa <send_cmd>
 806aede:	4603      	mov	r3, r0
 806aee0:	2b00      	cmp	r3, #0
 806aee2:	d129      	bne.n	806af38 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 806aee4:	f44f 7100 	mov.w	r1, #512	; 0x200
 806aee8:	68b8      	ldr	r0, [r7, #8]
 806aeea:	f7ff fe03 	bl	806aaf4 <rcvr_datablock>
 806aeee:	4603      	mov	r3, r0
 806aef0:	2b00      	cmp	r3, #0
 806aef2:	d021      	beq.n	806af38 <USER_SPI_read+0xac>
			count = 0;
 806aef4:	2300      	movs	r3, #0
 806aef6:	603b      	str	r3, [r7, #0]
 806aef8:	e01e      	b.n	806af38 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 806aefa:	6879      	ldr	r1, [r7, #4]
 806aefc:	2012      	movs	r0, #18
 806aefe:	f7ff fe54 	bl	806abaa <send_cmd>
 806af02:	4603      	mov	r3, r0
 806af04:	2b00      	cmp	r3, #0
 806af06:	d117      	bne.n	806af38 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 806af08:	f44f 7100 	mov.w	r1, #512	; 0x200
 806af0c:	68b8      	ldr	r0, [r7, #8]
 806af0e:	f7ff fdf1 	bl	806aaf4 <rcvr_datablock>
 806af12:	4603      	mov	r3, r0
 806af14:	2b00      	cmp	r3, #0
 806af16:	d00a      	beq.n	806af2e <USER_SPI_read+0xa2>
				buff += 512;
 806af18:	68bb      	ldr	r3, [r7, #8]
 806af1a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 806af1e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 806af20:	683b      	ldr	r3, [r7, #0]
 806af22:	3b01      	subs	r3, #1
 806af24:	603b      	str	r3, [r7, #0]
 806af26:	683b      	ldr	r3, [r7, #0]
 806af28:	2b00      	cmp	r3, #0
 806af2a:	d1ed      	bne.n	806af08 <USER_SPI_read+0x7c>
 806af2c:	e000      	b.n	806af30 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 806af2e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 806af30:	2100      	movs	r1, #0
 806af32:	200c      	movs	r0, #12
 806af34:	f7ff fe39 	bl	806abaa <send_cmd>
		}
	}
	despiselect();
 806af38:	f7ff fdb4 	bl	806aaa4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 806af3c:	683b      	ldr	r3, [r7, #0]
 806af3e:	2b00      	cmp	r3, #0
 806af40:	bf14      	ite	ne
 806af42:	2301      	movne	r3, #1
 806af44:	2300      	moveq	r3, #0
 806af46:	b2db      	uxtb	r3, r3
}
 806af48:	4618      	mov	r0, r3
 806af4a:	3710      	adds	r7, #16
 806af4c:	46bd      	mov	sp, r7
 806af4e:	bd80      	pop	{r7, pc}
 806af50:	20000020 	.word	0x20000020
 806af54:	20000420 	.word	0x20000420

0806af58 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 806af58:	b580      	push	{r7, lr}
 806af5a:	b084      	sub	sp, #16
 806af5c:	af00      	add	r7, sp, #0
 806af5e:	60b9      	str	r1, [r7, #8]
 806af60:	607a      	str	r2, [r7, #4]
 806af62:	603b      	str	r3, [r7, #0]
 806af64:	4603      	mov	r3, r0
 806af66:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 806af68:	7bfb      	ldrb	r3, [r7, #15]
 806af6a:	2b00      	cmp	r3, #0
 806af6c:	d102      	bne.n	806af74 <USER_SPI_write+0x1c>
 806af6e:	683b      	ldr	r3, [r7, #0]
 806af70:	2b00      	cmp	r3, #0
 806af72:	d101      	bne.n	806af78 <USER_SPI_write+0x20>
 806af74:	2304      	movs	r3, #4
 806af76:	e063      	b.n	806b040 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 806af78:	4b33      	ldr	r3, [pc, #204]	; (806b048 <USER_SPI_write+0xf0>)
 806af7a:	781b      	ldrb	r3, [r3, #0]
 806af7c:	b2db      	uxtb	r3, r3
 806af7e:	f003 0301 	and.w	r3, r3, #1
 806af82:	2b00      	cmp	r3, #0
 806af84:	d001      	beq.n	806af8a <USER_SPI_write+0x32>
 806af86:	2303      	movs	r3, #3
 806af88:	e05a      	b.n	806b040 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 806af8a:	4b2f      	ldr	r3, [pc, #188]	; (806b048 <USER_SPI_write+0xf0>)
 806af8c:	781b      	ldrb	r3, [r3, #0]
 806af8e:	b2db      	uxtb	r3, r3
 806af90:	f003 0304 	and.w	r3, r3, #4
 806af94:	2b00      	cmp	r3, #0
 806af96:	d001      	beq.n	806af9c <USER_SPI_write+0x44>
 806af98:	2302      	movs	r3, #2
 806af9a:	e051      	b.n	806b040 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 806af9c:	4b2b      	ldr	r3, [pc, #172]	; (806b04c <USER_SPI_write+0xf4>)
 806af9e:	781b      	ldrb	r3, [r3, #0]
 806afa0:	f003 0308 	and.w	r3, r3, #8
 806afa4:	2b00      	cmp	r3, #0
 806afa6:	d102      	bne.n	806afae <USER_SPI_write+0x56>
 806afa8:	687b      	ldr	r3, [r7, #4]
 806afaa:	025b      	lsls	r3, r3, #9
 806afac:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 806afae:	683b      	ldr	r3, [r7, #0]
 806afb0:	2b01      	cmp	r3, #1
 806afb2:	d110      	bne.n	806afd6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 806afb4:	6879      	ldr	r1, [r7, #4]
 806afb6:	2018      	movs	r0, #24
 806afb8:	f7ff fdf7 	bl	806abaa <send_cmd>
 806afbc:	4603      	mov	r3, r0
 806afbe:	2b00      	cmp	r3, #0
 806afc0:	d136      	bne.n	806b030 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 806afc2:	21fe      	movs	r1, #254	; 0xfe
 806afc4:	68b8      	ldr	r0, [r7, #8]
 806afc6:	f7ff fdbe 	bl	806ab46 <xmit_datablock>
 806afca:	4603      	mov	r3, r0
 806afcc:	2b00      	cmp	r3, #0
 806afce:	d02f      	beq.n	806b030 <USER_SPI_write+0xd8>
			count = 0;
 806afd0:	2300      	movs	r3, #0
 806afd2:	603b      	str	r3, [r7, #0]
 806afd4:	e02c      	b.n	806b030 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 806afd6:	4b1d      	ldr	r3, [pc, #116]	; (806b04c <USER_SPI_write+0xf4>)
 806afd8:	781b      	ldrb	r3, [r3, #0]
 806afda:	f003 0306 	and.w	r3, r3, #6
 806afde:	2b00      	cmp	r3, #0
 806afe0:	d003      	beq.n	806afea <USER_SPI_write+0x92>
 806afe2:	6839      	ldr	r1, [r7, #0]
 806afe4:	2097      	movs	r0, #151	; 0x97
 806afe6:	f7ff fde0 	bl	806abaa <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 806afea:	6879      	ldr	r1, [r7, #4]
 806afec:	2019      	movs	r0, #25
 806afee:	f7ff fddc 	bl	806abaa <send_cmd>
 806aff2:	4603      	mov	r3, r0
 806aff4:	2b00      	cmp	r3, #0
 806aff6:	d11b      	bne.n	806b030 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 806aff8:	21fc      	movs	r1, #252	; 0xfc
 806affa:	68b8      	ldr	r0, [r7, #8]
 806affc:	f7ff fda3 	bl	806ab46 <xmit_datablock>
 806b000:	4603      	mov	r3, r0
 806b002:	2b00      	cmp	r3, #0
 806b004:	d00a      	beq.n	806b01c <USER_SPI_write+0xc4>
				buff += 512;
 806b006:	68bb      	ldr	r3, [r7, #8]
 806b008:	f503 7300 	add.w	r3, r3, #512	; 0x200
 806b00c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 806b00e:	683b      	ldr	r3, [r7, #0]
 806b010:	3b01      	subs	r3, #1
 806b012:	603b      	str	r3, [r7, #0]
 806b014:	683b      	ldr	r3, [r7, #0]
 806b016:	2b00      	cmp	r3, #0
 806b018:	d1ee      	bne.n	806aff8 <USER_SPI_write+0xa0>
 806b01a:	e000      	b.n	806b01e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 806b01c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 806b01e:	21fd      	movs	r1, #253	; 0xfd
 806b020:	2000      	movs	r0, #0
 806b022:	f7ff fd90 	bl	806ab46 <xmit_datablock>
 806b026:	4603      	mov	r3, r0
 806b028:	2b00      	cmp	r3, #0
 806b02a:	d101      	bne.n	806b030 <USER_SPI_write+0xd8>
 806b02c:	2301      	movs	r3, #1
 806b02e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 806b030:	f7ff fd38 	bl	806aaa4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 806b034:	683b      	ldr	r3, [r7, #0]
 806b036:	2b00      	cmp	r3, #0
 806b038:	bf14      	ite	ne
 806b03a:	2301      	movne	r3, #1
 806b03c:	2300      	moveq	r3, #0
 806b03e:	b2db      	uxtb	r3, r3
}
 806b040:	4618      	mov	r0, r3
 806b042:	3710      	adds	r7, #16
 806b044:	46bd      	mov	sp, r7
 806b046:	bd80      	pop	{r7, pc}
 806b048:	20000020 	.word	0x20000020
 806b04c:	20000420 	.word	0x20000420

0806b050 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 806b050:	b580      	push	{r7, lr}
 806b052:	b08c      	sub	sp, #48	; 0x30
 806b054:	af00      	add	r7, sp, #0
 806b056:	4603      	mov	r3, r0
 806b058:	603a      	str	r2, [r7, #0]
 806b05a:	71fb      	strb	r3, [r7, #7]
 806b05c:	460b      	mov	r3, r1
 806b05e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 806b060:	79fb      	ldrb	r3, [r7, #7]
 806b062:	2b00      	cmp	r3, #0
 806b064:	d001      	beq.n	806b06a <USER_SPI_ioctl+0x1a>
 806b066:	2304      	movs	r3, #4
 806b068:	e15a      	b.n	806b320 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 806b06a:	4baf      	ldr	r3, [pc, #700]	; (806b328 <USER_SPI_ioctl+0x2d8>)
 806b06c:	781b      	ldrb	r3, [r3, #0]
 806b06e:	b2db      	uxtb	r3, r3
 806b070:	f003 0301 	and.w	r3, r3, #1
 806b074:	2b00      	cmp	r3, #0
 806b076:	d001      	beq.n	806b07c <USER_SPI_ioctl+0x2c>
 806b078:	2303      	movs	r3, #3
 806b07a:	e151      	b.n	806b320 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 806b07c:	2301      	movs	r3, #1
 806b07e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 806b082:	79bb      	ldrb	r3, [r7, #6]
 806b084:	2b04      	cmp	r3, #4
 806b086:	f200 8136 	bhi.w	806b2f6 <USER_SPI_ioctl+0x2a6>
 806b08a:	a201      	add	r2, pc, #4	; (adr r2, 806b090 <USER_SPI_ioctl+0x40>)
 806b08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 806b090:	0806b0a5 	.word	0x0806b0a5
 806b094:	0806b0b9 	.word	0x0806b0b9
 806b098:	0806b2f7 	.word	0x0806b2f7
 806b09c:	0806b165 	.word	0x0806b165
 806b0a0:	0806b25b 	.word	0x0806b25b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 806b0a4:	f7ff fd0c 	bl	806aac0 <spiselect>
 806b0a8:	4603      	mov	r3, r0
 806b0aa:	2b00      	cmp	r3, #0
 806b0ac:	f000 8127 	beq.w	806b2fe <USER_SPI_ioctl+0x2ae>
 806b0b0:	2300      	movs	r3, #0
 806b0b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 806b0b6:	e122      	b.n	806b2fe <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 806b0b8:	2100      	movs	r1, #0
 806b0ba:	2009      	movs	r0, #9
 806b0bc:	f7ff fd75 	bl	806abaa <send_cmd>
 806b0c0:	4603      	mov	r3, r0
 806b0c2:	2b00      	cmp	r3, #0
 806b0c4:	f040 811d 	bne.w	806b302 <USER_SPI_ioctl+0x2b2>
 806b0c8:	f107 030c 	add.w	r3, r7, #12
 806b0cc:	2110      	movs	r1, #16
 806b0ce:	4618      	mov	r0, r3
 806b0d0:	f7ff fd10 	bl	806aaf4 <rcvr_datablock>
 806b0d4:	4603      	mov	r3, r0
 806b0d6:	2b00      	cmp	r3, #0
 806b0d8:	f000 8113 	beq.w	806b302 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 806b0dc:	7b3b      	ldrb	r3, [r7, #12]
 806b0de:	099b      	lsrs	r3, r3, #6
 806b0e0:	b2db      	uxtb	r3, r3
 806b0e2:	2b01      	cmp	r3, #1
 806b0e4:	d111      	bne.n	806b10a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 806b0e6:	7d7b      	ldrb	r3, [r7, #21]
 806b0e8:	461a      	mov	r2, r3
 806b0ea:	7d3b      	ldrb	r3, [r7, #20]
 806b0ec:	021b      	lsls	r3, r3, #8
 806b0ee:	4413      	add	r3, r2
 806b0f0:	461a      	mov	r2, r3
 806b0f2:	7cfb      	ldrb	r3, [r7, #19]
 806b0f4:	041b      	lsls	r3, r3, #16
 806b0f6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 806b0fa:	4413      	add	r3, r2
 806b0fc:	3301      	adds	r3, #1
 806b0fe:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 806b100:	69fb      	ldr	r3, [r7, #28]
 806b102:	029a      	lsls	r2, r3, #10
 806b104:	683b      	ldr	r3, [r7, #0]
 806b106:	601a      	str	r2, [r3, #0]
 806b108:	e028      	b.n	806b15c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 806b10a:	7c7b      	ldrb	r3, [r7, #17]
 806b10c:	f003 030f 	and.w	r3, r3, #15
 806b110:	b2da      	uxtb	r2, r3
 806b112:	7dbb      	ldrb	r3, [r7, #22]
 806b114:	09db      	lsrs	r3, r3, #7
 806b116:	b2db      	uxtb	r3, r3
 806b118:	4413      	add	r3, r2
 806b11a:	b2da      	uxtb	r2, r3
 806b11c:	7d7b      	ldrb	r3, [r7, #21]
 806b11e:	005b      	lsls	r3, r3, #1
 806b120:	b2db      	uxtb	r3, r3
 806b122:	f003 0306 	and.w	r3, r3, #6
 806b126:	b2db      	uxtb	r3, r3
 806b128:	4413      	add	r3, r2
 806b12a:	b2db      	uxtb	r3, r3
 806b12c:	3302      	adds	r3, #2
 806b12e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 806b132:	7d3b      	ldrb	r3, [r7, #20]
 806b134:	099b      	lsrs	r3, r3, #6
 806b136:	b2db      	uxtb	r3, r3
 806b138:	461a      	mov	r2, r3
 806b13a:	7cfb      	ldrb	r3, [r7, #19]
 806b13c:	009b      	lsls	r3, r3, #2
 806b13e:	441a      	add	r2, r3
 806b140:	7cbb      	ldrb	r3, [r7, #18]
 806b142:	029b      	lsls	r3, r3, #10
 806b144:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 806b148:	4413      	add	r3, r2
 806b14a:	3301      	adds	r3, #1
 806b14c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 806b14e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 806b152:	3b09      	subs	r3, #9
 806b154:	69fa      	ldr	r2, [r7, #28]
 806b156:	409a      	lsls	r2, r3
 806b158:	683b      	ldr	r3, [r7, #0]
 806b15a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 806b15c:	2300      	movs	r3, #0
 806b15e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 806b162:	e0ce      	b.n	806b302 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 806b164:	4b71      	ldr	r3, [pc, #452]	; (806b32c <USER_SPI_ioctl+0x2dc>)
 806b166:	781b      	ldrb	r3, [r3, #0]
 806b168:	f003 0304 	and.w	r3, r3, #4
 806b16c:	2b00      	cmp	r3, #0
 806b16e:	d031      	beq.n	806b1d4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 806b170:	2100      	movs	r1, #0
 806b172:	208d      	movs	r0, #141	; 0x8d
 806b174:	f7ff fd19 	bl	806abaa <send_cmd>
 806b178:	4603      	mov	r3, r0
 806b17a:	2b00      	cmp	r3, #0
 806b17c:	f040 80c3 	bne.w	806b306 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 806b180:	20ff      	movs	r0, #255	; 0xff
 806b182:	f7ff fc1f 	bl	806a9c4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 806b186:	f107 030c 	add.w	r3, r7, #12
 806b18a:	2110      	movs	r1, #16
 806b18c:	4618      	mov	r0, r3
 806b18e:	f7ff fcb1 	bl	806aaf4 <rcvr_datablock>
 806b192:	4603      	mov	r3, r0
 806b194:	2b00      	cmp	r3, #0
 806b196:	f000 80b6 	beq.w	806b306 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 806b19a:	2330      	movs	r3, #48	; 0x30
 806b19c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 806b1a0:	e007      	b.n	806b1b2 <USER_SPI_ioctl+0x162>
 806b1a2:	20ff      	movs	r0, #255	; 0xff
 806b1a4:	f7ff fc0e 	bl	806a9c4 <xchg_spi>
 806b1a8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 806b1ac:	3b01      	subs	r3, #1
 806b1ae:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 806b1b2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 806b1b6:	2b00      	cmp	r3, #0
 806b1b8:	d1f3      	bne.n	806b1a2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 806b1ba:	7dbb      	ldrb	r3, [r7, #22]
 806b1bc:	091b      	lsrs	r3, r3, #4
 806b1be:	b2db      	uxtb	r3, r3
 806b1c0:	461a      	mov	r2, r3
 806b1c2:	2310      	movs	r3, #16
 806b1c4:	fa03 f202 	lsl.w	r2, r3, r2
 806b1c8:	683b      	ldr	r3, [r7, #0]
 806b1ca:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 806b1cc:	2300      	movs	r3, #0
 806b1ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 806b1d2:	e098      	b.n	806b306 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 806b1d4:	2100      	movs	r1, #0
 806b1d6:	2009      	movs	r0, #9
 806b1d8:	f7ff fce7 	bl	806abaa <send_cmd>
 806b1dc:	4603      	mov	r3, r0
 806b1de:	2b00      	cmp	r3, #0
 806b1e0:	f040 8091 	bne.w	806b306 <USER_SPI_ioctl+0x2b6>
 806b1e4:	f107 030c 	add.w	r3, r7, #12
 806b1e8:	2110      	movs	r1, #16
 806b1ea:	4618      	mov	r0, r3
 806b1ec:	f7ff fc82 	bl	806aaf4 <rcvr_datablock>
 806b1f0:	4603      	mov	r3, r0
 806b1f2:	2b00      	cmp	r3, #0
 806b1f4:	f000 8087 	beq.w	806b306 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 806b1f8:	4b4c      	ldr	r3, [pc, #304]	; (806b32c <USER_SPI_ioctl+0x2dc>)
 806b1fa:	781b      	ldrb	r3, [r3, #0]
 806b1fc:	f003 0302 	and.w	r3, r3, #2
 806b200:	2b00      	cmp	r3, #0
 806b202:	d012      	beq.n	806b22a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 806b204:	7dbb      	ldrb	r3, [r7, #22]
 806b206:	005b      	lsls	r3, r3, #1
 806b208:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 806b20c:	7dfa      	ldrb	r2, [r7, #23]
 806b20e:	09d2      	lsrs	r2, r2, #7
 806b210:	b2d2      	uxtb	r2, r2
 806b212:	4413      	add	r3, r2
 806b214:	1c5a      	adds	r2, r3, #1
 806b216:	7e7b      	ldrb	r3, [r7, #25]
 806b218:	099b      	lsrs	r3, r3, #6
 806b21a:	b2db      	uxtb	r3, r3
 806b21c:	3b01      	subs	r3, #1
 806b21e:	fa02 f303 	lsl.w	r3, r2, r3
 806b222:	461a      	mov	r2, r3
 806b224:	683b      	ldr	r3, [r7, #0]
 806b226:	601a      	str	r2, [r3, #0]
 806b228:	e013      	b.n	806b252 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 806b22a:	7dbb      	ldrb	r3, [r7, #22]
 806b22c:	109b      	asrs	r3, r3, #2
 806b22e:	b29b      	uxth	r3, r3
 806b230:	f003 031f 	and.w	r3, r3, #31
 806b234:	3301      	adds	r3, #1
 806b236:	7dfa      	ldrb	r2, [r7, #23]
 806b238:	00d2      	lsls	r2, r2, #3
 806b23a:	f002 0218 	and.w	r2, r2, #24
 806b23e:	7df9      	ldrb	r1, [r7, #23]
 806b240:	0949      	lsrs	r1, r1, #5
 806b242:	b2c9      	uxtb	r1, r1
 806b244:	440a      	add	r2, r1
 806b246:	3201      	adds	r2, #1
 806b248:	fb02 f303 	mul.w	r3, r2, r3
 806b24c:	461a      	mov	r2, r3
 806b24e:	683b      	ldr	r3, [r7, #0]
 806b250:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 806b252:	2300      	movs	r3, #0
 806b254:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 806b258:	e055      	b.n	806b306 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 806b25a:	4b34      	ldr	r3, [pc, #208]	; (806b32c <USER_SPI_ioctl+0x2dc>)
 806b25c:	781b      	ldrb	r3, [r3, #0]
 806b25e:	f003 0306 	and.w	r3, r3, #6
 806b262:	2b00      	cmp	r3, #0
 806b264:	d051      	beq.n	806b30a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 806b266:	f107 020c 	add.w	r2, r7, #12
 806b26a:	79fb      	ldrb	r3, [r7, #7]
 806b26c:	210b      	movs	r1, #11
 806b26e:	4618      	mov	r0, r3
 806b270:	f7ff feee 	bl	806b050 <USER_SPI_ioctl>
 806b274:	4603      	mov	r3, r0
 806b276:	2b00      	cmp	r3, #0
 806b278:	d149      	bne.n	806b30e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 806b27a:	7b3b      	ldrb	r3, [r7, #12]
 806b27c:	099b      	lsrs	r3, r3, #6
 806b27e:	b2db      	uxtb	r3, r3
 806b280:	2b00      	cmp	r3, #0
 806b282:	d104      	bne.n	806b28e <USER_SPI_ioctl+0x23e>
 806b284:	7dbb      	ldrb	r3, [r7, #22]
 806b286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 806b28a:	2b00      	cmp	r3, #0
 806b28c:	d041      	beq.n	806b312 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 806b28e:	683b      	ldr	r3, [r7, #0]
 806b290:	623b      	str	r3, [r7, #32]
 806b292:	6a3b      	ldr	r3, [r7, #32]
 806b294:	681b      	ldr	r3, [r3, #0]
 806b296:	62bb      	str	r3, [r7, #40]	; 0x28
 806b298:	6a3b      	ldr	r3, [r7, #32]
 806b29a:	685b      	ldr	r3, [r3, #4]
 806b29c:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 806b29e:	4b23      	ldr	r3, [pc, #140]	; (806b32c <USER_SPI_ioctl+0x2dc>)
 806b2a0:	781b      	ldrb	r3, [r3, #0]
 806b2a2:	f003 0308 	and.w	r3, r3, #8
 806b2a6:	2b00      	cmp	r3, #0
 806b2a8:	d105      	bne.n	806b2b6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 806b2aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806b2ac:	025b      	lsls	r3, r3, #9
 806b2ae:	62bb      	str	r3, [r7, #40]	; 0x28
 806b2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806b2b2:	025b      	lsls	r3, r3, #9
 806b2b4:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 806b2b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 806b2b8:	2020      	movs	r0, #32
 806b2ba:	f7ff fc76 	bl	806abaa <send_cmd>
 806b2be:	4603      	mov	r3, r0
 806b2c0:	2b00      	cmp	r3, #0
 806b2c2:	d128      	bne.n	806b316 <USER_SPI_ioctl+0x2c6>
 806b2c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 806b2c6:	2021      	movs	r0, #33	; 0x21
 806b2c8:	f7ff fc6f 	bl	806abaa <send_cmd>
 806b2cc:	4603      	mov	r3, r0
 806b2ce:	2b00      	cmp	r3, #0
 806b2d0:	d121      	bne.n	806b316 <USER_SPI_ioctl+0x2c6>
 806b2d2:	2100      	movs	r1, #0
 806b2d4:	2026      	movs	r0, #38	; 0x26
 806b2d6:	f7ff fc68 	bl	806abaa <send_cmd>
 806b2da:	4603      	mov	r3, r0
 806b2dc:	2b00      	cmp	r3, #0
 806b2de:	d11a      	bne.n	806b316 <USER_SPI_ioctl+0x2c6>
 806b2e0:	f247 5030 	movw	r0, #30000	; 0x7530
 806b2e4:	f7ff fbbb 	bl	806aa5e <wait_ready>
 806b2e8:	4603      	mov	r3, r0
 806b2ea:	2b00      	cmp	r3, #0
 806b2ec:	d013      	beq.n	806b316 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 806b2ee:	2300      	movs	r3, #0
 806b2f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 806b2f4:	e00f      	b.n	806b316 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 806b2f6:	2304      	movs	r3, #4
 806b2f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 806b2fc:	e00c      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		break;
 806b2fe:	bf00      	nop
 806b300:	e00a      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		break;
 806b302:	bf00      	nop
 806b304:	e008      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		break;
 806b306:	bf00      	nop
 806b308:	e006      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 806b30a:	bf00      	nop
 806b30c:	e004      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 806b30e:	bf00      	nop
 806b310:	e002      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 806b312:	bf00      	nop
 806b314:	e000      	b.n	806b318 <USER_SPI_ioctl+0x2c8>
		break;
 806b316:	bf00      	nop
	}

	despiselect();
 806b318:	f7ff fbc4 	bl	806aaa4 <despiselect>

	return res;
 806b31c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 806b320:	4618      	mov	r0, r3
 806b322:	3730      	adds	r7, #48	; 0x30
 806b324:	46bd      	mov	sp, r7
 806b326:	bd80      	pop	{r7, pc}
 806b328:	20000020 	.word	0x20000020
 806b32c:	20000420 	.word	0x20000420

0806b330 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 806b330:	b580      	push	{r7, lr}
 806b332:	b084      	sub	sp, #16
 806b334:	af00      	add	r7, sp, #0
 806b336:	4603      	mov	r3, r0
 806b338:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 806b33a:	79fb      	ldrb	r3, [r7, #7]
 806b33c:	4a08      	ldr	r2, [pc, #32]	; (806b360 <disk_status+0x30>)
 806b33e:	009b      	lsls	r3, r3, #2
 806b340:	4413      	add	r3, r2
 806b342:	685b      	ldr	r3, [r3, #4]
 806b344:	685b      	ldr	r3, [r3, #4]
 806b346:	79fa      	ldrb	r2, [r7, #7]
 806b348:	4905      	ldr	r1, [pc, #20]	; (806b360 <disk_status+0x30>)
 806b34a:	440a      	add	r2, r1
 806b34c:	7a12      	ldrb	r2, [r2, #8]
 806b34e:	4610      	mov	r0, r2
 806b350:	4798      	blx	r3
 806b352:	4603      	mov	r3, r0
 806b354:	73fb      	strb	r3, [r7, #15]
  return stat;
 806b356:	7bfb      	ldrb	r3, [r7, #15]
}
 806b358:	4618      	mov	r0, r3
 806b35a:	3710      	adds	r7, #16
 806b35c:	46bd      	mov	sp, r7
 806b35e:	bd80      	pop	{r7, pc}
 806b360:	2000044c 	.word	0x2000044c

0806b364 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 806b364:	b580      	push	{r7, lr}
 806b366:	b084      	sub	sp, #16
 806b368:	af00      	add	r7, sp, #0
 806b36a:	4603      	mov	r3, r0
 806b36c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 806b36e:	2300      	movs	r3, #0
 806b370:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 806b372:	79fb      	ldrb	r3, [r7, #7]
 806b374:	4a0d      	ldr	r2, [pc, #52]	; (806b3ac <disk_initialize+0x48>)
 806b376:	5cd3      	ldrb	r3, [r2, r3]
 806b378:	2b00      	cmp	r3, #0
 806b37a:	d111      	bne.n	806b3a0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 806b37c:	79fb      	ldrb	r3, [r7, #7]
 806b37e:	4a0b      	ldr	r2, [pc, #44]	; (806b3ac <disk_initialize+0x48>)
 806b380:	2101      	movs	r1, #1
 806b382:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 806b384:	79fb      	ldrb	r3, [r7, #7]
 806b386:	4a09      	ldr	r2, [pc, #36]	; (806b3ac <disk_initialize+0x48>)
 806b388:	009b      	lsls	r3, r3, #2
 806b38a:	4413      	add	r3, r2
 806b38c:	685b      	ldr	r3, [r3, #4]
 806b38e:	681b      	ldr	r3, [r3, #0]
 806b390:	79fa      	ldrb	r2, [r7, #7]
 806b392:	4906      	ldr	r1, [pc, #24]	; (806b3ac <disk_initialize+0x48>)
 806b394:	440a      	add	r2, r1
 806b396:	7a12      	ldrb	r2, [r2, #8]
 806b398:	4610      	mov	r0, r2
 806b39a:	4798      	blx	r3
 806b39c:	4603      	mov	r3, r0
 806b39e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 806b3a0:	7bfb      	ldrb	r3, [r7, #15]
}
 806b3a2:	4618      	mov	r0, r3
 806b3a4:	3710      	adds	r7, #16
 806b3a6:	46bd      	mov	sp, r7
 806b3a8:	bd80      	pop	{r7, pc}
 806b3aa:	bf00      	nop
 806b3ac:	2000044c 	.word	0x2000044c

0806b3b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 806b3b0:	b590      	push	{r4, r7, lr}
 806b3b2:	b087      	sub	sp, #28
 806b3b4:	af00      	add	r7, sp, #0
 806b3b6:	60b9      	str	r1, [r7, #8]
 806b3b8:	607a      	str	r2, [r7, #4]
 806b3ba:	603b      	str	r3, [r7, #0]
 806b3bc:	4603      	mov	r3, r0
 806b3be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 806b3c0:	7bfb      	ldrb	r3, [r7, #15]
 806b3c2:	4a0a      	ldr	r2, [pc, #40]	; (806b3ec <disk_read+0x3c>)
 806b3c4:	009b      	lsls	r3, r3, #2
 806b3c6:	4413      	add	r3, r2
 806b3c8:	685b      	ldr	r3, [r3, #4]
 806b3ca:	689c      	ldr	r4, [r3, #8]
 806b3cc:	7bfb      	ldrb	r3, [r7, #15]
 806b3ce:	4a07      	ldr	r2, [pc, #28]	; (806b3ec <disk_read+0x3c>)
 806b3d0:	4413      	add	r3, r2
 806b3d2:	7a18      	ldrb	r0, [r3, #8]
 806b3d4:	683b      	ldr	r3, [r7, #0]
 806b3d6:	687a      	ldr	r2, [r7, #4]
 806b3d8:	68b9      	ldr	r1, [r7, #8]
 806b3da:	47a0      	blx	r4
 806b3dc:	4603      	mov	r3, r0
 806b3de:	75fb      	strb	r3, [r7, #23]
  return res;
 806b3e0:	7dfb      	ldrb	r3, [r7, #23]
}
 806b3e2:	4618      	mov	r0, r3
 806b3e4:	371c      	adds	r7, #28
 806b3e6:	46bd      	mov	sp, r7
 806b3e8:	bd90      	pop	{r4, r7, pc}
 806b3ea:	bf00      	nop
 806b3ec:	2000044c 	.word	0x2000044c

0806b3f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 806b3f0:	b590      	push	{r4, r7, lr}
 806b3f2:	b087      	sub	sp, #28
 806b3f4:	af00      	add	r7, sp, #0
 806b3f6:	60b9      	str	r1, [r7, #8]
 806b3f8:	607a      	str	r2, [r7, #4]
 806b3fa:	603b      	str	r3, [r7, #0]
 806b3fc:	4603      	mov	r3, r0
 806b3fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 806b400:	7bfb      	ldrb	r3, [r7, #15]
 806b402:	4a0a      	ldr	r2, [pc, #40]	; (806b42c <disk_write+0x3c>)
 806b404:	009b      	lsls	r3, r3, #2
 806b406:	4413      	add	r3, r2
 806b408:	685b      	ldr	r3, [r3, #4]
 806b40a:	68dc      	ldr	r4, [r3, #12]
 806b40c:	7bfb      	ldrb	r3, [r7, #15]
 806b40e:	4a07      	ldr	r2, [pc, #28]	; (806b42c <disk_write+0x3c>)
 806b410:	4413      	add	r3, r2
 806b412:	7a18      	ldrb	r0, [r3, #8]
 806b414:	683b      	ldr	r3, [r7, #0]
 806b416:	687a      	ldr	r2, [r7, #4]
 806b418:	68b9      	ldr	r1, [r7, #8]
 806b41a:	47a0      	blx	r4
 806b41c:	4603      	mov	r3, r0
 806b41e:	75fb      	strb	r3, [r7, #23]
  return res;
 806b420:	7dfb      	ldrb	r3, [r7, #23]
}
 806b422:	4618      	mov	r0, r3
 806b424:	371c      	adds	r7, #28
 806b426:	46bd      	mov	sp, r7
 806b428:	bd90      	pop	{r4, r7, pc}
 806b42a:	bf00      	nop
 806b42c:	2000044c 	.word	0x2000044c

0806b430 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 806b430:	b580      	push	{r7, lr}
 806b432:	b084      	sub	sp, #16
 806b434:	af00      	add	r7, sp, #0
 806b436:	4603      	mov	r3, r0
 806b438:	603a      	str	r2, [r7, #0]
 806b43a:	71fb      	strb	r3, [r7, #7]
 806b43c:	460b      	mov	r3, r1
 806b43e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 806b440:	79fb      	ldrb	r3, [r7, #7]
 806b442:	4a09      	ldr	r2, [pc, #36]	; (806b468 <disk_ioctl+0x38>)
 806b444:	009b      	lsls	r3, r3, #2
 806b446:	4413      	add	r3, r2
 806b448:	685b      	ldr	r3, [r3, #4]
 806b44a:	691b      	ldr	r3, [r3, #16]
 806b44c:	79fa      	ldrb	r2, [r7, #7]
 806b44e:	4906      	ldr	r1, [pc, #24]	; (806b468 <disk_ioctl+0x38>)
 806b450:	440a      	add	r2, r1
 806b452:	7a10      	ldrb	r0, [r2, #8]
 806b454:	79b9      	ldrb	r1, [r7, #6]
 806b456:	683a      	ldr	r2, [r7, #0]
 806b458:	4798      	blx	r3
 806b45a:	4603      	mov	r3, r0
 806b45c:	73fb      	strb	r3, [r7, #15]
  return res;
 806b45e:	7bfb      	ldrb	r3, [r7, #15]
}
 806b460:	4618      	mov	r0, r3
 806b462:	3710      	adds	r7, #16
 806b464:	46bd      	mov	sp, r7
 806b466:	bd80      	pop	{r7, pc}
 806b468:	2000044c 	.word	0x2000044c

0806b46c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 806b46c:	b480      	push	{r7}
 806b46e:	b085      	sub	sp, #20
 806b470:	af00      	add	r7, sp, #0
 806b472:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 806b474:	687b      	ldr	r3, [r7, #4]
 806b476:	3301      	adds	r3, #1
 806b478:	781b      	ldrb	r3, [r3, #0]
 806b47a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 806b47c:	89fb      	ldrh	r3, [r7, #14]
 806b47e:	021b      	lsls	r3, r3, #8
 806b480:	b21a      	sxth	r2, r3
 806b482:	687b      	ldr	r3, [r7, #4]
 806b484:	781b      	ldrb	r3, [r3, #0]
 806b486:	b21b      	sxth	r3, r3
 806b488:	4313      	orrs	r3, r2
 806b48a:	b21b      	sxth	r3, r3
 806b48c:	81fb      	strh	r3, [r7, #14]
	return rv;
 806b48e:	89fb      	ldrh	r3, [r7, #14]
}
 806b490:	4618      	mov	r0, r3
 806b492:	3714      	adds	r7, #20
 806b494:	46bd      	mov	sp, r7
 806b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b49a:	4770      	bx	lr

0806b49c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 806b49c:	b480      	push	{r7}
 806b49e:	b085      	sub	sp, #20
 806b4a0:	af00      	add	r7, sp, #0
 806b4a2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 806b4a4:	687b      	ldr	r3, [r7, #4]
 806b4a6:	3303      	adds	r3, #3
 806b4a8:	781b      	ldrb	r3, [r3, #0]
 806b4aa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 806b4ac:	68fb      	ldr	r3, [r7, #12]
 806b4ae:	021b      	lsls	r3, r3, #8
 806b4b0:	687a      	ldr	r2, [r7, #4]
 806b4b2:	3202      	adds	r2, #2
 806b4b4:	7812      	ldrb	r2, [r2, #0]
 806b4b6:	4313      	orrs	r3, r2
 806b4b8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 806b4ba:	68fb      	ldr	r3, [r7, #12]
 806b4bc:	021b      	lsls	r3, r3, #8
 806b4be:	687a      	ldr	r2, [r7, #4]
 806b4c0:	3201      	adds	r2, #1
 806b4c2:	7812      	ldrb	r2, [r2, #0]
 806b4c4:	4313      	orrs	r3, r2
 806b4c6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 806b4c8:	68fb      	ldr	r3, [r7, #12]
 806b4ca:	021b      	lsls	r3, r3, #8
 806b4cc:	687a      	ldr	r2, [r7, #4]
 806b4ce:	7812      	ldrb	r2, [r2, #0]
 806b4d0:	4313      	orrs	r3, r2
 806b4d2:	60fb      	str	r3, [r7, #12]
	return rv;
 806b4d4:	68fb      	ldr	r3, [r7, #12]
}
 806b4d6:	4618      	mov	r0, r3
 806b4d8:	3714      	adds	r7, #20
 806b4da:	46bd      	mov	sp, r7
 806b4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b4e0:	4770      	bx	lr

0806b4e2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 806b4e2:	b480      	push	{r7}
 806b4e4:	b083      	sub	sp, #12
 806b4e6:	af00      	add	r7, sp, #0
 806b4e8:	6078      	str	r0, [r7, #4]
 806b4ea:	460b      	mov	r3, r1
 806b4ec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 806b4ee:	687b      	ldr	r3, [r7, #4]
 806b4f0:	1c5a      	adds	r2, r3, #1
 806b4f2:	607a      	str	r2, [r7, #4]
 806b4f4:	887a      	ldrh	r2, [r7, #2]
 806b4f6:	b2d2      	uxtb	r2, r2
 806b4f8:	701a      	strb	r2, [r3, #0]
 806b4fa:	887b      	ldrh	r3, [r7, #2]
 806b4fc:	0a1b      	lsrs	r3, r3, #8
 806b4fe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 806b500:	687b      	ldr	r3, [r7, #4]
 806b502:	1c5a      	adds	r2, r3, #1
 806b504:	607a      	str	r2, [r7, #4]
 806b506:	887a      	ldrh	r2, [r7, #2]
 806b508:	b2d2      	uxtb	r2, r2
 806b50a:	701a      	strb	r2, [r3, #0]
}
 806b50c:	bf00      	nop
 806b50e:	370c      	adds	r7, #12
 806b510:	46bd      	mov	sp, r7
 806b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b516:	4770      	bx	lr

0806b518 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 806b518:	b480      	push	{r7}
 806b51a:	b083      	sub	sp, #12
 806b51c:	af00      	add	r7, sp, #0
 806b51e:	6078      	str	r0, [r7, #4]
 806b520:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 806b522:	687b      	ldr	r3, [r7, #4]
 806b524:	1c5a      	adds	r2, r3, #1
 806b526:	607a      	str	r2, [r7, #4]
 806b528:	683a      	ldr	r2, [r7, #0]
 806b52a:	b2d2      	uxtb	r2, r2
 806b52c:	701a      	strb	r2, [r3, #0]
 806b52e:	683b      	ldr	r3, [r7, #0]
 806b530:	0a1b      	lsrs	r3, r3, #8
 806b532:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 806b534:	687b      	ldr	r3, [r7, #4]
 806b536:	1c5a      	adds	r2, r3, #1
 806b538:	607a      	str	r2, [r7, #4]
 806b53a:	683a      	ldr	r2, [r7, #0]
 806b53c:	b2d2      	uxtb	r2, r2
 806b53e:	701a      	strb	r2, [r3, #0]
 806b540:	683b      	ldr	r3, [r7, #0]
 806b542:	0a1b      	lsrs	r3, r3, #8
 806b544:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 806b546:	687b      	ldr	r3, [r7, #4]
 806b548:	1c5a      	adds	r2, r3, #1
 806b54a:	607a      	str	r2, [r7, #4]
 806b54c:	683a      	ldr	r2, [r7, #0]
 806b54e:	b2d2      	uxtb	r2, r2
 806b550:	701a      	strb	r2, [r3, #0]
 806b552:	683b      	ldr	r3, [r7, #0]
 806b554:	0a1b      	lsrs	r3, r3, #8
 806b556:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 806b558:	687b      	ldr	r3, [r7, #4]
 806b55a:	1c5a      	adds	r2, r3, #1
 806b55c:	607a      	str	r2, [r7, #4]
 806b55e:	683a      	ldr	r2, [r7, #0]
 806b560:	b2d2      	uxtb	r2, r2
 806b562:	701a      	strb	r2, [r3, #0]
}
 806b564:	bf00      	nop
 806b566:	370c      	adds	r7, #12
 806b568:	46bd      	mov	sp, r7
 806b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b56e:	4770      	bx	lr

0806b570 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 806b570:	b480      	push	{r7}
 806b572:	b087      	sub	sp, #28
 806b574:	af00      	add	r7, sp, #0
 806b576:	60f8      	str	r0, [r7, #12]
 806b578:	60b9      	str	r1, [r7, #8]
 806b57a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 806b57c:	68fb      	ldr	r3, [r7, #12]
 806b57e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 806b580:	68bb      	ldr	r3, [r7, #8]
 806b582:	613b      	str	r3, [r7, #16]

	if (cnt) {
 806b584:	687b      	ldr	r3, [r7, #4]
 806b586:	2b00      	cmp	r3, #0
 806b588:	d00d      	beq.n	806b5a6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 806b58a:	693a      	ldr	r2, [r7, #16]
 806b58c:	1c53      	adds	r3, r2, #1
 806b58e:	613b      	str	r3, [r7, #16]
 806b590:	697b      	ldr	r3, [r7, #20]
 806b592:	1c59      	adds	r1, r3, #1
 806b594:	6179      	str	r1, [r7, #20]
 806b596:	7812      	ldrb	r2, [r2, #0]
 806b598:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 806b59a:	687b      	ldr	r3, [r7, #4]
 806b59c:	3b01      	subs	r3, #1
 806b59e:	607b      	str	r3, [r7, #4]
 806b5a0:	687b      	ldr	r3, [r7, #4]
 806b5a2:	2b00      	cmp	r3, #0
 806b5a4:	d1f1      	bne.n	806b58a <mem_cpy+0x1a>
	}
}
 806b5a6:	bf00      	nop
 806b5a8:	371c      	adds	r7, #28
 806b5aa:	46bd      	mov	sp, r7
 806b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b5b0:	4770      	bx	lr

0806b5b2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 806b5b2:	b480      	push	{r7}
 806b5b4:	b087      	sub	sp, #28
 806b5b6:	af00      	add	r7, sp, #0
 806b5b8:	60f8      	str	r0, [r7, #12]
 806b5ba:	60b9      	str	r1, [r7, #8]
 806b5bc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 806b5be:	68fb      	ldr	r3, [r7, #12]
 806b5c0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 806b5c2:	697b      	ldr	r3, [r7, #20]
 806b5c4:	1c5a      	adds	r2, r3, #1
 806b5c6:	617a      	str	r2, [r7, #20]
 806b5c8:	68ba      	ldr	r2, [r7, #8]
 806b5ca:	b2d2      	uxtb	r2, r2
 806b5cc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 806b5ce:	687b      	ldr	r3, [r7, #4]
 806b5d0:	3b01      	subs	r3, #1
 806b5d2:	607b      	str	r3, [r7, #4]
 806b5d4:	687b      	ldr	r3, [r7, #4]
 806b5d6:	2b00      	cmp	r3, #0
 806b5d8:	d1f3      	bne.n	806b5c2 <mem_set+0x10>
}
 806b5da:	bf00      	nop
 806b5dc:	bf00      	nop
 806b5de:	371c      	adds	r7, #28
 806b5e0:	46bd      	mov	sp, r7
 806b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b5e6:	4770      	bx	lr

0806b5e8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 806b5e8:	b480      	push	{r7}
 806b5ea:	b089      	sub	sp, #36	; 0x24
 806b5ec:	af00      	add	r7, sp, #0
 806b5ee:	60f8      	str	r0, [r7, #12]
 806b5f0:	60b9      	str	r1, [r7, #8]
 806b5f2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 806b5f4:	68fb      	ldr	r3, [r7, #12]
 806b5f6:	61fb      	str	r3, [r7, #28]
 806b5f8:	68bb      	ldr	r3, [r7, #8]
 806b5fa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 806b5fc:	2300      	movs	r3, #0
 806b5fe:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 806b600:	69fb      	ldr	r3, [r7, #28]
 806b602:	1c5a      	adds	r2, r3, #1
 806b604:	61fa      	str	r2, [r7, #28]
 806b606:	781b      	ldrb	r3, [r3, #0]
 806b608:	4619      	mov	r1, r3
 806b60a:	69bb      	ldr	r3, [r7, #24]
 806b60c:	1c5a      	adds	r2, r3, #1
 806b60e:	61ba      	str	r2, [r7, #24]
 806b610:	781b      	ldrb	r3, [r3, #0]
 806b612:	1acb      	subs	r3, r1, r3
 806b614:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 806b616:	687b      	ldr	r3, [r7, #4]
 806b618:	3b01      	subs	r3, #1
 806b61a:	607b      	str	r3, [r7, #4]
 806b61c:	687b      	ldr	r3, [r7, #4]
 806b61e:	2b00      	cmp	r3, #0
 806b620:	d002      	beq.n	806b628 <mem_cmp+0x40>
 806b622:	697b      	ldr	r3, [r7, #20]
 806b624:	2b00      	cmp	r3, #0
 806b626:	d0eb      	beq.n	806b600 <mem_cmp+0x18>

	return r;
 806b628:	697b      	ldr	r3, [r7, #20]
}
 806b62a:	4618      	mov	r0, r3
 806b62c:	3724      	adds	r7, #36	; 0x24
 806b62e:	46bd      	mov	sp, r7
 806b630:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b634:	4770      	bx	lr

0806b636 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 806b636:	b480      	push	{r7}
 806b638:	b083      	sub	sp, #12
 806b63a:	af00      	add	r7, sp, #0
 806b63c:	6078      	str	r0, [r7, #4]
 806b63e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 806b640:	e002      	b.n	806b648 <chk_chr+0x12>
 806b642:	687b      	ldr	r3, [r7, #4]
 806b644:	3301      	adds	r3, #1
 806b646:	607b      	str	r3, [r7, #4]
 806b648:	687b      	ldr	r3, [r7, #4]
 806b64a:	781b      	ldrb	r3, [r3, #0]
 806b64c:	2b00      	cmp	r3, #0
 806b64e:	d005      	beq.n	806b65c <chk_chr+0x26>
 806b650:	687b      	ldr	r3, [r7, #4]
 806b652:	781b      	ldrb	r3, [r3, #0]
 806b654:	461a      	mov	r2, r3
 806b656:	683b      	ldr	r3, [r7, #0]
 806b658:	4293      	cmp	r3, r2
 806b65a:	d1f2      	bne.n	806b642 <chk_chr+0xc>
	return *str;
 806b65c:	687b      	ldr	r3, [r7, #4]
 806b65e:	781b      	ldrb	r3, [r3, #0]
}
 806b660:	4618      	mov	r0, r3
 806b662:	370c      	adds	r7, #12
 806b664:	46bd      	mov	sp, r7
 806b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b66a:	4770      	bx	lr

0806b66c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 806b66c:	b580      	push	{r7, lr}
 806b66e:	b082      	sub	sp, #8
 806b670:	af00      	add	r7, sp, #0
 806b672:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 806b674:	687b      	ldr	r3, [r7, #4]
 806b676:	2b00      	cmp	r3, #0
 806b678:	d009      	beq.n	806b68e <lock_fs+0x22>
 806b67a:	687b      	ldr	r3, [r7, #4]
 806b67c:	68db      	ldr	r3, [r3, #12]
 806b67e:	4618      	mov	r0, r3
 806b680:	f002 fbbe 	bl	806de00 <ff_req_grant>
 806b684:	4603      	mov	r3, r0
 806b686:	2b00      	cmp	r3, #0
 806b688:	d001      	beq.n	806b68e <lock_fs+0x22>
 806b68a:	2301      	movs	r3, #1
 806b68c:	e000      	b.n	806b690 <lock_fs+0x24>
 806b68e:	2300      	movs	r3, #0
}
 806b690:	4618      	mov	r0, r3
 806b692:	3708      	adds	r7, #8
 806b694:	46bd      	mov	sp, r7
 806b696:	bd80      	pop	{r7, pc}

0806b698 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 806b698:	b580      	push	{r7, lr}
 806b69a:	b082      	sub	sp, #8
 806b69c:	af00      	add	r7, sp, #0
 806b69e:	6078      	str	r0, [r7, #4]
 806b6a0:	460b      	mov	r3, r1
 806b6a2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 806b6a4:	687b      	ldr	r3, [r7, #4]
 806b6a6:	2b00      	cmp	r3, #0
 806b6a8:	d00d      	beq.n	806b6c6 <unlock_fs+0x2e>
 806b6aa:	78fb      	ldrb	r3, [r7, #3]
 806b6ac:	2b0c      	cmp	r3, #12
 806b6ae:	d00a      	beq.n	806b6c6 <unlock_fs+0x2e>
 806b6b0:	78fb      	ldrb	r3, [r7, #3]
 806b6b2:	2b0b      	cmp	r3, #11
 806b6b4:	d007      	beq.n	806b6c6 <unlock_fs+0x2e>
 806b6b6:	78fb      	ldrb	r3, [r7, #3]
 806b6b8:	2b0f      	cmp	r3, #15
 806b6ba:	d004      	beq.n	806b6c6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 806b6bc:	687b      	ldr	r3, [r7, #4]
 806b6be:	68db      	ldr	r3, [r3, #12]
 806b6c0:	4618      	mov	r0, r3
 806b6c2:	f002 fbb2 	bl	806de2a <ff_rel_grant>
	}
}
 806b6c6:	bf00      	nop
 806b6c8:	3708      	adds	r7, #8
 806b6ca:	46bd      	mov	sp, r7
 806b6cc:	bd80      	pop	{r7, pc}
	...

0806b6d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 806b6d0:	b480      	push	{r7}
 806b6d2:	b085      	sub	sp, #20
 806b6d4:	af00      	add	r7, sp, #0
 806b6d6:	6078      	str	r0, [r7, #4]
 806b6d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 806b6da:	2300      	movs	r3, #0
 806b6dc:	60bb      	str	r3, [r7, #8]
 806b6de:	68bb      	ldr	r3, [r7, #8]
 806b6e0:	60fb      	str	r3, [r7, #12]
 806b6e2:	e029      	b.n	806b738 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 806b6e4:	4a27      	ldr	r2, [pc, #156]	; (806b784 <chk_lock+0xb4>)
 806b6e6:	68fb      	ldr	r3, [r7, #12]
 806b6e8:	011b      	lsls	r3, r3, #4
 806b6ea:	4413      	add	r3, r2
 806b6ec:	681b      	ldr	r3, [r3, #0]
 806b6ee:	2b00      	cmp	r3, #0
 806b6f0:	d01d      	beq.n	806b72e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 806b6f2:	4a24      	ldr	r2, [pc, #144]	; (806b784 <chk_lock+0xb4>)
 806b6f4:	68fb      	ldr	r3, [r7, #12]
 806b6f6:	011b      	lsls	r3, r3, #4
 806b6f8:	4413      	add	r3, r2
 806b6fa:	681a      	ldr	r2, [r3, #0]
 806b6fc:	687b      	ldr	r3, [r7, #4]
 806b6fe:	681b      	ldr	r3, [r3, #0]
 806b700:	429a      	cmp	r2, r3
 806b702:	d116      	bne.n	806b732 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 806b704:	4a1f      	ldr	r2, [pc, #124]	; (806b784 <chk_lock+0xb4>)
 806b706:	68fb      	ldr	r3, [r7, #12]
 806b708:	011b      	lsls	r3, r3, #4
 806b70a:	4413      	add	r3, r2
 806b70c:	3304      	adds	r3, #4
 806b70e:	681a      	ldr	r2, [r3, #0]
 806b710:	687b      	ldr	r3, [r7, #4]
 806b712:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 806b714:	429a      	cmp	r2, r3
 806b716:	d10c      	bne.n	806b732 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 806b718:	4a1a      	ldr	r2, [pc, #104]	; (806b784 <chk_lock+0xb4>)
 806b71a:	68fb      	ldr	r3, [r7, #12]
 806b71c:	011b      	lsls	r3, r3, #4
 806b71e:	4413      	add	r3, r2
 806b720:	3308      	adds	r3, #8
 806b722:	681a      	ldr	r2, [r3, #0]
 806b724:	687b      	ldr	r3, [r7, #4]
 806b726:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 806b728:	429a      	cmp	r2, r3
 806b72a:	d102      	bne.n	806b732 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 806b72c:	e007      	b.n	806b73e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 806b72e:	2301      	movs	r3, #1
 806b730:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 806b732:	68fb      	ldr	r3, [r7, #12]
 806b734:	3301      	adds	r3, #1
 806b736:	60fb      	str	r3, [r7, #12]
 806b738:	68fb      	ldr	r3, [r7, #12]
 806b73a:	2b01      	cmp	r3, #1
 806b73c:	d9d2      	bls.n	806b6e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 806b73e:	68fb      	ldr	r3, [r7, #12]
 806b740:	2b02      	cmp	r3, #2
 806b742:	d109      	bne.n	806b758 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 806b744:	68bb      	ldr	r3, [r7, #8]
 806b746:	2b00      	cmp	r3, #0
 806b748:	d102      	bne.n	806b750 <chk_lock+0x80>
 806b74a:	683b      	ldr	r3, [r7, #0]
 806b74c:	2b02      	cmp	r3, #2
 806b74e:	d101      	bne.n	806b754 <chk_lock+0x84>
 806b750:	2300      	movs	r3, #0
 806b752:	e010      	b.n	806b776 <chk_lock+0xa6>
 806b754:	2312      	movs	r3, #18
 806b756:	e00e      	b.n	806b776 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 806b758:	683b      	ldr	r3, [r7, #0]
 806b75a:	2b00      	cmp	r3, #0
 806b75c:	d108      	bne.n	806b770 <chk_lock+0xa0>
 806b75e:	4a09      	ldr	r2, [pc, #36]	; (806b784 <chk_lock+0xb4>)
 806b760:	68fb      	ldr	r3, [r7, #12]
 806b762:	011b      	lsls	r3, r3, #4
 806b764:	4413      	add	r3, r2
 806b766:	330c      	adds	r3, #12
 806b768:	881b      	ldrh	r3, [r3, #0]
 806b76a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 806b76e:	d101      	bne.n	806b774 <chk_lock+0xa4>
 806b770:	2310      	movs	r3, #16
 806b772:	e000      	b.n	806b776 <chk_lock+0xa6>
 806b774:	2300      	movs	r3, #0
}
 806b776:	4618      	mov	r0, r3
 806b778:	3714      	adds	r7, #20
 806b77a:	46bd      	mov	sp, r7
 806b77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b780:	4770      	bx	lr
 806b782:	bf00      	nop
 806b784:	2000042c 	.word	0x2000042c

0806b788 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 806b788:	b480      	push	{r7}
 806b78a:	b083      	sub	sp, #12
 806b78c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 806b78e:	2300      	movs	r3, #0
 806b790:	607b      	str	r3, [r7, #4]
 806b792:	e002      	b.n	806b79a <enq_lock+0x12>
 806b794:	687b      	ldr	r3, [r7, #4]
 806b796:	3301      	adds	r3, #1
 806b798:	607b      	str	r3, [r7, #4]
 806b79a:	687b      	ldr	r3, [r7, #4]
 806b79c:	2b01      	cmp	r3, #1
 806b79e:	d806      	bhi.n	806b7ae <enq_lock+0x26>
 806b7a0:	4a09      	ldr	r2, [pc, #36]	; (806b7c8 <enq_lock+0x40>)
 806b7a2:	687b      	ldr	r3, [r7, #4]
 806b7a4:	011b      	lsls	r3, r3, #4
 806b7a6:	4413      	add	r3, r2
 806b7a8:	681b      	ldr	r3, [r3, #0]
 806b7aa:	2b00      	cmp	r3, #0
 806b7ac:	d1f2      	bne.n	806b794 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 806b7ae:	687b      	ldr	r3, [r7, #4]
 806b7b0:	2b02      	cmp	r3, #2
 806b7b2:	bf14      	ite	ne
 806b7b4:	2301      	movne	r3, #1
 806b7b6:	2300      	moveq	r3, #0
 806b7b8:	b2db      	uxtb	r3, r3
}
 806b7ba:	4618      	mov	r0, r3
 806b7bc:	370c      	adds	r7, #12
 806b7be:	46bd      	mov	sp, r7
 806b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b7c4:	4770      	bx	lr
 806b7c6:	bf00      	nop
 806b7c8:	2000042c 	.word	0x2000042c

0806b7cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 806b7cc:	b480      	push	{r7}
 806b7ce:	b085      	sub	sp, #20
 806b7d0:	af00      	add	r7, sp, #0
 806b7d2:	6078      	str	r0, [r7, #4]
 806b7d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 806b7d6:	2300      	movs	r3, #0
 806b7d8:	60fb      	str	r3, [r7, #12]
 806b7da:	e01f      	b.n	806b81c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 806b7dc:	4a41      	ldr	r2, [pc, #260]	; (806b8e4 <inc_lock+0x118>)
 806b7de:	68fb      	ldr	r3, [r7, #12]
 806b7e0:	011b      	lsls	r3, r3, #4
 806b7e2:	4413      	add	r3, r2
 806b7e4:	681a      	ldr	r2, [r3, #0]
 806b7e6:	687b      	ldr	r3, [r7, #4]
 806b7e8:	681b      	ldr	r3, [r3, #0]
 806b7ea:	429a      	cmp	r2, r3
 806b7ec:	d113      	bne.n	806b816 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 806b7ee:	4a3d      	ldr	r2, [pc, #244]	; (806b8e4 <inc_lock+0x118>)
 806b7f0:	68fb      	ldr	r3, [r7, #12]
 806b7f2:	011b      	lsls	r3, r3, #4
 806b7f4:	4413      	add	r3, r2
 806b7f6:	3304      	adds	r3, #4
 806b7f8:	681a      	ldr	r2, [r3, #0]
 806b7fa:	687b      	ldr	r3, [r7, #4]
 806b7fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 806b7fe:	429a      	cmp	r2, r3
 806b800:	d109      	bne.n	806b816 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 806b802:	4a38      	ldr	r2, [pc, #224]	; (806b8e4 <inc_lock+0x118>)
 806b804:	68fb      	ldr	r3, [r7, #12]
 806b806:	011b      	lsls	r3, r3, #4
 806b808:	4413      	add	r3, r2
 806b80a:	3308      	adds	r3, #8
 806b80c:	681a      	ldr	r2, [r3, #0]
 806b80e:	687b      	ldr	r3, [r7, #4]
 806b810:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 806b812:	429a      	cmp	r2, r3
 806b814:	d006      	beq.n	806b824 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 806b816:	68fb      	ldr	r3, [r7, #12]
 806b818:	3301      	adds	r3, #1
 806b81a:	60fb      	str	r3, [r7, #12]
 806b81c:	68fb      	ldr	r3, [r7, #12]
 806b81e:	2b01      	cmp	r3, #1
 806b820:	d9dc      	bls.n	806b7dc <inc_lock+0x10>
 806b822:	e000      	b.n	806b826 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 806b824:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 806b826:	68fb      	ldr	r3, [r7, #12]
 806b828:	2b02      	cmp	r3, #2
 806b82a:	d132      	bne.n	806b892 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 806b82c:	2300      	movs	r3, #0
 806b82e:	60fb      	str	r3, [r7, #12]
 806b830:	e002      	b.n	806b838 <inc_lock+0x6c>
 806b832:	68fb      	ldr	r3, [r7, #12]
 806b834:	3301      	adds	r3, #1
 806b836:	60fb      	str	r3, [r7, #12]
 806b838:	68fb      	ldr	r3, [r7, #12]
 806b83a:	2b01      	cmp	r3, #1
 806b83c:	d806      	bhi.n	806b84c <inc_lock+0x80>
 806b83e:	4a29      	ldr	r2, [pc, #164]	; (806b8e4 <inc_lock+0x118>)
 806b840:	68fb      	ldr	r3, [r7, #12]
 806b842:	011b      	lsls	r3, r3, #4
 806b844:	4413      	add	r3, r2
 806b846:	681b      	ldr	r3, [r3, #0]
 806b848:	2b00      	cmp	r3, #0
 806b84a:	d1f2      	bne.n	806b832 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 806b84c:	68fb      	ldr	r3, [r7, #12]
 806b84e:	2b02      	cmp	r3, #2
 806b850:	d101      	bne.n	806b856 <inc_lock+0x8a>
 806b852:	2300      	movs	r3, #0
 806b854:	e040      	b.n	806b8d8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 806b856:	687b      	ldr	r3, [r7, #4]
 806b858:	681a      	ldr	r2, [r3, #0]
 806b85a:	4922      	ldr	r1, [pc, #136]	; (806b8e4 <inc_lock+0x118>)
 806b85c:	68fb      	ldr	r3, [r7, #12]
 806b85e:	011b      	lsls	r3, r3, #4
 806b860:	440b      	add	r3, r1
 806b862:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 806b864:	687b      	ldr	r3, [r7, #4]
 806b866:	689a      	ldr	r2, [r3, #8]
 806b868:	491e      	ldr	r1, [pc, #120]	; (806b8e4 <inc_lock+0x118>)
 806b86a:	68fb      	ldr	r3, [r7, #12]
 806b86c:	011b      	lsls	r3, r3, #4
 806b86e:	440b      	add	r3, r1
 806b870:	3304      	adds	r3, #4
 806b872:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 806b874:	687b      	ldr	r3, [r7, #4]
 806b876:	695a      	ldr	r2, [r3, #20]
 806b878:	491a      	ldr	r1, [pc, #104]	; (806b8e4 <inc_lock+0x118>)
 806b87a:	68fb      	ldr	r3, [r7, #12]
 806b87c:	011b      	lsls	r3, r3, #4
 806b87e:	440b      	add	r3, r1
 806b880:	3308      	adds	r3, #8
 806b882:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 806b884:	4a17      	ldr	r2, [pc, #92]	; (806b8e4 <inc_lock+0x118>)
 806b886:	68fb      	ldr	r3, [r7, #12]
 806b888:	011b      	lsls	r3, r3, #4
 806b88a:	4413      	add	r3, r2
 806b88c:	330c      	adds	r3, #12
 806b88e:	2200      	movs	r2, #0
 806b890:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 806b892:	683b      	ldr	r3, [r7, #0]
 806b894:	2b00      	cmp	r3, #0
 806b896:	d009      	beq.n	806b8ac <inc_lock+0xe0>
 806b898:	4a12      	ldr	r2, [pc, #72]	; (806b8e4 <inc_lock+0x118>)
 806b89a:	68fb      	ldr	r3, [r7, #12]
 806b89c:	011b      	lsls	r3, r3, #4
 806b89e:	4413      	add	r3, r2
 806b8a0:	330c      	adds	r3, #12
 806b8a2:	881b      	ldrh	r3, [r3, #0]
 806b8a4:	2b00      	cmp	r3, #0
 806b8a6:	d001      	beq.n	806b8ac <inc_lock+0xe0>
 806b8a8:	2300      	movs	r3, #0
 806b8aa:	e015      	b.n	806b8d8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 806b8ac:	683b      	ldr	r3, [r7, #0]
 806b8ae:	2b00      	cmp	r3, #0
 806b8b0:	d108      	bne.n	806b8c4 <inc_lock+0xf8>
 806b8b2:	4a0c      	ldr	r2, [pc, #48]	; (806b8e4 <inc_lock+0x118>)
 806b8b4:	68fb      	ldr	r3, [r7, #12]
 806b8b6:	011b      	lsls	r3, r3, #4
 806b8b8:	4413      	add	r3, r2
 806b8ba:	330c      	adds	r3, #12
 806b8bc:	881b      	ldrh	r3, [r3, #0]
 806b8be:	3301      	adds	r3, #1
 806b8c0:	b29a      	uxth	r2, r3
 806b8c2:	e001      	b.n	806b8c8 <inc_lock+0xfc>
 806b8c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 806b8c8:	4906      	ldr	r1, [pc, #24]	; (806b8e4 <inc_lock+0x118>)
 806b8ca:	68fb      	ldr	r3, [r7, #12]
 806b8cc:	011b      	lsls	r3, r3, #4
 806b8ce:	440b      	add	r3, r1
 806b8d0:	330c      	adds	r3, #12
 806b8d2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 806b8d4:	68fb      	ldr	r3, [r7, #12]
 806b8d6:	3301      	adds	r3, #1
}
 806b8d8:	4618      	mov	r0, r3
 806b8da:	3714      	adds	r7, #20
 806b8dc:	46bd      	mov	sp, r7
 806b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b8e2:	4770      	bx	lr
 806b8e4:	2000042c 	.word	0x2000042c

0806b8e8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 806b8e8:	b480      	push	{r7}
 806b8ea:	b085      	sub	sp, #20
 806b8ec:	af00      	add	r7, sp, #0
 806b8ee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 806b8f0:	687b      	ldr	r3, [r7, #4]
 806b8f2:	3b01      	subs	r3, #1
 806b8f4:	607b      	str	r3, [r7, #4]
 806b8f6:	687b      	ldr	r3, [r7, #4]
 806b8f8:	2b01      	cmp	r3, #1
 806b8fa:	d825      	bhi.n	806b948 <dec_lock+0x60>
		n = Files[i].ctr;
 806b8fc:	4a17      	ldr	r2, [pc, #92]	; (806b95c <dec_lock+0x74>)
 806b8fe:	687b      	ldr	r3, [r7, #4]
 806b900:	011b      	lsls	r3, r3, #4
 806b902:	4413      	add	r3, r2
 806b904:	330c      	adds	r3, #12
 806b906:	881b      	ldrh	r3, [r3, #0]
 806b908:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 806b90a:	89fb      	ldrh	r3, [r7, #14]
 806b90c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 806b910:	d101      	bne.n	806b916 <dec_lock+0x2e>
 806b912:	2300      	movs	r3, #0
 806b914:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 806b916:	89fb      	ldrh	r3, [r7, #14]
 806b918:	2b00      	cmp	r3, #0
 806b91a:	d002      	beq.n	806b922 <dec_lock+0x3a>
 806b91c:	89fb      	ldrh	r3, [r7, #14]
 806b91e:	3b01      	subs	r3, #1
 806b920:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 806b922:	4a0e      	ldr	r2, [pc, #56]	; (806b95c <dec_lock+0x74>)
 806b924:	687b      	ldr	r3, [r7, #4]
 806b926:	011b      	lsls	r3, r3, #4
 806b928:	4413      	add	r3, r2
 806b92a:	330c      	adds	r3, #12
 806b92c:	89fa      	ldrh	r2, [r7, #14]
 806b92e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 806b930:	89fb      	ldrh	r3, [r7, #14]
 806b932:	2b00      	cmp	r3, #0
 806b934:	d105      	bne.n	806b942 <dec_lock+0x5a>
 806b936:	4a09      	ldr	r2, [pc, #36]	; (806b95c <dec_lock+0x74>)
 806b938:	687b      	ldr	r3, [r7, #4]
 806b93a:	011b      	lsls	r3, r3, #4
 806b93c:	4413      	add	r3, r2
 806b93e:	2200      	movs	r2, #0
 806b940:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 806b942:	2300      	movs	r3, #0
 806b944:	737b      	strb	r3, [r7, #13]
 806b946:	e001      	b.n	806b94c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 806b948:	2302      	movs	r3, #2
 806b94a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 806b94c:	7b7b      	ldrb	r3, [r7, #13]
}
 806b94e:	4618      	mov	r0, r3
 806b950:	3714      	adds	r7, #20
 806b952:	46bd      	mov	sp, r7
 806b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b958:	4770      	bx	lr
 806b95a:	bf00      	nop
 806b95c:	2000042c 	.word	0x2000042c

0806b960 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 806b960:	b480      	push	{r7}
 806b962:	b085      	sub	sp, #20
 806b964:	af00      	add	r7, sp, #0
 806b966:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 806b968:	2300      	movs	r3, #0
 806b96a:	60fb      	str	r3, [r7, #12]
 806b96c:	e010      	b.n	806b990 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 806b96e:	4a0d      	ldr	r2, [pc, #52]	; (806b9a4 <clear_lock+0x44>)
 806b970:	68fb      	ldr	r3, [r7, #12]
 806b972:	011b      	lsls	r3, r3, #4
 806b974:	4413      	add	r3, r2
 806b976:	681b      	ldr	r3, [r3, #0]
 806b978:	687a      	ldr	r2, [r7, #4]
 806b97a:	429a      	cmp	r2, r3
 806b97c:	d105      	bne.n	806b98a <clear_lock+0x2a>
 806b97e:	4a09      	ldr	r2, [pc, #36]	; (806b9a4 <clear_lock+0x44>)
 806b980:	68fb      	ldr	r3, [r7, #12]
 806b982:	011b      	lsls	r3, r3, #4
 806b984:	4413      	add	r3, r2
 806b986:	2200      	movs	r2, #0
 806b988:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 806b98a:	68fb      	ldr	r3, [r7, #12]
 806b98c:	3301      	adds	r3, #1
 806b98e:	60fb      	str	r3, [r7, #12]
 806b990:	68fb      	ldr	r3, [r7, #12]
 806b992:	2b01      	cmp	r3, #1
 806b994:	d9eb      	bls.n	806b96e <clear_lock+0xe>
	}
}
 806b996:	bf00      	nop
 806b998:	bf00      	nop
 806b99a:	3714      	adds	r7, #20
 806b99c:	46bd      	mov	sp, r7
 806b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 806b9a2:	4770      	bx	lr
 806b9a4:	2000042c 	.word	0x2000042c

0806b9a8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 806b9a8:	b580      	push	{r7, lr}
 806b9aa:	b086      	sub	sp, #24
 806b9ac:	af00      	add	r7, sp, #0
 806b9ae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 806b9b0:	2300      	movs	r3, #0
 806b9b2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 806b9b4:	687b      	ldr	r3, [r7, #4]
 806b9b6:	78db      	ldrb	r3, [r3, #3]
 806b9b8:	2b00      	cmp	r3, #0
 806b9ba:	d034      	beq.n	806ba26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 806b9bc:	687b      	ldr	r3, [r7, #4]
 806b9be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806b9c0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 806b9c2:	687b      	ldr	r3, [r7, #4]
 806b9c4:	7858      	ldrb	r0, [r3, #1]
 806b9c6:	687b      	ldr	r3, [r7, #4]
 806b9c8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 806b9cc:	2301      	movs	r3, #1
 806b9ce:	697a      	ldr	r2, [r7, #20]
 806b9d0:	f7ff fd0e 	bl	806b3f0 <disk_write>
 806b9d4:	4603      	mov	r3, r0
 806b9d6:	2b00      	cmp	r3, #0
 806b9d8:	d002      	beq.n	806b9e0 <sync_window+0x38>
			res = FR_DISK_ERR;
 806b9da:	2301      	movs	r3, #1
 806b9dc:	73fb      	strb	r3, [r7, #15]
 806b9de:	e022      	b.n	806ba26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 806b9e0:	687b      	ldr	r3, [r7, #4]
 806b9e2:	2200      	movs	r2, #0
 806b9e4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 806b9e6:	687b      	ldr	r3, [r7, #4]
 806b9e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806b9ea:	697a      	ldr	r2, [r7, #20]
 806b9ec:	1ad2      	subs	r2, r2, r3
 806b9ee:	687b      	ldr	r3, [r7, #4]
 806b9f0:	69db      	ldr	r3, [r3, #28]
 806b9f2:	429a      	cmp	r2, r3
 806b9f4:	d217      	bcs.n	806ba26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 806b9f6:	687b      	ldr	r3, [r7, #4]
 806b9f8:	789b      	ldrb	r3, [r3, #2]
 806b9fa:	613b      	str	r3, [r7, #16]
 806b9fc:	e010      	b.n	806ba20 <sync_window+0x78>
					wsect += fs->fsize;
 806b9fe:	687b      	ldr	r3, [r7, #4]
 806ba00:	69db      	ldr	r3, [r3, #28]
 806ba02:	697a      	ldr	r2, [r7, #20]
 806ba04:	4413      	add	r3, r2
 806ba06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 806ba08:	687b      	ldr	r3, [r7, #4]
 806ba0a:	7858      	ldrb	r0, [r3, #1]
 806ba0c:	687b      	ldr	r3, [r7, #4]
 806ba0e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 806ba12:	2301      	movs	r3, #1
 806ba14:	697a      	ldr	r2, [r7, #20]
 806ba16:	f7ff fceb 	bl	806b3f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 806ba1a:	693b      	ldr	r3, [r7, #16]
 806ba1c:	3b01      	subs	r3, #1
 806ba1e:	613b      	str	r3, [r7, #16]
 806ba20:	693b      	ldr	r3, [r7, #16]
 806ba22:	2b01      	cmp	r3, #1
 806ba24:	d8eb      	bhi.n	806b9fe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 806ba26:	7bfb      	ldrb	r3, [r7, #15]
}
 806ba28:	4618      	mov	r0, r3
 806ba2a:	3718      	adds	r7, #24
 806ba2c:	46bd      	mov	sp, r7
 806ba2e:	bd80      	pop	{r7, pc}

0806ba30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 806ba30:	b580      	push	{r7, lr}
 806ba32:	b084      	sub	sp, #16
 806ba34:	af00      	add	r7, sp, #0
 806ba36:	6078      	str	r0, [r7, #4]
 806ba38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 806ba3a:	2300      	movs	r3, #0
 806ba3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 806ba3e:	687b      	ldr	r3, [r7, #4]
 806ba40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806ba42:	683a      	ldr	r2, [r7, #0]
 806ba44:	429a      	cmp	r2, r3
 806ba46:	d01b      	beq.n	806ba80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 806ba48:	6878      	ldr	r0, [r7, #4]
 806ba4a:	f7ff ffad 	bl	806b9a8 <sync_window>
 806ba4e:	4603      	mov	r3, r0
 806ba50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 806ba52:	7bfb      	ldrb	r3, [r7, #15]
 806ba54:	2b00      	cmp	r3, #0
 806ba56:	d113      	bne.n	806ba80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 806ba58:	687b      	ldr	r3, [r7, #4]
 806ba5a:	7858      	ldrb	r0, [r3, #1]
 806ba5c:	687b      	ldr	r3, [r7, #4]
 806ba5e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 806ba62:	2301      	movs	r3, #1
 806ba64:	683a      	ldr	r2, [r7, #0]
 806ba66:	f7ff fca3 	bl	806b3b0 <disk_read>
 806ba6a:	4603      	mov	r3, r0
 806ba6c:	2b00      	cmp	r3, #0
 806ba6e:	d004      	beq.n	806ba7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 806ba70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806ba74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 806ba76:	2301      	movs	r3, #1
 806ba78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 806ba7a:	687b      	ldr	r3, [r7, #4]
 806ba7c:	683a      	ldr	r2, [r7, #0]
 806ba7e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 806ba80:	7bfb      	ldrb	r3, [r7, #15]
}
 806ba82:	4618      	mov	r0, r3
 806ba84:	3710      	adds	r7, #16
 806ba86:	46bd      	mov	sp, r7
 806ba88:	bd80      	pop	{r7, pc}
	...

0806ba8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 806ba8c:	b580      	push	{r7, lr}
 806ba8e:	b084      	sub	sp, #16
 806ba90:	af00      	add	r7, sp, #0
 806ba92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 806ba94:	6878      	ldr	r0, [r7, #4]
 806ba96:	f7ff ff87 	bl	806b9a8 <sync_window>
 806ba9a:	4603      	mov	r3, r0
 806ba9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 806ba9e:	7bfb      	ldrb	r3, [r7, #15]
 806baa0:	2b00      	cmp	r3, #0
 806baa2:	d158      	bne.n	806bb56 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 806baa4:	687b      	ldr	r3, [r7, #4]
 806baa6:	781b      	ldrb	r3, [r3, #0]
 806baa8:	2b03      	cmp	r3, #3
 806baaa:	d148      	bne.n	806bb3e <sync_fs+0xb2>
 806baac:	687b      	ldr	r3, [r7, #4]
 806baae:	791b      	ldrb	r3, [r3, #4]
 806bab0:	2b01      	cmp	r3, #1
 806bab2:	d144      	bne.n	806bb3e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 806bab4:	687b      	ldr	r3, [r7, #4]
 806bab6:	3334      	adds	r3, #52	; 0x34
 806bab8:	f44f 7200 	mov.w	r2, #512	; 0x200
 806babc:	2100      	movs	r1, #0
 806babe:	4618      	mov	r0, r3
 806bac0:	f7ff fd77 	bl	806b5b2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 806bac4:	687b      	ldr	r3, [r7, #4]
 806bac6:	3334      	adds	r3, #52	; 0x34
 806bac8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 806bacc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 806bad0:	4618      	mov	r0, r3
 806bad2:	f7ff fd06 	bl	806b4e2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 806bad6:	687b      	ldr	r3, [r7, #4]
 806bad8:	3334      	adds	r3, #52	; 0x34
 806bada:	4921      	ldr	r1, [pc, #132]	; (806bb60 <sync_fs+0xd4>)
 806badc:	4618      	mov	r0, r3
 806bade:	f7ff fd1b 	bl	806b518 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 806bae2:	687b      	ldr	r3, [r7, #4]
 806bae4:	3334      	adds	r3, #52	; 0x34
 806bae6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 806baea:	491e      	ldr	r1, [pc, #120]	; (806bb64 <sync_fs+0xd8>)
 806baec:	4618      	mov	r0, r3
 806baee:	f7ff fd13 	bl	806b518 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 806baf2:	687b      	ldr	r3, [r7, #4]
 806baf4:	3334      	adds	r3, #52	; 0x34
 806baf6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 806bafa:	687b      	ldr	r3, [r7, #4]
 806bafc:	695b      	ldr	r3, [r3, #20]
 806bafe:	4619      	mov	r1, r3
 806bb00:	4610      	mov	r0, r2
 806bb02:	f7ff fd09 	bl	806b518 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 806bb06:	687b      	ldr	r3, [r7, #4]
 806bb08:	3334      	adds	r3, #52	; 0x34
 806bb0a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 806bb0e:	687b      	ldr	r3, [r7, #4]
 806bb10:	691b      	ldr	r3, [r3, #16]
 806bb12:	4619      	mov	r1, r3
 806bb14:	4610      	mov	r0, r2
 806bb16:	f7ff fcff 	bl	806b518 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 806bb1a:	687b      	ldr	r3, [r7, #4]
 806bb1c:	6a1b      	ldr	r3, [r3, #32]
 806bb1e:	1c5a      	adds	r2, r3, #1
 806bb20:	687b      	ldr	r3, [r7, #4]
 806bb22:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 806bb24:	687b      	ldr	r3, [r7, #4]
 806bb26:	7858      	ldrb	r0, [r3, #1]
 806bb28:	687b      	ldr	r3, [r7, #4]
 806bb2a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 806bb2e:	687b      	ldr	r3, [r7, #4]
 806bb30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 806bb32:	2301      	movs	r3, #1
 806bb34:	f7ff fc5c 	bl	806b3f0 <disk_write>
			fs->fsi_flag = 0;
 806bb38:	687b      	ldr	r3, [r7, #4]
 806bb3a:	2200      	movs	r2, #0
 806bb3c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 806bb3e:	687b      	ldr	r3, [r7, #4]
 806bb40:	785b      	ldrb	r3, [r3, #1]
 806bb42:	2200      	movs	r2, #0
 806bb44:	2100      	movs	r1, #0
 806bb46:	4618      	mov	r0, r3
 806bb48:	f7ff fc72 	bl	806b430 <disk_ioctl>
 806bb4c:	4603      	mov	r3, r0
 806bb4e:	2b00      	cmp	r3, #0
 806bb50:	d001      	beq.n	806bb56 <sync_fs+0xca>
 806bb52:	2301      	movs	r3, #1
 806bb54:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 806bb56:	7bfb      	ldrb	r3, [r7, #15]
}
 806bb58:	4618      	mov	r0, r3
 806bb5a:	3710      	adds	r7, #16
 806bb5c:	46bd      	mov	sp, r7
 806bb5e:	bd80      	pop	{r7, pc}
 806bb60:	41615252 	.word	0x41615252
 806bb64:	61417272 	.word	0x61417272

0806bb68 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 806bb68:	b480      	push	{r7}
 806bb6a:	b083      	sub	sp, #12
 806bb6c:	af00      	add	r7, sp, #0
 806bb6e:	6078      	str	r0, [r7, #4]
 806bb70:	6039      	str	r1, [r7, #0]
	clst -= 2;
 806bb72:	683b      	ldr	r3, [r7, #0]
 806bb74:	3b02      	subs	r3, #2
 806bb76:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 806bb78:	687b      	ldr	r3, [r7, #4]
 806bb7a:	699b      	ldr	r3, [r3, #24]
 806bb7c:	3b02      	subs	r3, #2
 806bb7e:	683a      	ldr	r2, [r7, #0]
 806bb80:	429a      	cmp	r2, r3
 806bb82:	d301      	bcc.n	806bb88 <clust2sect+0x20>
 806bb84:	2300      	movs	r3, #0
 806bb86:	e008      	b.n	806bb9a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 806bb88:	687b      	ldr	r3, [r7, #4]
 806bb8a:	895b      	ldrh	r3, [r3, #10]
 806bb8c:	461a      	mov	r2, r3
 806bb8e:	683b      	ldr	r3, [r7, #0]
 806bb90:	fb03 f202 	mul.w	r2, r3, r2
 806bb94:	687b      	ldr	r3, [r7, #4]
 806bb96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 806bb98:	4413      	add	r3, r2
}
 806bb9a:	4618      	mov	r0, r3
 806bb9c:	370c      	adds	r7, #12
 806bb9e:	46bd      	mov	sp, r7
 806bba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 806bba4:	4770      	bx	lr

0806bba6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 806bba6:	b580      	push	{r7, lr}
 806bba8:	b086      	sub	sp, #24
 806bbaa:	af00      	add	r7, sp, #0
 806bbac:	6078      	str	r0, [r7, #4]
 806bbae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 806bbb0:	687b      	ldr	r3, [r7, #4]
 806bbb2:	681b      	ldr	r3, [r3, #0]
 806bbb4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 806bbb6:	683b      	ldr	r3, [r7, #0]
 806bbb8:	2b01      	cmp	r3, #1
 806bbba:	d904      	bls.n	806bbc6 <get_fat+0x20>
 806bbbc:	693b      	ldr	r3, [r7, #16]
 806bbbe:	699b      	ldr	r3, [r3, #24]
 806bbc0:	683a      	ldr	r2, [r7, #0]
 806bbc2:	429a      	cmp	r2, r3
 806bbc4:	d302      	bcc.n	806bbcc <get_fat+0x26>
		val = 1;	/* Internal error */
 806bbc6:	2301      	movs	r3, #1
 806bbc8:	617b      	str	r3, [r7, #20]
 806bbca:	e08f      	b.n	806bcec <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 806bbcc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806bbd0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 806bbd2:	693b      	ldr	r3, [r7, #16]
 806bbd4:	781b      	ldrb	r3, [r3, #0]
 806bbd6:	2b03      	cmp	r3, #3
 806bbd8:	d062      	beq.n	806bca0 <get_fat+0xfa>
 806bbda:	2b03      	cmp	r3, #3
 806bbdc:	dc7c      	bgt.n	806bcd8 <get_fat+0x132>
 806bbde:	2b01      	cmp	r3, #1
 806bbe0:	d002      	beq.n	806bbe8 <get_fat+0x42>
 806bbe2:	2b02      	cmp	r3, #2
 806bbe4:	d042      	beq.n	806bc6c <get_fat+0xc6>
 806bbe6:	e077      	b.n	806bcd8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 806bbe8:	683b      	ldr	r3, [r7, #0]
 806bbea:	60fb      	str	r3, [r7, #12]
 806bbec:	68fb      	ldr	r3, [r7, #12]
 806bbee:	085b      	lsrs	r3, r3, #1
 806bbf0:	68fa      	ldr	r2, [r7, #12]
 806bbf2:	4413      	add	r3, r2
 806bbf4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 806bbf6:	693b      	ldr	r3, [r7, #16]
 806bbf8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806bbfa:	68fb      	ldr	r3, [r7, #12]
 806bbfc:	0a5b      	lsrs	r3, r3, #9
 806bbfe:	4413      	add	r3, r2
 806bc00:	4619      	mov	r1, r3
 806bc02:	6938      	ldr	r0, [r7, #16]
 806bc04:	f7ff ff14 	bl	806ba30 <move_window>
 806bc08:	4603      	mov	r3, r0
 806bc0a:	2b00      	cmp	r3, #0
 806bc0c:	d167      	bne.n	806bcde <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 806bc0e:	68fb      	ldr	r3, [r7, #12]
 806bc10:	1c5a      	adds	r2, r3, #1
 806bc12:	60fa      	str	r2, [r7, #12]
 806bc14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806bc18:	693a      	ldr	r2, [r7, #16]
 806bc1a:	4413      	add	r3, r2
 806bc1c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 806bc20:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 806bc22:	693b      	ldr	r3, [r7, #16]
 806bc24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806bc26:	68fb      	ldr	r3, [r7, #12]
 806bc28:	0a5b      	lsrs	r3, r3, #9
 806bc2a:	4413      	add	r3, r2
 806bc2c:	4619      	mov	r1, r3
 806bc2e:	6938      	ldr	r0, [r7, #16]
 806bc30:	f7ff fefe 	bl	806ba30 <move_window>
 806bc34:	4603      	mov	r3, r0
 806bc36:	2b00      	cmp	r3, #0
 806bc38:	d153      	bne.n	806bce2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 806bc3a:	68fb      	ldr	r3, [r7, #12]
 806bc3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806bc40:	693a      	ldr	r2, [r7, #16]
 806bc42:	4413      	add	r3, r2
 806bc44:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 806bc48:	021b      	lsls	r3, r3, #8
 806bc4a:	461a      	mov	r2, r3
 806bc4c:	68bb      	ldr	r3, [r7, #8]
 806bc4e:	4313      	orrs	r3, r2
 806bc50:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 806bc52:	683b      	ldr	r3, [r7, #0]
 806bc54:	f003 0301 	and.w	r3, r3, #1
 806bc58:	2b00      	cmp	r3, #0
 806bc5a:	d002      	beq.n	806bc62 <get_fat+0xbc>
 806bc5c:	68bb      	ldr	r3, [r7, #8]
 806bc5e:	091b      	lsrs	r3, r3, #4
 806bc60:	e002      	b.n	806bc68 <get_fat+0xc2>
 806bc62:	68bb      	ldr	r3, [r7, #8]
 806bc64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 806bc68:	617b      	str	r3, [r7, #20]
			break;
 806bc6a:	e03f      	b.n	806bcec <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 806bc6c:	693b      	ldr	r3, [r7, #16]
 806bc6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806bc70:	683b      	ldr	r3, [r7, #0]
 806bc72:	0a1b      	lsrs	r3, r3, #8
 806bc74:	4413      	add	r3, r2
 806bc76:	4619      	mov	r1, r3
 806bc78:	6938      	ldr	r0, [r7, #16]
 806bc7a:	f7ff fed9 	bl	806ba30 <move_window>
 806bc7e:	4603      	mov	r3, r0
 806bc80:	2b00      	cmp	r3, #0
 806bc82:	d130      	bne.n	806bce6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 806bc84:	693b      	ldr	r3, [r7, #16]
 806bc86:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806bc8a:	683b      	ldr	r3, [r7, #0]
 806bc8c:	005b      	lsls	r3, r3, #1
 806bc8e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 806bc92:	4413      	add	r3, r2
 806bc94:	4618      	mov	r0, r3
 806bc96:	f7ff fbe9 	bl	806b46c <ld_word>
 806bc9a:	4603      	mov	r3, r0
 806bc9c:	617b      	str	r3, [r7, #20]
			break;
 806bc9e:	e025      	b.n	806bcec <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 806bca0:	693b      	ldr	r3, [r7, #16]
 806bca2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806bca4:	683b      	ldr	r3, [r7, #0]
 806bca6:	09db      	lsrs	r3, r3, #7
 806bca8:	4413      	add	r3, r2
 806bcaa:	4619      	mov	r1, r3
 806bcac:	6938      	ldr	r0, [r7, #16]
 806bcae:	f7ff febf 	bl	806ba30 <move_window>
 806bcb2:	4603      	mov	r3, r0
 806bcb4:	2b00      	cmp	r3, #0
 806bcb6:	d118      	bne.n	806bcea <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 806bcb8:	693b      	ldr	r3, [r7, #16]
 806bcba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806bcbe:	683b      	ldr	r3, [r7, #0]
 806bcc0:	009b      	lsls	r3, r3, #2
 806bcc2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 806bcc6:	4413      	add	r3, r2
 806bcc8:	4618      	mov	r0, r3
 806bcca:	f7ff fbe7 	bl	806b49c <ld_dword>
 806bcce:	4603      	mov	r3, r0
 806bcd0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 806bcd4:	617b      	str	r3, [r7, #20]
			break;
 806bcd6:	e009      	b.n	806bcec <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 806bcd8:	2301      	movs	r3, #1
 806bcda:	617b      	str	r3, [r7, #20]
 806bcdc:	e006      	b.n	806bcec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 806bcde:	bf00      	nop
 806bce0:	e004      	b.n	806bcec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 806bce2:	bf00      	nop
 806bce4:	e002      	b.n	806bcec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 806bce6:	bf00      	nop
 806bce8:	e000      	b.n	806bcec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 806bcea:	bf00      	nop
		}
	}

	return val;
 806bcec:	697b      	ldr	r3, [r7, #20]
}
 806bcee:	4618      	mov	r0, r3
 806bcf0:	3718      	adds	r7, #24
 806bcf2:	46bd      	mov	sp, r7
 806bcf4:	bd80      	pop	{r7, pc}

0806bcf6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 806bcf6:	b590      	push	{r4, r7, lr}
 806bcf8:	b089      	sub	sp, #36	; 0x24
 806bcfa:	af00      	add	r7, sp, #0
 806bcfc:	60f8      	str	r0, [r7, #12]
 806bcfe:	60b9      	str	r1, [r7, #8]
 806bd00:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 806bd02:	2302      	movs	r3, #2
 806bd04:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 806bd06:	68bb      	ldr	r3, [r7, #8]
 806bd08:	2b01      	cmp	r3, #1
 806bd0a:	f240 80d2 	bls.w	806beb2 <put_fat+0x1bc>
 806bd0e:	68fb      	ldr	r3, [r7, #12]
 806bd10:	699b      	ldr	r3, [r3, #24]
 806bd12:	68ba      	ldr	r2, [r7, #8]
 806bd14:	429a      	cmp	r2, r3
 806bd16:	f080 80cc 	bcs.w	806beb2 <put_fat+0x1bc>
		switch (fs->fs_type) {
 806bd1a:	68fb      	ldr	r3, [r7, #12]
 806bd1c:	781b      	ldrb	r3, [r3, #0]
 806bd1e:	2b03      	cmp	r3, #3
 806bd20:	f000 8096 	beq.w	806be50 <put_fat+0x15a>
 806bd24:	2b03      	cmp	r3, #3
 806bd26:	f300 80cd 	bgt.w	806bec4 <put_fat+0x1ce>
 806bd2a:	2b01      	cmp	r3, #1
 806bd2c:	d002      	beq.n	806bd34 <put_fat+0x3e>
 806bd2e:	2b02      	cmp	r3, #2
 806bd30:	d06e      	beq.n	806be10 <put_fat+0x11a>
 806bd32:	e0c7      	b.n	806bec4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 806bd34:	68bb      	ldr	r3, [r7, #8]
 806bd36:	61bb      	str	r3, [r7, #24]
 806bd38:	69bb      	ldr	r3, [r7, #24]
 806bd3a:	085b      	lsrs	r3, r3, #1
 806bd3c:	69ba      	ldr	r2, [r7, #24]
 806bd3e:	4413      	add	r3, r2
 806bd40:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 806bd42:	68fb      	ldr	r3, [r7, #12]
 806bd44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806bd46:	69bb      	ldr	r3, [r7, #24]
 806bd48:	0a5b      	lsrs	r3, r3, #9
 806bd4a:	4413      	add	r3, r2
 806bd4c:	4619      	mov	r1, r3
 806bd4e:	68f8      	ldr	r0, [r7, #12]
 806bd50:	f7ff fe6e 	bl	806ba30 <move_window>
 806bd54:	4603      	mov	r3, r0
 806bd56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 806bd58:	7ffb      	ldrb	r3, [r7, #31]
 806bd5a:	2b00      	cmp	r3, #0
 806bd5c:	f040 80ab 	bne.w	806beb6 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 806bd60:	68fb      	ldr	r3, [r7, #12]
 806bd62:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806bd66:	69bb      	ldr	r3, [r7, #24]
 806bd68:	1c59      	adds	r1, r3, #1
 806bd6a:	61b9      	str	r1, [r7, #24]
 806bd6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806bd70:	4413      	add	r3, r2
 806bd72:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 806bd74:	68bb      	ldr	r3, [r7, #8]
 806bd76:	f003 0301 	and.w	r3, r3, #1
 806bd7a:	2b00      	cmp	r3, #0
 806bd7c:	d00d      	beq.n	806bd9a <put_fat+0xa4>
 806bd7e:	697b      	ldr	r3, [r7, #20]
 806bd80:	781b      	ldrb	r3, [r3, #0]
 806bd82:	b25b      	sxtb	r3, r3
 806bd84:	f003 030f 	and.w	r3, r3, #15
 806bd88:	b25a      	sxtb	r2, r3
 806bd8a:	687b      	ldr	r3, [r7, #4]
 806bd8c:	b2db      	uxtb	r3, r3
 806bd8e:	011b      	lsls	r3, r3, #4
 806bd90:	b25b      	sxtb	r3, r3
 806bd92:	4313      	orrs	r3, r2
 806bd94:	b25b      	sxtb	r3, r3
 806bd96:	b2db      	uxtb	r3, r3
 806bd98:	e001      	b.n	806bd9e <put_fat+0xa8>
 806bd9a:	687b      	ldr	r3, [r7, #4]
 806bd9c:	b2db      	uxtb	r3, r3
 806bd9e:	697a      	ldr	r2, [r7, #20]
 806bda0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 806bda2:	68fb      	ldr	r3, [r7, #12]
 806bda4:	2201      	movs	r2, #1
 806bda6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 806bda8:	68fb      	ldr	r3, [r7, #12]
 806bdaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806bdac:	69bb      	ldr	r3, [r7, #24]
 806bdae:	0a5b      	lsrs	r3, r3, #9
 806bdb0:	4413      	add	r3, r2
 806bdb2:	4619      	mov	r1, r3
 806bdb4:	68f8      	ldr	r0, [r7, #12]
 806bdb6:	f7ff fe3b 	bl	806ba30 <move_window>
 806bdba:	4603      	mov	r3, r0
 806bdbc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 806bdbe:	7ffb      	ldrb	r3, [r7, #31]
 806bdc0:	2b00      	cmp	r3, #0
 806bdc2:	d17a      	bne.n	806beba <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 806bdc4:	68fb      	ldr	r3, [r7, #12]
 806bdc6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806bdca:	69bb      	ldr	r3, [r7, #24]
 806bdcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806bdd0:	4413      	add	r3, r2
 806bdd2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 806bdd4:	68bb      	ldr	r3, [r7, #8]
 806bdd6:	f003 0301 	and.w	r3, r3, #1
 806bdda:	2b00      	cmp	r3, #0
 806bddc:	d003      	beq.n	806bde6 <put_fat+0xf0>
 806bdde:	687b      	ldr	r3, [r7, #4]
 806bde0:	091b      	lsrs	r3, r3, #4
 806bde2:	b2db      	uxtb	r3, r3
 806bde4:	e00e      	b.n	806be04 <put_fat+0x10e>
 806bde6:	697b      	ldr	r3, [r7, #20]
 806bde8:	781b      	ldrb	r3, [r3, #0]
 806bdea:	b25b      	sxtb	r3, r3
 806bdec:	f023 030f 	bic.w	r3, r3, #15
 806bdf0:	b25a      	sxtb	r2, r3
 806bdf2:	687b      	ldr	r3, [r7, #4]
 806bdf4:	0a1b      	lsrs	r3, r3, #8
 806bdf6:	b25b      	sxtb	r3, r3
 806bdf8:	f003 030f 	and.w	r3, r3, #15
 806bdfc:	b25b      	sxtb	r3, r3
 806bdfe:	4313      	orrs	r3, r2
 806be00:	b25b      	sxtb	r3, r3
 806be02:	b2db      	uxtb	r3, r3
 806be04:	697a      	ldr	r2, [r7, #20]
 806be06:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 806be08:	68fb      	ldr	r3, [r7, #12]
 806be0a:	2201      	movs	r2, #1
 806be0c:	70da      	strb	r2, [r3, #3]
			break;
 806be0e:	e059      	b.n	806bec4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 806be10:	68fb      	ldr	r3, [r7, #12]
 806be12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806be14:	68bb      	ldr	r3, [r7, #8]
 806be16:	0a1b      	lsrs	r3, r3, #8
 806be18:	4413      	add	r3, r2
 806be1a:	4619      	mov	r1, r3
 806be1c:	68f8      	ldr	r0, [r7, #12]
 806be1e:	f7ff fe07 	bl	806ba30 <move_window>
 806be22:	4603      	mov	r3, r0
 806be24:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 806be26:	7ffb      	ldrb	r3, [r7, #31]
 806be28:	2b00      	cmp	r3, #0
 806be2a:	d148      	bne.n	806bebe <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 806be2c:	68fb      	ldr	r3, [r7, #12]
 806be2e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806be32:	68bb      	ldr	r3, [r7, #8]
 806be34:	005b      	lsls	r3, r3, #1
 806be36:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 806be3a:	4413      	add	r3, r2
 806be3c:	687a      	ldr	r2, [r7, #4]
 806be3e:	b292      	uxth	r2, r2
 806be40:	4611      	mov	r1, r2
 806be42:	4618      	mov	r0, r3
 806be44:	f7ff fb4d 	bl	806b4e2 <st_word>
			fs->wflag = 1;
 806be48:	68fb      	ldr	r3, [r7, #12]
 806be4a:	2201      	movs	r2, #1
 806be4c:	70da      	strb	r2, [r3, #3]
			break;
 806be4e:	e039      	b.n	806bec4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 806be50:	68fb      	ldr	r3, [r7, #12]
 806be52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806be54:	68bb      	ldr	r3, [r7, #8]
 806be56:	09db      	lsrs	r3, r3, #7
 806be58:	4413      	add	r3, r2
 806be5a:	4619      	mov	r1, r3
 806be5c:	68f8      	ldr	r0, [r7, #12]
 806be5e:	f7ff fde7 	bl	806ba30 <move_window>
 806be62:	4603      	mov	r3, r0
 806be64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 806be66:	7ffb      	ldrb	r3, [r7, #31]
 806be68:	2b00      	cmp	r3, #0
 806be6a:	d12a      	bne.n	806bec2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 806be6c:	687b      	ldr	r3, [r7, #4]
 806be6e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 806be72:	68fb      	ldr	r3, [r7, #12]
 806be74:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806be78:	68bb      	ldr	r3, [r7, #8]
 806be7a:	009b      	lsls	r3, r3, #2
 806be7c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 806be80:	4413      	add	r3, r2
 806be82:	4618      	mov	r0, r3
 806be84:	f7ff fb0a 	bl	806b49c <ld_dword>
 806be88:	4603      	mov	r3, r0
 806be8a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 806be8e:	4323      	orrs	r3, r4
 806be90:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 806be92:	68fb      	ldr	r3, [r7, #12]
 806be94:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806be98:	68bb      	ldr	r3, [r7, #8]
 806be9a:	009b      	lsls	r3, r3, #2
 806be9c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 806bea0:	4413      	add	r3, r2
 806bea2:	6879      	ldr	r1, [r7, #4]
 806bea4:	4618      	mov	r0, r3
 806bea6:	f7ff fb37 	bl	806b518 <st_dword>
			fs->wflag = 1;
 806beaa:	68fb      	ldr	r3, [r7, #12]
 806beac:	2201      	movs	r2, #1
 806beae:	70da      	strb	r2, [r3, #3]
			break;
 806beb0:	e008      	b.n	806bec4 <put_fat+0x1ce>
		}
	}
 806beb2:	bf00      	nop
 806beb4:	e006      	b.n	806bec4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 806beb6:	bf00      	nop
 806beb8:	e004      	b.n	806bec4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 806beba:	bf00      	nop
 806bebc:	e002      	b.n	806bec4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 806bebe:	bf00      	nop
 806bec0:	e000      	b.n	806bec4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 806bec2:	bf00      	nop
	return res;
 806bec4:	7ffb      	ldrb	r3, [r7, #31]
}
 806bec6:	4618      	mov	r0, r3
 806bec8:	3724      	adds	r7, #36	; 0x24
 806beca:	46bd      	mov	sp, r7
 806becc:	bd90      	pop	{r4, r7, pc}

0806bece <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 806bece:	b580      	push	{r7, lr}
 806bed0:	b088      	sub	sp, #32
 806bed2:	af00      	add	r7, sp, #0
 806bed4:	60f8      	str	r0, [r7, #12]
 806bed6:	60b9      	str	r1, [r7, #8]
 806bed8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 806beda:	2300      	movs	r3, #0
 806bedc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 806bede:	68fb      	ldr	r3, [r7, #12]
 806bee0:	681b      	ldr	r3, [r3, #0]
 806bee2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 806bee4:	68bb      	ldr	r3, [r7, #8]
 806bee6:	2b01      	cmp	r3, #1
 806bee8:	d904      	bls.n	806bef4 <remove_chain+0x26>
 806beea:	69bb      	ldr	r3, [r7, #24]
 806beec:	699b      	ldr	r3, [r3, #24]
 806beee:	68ba      	ldr	r2, [r7, #8]
 806bef0:	429a      	cmp	r2, r3
 806bef2:	d301      	bcc.n	806bef8 <remove_chain+0x2a>
 806bef4:	2302      	movs	r3, #2
 806bef6:	e04b      	b.n	806bf90 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 806bef8:	687b      	ldr	r3, [r7, #4]
 806befa:	2b00      	cmp	r3, #0
 806befc:	d00c      	beq.n	806bf18 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 806befe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 806bf02:	6879      	ldr	r1, [r7, #4]
 806bf04:	69b8      	ldr	r0, [r7, #24]
 806bf06:	f7ff fef6 	bl	806bcf6 <put_fat>
 806bf0a:	4603      	mov	r3, r0
 806bf0c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 806bf0e:	7ffb      	ldrb	r3, [r7, #31]
 806bf10:	2b00      	cmp	r3, #0
 806bf12:	d001      	beq.n	806bf18 <remove_chain+0x4a>
 806bf14:	7ffb      	ldrb	r3, [r7, #31]
 806bf16:	e03b      	b.n	806bf90 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 806bf18:	68b9      	ldr	r1, [r7, #8]
 806bf1a:	68f8      	ldr	r0, [r7, #12]
 806bf1c:	f7ff fe43 	bl	806bba6 <get_fat>
 806bf20:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 806bf22:	697b      	ldr	r3, [r7, #20]
 806bf24:	2b00      	cmp	r3, #0
 806bf26:	d031      	beq.n	806bf8c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 806bf28:	697b      	ldr	r3, [r7, #20]
 806bf2a:	2b01      	cmp	r3, #1
 806bf2c:	d101      	bne.n	806bf32 <remove_chain+0x64>
 806bf2e:	2302      	movs	r3, #2
 806bf30:	e02e      	b.n	806bf90 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 806bf32:	697b      	ldr	r3, [r7, #20]
 806bf34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806bf38:	d101      	bne.n	806bf3e <remove_chain+0x70>
 806bf3a:	2301      	movs	r3, #1
 806bf3c:	e028      	b.n	806bf90 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 806bf3e:	2200      	movs	r2, #0
 806bf40:	68b9      	ldr	r1, [r7, #8]
 806bf42:	69b8      	ldr	r0, [r7, #24]
 806bf44:	f7ff fed7 	bl	806bcf6 <put_fat>
 806bf48:	4603      	mov	r3, r0
 806bf4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 806bf4c:	7ffb      	ldrb	r3, [r7, #31]
 806bf4e:	2b00      	cmp	r3, #0
 806bf50:	d001      	beq.n	806bf56 <remove_chain+0x88>
 806bf52:	7ffb      	ldrb	r3, [r7, #31]
 806bf54:	e01c      	b.n	806bf90 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 806bf56:	69bb      	ldr	r3, [r7, #24]
 806bf58:	695a      	ldr	r2, [r3, #20]
 806bf5a:	69bb      	ldr	r3, [r7, #24]
 806bf5c:	699b      	ldr	r3, [r3, #24]
 806bf5e:	3b02      	subs	r3, #2
 806bf60:	429a      	cmp	r2, r3
 806bf62:	d20b      	bcs.n	806bf7c <remove_chain+0xae>
			fs->free_clst++;
 806bf64:	69bb      	ldr	r3, [r7, #24]
 806bf66:	695b      	ldr	r3, [r3, #20]
 806bf68:	1c5a      	adds	r2, r3, #1
 806bf6a:	69bb      	ldr	r3, [r7, #24]
 806bf6c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 806bf6e:	69bb      	ldr	r3, [r7, #24]
 806bf70:	791b      	ldrb	r3, [r3, #4]
 806bf72:	f043 0301 	orr.w	r3, r3, #1
 806bf76:	b2da      	uxtb	r2, r3
 806bf78:	69bb      	ldr	r3, [r7, #24]
 806bf7a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 806bf7c:	697b      	ldr	r3, [r7, #20]
 806bf7e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 806bf80:	69bb      	ldr	r3, [r7, #24]
 806bf82:	699b      	ldr	r3, [r3, #24]
 806bf84:	68ba      	ldr	r2, [r7, #8]
 806bf86:	429a      	cmp	r2, r3
 806bf88:	d3c6      	bcc.n	806bf18 <remove_chain+0x4a>
 806bf8a:	e000      	b.n	806bf8e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 806bf8c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 806bf8e:	2300      	movs	r3, #0
}
 806bf90:	4618      	mov	r0, r3
 806bf92:	3720      	adds	r7, #32
 806bf94:	46bd      	mov	sp, r7
 806bf96:	bd80      	pop	{r7, pc}

0806bf98 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 806bf98:	b580      	push	{r7, lr}
 806bf9a:	b088      	sub	sp, #32
 806bf9c:	af00      	add	r7, sp, #0
 806bf9e:	6078      	str	r0, [r7, #4]
 806bfa0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 806bfa2:	687b      	ldr	r3, [r7, #4]
 806bfa4:	681b      	ldr	r3, [r3, #0]
 806bfa6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 806bfa8:	683b      	ldr	r3, [r7, #0]
 806bfaa:	2b00      	cmp	r3, #0
 806bfac:	d10d      	bne.n	806bfca <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 806bfae:	693b      	ldr	r3, [r7, #16]
 806bfb0:	691b      	ldr	r3, [r3, #16]
 806bfb2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 806bfb4:	69bb      	ldr	r3, [r7, #24]
 806bfb6:	2b00      	cmp	r3, #0
 806bfb8:	d004      	beq.n	806bfc4 <create_chain+0x2c>
 806bfba:	693b      	ldr	r3, [r7, #16]
 806bfbc:	699b      	ldr	r3, [r3, #24]
 806bfbe:	69ba      	ldr	r2, [r7, #24]
 806bfc0:	429a      	cmp	r2, r3
 806bfc2:	d31b      	bcc.n	806bffc <create_chain+0x64>
 806bfc4:	2301      	movs	r3, #1
 806bfc6:	61bb      	str	r3, [r7, #24]
 806bfc8:	e018      	b.n	806bffc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 806bfca:	6839      	ldr	r1, [r7, #0]
 806bfcc:	6878      	ldr	r0, [r7, #4]
 806bfce:	f7ff fdea 	bl	806bba6 <get_fat>
 806bfd2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 806bfd4:	68fb      	ldr	r3, [r7, #12]
 806bfd6:	2b01      	cmp	r3, #1
 806bfd8:	d801      	bhi.n	806bfde <create_chain+0x46>
 806bfda:	2301      	movs	r3, #1
 806bfdc:	e070      	b.n	806c0c0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 806bfde:	68fb      	ldr	r3, [r7, #12]
 806bfe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806bfe4:	d101      	bne.n	806bfea <create_chain+0x52>
 806bfe6:	68fb      	ldr	r3, [r7, #12]
 806bfe8:	e06a      	b.n	806c0c0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 806bfea:	693b      	ldr	r3, [r7, #16]
 806bfec:	699b      	ldr	r3, [r3, #24]
 806bfee:	68fa      	ldr	r2, [r7, #12]
 806bff0:	429a      	cmp	r2, r3
 806bff2:	d201      	bcs.n	806bff8 <create_chain+0x60>
 806bff4:	68fb      	ldr	r3, [r7, #12]
 806bff6:	e063      	b.n	806c0c0 <create_chain+0x128>
		scl = clst;
 806bff8:	683b      	ldr	r3, [r7, #0]
 806bffa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 806bffc:	69bb      	ldr	r3, [r7, #24]
 806bffe:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 806c000:	69fb      	ldr	r3, [r7, #28]
 806c002:	3301      	adds	r3, #1
 806c004:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 806c006:	693b      	ldr	r3, [r7, #16]
 806c008:	699b      	ldr	r3, [r3, #24]
 806c00a:	69fa      	ldr	r2, [r7, #28]
 806c00c:	429a      	cmp	r2, r3
 806c00e:	d307      	bcc.n	806c020 <create_chain+0x88>
				ncl = 2;
 806c010:	2302      	movs	r3, #2
 806c012:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 806c014:	69fa      	ldr	r2, [r7, #28]
 806c016:	69bb      	ldr	r3, [r7, #24]
 806c018:	429a      	cmp	r2, r3
 806c01a:	d901      	bls.n	806c020 <create_chain+0x88>
 806c01c:	2300      	movs	r3, #0
 806c01e:	e04f      	b.n	806c0c0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 806c020:	69f9      	ldr	r1, [r7, #28]
 806c022:	6878      	ldr	r0, [r7, #4]
 806c024:	f7ff fdbf 	bl	806bba6 <get_fat>
 806c028:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 806c02a:	68fb      	ldr	r3, [r7, #12]
 806c02c:	2b00      	cmp	r3, #0
 806c02e:	d00e      	beq.n	806c04e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 806c030:	68fb      	ldr	r3, [r7, #12]
 806c032:	2b01      	cmp	r3, #1
 806c034:	d003      	beq.n	806c03e <create_chain+0xa6>
 806c036:	68fb      	ldr	r3, [r7, #12]
 806c038:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806c03c:	d101      	bne.n	806c042 <create_chain+0xaa>
 806c03e:	68fb      	ldr	r3, [r7, #12]
 806c040:	e03e      	b.n	806c0c0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 806c042:	69fa      	ldr	r2, [r7, #28]
 806c044:	69bb      	ldr	r3, [r7, #24]
 806c046:	429a      	cmp	r2, r3
 806c048:	d1da      	bne.n	806c000 <create_chain+0x68>
 806c04a:	2300      	movs	r3, #0
 806c04c:	e038      	b.n	806c0c0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 806c04e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 806c050:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 806c054:	69f9      	ldr	r1, [r7, #28]
 806c056:	6938      	ldr	r0, [r7, #16]
 806c058:	f7ff fe4d 	bl	806bcf6 <put_fat>
 806c05c:	4603      	mov	r3, r0
 806c05e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 806c060:	7dfb      	ldrb	r3, [r7, #23]
 806c062:	2b00      	cmp	r3, #0
 806c064:	d109      	bne.n	806c07a <create_chain+0xe2>
 806c066:	683b      	ldr	r3, [r7, #0]
 806c068:	2b00      	cmp	r3, #0
 806c06a:	d006      	beq.n	806c07a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 806c06c:	69fa      	ldr	r2, [r7, #28]
 806c06e:	6839      	ldr	r1, [r7, #0]
 806c070:	6938      	ldr	r0, [r7, #16]
 806c072:	f7ff fe40 	bl	806bcf6 <put_fat>
 806c076:	4603      	mov	r3, r0
 806c078:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 806c07a:	7dfb      	ldrb	r3, [r7, #23]
 806c07c:	2b00      	cmp	r3, #0
 806c07e:	d116      	bne.n	806c0ae <create_chain+0x116>
		fs->last_clst = ncl;
 806c080:	693b      	ldr	r3, [r7, #16]
 806c082:	69fa      	ldr	r2, [r7, #28]
 806c084:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 806c086:	693b      	ldr	r3, [r7, #16]
 806c088:	695a      	ldr	r2, [r3, #20]
 806c08a:	693b      	ldr	r3, [r7, #16]
 806c08c:	699b      	ldr	r3, [r3, #24]
 806c08e:	3b02      	subs	r3, #2
 806c090:	429a      	cmp	r2, r3
 806c092:	d804      	bhi.n	806c09e <create_chain+0x106>
 806c094:	693b      	ldr	r3, [r7, #16]
 806c096:	695b      	ldr	r3, [r3, #20]
 806c098:	1e5a      	subs	r2, r3, #1
 806c09a:	693b      	ldr	r3, [r7, #16]
 806c09c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 806c09e:	693b      	ldr	r3, [r7, #16]
 806c0a0:	791b      	ldrb	r3, [r3, #4]
 806c0a2:	f043 0301 	orr.w	r3, r3, #1
 806c0a6:	b2da      	uxtb	r2, r3
 806c0a8:	693b      	ldr	r3, [r7, #16]
 806c0aa:	711a      	strb	r2, [r3, #4]
 806c0ac:	e007      	b.n	806c0be <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 806c0ae:	7dfb      	ldrb	r3, [r7, #23]
 806c0b0:	2b01      	cmp	r3, #1
 806c0b2:	d102      	bne.n	806c0ba <create_chain+0x122>
 806c0b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806c0b8:	e000      	b.n	806c0bc <create_chain+0x124>
 806c0ba:	2301      	movs	r3, #1
 806c0bc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 806c0be:	69fb      	ldr	r3, [r7, #28]
}
 806c0c0:	4618      	mov	r0, r3
 806c0c2:	3720      	adds	r7, #32
 806c0c4:	46bd      	mov	sp, r7
 806c0c6:	bd80      	pop	{r7, pc}

0806c0c8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 806c0c8:	b480      	push	{r7}
 806c0ca:	b087      	sub	sp, #28
 806c0cc:	af00      	add	r7, sp, #0
 806c0ce:	6078      	str	r0, [r7, #4]
 806c0d0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 806c0d2:	687b      	ldr	r3, [r7, #4]
 806c0d4:	681b      	ldr	r3, [r3, #0]
 806c0d6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 806c0d8:	687b      	ldr	r3, [r7, #4]
 806c0da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 806c0dc:	3304      	adds	r3, #4
 806c0de:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 806c0e0:	683b      	ldr	r3, [r7, #0]
 806c0e2:	0a5b      	lsrs	r3, r3, #9
 806c0e4:	68fa      	ldr	r2, [r7, #12]
 806c0e6:	8952      	ldrh	r2, [r2, #10]
 806c0e8:	fbb3 f3f2 	udiv	r3, r3, r2
 806c0ec:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 806c0ee:	693b      	ldr	r3, [r7, #16]
 806c0f0:	1d1a      	adds	r2, r3, #4
 806c0f2:	613a      	str	r2, [r7, #16]
 806c0f4:	681b      	ldr	r3, [r3, #0]
 806c0f6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 806c0f8:	68bb      	ldr	r3, [r7, #8]
 806c0fa:	2b00      	cmp	r3, #0
 806c0fc:	d101      	bne.n	806c102 <clmt_clust+0x3a>
 806c0fe:	2300      	movs	r3, #0
 806c100:	e010      	b.n	806c124 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 806c102:	697a      	ldr	r2, [r7, #20]
 806c104:	68bb      	ldr	r3, [r7, #8]
 806c106:	429a      	cmp	r2, r3
 806c108:	d307      	bcc.n	806c11a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 806c10a:	697a      	ldr	r2, [r7, #20]
 806c10c:	68bb      	ldr	r3, [r7, #8]
 806c10e:	1ad3      	subs	r3, r2, r3
 806c110:	617b      	str	r3, [r7, #20]
 806c112:	693b      	ldr	r3, [r7, #16]
 806c114:	3304      	adds	r3, #4
 806c116:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 806c118:	e7e9      	b.n	806c0ee <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 806c11a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 806c11c:	693b      	ldr	r3, [r7, #16]
 806c11e:	681a      	ldr	r2, [r3, #0]
 806c120:	697b      	ldr	r3, [r7, #20]
 806c122:	4413      	add	r3, r2
}
 806c124:	4618      	mov	r0, r3
 806c126:	371c      	adds	r7, #28
 806c128:	46bd      	mov	sp, r7
 806c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 806c12e:	4770      	bx	lr

0806c130 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 806c130:	b580      	push	{r7, lr}
 806c132:	b086      	sub	sp, #24
 806c134:	af00      	add	r7, sp, #0
 806c136:	6078      	str	r0, [r7, #4]
 806c138:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 806c13a:	687b      	ldr	r3, [r7, #4]
 806c13c:	681b      	ldr	r3, [r3, #0]
 806c13e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 806c140:	683b      	ldr	r3, [r7, #0]
 806c142:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 806c146:	d204      	bcs.n	806c152 <dir_sdi+0x22>
 806c148:	683b      	ldr	r3, [r7, #0]
 806c14a:	f003 031f 	and.w	r3, r3, #31
 806c14e:	2b00      	cmp	r3, #0
 806c150:	d001      	beq.n	806c156 <dir_sdi+0x26>
		return FR_INT_ERR;
 806c152:	2302      	movs	r3, #2
 806c154:	e063      	b.n	806c21e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 806c156:	687b      	ldr	r3, [r7, #4]
 806c158:	683a      	ldr	r2, [r7, #0]
 806c15a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 806c15c:	687b      	ldr	r3, [r7, #4]
 806c15e:	689b      	ldr	r3, [r3, #8]
 806c160:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 806c162:	697b      	ldr	r3, [r7, #20]
 806c164:	2b00      	cmp	r3, #0
 806c166:	d106      	bne.n	806c176 <dir_sdi+0x46>
 806c168:	693b      	ldr	r3, [r7, #16]
 806c16a:	781b      	ldrb	r3, [r3, #0]
 806c16c:	2b02      	cmp	r3, #2
 806c16e:	d902      	bls.n	806c176 <dir_sdi+0x46>
		clst = fs->dirbase;
 806c170:	693b      	ldr	r3, [r7, #16]
 806c172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806c174:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 806c176:	697b      	ldr	r3, [r7, #20]
 806c178:	2b00      	cmp	r3, #0
 806c17a:	d10c      	bne.n	806c196 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 806c17c:	683b      	ldr	r3, [r7, #0]
 806c17e:	095b      	lsrs	r3, r3, #5
 806c180:	693a      	ldr	r2, [r7, #16]
 806c182:	8912      	ldrh	r2, [r2, #8]
 806c184:	4293      	cmp	r3, r2
 806c186:	d301      	bcc.n	806c18c <dir_sdi+0x5c>
 806c188:	2302      	movs	r3, #2
 806c18a:	e048      	b.n	806c21e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 806c18c:	693b      	ldr	r3, [r7, #16]
 806c18e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 806c190:	687b      	ldr	r3, [r7, #4]
 806c192:	61da      	str	r2, [r3, #28]
 806c194:	e029      	b.n	806c1ea <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 806c196:	693b      	ldr	r3, [r7, #16]
 806c198:	895b      	ldrh	r3, [r3, #10]
 806c19a:	025b      	lsls	r3, r3, #9
 806c19c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 806c19e:	e019      	b.n	806c1d4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 806c1a0:	687b      	ldr	r3, [r7, #4]
 806c1a2:	6979      	ldr	r1, [r7, #20]
 806c1a4:	4618      	mov	r0, r3
 806c1a6:	f7ff fcfe 	bl	806bba6 <get_fat>
 806c1aa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 806c1ac:	697b      	ldr	r3, [r7, #20]
 806c1ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806c1b2:	d101      	bne.n	806c1b8 <dir_sdi+0x88>
 806c1b4:	2301      	movs	r3, #1
 806c1b6:	e032      	b.n	806c21e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 806c1b8:	697b      	ldr	r3, [r7, #20]
 806c1ba:	2b01      	cmp	r3, #1
 806c1bc:	d904      	bls.n	806c1c8 <dir_sdi+0x98>
 806c1be:	693b      	ldr	r3, [r7, #16]
 806c1c0:	699b      	ldr	r3, [r3, #24]
 806c1c2:	697a      	ldr	r2, [r7, #20]
 806c1c4:	429a      	cmp	r2, r3
 806c1c6:	d301      	bcc.n	806c1cc <dir_sdi+0x9c>
 806c1c8:	2302      	movs	r3, #2
 806c1ca:	e028      	b.n	806c21e <dir_sdi+0xee>
			ofs -= csz;
 806c1cc:	683a      	ldr	r2, [r7, #0]
 806c1ce:	68fb      	ldr	r3, [r7, #12]
 806c1d0:	1ad3      	subs	r3, r2, r3
 806c1d2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 806c1d4:	683a      	ldr	r2, [r7, #0]
 806c1d6:	68fb      	ldr	r3, [r7, #12]
 806c1d8:	429a      	cmp	r2, r3
 806c1da:	d2e1      	bcs.n	806c1a0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 806c1dc:	6979      	ldr	r1, [r7, #20]
 806c1de:	6938      	ldr	r0, [r7, #16]
 806c1e0:	f7ff fcc2 	bl	806bb68 <clust2sect>
 806c1e4:	4602      	mov	r2, r0
 806c1e6:	687b      	ldr	r3, [r7, #4]
 806c1e8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 806c1ea:	687b      	ldr	r3, [r7, #4]
 806c1ec:	697a      	ldr	r2, [r7, #20]
 806c1ee:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 806c1f0:	687b      	ldr	r3, [r7, #4]
 806c1f2:	69db      	ldr	r3, [r3, #28]
 806c1f4:	2b00      	cmp	r3, #0
 806c1f6:	d101      	bne.n	806c1fc <dir_sdi+0xcc>
 806c1f8:	2302      	movs	r3, #2
 806c1fa:	e010      	b.n	806c21e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 806c1fc:	687b      	ldr	r3, [r7, #4]
 806c1fe:	69da      	ldr	r2, [r3, #28]
 806c200:	683b      	ldr	r3, [r7, #0]
 806c202:	0a5b      	lsrs	r3, r3, #9
 806c204:	441a      	add	r2, r3
 806c206:	687b      	ldr	r3, [r7, #4]
 806c208:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 806c20a:	693b      	ldr	r3, [r7, #16]
 806c20c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806c210:	683b      	ldr	r3, [r7, #0]
 806c212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806c216:	441a      	add	r2, r3
 806c218:	687b      	ldr	r3, [r7, #4]
 806c21a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 806c21c:	2300      	movs	r3, #0
}
 806c21e:	4618      	mov	r0, r3
 806c220:	3718      	adds	r7, #24
 806c222:	46bd      	mov	sp, r7
 806c224:	bd80      	pop	{r7, pc}

0806c226 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 806c226:	b580      	push	{r7, lr}
 806c228:	b086      	sub	sp, #24
 806c22a:	af00      	add	r7, sp, #0
 806c22c:	6078      	str	r0, [r7, #4]
 806c22e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 806c230:	687b      	ldr	r3, [r7, #4]
 806c232:	681b      	ldr	r3, [r3, #0]
 806c234:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 806c236:	687b      	ldr	r3, [r7, #4]
 806c238:	695b      	ldr	r3, [r3, #20]
 806c23a:	3320      	adds	r3, #32
 806c23c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 806c23e:	687b      	ldr	r3, [r7, #4]
 806c240:	69db      	ldr	r3, [r3, #28]
 806c242:	2b00      	cmp	r3, #0
 806c244:	d003      	beq.n	806c24e <dir_next+0x28>
 806c246:	68bb      	ldr	r3, [r7, #8]
 806c248:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 806c24c:	d301      	bcc.n	806c252 <dir_next+0x2c>
 806c24e:	2304      	movs	r3, #4
 806c250:	e0aa      	b.n	806c3a8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 806c252:	68bb      	ldr	r3, [r7, #8]
 806c254:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806c258:	2b00      	cmp	r3, #0
 806c25a:	f040 8098 	bne.w	806c38e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 806c25e:	687b      	ldr	r3, [r7, #4]
 806c260:	69db      	ldr	r3, [r3, #28]
 806c262:	1c5a      	adds	r2, r3, #1
 806c264:	687b      	ldr	r3, [r7, #4]
 806c266:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 806c268:	687b      	ldr	r3, [r7, #4]
 806c26a:	699b      	ldr	r3, [r3, #24]
 806c26c:	2b00      	cmp	r3, #0
 806c26e:	d10b      	bne.n	806c288 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 806c270:	68bb      	ldr	r3, [r7, #8]
 806c272:	095b      	lsrs	r3, r3, #5
 806c274:	68fa      	ldr	r2, [r7, #12]
 806c276:	8912      	ldrh	r2, [r2, #8]
 806c278:	4293      	cmp	r3, r2
 806c27a:	f0c0 8088 	bcc.w	806c38e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 806c27e:	687b      	ldr	r3, [r7, #4]
 806c280:	2200      	movs	r2, #0
 806c282:	61da      	str	r2, [r3, #28]
 806c284:	2304      	movs	r3, #4
 806c286:	e08f      	b.n	806c3a8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 806c288:	68bb      	ldr	r3, [r7, #8]
 806c28a:	0a5b      	lsrs	r3, r3, #9
 806c28c:	68fa      	ldr	r2, [r7, #12]
 806c28e:	8952      	ldrh	r2, [r2, #10]
 806c290:	3a01      	subs	r2, #1
 806c292:	4013      	ands	r3, r2
 806c294:	2b00      	cmp	r3, #0
 806c296:	d17a      	bne.n	806c38e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 806c298:	687a      	ldr	r2, [r7, #4]
 806c29a:	687b      	ldr	r3, [r7, #4]
 806c29c:	699b      	ldr	r3, [r3, #24]
 806c29e:	4619      	mov	r1, r3
 806c2a0:	4610      	mov	r0, r2
 806c2a2:	f7ff fc80 	bl	806bba6 <get_fat>
 806c2a6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 806c2a8:	697b      	ldr	r3, [r7, #20]
 806c2aa:	2b01      	cmp	r3, #1
 806c2ac:	d801      	bhi.n	806c2b2 <dir_next+0x8c>
 806c2ae:	2302      	movs	r3, #2
 806c2b0:	e07a      	b.n	806c3a8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 806c2b2:	697b      	ldr	r3, [r7, #20]
 806c2b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806c2b8:	d101      	bne.n	806c2be <dir_next+0x98>
 806c2ba:	2301      	movs	r3, #1
 806c2bc:	e074      	b.n	806c3a8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 806c2be:	68fb      	ldr	r3, [r7, #12]
 806c2c0:	699b      	ldr	r3, [r3, #24]
 806c2c2:	697a      	ldr	r2, [r7, #20]
 806c2c4:	429a      	cmp	r2, r3
 806c2c6:	d358      	bcc.n	806c37a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 806c2c8:	683b      	ldr	r3, [r7, #0]
 806c2ca:	2b00      	cmp	r3, #0
 806c2cc:	d104      	bne.n	806c2d8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 806c2ce:	687b      	ldr	r3, [r7, #4]
 806c2d0:	2200      	movs	r2, #0
 806c2d2:	61da      	str	r2, [r3, #28]
 806c2d4:	2304      	movs	r3, #4
 806c2d6:	e067      	b.n	806c3a8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 806c2d8:	687a      	ldr	r2, [r7, #4]
 806c2da:	687b      	ldr	r3, [r7, #4]
 806c2dc:	699b      	ldr	r3, [r3, #24]
 806c2de:	4619      	mov	r1, r3
 806c2e0:	4610      	mov	r0, r2
 806c2e2:	f7ff fe59 	bl	806bf98 <create_chain>
 806c2e6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 806c2e8:	697b      	ldr	r3, [r7, #20]
 806c2ea:	2b00      	cmp	r3, #0
 806c2ec:	d101      	bne.n	806c2f2 <dir_next+0xcc>
 806c2ee:	2307      	movs	r3, #7
 806c2f0:	e05a      	b.n	806c3a8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 806c2f2:	697b      	ldr	r3, [r7, #20]
 806c2f4:	2b01      	cmp	r3, #1
 806c2f6:	d101      	bne.n	806c2fc <dir_next+0xd6>
 806c2f8:	2302      	movs	r3, #2
 806c2fa:	e055      	b.n	806c3a8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 806c2fc:	697b      	ldr	r3, [r7, #20]
 806c2fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806c302:	d101      	bne.n	806c308 <dir_next+0xe2>
 806c304:	2301      	movs	r3, #1
 806c306:	e04f      	b.n	806c3a8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 806c308:	68f8      	ldr	r0, [r7, #12]
 806c30a:	f7ff fb4d 	bl	806b9a8 <sync_window>
 806c30e:	4603      	mov	r3, r0
 806c310:	2b00      	cmp	r3, #0
 806c312:	d001      	beq.n	806c318 <dir_next+0xf2>
 806c314:	2301      	movs	r3, #1
 806c316:	e047      	b.n	806c3a8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 806c318:	68fb      	ldr	r3, [r7, #12]
 806c31a:	3334      	adds	r3, #52	; 0x34
 806c31c:	f44f 7200 	mov.w	r2, #512	; 0x200
 806c320:	2100      	movs	r1, #0
 806c322:	4618      	mov	r0, r3
 806c324:	f7ff f945 	bl	806b5b2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 806c328:	2300      	movs	r3, #0
 806c32a:	613b      	str	r3, [r7, #16]
 806c32c:	6979      	ldr	r1, [r7, #20]
 806c32e:	68f8      	ldr	r0, [r7, #12]
 806c330:	f7ff fc1a 	bl	806bb68 <clust2sect>
 806c334:	4602      	mov	r2, r0
 806c336:	68fb      	ldr	r3, [r7, #12]
 806c338:	631a      	str	r2, [r3, #48]	; 0x30
 806c33a:	e012      	b.n	806c362 <dir_next+0x13c>
						fs->wflag = 1;
 806c33c:	68fb      	ldr	r3, [r7, #12]
 806c33e:	2201      	movs	r2, #1
 806c340:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 806c342:	68f8      	ldr	r0, [r7, #12]
 806c344:	f7ff fb30 	bl	806b9a8 <sync_window>
 806c348:	4603      	mov	r3, r0
 806c34a:	2b00      	cmp	r3, #0
 806c34c:	d001      	beq.n	806c352 <dir_next+0x12c>
 806c34e:	2301      	movs	r3, #1
 806c350:	e02a      	b.n	806c3a8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 806c352:	693b      	ldr	r3, [r7, #16]
 806c354:	3301      	adds	r3, #1
 806c356:	613b      	str	r3, [r7, #16]
 806c358:	68fb      	ldr	r3, [r7, #12]
 806c35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806c35c:	1c5a      	adds	r2, r3, #1
 806c35e:	68fb      	ldr	r3, [r7, #12]
 806c360:	631a      	str	r2, [r3, #48]	; 0x30
 806c362:	68fb      	ldr	r3, [r7, #12]
 806c364:	895b      	ldrh	r3, [r3, #10]
 806c366:	461a      	mov	r2, r3
 806c368:	693b      	ldr	r3, [r7, #16]
 806c36a:	4293      	cmp	r3, r2
 806c36c:	d3e6      	bcc.n	806c33c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 806c36e:	68fb      	ldr	r3, [r7, #12]
 806c370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 806c372:	693b      	ldr	r3, [r7, #16]
 806c374:	1ad2      	subs	r2, r2, r3
 806c376:	68fb      	ldr	r3, [r7, #12]
 806c378:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 806c37a:	687b      	ldr	r3, [r7, #4]
 806c37c:	697a      	ldr	r2, [r7, #20]
 806c37e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 806c380:	6979      	ldr	r1, [r7, #20]
 806c382:	68f8      	ldr	r0, [r7, #12]
 806c384:	f7ff fbf0 	bl	806bb68 <clust2sect>
 806c388:	4602      	mov	r2, r0
 806c38a:	687b      	ldr	r3, [r7, #4]
 806c38c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 806c38e:	687b      	ldr	r3, [r7, #4]
 806c390:	68ba      	ldr	r2, [r7, #8]
 806c392:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 806c394:	68fb      	ldr	r3, [r7, #12]
 806c396:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806c39a:	68bb      	ldr	r3, [r7, #8]
 806c39c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806c3a0:	441a      	add	r2, r3
 806c3a2:	687b      	ldr	r3, [r7, #4]
 806c3a4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 806c3a6:	2300      	movs	r3, #0
}
 806c3a8:	4618      	mov	r0, r3
 806c3aa:	3718      	adds	r7, #24
 806c3ac:	46bd      	mov	sp, r7
 806c3ae:	bd80      	pop	{r7, pc}

0806c3b0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 806c3b0:	b580      	push	{r7, lr}
 806c3b2:	b086      	sub	sp, #24
 806c3b4:	af00      	add	r7, sp, #0
 806c3b6:	6078      	str	r0, [r7, #4]
 806c3b8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 806c3ba:	687b      	ldr	r3, [r7, #4]
 806c3bc:	681b      	ldr	r3, [r3, #0]
 806c3be:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 806c3c0:	2100      	movs	r1, #0
 806c3c2:	6878      	ldr	r0, [r7, #4]
 806c3c4:	f7ff feb4 	bl	806c130 <dir_sdi>
 806c3c8:	4603      	mov	r3, r0
 806c3ca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 806c3cc:	7dfb      	ldrb	r3, [r7, #23]
 806c3ce:	2b00      	cmp	r3, #0
 806c3d0:	d12b      	bne.n	806c42a <dir_alloc+0x7a>
		n = 0;
 806c3d2:	2300      	movs	r3, #0
 806c3d4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 806c3d6:	687b      	ldr	r3, [r7, #4]
 806c3d8:	69db      	ldr	r3, [r3, #28]
 806c3da:	4619      	mov	r1, r3
 806c3dc:	68f8      	ldr	r0, [r7, #12]
 806c3de:	f7ff fb27 	bl	806ba30 <move_window>
 806c3e2:	4603      	mov	r3, r0
 806c3e4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 806c3e6:	7dfb      	ldrb	r3, [r7, #23]
 806c3e8:	2b00      	cmp	r3, #0
 806c3ea:	d11d      	bne.n	806c428 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 806c3ec:	687b      	ldr	r3, [r7, #4]
 806c3ee:	6a1b      	ldr	r3, [r3, #32]
 806c3f0:	781b      	ldrb	r3, [r3, #0]
 806c3f2:	2be5      	cmp	r3, #229	; 0xe5
 806c3f4:	d004      	beq.n	806c400 <dir_alloc+0x50>
 806c3f6:	687b      	ldr	r3, [r7, #4]
 806c3f8:	6a1b      	ldr	r3, [r3, #32]
 806c3fa:	781b      	ldrb	r3, [r3, #0]
 806c3fc:	2b00      	cmp	r3, #0
 806c3fe:	d107      	bne.n	806c410 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 806c400:	693b      	ldr	r3, [r7, #16]
 806c402:	3301      	adds	r3, #1
 806c404:	613b      	str	r3, [r7, #16]
 806c406:	693a      	ldr	r2, [r7, #16]
 806c408:	683b      	ldr	r3, [r7, #0]
 806c40a:	429a      	cmp	r2, r3
 806c40c:	d102      	bne.n	806c414 <dir_alloc+0x64>
 806c40e:	e00c      	b.n	806c42a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 806c410:	2300      	movs	r3, #0
 806c412:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 806c414:	2101      	movs	r1, #1
 806c416:	6878      	ldr	r0, [r7, #4]
 806c418:	f7ff ff05 	bl	806c226 <dir_next>
 806c41c:	4603      	mov	r3, r0
 806c41e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 806c420:	7dfb      	ldrb	r3, [r7, #23]
 806c422:	2b00      	cmp	r3, #0
 806c424:	d0d7      	beq.n	806c3d6 <dir_alloc+0x26>
 806c426:	e000      	b.n	806c42a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 806c428:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 806c42a:	7dfb      	ldrb	r3, [r7, #23]
 806c42c:	2b04      	cmp	r3, #4
 806c42e:	d101      	bne.n	806c434 <dir_alloc+0x84>
 806c430:	2307      	movs	r3, #7
 806c432:	75fb      	strb	r3, [r7, #23]
	return res;
 806c434:	7dfb      	ldrb	r3, [r7, #23]
}
 806c436:	4618      	mov	r0, r3
 806c438:	3718      	adds	r7, #24
 806c43a:	46bd      	mov	sp, r7
 806c43c:	bd80      	pop	{r7, pc}

0806c43e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 806c43e:	b580      	push	{r7, lr}
 806c440:	b084      	sub	sp, #16
 806c442:	af00      	add	r7, sp, #0
 806c444:	6078      	str	r0, [r7, #4]
 806c446:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 806c448:	683b      	ldr	r3, [r7, #0]
 806c44a:	331a      	adds	r3, #26
 806c44c:	4618      	mov	r0, r3
 806c44e:	f7ff f80d 	bl	806b46c <ld_word>
 806c452:	4603      	mov	r3, r0
 806c454:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 806c456:	687b      	ldr	r3, [r7, #4]
 806c458:	781b      	ldrb	r3, [r3, #0]
 806c45a:	2b03      	cmp	r3, #3
 806c45c:	d109      	bne.n	806c472 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 806c45e:	683b      	ldr	r3, [r7, #0]
 806c460:	3314      	adds	r3, #20
 806c462:	4618      	mov	r0, r3
 806c464:	f7ff f802 	bl	806b46c <ld_word>
 806c468:	4603      	mov	r3, r0
 806c46a:	041b      	lsls	r3, r3, #16
 806c46c:	68fa      	ldr	r2, [r7, #12]
 806c46e:	4313      	orrs	r3, r2
 806c470:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 806c472:	68fb      	ldr	r3, [r7, #12]
}
 806c474:	4618      	mov	r0, r3
 806c476:	3710      	adds	r7, #16
 806c478:	46bd      	mov	sp, r7
 806c47a:	bd80      	pop	{r7, pc}

0806c47c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 806c47c:	b580      	push	{r7, lr}
 806c47e:	b084      	sub	sp, #16
 806c480:	af00      	add	r7, sp, #0
 806c482:	60f8      	str	r0, [r7, #12]
 806c484:	60b9      	str	r1, [r7, #8]
 806c486:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 806c488:	68bb      	ldr	r3, [r7, #8]
 806c48a:	331a      	adds	r3, #26
 806c48c:	687a      	ldr	r2, [r7, #4]
 806c48e:	b292      	uxth	r2, r2
 806c490:	4611      	mov	r1, r2
 806c492:	4618      	mov	r0, r3
 806c494:	f7ff f825 	bl	806b4e2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 806c498:	68fb      	ldr	r3, [r7, #12]
 806c49a:	781b      	ldrb	r3, [r3, #0]
 806c49c:	2b03      	cmp	r3, #3
 806c49e:	d109      	bne.n	806c4b4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 806c4a0:	68bb      	ldr	r3, [r7, #8]
 806c4a2:	f103 0214 	add.w	r2, r3, #20
 806c4a6:	687b      	ldr	r3, [r7, #4]
 806c4a8:	0c1b      	lsrs	r3, r3, #16
 806c4aa:	b29b      	uxth	r3, r3
 806c4ac:	4619      	mov	r1, r3
 806c4ae:	4610      	mov	r0, r2
 806c4b0:	f7ff f817 	bl	806b4e2 <st_word>
	}
}
 806c4b4:	bf00      	nop
 806c4b6:	3710      	adds	r7, #16
 806c4b8:	46bd      	mov	sp, r7
 806c4ba:	bd80      	pop	{r7, pc}

0806c4bc <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 806c4bc:	b580      	push	{r7, lr}
 806c4be:	b086      	sub	sp, #24
 806c4c0:	af00      	add	r7, sp, #0
 806c4c2:	6078      	str	r0, [r7, #4]
 806c4c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 806c4c6:	2304      	movs	r3, #4
 806c4c8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 806c4ca:	687b      	ldr	r3, [r7, #4]
 806c4cc:	681b      	ldr	r3, [r3, #0]
 806c4ce:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 806c4d0:	e03c      	b.n	806c54c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 806c4d2:	687b      	ldr	r3, [r7, #4]
 806c4d4:	69db      	ldr	r3, [r3, #28]
 806c4d6:	4619      	mov	r1, r3
 806c4d8:	6938      	ldr	r0, [r7, #16]
 806c4da:	f7ff faa9 	bl	806ba30 <move_window>
 806c4de:	4603      	mov	r3, r0
 806c4e0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 806c4e2:	7dfb      	ldrb	r3, [r7, #23]
 806c4e4:	2b00      	cmp	r3, #0
 806c4e6:	d136      	bne.n	806c556 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 806c4e8:	687b      	ldr	r3, [r7, #4]
 806c4ea:	6a1b      	ldr	r3, [r3, #32]
 806c4ec:	781b      	ldrb	r3, [r3, #0]
 806c4ee:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 806c4f0:	7bfb      	ldrb	r3, [r7, #15]
 806c4f2:	2b00      	cmp	r3, #0
 806c4f4:	d102      	bne.n	806c4fc <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 806c4f6:	2304      	movs	r3, #4
 806c4f8:	75fb      	strb	r3, [r7, #23]
 806c4fa:	e031      	b.n	806c560 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 806c4fc:	687b      	ldr	r3, [r7, #4]
 806c4fe:	6a1b      	ldr	r3, [r3, #32]
 806c500:	330b      	adds	r3, #11
 806c502:	781b      	ldrb	r3, [r3, #0]
 806c504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 806c508:	73bb      	strb	r3, [r7, #14]
 806c50a:	687b      	ldr	r3, [r7, #4]
 806c50c:	7bba      	ldrb	r2, [r7, #14]
 806c50e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 806c510:	7bfb      	ldrb	r3, [r7, #15]
 806c512:	2be5      	cmp	r3, #229	; 0xe5
 806c514:	d011      	beq.n	806c53a <dir_read+0x7e>
 806c516:	7bfb      	ldrb	r3, [r7, #15]
 806c518:	2b2e      	cmp	r3, #46	; 0x2e
 806c51a:	d00e      	beq.n	806c53a <dir_read+0x7e>
 806c51c:	7bbb      	ldrb	r3, [r7, #14]
 806c51e:	2b0f      	cmp	r3, #15
 806c520:	d00b      	beq.n	806c53a <dir_read+0x7e>
 806c522:	7bbb      	ldrb	r3, [r7, #14]
 806c524:	f023 0320 	bic.w	r3, r3, #32
 806c528:	2b08      	cmp	r3, #8
 806c52a:	bf0c      	ite	eq
 806c52c:	2301      	moveq	r3, #1
 806c52e:	2300      	movne	r3, #0
 806c530:	b2db      	uxtb	r3, r3
 806c532:	461a      	mov	r2, r3
 806c534:	683b      	ldr	r3, [r7, #0]
 806c536:	4293      	cmp	r3, r2
 806c538:	d00f      	beq.n	806c55a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 806c53a:	2100      	movs	r1, #0
 806c53c:	6878      	ldr	r0, [r7, #4]
 806c53e:	f7ff fe72 	bl	806c226 <dir_next>
 806c542:	4603      	mov	r3, r0
 806c544:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 806c546:	7dfb      	ldrb	r3, [r7, #23]
 806c548:	2b00      	cmp	r3, #0
 806c54a:	d108      	bne.n	806c55e <dir_read+0xa2>
	while (dp->sect) {
 806c54c:	687b      	ldr	r3, [r7, #4]
 806c54e:	69db      	ldr	r3, [r3, #28]
 806c550:	2b00      	cmp	r3, #0
 806c552:	d1be      	bne.n	806c4d2 <dir_read+0x16>
 806c554:	e004      	b.n	806c560 <dir_read+0xa4>
		if (res != FR_OK) break;
 806c556:	bf00      	nop
 806c558:	e002      	b.n	806c560 <dir_read+0xa4>
				break;
 806c55a:	bf00      	nop
 806c55c:	e000      	b.n	806c560 <dir_read+0xa4>
		if (res != FR_OK) break;
 806c55e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 806c560:	7dfb      	ldrb	r3, [r7, #23]
 806c562:	2b00      	cmp	r3, #0
 806c564:	d002      	beq.n	806c56c <dir_read+0xb0>
 806c566:	687b      	ldr	r3, [r7, #4]
 806c568:	2200      	movs	r2, #0
 806c56a:	61da      	str	r2, [r3, #28]
	return res;
 806c56c:	7dfb      	ldrb	r3, [r7, #23]
}
 806c56e:	4618      	mov	r0, r3
 806c570:	3718      	adds	r7, #24
 806c572:	46bd      	mov	sp, r7
 806c574:	bd80      	pop	{r7, pc}

0806c576 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 806c576:	b580      	push	{r7, lr}
 806c578:	b086      	sub	sp, #24
 806c57a:	af00      	add	r7, sp, #0
 806c57c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 806c57e:	687b      	ldr	r3, [r7, #4]
 806c580:	681b      	ldr	r3, [r3, #0]
 806c582:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 806c584:	2100      	movs	r1, #0
 806c586:	6878      	ldr	r0, [r7, #4]
 806c588:	f7ff fdd2 	bl	806c130 <dir_sdi>
 806c58c:	4603      	mov	r3, r0
 806c58e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 806c590:	7dfb      	ldrb	r3, [r7, #23]
 806c592:	2b00      	cmp	r3, #0
 806c594:	d001      	beq.n	806c59a <dir_find+0x24>
 806c596:	7dfb      	ldrb	r3, [r7, #23]
 806c598:	e03e      	b.n	806c618 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 806c59a:	687b      	ldr	r3, [r7, #4]
 806c59c:	69db      	ldr	r3, [r3, #28]
 806c59e:	4619      	mov	r1, r3
 806c5a0:	6938      	ldr	r0, [r7, #16]
 806c5a2:	f7ff fa45 	bl	806ba30 <move_window>
 806c5a6:	4603      	mov	r3, r0
 806c5a8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 806c5aa:	7dfb      	ldrb	r3, [r7, #23]
 806c5ac:	2b00      	cmp	r3, #0
 806c5ae:	d12f      	bne.n	806c610 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 806c5b0:	687b      	ldr	r3, [r7, #4]
 806c5b2:	6a1b      	ldr	r3, [r3, #32]
 806c5b4:	781b      	ldrb	r3, [r3, #0]
 806c5b6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 806c5b8:	7bfb      	ldrb	r3, [r7, #15]
 806c5ba:	2b00      	cmp	r3, #0
 806c5bc:	d102      	bne.n	806c5c4 <dir_find+0x4e>
 806c5be:	2304      	movs	r3, #4
 806c5c0:	75fb      	strb	r3, [r7, #23]
 806c5c2:	e028      	b.n	806c616 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 806c5c4:	687b      	ldr	r3, [r7, #4]
 806c5c6:	6a1b      	ldr	r3, [r3, #32]
 806c5c8:	330b      	adds	r3, #11
 806c5ca:	781b      	ldrb	r3, [r3, #0]
 806c5cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 806c5d0:	b2da      	uxtb	r2, r3
 806c5d2:	687b      	ldr	r3, [r7, #4]
 806c5d4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 806c5d6:	687b      	ldr	r3, [r7, #4]
 806c5d8:	6a1b      	ldr	r3, [r3, #32]
 806c5da:	330b      	adds	r3, #11
 806c5dc:	781b      	ldrb	r3, [r3, #0]
 806c5de:	f003 0308 	and.w	r3, r3, #8
 806c5e2:	2b00      	cmp	r3, #0
 806c5e4:	d10a      	bne.n	806c5fc <dir_find+0x86>
 806c5e6:	687b      	ldr	r3, [r7, #4]
 806c5e8:	6a18      	ldr	r0, [r3, #32]
 806c5ea:	687b      	ldr	r3, [r7, #4]
 806c5ec:	3324      	adds	r3, #36	; 0x24
 806c5ee:	220b      	movs	r2, #11
 806c5f0:	4619      	mov	r1, r3
 806c5f2:	f7fe fff9 	bl	806b5e8 <mem_cmp>
 806c5f6:	4603      	mov	r3, r0
 806c5f8:	2b00      	cmp	r3, #0
 806c5fa:	d00b      	beq.n	806c614 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 806c5fc:	2100      	movs	r1, #0
 806c5fe:	6878      	ldr	r0, [r7, #4]
 806c600:	f7ff fe11 	bl	806c226 <dir_next>
 806c604:	4603      	mov	r3, r0
 806c606:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 806c608:	7dfb      	ldrb	r3, [r7, #23]
 806c60a:	2b00      	cmp	r3, #0
 806c60c:	d0c5      	beq.n	806c59a <dir_find+0x24>
 806c60e:	e002      	b.n	806c616 <dir_find+0xa0>
		if (res != FR_OK) break;
 806c610:	bf00      	nop
 806c612:	e000      	b.n	806c616 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 806c614:	bf00      	nop

	return res;
 806c616:	7dfb      	ldrb	r3, [r7, #23]
}
 806c618:	4618      	mov	r0, r3
 806c61a:	3718      	adds	r7, #24
 806c61c:	46bd      	mov	sp, r7
 806c61e:	bd80      	pop	{r7, pc}

0806c620 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 806c620:	b580      	push	{r7, lr}
 806c622:	b084      	sub	sp, #16
 806c624:	af00      	add	r7, sp, #0
 806c626:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 806c628:	687b      	ldr	r3, [r7, #4]
 806c62a:	681b      	ldr	r3, [r3, #0]
 806c62c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 806c62e:	2101      	movs	r1, #1
 806c630:	6878      	ldr	r0, [r7, #4]
 806c632:	f7ff febd 	bl	806c3b0 <dir_alloc>
 806c636:	4603      	mov	r3, r0
 806c638:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 806c63a:	7bfb      	ldrb	r3, [r7, #15]
 806c63c:	2b00      	cmp	r3, #0
 806c63e:	d11c      	bne.n	806c67a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 806c640:	687b      	ldr	r3, [r7, #4]
 806c642:	69db      	ldr	r3, [r3, #28]
 806c644:	4619      	mov	r1, r3
 806c646:	68b8      	ldr	r0, [r7, #8]
 806c648:	f7ff f9f2 	bl	806ba30 <move_window>
 806c64c:	4603      	mov	r3, r0
 806c64e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 806c650:	7bfb      	ldrb	r3, [r7, #15]
 806c652:	2b00      	cmp	r3, #0
 806c654:	d111      	bne.n	806c67a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 806c656:	687b      	ldr	r3, [r7, #4]
 806c658:	6a1b      	ldr	r3, [r3, #32]
 806c65a:	2220      	movs	r2, #32
 806c65c:	2100      	movs	r1, #0
 806c65e:	4618      	mov	r0, r3
 806c660:	f7fe ffa7 	bl	806b5b2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 806c664:	687b      	ldr	r3, [r7, #4]
 806c666:	6a18      	ldr	r0, [r3, #32]
 806c668:	687b      	ldr	r3, [r7, #4]
 806c66a:	3324      	adds	r3, #36	; 0x24
 806c66c:	220b      	movs	r2, #11
 806c66e:	4619      	mov	r1, r3
 806c670:	f7fe ff7e 	bl	806b570 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 806c674:	68bb      	ldr	r3, [r7, #8]
 806c676:	2201      	movs	r2, #1
 806c678:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 806c67a:	7bfb      	ldrb	r3, [r7, #15]
}
 806c67c:	4618      	mov	r0, r3
 806c67e:	3710      	adds	r7, #16
 806c680:	46bd      	mov	sp, r7
 806c682:	bd80      	pop	{r7, pc}

0806c684 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 806c684:	b580      	push	{r7, lr}
 806c686:	b084      	sub	sp, #16
 806c688:	af00      	add	r7, sp, #0
 806c68a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 806c68c:	687b      	ldr	r3, [r7, #4]
 806c68e:	681b      	ldr	r3, [r3, #0]
 806c690:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 806c692:	687b      	ldr	r3, [r7, #4]
 806c694:	69db      	ldr	r3, [r3, #28]
 806c696:	4619      	mov	r1, r3
 806c698:	68f8      	ldr	r0, [r7, #12]
 806c69a:	f7ff f9c9 	bl	806ba30 <move_window>
 806c69e:	4603      	mov	r3, r0
 806c6a0:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 806c6a2:	7afb      	ldrb	r3, [r7, #11]
 806c6a4:	2b00      	cmp	r3, #0
 806c6a6:	d106      	bne.n	806c6b6 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 806c6a8:	687b      	ldr	r3, [r7, #4]
 806c6aa:	6a1b      	ldr	r3, [r3, #32]
 806c6ac:	22e5      	movs	r2, #229	; 0xe5
 806c6ae:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 806c6b0:	68fb      	ldr	r3, [r7, #12]
 806c6b2:	2201      	movs	r2, #1
 806c6b4:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 806c6b6:	7afb      	ldrb	r3, [r7, #11]
}
 806c6b8:	4618      	mov	r0, r3
 806c6ba:	3710      	adds	r7, #16
 806c6bc:	46bd      	mov	sp, r7
 806c6be:	bd80      	pop	{r7, pc}

0806c6c0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 806c6c0:	b580      	push	{r7, lr}
 806c6c2:	b088      	sub	sp, #32
 806c6c4:	af00      	add	r7, sp, #0
 806c6c6:	6078      	str	r0, [r7, #4]
 806c6c8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 806c6ca:	683b      	ldr	r3, [r7, #0]
 806c6cc:	681b      	ldr	r3, [r3, #0]
 806c6ce:	60fb      	str	r3, [r7, #12]
 806c6d0:	687b      	ldr	r3, [r7, #4]
 806c6d2:	3324      	adds	r3, #36	; 0x24
 806c6d4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 806c6d6:	220b      	movs	r2, #11
 806c6d8:	2120      	movs	r1, #32
 806c6da:	68b8      	ldr	r0, [r7, #8]
 806c6dc:	f7fe ff69 	bl	806b5b2 <mem_set>
	si = i = 0; ni = 8;
 806c6e0:	2300      	movs	r3, #0
 806c6e2:	613b      	str	r3, [r7, #16]
 806c6e4:	693b      	ldr	r3, [r7, #16]
 806c6e6:	61fb      	str	r3, [r7, #28]
 806c6e8:	2308      	movs	r3, #8
 806c6ea:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 806c6ec:	69fb      	ldr	r3, [r7, #28]
 806c6ee:	1c5a      	adds	r2, r3, #1
 806c6f0:	61fa      	str	r2, [r7, #28]
 806c6f2:	68fa      	ldr	r2, [r7, #12]
 806c6f4:	4413      	add	r3, r2
 806c6f6:	781b      	ldrb	r3, [r3, #0]
 806c6f8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 806c6fa:	7efb      	ldrb	r3, [r7, #27]
 806c6fc:	2b20      	cmp	r3, #32
 806c6fe:	d94e      	bls.n	806c79e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 806c700:	7efb      	ldrb	r3, [r7, #27]
 806c702:	2b2f      	cmp	r3, #47	; 0x2f
 806c704:	d006      	beq.n	806c714 <create_name+0x54>
 806c706:	7efb      	ldrb	r3, [r7, #27]
 806c708:	2b5c      	cmp	r3, #92	; 0x5c
 806c70a:	d110      	bne.n	806c72e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 806c70c:	e002      	b.n	806c714 <create_name+0x54>
 806c70e:	69fb      	ldr	r3, [r7, #28]
 806c710:	3301      	adds	r3, #1
 806c712:	61fb      	str	r3, [r7, #28]
 806c714:	68fa      	ldr	r2, [r7, #12]
 806c716:	69fb      	ldr	r3, [r7, #28]
 806c718:	4413      	add	r3, r2
 806c71a:	781b      	ldrb	r3, [r3, #0]
 806c71c:	2b2f      	cmp	r3, #47	; 0x2f
 806c71e:	d0f6      	beq.n	806c70e <create_name+0x4e>
 806c720:	68fa      	ldr	r2, [r7, #12]
 806c722:	69fb      	ldr	r3, [r7, #28]
 806c724:	4413      	add	r3, r2
 806c726:	781b      	ldrb	r3, [r3, #0]
 806c728:	2b5c      	cmp	r3, #92	; 0x5c
 806c72a:	d0f0      	beq.n	806c70e <create_name+0x4e>
			break;
 806c72c:	e038      	b.n	806c7a0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 806c72e:	7efb      	ldrb	r3, [r7, #27]
 806c730:	2b2e      	cmp	r3, #46	; 0x2e
 806c732:	d003      	beq.n	806c73c <create_name+0x7c>
 806c734:	693a      	ldr	r2, [r7, #16]
 806c736:	697b      	ldr	r3, [r7, #20]
 806c738:	429a      	cmp	r2, r3
 806c73a:	d30c      	bcc.n	806c756 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 806c73c:	697b      	ldr	r3, [r7, #20]
 806c73e:	2b0b      	cmp	r3, #11
 806c740:	d002      	beq.n	806c748 <create_name+0x88>
 806c742:	7efb      	ldrb	r3, [r7, #27]
 806c744:	2b2e      	cmp	r3, #46	; 0x2e
 806c746:	d001      	beq.n	806c74c <create_name+0x8c>
 806c748:	2306      	movs	r3, #6
 806c74a:	e044      	b.n	806c7d6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 806c74c:	2308      	movs	r3, #8
 806c74e:	613b      	str	r3, [r7, #16]
 806c750:	230b      	movs	r3, #11
 806c752:	617b      	str	r3, [r7, #20]
			continue;
 806c754:	e022      	b.n	806c79c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 806c756:	f997 301b 	ldrsb.w	r3, [r7, #27]
 806c75a:	2b00      	cmp	r3, #0
 806c75c:	da04      	bge.n	806c768 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 806c75e:	7efb      	ldrb	r3, [r7, #27]
 806c760:	3b80      	subs	r3, #128	; 0x80
 806c762:	4a1f      	ldr	r2, [pc, #124]	; (806c7e0 <create_name+0x120>)
 806c764:	5cd3      	ldrb	r3, [r2, r3]
 806c766:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 806c768:	7efb      	ldrb	r3, [r7, #27]
 806c76a:	4619      	mov	r1, r3
 806c76c:	481d      	ldr	r0, [pc, #116]	; (806c7e4 <create_name+0x124>)
 806c76e:	f7fe ff62 	bl	806b636 <chk_chr>
 806c772:	4603      	mov	r3, r0
 806c774:	2b00      	cmp	r3, #0
 806c776:	d001      	beq.n	806c77c <create_name+0xbc>
 806c778:	2306      	movs	r3, #6
 806c77a:	e02c      	b.n	806c7d6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 806c77c:	7efb      	ldrb	r3, [r7, #27]
 806c77e:	2b60      	cmp	r3, #96	; 0x60
 806c780:	d905      	bls.n	806c78e <create_name+0xce>
 806c782:	7efb      	ldrb	r3, [r7, #27]
 806c784:	2b7a      	cmp	r3, #122	; 0x7a
 806c786:	d802      	bhi.n	806c78e <create_name+0xce>
 806c788:	7efb      	ldrb	r3, [r7, #27]
 806c78a:	3b20      	subs	r3, #32
 806c78c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 806c78e:	693b      	ldr	r3, [r7, #16]
 806c790:	1c5a      	adds	r2, r3, #1
 806c792:	613a      	str	r2, [r7, #16]
 806c794:	68ba      	ldr	r2, [r7, #8]
 806c796:	4413      	add	r3, r2
 806c798:	7efa      	ldrb	r2, [r7, #27]
 806c79a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 806c79c:	e7a6      	b.n	806c6ec <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 806c79e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 806c7a0:	68fa      	ldr	r2, [r7, #12]
 806c7a2:	69fb      	ldr	r3, [r7, #28]
 806c7a4:	441a      	add	r2, r3
 806c7a6:	683b      	ldr	r3, [r7, #0]
 806c7a8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 806c7aa:	693b      	ldr	r3, [r7, #16]
 806c7ac:	2b00      	cmp	r3, #0
 806c7ae:	d101      	bne.n	806c7b4 <create_name+0xf4>
 806c7b0:	2306      	movs	r3, #6
 806c7b2:	e010      	b.n	806c7d6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 806c7b4:	68bb      	ldr	r3, [r7, #8]
 806c7b6:	781b      	ldrb	r3, [r3, #0]
 806c7b8:	2be5      	cmp	r3, #229	; 0xe5
 806c7ba:	d102      	bne.n	806c7c2 <create_name+0x102>
 806c7bc:	68bb      	ldr	r3, [r7, #8]
 806c7be:	2205      	movs	r2, #5
 806c7c0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 806c7c2:	7efb      	ldrb	r3, [r7, #27]
 806c7c4:	2b20      	cmp	r3, #32
 806c7c6:	d801      	bhi.n	806c7cc <create_name+0x10c>
 806c7c8:	2204      	movs	r2, #4
 806c7ca:	e000      	b.n	806c7ce <create_name+0x10e>
 806c7cc:	2200      	movs	r2, #0
 806c7ce:	68bb      	ldr	r3, [r7, #8]
 806c7d0:	330b      	adds	r3, #11
 806c7d2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 806c7d4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 806c7d6:	4618      	mov	r0, r3
 806c7d8:	3720      	adds	r7, #32
 806c7da:	46bd      	mov	sp, r7
 806c7dc:	bd80      	pop	{r7, pc}
 806c7de:	bf00      	nop
 806c7e0:	08077500 	.word	0x08077500
 806c7e4:	08077338 	.word	0x08077338

0806c7e8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 806c7e8:	b580      	push	{r7, lr}
 806c7ea:	b086      	sub	sp, #24
 806c7ec:	af00      	add	r7, sp, #0
 806c7ee:	6078      	str	r0, [r7, #4]
 806c7f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 806c7f2:	687b      	ldr	r3, [r7, #4]
 806c7f4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 806c7f6:	693b      	ldr	r3, [r7, #16]
 806c7f8:	681b      	ldr	r3, [r3, #0]
 806c7fa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 806c7fc:	e002      	b.n	806c804 <follow_path+0x1c>
 806c7fe:	683b      	ldr	r3, [r7, #0]
 806c800:	3301      	adds	r3, #1
 806c802:	603b      	str	r3, [r7, #0]
 806c804:	683b      	ldr	r3, [r7, #0]
 806c806:	781b      	ldrb	r3, [r3, #0]
 806c808:	2b2f      	cmp	r3, #47	; 0x2f
 806c80a:	d0f8      	beq.n	806c7fe <follow_path+0x16>
 806c80c:	683b      	ldr	r3, [r7, #0]
 806c80e:	781b      	ldrb	r3, [r3, #0]
 806c810:	2b5c      	cmp	r3, #92	; 0x5c
 806c812:	d0f4      	beq.n	806c7fe <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 806c814:	693b      	ldr	r3, [r7, #16]
 806c816:	2200      	movs	r2, #0
 806c818:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 806c81a:	683b      	ldr	r3, [r7, #0]
 806c81c:	781b      	ldrb	r3, [r3, #0]
 806c81e:	2b1f      	cmp	r3, #31
 806c820:	d80a      	bhi.n	806c838 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 806c822:	687b      	ldr	r3, [r7, #4]
 806c824:	2280      	movs	r2, #128	; 0x80
 806c826:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 806c82a:	2100      	movs	r1, #0
 806c82c:	6878      	ldr	r0, [r7, #4]
 806c82e:	f7ff fc7f 	bl	806c130 <dir_sdi>
 806c832:	4603      	mov	r3, r0
 806c834:	75fb      	strb	r3, [r7, #23]
 806c836:	e043      	b.n	806c8c0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 806c838:	463b      	mov	r3, r7
 806c83a:	4619      	mov	r1, r3
 806c83c:	6878      	ldr	r0, [r7, #4]
 806c83e:	f7ff ff3f 	bl	806c6c0 <create_name>
 806c842:	4603      	mov	r3, r0
 806c844:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 806c846:	7dfb      	ldrb	r3, [r7, #23]
 806c848:	2b00      	cmp	r3, #0
 806c84a:	d134      	bne.n	806c8b6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 806c84c:	6878      	ldr	r0, [r7, #4]
 806c84e:	f7ff fe92 	bl	806c576 <dir_find>
 806c852:	4603      	mov	r3, r0
 806c854:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 806c856:	687b      	ldr	r3, [r7, #4]
 806c858:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 806c85c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 806c85e:	7dfb      	ldrb	r3, [r7, #23]
 806c860:	2b00      	cmp	r3, #0
 806c862:	d00a      	beq.n	806c87a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 806c864:	7dfb      	ldrb	r3, [r7, #23]
 806c866:	2b04      	cmp	r3, #4
 806c868:	d127      	bne.n	806c8ba <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 806c86a:	7afb      	ldrb	r3, [r7, #11]
 806c86c:	f003 0304 	and.w	r3, r3, #4
 806c870:	2b00      	cmp	r3, #0
 806c872:	d122      	bne.n	806c8ba <follow_path+0xd2>
 806c874:	2305      	movs	r3, #5
 806c876:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 806c878:	e01f      	b.n	806c8ba <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 806c87a:	7afb      	ldrb	r3, [r7, #11]
 806c87c:	f003 0304 	and.w	r3, r3, #4
 806c880:	2b00      	cmp	r3, #0
 806c882:	d11c      	bne.n	806c8be <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 806c884:	693b      	ldr	r3, [r7, #16]
 806c886:	799b      	ldrb	r3, [r3, #6]
 806c888:	f003 0310 	and.w	r3, r3, #16
 806c88c:	2b00      	cmp	r3, #0
 806c88e:	d102      	bne.n	806c896 <follow_path+0xae>
				res = FR_NO_PATH; break;
 806c890:	2305      	movs	r3, #5
 806c892:	75fb      	strb	r3, [r7, #23]
 806c894:	e014      	b.n	806c8c0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 806c896:	68fb      	ldr	r3, [r7, #12]
 806c898:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806c89c:	687b      	ldr	r3, [r7, #4]
 806c89e:	695b      	ldr	r3, [r3, #20]
 806c8a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806c8a4:	4413      	add	r3, r2
 806c8a6:	4619      	mov	r1, r3
 806c8a8:	68f8      	ldr	r0, [r7, #12]
 806c8aa:	f7ff fdc8 	bl	806c43e <ld_clust>
 806c8ae:	4602      	mov	r2, r0
 806c8b0:	693b      	ldr	r3, [r7, #16]
 806c8b2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 806c8b4:	e7c0      	b.n	806c838 <follow_path+0x50>
			if (res != FR_OK) break;
 806c8b6:	bf00      	nop
 806c8b8:	e002      	b.n	806c8c0 <follow_path+0xd8>
				break;
 806c8ba:	bf00      	nop
 806c8bc:	e000      	b.n	806c8c0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 806c8be:	bf00      	nop
			}
		}
	}

	return res;
 806c8c0:	7dfb      	ldrb	r3, [r7, #23]
}
 806c8c2:	4618      	mov	r0, r3
 806c8c4:	3718      	adds	r7, #24
 806c8c6:	46bd      	mov	sp, r7
 806c8c8:	bd80      	pop	{r7, pc}

0806c8ca <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 806c8ca:	b480      	push	{r7}
 806c8cc:	b087      	sub	sp, #28
 806c8ce:	af00      	add	r7, sp, #0
 806c8d0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 806c8d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806c8d6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 806c8d8:	687b      	ldr	r3, [r7, #4]
 806c8da:	681b      	ldr	r3, [r3, #0]
 806c8dc:	2b00      	cmp	r3, #0
 806c8de:	d031      	beq.n	806c944 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 806c8e0:	687b      	ldr	r3, [r7, #4]
 806c8e2:	681b      	ldr	r3, [r3, #0]
 806c8e4:	617b      	str	r3, [r7, #20]
 806c8e6:	e002      	b.n	806c8ee <get_ldnumber+0x24>
 806c8e8:	697b      	ldr	r3, [r7, #20]
 806c8ea:	3301      	adds	r3, #1
 806c8ec:	617b      	str	r3, [r7, #20]
 806c8ee:	697b      	ldr	r3, [r7, #20]
 806c8f0:	781b      	ldrb	r3, [r3, #0]
 806c8f2:	2b20      	cmp	r3, #32
 806c8f4:	d903      	bls.n	806c8fe <get_ldnumber+0x34>
 806c8f6:	697b      	ldr	r3, [r7, #20]
 806c8f8:	781b      	ldrb	r3, [r3, #0]
 806c8fa:	2b3a      	cmp	r3, #58	; 0x3a
 806c8fc:	d1f4      	bne.n	806c8e8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 806c8fe:	697b      	ldr	r3, [r7, #20]
 806c900:	781b      	ldrb	r3, [r3, #0]
 806c902:	2b3a      	cmp	r3, #58	; 0x3a
 806c904:	d11c      	bne.n	806c940 <get_ldnumber+0x76>
			tp = *path;
 806c906:	687b      	ldr	r3, [r7, #4]
 806c908:	681b      	ldr	r3, [r3, #0]
 806c90a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 806c90c:	68fb      	ldr	r3, [r7, #12]
 806c90e:	1c5a      	adds	r2, r3, #1
 806c910:	60fa      	str	r2, [r7, #12]
 806c912:	781b      	ldrb	r3, [r3, #0]
 806c914:	3b30      	subs	r3, #48	; 0x30
 806c916:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 806c918:	68bb      	ldr	r3, [r7, #8]
 806c91a:	2b09      	cmp	r3, #9
 806c91c:	d80e      	bhi.n	806c93c <get_ldnumber+0x72>
 806c91e:	68fa      	ldr	r2, [r7, #12]
 806c920:	697b      	ldr	r3, [r7, #20]
 806c922:	429a      	cmp	r2, r3
 806c924:	d10a      	bne.n	806c93c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 806c926:	68bb      	ldr	r3, [r7, #8]
 806c928:	2b00      	cmp	r3, #0
 806c92a:	d107      	bne.n	806c93c <get_ldnumber+0x72>
					vol = (int)i;
 806c92c:	68bb      	ldr	r3, [r7, #8]
 806c92e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 806c930:	697b      	ldr	r3, [r7, #20]
 806c932:	3301      	adds	r3, #1
 806c934:	617b      	str	r3, [r7, #20]
 806c936:	687b      	ldr	r3, [r7, #4]
 806c938:	697a      	ldr	r2, [r7, #20]
 806c93a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 806c93c:	693b      	ldr	r3, [r7, #16]
 806c93e:	e002      	b.n	806c946 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 806c940:	2300      	movs	r3, #0
 806c942:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 806c944:	693b      	ldr	r3, [r7, #16]
}
 806c946:	4618      	mov	r0, r3
 806c948:	371c      	adds	r7, #28
 806c94a:	46bd      	mov	sp, r7
 806c94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 806c950:	4770      	bx	lr
	...

0806c954 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 806c954:	b580      	push	{r7, lr}
 806c956:	b082      	sub	sp, #8
 806c958:	af00      	add	r7, sp, #0
 806c95a:	6078      	str	r0, [r7, #4]
 806c95c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 806c95e:	687b      	ldr	r3, [r7, #4]
 806c960:	2200      	movs	r2, #0
 806c962:	70da      	strb	r2, [r3, #3]
 806c964:	687b      	ldr	r3, [r7, #4]
 806c966:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 806c96a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 806c96c:	6839      	ldr	r1, [r7, #0]
 806c96e:	6878      	ldr	r0, [r7, #4]
 806c970:	f7ff f85e 	bl	806ba30 <move_window>
 806c974:	4603      	mov	r3, r0
 806c976:	2b00      	cmp	r3, #0
 806c978:	d001      	beq.n	806c97e <check_fs+0x2a>
 806c97a:	2304      	movs	r3, #4
 806c97c:	e038      	b.n	806c9f0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 806c97e:	687b      	ldr	r3, [r7, #4]
 806c980:	3334      	adds	r3, #52	; 0x34
 806c982:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 806c986:	4618      	mov	r0, r3
 806c988:	f7fe fd70 	bl	806b46c <ld_word>
 806c98c:	4603      	mov	r3, r0
 806c98e:	461a      	mov	r2, r3
 806c990:	f64a 2355 	movw	r3, #43605	; 0xaa55
 806c994:	429a      	cmp	r2, r3
 806c996:	d001      	beq.n	806c99c <check_fs+0x48>
 806c998:	2303      	movs	r3, #3
 806c99a:	e029      	b.n	806c9f0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 806c99c:	687b      	ldr	r3, [r7, #4]
 806c99e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 806c9a2:	2be9      	cmp	r3, #233	; 0xe9
 806c9a4:	d009      	beq.n	806c9ba <check_fs+0x66>
 806c9a6:	687b      	ldr	r3, [r7, #4]
 806c9a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 806c9ac:	2beb      	cmp	r3, #235	; 0xeb
 806c9ae:	d11e      	bne.n	806c9ee <check_fs+0x9a>
 806c9b0:	687b      	ldr	r3, [r7, #4]
 806c9b2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 806c9b6:	2b90      	cmp	r3, #144	; 0x90
 806c9b8:	d119      	bne.n	806c9ee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 806c9ba:	687b      	ldr	r3, [r7, #4]
 806c9bc:	3334      	adds	r3, #52	; 0x34
 806c9be:	3336      	adds	r3, #54	; 0x36
 806c9c0:	4618      	mov	r0, r3
 806c9c2:	f7fe fd6b 	bl	806b49c <ld_dword>
 806c9c6:	4603      	mov	r3, r0
 806c9c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 806c9cc:	4a0a      	ldr	r2, [pc, #40]	; (806c9f8 <check_fs+0xa4>)
 806c9ce:	4293      	cmp	r3, r2
 806c9d0:	d101      	bne.n	806c9d6 <check_fs+0x82>
 806c9d2:	2300      	movs	r3, #0
 806c9d4:	e00c      	b.n	806c9f0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 806c9d6:	687b      	ldr	r3, [r7, #4]
 806c9d8:	3334      	adds	r3, #52	; 0x34
 806c9da:	3352      	adds	r3, #82	; 0x52
 806c9dc:	4618      	mov	r0, r3
 806c9de:	f7fe fd5d 	bl	806b49c <ld_dword>
 806c9e2:	4603      	mov	r3, r0
 806c9e4:	4a05      	ldr	r2, [pc, #20]	; (806c9fc <check_fs+0xa8>)
 806c9e6:	4293      	cmp	r3, r2
 806c9e8:	d101      	bne.n	806c9ee <check_fs+0x9a>
 806c9ea:	2300      	movs	r3, #0
 806c9ec:	e000      	b.n	806c9f0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 806c9ee:	2302      	movs	r3, #2
}
 806c9f0:	4618      	mov	r0, r3
 806c9f2:	3708      	adds	r7, #8
 806c9f4:	46bd      	mov	sp, r7
 806c9f6:	bd80      	pop	{r7, pc}
 806c9f8:	00544146 	.word	0x00544146
 806c9fc:	33544146 	.word	0x33544146

0806ca00 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 806ca00:	b580      	push	{r7, lr}
 806ca02:	b096      	sub	sp, #88	; 0x58
 806ca04:	af00      	add	r7, sp, #0
 806ca06:	60f8      	str	r0, [r7, #12]
 806ca08:	60b9      	str	r1, [r7, #8]
 806ca0a:	4613      	mov	r3, r2
 806ca0c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 806ca0e:	68bb      	ldr	r3, [r7, #8]
 806ca10:	2200      	movs	r2, #0
 806ca12:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 806ca14:	68f8      	ldr	r0, [r7, #12]
 806ca16:	f7ff ff58 	bl	806c8ca <get_ldnumber>
 806ca1a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 806ca1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 806ca1e:	2b00      	cmp	r3, #0
 806ca20:	da01      	bge.n	806ca26 <find_volume+0x26>
 806ca22:	230b      	movs	r3, #11
 806ca24:	e236      	b.n	806ce94 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 806ca26:	4aac      	ldr	r2, [pc, #688]	; (806ccd8 <find_volume+0x2d8>)
 806ca28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 806ca2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 806ca2e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 806ca30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ca32:	2b00      	cmp	r3, #0
 806ca34:	d101      	bne.n	806ca3a <find_volume+0x3a>
 806ca36:	230c      	movs	r3, #12
 806ca38:	e22c      	b.n	806ce94 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 806ca3a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 806ca3c:	f7fe fe16 	bl	806b66c <lock_fs>
 806ca40:	4603      	mov	r3, r0
 806ca42:	2b00      	cmp	r3, #0
 806ca44:	d101      	bne.n	806ca4a <find_volume+0x4a>
 806ca46:	230f      	movs	r3, #15
 806ca48:	e224      	b.n	806ce94 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 806ca4a:	68bb      	ldr	r3, [r7, #8]
 806ca4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 806ca4e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 806ca50:	79fb      	ldrb	r3, [r7, #7]
 806ca52:	f023 0301 	bic.w	r3, r3, #1
 806ca56:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 806ca58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ca5a:	781b      	ldrb	r3, [r3, #0]
 806ca5c:	2b00      	cmp	r3, #0
 806ca5e:	d01a      	beq.n	806ca96 <find_volume+0x96>
		stat = disk_status(fs->drv);
 806ca60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ca62:	785b      	ldrb	r3, [r3, #1]
 806ca64:	4618      	mov	r0, r3
 806ca66:	f7fe fc63 	bl	806b330 <disk_status>
 806ca6a:	4603      	mov	r3, r0
 806ca6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 806ca70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806ca74:	f003 0301 	and.w	r3, r3, #1
 806ca78:	2b00      	cmp	r3, #0
 806ca7a:	d10c      	bne.n	806ca96 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 806ca7c:	79fb      	ldrb	r3, [r7, #7]
 806ca7e:	2b00      	cmp	r3, #0
 806ca80:	d007      	beq.n	806ca92 <find_volume+0x92>
 806ca82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806ca86:	f003 0304 	and.w	r3, r3, #4
 806ca8a:	2b00      	cmp	r3, #0
 806ca8c:	d001      	beq.n	806ca92 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 806ca8e:	230a      	movs	r3, #10
 806ca90:	e200      	b.n	806ce94 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 806ca92:	2300      	movs	r3, #0
 806ca94:	e1fe      	b.n	806ce94 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 806ca96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ca98:	2200      	movs	r2, #0
 806ca9a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 806ca9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 806ca9e:	b2da      	uxtb	r2, r3
 806caa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806caa2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 806caa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806caa6:	785b      	ldrb	r3, [r3, #1]
 806caa8:	4618      	mov	r0, r3
 806caaa:	f7fe fc5b 	bl	806b364 <disk_initialize>
 806caae:	4603      	mov	r3, r0
 806cab0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 806cab4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806cab8:	f003 0301 	and.w	r3, r3, #1
 806cabc:	2b00      	cmp	r3, #0
 806cabe:	d001      	beq.n	806cac4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 806cac0:	2303      	movs	r3, #3
 806cac2:	e1e7      	b.n	806ce94 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 806cac4:	79fb      	ldrb	r3, [r7, #7]
 806cac6:	2b00      	cmp	r3, #0
 806cac8:	d007      	beq.n	806cada <find_volume+0xda>
 806caca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806cace:	f003 0304 	and.w	r3, r3, #4
 806cad2:	2b00      	cmp	r3, #0
 806cad4:	d001      	beq.n	806cada <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 806cad6:	230a      	movs	r3, #10
 806cad8:	e1dc      	b.n	806ce94 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 806cada:	2300      	movs	r3, #0
 806cadc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 806cade:	6d39      	ldr	r1, [r7, #80]	; 0x50
 806cae0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 806cae2:	f7ff ff37 	bl	806c954 <check_fs>
 806cae6:	4603      	mov	r3, r0
 806cae8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 806caec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806caf0:	2b02      	cmp	r3, #2
 806caf2:	d14b      	bne.n	806cb8c <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 806caf4:	2300      	movs	r3, #0
 806caf6:	643b      	str	r3, [r7, #64]	; 0x40
 806caf8:	e01f      	b.n	806cb3a <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 806cafa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cafc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 806cb00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb02:	011b      	lsls	r3, r3, #4
 806cb04:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 806cb08:	4413      	add	r3, r2
 806cb0a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 806cb0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806cb0e:	3304      	adds	r3, #4
 806cb10:	781b      	ldrb	r3, [r3, #0]
 806cb12:	2b00      	cmp	r3, #0
 806cb14:	d006      	beq.n	806cb24 <find_volume+0x124>
 806cb16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806cb18:	3308      	adds	r3, #8
 806cb1a:	4618      	mov	r0, r3
 806cb1c:	f7fe fcbe 	bl	806b49c <ld_dword>
 806cb20:	4602      	mov	r2, r0
 806cb22:	e000      	b.n	806cb26 <find_volume+0x126>
 806cb24:	2200      	movs	r2, #0
 806cb26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb28:	009b      	lsls	r3, r3, #2
 806cb2a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 806cb2e:	440b      	add	r3, r1
 806cb30:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 806cb34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb36:	3301      	adds	r3, #1
 806cb38:	643b      	str	r3, [r7, #64]	; 0x40
 806cb3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb3c:	2b03      	cmp	r3, #3
 806cb3e:	d9dc      	bls.n	806cafa <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 806cb40:	2300      	movs	r3, #0
 806cb42:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 806cb44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb46:	2b00      	cmp	r3, #0
 806cb48:	d002      	beq.n	806cb50 <find_volume+0x150>
 806cb4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb4c:	3b01      	subs	r3, #1
 806cb4e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 806cb50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb52:	009b      	lsls	r3, r3, #2
 806cb54:	f107 0258 	add.w	r2, r7, #88	; 0x58
 806cb58:	4413      	add	r3, r2
 806cb5a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 806cb5e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 806cb60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 806cb62:	2b00      	cmp	r3, #0
 806cb64:	d005      	beq.n	806cb72 <find_volume+0x172>
 806cb66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 806cb68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 806cb6a:	f7ff fef3 	bl	806c954 <check_fs>
 806cb6e:	4603      	mov	r3, r0
 806cb70:	e000      	b.n	806cb74 <find_volume+0x174>
 806cb72:	2303      	movs	r3, #3
 806cb74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 806cb78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806cb7c:	2b01      	cmp	r3, #1
 806cb7e:	d905      	bls.n	806cb8c <find_volume+0x18c>
 806cb80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb82:	3301      	adds	r3, #1
 806cb84:	643b      	str	r3, [r7, #64]	; 0x40
 806cb86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 806cb88:	2b03      	cmp	r3, #3
 806cb8a:	d9e1      	bls.n	806cb50 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 806cb8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806cb90:	2b04      	cmp	r3, #4
 806cb92:	d101      	bne.n	806cb98 <find_volume+0x198>
 806cb94:	2301      	movs	r3, #1
 806cb96:	e17d      	b.n	806ce94 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 806cb98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806cb9c:	2b01      	cmp	r3, #1
 806cb9e:	d901      	bls.n	806cba4 <find_volume+0x1a4>
 806cba0:	230d      	movs	r3, #13
 806cba2:	e177      	b.n	806ce94 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 806cba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cba6:	3334      	adds	r3, #52	; 0x34
 806cba8:	330b      	adds	r3, #11
 806cbaa:	4618      	mov	r0, r3
 806cbac:	f7fe fc5e 	bl	806b46c <ld_word>
 806cbb0:	4603      	mov	r3, r0
 806cbb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 806cbb6:	d001      	beq.n	806cbbc <find_volume+0x1bc>
 806cbb8:	230d      	movs	r3, #13
 806cbba:	e16b      	b.n	806ce94 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 806cbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbbe:	3334      	adds	r3, #52	; 0x34
 806cbc0:	3316      	adds	r3, #22
 806cbc2:	4618      	mov	r0, r3
 806cbc4:	f7fe fc52 	bl	806b46c <ld_word>
 806cbc8:	4603      	mov	r3, r0
 806cbca:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 806cbcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 806cbce:	2b00      	cmp	r3, #0
 806cbd0:	d106      	bne.n	806cbe0 <find_volume+0x1e0>
 806cbd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbd4:	3334      	adds	r3, #52	; 0x34
 806cbd6:	3324      	adds	r3, #36	; 0x24
 806cbd8:	4618      	mov	r0, r3
 806cbda:	f7fe fc5f 	bl	806b49c <ld_dword>
 806cbde:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 806cbe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbe2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 806cbe4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 806cbe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbe8:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 806cbec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbee:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 806cbf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbf2:	789b      	ldrb	r3, [r3, #2]
 806cbf4:	2b01      	cmp	r3, #1
 806cbf6:	d005      	beq.n	806cc04 <find_volume+0x204>
 806cbf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cbfa:	789b      	ldrb	r3, [r3, #2]
 806cbfc:	2b02      	cmp	r3, #2
 806cbfe:	d001      	beq.n	806cc04 <find_volume+0x204>
 806cc00:	230d      	movs	r3, #13
 806cc02:	e147      	b.n	806ce94 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 806cc04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc06:	789b      	ldrb	r3, [r3, #2]
 806cc08:	461a      	mov	r2, r3
 806cc0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 806cc0c:	fb02 f303 	mul.w	r3, r2, r3
 806cc10:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 806cc12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 806cc18:	b29a      	uxth	r2, r3
 806cc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc1c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 806cc1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc20:	895b      	ldrh	r3, [r3, #10]
 806cc22:	2b00      	cmp	r3, #0
 806cc24:	d008      	beq.n	806cc38 <find_volume+0x238>
 806cc26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc28:	895b      	ldrh	r3, [r3, #10]
 806cc2a:	461a      	mov	r2, r3
 806cc2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc2e:	895b      	ldrh	r3, [r3, #10]
 806cc30:	3b01      	subs	r3, #1
 806cc32:	4013      	ands	r3, r2
 806cc34:	2b00      	cmp	r3, #0
 806cc36:	d001      	beq.n	806cc3c <find_volume+0x23c>
 806cc38:	230d      	movs	r3, #13
 806cc3a:	e12b      	b.n	806ce94 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 806cc3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc3e:	3334      	adds	r3, #52	; 0x34
 806cc40:	3311      	adds	r3, #17
 806cc42:	4618      	mov	r0, r3
 806cc44:	f7fe fc12 	bl	806b46c <ld_word>
 806cc48:	4603      	mov	r3, r0
 806cc4a:	461a      	mov	r2, r3
 806cc4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc4e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 806cc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc52:	891b      	ldrh	r3, [r3, #8]
 806cc54:	f003 030f 	and.w	r3, r3, #15
 806cc58:	b29b      	uxth	r3, r3
 806cc5a:	2b00      	cmp	r3, #0
 806cc5c:	d001      	beq.n	806cc62 <find_volume+0x262>
 806cc5e:	230d      	movs	r3, #13
 806cc60:	e118      	b.n	806ce94 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 806cc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc64:	3334      	adds	r3, #52	; 0x34
 806cc66:	3313      	adds	r3, #19
 806cc68:	4618      	mov	r0, r3
 806cc6a:	f7fe fbff 	bl	806b46c <ld_word>
 806cc6e:	4603      	mov	r3, r0
 806cc70:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 806cc72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 806cc74:	2b00      	cmp	r3, #0
 806cc76:	d106      	bne.n	806cc86 <find_volume+0x286>
 806cc78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc7a:	3334      	adds	r3, #52	; 0x34
 806cc7c:	3320      	adds	r3, #32
 806cc7e:	4618      	mov	r0, r3
 806cc80:	f7fe fc0c 	bl	806b49c <ld_dword>
 806cc84:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 806cc86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cc88:	3334      	adds	r3, #52	; 0x34
 806cc8a:	330e      	adds	r3, #14
 806cc8c:	4618      	mov	r0, r3
 806cc8e:	f7fe fbed 	bl	806b46c <ld_word>
 806cc92:	4603      	mov	r3, r0
 806cc94:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 806cc96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 806cc98:	2b00      	cmp	r3, #0
 806cc9a:	d101      	bne.n	806cca0 <find_volume+0x2a0>
 806cc9c:	230d      	movs	r3, #13
 806cc9e:	e0f9      	b.n	806ce94 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 806cca0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 806cca2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 806cca4:	4413      	add	r3, r2
 806cca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 806cca8:	8912      	ldrh	r2, [r2, #8]
 806ccaa:	0912      	lsrs	r2, r2, #4
 806ccac:	b292      	uxth	r2, r2
 806ccae:	4413      	add	r3, r2
 806ccb0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 806ccb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 806ccb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806ccb6:	429a      	cmp	r2, r3
 806ccb8:	d201      	bcs.n	806ccbe <find_volume+0x2be>
 806ccba:	230d      	movs	r3, #13
 806ccbc:	e0ea      	b.n	806ce94 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 806ccbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 806ccc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806ccc2:	1ad3      	subs	r3, r2, r3
 806ccc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 806ccc6:	8952      	ldrh	r2, [r2, #10]
 806ccc8:	fbb3 f3f2 	udiv	r3, r3, r2
 806cccc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 806ccce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806ccd0:	2b00      	cmp	r3, #0
 806ccd2:	d103      	bne.n	806ccdc <find_volume+0x2dc>
 806ccd4:	230d      	movs	r3, #13
 806ccd6:	e0dd      	b.n	806ce94 <find_volume+0x494>
 806ccd8:	20000424 	.word	0x20000424
		fmt = FS_FAT32;
 806ccdc:	2303      	movs	r3, #3
 806ccde:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 806cce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806cce4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 806cce8:	4293      	cmp	r3, r2
 806ccea:	d802      	bhi.n	806ccf2 <find_volume+0x2f2>
 806ccec:	2302      	movs	r3, #2
 806ccee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 806ccf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806ccf4:	f640 72f5 	movw	r2, #4085	; 0xff5
 806ccf8:	4293      	cmp	r3, r2
 806ccfa:	d802      	bhi.n	806cd02 <find_volume+0x302>
 806ccfc:	2301      	movs	r3, #1
 806ccfe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 806cd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806cd04:	1c9a      	adds	r2, r3, #2
 806cd06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd08:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 806cd0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd0c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 806cd0e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 806cd10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 806cd12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 806cd14:	441a      	add	r2, r3
 806cd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd18:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 806cd1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 806cd1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806cd1e:	441a      	add	r2, r3
 806cd20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd22:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 806cd24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806cd28:	2b03      	cmp	r3, #3
 806cd2a:	d11e      	bne.n	806cd6a <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 806cd2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd2e:	3334      	adds	r3, #52	; 0x34
 806cd30:	332a      	adds	r3, #42	; 0x2a
 806cd32:	4618      	mov	r0, r3
 806cd34:	f7fe fb9a 	bl	806b46c <ld_word>
 806cd38:	4603      	mov	r3, r0
 806cd3a:	2b00      	cmp	r3, #0
 806cd3c:	d001      	beq.n	806cd42 <find_volume+0x342>
 806cd3e:	230d      	movs	r3, #13
 806cd40:	e0a8      	b.n	806ce94 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 806cd42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd44:	891b      	ldrh	r3, [r3, #8]
 806cd46:	2b00      	cmp	r3, #0
 806cd48:	d001      	beq.n	806cd4e <find_volume+0x34e>
 806cd4a:	230d      	movs	r3, #13
 806cd4c:	e0a2      	b.n	806ce94 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 806cd4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd50:	3334      	adds	r3, #52	; 0x34
 806cd52:	332c      	adds	r3, #44	; 0x2c
 806cd54:	4618      	mov	r0, r3
 806cd56:	f7fe fba1 	bl	806b49c <ld_dword>
 806cd5a:	4602      	mov	r2, r0
 806cd5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd5e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 806cd60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd62:	699b      	ldr	r3, [r3, #24]
 806cd64:	009b      	lsls	r3, r3, #2
 806cd66:	647b      	str	r3, [r7, #68]	; 0x44
 806cd68:	e01f      	b.n	806cdaa <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 806cd6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd6c:	891b      	ldrh	r3, [r3, #8]
 806cd6e:	2b00      	cmp	r3, #0
 806cd70:	d101      	bne.n	806cd76 <find_volume+0x376>
 806cd72:	230d      	movs	r3, #13
 806cd74:	e08e      	b.n	806ce94 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 806cd76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 806cd7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 806cd7c:	441a      	add	r2, r3
 806cd7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd80:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 806cd82:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806cd86:	2b02      	cmp	r3, #2
 806cd88:	d103      	bne.n	806cd92 <find_volume+0x392>
 806cd8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd8c:	699b      	ldr	r3, [r3, #24]
 806cd8e:	005b      	lsls	r3, r3, #1
 806cd90:	e00a      	b.n	806cda8 <find_volume+0x3a8>
 806cd92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cd94:	699a      	ldr	r2, [r3, #24]
 806cd96:	4613      	mov	r3, r2
 806cd98:	005b      	lsls	r3, r3, #1
 806cd9a:	4413      	add	r3, r2
 806cd9c:	085a      	lsrs	r2, r3, #1
 806cd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cda0:	699b      	ldr	r3, [r3, #24]
 806cda2:	f003 0301 	and.w	r3, r3, #1
 806cda6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 806cda8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 806cdaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cdac:	69da      	ldr	r2, [r3, #28]
 806cdae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 806cdb0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 806cdb4:	0a5b      	lsrs	r3, r3, #9
 806cdb6:	429a      	cmp	r2, r3
 806cdb8:	d201      	bcs.n	806cdbe <find_volume+0x3be>
 806cdba:	230d      	movs	r3, #13
 806cdbc:	e06a      	b.n	806ce94 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 806cdbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cdc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 806cdc4:	615a      	str	r2, [r3, #20]
 806cdc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cdc8:	695a      	ldr	r2, [r3, #20]
 806cdca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cdcc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 806cdce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cdd0:	2280      	movs	r2, #128	; 0x80
 806cdd2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 806cdd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 806cdd8:	2b03      	cmp	r3, #3
 806cdda:	d149      	bne.n	806ce70 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 806cddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806cdde:	3334      	adds	r3, #52	; 0x34
 806cde0:	3330      	adds	r3, #48	; 0x30
 806cde2:	4618      	mov	r0, r3
 806cde4:	f7fe fb42 	bl	806b46c <ld_word>
 806cde8:	4603      	mov	r3, r0
 806cdea:	2b01      	cmp	r3, #1
 806cdec:	d140      	bne.n	806ce70 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 806cdee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 806cdf0:	3301      	adds	r3, #1
 806cdf2:	4619      	mov	r1, r3
 806cdf4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 806cdf6:	f7fe fe1b 	bl	806ba30 <move_window>
 806cdfa:	4603      	mov	r3, r0
 806cdfc:	2b00      	cmp	r3, #0
 806cdfe:	d137      	bne.n	806ce70 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 806ce00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce02:	2200      	movs	r2, #0
 806ce04:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 806ce06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce08:	3334      	adds	r3, #52	; 0x34
 806ce0a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 806ce0e:	4618      	mov	r0, r3
 806ce10:	f7fe fb2c 	bl	806b46c <ld_word>
 806ce14:	4603      	mov	r3, r0
 806ce16:	461a      	mov	r2, r3
 806ce18:	f64a 2355 	movw	r3, #43605	; 0xaa55
 806ce1c:	429a      	cmp	r2, r3
 806ce1e:	d127      	bne.n	806ce70 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 806ce20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce22:	3334      	adds	r3, #52	; 0x34
 806ce24:	4618      	mov	r0, r3
 806ce26:	f7fe fb39 	bl	806b49c <ld_dword>
 806ce2a:	4603      	mov	r3, r0
 806ce2c:	4a1b      	ldr	r2, [pc, #108]	; (806ce9c <find_volume+0x49c>)
 806ce2e:	4293      	cmp	r3, r2
 806ce30:	d11e      	bne.n	806ce70 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 806ce32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce34:	3334      	adds	r3, #52	; 0x34
 806ce36:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 806ce3a:	4618      	mov	r0, r3
 806ce3c:	f7fe fb2e 	bl	806b49c <ld_dword>
 806ce40:	4603      	mov	r3, r0
 806ce42:	4a17      	ldr	r2, [pc, #92]	; (806cea0 <find_volume+0x4a0>)
 806ce44:	4293      	cmp	r3, r2
 806ce46:	d113      	bne.n	806ce70 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 806ce48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce4a:	3334      	adds	r3, #52	; 0x34
 806ce4c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 806ce50:	4618      	mov	r0, r3
 806ce52:	f7fe fb23 	bl	806b49c <ld_dword>
 806ce56:	4602      	mov	r2, r0
 806ce58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce5a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 806ce5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce5e:	3334      	adds	r3, #52	; 0x34
 806ce60:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 806ce64:	4618      	mov	r0, r3
 806ce66:	f7fe fb19 	bl	806b49c <ld_dword>
 806ce6a:	4602      	mov	r2, r0
 806ce6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce6e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 806ce70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce72:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 806ce76:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 806ce78:	4b0a      	ldr	r3, [pc, #40]	; (806cea4 <find_volume+0x4a4>)
 806ce7a:	881b      	ldrh	r3, [r3, #0]
 806ce7c:	3301      	adds	r3, #1
 806ce7e:	b29a      	uxth	r2, r3
 806ce80:	4b08      	ldr	r3, [pc, #32]	; (806cea4 <find_volume+0x4a4>)
 806ce82:	801a      	strh	r2, [r3, #0]
 806ce84:	4b07      	ldr	r3, [pc, #28]	; (806cea4 <find_volume+0x4a4>)
 806ce86:	881a      	ldrh	r2, [r3, #0]
 806ce88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ce8a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 806ce8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 806ce8e:	f7fe fd67 	bl	806b960 <clear_lock>
#endif
	return FR_OK;
 806ce92:	2300      	movs	r3, #0
}
 806ce94:	4618      	mov	r0, r3
 806ce96:	3758      	adds	r7, #88	; 0x58
 806ce98:	46bd      	mov	sp, r7
 806ce9a:	bd80      	pop	{r7, pc}
 806ce9c:	41615252 	.word	0x41615252
 806cea0:	61417272 	.word	0x61417272
 806cea4:	20000428 	.word	0x20000428

0806cea8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 806cea8:	b580      	push	{r7, lr}
 806ceaa:	b084      	sub	sp, #16
 806ceac:	af00      	add	r7, sp, #0
 806ceae:	6078      	str	r0, [r7, #4]
 806ceb0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 806ceb2:	2309      	movs	r3, #9
 806ceb4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 806ceb6:	687b      	ldr	r3, [r7, #4]
 806ceb8:	2b00      	cmp	r3, #0
 806ceba:	d02e      	beq.n	806cf1a <validate+0x72>
 806cebc:	687b      	ldr	r3, [r7, #4]
 806cebe:	681b      	ldr	r3, [r3, #0]
 806cec0:	2b00      	cmp	r3, #0
 806cec2:	d02a      	beq.n	806cf1a <validate+0x72>
 806cec4:	687b      	ldr	r3, [r7, #4]
 806cec6:	681b      	ldr	r3, [r3, #0]
 806cec8:	781b      	ldrb	r3, [r3, #0]
 806ceca:	2b00      	cmp	r3, #0
 806cecc:	d025      	beq.n	806cf1a <validate+0x72>
 806cece:	687b      	ldr	r3, [r7, #4]
 806ced0:	889a      	ldrh	r2, [r3, #4]
 806ced2:	687b      	ldr	r3, [r7, #4]
 806ced4:	681b      	ldr	r3, [r3, #0]
 806ced6:	88db      	ldrh	r3, [r3, #6]
 806ced8:	429a      	cmp	r2, r3
 806ceda:	d11e      	bne.n	806cf1a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 806cedc:	687b      	ldr	r3, [r7, #4]
 806cede:	681b      	ldr	r3, [r3, #0]
 806cee0:	4618      	mov	r0, r3
 806cee2:	f7fe fbc3 	bl	806b66c <lock_fs>
 806cee6:	4603      	mov	r3, r0
 806cee8:	2b00      	cmp	r3, #0
 806ceea:	d014      	beq.n	806cf16 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 806ceec:	687b      	ldr	r3, [r7, #4]
 806ceee:	681b      	ldr	r3, [r3, #0]
 806cef0:	785b      	ldrb	r3, [r3, #1]
 806cef2:	4618      	mov	r0, r3
 806cef4:	f7fe fa1c 	bl	806b330 <disk_status>
 806cef8:	4603      	mov	r3, r0
 806cefa:	f003 0301 	and.w	r3, r3, #1
 806cefe:	2b00      	cmp	r3, #0
 806cf00:	d102      	bne.n	806cf08 <validate+0x60>
				res = FR_OK;
 806cf02:	2300      	movs	r3, #0
 806cf04:	73fb      	strb	r3, [r7, #15]
 806cf06:	e008      	b.n	806cf1a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 806cf08:	687b      	ldr	r3, [r7, #4]
 806cf0a:	681b      	ldr	r3, [r3, #0]
 806cf0c:	2100      	movs	r1, #0
 806cf0e:	4618      	mov	r0, r3
 806cf10:	f7fe fbc2 	bl	806b698 <unlock_fs>
 806cf14:	e001      	b.n	806cf1a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 806cf16:	230f      	movs	r3, #15
 806cf18:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 806cf1a:	7bfb      	ldrb	r3, [r7, #15]
 806cf1c:	2b00      	cmp	r3, #0
 806cf1e:	d102      	bne.n	806cf26 <validate+0x7e>
 806cf20:	687b      	ldr	r3, [r7, #4]
 806cf22:	681b      	ldr	r3, [r3, #0]
 806cf24:	e000      	b.n	806cf28 <validate+0x80>
 806cf26:	2300      	movs	r3, #0
 806cf28:	683a      	ldr	r2, [r7, #0]
 806cf2a:	6013      	str	r3, [r2, #0]
	return res;
 806cf2c:	7bfb      	ldrb	r3, [r7, #15]
}
 806cf2e:	4618      	mov	r0, r3
 806cf30:	3710      	adds	r7, #16
 806cf32:	46bd      	mov	sp, r7
 806cf34:	bd80      	pop	{r7, pc}
	...

0806cf38 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 806cf38:	b580      	push	{r7, lr}
 806cf3a:	b088      	sub	sp, #32
 806cf3c:	af00      	add	r7, sp, #0
 806cf3e:	60f8      	str	r0, [r7, #12]
 806cf40:	60b9      	str	r1, [r7, #8]
 806cf42:	4613      	mov	r3, r2
 806cf44:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 806cf46:	68bb      	ldr	r3, [r7, #8]
 806cf48:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 806cf4a:	f107 0310 	add.w	r3, r7, #16
 806cf4e:	4618      	mov	r0, r3
 806cf50:	f7ff fcbb 	bl	806c8ca <get_ldnumber>
 806cf54:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 806cf56:	69fb      	ldr	r3, [r7, #28]
 806cf58:	2b00      	cmp	r3, #0
 806cf5a:	da01      	bge.n	806cf60 <f_mount+0x28>
 806cf5c:	230b      	movs	r3, #11
 806cf5e:	e048      	b.n	806cff2 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 806cf60:	4a26      	ldr	r2, [pc, #152]	; (806cffc <f_mount+0xc4>)
 806cf62:	69fb      	ldr	r3, [r7, #28]
 806cf64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 806cf68:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 806cf6a:	69bb      	ldr	r3, [r7, #24]
 806cf6c:	2b00      	cmp	r3, #0
 806cf6e:	d00f      	beq.n	806cf90 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 806cf70:	69b8      	ldr	r0, [r7, #24]
 806cf72:	f7fe fcf5 	bl	806b960 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 806cf76:	69bb      	ldr	r3, [r7, #24]
 806cf78:	68db      	ldr	r3, [r3, #12]
 806cf7a:	4618      	mov	r0, r3
 806cf7c:	f000 ff34 	bl	806dde8 <ff_del_syncobj>
 806cf80:	4603      	mov	r3, r0
 806cf82:	2b00      	cmp	r3, #0
 806cf84:	d101      	bne.n	806cf8a <f_mount+0x52>
 806cf86:	2302      	movs	r3, #2
 806cf88:	e033      	b.n	806cff2 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 806cf8a:	69bb      	ldr	r3, [r7, #24]
 806cf8c:	2200      	movs	r2, #0
 806cf8e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 806cf90:	68fb      	ldr	r3, [r7, #12]
 806cf92:	2b00      	cmp	r3, #0
 806cf94:	d00f      	beq.n	806cfb6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 806cf96:	68fb      	ldr	r3, [r7, #12]
 806cf98:	2200      	movs	r2, #0
 806cf9a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 806cf9c:	69fb      	ldr	r3, [r7, #28]
 806cf9e:	b2da      	uxtb	r2, r3
 806cfa0:	68fb      	ldr	r3, [r7, #12]
 806cfa2:	330c      	adds	r3, #12
 806cfa4:	4619      	mov	r1, r3
 806cfa6:	4610      	mov	r0, r2
 806cfa8:	f000 ff03 	bl	806ddb2 <ff_cre_syncobj>
 806cfac:	4603      	mov	r3, r0
 806cfae:	2b00      	cmp	r3, #0
 806cfb0:	d101      	bne.n	806cfb6 <f_mount+0x7e>
 806cfb2:	2302      	movs	r3, #2
 806cfb4:	e01d      	b.n	806cff2 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 806cfb6:	68fa      	ldr	r2, [r7, #12]
 806cfb8:	4910      	ldr	r1, [pc, #64]	; (806cffc <f_mount+0xc4>)
 806cfba:	69fb      	ldr	r3, [r7, #28]
 806cfbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 806cfc0:	68fb      	ldr	r3, [r7, #12]
 806cfc2:	2b00      	cmp	r3, #0
 806cfc4:	d002      	beq.n	806cfcc <f_mount+0x94>
 806cfc6:	79fb      	ldrb	r3, [r7, #7]
 806cfc8:	2b01      	cmp	r3, #1
 806cfca:	d001      	beq.n	806cfd0 <f_mount+0x98>
 806cfcc:	2300      	movs	r3, #0
 806cfce:	e010      	b.n	806cff2 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 806cfd0:	f107 010c 	add.w	r1, r7, #12
 806cfd4:	f107 0308 	add.w	r3, r7, #8
 806cfd8:	2200      	movs	r2, #0
 806cfda:	4618      	mov	r0, r3
 806cfdc:	f7ff fd10 	bl	806ca00 <find_volume>
 806cfe0:	4603      	mov	r3, r0
 806cfe2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 806cfe4:	68fb      	ldr	r3, [r7, #12]
 806cfe6:	7dfa      	ldrb	r2, [r7, #23]
 806cfe8:	4611      	mov	r1, r2
 806cfea:	4618      	mov	r0, r3
 806cfec:	f7fe fb54 	bl	806b698 <unlock_fs>
 806cff0:	7dfb      	ldrb	r3, [r7, #23]
}
 806cff2:	4618      	mov	r0, r3
 806cff4:	3720      	adds	r7, #32
 806cff6:	46bd      	mov	sp, r7
 806cff8:	bd80      	pop	{r7, pc}
 806cffa:	bf00      	nop
 806cffc:	20000424 	.word	0x20000424

0806d000 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 806d000:	b580      	push	{r7, lr}
 806d002:	b098      	sub	sp, #96	; 0x60
 806d004:	af00      	add	r7, sp, #0
 806d006:	60f8      	str	r0, [r7, #12]
 806d008:	60b9      	str	r1, [r7, #8]
 806d00a:	4613      	mov	r3, r2
 806d00c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 806d00e:	68fb      	ldr	r3, [r7, #12]
 806d010:	2b00      	cmp	r3, #0
 806d012:	d101      	bne.n	806d018 <f_open+0x18>
 806d014:	2309      	movs	r3, #9
 806d016:	e1b4      	b.n	806d382 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 806d018:	79fb      	ldrb	r3, [r7, #7]
 806d01a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 806d01e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 806d020:	79fa      	ldrb	r2, [r7, #7]
 806d022:	f107 0110 	add.w	r1, r7, #16
 806d026:	f107 0308 	add.w	r3, r7, #8
 806d02a:	4618      	mov	r0, r3
 806d02c:	f7ff fce8 	bl	806ca00 <find_volume>
 806d030:	4603      	mov	r3, r0
 806d032:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 806d036:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d03a:	2b00      	cmp	r3, #0
 806d03c:	f040 8191 	bne.w	806d362 <f_open+0x362>
		dj.obj.fs = fs;
 806d040:	693b      	ldr	r3, [r7, #16]
 806d042:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 806d044:	68ba      	ldr	r2, [r7, #8]
 806d046:	f107 0314 	add.w	r3, r7, #20
 806d04a:	4611      	mov	r1, r2
 806d04c:	4618      	mov	r0, r3
 806d04e:	f7ff fbcb 	bl	806c7e8 <follow_path>
 806d052:	4603      	mov	r3, r0
 806d054:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 806d058:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d05c:	2b00      	cmp	r3, #0
 806d05e:	d11a      	bne.n	806d096 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 806d060:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 806d064:	b25b      	sxtb	r3, r3
 806d066:	2b00      	cmp	r3, #0
 806d068:	da03      	bge.n	806d072 <f_open+0x72>
				res = FR_INVALID_NAME;
 806d06a:	2306      	movs	r3, #6
 806d06c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 806d070:	e011      	b.n	806d096 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 806d072:	79fb      	ldrb	r3, [r7, #7]
 806d074:	f023 0301 	bic.w	r3, r3, #1
 806d078:	2b00      	cmp	r3, #0
 806d07a:	bf14      	ite	ne
 806d07c:	2301      	movne	r3, #1
 806d07e:	2300      	moveq	r3, #0
 806d080:	b2db      	uxtb	r3, r3
 806d082:	461a      	mov	r2, r3
 806d084:	f107 0314 	add.w	r3, r7, #20
 806d088:	4611      	mov	r1, r2
 806d08a:	4618      	mov	r0, r3
 806d08c:	f7fe fb20 	bl	806b6d0 <chk_lock>
 806d090:	4603      	mov	r3, r0
 806d092:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 806d096:	79fb      	ldrb	r3, [r7, #7]
 806d098:	f003 031c 	and.w	r3, r3, #28
 806d09c:	2b00      	cmp	r3, #0
 806d09e:	d07f      	beq.n	806d1a0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 806d0a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d0a4:	2b00      	cmp	r3, #0
 806d0a6:	d017      	beq.n	806d0d8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 806d0a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d0ac:	2b04      	cmp	r3, #4
 806d0ae:	d10e      	bne.n	806d0ce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 806d0b0:	f7fe fb6a 	bl	806b788 <enq_lock>
 806d0b4:	4603      	mov	r3, r0
 806d0b6:	2b00      	cmp	r3, #0
 806d0b8:	d006      	beq.n	806d0c8 <f_open+0xc8>
 806d0ba:	f107 0314 	add.w	r3, r7, #20
 806d0be:	4618      	mov	r0, r3
 806d0c0:	f7ff faae 	bl	806c620 <dir_register>
 806d0c4:	4603      	mov	r3, r0
 806d0c6:	e000      	b.n	806d0ca <f_open+0xca>
 806d0c8:	2312      	movs	r3, #18
 806d0ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 806d0ce:	79fb      	ldrb	r3, [r7, #7]
 806d0d0:	f043 0308 	orr.w	r3, r3, #8
 806d0d4:	71fb      	strb	r3, [r7, #7]
 806d0d6:	e010      	b.n	806d0fa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 806d0d8:	7ebb      	ldrb	r3, [r7, #26]
 806d0da:	f003 0311 	and.w	r3, r3, #17
 806d0de:	2b00      	cmp	r3, #0
 806d0e0:	d003      	beq.n	806d0ea <f_open+0xea>
					res = FR_DENIED;
 806d0e2:	2307      	movs	r3, #7
 806d0e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 806d0e8:	e007      	b.n	806d0fa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 806d0ea:	79fb      	ldrb	r3, [r7, #7]
 806d0ec:	f003 0304 	and.w	r3, r3, #4
 806d0f0:	2b00      	cmp	r3, #0
 806d0f2:	d002      	beq.n	806d0fa <f_open+0xfa>
 806d0f4:	2308      	movs	r3, #8
 806d0f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 806d0fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d0fe:	2b00      	cmp	r3, #0
 806d100:	d168      	bne.n	806d1d4 <f_open+0x1d4>
 806d102:	79fb      	ldrb	r3, [r7, #7]
 806d104:	f003 0308 	and.w	r3, r3, #8
 806d108:	2b00      	cmp	r3, #0
 806d10a:	d063      	beq.n	806d1d4 <f_open+0x1d4>
				dw = GET_FATTIME();
 806d10c:	f7fd fbd2 	bl	806a8b4 <get_fattime>
 806d110:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 806d112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806d114:	330e      	adds	r3, #14
 806d116:	6d39      	ldr	r1, [r7, #80]	; 0x50
 806d118:	4618      	mov	r0, r3
 806d11a:	f7fe f9fd 	bl	806b518 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 806d11e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806d120:	3316      	adds	r3, #22
 806d122:	6d39      	ldr	r1, [r7, #80]	; 0x50
 806d124:	4618      	mov	r0, r3
 806d126:	f7fe f9f7 	bl	806b518 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 806d12a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806d12c:	330b      	adds	r3, #11
 806d12e:	2220      	movs	r2, #32
 806d130:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 806d132:	693b      	ldr	r3, [r7, #16]
 806d134:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 806d136:	4611      	mov	r1, r2
 806d138:	4618      	mov	r0, r3
 806d13a:	f7ff f980 	bl	806c43e <ld_clust>
 806d13e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 806d140:	693b      	ldr	r3, [r7, #16]
 806d142:	6b79      	ldr	r1, [r7, #52]	; 0x34
 806d144:	2200      	movs	r2, #0
 806d146:	4618      	mov	r0, r3
 806d148:	f7ff f998 	bl	806c47c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 806d14c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806d14e:	331c      	adds	r3, #28
 806d150:	2100      	movs	r1, #0
 806d152:	4618      	mov	r0, r3
 806d154:	f7fe f9e0 	bl	806b518 <st_dword>
					fs->wflag = 1;
 806d158:	693b      	ldr	r3, [r7, #16]
 806d15a:	2201      	movs	r2, #1
 806d15c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 806d15e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 806d160:	2b00      	cmp	r3, #0
 806d162:	d037      	beq.n	806d1d4 <f_open+0x1d4>
						dw = fs->winsect;
 806d164:	693b      	ldr	r3, [r7, #16]
 806d166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806d168:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 806d16a:	f107 0314 	add.w	r3, r7, #20
 806d16e:	2200      	movs	r2, #0
 806d170:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 806d172:	4618      	mov	r0, r3
 806d174:	f7fe feab 	bl	806bece <remove_chain>
 806d178:	4603      	mov	r3, r0
 806d17a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 806d17e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d182:	2b00      	cmp	r3, #0
 806d184:	d126      	bne.n	806d1d4 <f_open+0x1d4>
							res = move_window(fs, dw);
 806d186:	693b      	ldr	r3, [r7, #16]
 806d188:	6d39      	ldr	r1, [r7, #80]	; 0x50
 806d18a:	4618      	mov	r0, r3
 806d18c:	f7fe fc50 	bl	806ba30 <move_window>
 806d190:	4603      	mov	r3, r0
 806d192:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 806d196:	693b      	ldr	r3, [r7, #16]
 806d198:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 806d19a:	3a01      	subs	r2, #1
 806d19c:	611a      	str	r2, [r3, #16]
 806d19e:	e019      	b.n	806d1d4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 806d1a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d1a4:	2b00      	cmp	r3, #0
 806d1a6:	d115      	bne.n	806d1d4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 806d1a8:	7ebb      	ldrb	r3, [r7, #26]
 806d1aa:	f003 0310 	and.w	r3, r3, #16
 806d1ae:	2b00      	cmp	r3, #0
 806d1b0:	d003      	beq.n	806d1ba <f_open+0x1ba>
					res = FR_NO_FILE;
 806d1b2:	2304      	movs	r3, #4
 806d1b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 806d1b8:	e00c      	b.n	806d1d4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 806d1ba:	79fb      	ldrb	r3, [r7, #7]
 806d1bc:	f003 0302 	and.w	r3, r3, #2
 806d1c0:	2b00      	cmp	r3, #0
 806d1c2:	d007      	beq.n	806d1d4 <f_open+0x1d4>
 806d1c4:	7ebb      	ldrb	r3, [r7, #26]
 806d1c6:	f003 0301 	and.w	r3, r3, #1
 806d1ca:	2b00      	cmp	r3, #0
 806d1cc:	d002      	beq.n	806d1d4 <f_open+0x1d4>
						res = FR_DENIED;
 806d1ce:	2307      	movs	r3, #7
 806d1d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 806d1d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d1d8:	2b00      	cmp	r3, #0
 806d1da:	d128      	bne.n	806d22e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 806d1dc:	79fb      	ldrb	r3, [r7, #7]
 806d1de:	f003 0308 	and.w	r3, r3, #8
 806d1e2:	2b00      	cmp	r3, #0
 806d1e4:	d003      	beq.n	806d1ee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 806d1e6:	79fb      	ldrb	r3, [r7, #7]
 806d1e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 806d1ec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 806d1ee:	693b      	ldr	r3, [r7, #16]
 806d1f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 806d1f2:	68fb      	ldr	r3, [r7, #12]
 806d1f4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 806d1f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 806d1f8:	68fb      	ldr	r3, [r7, #12]
 806d1fa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 806d1fc:	79fb      	ldrb	r3, [r7, #7]
 806d1fe:	f023 0301 	bic.w	r3, r3, #1
 806d202:	2b00      	cmp	r3, #0
 806d204:	bf14      	ite	ne
 806d206:	2301      	movne	r3, #1
 806d208:	2300      	moveq	r3, #0
 806d20a:	b2db      	uxtb	r3, r3
 806d20c:	461a      	mov	r2, r3
 806d20e:	f107 0314 	add.w	r3, r7, #20
 806d212:	4611      	mov	r1, r2
 806d214:	4618      	mov	r0, r3
 806d216:	f7fe fad9 	bl	806b7cc <inc_lock>
 806d21a:	4602      	mov	r2, r0
 806d21c:	68fb      	ldr	r3, [r7, #12]
 806d21e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 806d220:	68fb      	ldr	r3, [r7, #12]
 806d222:	691b      	ldr	r3, [r3, #16]
 806d224:	2b00      	cmp	r3, #0
 806d226:	d102      	bne.n	806d22e <f_open+0x22e>
 806d228:	2302      	movs	r3, #2
 806d22a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 806d22e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d232:	2b00      	cmp	r3, #0
 806d234:	f040 8095 	bne.w	806d362 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 806d238:	693b      	ldr	r3, [r7, #16]
 806d23a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 806d23c:	4611      	mov	r1, r2
 806d23e:	4618      	mov	r0, r3
 806d240:	f7ff f8fd 	bl	806c43e <ld_clust>
 806d244:	4602      	mov	r2, r0
 806d246:	68fb      	ldr	r3, [r7, #12]
 806d248:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 806d24a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806d24c:	331c      	adds	r3, #28
 806d24e:	4618      	mov	r0, r3
 806d250:	f7fe f924 	bl	806b49c <ld_dword>
 806d254:	4602      	mov	r2, r0
 806d256:	68fb      	ldr	r3, [r7, #12]
 806d258:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 806d25a:	68fb      	ldr	r3, [r7, #12]
 806d25c:	2200      	movs	r2, #0
 806d25e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 806d260:	693a      	ldr	r2, [r7, #16]
 806d262:	68fb      	ldr	r3, [r7, #12]
 806d264:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 806d266:	693b      	ldr	r3, [r7, #16]
 806d268:	88da      	ldrh	r2, [r3, #6]
 806d26a:	68fb      	ldr	r3, [r7, #12]
 806d26c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 806d26e:	68fb      	ldr	r3, [r7, #12]
 806d270:	79fa      	ldrb	r2, [r7, #7]
 806d272:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 806d274:	68fb      	ldr	r3, [r7, #12]
 806d276:	2200      	movs	r2, #0
 806d278:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 806d27a:	68fb      	ldr	r3, [r7, #12]
 806d27c:	2200      	movs	r2, #0
 806d27e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 806d280:	68fb      	ldr	r3, [r7, #12]
 806d282:	2200      	movs	r2, #0
 806d284:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 806d286:	68fb      	ldr	r3, [r7, #12]
 806d288:	3330      	adds	r3, #48	; 0x30
 806d28a:	f44f 7200 	mov.w	r2, #512	; 0x200
 806d28e:	2100      	movs	r1, #0
 806d290:	4618      	mov	r0, r3
 806d292:	f7fe f98e 	bl	806b5b2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 806d296:	79fb      	ldrb	r3, [r7, #7]
 806d298:	f003 0320 	and.w	r3, r3, #32
 806d29c:	2b00      	cmp	r3, #0
 806d29e:	d060      	beq.n	806d362 <f_open+0x362>
 806d2a0:	68fb      	ldr	r3, [r7, #12]
 806d2a2:	68db      	ldr	r3, [r3, #12]
 806d2a4:	2b00      	cmp	r3, #0
 806d2a6:	d05c      	beq.n	806d362 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 806d2a8:	68fb      	ldr	r3, [r7, #12]
 806d2aa:	68da      	ldr	r2, [r3, #12]
 806d2ac:	68fb      	ldr	r3, [r7, #12]
 806d2ae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 806d2b0:	693b      	ldr	r3, [r7, #16]
 806d2b2:	895b      	ldrh	r3, [r3, #10]
 806d2b4:	025b      	lsls	r3, r3, #9
 806d2b6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 806d2b8:	68fb      	ldr	r3, [r7, #12]
 806d2ba:	689b      	ldr	r3, [r3, #8]
 806d2bc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 806d2be:	68fb      	ldr	r3, [r7, #12]
 806d2c0:	68db      	ldr	r3, [r3, #12]
 806d2c2:	657b      	str	r3, [r7, #84]	; 0x54
 806d2c4:	e016      	b.n	806d2f4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 806d2c6:	68fb      	ldr	r3, [r7, #12]
 806d2c8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 806d2ca:	4618      	mov	r0, r3
 806d2cc:	f7fe fc6b 	bl	806bba6 <get_fat>
 806d2d0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 806d2d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 806d2d4:	2b01      	cmp	r3, #1
 806d2d6:	d802      	bhi.n	806d2de <f_open+0x2de>
 806d2d8:	2302      	movs	r3, #2
 806d2da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 806d2de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 806d2e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806d2e4:	d102      	bne.n	806d2ec <f_open+0x2ec>
 806d2e6:	2301      	movs	r3, #1
 806d2e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 806d2ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 806d2ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 806d2f0:	1ad3      	subs	r3, r2, r3
 806d2f2:	657b      	str	r3, [r7, #84]	; 0x54
 806d2f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d2f8:	2b00      	cmp	r3, #0
 806d2fa:	d103      	bne.n	806d304 <f_open+0x304>
 806d2fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 806d2fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 806d300:	429a      	cmp	r2, r3
 806d302:	d8e0      	bhi.n	806d2c6 <f_open+0x2c6>
				}
				fp->clust = clst;
 806d304:	68fb      	ldr	r3, [r7, #12]
 806d306:	6dba      	ldr	r2, [r7, #88]	; 0x58
 806d308:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 806d30a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d30e:	2b00      	cmp	r3, #0
 806d310:	d127      	bne.n	806d362 <f_open+0x362>
 806d312:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 806d314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d318:	2b00      	cmp	r3, #0
 806d31a:	d022      	beq.n	806d362 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 806d31c:	693b      	ldr	r3, [r7, #16]
 806d31e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 806d320:	4618      	mov	r0, r3
 806d322:	f7fe fc21 	bl	806bb68 <clust2sect>
 806d326:	6478      	str	r0, [r7, #68]	; 0x44
 806d328:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 806d32a:	2b00      	cmp	r3, #0
 806d32c:	d103      	bne.n	806d336 <f_open+0x336>
						res = FR_INT_ERR;
 806d32e:	2302      	movs	r3, #2
 806d330:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 806d334:	e015      	b.n	806d362 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 806d336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 806d338:	0a5a      	lsrs	r2, r3, #9
 806d33a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 806d33c:	441a      	add	r2, r3
 806d33e:	68fb      	ldr	r3, [r7, #12]
 806d340:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 806d342:	693b      	ldr	r3, [r7, #16]
 806d344:	7858      	ldrb	r0, [r3, #1]
 806d346:	68fb      	ldr	r3, [r7, #12]
 806d348:	f103 0130 	add.w	r1, r3, #48	; 0x30
 806d34c:	68fb      	ldr	r3, [r7, #12]
 806d34e:	6a1a      	ldr	r2, [r3, #32]
 806d350:	2301      	movs	r3, #1
 806d352:	f7fe f82d 	bl	806b3b0 <disk_read>
 806d356:	4603      	mov	r3, r0
 806d358:	2b00      	cmp	r3, #0
 806d35a:	d002      	beq.n	806d362 <f_open+0x362>
 806d35c:	2301      	movs	r3, #1
 806d35e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 806d362:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 806d366:	2b00      	cmp	r3, #0
 806d368:	d002      	beq.n	806d370 <f_open+0x370>
 806d36a:	68fb      	ldr	r3, [r7, #12]
 806d36c:	2200      	movs	r2, #0
 806d36e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 806d370:	693b      	ldr	r3, [r7, #16]
 806d372:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 806d376:	4611      	mov	r1, r2
 806d378:	4618      	mov	r0, r3
 806d37a:	f7fe f98d 	bl	806b698 <unlock_fs>
 806d37e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 806d382:	4618      	mov	r0, r3
 806d384:	3760      	adds	r7, #96	; 0x60
 806d386:	46bd      	mov	sp, r7
 806d388:	bd80      	pop	{r7, pc}

0806d38a <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 806d38a:	b580      	push	{r7, lr}
 806d38c:	b08e      	sub	sp, #56	; 0x38
 806d38e:	af00      	add	r7, sp, #0
 806d390:	60f8      	str	r0, [r7, #12]
 806d392:	60b9      	str	r1, [r7, #8]
 806d394:	607a      	str	r2, [r7, #4]
 806d396:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 806d398:	68bb      	ldr	r3, [r7, #8]
 806d39a:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 806d39c:	683b      	ldr	r3, [r7, #0]
 806d39e:	2200      	movs	r2, #0
 806d3a0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 806d3a2:	68fb      	ldr	r3, [r7, #12]
 806d3a4:	f107 0214 	add.w	r2, r7, #20
 806d3a8:	4611      	mov	r1, r2
 806d3aa:	4618      	mov	r0, r3
 806d3ac:	f7ff fd7c 	bl	806cea8 <validate>
 806d3b0:	4603      	mov	r3, r0
 806d3b2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 806d3b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806d3ba:	2b00      	cmp	r3, #0
 806d3bc:	d107      	bne.n	806d3ce <f_read+0x44>
 806d3be:	68fb      	ldr	r3, [r7, #12]
 806d3c0:	7d5b      	ldrb	r3, [r3, #21]
 806d3c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 806d3c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806d3ca:	2b00      	cmp	r3, #0
 806d3cc:	d009      	beq.n	806d3e2 <f_read+0x58>
 806d3ce:	697b      	ldr	r3, [r7, #20]
 806d3d0:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 806d3d4:	4611      	mov	r1, r2
 806d3d6:	4618      	mov	r0, r3
 806d3d8:	f7fe f95e 	bl	806b698 <unlock_fs>
 806d3dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 806d3e0:	e13d      	b.n	806d65e <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 806d3e2:	68fb      	ldr	r3, [r7, #12]
 806d3e4:	7d1b      	ldrb	r3, [r3, #20]
 806d3e6:	f003 0301 	and.w	r3, r3, #1
 806d3ea:	2b00      	cmp	r3, #0
 806d3ec:	d106      	bne.n	806d3fc <f_read+0x72>
 806d3ee:	697b      	ldr	r3, [r7, #20]
 806d3f0:	2107      	movs	r1, #7
 806d3f2:	4618      	mov	r0, r3
 806d3f4:	f7fe f950 	bl	806b698 <unlock_fs>
 806d3f8:	2307      	movs	r3, #7
 806d3fa:	e130      	b.n	806d65e <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 806d3fc:	68fb      	ldr	r3, [r7, #12]
 806d3fe:	68da      	ldr	r2, [r3, #12]
 806d400:	68fb      	ldr	r3, [r7, #12]
 806d402:	699b      	ldr	r3, [r3, #24]
 806d404:	1ad3      	subs	r3, r2, r3
 806d406:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 806d408:	687a      	ldr	r2, [r7, #4]
 806d40a:	6a3b      	ldr	r3, [r7, #32]
 806d40c:	429a      	cmp	r2, r3
 806d40e:	f240 811c 	bls.w	806d64a <f_read+0x2c0>
 806d412:	6a3b      	ldr	r3, [r7, #32]
 806d414:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 806d416:	e118      	b.n	806d64a <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 806d418:	68fb      	ldr	r3, [r7, #12]
 806d41a:	699b      	ldr	r3, [r3, #24]
 806d41c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d420:	2b00      	cmp	r3, #0
 806d422:	f040 80e4 	bne.w	806d5ee <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 806d426:	68fb      	ldr	r3, [r7, #12]
 806d428:	699b      	ldr	r3, [r3, #24]
 806d42a:	0a5b      	lsrs	r3, r3, #9
 806d42c:	697a      	ldr	r2, [r7, #20]
 806d42e:	8952      	ldrh	r2, [r2, #10]
 806d430:	3a01      	subs	r2, #1
 806d432:	4013      	ands	r3, r2
 806d434:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 806d436:	69fb      	ldr	r3, [r7, #28]
 806d438:	2b00      	cmp	r3, #0
 806d43a:	d139      	bne.n	806d4b0 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 806d43c:	68fb      	ldr	r3, [r7, #12]
 806d43e:	699b      	ldr	r3, [r3, #24]
 806d440:	2b00      	cmp	r3, #0
 806d442:	d103      	bne.n	806d44c <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 806d444:	68fb      	ldr	r3, [r7, #12]
 806d446:	689b      	ldr	r3, [r3, #8]
 806d448:	633b      	str	r3, [r7, #48]	; 0x30
 806d44a:	e013      	b.n	806d474 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 806d44c:	68fb      	ldr	r3, [r7, #12]
 806d44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 806d450:	2b00      	cmp	r3, #0
 806d452:	d007      	beq.n	806d464 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 806d454:	68fb      	ldr	r3, [r7, #12]
 806d456:	699b      	ldr	r3, [r3, #24]
 806d458:	4619      	mov	r1, r3
 806d45a:	68f8      	ldr	r0, [r7, #12]
 806d45c:	f7fe fe34 	bl	806c0c8 <clmt_clust>
 806d460:	6338      	str	r0, [r7, #48]	; 0x30
 806d462:	e007      	b.n	806d474 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 806d464:	68fa      	ldr	r2, [r7, #12]
 806d466:	68fb      	ldr	r3, [r7, #12]
 806d468:	69db      	ldr	r3, [r3, #28]
 806d46a:	4619      	mov	r1, r3
 806d46c:	4610      	mov	r0, r2
 806d46e:	f7fe fb9a 	bl	806bba6 <get_fat>
 806d472:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 806d474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806d476:	2b01      	cmp	r3, #1
 806d478:	d809      	bhi.n	806d48e <f_read+0x104>
 806d47a:	68fb      	ldr	r3, [r7, #12]
 806d47c:	2202      	movs	r2, #2
 806d47e:	755a      	strb	r2, [r3, #21]
 806d480:	697b      	ldr	r3, [r7, #20]
 806d482:	2102      	movs	r1, #2
 806d484:	4618      	mov	r0, r3
 806d486:	f7fe f907 	bl	806b698 <unlock_fs>
 806d48a:	2302      	movs	r3, #2
 806d48c:	e0e7      	b.n	806d65e <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 806d48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806d490:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806d494:	d109      	bne.n	806d4aa <f_read+0x120>
 806d496:	68fb      	ldr	r3, [r7, #12]
 806d498:	2201      	movs	r2, #1
 806d49a:	755a      	strb	r2, [r3, #21]
 806d49c:	697b      	ldr	r3, [r7, #20]
 806d49e:	2101      	movs	r1, #1
 806d4a0:	4618      	mov	r0, r3
 806d4a2:	f7fe f8f9 	bl	806b698 <unlock_fs>
 806d4a6:	2301      	movs	r3, #1
 806d4a8:	e0d9      	b.n	806d65e <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 806d4aa:	68fb      	ldr	r3, [r7, #12]
 806d4ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 806d4ae:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 806d4b0:	697a      	ldr	r2, [r7, #20]
 806d4b2:	68fb      	ldr	r3, [r7, #12]
 806d4b4:	69db      	ldr	r3, [r3, #28]
 806d4b6:	4619      	mov	r1, r3
 806d4b8:	4610      	mov	r0, r2
 806d4ba:	f7fe fb55 	bl	806bb68 <clust2sect>
 806d4be:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 806d4c0:	69bb      	ldr	r3, [r7, #24]
 806d4c2:	2b00      	cmp	r3, #0
 806d4c4:	d109      	bne.n	806d4da <f_read+0x150>
 806d4c6:	68fb      	ldr	r3, [r7, #12]
 806d4c8:	2202      	movs	r2, #2
 806d4ca:	755a      	strb	r2, [r3, #21]
 806d4cc:	697b      	ldr	r3, [r7, #20]
 806d4ce:	2102      	movs	r1, #2
 806d4d0:	4618      	mov	r0, r3
 806d4d2:	f7fe f8e1 	bl	806b698 <unlock_fs>
 806d4d6:	2302      	movs	r3, #2
 806d4d8:	e0c1      	b.n	806d65e <f_read+0x2d4>
			sect += csect;
 806d4da:	69ba      	ldr	r2, [r7, #24]
 806d4dc:	69fb      	ldr	r3, [r7, #28]
 806d4de:	4413      	add	r3, r2
 806d4e0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 806d4e2:	687b      	ldr	r3, [r7, #4]
 806d4e4:	0a5b      	lsrs	r3, r3, #9
 806d4e6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 806d4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d4ea:	2b00      	cmp	r3, #0
 806d4ec:	d03e      	beq.n	806d56c <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 806d4ee:	69fa      	ldr	r2, [r7, #28]
 806d4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d4f2:	4413      	add	r3, r2
 806d4f4:	697a      	ldr	r2, [r7, #20]
 806d4f6:	8952      	ldrh	r2, [r2, #10]
 806d4f8:	4293      	cmp	r3, r2
 806d4fa:	d905      	bls.n	806d508 <f_read+0x17e>
					cc = fs->csize - csect;
 806d4fc:	697b      	ldr	r3, [r7, #20]
 806d4fe:	895b      	ldrh	r3, [r3, #10]
 806d500:	461a      	mov	r2, r3
 806d502:	69fb      	ldr	r3, [r7, #28]
 806d504:	1ad3      	subs	r3, r2, r3
 806d506:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 806d508:	697b      	ldr	r3, [r7, #20]
 806d50a:	7858      	ldrb	r0, [r3, #1]
 806d50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d50e:	69ba      	ldr	r2, [r7, #24]
 806d510:	6a79      	ldr	r1, [r7, #36]	; 0x24
 806d512:	f7fd ff4d 	bl	806b3b0 <disk_read>
 806d516:	4603      	mov	r3, r0
 806d518:	2b00      	cmp	r3, #0
 806d51a:	d009      	beq.n	806d530 <f_read+0x1a6>
 806d51c:	68fb      	ldr	r3, [r7, #12]
 806d51e:	2201      	movs	r2, #1
 806d520:	755a      	strb	r2, [r3, #21]
 806d522:	697b      	ldr	r3, [r7, #20]
 806d524:	2101      	movs	r1, #1
 806d526:	4618      	mov	r0, r3
 806d528:	f7fe f8b6 	bl	806b698 <unlock_fs>
 806d52c:	2301      	movs	r3, #1
 806d52e:	e096      	b.n	806d65e <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 806d530:	68fb      	ldr	r3, [r7, #12]
 806d532:	7d1b      	ldrb	r3, [r3, #20]
 806d534:	b25b      	sxtb	r3, r3
 806d536:	2b00      	cmp	r3, #0
 806d538:	da14      	bge.n	806d564 <f_read+0x1da>
 806d53a:	68fb      	ldr	r3, [r7, #12]
 806d53c:	6a1a      	ldr	r2, [r3, #32]
 806d53e:	69bb      	ldr	r3, [r7, #24]
 806d540:	1ad3      	subs	r3, r2, r3
 806d542:	6aba      	ldr	r2, [r7, #40]	; 0x28
 806d544:	429a      	cmp	r2, r3
 806d546:	d90d      	bls.n	806d564 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 806d548:	68fb      	ldr	r3, [r7, #12]
 806d54a:	6a1a      	ldr	r2, [r3, #32]
 806d54c:	69bb      	ldr	r3, [r7, #24]
 806d54e:	1ad3      	subs	r3, r2, r3
 806d550:	025b      	lsls	r3, r3, #9
 806d552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 806d554:	18d0      	adds	r0, r2, r3
 806d556:	68fb      	ldr	r3, [r7, #12]
 806d558:	3330      	adds	r3, #48	; 0x30
 806d55a:	f44f 7200 	mov.w	r2, #512	; 0x200
 806d55e:	4619      	mov	r1, r3
 806d560:	f7fe f806 	bl	806b570 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 806d564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d566:	025b      	lsls	r3, r3, #9
 806d568:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 806d56a:	e05a      	b.n	806d622 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 806d56c:	68fb      	ldr	r3, [r7, #12]
 806d56e:	6a1b      	ldr	r3, [r3, #32]
 806d570:	69ba      	ldr	r2, [r7, #24]
 806d572:	429a      	cmp	r2, r3
 806d574:	d038      	beq.n	806d5e8 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 806d576:	68fb      	ldr	r3, [r7, #12]
 806d578:	7d1b      	ldrb	r3, [r3, #20]
 806d57a:	b25b      	sxtb	r3, r3
 806d57c:	2b00      	cmp	r3, #0
 806d57e:	da1d      	bge.n	806d5bc <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 806d580:	697b      	ldr	r3, [r7, #20]
 806d582:	7858      	ldrb	r0, [r3, #1]
 806d584:	68fb      	ldr	r3, [r7, #12]
 806d586:	f103 0130 	add.w	r1, r3, #48	; 0x30
 806d58a:	68fb      	ldr	r3, [r7, #12]
 806d58c:	6a1a      	ldr	r2, [r3, #32]
 806d58e:	2301      	movs	r3, #1
 806d590:	f7fd ff2e 	bl	806b3f0 <disk_write>
 806d594:	4603      	mov	r3, r0
 806d596:	2b00      	cmp	r3, #0
 806d598:	d009      	beq.n	806d5ae <f_read+0x224>
 806d59a:	68fb      	ldr	r3, [r7, #12]
 806d59c:	2201      	movs	r2, #1
 806d59e:	755a      	strb	r2, [r3, #21]
 806d5a0:	697b      	ldr	r3, [r7, #20]
 806d5a2:	2101      	movs	r1, #1
 806d5a4:	4618      	mov	r0, r3
 806d5a6:	f7fe f877 	bl	806b698 <unlock_fs>
 806d5aa:	2301      	movs	r3, #1
 806d5ac:	e057      	b.n	806d65e <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 806d5ae:	68fb      	ldr	r3, [r7, #12]
 806d5b0:	7d1b      	ldrb	r3, [r3, #20]
 806d5b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 806d5b6:	b2da      	uxtb	r2, r3
 806d5b8:	68fb      	ldr	r3, [r7, #12]
 806d5ba:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 806d5bc:	697b      	ldr	r3, [r7, #20]
 806d5be:	7858      	ldrb	r0, [r3, #1]
 806d5c0:	68fb      	ldr	r3, [r7, #12]
 806d5c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 806d5c6:	2301      	movs	r3, #1
 806d5c8:	69ba      	ldr	r2, [r7, #24]
 806d5ca:	f7fd fef1 	bl	806b3b0 <disk_read>
 806d5ce:	4603      	mov	r3, r0
 806d5d0:	2b00      	cmp	r3, #0
 806d5d2:	d009      	beq.n	806d5e8 <f_read+0x25e>
 806d5d4:	68fb      	ldr	r3, [r7, #12]
 806d5d6:	2201      	movs	r2, #1
 806d5d8:	755a      	strb	r2, [r3, #21]
 806d5da:	697b      	ldr	r3, [r7, #20]
 806d5dc:	2101      	movs	r1, #1
 806d5de:	4618      	mov	r0, r3
 806d5e0:	f7fe f85a 	bl	806b698 <unlock_fs>
 806d5e4:	2301      	movs	r3, #1
 806d5e6:	e03a      	b.n	806d65e <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 806d5e8:	68fb      	ldr	r3, [r7, #12]
 806d5ea:	69ba      	ldr	r2, [r7, #24]
 806d5ec:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 806d5ee:	68fb      	ldr	r3, [r7, #12]
 806d5f0:	699b      	ldr	r3, [r3, #24]
 806d5f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d5f6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 806d5fa:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 806d5fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 806d5fe:	687b      	ldr	r3, [r7, #4]
 806d600:	429a      	cmp	r2, r3
 806d602:	d901      	bls.n	806d608 <f_read+0x27e>
 806d604:	687b      	ldr	r3, [r7, #4]
 806d606:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 806d608:	68fb      	ldr	r3, [r7, #12]
 806d60a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 806d60e:	68fb      	ldr	r3, [r7, #12]
 806d610:	699b      	ldr	r3, [r3, #24]
 806d612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d616:	4413      	add	r3, r2
 806d618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 806d61a:	4619      	mov	r1, r3
 806d61c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 806d61e:	f7fd ffa7 	bl	806b570 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 806d622:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 806d624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806d626:	4413      	add	r3, r2
 806d628:	627b      	str	r3, [r7, #36]	; 0x24
 806d62a:	68fb      	ldr	r3, [r7, #12]
 806d62c:	699a      	ldr	r2, [r3, #24]
 806d62e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806d630:	441a      	add	r2, r3
 806d632:	68fb      	ldr	r3, [r7, #12]
 806d634:	619a      	str	r2, [r3, #24]
 806d636:	683b      	ldr	r3, [r7, #0]
 806d638:	681a      	ldr	r2, [r3, #0]
 806d63a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806d63c:	441a      	add	r2, r3
 806d63e:	683b      	ldr	r3, [r7, #0]
 806d640:	601a      	str	r2, [r3, #0]
 806d642:	687a      	ldr	r2, [r7, #4]
 806d644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806d646:	1ad3      	subs	r3, r2, r3
 806d648:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 806d64a:	687b      	ldr	r3, [r7, #4]
 806d64c:	2b00      	cmp	r3, #0
 806d64e:	f47f aee3 	bne.w	806d418 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 806d652:	697b      	ldr	r3, [r7, #20]
 806d654:	2100      	movs	r1, #0
 806d656:	4618      	mov	r0, r3
 806d658:	f7fe f81e 	bl	806b698 <unlock_fs>
 806d65c:	2300      	movs	r3, #0
}
 806d65e:	4618      	mov	r0, r3
 806d660:	3738      	adds	r7, #56	; 0x38
 806d662:	46bd      	mov	sp, r7
 806d664:	bd80      	pop	{r7, pc}

0806d666 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 806d666:	b580      	push	{r7, lr}
 806d668:	b08c      	sub	sp, #48	; 0x30
 806d66a:	af00      	add	r7, sp, #0
 806d66c:	60f8      	str	r0, [r7, #12]
 806d66e:	60b9      	str	r1, [r7, #8]
 806d670:	607a      	str	r2, [r7, #4]
 806d672:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 806d674:	68bb      	ldr	r3, [r7, #8]
 806d676:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 806d678:	683b      	ldr	r3, [r7, #0]
 806d67a:	2200      	movs	r2, #0
 806d67c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 806d67e:	68fb      	ldr	r3, [r7, #12]
 806d680:	f107 0210 	add.w	r2, r7, #16
 806d684:	4611      	mov	r1, r2
 806d686:	4618      	mov	r0, r3
 806d688:	f7ff fc0e 	bl	806cea8 <validate>
 806d68c:	4603      	mov	r3, r0
 806d68e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 806d692:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 806d696:	2b00      	cmp	r3, #0
 806d698:	d107      	bne.n	806d6aa <f_write+0x44>
 806d69a:	68fb      	ldr	r3, [r7, #12]
 806d69c:	7d5b      	ldrb	r3, [r3, #21]
 806d69e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 806d6a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 806d6a6:	2b00      	cmp	r3, #0
 806d6a8:	d009      	beq.n	806d6be <f_write+0x58>
 806d6aa:	693b      	ldr	r3, [r7, #16]
 806d6ac:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 806d6b0:	4611      	mov	r1, r2
 806d6b2:	4618      	mov	r0, r3
 806d6b4:	f7fd fff0 	bl	806b698 <unlock_fs>
 806d6b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 806d6bc:	e173      	b.n	806d9a6 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 806d6be:	68fb      	ldr	r3, [r7, #12]
 806d6c0:	7d1b      	ldrb	r3, [r3, #20]
 806d6c2:	f003 0302 	and.w	r3, r3, #2
 806d6c6:	2b00      	cmp	r3, #0
 806d6c8:	d106      	bne.n	806d6d8 <f_write+0x72>
 806d6ca:	693b      	ldr	r3, [r7, #16]
 806d6cc:	2107      	movs	r1, #7
 806d6ce:	4618      	mov	r0, r3
 806d6d0:	f7fd ffe2 	bl	806b698 <unlock_fs>
 806d6d4:	2307      	movs	r3, #7
 806d6d6:	e166      	b.n	806d9a6 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 806d6d8:	68fb      	ldr	r3, [r7, #12]
 806d6da:	699a      	ldr	r2, [r3, #24]
 806d6dc:	687b      	ldr	r3, [r7, #4]
 806d6de:	441a      	add	r2, r3
 806d6e0:	68fb      	ldr	r3, [r7, #12]
 806d6e2:	699b      	ldr	r3, [r3, #24]
 806d6e4:	429a      	cmp	r2, r3
 806d6e6:	f080 814b 	bcs.w	806d980 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 806d6ea:	68fb      	ldr	r3, [r7, #12]
 806d6ec:	699b      	ldr	r3, [r3, #24]
 806d6ee:	43db      	mvns	r3, r3
 806d6f0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 806d6f2:	e145      	b.n	806d980 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 806d6f4:	68fb      	ldr	r3, [r7, #12]
 806d6f6:	699b      	ldr	r3, [r3, #24]
 806d6f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d6fc:	2b00      	cmp	r3, #0
 806d6fe:	f040 8101 	bne.w	806d904 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 806d702:	68fb      	ldr	r3, [r7, #12]
 806d704:	699b      	ldr	r3, [r3, #24]
 806d706:	0a5b      	lsrs	r3, r3, #9
 806d708:	693a      	ldr	r2, [r7, #16]
 806d70a:	8952      	ldrh	r2, [r2, #10]
 806d70c:	3a01      	subs	r2, #1
 806d70e:	4013      	ands	r3, r2
 806d710:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 806d712:	69bb      	ldr	r3, [r7, #24]
 806d714:	2b00      	cmp	r3, #0
 806d716:	d14d      	bne.n	806d7b4 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 806d718:	68fb      	ldr	r3, [r7, #12]
 806d71a:	699b      	ldr	r3, [r3, #24]
 806d71c:	2b00      	cmp	r3, #0
 806d71e:	d10c      	bne.n	806d73a <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 806d720:	68fb      	ldr	r3, [r7, #12]
 806d722:	689b      	ldr	r3, [r3, #8]
 806d724:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 806d726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d728:	2b00      	cmp	r3, #0
 806d72a:	d11a      	bne.n	806d762 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 806d72c:	68fb      	ldr	r3, [r7, #12]
 806d72e:	2100      	movs	r1, #0
 806d730:	4618      	mov	r0, r3
 806d732:	f7fe fc31 	bl	806bf98 <create_chain>
 806d736:	62b8      	str	r0, [r7, #40]	; 0x28
 806d738:	e013      	b.n	806d762 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 806d73a:	68fb      	ldr	r3, [r7, #12]
 806d73c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 806d73e:	2b00      	cmp	r3, #0
 806d740:	d007      	beq.n	806d752 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 806d742:	68fb      	ldr	r3, [r7, #12]
 806d744:	699b      	ldr	r3, [r3, #24]
 806d746:	4619      	mov	r1, r3
 806d748:	68f8      	ldr	r0, [r7, #12]
 806d74a:	f7fe fcbd 	bl	806c0c8 <clmt_clust>
 806d74e:	62b8      	str	r0, [r7, #40]	; 0x28
 806d750:	e007      	b.n	806d762 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 806d752:	68fa      	ldr	r2, [r7, #12]
 806d754:	68fb      	ldr	r3, [r7, #12]
 806d756:	69db      	ldr	r3, [r3, #28]
 806d758:	4619      	mov	r1, r3
 806d75a:	4610      	mov	r0, r2
 806d75c:	f7fe fc1c 	bl	806bf98 <create_chain>
 806d760:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 806d762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d764:	2b00      	cmp	r3, #0
 806d766:	f000 8110 	beq.w	806d98a <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 806d76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d76c:	2b01      	cmp	r3, #1
 806d76e:	d109      	bne.n	806d784 <f_write+0x11e>
 806d770:	68fb      	ldr	r3, [r7, #12]
 806d772:	2202      	movs	r2, #2
 806d774:	755a      	strb	r2, [r3, #21]
 806d776:	693b      	ldr	r3, [r7, #16]
 806d778:	2102      	movs	r1, #2
 806d77a:	4618      	mov	r0, r3
 806d77c:	f7fd ff8c 	bl	806b698 <unlock_fs>
 806d780:	2302      	movs	r3, #2
 806d782:	e110      	b.n	806d9a6 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 806d784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806d786:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806d78a:	d109      	bne.n	806d7a0 <f_write+0x13a>
 806d78c:	68fb      	ldr	r3, [r7, #12]
 806d78e:	2201      	movs	r2, #1
 806d790:	755a      	strb	r2, [r3, #21]
 806d792:	693b      	ldr	r3, [r7, #16]
 806d794:	2101      	movs	r1, #1
 806d796:	4618      	mov	r0, r3
 806d798:	f7fd ff7e 	bl	806b698 <unlock_fs>
 806d79c:	2301      	movs	r3, #1
 806d79e:	e102      	b.n	806d9a6 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 806d7a0:	68fb      	ldr	r3, [r7, #12]
 806d7a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 806d7a4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 806d7a6:	68fb      	ldr	r3, [r7, #12]
 806d7a8:	689b      	ldr	r3, [r3, #8]
 806d7aa:	2b00      	cmp	r3, #0
 806d7ac:	d102      	bne.n	806d7b4 <f_write+0x14e>
 806d7ae:	68fb      	ldr	r3, [r7, #12]
 806d7b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 806d7b2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 806d7b4:	68fb      	ldr	r3, [r7, #12]
 806d7b6:	7d1b      	ldrb	r3, [r3, #20]
 806d7b8:	b25b      	sxtb	r3, r3
 806d7ba:	2b00      	cmp	r3, #0
 806d7bc:	da1d      	bge.n	806d7fa <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 806d7be:	693b      	ldr	r3, [r7, #16]
 806d7c0:	7858      	ldrb	r0, [r3, #1]
 806d7c2:	68fb      	ldr	r3, [r7, #12]
 806d7c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 806d7c8:	68fb      	ldr	r3, [r7, #12]
 806d7ca:	6a1a      	ldr	r2, [r3, #32]
 806d7cc:	2301      	movs	r3, #1
 806d7ce:	f7fd fe0f 	bl	806b3f0 <disk_write>
 806d7d2:	4603      	mov	r3, r0
 806d7d4:	2b00      	cmp	r3, #0
 806d7d6:	d009      	beq.n	806d7ec <f_write+0x186>
 806d7d8:	68fb      	ldr	r3, [r7, #12]
 806d7da:	2201      	movs	r2, #1
 806d7dc:	755a      	strb	r2, [r3, #21]
 806d7de:	693b      	ldr	r3, [r7, #16]
 806d7e0:	2101      	movs	r1, #1
 806d7e2:	4618      	mov	r0, r3
 806d7e4:	f7fd ff58 	bl	806b698 <unlock_fs>
 806d7e8:	2301      	movs	r3, #1
 806d7ea:	e0dc      	b.n	806d9a6 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 806d7ec:	68fb      	ldr	r3, [r7, #12]
 806d7ee:	7d1b      	ldrb	r3, [r3, #20]
 806d7f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 806d7f4:	b2da      	uxtb	r2, r3
 806d7f6:	68fb      	ldr	r3, [r7, #12]
 806d7f8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 806d7fa:	693a      	ldr	r2, [r7, #16]
 806d7fc:	68fb      	ldr	r3, [r7, #12]
 806d7fe:	69db      	ldr	r3, [r3, #28]
 806d800:	4619      	mov	r1, r3
 806d802:	4610      	mov	r0, r2
 806d804:	f7fe f9b0 	bl	806bb68 <clust2sect>
 806d808:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 806d80a:	697b      	ldr	r3, [r7, #20]
 806d80c:	2b00      	cmp	r3, #0
 806d80e:	d109      	bne.n	806d824 <f_write+0x1be>
 806d810:	68fb      	ldr	r3, [r7, #12]
 806d812:	2202      	movs	r2, #2
 806d814:	755a      	strb	r2, [r3, #21]
 806d816:	693b      	ldr	r3, [r7, #16]
 806d818:	2102      	movs	r1, #2
 806d81a:	4618      	mov	r0, r3
 806d81c:	f7fd ff3c 	bl	806b698 <unlock_fs>
 806d820:	2302      	movs	r3, #2
 806d822:	e0c0      	b.n	806d9a6 <f_write+0x340>
			sect += csect;
 806d824:	697a      	ldr	r2, [r7, #20]
 806d826:	69bb      	ldr	r3, [r7, #24]
 806d828:	4413      	add	r3, r2
 806d82a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 806d82c:	687b      	ldr	r3, [r7, #4]
 806d82e:	0a5b      	lsrs	r3, r3, #9
 806d830:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 806d832:	6a3b      	ldr	r3, [r7, #32]
 806d834:	2b00      	cmp	r3, #0
 806d836:	d041      	beq.n	806d8bc <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 806d838:	69ba      	ldr	r2, [r7, #24]
 806d83a:	6a3b      	ldr	r3, [r7, #32]
 806d83c:	4413      	add	r3, r2
 806d83e:	693a      	ldr	r2, [r7, #16]
 806d840:	8952      	ldrh	r2, [r2, #10]
 806d842:	4293      	cmp	r3, r2
 806d844:	d905      	bls.n	806d852 <f_write+0x1ec>
					cc = fs->csize - csect;
 806d846:	693b      	ldr	r3, [r7, #16]
 806d848:	895b      	ldrh	r3, [r3, #10]
 806d84a:	461a      	mov	r2, r3
 806d84c:	69bb      	ldr	r3, [r7, #24]
 806d84e:	1ad3      	subs	r3, r2, r3
 806d850:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 806d852:	693b      	ldr	r3, [r7, #16]
 806d854:	7858      	ldrb	r0, [r3, #1]
 806d856:	6a3b      	ldr	r3, [r7, #32]
 806d858:	697a      	ldr	r2, [r7, #20]
 806d85a:	69f9      	ldr	r1, [r7, #28]
 806d85c:	f7fd fdc8 	bl	806b3f0 <disk_write>
 806d860:	4603      	mov	r3, r0
 806d862:	2b00      	cmp	r3, #0
 806d864:	d009      	beq.n	806d87a <f_write+0x214>
 806d866:	68fb      	ldr	r3, [r7, #12]
 806d868:	2201      	movs	r2, #1
 806d86a:	755a      	strb	r2, [r3, #21]
 806d86c:	693b      	ldr	r3, [r7, #16]
 806d86e:	2101      	movs	r1, #1
 806d870:	4618      	mov	r0, r3
 806d872:	f7fd ff11 	bl	806b698 <unlock_fs>
 806d876:	2301      	movs	r3, #1
 806d878:	e095      	b.n	806d9a6 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 806d87a:	68fb      	ldr	r3, [r7, #12]
 806d87c:	6a1a      	ldr	r2, [r3, #32]
 806d87e:	697b      	ldr	r3, [r7, #20]
 806d880:	1ad3      	subs	r3, r2, r3
 806d882:	6a3a      	ldr	r2, [r7, #32]
 806d884:	429a      	cmp	r2, r3
 806d886:	d915      	bls.n	806d8b4 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 806d888:	68fb      	ldr	r3, [r7, #12]
 806d88a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 806d88e:	68fb      	ldr	r3, [r7, #12]
 806d890:	6a1a      	ldr	r2, [r3, #32]
 806d892:	697b      	ldr	r3, [r7, #20]
 806d894:	1ad3      	subs	r3, r2, r3
 806d896:	025b      	lsls	r3, r3, #9
 806d898:	69fa      	ldr	r2, [r7, #28]
 806d89a:	4413      	add	r3, r2
 806d89c:	f44f 7200 	mov.w	r2, #512	; 0x200
 806d8a0:	4619      	mov	r1, r3
 806d8a2:	f7fd fe65 	bl	806b570 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 806d8a6:	68fb      	ldr	r3, [r7, #12]
 806d8a8:	7d1b      	ldrb	r3, [r3, #20]
 806d8aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 806d8ae:	b2da      	uxtb	r2, r3
 806d8b0:	68fb      	ldr	r3, [r7, #12]
 806d8b2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 806d8b4:	6a3b      	ldr	r3, [r7, #32]
 806d8b6:	025b      	lsls	r3, r3, #9
 806d8b8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 806d8ba:	e044      	b.n	806d946 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 806d8bc:	68fb      	ldr	r3, [r7, #12]
 806d8be:	6a1b      	ldr	r3, [r3, #32]
 806d8c0:	697a      	ldr	r2, [r7, #20]
 806d8c2:	429a      	cmp	r2, r3
 806d8c4:	d01b      	beq.n	806d8fe <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 806d8c6:	68fb      	ldr	r3, [r7, #12]
 806d8c8:	699a      	ldr	r2, [r3, #24]
 806d8ca:	68fb      	ldr	r3, [r7, #12]
 806d8cc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 806d8ce:	429a      	cmp	r2, r3
 806d8d0:	d215      	bcs.n	806d8fe <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 806d8d2:	693b      	ldr	r3, [r7, #16]
 806d8d4:	7858      	ldrb	r0, [r3, #1]
 806d8d6:	68fb      	ldr	r3, [r7, #12]
 806d8d8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 806d8dc:	2301      	movs	r3, #1
 806d8de:	697a      	ldr	r2, [r7, #20]
 806d8e0:	f7fd fd66 	bl	806b3b0 <disk_read>
 806d8e4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 806d8e6:	2b00      	cmp	r3, #0
 806d8e8:	d009      	beq.n	806d8fe <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 806d8ea:	68fb      	ldr	r3, [r7, #12]
 806d8ec:	2201      	movs	r2, #1
 806d8ee:	755a      	strb	r2, [r3, #21]
 806d8f0:	693b      	ldr	r3, [r7, #16]
 806d8f2:	2101      	movs	r1, #1
 806d8f4:	4618      	mov	r0, r3
 806d8f6:	f7fd fecf 	bl	806b698 <unlock_fs>
 806d8fa:	2301      	movs	r3, #1
 806d8fc:	e053      	b.n	806d9a6 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 806d8fe:	68fb      	ldr	r3, [r7, #12]
 806d900:	697a      	ldr	r2, [r7, #20]
 806d902:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 806d904:	68fb      	ldr	r3, [r7, #12]
 806d906:	699b      	ldr	r3, [r3, #24]
 806d908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d90c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 806d910:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 806d912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 806d914:	687b      	ldr	r3, [r7, #4]
 806d916:	429a      	cmp	r2, r3
 806d918:	d901      	bls.n	806d91e <f_write+0x2b8>
 806d91a:	687b      	ldr	r3, [r7, #4]
 806d91c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 806d91e:	68fb      	ldr	r3, [r7, #12]
 806d920:	f103 0230 	add.w	r2, r3, #48	; 0x30
 806d924:	68fb      	ldr	r3, [r7, #12]
 806d926:	699b      	ldr	r3, [r3, #24]
 806d928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 806d92c:	4413      	add	r3, r2
 806d92e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 806d930:	69f9      	ldr	r1, [r7, #28]
 806d932:	4618      	mov	r0, r3
 806d934:	f7fd fe1c 	bl	806b570 <mem_cpy>
		fp->flag |= FA_DIRTY;
 806d938:	68fb      	ldr	r3, [r7, #12]
 806d93a:	7d1b      	ldrb	r3, [r3, #20]
 806d93c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 806d940:	b2da      	uxtb	r2, r3
 806d942:	68fb      	ldr	r3, [r7, #12]
 806d944:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 806d946:	69fa      	ldr	r2, [r7, #28]
 806d948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806d94a:	4413      	add	r3, r2
 806d94c:	61fb      	str	r3, [r7, #28]
 806d94e:	68fb      	ldr	r3, [r7, #12]
 806d950:	699a      	ldr	r2, [r3, #24]
 806d952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806d954:	441a      	add	r2, r3
 806d956:	68fb      	ldr	r3, [r7, #12]
 806d958:	619a      	str	r2, [r3, #24]
 806d95a:	68fb      	ldr	r3, [r7, #12]
 806d95c:	68da      	ldr	r2, [r3, #12]
 806d95e:	68fb      	ldr	r3, [r7, #12]
 806d960:	699b      	ldr	r3, [r3, #24]
 806d962:	429a      	cmp	r2, r3
 806d964:	bf38      	it	cc
 806d966:	461a      	movcc	r2, r3
 806d968:	68fb      	ldr	r3, [r7, #12]
 806d96a:	60da      	str	r2, [r3, #12]
 806d96c:	683b      	ldr	r3, [r7, #0]
 806d96e:	681a      	ldr	r2, [r3, #0]
 806d970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806d972:	441a      	add	r2, r3
 806d974:	683b      	ldr	r3, [r7, #0]
 806d976:	601a      	str	r2, [r3, #0]
 806d978:	687a      	ldr	r2, [r7, #4]
 806d97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806d97c:	1ad3      	subs	r3, r2, r3
 806d97e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 806d980:	687b      	ldr	r3, [r7, #4]
 806d982:	2b00      	cmp	r3, #0
 806d984:	f47f aeb6 	bne.w	806d6f4 <f_write+0x8e>
 806d988:	e000      	b.n	806d98c <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 806d98a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 806d98c:	68fb      	ldr	r3, [r7, #12]
 806d98e:	7d1b      	ldrb	r3, [r3, #20]
 806d990:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 806d994:	b2da      	uxtb	r2, r3
 806d996:	68fb      	ldr	r3, [r7, #12]
 806d998:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 806d99a:	693b      	ldr	r3, [r7, #16]
 806d99c:	2100      	movs	r1, #0
 806d99e:	4618      	mov	r0, r3
 806d9a0:	f7fd fe7a 	bl	806b698 <unlock_fs>
 806d9a4:	2300      	movs	r3, #0
}
 806d9a6:	4618      	mov	r0, r3
 806d9a8:	3730      	adds	r7, #48	; 0x30
 806d9aa:	46bd      	mov	sp, r7
 806d9ac:	bd80      	pop	{r7, pc}

0806d9ae <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 806d9ae:	b580      	push	{r7, lr}
 806d9b0:	b086      	sub	sp, #24
 806d9b2:	af00      	add	r7, sp, #0
 806d9b4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 806d9b6:	687b      	ldr	r3, [r7, #4]
 806d9b8:	f107 0208 	add.w	r2, r7, #8
 806d9bc:	4611      	mov	r1, r2
 806d9be:	4618      	mov	r0, r3
 806d9c0:	f7ff fa72 	bl	806cea8 <validate>
 806d9c4:	4603      	mov	r3, r0
 806d9c6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 806d9c8:	7dfb      	ldrb	r3, [r7, #23]
 806d9ca:	2b00      	cmp	r3, #0
 806d9cc:	d16d      	bne.n	806daaa <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 806d9ce:	687b      	ldr	r3, [r7, #4]
 806d9d0:	7d1b      	ldrb	r3, [r3, #20]
 806d9d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 806d9d6:	2b00      	cmp	r3, #0
 806d9d8:	d067      	beq.n	806daaa <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 806d9da:	687b      	ldr	r3, [r7, #4]
 806d9dc:	7d1b      	ldrb	r3, [r3, #20]
 806d9de:	b25b      	sxtb	r3, r3
 806d9e0:	2b00      	cmp	r3, #0
 806d9e2:	da1a      	bge.n	806da1a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 806d9e4:	68bb      	ldr	r3, [r7, #8]
 806d9e6:	7858      	ldrb	r0, [r3, #1]
 806d9e8:	687b      	ldr	r3, [r7, #4]
 806d9ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 806d9ee:	687b      	ldr	r3, [r7, #4]
 806d9f0:	6a1a      	ldr	r2, [r3, #32]
 806d9f2:	2301      	movs	r3, #1
 806d9f4:	f7fd fcfc 	bl	806b3f0 <disk_write>
 806d9f8:	4603      	mov	r3, r0
 806d9fa:	2b00      	cmp	r3, #0
 806d9fc:	d006      	beq.n	806da0c <f_sync+0x5e>
 806d9fe:	68bb      	ldr	r3, [r7, #8]
 806da00:	2101      	movs	r1, #1
 806da02:	4618      	mov	r0, r3
 806da04:	f7fd fe48 	bl	806b698 <unlock_fs>
 806da08:	2301      	movs	r3, #1
 806da0a:	e055      	b.n	806dab8 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 806da0c:	687b      	ldr	r3, [r7, #4]
 806da0e:	7d1b      	ldrb	r3, [r3, #20]
 806da10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 806da14:	b2da      	uxtb	r2, r3
 806da16:	687b      	ldr	r3, [r7, #4]
 806da18:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 806da1a:	f7fc ff4b 	bl	806a8b4 <get_fattime>
 806da1e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 806da20:	68ba      	ldr	r2, [r7, #8]
 806da22:	687b      	ldr	r3, [r7, #4]
 806da24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806da26:	4619      	mov	r1, r3
 806da28:	4610      	mov	r0, r2
 806da2a:	f7fe f801 	bl	806ba30 <move_window>
 806da2e:	4603      	mov	r3, r0
 806da30:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 806da32:	7dfb      	ldrb	r3, [r7, #23]
 806da34:	2b00      	cmp	r3, #0
 806da36:	d138      	bne.n	806daaa <f_sync+0xfc>
					dir = fp->dir_ptr;
 806da38:	687b      	ldr	r3, [r7, #4]
 806da3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806da3c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 806da3e:	68fb      	ldr	r3, [r7, #12]
 806da40:	330b      	adds	r3, #11
 806da42:	781a      	ldrb	r2, [r3, #0]
 806da44:	68fb      	ldr	r3, [r7, #12]
 806da46:	330b      	adds	r3, #11
 806da48:	f042 0220 	orr.w	r2, r2, #32
 806da4c:	b2d2      	uxtb	r2, r2
 806da4e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 806da50:	687b      	ldr	r3, [r7, #4]
 806da52:	6818      	ldr	r0, [r3, #0]
 806da54:	687b      	ldr	r3, [r7, #4]
 806da56:	689b      	ldr	r3, [r3, #8]
 806da58:	461a      	mov	r2, r3
 806da5a:	68f9      	ldr	r1, [r7, #12]
 806da5c:	f7fe fd0e 	bl	806c47c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 806da60:	68fb      	ldr	r3, [r7, #12]
 806da62:	f103 021c 	add.w	r2, r3, #28
 806da66:	687b      	ldr	r3, [r7, #4]
 806da68:	68db      	ldr	r3, [r3, #12]
 806da6a:	4619      	mov	r1, r3
 806da6c:	4610      	mov	r0, r2
 806da6e:	f7fd fd53 	bl	806b518 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 806da72:	68fb      	ldr	r3, [r7, #12]
 806da74:	3316      	adds	r3, #22
 806da76:	6939      	ldr	r1, [r7, #16]
 806da78:	4618      	mov	r0, r3
 806da7a:	f7fd fd4d 	bl	806b518 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 806da7e:	68fb      	ldr	r3, [r7, #12]
 806da80:	3312      	adds	r3, #18
 806da82:	2100      	movs	r1, #0
 806da84:	4618      	mov	r0, r3
 806da86:	f7fd fd2c 	bl	806b4e2 <st_word>
					fs->wflag = 1;
 806da8a:	68bb      	ldr	r3, [r7, #8]
 806da8c:	2201      	movs	r2, #1
 806da8e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 806da90:	68bb      	ldr	r3, [r7, #8]
 806da92:	4618      	mov	r0, r3
 806da94:	f7fd fffa 	bl	806ba8c <sync_fs>
 806da98:	4603      	mov	r3, r0
 806da9a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 806da9c:	687b      	ldr	r3, [r7, #4]
 806da9e:	7d1b      	ldrb	r3, [r3, #20]
 806daa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 806daa4:	b2da      	uxtb	r2, r3
 806daa6:	687b      	ldr	r3, [r7, #4]
 806daa8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 806daaa:	68bb      	ldr	r3, [r7, #8]
 806daac:	7dfa      	ldrb	r2, [r7, #23]
 806daae:	4611      	mov	r1, r2
 806dab0:	4618      	mov	r0, r3
 806dab2:	f7fd fdf1 	bl	806b698 <unlock_fs>
 806dab6:	7dfb      	ldrb	r3, [r7, #23]
}
 806dab8:	4618      	mov	r0, r3
 806daba:	3718      	adds	r7, #24
 806dabc:	46bd      	mov	sp, r7
 806dabe:	bd80      	pop	{r7, pc}

0806dac0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 806dac0:	b580      	push	{r7, lr}
 806dac2:	b084      	sub	sp, #16
 806dac4:	af00      	add	r7, sp, #0
 806dac6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 806dac8:	6878      	ldr	r0, [r7, #4]
 806daca:	f7ff ff70 	bl	806d9ae <f_sync>
 806dace:	4603      	mov	r3, r0
 806dad0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 806dad2:	7bfb      	ldrb	r3, [r7, #15]
 806dad4:	2b00      	cmp	r3, #0
 806dad6:	d11d      	bne.n	806db14 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 806dad8:	687b      	ldr	r3, [r7, #4]
 806dada:	f107 0208 	add.w	r2, r7, #8
 806dade:	4611      	mov	r1, r2
 806dae0:	4618      	mov	r0, r3
 806dae2:	f7ff f9e1 	bl	806cea8 <validate>
 806dae6:	4603      	mov	r3, r0
 806dae8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 806daea:	7bfb      	ldrb	r3, [r7, #15]
 806daec:	2b00      	cmp	r3, #0
 806daee:	d111      	bne.n	806db14 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 806daf0:	687b      	ldr	r3, [r7, #4]
 806daf2:	691b      	ldr	r3, [r3, #16]
 806daf4:	4618      	mov	r0, r3
 806daf6:	f7fd fef7 	bl	806b8e8 <dec_lock>
 806dafa:	4603      	mov	r3, r0
 806dafc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 806dafe:	7bfb      	ldrb	r3, [r7, #15]
 806db00:	2b00      	cmp	r3, #0
 806db02:	d102      	bne.n	806db0a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 806db04:	687b      	ldr	r3, [r7, #4]
 806db06:	2200      	movs	r2, #0
 806db08:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 806db0a:	68bb      	ldr	r3, [r7, #8]
 806db0c:	2100      	movs	r1, #0
 806db0e:	4618      	mov	r0, r3
 806db10:	f7fd fdc2 	bl	806b698 <unlock_fs>
#endif
		}
	}
	return res;
 806db14:	7bfb      	ldrb	r3, [r7, #15]
}
 806db16:	4618      	mov	r0, r3
 806db18:	3710      	adds	r7, #16
 806db1a:	46bd      	mov	sp, r7
 806db1c:	bd80      	pop	{r7, pc}

0806db1e <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 806db1e:	b580      	push	{r7, lr}
 806db20:	b09e      	sub	sp, #120	; 0x78
 806db22:	af00      	add	r7, sp, #0
 806db24:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 806db26:	2300      	movs	r3, #0
 806db28:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 806db2a:	f107 010c 	add.w	r1, r7, #12
 806db2e:	1d3b      	adds	r3, r7, #4
 806db30:	2202      	movs	r2, #2
 806db32:	4618      	mov	r0, r3
 806db34:	f7fe ff64 	bl	806ca00 <find_volume>
 806db38:	4603      	mov	r3, r0
 806db3a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 806db3e:	68fb      	ldr	r3, [r7, #12]
 806db40:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 806db42:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806db46:	2b00      	cmp	r3, #0
 806db48:	f040 808e 	bne.w	806dc68 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 806db4c:	687a      	ldr	r2, [r7, #4]
 806db4e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 806db52:	4611      	mov	r1, r2
 806db54:	4618      	mov	r0, r3
 806db56:	f7fe fe47 	bl	806c7e8 <follow_path>
 806db5a:	4603      	mov	r3, r0
 806db5c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 806db60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806db64:	2b00      	cmp	r3, #0
 806db66:	d108      	bne.n	806db7a <f_unlink+0x5c>
 806db68:	f107 0340 	add.w	r3, r7, #64	; 0x40
 806db6c:	2102      	movs	r1, #2
 806db6e:	4618      	mov	r0, r3
 806db70:	f7fd fdae 	bl	806b6d0 <chk_lock>
 806db74:	4603      	mov	r3, r0
 806db76:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 806db7a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806db7e:	2b00      	cmp	r3, #0
 806db80:	d172      	bne.n	806dc68 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 806db82:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 806db86:	b25b      	sxtb	r3, r3
 806db88:	2b00      	cmp	r3, #0
 806db8a:	da03      	bge.n	806db94 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 806db8c:	2306      	movs	r3, #6
 806db8e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 806db92:	e008      	b.n	806dba6 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 806db94:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 806db98:	f003 0301 	and.w	r3, r3, #1
 806db9c:	2b00      	cmp	r3, #0
 806db9e:	d002      	beq.n	806dba6 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 806dba0:	2307      	movs	r3, #7
 806dba2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 806dba6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dbaa:	2b00      	cmp	r3, #0
 806dbac:	d134      	bne.n	806dc18 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 806dbae:	68fb      	ldr	r3, [r7, #12]
 806dbb0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 806dbb2:	4611      	mov	r1, r2
 806dbb4:	4618      	mov	r0, r3
 806dbb6:	f7fe fc42 	bl	806c43e <ld_clust>
 806dbba:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 806dbbc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 806dbc0:	f003 0310 	and.w	r3, r3, #16
 806dbc4:	2b00      	cmp	r3, #0
 806dbc6:	d027      	beq.n	806dc18 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 806dbc8:	68fb      	ldr	r3, [r7, #12]
 806dbca:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 806dbcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 806dbce:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 806dbd0:	f107 0310 	add.w	r3, r7, #16
 806dbd4:	2100      	movs	r1, #0
 806dbd6:	4618      	mov	r0, r3
 806dbd8:	f7fe faaa 	bl	806c130 <dir_sdi>
 806dbdc:	4603      	mov	r3, r0
 806dbde:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 806dbe2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dbe6:	2b00      	cmp	r3, #0
 806dbe8:	d116      	bne.n	806dc18 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 806dbea:	f107 0310 	add.w	r3, r7, #16
 806dbee:	2100      	movs	r1, #0
 806dbf0:	4618      	mov	r0, r3
 806dbf2:	f7fe fc63 	bl	806c4bc <dir_read>
 806dbf6:	4603      	mov	r3, r0
 806dbf8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 806dbfc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dc00:	2b00      	cmp	r3, #0
 806dc02:	d102      	bne.n	806dc0a <f_unlink+0xec>
 806dc04:	2307      	movs	r3, #7
 806dc06:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 806dc0a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dc0e:	2b04      	cmp	r3, #4
 806dc10:	d102      	bne.n	806dc18 <f_unlink+0xfa>
 806dc12:	2300      	movs	r3, #0
 806dc14:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 806dc18:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dc1c:	2b00      	cmp	r3, #0
 806dc1e:	d123      	bne.n	806dc68 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 806dc20:	f107 0340 	add.w	r3, r7, #64	; 0x40
 806dc24:	4618      	mov	r0, r3
 806dc26:	f7fe fd2d 	bl	806c684 <dir_remove>
 806dc2a:	4603      	mov	r3, r0
 806dc2c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 806dc30:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dc34:	2b00      	cmp	r3, #0
 806dc36:	d10c      	bne.n	806dc52 <f_unlink+0x134>
 806dc38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 806dc3a:	2b00      	cmp	r3, #0
 806dc3c:	d009      	beq.n	806dc52 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 806dc3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 806dc42:	2200      	movs	r2, #0
 806dc44:	6f39      	ldr	r1, [r7, #112]	; 0x70
 806dc46:	4618      	mov	r0, r3
 806dc48:	f7fe f941 	bl	806bece <remove_chain>
 806dc4c:	4603      	mov	r3, r0
 806dc4e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 806dc52:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 806dc56:	2b00      	cmp	r3, #0
 806dc58:	d106      	bne.n	806dc68 <f_unlink+0x14a>
 806dc5a:	68fb      	ldr	r3, [r7, #12]
 806dc5c:	4618      	mov	r0, r3
 806dc5e:	f7fd ff15 	bl	806ba8c <sync_fs>
 806dc62:	4603      	mov	r3, r0
 806dc64:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 806dc68:	68fb      	ldr	r3, [r7, #12]
 806dc6a:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 806dc6e:	4611      	mov	r1, r2
 806dc70:	4618      	mov	r0, r3
 806dc72:	f7fd fd11 	bl	806b698 <unlock_fs>
 806dc76:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 806dc7a:	4618      	mov	r0, r3
 806dc7c:	3778      	adds	r7, #120	; 0x78
 806dc7e:	46bd      	mov	sp, r7
 806dc80:	bd80      	pop	{r7, pc}

0806dc82 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 806dc82:	b580      	push	{r7, lr}
 806dc84:	b088      	sub	sp, #32
 806dc86:	af00      	add	r7, sp, #0
 806dc88:	60f8      	str	r0, [r7, #12]
 806dc8a:	60b9      	str	r1, [r7, #8]
 806dc8c:	607a      	str	r2, [r7, #4]
	int n = 0;
 806dc8e:	2300      	movs	r3, #0
 806dc90:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 806dc92:	68fb      	ldr	r3, [r7, #12]
 806dc94:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 806dc96:	e01b      	b.n	806dcd0 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 806dc98:	f107 0310 	add.w	r3, r7, #16
 806dc9c:	f107 0114 	add.w	r1, r7, #20
 806dca0:	2201      	movs	r2, #1
 806dca2:	6878      	ldr	r0, [r7, #4]
 806dca4:	f7ff fb71 	bl	806d38a <f_read>
		if (rc != 1) break;
 806dca8:	693b      	ldr	r3, [r7, #16]
 806dcaa:	2b01      	cmp	r3, #1
 806dcac:	d116      	bne.n	806dcdc <f_gets+0x5a>
		c = s[0];
 806dcae:	7d3b      	ldrb	r3, [r7, #20]
 806dcb0:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 806dcb2:	7dfb      	ldrb	r3, [r7, #23]
 806dcb4:	2b0d      	cmp	r3, #13
 806dcb6:	d100      	bne.n	806dcba <f_gets+0x38>
 806dcb8:	e00a      	b.n	806dcd0 <f_gets+0x4e>
		*p++ = c;
 806dcba:	69bb      	ldr	r3, [r7, #24]
 806dcbc:	1c5a      	adds	r2, r3, #1
 806dcbe:	61ba      	str	r2, [r7, #24]
 806dcc0:	7dfa      	ldrb	r2, [r7, #23]
 806dcc2:	701a      	strb	r2, [r3, #0]
		n++;
 806dcc4:	69fb      	ldr	r3, [r7, #28]
 806dcc6:	3301      	adds	r3, #1
 806dcc8:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 806dcca:	7dfb      	ldrb	r3, [r7, #23]
 806dccc:	2b0a      	cmp	r3, #10
 806dcce:	d007      	beq.n	806dce0 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 806dcd0:	68bb      	ldr	r3, [r7, #8]
 806dcd2:	3b01      	subs	r3, #1
 806dcd4:	69fa      	ldr	r2, [r7, #28]
 806dcd6:	429a      	cmp	r2, r3
 806dcd8:	dbde      	blt.n	806dc98 <f_gets+0x16>
 806dcda:	e002      	b.n	806dce2 <f_gets+0x60>
		if (rc != 1) break;
 806dcdc:	bf00      	nop
 806dcde:	e000      	b.n	806dce2 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 806dce0:	bf00      	nop
	}
	*p = 0;
 806dce2:	69bb      	ldr	r3, [r7, #24]
 806dce4:	2200      	movs	r2, #0
 806dce6:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 806dce8:	69fb      	ldr	r3, [r7, #28]
 806dcea:	2b00      	cmp	r3, #0
 806dcec:	d001      	beq.n	806dcf2 <f_gets+0x70>
 806dcee:	68fb      	ldr	r3, [r7, #12]
 806dcf0:	e000      	b.n	806dcf4 <f_gets+0x72>
 806dcf2:	2300      	movs	r3, #0
}
 806dcf4:	4618      	mov	r0, r3
 806dcf6:	3720      	adds	r7, #32
 806dcf8:	46bd      	mov	sp, r7
 806dcfa:	bd80      	pop	{r7, pc}

0806dcfc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 806dcfc:	b480      	push	{r7}
 806dcfe:	b087      	sub	sp, #28
 806dd00:	af00      	add	r7, sp, #0
 806dd02:	60f8      	str	r0, [r7, #12]
 806dd04:	60b9      	str	r1, [r7, #8]
 806dd06:	4613      	mov	r3, r2
 806dd08:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 806dd0a:	2301      	movs	r3, #1
 806dd0c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 806dd0e:	2300      	movs	r3, #0
 806dd10:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 806dd12:	4b1f      	ldr	r3, [pc, #124]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd14:	7a5b      	ldrb	r3, [r3, #9]
 806dd16:	b2db      	uxtb	r3, r3
 806dd18:	2b00      	cmp	r3, #0
 806dd1a:	d131      	bne.n	806dd80 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 806dd1c:	4b1c      	ldr	r3, [pc, #112]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd1e:	7a5b      	ldrb	r3, [r3, #9]
 806dd20:	b2db      	uxtb	r3, r3
 806dd22:	461a      	mov	r2, r3
 806dd24:	4b1a      	ldr	r3, [pc, #104]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd26:	2100      	movs	r1, #0
 806dd28:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 806dd2a:	4b19      	ldr	r3, [pc, #100]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd2c:	7a5b      	ldrb	r3, [r3, #9]
 806dd2e:	b2db      	uxtb	r3, r3
 806dd30:	4a17      	ldr	r2, [pc, #92]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd32:	009b      	lsls	r3, r3, #2
 806dd34:	4413      	add	r3, r2
 806dd36:	68fa      	ldr	r2, [r7, #12]
 806dd38:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 806dd3a:	4b15      	ldr	r3, [pc, #84]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd3c:	7a5b      	ldrb	r3, [r3, #9]
 806dd3e:	b2db      	uxtb	r3, r3
 806dd40:	461a      	mov	r2, r3
 806dd42:	4b13      	ldr	r3, [pc, #76]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd44:	4413      	add	r3, r2
 806dd46:	79fa      	ldrb	r2, [r7, #7]
 806dd48:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 806dd4a:	4b11      	ldr	r3, [pc, #68]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd4c:	7a5b      	ldrb	r3, [r3, #9]
 806dd4e:	b2db      	uxtb	r3, r3
 806dd50:	1c5a      	adds	r2, r3, #1
 806dd52:	b2d1      	uxtb	r1, r2
 806dd54:	4a0e      	ldr	r2, [pc, #56]	; (806dd90 <FATFS_LinkDriverEx+0x94>)
 806dd56:	7251      	strb	r1, [r2, #9]
 806dd58:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 806dd5a:	7dbb      	ldrb	r3, [r7, #22]
 806dd5c:	3330      	adds	r3, #48	; 0x30
 806dd5e:	b2da      	uxtb	r2, r3
 806dd60:	68bb      	ldr	r3, [r7, #8]
 806dd62:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 806dd64:	68bb      	ldr	r3, [r7, #8]
 806dd66:	3301      	adds	r3, #1
 806dd68:	223a      	movs	r2, #58	; 0x3a
 806dd6a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 806dd6c:	68bb      	ldr	r3, [r7, #8]
 806dd6e:	3302      	adds	r3, #2
 806dd70:	222f      	movs	r2, #47	; 0x2f
 806dd72:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 806dd74:	68bb      	ldr	r3, [r7, #8]
 806dd76:	3303      	adds	r3, #3
 806dd78:	2200      	movs	r2, #0
 806dd7a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 806dd7c:	2300      	movs	r3, #0
 806dd7e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 806dd80:	7dfb      	ldrb	r3, [r7, #23]
}
 806dd82:	4618      	mov	r0, r3
 806dd84:	371c      	adds	r7, #28
 806dd86:	46bd      	mov	sp, r7
 806dd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 806dd8c:	4770      	bx	lr
 806dd8e:	bf00      	nop
 806dd90:	2000044c 	.word	0x2000044c

0806dd94 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 806dd94:	b580      	push	{r7, lr}
 806dd96:	b082      	sub	sp, #8
 806dd98:	af00      	add	r7, sp, #0
 806dd9a:	6078      	str	r0, [r7, #4]
 806dd9c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 806dd9e:	2200      	movs	r2, #0
 806dda0:	6839      	ldr	r1, [r7, #0]
 806dda2:	6878      	ldr	r0, [r7, #4]
 806dda4:	f7ff ffaa 	bl	806dcfc <FATFS_LinkDriverEx>
 806dda8:	4603      	mov	r3, r0
}
 806ddaa:	4618      	mov	r0, r3
 806ddac:	3708      	adds	r7, #8
 806ddae:	46bd      	mov	sp, r7
 806ddb0:	bd80      	pop	{r7, pc}

0806ddb2 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 806ddb2:	b580      	push	{r7, lr}
 806ddb4:	b084      	sub	sp, #16
 806ddb6:	af00      	add	r7, sp, #0
 806ddb8:	4603      	mov	r3, r0
 806ddba:	6039      	str	r1, [r7, #0]
 806ddbc:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 806ddbe:	2200      	movs	r2, #0
 806ddc0:	2101      	movs	r1, #1
 806ddc2:	2001      	movs	r0, #1
 806ddc4:	f000 fc72 	bl	806e6ac <osSemaphoreNew>
 806ddc8:	4602      	mov	r2, r0
 806ddca:	683b      	ldr	r3, [r7, #0]
 806ddcc:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 806ddce:	683b      	ldr	r3, [r7, #0]
 806ddd0:	681b      	ldr	r3, [r3, #0]
 806ddd2:	2b00      	cmp	r3, #0
 806ddd4:	bf14      	ite	ne
 806ddd6:	2301      	movne	r3, #1
 806ddd8:	2300      	moveq	r3, #0
 806ddda:	b2db      	uxtb	r3, r3
 806dddc:	60fb      	str	r3, [r7, #12]

    return ret;
 806ddde:	68fb      	ldr	r3, [r7, #12]
}
 806dde0:	4618      	mov	r0, r3
 806dde2:	3710      	adds	r7, #16
 806dde4:	46bd      	mov	sp, r7
 806dde6:	bd80      	pop	{r7, pc}

0806dde8 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 806dde8:	b580      	push	{r7, lr}
 806ddea:	b082      	sub	sp, #8
 806ddec:	af00      	add	r7, sp, #0
 806ddee:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 806ddf0:	6878      	ldr	r0, [r7, #4]
 806ddf2:	f000 fd7b 	bl	806e8ec <osSemaphoreDelete>
#endif
    return 1;
 806ddf6:	2301      	movs	r3, #1
}
 806ddf8:	4618      	mov	r0, r3
 806ddfa:	3708      	adds	r7, #8
 806ddfc:	46bd      	mov	sp, r7
 806ddfe:	bd80      	pop	{r7, pc}

0806de00 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 806de00:	b580      	push	{r7, lr}
 806de02:	b084      	sub	sp, #16
 806de04:	af00      	add	r7, sp, #0
 806de06:	6078      	str	r0, [r7, #4]
  int ret = 0;
 806de08:	2300      	movs	r3, #0
 806de0a:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 806de0c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 806de10:	6878      	ldr	r0, [r7, #4]
 806de12:	f000 fcd5 	bl	806e7c0 <osSemaphoreAcquire>
 806de16:	4603      	mov	r3, r0
 806de18:	2b00      	cmp	r3, #0
 806de1a:	d101      	bne.n	806de20 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 806de1c:	2301      	movs	r3, #1
 806de1e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 806de20:	68fb      	ldr	r3, [r7, #12]
}
 806de22:	4618      	mov	r0, r3
 806de24:	3710      	adds	r7, #16
 806de26:	46bd      	mov	sp, r7
 806de28:	bd80      	pop	{r7, pc}

0806de2a <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 806de2a:	b580      	push	{r7, lr}
 806de2c:	b082      	sub	sp, #8
 806de2e:	af00      	add	r7, sp, #0
 806de30:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 806de32:	6878      	ldr	r0, [r7, #4]
 806de34:	f000 fd16 	bl	806e864 <osSemaphoreRelease>
#endif
}
 806de38:	bf00      	nop
 806de3a:	3708      	adds	r7, #8
 806de3c:	46bd      	mov	sp, r7
 806de3e:	bd80      	pop	{r7, pc}

0806de40 <__NVIC_SetPriority>:
{
 806de40:	b480      	push	{r7}
 806de42:	b083      	sub	sp, #12
 806de44:	af00      	add	r7, sp, #0
 806de46:	4603      	mov	r3, r0
 806de48:	6039      	str	r1, [r7, #0]
 806de4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 806de4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 806de50:	2b00      	cmp	r3, #0
 806de52:	db0a      	blt.n	806de6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 806de54:	683b      	ldr	r3, [r7, #0]
 806de56:	b2da      	uxtb	r2, r3
 806de58:	490c      	ldr	r1, [pc, #48]	; (806de8c <__NVIC_SetPriority+0x4c>)
 806de5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 806de5e:	0112      	lsls	r2, r2, #4
 806de60:	b2d2      	uxtb	r2, r2
 806de62:	440b      	add	r3, r1
 806de64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 806de68:	e00a      	b.n	806de80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 806de6a:	683b      	ldr	r3, [r7, #0]
 806de6c:	b2da      	uxtb	r2, r3
 806de6e:	4908      	ldr	r1, [pc, #32]	; (806de90 <__NVIC_SetPriority+0x50>)
 806de70:	79fb      	ldrb	r3, [r7, #7]
 806de72:	f003 030f 	and.w	r3, r3, #15
 806de76:	3b04      	subs	r3, #4
 806de78:	0112      	lsls	r2, r2, #4
 806de7a:	b2d2      	uxtb	r2, r2
 806de7c:	440b      	add	r3, r1
 806de7e:	761a      	strb	r2, [r3, #24]
}
 806de80:	bf00      	nop
 806de82:	370c      	adds	r7, #12
 806de84:	46bd      	mov	sp, r7
 806de86:	f85d 7b04 	ldr.w	r7, [sp], #4
 806de8a:	4770      	bx	lr
 806de8c:	e000e100 	.word	0xe000e100
 806de90:	e000ed00 	.word	0xe000ed00

0806de94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 806de94:	b580      	push	{r7, lr}
 806de96:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 806de98:	4b05      	ldr	r3, [pc, #20]	; (806deb0 <SysTick_Handler+0x1c>)
 806de9a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 806de9c:	f002 fe80 	bl	8070ba0 <xTaskGetSchedulerState>
 806dea0:	4603      	mov	r3, r0
 806dea2:	2b01      	cmp	r3, #1
 806dea4:	d001      	beq.n	806deaa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 806dea6:	f004 f81f 	bl	8071ee8 <xPortSysTickHandler>
  }
}
 806deaa:	bf00      	nop
 806deac:	bd80      	pop	{r7, pc}
 806deae:	bf00      	nop
 806deb0:	e000e010 	.word	0xe000e010

0806deb4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 806deb4:	b580      	push	{r7, lr}
 806deb6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 806deb8:	2100      	movs	r1, #0
 806deba:	f06f 0004 	mvn.w	r0, #4
 806debe:	f7ff ffbf 	bl	806de40 <__NVIC_SetPriority>
#endif
}
 806dec2:	bf00      	nop
 806dec4:	bd80      	pop	{r7, pc}
	...

0806dec8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 806dec8:	b480      	push	{r7}
 806deca:	b083      	sub	sp, #12
 806decc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806dece:	f3ef 8305 	mrs	r3, IPSR
 806ded2:	603b      	str	r3, [r7, #0]
  return(result);
 806ded4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 806ded6:	2b00      	cmp	r3, #0
 806ded8:	d003      	beq.n	806dee2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 806deda:	f06f 0305 	mvn.w	r3, #5
 806dede:	607b      	str	r3, [r7, #4]
 806dee0:	e00c      	b.n	806defc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 806dee2:	4b0a      	ldr	r3, [pc, #40]	; (806df0c <osKernelInitialize+0x44>)
 806dee4:	681b      	ldr	r3, [r3, #0]
 806dee6:	2b00      	cmp	r3, #0
 806dee8:	d105      	bne.n	806def6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 806deea:	4b08      	ldr	r3, [pc, #32]	; (806df0c <osKernelInitialize+0x44>)
 806deec:	2201      	movs	r2, #1
 806deee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 806def0:	2300      	movs	r3, #0
 806def2:	607b      	str	r3, [r7, #4]
 806def4:	e002      	b.n	806defc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 806def6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806defa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 806defc:	687b      	ldr	r3, [r7, #4]
}
 806defe:	4618      	mov	r0, r3
 806df00:	370c      	adds	r7, #12
 806df02:	46bd      	mov	sp, r7
 806df04:	f85d 7b04 	ldr.w	r7, [sp], #4
 806df08:	4770      	bx	lr
 806df0a:	bf00      	nop
 806df0c:	20000458 	.word	0x20000458

0806df10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 806df10:	b580      	push	{r7, lr}
 806df12:	b082      	sub	sp, #8
 806df14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806df16:	f3ef 8305 	mrs	r3, IPSR
 806df1a:	603b      	str	r3, [r7, #0]
  return(result);
 806df1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 806df1e:	2b00      	cmp	r3, #0
 806df20:	d003      	beq.n	806df2a <osKernelStart+0x1a>
    stat = osErrorISR;
 806df22:	f06f 0305 	mvn.w	r3, #5
 806df26:	607b      	str	r3, [r7, #4]
 806df28:	e010      	b.n	806df4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 806df2a:	4b0b      	ldr	r3, [pc, #44]	; (806df58 <osKernelStart+0x48>)
 806df2c:	681b      	ldr	r3, [r3, #0]
 806df2e:	2b01      	cmp	r3, #1
 806df30:	d109      	bne.n	806df46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 806df32:	f7ff ffbf 	bl	806deb4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 806df36:	4b08      	ldr	r3, [pc, #32]	; (806df58 <osKernelStart+0x48>)
 806df38:	2202      	movs	r2, #2
 806df3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 806df3c:	f002 f9c4 	bl	80702c8 <vTaskStartScheduler>
      stat = osOK;
 806df40:	2300      	movs	r3, #0
 806df42:	607b      	str	r3, [r7, #4]
 806df44:	e002      	b.n	806df4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 806df46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806df4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 806df4c:	687b      	ldr	r3, [r7, #4]
}
 806df4e:	4618      	mov	r0, r3
 806df50:	3708      	adds	r7, #8
 806df52:	46bd      	mov	sp, r7
 806df54:	bd80      	pop	{r7, pc}
 806df56:	bf00      	nop
 806df58:	20000458 	.word	0x20000458

0806df5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 806df5c:	b580      	push	{r7, lr}
 806df5e:	b08e      	sub	sp, #56	; 0x38
 806df60:	af04      	add	r7, sp, #16
 806df62:	60f8      	str	r0, [r7, #12]
 806df64:	60b9      	str	r1, [r7, #8]
 806df66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 806df68:	2300      	movs	r3, #0
 806df6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806df6c:	f3ef 8305 	mrs	r3, IPSR
 806df70:	617b      	str	r3, [r7, #20]
  return(result);
 806df72:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 806df74:	2b00      	cmp	r3, #0
 806df76:	d17e      	bne.n	806e076 <osThreadNew+0x11a>
 806df78:	68fb      	ldr	r3, [r7, #12]
 806df7a:	2b00      	cmp	r3, #0
 806df7c:	d07b      	beq.n	806e076 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 806df7e:	2380      	movs	r3, #128	; 0x80
 806df80:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 806df82:	2318      	movs	r3, #24
 806df84:	61fb      	str	r3, [r7, #28]

    name = NULL;
 806df86:	2300      	movs	r3, #0
 806df88:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 806df8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806df8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 806df90:	687b      	ldr	r3, [r7, #4]
 806df92:	2b00      	cmp	r3, #0
 806df94:	d045      	beq.n	806e022 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 806df96:	687b      	ldr	r3, [r7, #4]
 806df98:	681b      	ldr	r3, [r3, #0]
 806df9a:	2b00      	cmp	r3, #0
 806df9c:	d002      	beq.n	806dfa4 <osThreadNew+0x48>
        name = attr->name;
 806df9e:	687b      	ldr	r3, [r7, #4]
 806dfa0:	681b      	ldr	r3, [r3, #0]
 806dfa2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 806dfa4:	687b      	ldr	r3, [r7, #4]
 806dfa6:	699b      	ldr	r3, [r3, #24]
 806dfa8:	2b00      	cmp	r3, #0
 806dfaa:	d002      	beq.n	806dfb2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 806dfac:	687b      	ldr	r3, [r7, #4]
 806dfae:	699b      	ldr	r3, [r3, #24]
 806dfb0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 806dfb2:	69fb      	ldr	r3, [r7, #28]
 806dfb4:	2b00      	cmp	r3, #0
 806dfb6:	d008      	beq.n	806dfca <osThreadNew+0x6e>
 806dfb8:	69fb      	ldr	r3, [r7, #28]
 806dfba:	2b38      	cmp	r3, #56	; 0x38
 806dfbc:	d805      	bhi.n	806dfca <osThreadNew+0x6e>
 806dfbe:	687b      	ldr	r3, [r7, #4]
 806dfc0:	685b      	ldr	r3, [r3, #4]
 806dfc2:	f003 0301 	and.w	r3, r3, #1
 806dfc6:	2b00      	cmp	r3, #0
 806dfc8:	d001      	beq.n	806dfce <osThreadNew+0x72>
        return (NULL);
 806dfca:	2300      	movs	r3, #0
 806dfcc:	e054      	b.n	806e078 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 806dfce:	687b      	ldr	r3, [r7, #4]
 806dfd0:	695b      	ldr	r3, [r3, #20]
 806dfd2:	2b00      	cmp	r3, #0
 806dfd4:	d003      	beq.n	806dfde <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 806dfd6:	687b      	ldr	r3, [r7, #4]
 806dfd8:	695b      	ldr	r3, [r3, #20]
 806dfda:	089b      	lsrs	r3, r3, #2
 806dfdc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 806dfde:	687b      	ldr	r3, [r7, #4]
 806dfe0:	689b      	ldr	r3, [r3, #8]
 806dfe2:	2b00      	cmp	r3, #0
 806dfe4:	d00e      	beq.n	806e004 <osThreadNew+0xa8>
 806dfe6:	687b      	ldr	r3, [r7, #4]
 806dfe8:	68db      	ldr	r3, [r3, #12]
 806dfea:	2bbb      	cmp	r3, #187	; 0xbb
 806dfec:	d90a      	bls.n	806e004 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 806dfee:	687b      	ldr	r3, [r7, #4]
 806dff0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 806dff2:	2b00      	cmp	r3, #0
 806dff4:	d006      	beq.n	806e004 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 806dff6:	687b      	ldr	r3, [r7, #4]
 806dff8:	695b      	ldr	r3, [r3, #20]
 806dffa:	2b00      	cmp	r3, #0
 806dffc:	d002      	beq.n	806e004 <osThreadNew+0xa8>
        mem = 1;
 806dffe:	2301      	movs	r3, #1
 806e000:	61bb      	str	r3, [r7, #24]
 806e002:	e010      	b.n	806e026 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 806e004:	687b      	ldr	r3, [r7, #4]
 806e006:	689b      	ldr	r3, [r3, #8]
 806e008:	2b00      	cmp	r3, #0
 806e00a:	d10c      	bne.n	806e026 <osThreadNew+0xca>
 806e00c:	687b      	ldr	r3, [r7, #4]
 806e00e:	68db      	ldr	r3, [r3, #12]
 806e010:	2b00      	cmp	r3, #0
 806e012:	d108      	bne.n	806e026 <osThreadNew+0xca>
 806e014:	687b      	ldr	r3, [r7, #4]
 806e016:	691b      	ldr	r3, [r3, #16]
 806e018:	2b00      	cmp	r3, #0
 806e01a:	d104      	bne.n	806e026 <osThreadNew+0xca>
          mem = 0;
 806e01c:	2300      	movs	r3, #0
 806e01e:	61bb      	str	r3, [r7, #24]
 806e020:	e001      	b.n	806e026 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 806e022:	2300      	movs	r3, #0
 806e024:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 806e026:	69bb      	ldr	r3, [r7, #24]
 806e028:	2b01      	cmp	r3, #1
 806e02a:	d110      	bne.n	806e04e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 806e02c:	687b      	ldr	r3, [r7, #4]
 806e02e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 806e030:	687a      	ldr	r2, [r7, #4]
 806e032:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 806e034:	9202      	str	r2, [sp, #8]
 806e036:	9301      	str	r3, [sp, #4]
 806e038:	69fb      	ldr	r3, [r7, #28]
 806e03a:	9300      	str	r3, [sp, #0]
 806e03c:	68bb      	ldr	r3, [r7, #8]
 806e03e:	6a3a      	ldr	r2, [r7, #32]
 806e040:	6a79      	ldr	r1, [r7, #36]	; 0x24
 806e042:	68f8      	ldr	r0, [r7, #12]
 806e044:	f001 ff54 	bl	806fef0 <xTaskCreateStatic>
 806e048:	4603      	mov	r3, r0
 806e04a:	613b      	str	r3, [r7, #16]
 806e04c:	e013      	b.n	806e076 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 806e04e:	69bb      	ldr	r3, [r7, #24]
 806e050:	2b00      	cmp	r3, #0
 806e052:	d110      	bne.n	806e076 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 806e054:	6a3b      	ldr	r3, [r7, #32]
 806e056:	b29a      	uxth	r2, r3
 806e058:	f107 0310 	add.w	r3, r7, #16
 806e05c:	9301      	str	r3, [sp, #4]
 806e05e:	69fb      	ldr	r3, [r7, #28]
 806e060:	9300      	str	r3, [sp, #0]
 806e062:	68bb      	ldr	r3, [r7, #8]
 806e064:	6a79      	ldr	r1, [r7, #36]	; 0x24
 806e066:	68f8      	ldr	r0, [r7, #12]
 806e068:	f001 ff9f 	bl	806ffaa <xTaskCreate>
 806e06c:	4603      	mov	r3, r0
 806e06e:	2b01      	cmp	r3, #1
 806e070:	d001      	beq.n	806e076 <osThreadNew+0x11a>
            hTask = NULL;
 806e072:	2300      	movs	r3, #0
 806e074:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 806e076:	693b      	ldr	r3, [r7, #16]
}
 806e078:	4618      	mov	r0, r3
 806e07a:	3728      	adds	r7, #40	; 0x28
 806e07c:	46bd      	mov	sp, r7
 806e07e:	bd80      	pop	{r7, pc}

0806e080 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 806e080:	b580      	push	{r7, lr}
 806e082:	b088      	sub	sp, #32
 806e084:	af02      	add	r7, sp, #8
 806e086:	6078      	str	r0, [r7, #4]
 806e088:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 806e08a:	687b      	ldr	r3, [r7, #4]
 806e08c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 806e08e:	697b      	ldr	r3, [r7, #20]
 806e090:	2b00      	cmp	r3, #0
 806e092:	d002      	beq.n	806e09a <osThreadFlagsSet+0x1a>
 806e094:	683b      	ldr	r3, [r7, #0]
 806e096:	2b00      	cmp	r3, #0
 806e098:	da03      	bge.n	806e0a2 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 806e09a:	f06f 0303 	mvn.w	r3, #3
 806e09e:	60fb      	str	r3, [r7, #12]
 806e0a0:	e035      	b.n	806e10e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 806e0a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e0a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e0a8:	f3ef 8305 	mrs	r3, IPSR
 806e0ac:	613b      	str	r3, [r7, #16]
  return(result);
 806e0ae:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 806e0b0:	2b00      	cmp	r3, #0
 806e0b2:	d01f      	beq.n	806e0f4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 806e0b4:	2300      	movs	r3, #0
 806e0b6:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 806e0b8:	f107 0308 	add.w	r3, r7, #8
 806e0bc:	9300      	str	r3, [sp, #0]
 806e0be:	2300      	movs	r3, #0
 806e0c0:	2201      	movs	r2, #1
 806e0c2:	6839      	ldr	r1, [r7, #0]
 806e0c4:	6978      	ldr	r0, [r7, #20]
 806e0c6:	f003 f813 	bl	80710f0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 806e0ca:	f107 030c 	add.w	r3, r7, #12
 806e0ce:	2200      	movs	r2, #0
 806e0d0:	9200      	str	r2, [sp, #0]
 806e0d2:	2200      	movs	r2, #0
 806e0d4:	2100      	movs	r1, #0
 806e0d6:	6978      	ldr	r0, [r7, #20]
 806e0d8:	f003 f80a 	bl	80710f0 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 806e0dc:	68bb      	ldr	r3, [r7, #8]
 806e0de:	2b00      	cmp	r3, #0
 806e0e0:	d015      	beq.n	806e10e <osThreadFlagsSet+0x8e>
 806e0e2:	4b0d      	ldr	r3, [pc, #52]	; (806e118 <osThreadFlagsSet+0x98>)
 806e0e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806e0e8:	601a      	str	r2, [r3, #0]
 806e0ea:	f3bf 8f4f 	dsb	sy
 806e0ee:	f3bf 8f6f 	isb	sy
 806e0f2:	e00c      	b.n	806e10e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 806e0f4:	2300      	movs	r3, #0
 806e0f6:	2201      	movs	r2, #1
 806e0f8:	6839      	ldr	r1, [r7, #0]
 806e0fa:	6978      	ldr	r0, [r7, #20]
 806e0fc:	f002 ff3a 	bl	8070f74 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 806e100:	f107 030c 	add.w	r3, r7, #12
 806e104:	2200      	movs	r2, #0
 806e106:	2100      	movs	r1, #0
 806e108:	6978      	ldr	r0, [r7, #20]
 806e10a:	f002 ff33 	bl	8070f74 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 806e10e:	68fb      	ldr	r3, [r7, #12]
}
 806e110:	4618      	mov	r0, r3
 806e112:	3718      	adds	r7, #24
 806e114:	46bd      	mov	sp, r7
 806e116:	bd80      	pop	{r7, pc}
 806e118:	e000ed04 	.word	0xe000ed04

0806e11c <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 806e11c:	b580      	push	{r7, lr}
 806e11e:	b086      	sub	sp, #24
 806e120:	af00      	add	r7, sp, #0
 806e122:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e124:	f3ef 8305 	mrs	r3, IPSR
 806e128:	60fb      	str	r3, [r7, #12]
  return(result);
 806e12a:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 806e12c:	2b00      	cmp	r3, #0
 806e12e:	d003      	beq.n	806e138 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 806e130:	f06f 0305 	mvn.w	r3, #5
 806e134:	617b      	str	r3, [r7, #20]
 806e136:	e02a      	b.n	806e18e <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 806e138:	687b      	ldr	r3, [r7, #4]
 806e13a:	2b00      	cmp	r3, #0
 806e13c:	da03      	bge.n	806e146 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 806e13e:	f06f 0303 	mvn.w	r3, #3
 806e142:	617b      	str	r3, [r7, #20]
 806e144:	e023      	b.n	806e18e <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 806e146:	f002 fd1b 	bl	8070b80 <xTaskGetCurrentTaskHandle>
 806e14a:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 806e14c:	f107 0308 	add.w	r3, r7, #8
 806e150:	2200      	movs	r2, #0
 806e152:	2100      	movs	r1, #0
 806e154:	6938      	ldr	r0, [r7, #16]
 806e156:	f002 ff0d 	bl	8070f74 <xTaskGenericNotify>
 806e15a:	4603      	mov	r3, r0
 806e15c:	2b01      	cmp	r3, #1
 806e15e:	d113      	bne.n	806e188 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 806e160:	68bb      	ldr	r3, [r7, #8]
 806e162:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 806e164:	687b      	ldr	r3, [r7, #4]
 806e166:	43da      	mvns	r2, r3
 806e168:	68bb      	ldr	r3, [r7, #8]
 806e16a:	4013      	ands	r3, r2
 806e16c:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 806e16e:	68b9      	ldr	r1, [r7, #8]
 806e170:	2300      	movs	r3, #0
 806e172:	2203      	movs	r2, #3
 806e174:	6938      	ldr	r0, [r7, #16]
 806e176:	f002 fefd 	bl	8070f74 <xTaskGenericNotify>
 806e17a:	4603      	mov	r3, r0
 806e17c:	2b01      	cmp	r3, #1
 806e17e:	d006      	beq.n	806e18e <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 806e180:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e184:	617b      	str	r3, [r7, #20]
 806e186:	e002      	b.n	806e18e <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 806e188:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e18c:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 806e18e:	697b      	ldr	r3, [r7, #20]
}
 806e190:	4618      	mov	r0, r3
 806e192:	3718      	adds	r7, #24
 806e194:	46bd      	mov	sp, r7
 806e196:	bd80      	pop	{r7, pc}

0806e198 <osThreadFlagsGet>:

uint32_t osThreadFlagsGet (void) {
 806e198:	b580      	push	{r7, lr}
 806e19a:	b084      	sub	sp, #16
 806e19c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e19e:	f3ef 8305 	mrs	r3, IPSR
 806e1a2:	60bb      	str	r3, [r7, #8]
  return(result);
 806e1a4:	68bb      	ldr	r3, [r7, #8]
  TaskHandle_t hTask;
  uint32_t rflags;

  if (IS_IRQ()) {
 806e1a6:	2b00      	cmp	r3, #0
 806e1a8:	d003      	beq.n	806e1b2 <osThreadFlagsGet+0x1a>
    rflags = (uint32_t)osErrorISR;
 806e1aa:	f06f 0305 	mvn.w	r3, #5
 806e1ae:	607b      	str	r3, [r7, #4]
 806e1b0:	e00e      	b.n	806e1d0 <osThreadFlagsGet+0x38>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 806e1b2:	f002 fce5 	bl	8070b80 <xTaskGetCurrentTaskHandle>
 806e1b6:	60f8      	str	r0, [r7, #12]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags) != pdPASS) {
 806e1b8:	1d3b      	adds	r3, r7, #4
 806e1ba:	2200      	movs	r2, #0
 806e1bc:	2100      	movs	r1, #0
 806e1be:	68f8      	ldr	r0, [r7, #12]
 806e1c0:	f002 fed8 	bl	8070f74 <xTaskGenericNotify>
 806e1c4:	4603      	mov	r3, r0
 806e1c6:	2b01      	cmp	r3, #1
 806e1c8:	d002      	beq.n	806e1d0 <osThreadFlagsGet+0x38>
      rflags = (uint32_t)osError;
 806e1ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e1ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (rflags);
 806e1d0:	687b      	ldr	r3, [r7, #4]
}
 806e1d2:	4618      	mov	r0, r3
 806e1d4:	3710      	adds	r7, #16
 806e1d6:	46bd      	mov	sp, r7
 806e1d8:	bd80      	pop	{r7, pc}

0806e1da <osThreadFlagsWait>:

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 806e1da:	b580      	push	{r7, lr}
 806e1dc:	b08c      	sub	sp, #48	; 0x30
 806e1de:	af00      	add	r7, sp, #0
 806e1e0:	60f8      	str	r0, [r7, #12]
 806e1e2:	60b9      	str	r1, [r7, #8]
 806e1e4:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e1e6:	f3ef 8305 	mrs	r3, IPSR
 806e1ea:	617b      	str	r3, [r7, #20]
  return(result);
 806e1ec:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 806e1ee:	2b00      	cmp	r3, #0
 806e1f0:	d003      	beq.n	806e1fa <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 806e1f2:	f06f 0305 	mvn.w	r3, #5
 806e1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 806e1f8:	e06b      	b.n	806e2d2 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 806e1fa:	68fb      	ldr	r3, [r7, #12]
 806e1fc:	2b00      	cmp	r3, #0
 806e1fe:	da03      	bge.n	806e208 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 806e200:	f06f 0303 	mvn.w	r3, #3
 806e204:	62fb      	str	r3, [r7, #44]	; 0x2c
 806e206:	e064      	b.n	806e2d2 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 806e208:	68bb      	ldr	r3, [r7, #8]
 806e20a:	f003 0302 	and.w	r3, r3, #2
 806e20e:	2b00      	cmp	r3, #0
 806e210:	d002      	beq.n	806e218 <osThreadFlagsWait+0x3e>
      clear = 0U;
 806e212:	2300      	movs	r3, #0
 806e214:	62bb      	str	r3, [r7, #40]	; 0x28
 806e216:	e001      	b.n	806e21c <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 806e218:	68fb      	ldr	r3, [r7, #12]
 806e21a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 806e21c:	2300      	movs	r3, #0
 806e21e:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 806e220:	687b      	ldr	r3, [r7, #4]
 806e222:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 806e224:	f002 f96c 	bl	8070500 <xTaskGetTickCount>
 806e228:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 806e22a:	f107 0210 	add.w	r2, r7, #16
 806e22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806e230:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 806e232:	2000      	movs	r0, #0
 806e234:	f002 fe3e 	bl	8070eb4 <xTaskNotifyWait>
 806e238:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 806e23a:	69fb      	ldr	r3, [r7, #28]
 806e23c:	2b01      	cmp	r3, #1
 806e23e:	d137      	bne.n	806e2b0 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 806e240:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 806e242:	68fb      	ldr	r3, [r7, #12]
 806e244:	4013      	ands	r3, r2
 806e246:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 806e248:	693b      	ldr	r3, [r7, #16]
 806e24a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 806e24c:	4313      	orrs	r3, r2
 806e24e:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 806e250:	68bb      	ldr	r3, [r7, #8]
 806e252:	f003 0301 	and.w	r3, r3, #1
 806e256:	2b00      	cmp	r3, #0
 806e258:	d00c      	beq.n	806e274 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 806e25a:	68fa      	ldr	r2, [r7, #12]
 806e25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806e25e:	4013      	ands	r3, r2
 806e260:	68fa      	ldr	r2, [r7, #12]
 806e262:	429a      	cmp	r2, r3
 806e264:	d032      	beq.n	806e2cc <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 806e266:	687b      	ldr	r3, [r7, #4]
 806e268:	2b00      	cmp	r3, #0
 806e26a:	d10f      	bne.n	806e28c <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 806e26c:	f06f 0302 	mvn.w	r3, #2
 806e270:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 806e272:	e02e      	b.n	806e2d2 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 806e274:	68fa      	ldr	r2, [r7, #12]
 806e276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806e278:	4013      	ands	r3, r2
 806e27a:	2b00      	cmp	r3, #0
 806e27c:	d128      	bne.n	806e2d0 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 806e27e:	687b      	ldr	r3, [r7, #4]
 806e280:	2b00      	cmp	r3, #0
 806e282:	d103      	bne.n	806e28c <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 806e284:	f06f 0302 	mvn.w	r3, #2
 806e288:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 806e28a:	e022      	b.n	806e2d2 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 806e28c:	f002 f938 	bl	8070500 <xTaskGetTickCount>
 806e290:	4602      	mov	r2, r0
 806e292:	6a3b      	ldr	r3, [r7, #32]
 806e294:	1ad3      	subs	r3, r2, r3
 806e296:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 806e298:	69ba      	ldr	r2, [r7, #24]
 806e29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806e29c:	429a      	cmp	r2, r3
 806e29e:	d902      	bls.n	806e2a6 <osThreadFlagsWait+0xcc>
          tout  = 0;
 806e2a0:	2300      	movs	r3, #0
 806e2a2:	627b      	str	r3, [r7, #36]	; 0x24
 806e2a4:	e00e      	b.n	806e2c4 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 806e2a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 806e2a8:	69bb      	ldr	r3, [r7, #24]
 806e2aa:	1ad3      	subs	r3, r2, r3
 806e2ac:	627b      	str	r3, [r7, #36]	; 0x24
 806e2ae:	e009      	b.n	806e2c4 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 806e2b0:	687b      	ldr	r3, [r7, #4]
 806e2b2:	2b00      	cmp	r3, #0
 806e2b4:	d103      	bne.n	806e2be <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 806e2b6:	f06f 0302 	mvn.w	r3, #2
 806e2ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 806e2bc:	e002      	b.n	806e2c4 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 806e2be:	f06f 0301 	mvn.w	r3, #1
 806e2c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 806e2c4:	69fb      	ldr	r3, [r7, #28]
 806e2c6:	2b00      	cmp	r3, #0
 806e2c8:	d1af      	bne.n	806e22a <osThreadFlagsWait+0x50>
 806e2ca:	e002      	b.n	806e2d2 <osThreadFlagsWait+0xf8>
            break;
 806e2cc:	bf00      	nop
 806e2ce:	e000      	b.n	806e2d2 <osThreadFlagsWait+0xf8>
            break;
 806e2d0:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 806e2d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 806e2d4:	4618      	mov	r0, r3
 806e2d6:	3730      	adds	r7, #48	; 0x30
 806e2d8:	46bd      	mov	sp, r7
 806e2da:	bd80      	pop	{r7, pc}

0806e2dc <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 806e2dc:	b580      	push	{r7, lr}
 806e2de:	b084      	sub	sp, #16
 806e2e0:	af00      	add	r7, sp, #0
 806e2e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e2e4:	f3ef 8305 	mrs	r3, IPSR
 806e2e8:	60bb      	str	r3, [r7, #8]
  return(result);
 806e2ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 806e2ec:	2b00      	cmp	r3, #0
 806e2ee:	d003      	beq.n	806e2f8 <osDelay+0x1c>
    stat = osErrorISR;
 806e2f0:	f06f 0305 	mvn.w	r3, #5
 806e2f4:	60fb      	str	r3, [r7, #12]
 806e2f6:	e007      	b.n	806e308 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 806e2f8:	2300      	movs	r3, #0
 806e2fa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 806e2fc:	687b      	ldr	r3, [r7, #4]
 806e2fe:	2b00      	cmp	r3, #0
 806e300:	d002      	beq.n	806e308 <osDelay+0x2c>
      vTaskDelay(ticks);
 806e302:	6878      	ldr	r0, [r7, #4]
 806e304:	f001 ffac 	bl	8070260 <vTaskDelay>
    }
  }

  return (stat);
 806e308:	68fb      	ldr	r3, [r7, #12]
}
 806e30a:	4618      	mov	r0, r3
 806e30c:	3710      	adds	r7, #16
 806e30e:	46bd      	mov	sp, r7
 806e310:	bd80      	pop	{r7, pc}

0806e312 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 806e312:	b580      	push	{r7, lr}
 806e314:	b084      	sub	sp, #16
 806e316:	af00      	add	r7, sp, #0
 806e318:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 806e31a:	6878      	ldr	r0, [r7, #4]
 806e31c:	f003 fc08 	bl	8071b30 <pvTimerGetTimerID>
 806e320:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 806e322:	68fb      	ldr	r3, [r7, #12]
 806e324:	2b00      	cmp	r3, #0
 806e326:	d005      	beq.n	806e334 <TimerCallback+0x22>
    callb->func (callb->arg);
 806e328:	68fb      	ldr	r3, [r7, #12]
 806e32a:	681b      	ldr	r3, [r3, #0]
 806e32c:	68fa      	ldr	r2, [r7, #12]
 806e32e:	6852      	ldr	r2, [r2, #4]
 806e330:	4610      	mov	r0, r2
 806e332:	4798      	blx	r3
  }
}
 806e334:	bf00      	nop
 806e336:	3710      	adds	r7, #16
 806e338:	46bd      	mov	sp, r7
 806e33a:	bd80      	pop	{r7, pc}

0806e33c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 806e33c:	b580      	push	{r7, lr}
 806e33e:	b08c      	sub	sp, #48	; 0x30
 806e340:	af02      	add	r7, sp, #8
 806e342:	60f8      	str	r0, [r7, #12]
 806e344:	607a      	str	r2, [r7, #4]
 806e346:	603b      	str	r3, [r7, #0]
 806e348:	460b      	mov	r3, r1
 806e34a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 806e34c:	2300      	movs	r3, #0
 806e34e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e350:	f3ef 8305 	mrs	r3, IPSR
 806e354:	613b      	str	r3, [r7, #16]
  return(result);
 806e356:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 806e358:	2b00      	cmp	r3, #0
 806e35a:	d163      	bne.n	806e424 <osTimerNew+0xe8>
 806e35c:	68fb      	ldr	r3, [r7, #12]
 806e35e:	2b00      	cmp	r3, #0
 806e360:	d060      	beq.n	806e424 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 806e362:	2008      	movs	r0, #8
 806e364:	f003 fe50 	bl	8072008 <pvPortMalloc>
 806e368:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 806e36a:	697b      	ldr	r3, [r7, #20]
 806e36c:	2b00      	cmp	r3, #0
 806e36e:	d059      	beq.n	806e424 <osTimerNew+0xe8>
      callb->func = func;
 806e370:	697b      	ldr	r3, [r7, #20]
 806e372:	68fa      	ldr	r2, [r7, #12]
 806e374:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 806e376:	697b      	ldr	r3, [r7, #20]
 806e378:	687a      	ldr	r2, [r7, #4]
 806e37a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 806e37c:	7afb      	ldrb	r3, [r7, #11]
 806e37e:	2b00      	cmp	r3, #0
 806e380:	d102      	bne.n	806e388 <osTimerNew+0x4c>
        reload = pdFALSE;
 806e382:	2300      	movs	r3, #0
 806e384:	61fb      	str	r3, [r7, #28]
 806e386:	e001      	b.n	806e38c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 806e388:	2301      	movs	r3, #1
 806e38a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 806e38c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e390:	61bb      	str	r3, [r7, #24]
      name = NULL;
 806e392:	2300      	movs	r3, #0
 806e394:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 806e396:	683b      	ldr	r3, [r7, #0]
 806e398:	2b00      	cmp	r3, #0
 806e39a:	d01c      	beq.n	806e3d6 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 806e39c:	683b      	ldr	r3, [r7, #0]
 806e39e:	681b      	ldr	r3, [r3, #0]
 806e3a0:	2b00      	cmp	r3, #0
 806e3a2:	d002      	beq.n	806e3aa <osTimerNew+0x6e>
          name = attr->name;
 806e3a4:	683b      	ldr	r3, [r7, #0]
 806e3a6:	681b      	ldr	r3, [r3, #0]
 806e3a8:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 806e3aa:	683b      	ldr	r3, [r7, #0]
 806e3ac:	689b      	ldr	r3, [r3, #8]
 806e3ae:	2b00      	cmp	r3, #0
 806e3b0:	d006      	beq.n	806e3c0 <osTimerNew+0x84>
 806e3b2:	683b      	ldr	r3, [r7, #0]
 806e3b4:	68db      	ldr	r3, [r3, #12]
 806e3b6:	2b2b      	cmp	r3, #43	; 0x2b
 806e3b8:	d902      	bls.n	806e3c0 <osTimerNew+0x84>
          mem = 1;
 806e3ba:	2301      	movs	r3, #1
 806e3bc:	61bb      	str	r3, [r7, #24]
 806e3be:	e00c      	b.n	806e3da <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 806e3c0:	683b      	ldr	r3, [r7, #0]
 806e3c2:	689b      	ldr	r3, [r3, #8]
 806e3c4:	2b00      	cmp	r3, #0
 806e3c6:	d108      	bne.n	806e3da <osTimerNew+0x9e>
 806e3c8:	683b      	ldr	r3, [r7, #0]
 806e3ca:	68db      	ldr	r3, [r3, #12]
 806e3cc:	2b00      	cmp	r3, #0
 806e3ce:	d104      	bne.n	806e3da <osTimerNew+0x9e>
            mem = 0;
 806e3d0:	2300      	movs	r3, #0
 806e3d2:	61bb      	str	r3, [r7, #24]
 806e3d4:	e001      	b.n	806e3da <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 806e3d6:	2300      	movs	r3, #0
 806e3d8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 806e3da:	69bb      	ldr	r3, [r7, #24]
 806e3dc:	2b01      	cmp	r3, #1
 806e3de:	d10c      	bne.n	806e3fa <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 806e3e0:	683b      	ldr	r3, [r7, #0]
 806e3e2:	689b      	ldr	r3, [r3, #8]
 806e3e4:	9301      	str	r3, [sp, #4]
 806e3e6:	4b12      	ldr	r3, [pc, #72]	; (806e430 <osTimerNew+0xf4>)
 806e3e8:	9300      	str	r3, [sp, #0]
 806e3ea:	697b      	ldr	r3, [r7, #20]
 806e3ec:	69fa      	ldr	r2, [r7, #28]
 806e3ee:	2101      	movs	r1, #1
 806e3f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 806e3f2:	f003 f81e 	bl	8071432 <xTimerCreateStatic>
 806e3f6:	6238      	str	r0, [r7, #32]
 806e3f8:	e00b      	b.n	806e412 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 806e3fa:	69bb      	ldr	r3, [r7, #24]
 806e3fc:	2b00      	cmp	r3, #0
 806e3fe:	d108      	bne.n	806e412 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 806e400:	4b0b      	ldr	r3, [pc, #44]	; (806e430 <osTimerNew+0xf4>)
 806e402:	9300      	str	r3, [sp, #0]
 806e404:	697b      	ldr	r3, [r7, #20]
 806e406:	69fa      	ldr	r2, [r7, #28]
 806e408:	2101      	movs	r1, #1
 806e40a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 806e40c:	f002 fff0 	bl	80713f0 <xTimerCreate>
 806e410:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 806e412:	6a3b      	ldr	r3, [r7, #32]
 806e414:	2b00      	cmp	r3, #0
 806e416:	d105      	bne.n	806e424 <osTimerNew+0xe8>
 806e418:	697b      	ldr	r3, [r7, #20]
 806e41a:	2b00      	cmp	r3, #0
 806e41c:	d002      	beq.n	806e424 <osTimerNew+0xe8>
        vPortFree (callb);
 806e41e:	6978      	ldr	r0, [r7, #20]
 806e420:	f003 febe 	bl	80721a0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 806e424:	6a3b      	ldr	r3, [r7, #32]
}
 806e426:	4618      	mov	r0, r3
 806e428:	3728      	adds	r7, #40	; 0x28
 806e42a:	46bd      	mov	sp, r7
 806e42c:	bd80      	pop	{r7, pc}
 806e42e:	bf00      	nop
 806e430:	0806e313 	.word	0x0806e313

0806e434 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 806e434:	b580      	push	{r7, lr}
 806e436:	b088      	sub	sp, #32
 806e438:	af02      	add	r7, sp, #8
 806e43a:	6078      	str	r0, [r7, #4]
 806e43c:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 806e43e:	687b      	ldr	r3, [r7, #4]
 806e440:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e442:	f3ef 8305 	mrs	r3, IPSR
 806e446:	60fb      	str	r3, [r7, #12]
  return(result);
 806e448:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 806e44a:	2b00      	cmp	r3, #0
 806e44c:	d003      	beq.n	806e456 <osTimerStart+0x22>
    stat = osErrorISR;
 806e44e:	f06f 0305 	mvn.w	r3, #5
 806e452:	617b      	str	r3, [r7, #20]
 806e454:	e017      	b.n	806e486 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 806e456:	693b      	ldr	r3, [r7, #16]
 806e458:	2b00      	cmp	r3, #0
 806e45a:	d103      	bne.n	806e464 <osTimerStart+0x30>
    stat = osErrorParameter;
 806e45c:	f06f 0303 	mvn.w	r3, #3
 806e460:	617b      	str	r3, [r7, #20]
 806e462:	e010      	b.n	806e486 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 806e464:	2300      	movs	r3, #0
 806e466:	9300      	str	r3, [sp, #0]
 806e468:	2300      	movs	r3, #0
 806e46a:	683a      	ldr	r2, [r7, #0]
 806e46c:	2104      	movs	r1, #4
 806e46e:	6938      	ldr	r0, [r7, #16]
 806e470:	f003 f858 	bl	8071524 <xTimerGenericCommand>
 806e474:	4603      	mov	r3, r0
 806e476:	2b01      	cmp	r3, #1
 806e478:	d102      	bne.n	806e480 <osTimerStart+0x4c>
      stat = osOK;
 806e47a:	2300      	movs	r3, #0
 806e47c:	617b      	str	r3, [r7, #20]
 806e47e:	e002      	b.n	806e486 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 806e480:	f06f 0302 	mvn.w	r3, #2
 806e484:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 806e486:	697b      	ldr	r3, [r7, #20]
}
 806e488:	4618      	mov	r0, r3
 806e48a:	3718      	adds	r7, #24
 806e48c:	46bd      	mov	sp, r7
 806e48e:	bd80      	pop	{r7, pc}

0806e490 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 806e490:	b580      	push	{r7, lr}
 806e492:	b088      	sub	sp, #32
 806e494:	af00      	add	r7, sp, #0
 806e496:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 806e498:	2300      	movs	r3, #0
 806e49a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e49c:	f3ef 8305 	mrs	r3, IPSR
 806e4a0:	60bb      	str	r3, [r7, #8]
  return(result);
 806e4a2:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 806e4a4:	2b00      	cmp	r3, #0
 806e4a6:	d174      	bne.n	806e592 <osMutexNew+0x102>
    if (attr != NULL) {
 806e4a8:	687b      	ldr	r3, [r7, #4]
 806e4aa:	2b00      	cmp	r3, #0
 806e4ac:	d003      	beq.n	806e4b6 <osMutexNew+0x26>
      type = attr->attr_bits;
 806e4ae:	687b      	ldr	r3, [r7, #4]
 806e4b0:	685b      	ldr	r3, [r3, #4]
 806e4b2:	61bb      	str	r3, [r7, #24]
 806e4b4:	e001      	b.n	806e4ba <osMutexNew+0x2a>
    } else {
      type = 0U;
 806e4b6:	2300      	movs	r3, #0
 806e4b8:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 806e4ba:	69bb      	ldr	r3, [r7, #24]
 806e4bc:	f003 0301 	and.w	r3, r3, #1
 806e4c0:	2b00      	cmp	r3, #0
 806e4c2:	d002      	beq.n	806e4ca <osMutexNew+0x3a>
      rmtx = 1U;
 806e4c4:	2301      	movs	r3, #1
 806e4c6:	617b      	str	r3, [r7, #20]
 806e4c8:	e001      	b.n	806e4ce <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 806e4ca:	2300      	movs	r3, #0
 806e4cc:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 806e4ce:	69bb      	ldr	r3, [r7, #24]
 806e4d0:	f003 0308 	and.w	r3, r3, #8
 806e4d4:	2b00      	cmp	r3, #0
 806e4d6:	d15c      	bne.n	806e592 <osMutexNew+0x102>
      mem = -1;
 806e4d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e4dc:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 806e4de:	687b      	ldr	r3, [r7, #4]
 806e4e0:	2b00      	cmp	r3, #0
 806e4e2:	d015      	beq.n	806e510 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 806e4e4:	687b      	ldr	r3, [r7, #4]
 806e4e6:	689b      	ldr	r3, [r3, #8]
 806e4e8:	2b00      	cmp	r3, #0
 806e4ea:	d006      	beq.n	806e4fa <osMutexNew+0x6a>
 806e4ec:	687b      	ldr	r3, [r7, #4]
 806e4ee:	68db      	ldr	r3, [r3, #12]
 806e4f0:	2b4f      	cmp	r3, #79	; 0x4f
 806e4f2:	d902      	bls.n	806e4fa <osMutexNew+0x6a>
          mem = 1;
 806e4f4:	2301      	movs	r3, #1
 806e4f6:	613b      	str	r3, [r7, #16]
 806e4f8:	e00c      	b.n	806e514 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 806e4fa:	687b      	ldr	r3, [r7, #4]
 806e4fc:	689b      	ldr	r3, [r3, #8]
 806e4fe:	2b00      	cmp	r3, #0
 806e500:	d108      	bne.n	806e514 <osMutexNew+0x84>
 806e502:	687b      	ldr	r3, [r7, #4]
 806e504:	68db      	ldr	r3, [r3, #12]
 806e506:	2b00      	cmp	r3, #0
 806e508:	d104      	bne.n	806e514 <osMutexNew+0x84>
            mem = 0;
 806e50a:	2300      	movs	r3, #0
 806e50c:	613b      	str	r3, [r7, #16]
 806e50e:	e001      	b.n	806e514 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 806e510:	2300      	movs	r3, #0
 806e512:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 806e514:	693b      	ldr	r3, [r7, #16]
 806e516:	2b01      	cmp	r3, #1
 806e518:	d112      	bne.n	806e540 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 806e51a:	697b      	ldr	r3, [r7, #20]
 806e51c:	2b00      	cmp	r3, #0
 806e51e:	d007      	beq.n	806e530 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 806e520:	687b      	ldr	r3, [r7, #4]
 806e522:	689b      	ldr	r3, [r3, #8]
 806e524:	4619      	mov	r1, r3
 806e526:	2004      	movs	r0, #4
 806e528:	f000 fd8d 	bl	806f046 <xQueueCreateMutexStatic>
 806e52c:	61f8      	str	r0, [r7, #28]
 806e52e:	e016      	b.n	806e55e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 806e530:	687b      	ldr	r3, [r7, #4]
 806e532:	689b      	ldr	r3, [r3, #8]
 806e534:	4619      	mov	r1, r3
 806e536:	2001      	movs	r0, #1
 806e538:	f000 fd85 	bl	806f046 <xQueueCreateMutexStatic>
 806e53c:	61f8      	str	r0, [r7, #28]
 806e53e:	e00e      	b.n	806e55e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 806e540:	693b      	ldr	r3, [r7, #16]
 806e542:	2b00      	cmp	r3, #0
 806e544:	d10b      	bne.n	806e55e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 806e546:	697b      	ldr	r3, [r7, #20]
 806e548:	2b00      	cmp	r3, #0
 806e54a:	d004      	beq.n	806e556 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 806e54c:	2004      	movs	r0, #4
 806e54e:	f000 fd62 	bl	806f016 <xQueueCreateMutex>
 806e552:	61f8      	str	r0, [r7, #28]
 806e554:	e003      	b.n	806e55e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 806e556:	2001      	movs	r0, #1
 806e558:	f000 fd5d 	bl	806f016 <xQueueCreateMutex>
 806e55c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 806e55e:	69fb      	ldr	r3, [r7, #28]
 806e560:	2b00      	cmp	r3, #0
 806e562:	d00c      	beq.n	806e57e <osMutexNew+0xee>
        if (attr != NULL) {
 806e564:	687b      	ldr	r3, [r7, #4]
 806e566:	2b00      	cmp	r3, #0
 806e568:	d003      	beq.n	806e572 <osMutexNew+0xe2>
          name = attr->name;
 806e56a:	687b      	ldr	r3, [r7, #4]
 806e56c:	681b      	ldr	r3, [r3, #0]
 806e56e:	60fb      	str	r3, [r7, #12]
 806e570:	e001      	b.n	806e576 <osMutexNew+0xe6>
        } else {
          name = NULL;
 806e572:	2300      	movs	r3, #0
 806e574:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 806e576:	68f9      	ldr	r1, [r7, #12]
 806e578:	69f8      	ldr	r0, [r7, #28]
 806e57a:	f001 fc31 	bl	806fde0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 806e57e:	69fb      	ldr	r3, [r7, #28]
 806e580:	2b00      	cmp	r3, #0
 806e582:	d006      	beq.n	806e592 <osMutexNew+0x102>
 806e584:	697b      	ldr	r3, [r7, #20]
 806e586:	2b00      	cmp	r3, #0
 806e588:	d003      	beq.n	806e592 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 806e58a:	69fb      	ldr	r3, [r7, #28]
 806e58c:	f043 0301 	orr.w	r3, r3, #1
 806e590:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 806e592:	69fb      	ldr	r3, [r7, #28]
}
 806e594:	4618      	mov	r0, r3
 806e596:	3720      	adds	r7, #32
 806e598:	46bd      	mov	sp, r7
 806e59a:	bd80      	pop	{r7, pc}

0806e59c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 806e59c:	b580      	push	{r7, lr}
 806e59e:	b086      	sub	sp, #24
 806e5a0:	af00      	add	r7, sp, #0
 806e5a2:	6078      	str	r0, [r7, #4]
 806e5a4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 806e5a6:	687b      	ldr	r3, [r7, #4]
 806e5a8:	f023 0301 	bic.w	r3, r3, #1
 806e5ac:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 806e5ae:	687b      	ldr	r3, [r7, #4]
 806e5b0:	f003 0301 	and.w	r3, r3, #1
 806e5b4:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 806e5b6:	2300      	movs	r3, #0
 806e5b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e5ba:	f3ef 8305 	mrs	r3, IPSR
 806e5be:	60bb      	str	r3, [r7, #8]
  return(result);
 806e5c0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 806e5c2:	2b00      	cmp	r3, #0
 806e5c4:	d003      	beq.n	806e5ce <osMutexAcquire+0x32>
    stat = osErrorISR;
 806e5c6:	f06f 0305 	mvn.w	r3, #5
 806e5ca:	617b      	str	r3, [r7, #20]
 806e5cc:	e02c      	b.n	806e628 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 806e5ce:	693b      	ldr	r3, [r7, #16]
 806e5d0:	2b00      	cmp	r3, #0
 806e5d2:	d103      	bne.n	806e5dc <osMutexAcquire+0x40>
    stat = osErrorParameter;
 806e5d4:	f06f 0303 	mvn.w	r3, #3
 806e5d8:	617b      	str	r3, [r7, #20]
 806e5da:	e025      	b.n	806e628 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 806e5dc:	68fb      	ldr	r3, [r7, #12]
 806e5de:	2b00      	cmp	r3, #0
 806e5e0:	d011      	beq.n	806e606 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 806e5e2:	6839      	ldr	r1, [r7, #0]
 806e5e4:	6938      	ldr	r0, [r7, #16]
 806e5e6:	f000 fd7d 	bl	806f0e4 <xQueueTakeMutexRecursive>
 806e5ea:	4603      	mov	r3, r0
 806e5ec:	2b01      	cmp	r3, #1
 806e5ee:	d01b      	beq.n	806e628 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 806e5f0:	683b      	ldr	r3, [r7, #0]
 806e5f2:	2b00      	cmp	r3, #0
 806e5f4:	d003      	beq.n	806e5fe <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 806e5f6:	f06f 0301 	mvn.w	r3, #1
 806e5fa:	617b      	str	r3, [r7, #20]
 806e5fc:	e014      	b.n	806e628 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 806e5fe:	f06f 0302 	mvn.w	r3, #2
 806e602:	617b      	str	r3, [r7, #20]
 806e604:	e010      	b.n	806e628 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 806e606:	6839      	ldr	r1, [r7, #0]
 806e608:	6938      	ldr	r0, [r7, #16]
 806e60a:	f001 f911 	bl	806f830 <xQueueSemaphoreTake>
 806e60e:	4603      	mov	r3, r0
 806e610:	2b01      	cmp	r3, #1
 806e612:	d009      	beq.n	806e628 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 806e614:	683b      	ldr	r3, [r7, #0]
 806e616:	2b00      	cmp	r3, #0
 806e618:	d003      	beq.n	806e622 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 806e61a:	f06f 0301 	mvn.w	r3, #1
 806e61e:	617b      	str	r3, [r7, #20]
 806e620:	e002      	b.n	806e628 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 806e622:	f06f 0302 	mvn.w	r3, #2
 806e626:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 806e628:	697b      	ldr	r3, [r7, #20]
}
 806e62a:	4618      	mov	r0, r3
 806e62c:	3718      	adds	r7, #24
 806e62e:	46bd      	mov	sp, r7
 806e630:	bd80      	pop	{r7, pc}

0806e632 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 806e632:	b580      	push	{r7, lr}
 806e634:	b086      	sub	sp, #24
 806e636:	af00      	add	r7, sp, #0
 806e638:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 806e63a:	687b      	ldr	r3, [r7, #4]
 806e63c:	f023 0301 	bic.w	r3, r3, #1
 806e640:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 806e642:	687b      	ldr	r3, [r7, #4]
 806e644:	f003 0301 	and.w	r3, r3, #1
 806e648:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 806e64a:	2300      	movs	r3, #0
 806e64c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e64e:	f3ef 8305 	mrs	r3, IPSR
 806e652:	60bb      	str	r3, [r7, #8]
  return(result);
 806e654:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 806e656:	2b00      	cmp	r3, #0
 806e658:	d003      	beq.n	806e662 <osMutexRelease+0x30>
    stat = osErrorISR;
 806e65a:	f06f 0305 	mvn.w	r3, #5
 806e65e:	617b      	str	r3, [r7, #20]
 806e660:	e01f      	b.n	806e6a2 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 806e662:	693b      	ldr	r3, [r7, #16]
 806e664:	2b00      	cmp	r3, #0
 806e666:	d103      	bne.n	806e670 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 806e668:	f06f 0303 	mvn.w	r3, #3
 806e66c:	617b      	str	r3, [r7, #20]
 806e66e:	e018      	b.n	806e6a2 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 806e670:	68fb      	ldr	r3, [r7, #12]
 806e672:	2b00      	cmp	r3, #0
 806e674:	d009      	beq.n	806e68a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 806e676:	6938      	ldr	r0, [r7, #16]
 806e678:	f000 fd00 	bl	806f07c <xQueueGiveMutexRecursive>
 806e67c:	4603      	mov	r3, r0
 806e67e:	2b01      	cmp	r3, #1
 806e680:	d00f      	beq.n	806e6a2 <osMutexRelease+0x70>
        stat = osErrorResource;
 806e682:	f06f 0302 	mvn.w	r3, #2
 806e686:	617b      	str	r3, [r7, #20]
 806e688:	e00b      	b.n	806e6a2 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 806e68a:	2300      	movs	r3, #0
 806e68c:	2200      	movs	r2, #0
 806e68e:	2100      	movs	r1, #0
 806e690:	6938      	ldr	r0, [r7, #16]
 806e692:	f000 fdc7 	bl	806f224 <xQueueGenericSend>
 806e696:	4603      	mov	r3, r0
 806e698:	2b01      	cmp	r3, #1
 806e69a:	d002      	beq.n	806e6a2 <osMutexRelease+0x70>
        stat = osErrorResource;
 806e69c:	f06f 0302 	mvn.w	r3, #2
 806e6a0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 806e6a2:	697b      	ldr	r3, [r7, #20]
}
 806e6a4:	4618      	mov	r0, r3
 806e6a6:	3718      	adds	r7, #24
 806e6a8:	46bd      	mov	sp, r7
 806e6aa:	bd80      	pop	{r7, pc}

0806e6ac <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 806e6ac:	b580      	push	{r7, lr}
 806e6ae:	b08a      	sub	sp, #40	; 0x28
 806e6b0:	af02      	add	r7, sp, #8
 806e6b2:	60f8      	str	r0, [r7, #12]
 806e6b4:	60b9      	str	r1, [r7, #8]
 806e6b6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 806e6b8:	2300      	movs	r3, #0
 806e6ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e6bc:	f3ef 8305 	mrs	r3, IPSR
 806e6c0:	613b      	str	r3, [r7, #16]
  return(result);
 806e6c2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 806e6c4:	2b00      	cmp	r3, #0
 806e6c6:	d175      	bne.n	806e7b4 <osSemaphoreNew+0x108>
 806e6c8:	68fb      	ldr	r3, [r7, #12]
 806e6ca:	2b00      	cmp	r3, #0
 806e6cc:	d072      	beq.n	806e7b4 <osSemaphoreNew+0x108>
 806e6ce:	68ba      	ldr	r2, [r7, #8]
 806e6d0:	68fb      	ldr	r3, [r7, #12]
 806e6d2:	429a      	cmp	r2, r3
 806e6d4:	d86e      	bhi.n	806e7b4 <osSemaphoreNew+0x108>
    mem = -1;
 806e6d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e6da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 806e6dc:	687b      	ldr	r3, [r7, #4]
 806e6de:	2b00      	cmp	r3, #0
 806e6e0:	d015      	beq.n	806e70e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 806e6e2:	687b      	ldr	r3, [r7, #4]
 806e6e4:	689b      	ldr	r3, [r3, #8]
 806e6e6:	2b00      	cmp	r3, #0
 806e6e8:	d006      	beq.n	806e6f8 <osSemaphoreNew+0x4c>
 806e6ea:	687b      	ldr	r3, [r7, #4]
 806e6ec:	68db      	ldr	r3, [r3, #12]
 806e6ee:	2b4f      	cmp	r3, #79	; 0x4f
 806e6f0:	d902      	bls.n	806e6f8 <osSemaphoreNew+0x4c>
        mem = 1;
 806e6f2:	2301      	movs	r3, #1
 806e6f4:	61bb      	str	r3, [r7, #24]
 806e6f6:	e00c      	b.n	806e712 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 806e6f8:	687b      	ldr	r3, [r7, #4]
 806e6fa:	689b      	ldr	r3, [r3, #8]
 806e6fc:	2b00      	cmp	r3, #0
 806e6fe:	d108      	bne.n	806e712 <osSemaphoreNew+0x66>
 806e700:	687b      	ldr	r3, [r7, #4]
 806e702:	68db      	ldr	r3, [r3, #12]
 806e704:	2b00      	cmp	r3, #0
 806e706:	d104      	bne.n	806e712 <osSemaphoreNew+0x66>
          mem = 0;
 806e708:	2300      	movs	r3, #0
 806e70a:	61bb      	str	r3, [r7, #24]
 806e70c:	e001      	b.n	806e712 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 806e70e:	2300      	movs	r3, #0
 806e710:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 806e712:	69bb      	ldr	r3, [r7, #24]
 806e714:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806e718:	d04c      	beq.n	806e7b4 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 806e71a:	68fb      	ldr	r3, [r7, #12]
 806e71c:	2b01      	cmp	r3, #1
 806e71e:	d128      	bne.n	806e772 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 806e720:	69bb      	ldr	r3, [r7, #24]
 806e722:	2b01      	cmp	r3, #1
 806e724:	d10a      	bne.n	806e73c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 806e726:	687b      	ldr	r3, [r7, #4]
 806e728:	689b      	ldr	r3, [r3, #8]
 806e72a:	2203      	movs	r2, #3
 806e72c:	9200      	str	r2, [sp, #0]
 806e72e:	2200      	movs	r2, #0
 806e730:	2100      	movs	r1, #0
 806e732:	2001      	movs	r0, #1
 806e734:	f000 fb80 	bl	806ee38 <xQueueGenericCreateStatic>
 806e738:	61f8      	str	r0, [r7, #28]
 806e73a:	e005      	b.n	806e748 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 806e73c:	2203      	movs	r2, #3
 806e73e:	2100      	movs	r1, #0
 806e740:	2001      	movs	r0, #1
 806e742:	f000 fbf1 	bl	806ef28 <xQueueGenericCreate>
 806e746:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 806e748:	69fb      	ldr	r3, [r7, #28]
 806e74a:	2b00      	cmp	r3, #0
 806e74c:	d022      	beq.n	806e794 <osSemaphoreNew+0xe8>
 806e74e:	68bb      	ldr	r3, [r7, #8]
 806e750:	2b00      	cmp	r3, #0
 806e752:	d01f      	beq.n	806e794 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 806e754:	2300      	movs	r3, #0
 806e756:	2200      	movs	r2, #0
 806e758:	2100      	movs	r1, #0
 806e75a:	69f8      	ldr	r0, [r7, #28]
 806e75c:	f000 fd62 	bl	806f224 <xQueueGenericSend>
 806e760:	4603      	mov	r3, r0
 806e762:	2b01      	cmp	r3, #1
 806e764:	d016      	beq.n	806e794 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 806e766:	69f8      	ldr	r0, [r7, #28]
 806e768:	f001 f9ee 	bl	806fb48 <vQueueDelete>
            hSemaphore = NULL;
 806e76c:	2300      	movs	r3, #0
 806e76e:	61fb      	str	r3, [r7, #28]
 806e770:	e010      	b.n	806e794 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 806e772:	69bb      	ldr	r3, [r7, #24]
 806e774:	2b01      	cmp	r3, #1
 806e776:	d108      	bne.n	806e78a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 806e778:	687b      	ldr	r3, [r7, #4]
 806e77a:	689b      	ldr	r3, [r3, #8]
 806e77c:	461a      	mov	r2, r3
 806e77e:	68b9      	ldr	r1, [r7, #8]
 806e780:	68f8      	ldr	r0, [r7, #12]
 806e782:	f000 fce5 	bl	806f150 <xQueueCreateCountingSemaphoreStatic>
 806e786:	61f8      	str	r0, [r7, #28]
 806e788:	e004      	b.n	806e794 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 806e78a:	68b9      	ldr	r1, [r7, #8]
 806e78c:	68f8      	ldr	r0, [r7, #12]
 806e78e:	f000 fd16 	bl	806f1be <xQueueCreateCountingSemaphore>
 806e792:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 806e794:	69fb      	ldr	r3, [r7, #28]
 806e796:	2b00      	cmp	r3, #0
 806e798:	d00c      	beq.n	806e7b4 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 806e79a:	687b      	ldr	r3, [r7, #4]
 806e79c:	2b00      	cmp	r3, #0
 806e79e:	d003      	beq.n	806e7a8 <osSemaphoreNew+0xfc>
          name = attr->name;
 806e7a0:	687b      	ldr	r3, [r7, #4]
 806e7a2:	681b      	ldr	r3, [r3, #0]
 806e7a4:	617b      	str	r3, [r7, #20]
 806e7a6:	e001      	b.n	806e7ac <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 806e7a8:	2300      	movs	r3, #0
 806e7aa:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 806e7ac:	6979      	ldr	r1, [r7, #20]
 806e7ae:	69f8      	ldr	r0, [r7, #28]
 806e7b0:	f001 fb16 	bl	806fde0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 806e7b4:	69fb      	ldr	r3, [r7, #28]
}
 806e7b6:	4618      	mov	r0, r3
 806e7b8:	3720      	adds	r7, #32
 806e7ba:	46bd      	mov	sp, r7
 806e7bc:	bd80      	pop	{r7, pc}
	...

0806e7c0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 806e7c0:	b580      	push	{r7, lr}
 806e7c2:	b086      	sub	sp, #24
 806e7c4:	af00      	add	r7, sp, #0
 806e7c6:	6078      	str	r0, [r7, #4]
 806e7c8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 806e7ca:	687b      	ldr	r3, [r7, #4]
 806e7cc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 806e7ce:	2300      	movs	r3, #0
 806e7d0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 806e7d2:	693b      	ldr	r3, [r7, #16]
 806e7d4:	2b00      	cmp	r3, #0
 806e7d6:	d103      	bne.n	806e7e0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 806e7d8:	f06f 0303 	mvn.w	r3, #3
 806e7dc:	617b      	str	r3, [r7, #20]
 806e7de:	e039      	b.n	806e854 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e7e0:	f3ef 8305 	mrs	r3, IPSR
 806e7e4:	60fb      	str	r3, [r7, #12]
  return(result);
 806e7e6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 806e7e8:	2b00      	cmp	r3, #0
 806e7ea:	d022      	beq.n	806e832 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 806e7ec:	683b      	ldr	r3, [r7, #0]
 806e7ee:	2b00      	cmp	r3, #0
 806e7f0:	d003      	beq.n	806e7fa <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 806e7f2:	f06f 0303 	mvn.w	r3, #3
 806e7f6:	617b      	str	r3, [r7, #20]
 806e7f8:	e02c      	b.n	806e854 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 806e7fa:	2300      	movs	r3, #0
 806e7fc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 806e7fe:	f107 0308 	add.w	r3, r7, #8
 806e802:	461a      	mov	r2, r3
 806e804:	2100      	movs	r1, #0
 806e806:	6938      	ldr	r0, [r7, #16]
 806e808:	f001 f91e 	bl	806fa48 <xQueueReceiveFromISR>
 806e80c:	4603      	mov	r3, r0
 806e80e:	2b01      	cmp	r3, #1
 806e810:	d003      	beq.n	806e81a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 806e812:	f06f 0302 	mvn.w	r3, #2
 806e816:	617b      	str	r3, [r7, #20]
 806e818:	e01c      	b.n	806e854 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 806e81a:	68bb      	ldr	r3, [r7, #8]
 806e81c:	2b00      	cmp	r3, #0
 806e81e:	d019      	beq.n	806e854 <osSemaphoreAcquire+0x94>
 806e820:	4b0f      	ldr	r3, [pc, #60]	; (806e860 <osSemaphoreAcquire+0xa0>)
 806e822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806e826:	601a      	str	r2, [r3, #0]
 806e828:	f3bf 8f4f 	dsb	sy
 806e82c:	f3bf 8f6f 	isb	sy
 806e830:	e010      	b.n	806e854 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 806e832:	6839      	ldr	r1, [r7, #0]
 806e834:	6938      	ldr	r0, [r7, #16]
 806e836:	f000 fffb 	bl	806f830 <xQueueSemaphoreTake>
 806e83a:	4603      	mov	r3, r0
 806e83c:	2b01      	cmp	r3, #1
 806e83e:	d009      	beq.n	806e854 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 806e840:	683b      	ldr	r3, [r7, #0]
 806e842:	2b00      	cmp	r3, #0
 806e844:	d003      	beq.n	806e84e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 806e846:	f06f 0301 	mvn.w	r3, #1
 806e84a:	617b      	str	r3, [r7, #20]
 806e84c:	e002      	b.n	806e854 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 806e84e:	f06f 0302 	mvn.w	r3, #2
 806e852:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 806e854:	697b      	ldr	r3, [r7, #20]
}
 806e856:	4618      	mov	r0, r3
 806e858:	3718      	adds	r7, #24
 806e85a:	46bd      	mov	sp, r7
 806e85c:	bd80      	pop	{r7, pc}
 806e85e:	bf00      	nop
 806e860:	e000ed04 	.word	0xe000ed04

0806e864 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 806e864:	b580      	push	{r7, lr}
 806e866:	b086      	sub	sp, #24
 806e868:	af00      	add	r7, sp, #0
 806e86a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 806e86c:	687b      	ldr	r3, [r7, #4]
 806e86e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 806e870:	2300      	movs	r3, #0
 806e872:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 806e874:	693b      	ldr	r3, [r7, #16]
 806e876:	2b00      	cmp	r3, #0
 806e878:	d103      	bne.n	806e882 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 806e87a:	f06f 0303 	mvn.w	r3, #3
 806e87e:	617b      	str	r3, [r7, #20]
 806e880:	e02c      	b.n	806e8dc <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e882:	f3ef 8305 	mrs	r3, IPSR
 806e886:	60fb      	str	r3, [r7, #12]
  return(result);
 806e888:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 806e88a:	2b00      	cmp	r3, #0
 806e88c:	d01a      	beq.n	806e8c4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 806e88e:	2300      	movs	r3, #0
 806e890:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 806e892:	f107 0308 	add.w	r3, r7, #8
 806e896:	4619      	mov	r1, r3
 806e898:	6938      	ldr	r0, [r7, #16]
 806e89a:	f000 fe5c 	bl	806f556 <xQueueGiveFromISR>
 806e89e:	4603      	mov	r3, r0
 806e8a0:	2b01      	cmp	r3, #1
 806e8a2:	d003      	beq.n	806e8ac <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 806e8a4:	f06f 0302 	mvn.w	r3, #2
 806e8a8:	617b      	str	r3, [r7, #20]
 806e8aa:	e017      	b.n	806e8dc <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 806e8ac:	68bb      	ldr	r3, [r7, #8]
 806e8ae:	2b00      	cmp	r3, #0
 806e8b0:	d014      	beq.n	806e8dc <osSemaphoreRelease+0x78>
 806e8b2:	4b0d      	ldr	r3, [pc, #52]	; (806e8e8 <osSemaphoreRelease+0x84>)
 806e8b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806e8b8:	601a      	str	r2, [r3, #0]
 806e8ba:	f3bf 8f4f 	dsb	sy
 806e8be:	f3bf 8f6f 	isb	sy
 806e8c2:	e00b      	b.n	806e8dc <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 806e8c4:	2300      	movs	r3, #0
 806e8c6:	2200      	movs	r2, #0
 806e8c8:	2100      	movs	r1, #0
 806e8ca:	6938      	ldr	r0, [r7, #16]
 806e8cc:	f000 fcaa 	bl	806f224 <xQueueGenericSend>
 806e8d0:	4603      	mov	r3, r0
 806e8d2:	2b01      	cmp	r3, #1
 806e8d4:	d002      	beq.n	806e8dc <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 806e8d6:	f06f 0302 	mvn.w	r3, #2
 806e8da:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 806e8dc:	697b      	ldr	r3, [r7, #20]
}
 806e8de:	4618      	mov	r0, r3
 806e8e0:	3718      	adds	r7, #24
 806e8e2:	46bd      	mov	sp, r7
 806e8e4:	bd80      	pop	{r7, pc}
 806e8e6:	bf00      	nop
 806e8e8:	e000ed04 	.word	0xe000ed04

0806e8ec <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 806e8ec:	b580      	push	{r7, lr}
 806e8ee:	b086      	sub	sp, #24
 806e8f0:	af00      	add	r7, sp, #0
 806e8f2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 806e8f4:	687b      	ldr	r3, [r7, #4]
 806e8f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e8f8:	f3ef 8305 	mrs	r3, IPSR
 806e8fc:	60fb      	str	r3, [r7, #12]
  return(result);
 806e8fe:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 806e900:	2b00      	cmp	r3, #0
 806e902:	d003      	beq.n	806e90c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 806e904:	f06f 0305 	mvn.w	r3, #5
 806e908:	617b      	str	r3, [r7, #20]
 806e90a:	e00e      	b.n	806e92a <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 806e90c:	693b      	ldr	r3, [r7, #16]
 806e90e:	2b00      	cmp	r3, #0
 806e910:	d103      	bne.n	806e91a <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 806e912:	f06f 0303 	mvn.w	r3, #3
 806e916:	617b      	str	r3, [r7, #20]
 806e918:	e007      	b.n	806e92a <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 806e91a:	6938      	ldr	r0, [r7, #16]
 806e91c:	f001 fa8a 	bl	806fe34 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 806e920:	2300      	movs	r3, #0
 806e922:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 806e924:	6938      	ldr	r0, [r7, #16]
 806e926:	f001 f90f 	bl	806fb48 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 806e92a:	697b      	ldr	r3, [r7, #20]
}
 806e92c:	4618      	mov	r0, r3
 806e92e:	3718      	adds	r7, #24
 806e930:	46bd      	mov	sp, r7
 806e932:	bd80      	pop	{r7, pc}

0806e934 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 806e934:	b580      	push	{r7, lr}
 806e936:	b08a      	sub	sp, #40	; 0x28
 806e938:	af02      	add	r7, sp, #8
 806e93a:	60f8      	str	r0, [r7, #12]
 806e93c:	60b9      	str	r1, [r7, #8]
 806e93e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 806e940:	2300      	movs	r3, #0
 806e942:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806e944:	f3ef 8305 	mrs	r3, IPSR
 806e948:	613b      	str	r3, [r7, #16]
  return(result);
 806e94a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 806e94c:	2b00      	cmp	r3, #0
 806e94e:	d15f      	bne.n	806ea10 <osMessageQueueNew+0xdc>
 806e950:	68fb      	ldr	r3, [r7, #12]
 806e952:	2b00      	cmp	r3, #0
 806e954:	d05c      	beq.n	806ea10 <osMessageQueueNew+0xdc>
 806e956:	68bb      	ldr	r3, [r7, #8]
 806e958:	2b00      	cmp	r3, #0
 806e95a:	d059      	beq.n	806ea10 <osMessageQueueNew+0xdc>
    mem = -1;
 806e95c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 806e960:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 806e962:	687b      	ldr	r3, [r7, #4]
 806e964:	2b00      	cmp	r3, #0
 806e966:	d029      	beq.n	806e9bc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 806e968:	687b      	ldr	r3, [r7, #4]
 806e96a:	689b      	ldr	r3, [r3, #8]
 806e96c:	2b00      	cmp	r3, #0
 806e96e:	d012      	beq.n	806e996 <osMessageQueueNew+0x62>
 806e970:	687b      	ldr	r3, [r7, #4]
 806e972:	68db      	ldr	r3, [r3, #12]
 806e974:	2b4f      	cmp	r3, #79	; 0x4f
 806e976:	d90e      	bls.n	806e996 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 806e978:	687b      	ldr	r3, [r7, #4]
 806e97a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 806e97c:	2b00      	cmp	r3, #0
 806e97e:	d00a      	beq.n	806e996 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 806e980:	687b      	ldr	r3, [r7, #4]
 806e982:	695a      	ldr	r2, [r3, #20]
 806e984:	68fb      	ldr	r3, [r7, #12]
 806e986:	68b9      	ldr	r1, [r7, #8]
 806e988:	fb01 f303 	mul.w	r3, r1, r3
 806e98c:	429a      	cmp	r2, r3
 806e98e:	d302      	bcc.n	806e996 <osMessageQueueNew+0x62>
        mem = 1;
 806e990:	2301      	movs	r3, #1
 806e992:	61bb      	str	r3, [r7, #24]
 806e994:	e014      	b.n	806e9c0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 806e996:	687b      	ldr	r3, [r7, #4]
 806e998:	689b      	ldr	r3, [r3, #8]
 806e99a:	2b00      	cmp	r3, #0
 806e99c:	d110      	bne.n	806e9c0 <osMessageQueueNew+0x8c>
 806e99e:	687b      	ldr	r3, [r7, #4]
 806e9a0:	68db      	ldr	r3, [r3, #12]
 806e9a2:	2b00      	cmp	r3, #0
 806e9a4:	d10c      	bne.n	806e9c0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 806e9a6:	687b      	ldr	r3, [r7, #4]
 806e9a8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 806e9aa:	2b00      	cmp	r3, #0
 806e9ac:	d108      	bne.n	806e9c0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 806e9ae:	687b      	ldr	r3, [r7, #4]
 806e9b0:	695b      	ldr	r3, [r3, #20]
 806e9b2:	2b00      	cmp	r3, #0
 806e9b4:	d104      	bne.n	806e9c0 <osMessageQueueNew+0x8c>
          mem = 0;
 806e9b6:	2300      	movs	r3, #0
 806e9b8:	61bb      	str	r3, [r7, #24]
 806e9ba:	e001      	b.n	806e9c0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 806e9bc:	2300      	movs	r3, #0
 806e9be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 806e9c0:	69bb      	ldr	r3, [r7, #24]
 806e9c2:	2b01      	cmp	r3, #1
 806e9c4:	d10b      	bne.n	806e9de <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 806e9c6:	687b      	ldr	r3, [r7, #4]
 806e9c8:	691a      	ldr	r2, [r3, #16]
 806e9ca:	687b      	ldr	r3, [r7, #4]
 806e9cc:	689b      	ldr	r3, [r3, #8]
 806e9ce:	2100      	movs	r1, #0
 806e9d0:	9100      	str	r1, [sp, #0]
 806e9d2:	68b9      	ldr	r1, [r7, #8]
 806e9d4:	68f8      	ldr	r0, [r7, #12]
 806e9d6:	f000 fa2f 	bl	806ee38 <xQueueGenericCreateStatic>
 806e9da:	61f8      	str	r0, [r7, #28]
 806e9dc:	e008      	b.n	806e9f0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 806e9de:	69bb      	ldr	r3, [r7, #24]
 806e9e0:	2b00      	cmp	r3, #0
 806e9e2:	d105      	bne.n	806e9f0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 806e9e4:	2200      	movs	r2, #0
 806e9e6:	68b9      	ldr	r1, [r7, #8]
 806e9e8:	68f8      	ldr	r0, [r7, #12]
 806e9ea:	f000 fa9d 	bl	806ef28 <xQueueGenericCreate>
 806e9ee:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 806e9f0:	69fb      	ldr	r3, [r7, #28]
 806e9f2:	2b00      	cmp	r3, #0
 806e9f4:	d00c      	beq.n	806ea10 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 806e9f6:	687b      	ldr	r3, [r7, #4]
 806e9f8:	2b00      	cmp	r3, #0
 806e9fa:	d003      	beq.n	806ea04 <osMessageQueueNew+0xd0>
        name = attr->name;
 806e9fc:	687b      	ldr	r3, [r7, #4]
 806e9fe:	681b      	ldr	r3, [r3, #0]
 806ea00:	617b      	str	r3, [r7, #20]
 806ea02:	e001      	b.n	806ea08 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 806ea04:	2300      	movs	r3, #0
 806ea06:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 806ea08:	6979      	ldr	r1, [r7, #20]
 806ea0a:	69f8      	ldr	r0, [r7, #28]
 806ea0c:	f001 f9e8 	bl	806fde0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 806ea10:	69fb      	ldr	r3, [r7, #28]
}
 806ea12:	4618      	mov	r0, r3
 806ea14:	3720      	adds	r7, #32
 806ea16:	46bd      	mov	sp, r7
 806ea18:	bd80      	pop	{r7, pc}
	...

0806ea1c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 806ea1c:	b580      	push	{r7, lr}
 806ea1e:	b088      	sub	sp, #32
 806ea20:	af00      	add	r7, sp, #0
 806ea22:	60f8      	str	r0, [r7, #12]
 806ea24:	60b9      	str	r1, [r7, #8]
 806ea26:	603b      	str	r3, [r7, #0]
 806ea28:	4613      	mov	r3, r2
 806ea2a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 806ea2c:	68fb      	ldr	r3, [r7, #12]
 806ea2e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 806ea30:	2300      	movs	r3, #0
 806ea32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806ea34:	f3ef 8305 	mrs	r3, IPSR
 806ea38:	617b      	str	r3, [r7, #20]
  return(result);
 806ea3a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 806ea3c:	2b00      	cmp	r3, #0
 806ea3e:	d028      	beq.n	806ea92 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 806ea40:	69bb      	ldr	r3, [r7, #24]
 806ea42:	2b00      	cmp	r3, #0
 806ea44:	d005      	beq.n	806ea52 <osMessageQueuePut+0x36>
 806ea46:	68bb      	ldr	r3, [r7, #8]
 806ea48:	2b00      	cmp	r3, #0
 806ea4a:	d002      	beq.n	806ea52 <osMessageQueuePut+0x36>
 806ea4c:	683b      	ldr	r3, [r7, #0]
 806ea4e:	2b00      	cmp	r3, #0
 806ea50:	d003      	beq.n	806ea5a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 806ea52:	f06f 0303 	mvn.w	r3, #3
 806ea56:	61fb      	str	r3, [r7, #28]
 806ea58:	e038      	b.n	806eacc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 806ea5a:	2300      	movs	r3, #0
 806ea5c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 806ea5e:	f107 0210 	add.w	r2, r7, #16
 806ea62:	2300      	movs	r3, #0
 806ea64:	68b9      	ldr	r1, [r7, #8]
 806ea66:	69b8      	ldr	r0, [r7, #24]
 806ea68:	f000 fcda 	bl	806f420 <xQueueGenericSendFromISR>
 806ea6c:	4603      	mov	r3, r0
 806ea6e:	2b01      	cmp	r3, #1
 806ea70:	d003      	beq.n	806ea7a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 806ea72:	f06f 0302 	mvn.w	r3, #2
 806ea76:	61fb      	str	r3, [r7, #28]
 806ea78:	e028      	b.n	806eacc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 806ea7a:	693b      	ldr	r3, [r7, #16]
 806ea7c:	2b00      	cmp	r3, #0
 806ea7e:	d025      	beq.n	806eacc <osMessageQueuePut+0xb0>
 806ea80:	4b15      	ldr	r3, [pc, #84]	; (806ead8 <osMessageQueuePut+0xbc>)
 806ea82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806ea86:	601a      	str	r2, [r3, #0]
 806ea88:	f3bf 8f4f 	dsb	sy
 806ea8c:	f3bf 8f6f 	isb	sy
 806ea90:	e01c      	b.n	806eacc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 806ea92:	69bb      	ldr	r3, [r7, #24]
 806ea94:	2b00      	cmp	r3, #0
 806ea96:	d002      	beq.n	806ea9e <osMessageQueuePut+0x82>
 806ea98:	68bb      	ldr	r3, [r7, #8]
 806ea9a:	2b00      	cmp	r3, #0
 806ea9c:	d103      	bne.n	806eaa6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 806ea9e:	f06f 0303 	mvn.w	r3, #3
 806eaa2:	61fb      	str	r3, [r7, #28]
 806eaa4:	e012      	b.n	806eacc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 806eaa6:	2300      	movs	r3, #0
 806eaa8:	683a      	ldr	r2, [r7, #0]
 806eaaa:	68b9      	ldr	r1, [r7, #8]
 806eaac:	69b8      	ldr	r0, [r7, #24]
 806eaae:	f000 fbb9 	bl	806f224 <xQueueGenericSend>
 806eab2:	4603      	mov	r3, r0
 806eab4:	2b01      	cmp	r3, #1
 806eab6:	d009      	beq.n	806eacc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 806eab8:	683b      	ldr	r3, [r7, #0]
 806eaba:	2b00      	cmp	r3, #0
 806eabc:	d003      	beq.n	806eac6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 806eabe:	f06f 0301 	mvn.w	r3, #1
 806eac2:	61fb      	str	r3, [r7, #28]
 806eac4:	e002      	b.n	806eacc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 806eac6:	f06f 0302 	mvn.w	r3, #2
 806eaca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 806eacc:	69fb      	ldr	r3, [r7, #28]
}
 806eace:	4618      	mov	r0, r3
 806ead0:	3720      	adds	r7, #32
 806ead2:	46bd      	mov	sp, r7
 806ead4:	bd80      	pop	{r7, pc}
 806ead6:	bf00      	nop
 806ead8:	e000ed04 	.word	0xe000ed04

0806eadc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 806eadc:	b580      	push	{r7, lr}
 806eade:	b088      	sub	sp, #32
 806eae0:	af00      	add	r7, sp, #0
 806eae2:	60f8      	str	r0, [r7, #12]
 806eae4:	60b9      	str	r1, [r7, #8]
 806eae6:	607a      	str	r2, [r7, #4]
 806eae8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 806eaea:	68fb      	ldr	r3, [r7, #12]
 806eaec:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 806eaee:	2300      	movs	r3, #0
 806eaf0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 806eaf2:	f3ef 8305 	mrs	r3, IPSR
 806eaf6:	617b      	str	r3, [r7, #20]
  return(result);
 806eaf8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 806eafa:	2b00      	cmp	r3, #0
 806eafc:	d028      	beq.n	806eb50 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 806eafe:	69bb      	ldr	r3, [r7, #24]
 806eb00:	2b00      	cmp	r3, #0
 806eb02:	d005      	beq.n	806eb10 <osMessageQueueGet+0x34>
 806eb04:	68bb      	ldr	r3, [r7, #8]
 806eb06:	2b00      	cmp	r3, #0
 806eb08:	d002      	beq.n	806eb10 <osMessageQueueGet+0x34>
 806eb0a:	683b      	ldr	r3, [r7, #0]
 806eb0c:	2b00      	cmp	r3, #0
 806eb0e:	d003      	beq.n	806eb18 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 806eb10:	f06f 0303 	mvn.w	r3, #3
 806eb14:	61fb      	str	r3, [r7, #28]
 806eb16:	e037      	b.n	806eb88 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 806eb18:	2300      	movs	r3, #0
 806eb1a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 806eb1c:	f107 0310 	add.w	r3, r7, #16
 806eb20:	461a      	mov	r2, r3
 806eb22:	68b9      	ldr	r1, [r7, #8]
 806eb24:	69b8      	ldr	r0, [r7, #24]
 806eb26:	f000 ff8f 	bl	806fa48 <xQueueReceiveFromISR>
 806eb2a:	4603      	mov	r3, r0
 806eb2c:	2b01      	cmp	r3, #1
 806eb2e:	d003      	beq.n	806eb38 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 806eb30:	f06f 0302 	mvn.w	r3, #2
 806eb34:	61fb      	str	r3, [r7, #28]
 806eb36:	e027      	b.n	806eb88 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 806eb38:	693b      	ldr	r3, [r7, #16]
 806eb3a:	2b00      	cmp	r3, #0
 806eb3c:	d024      	beq.n	806eb88 <osMessageQueueGet+0xac>
 806eb3e:	4b15      	ldr	r3, [pc, #84]	; (806eb94 <osMessageQueueGet+0xb8>)
 806eb40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806eb44:	601a      	str	r2, [r3, #0]
 806eb46:	f3bf 8f4f 	dsb	sy
 806eb4a:	f3bf 8f6f 	isb	sy
 806eb4e:	e01b      	b.n	806eb88 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 806eb50:	69bb      	ldr	r3, [r7, #24]
 806eb52:	2b00      	cmp	r3, #0
 806eb54:	d002      	beq.n	806eb5c <osMessageQueueGet+0x80>
 806eb56:	68bb      	ldr	r3, [r7, #8]
 806eb58:	2b00      	cmp	r3, #0
 806eb5a:	d103      	bne.n	806eb64 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 806eb5c:	f06f 0303 	mvn.w	r3, #3
 806eb60:	61fb      	str	r3, [r7, #28]
 806eb62:	e011      	b.n	806eb88 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 806eb64:	683a      	ldr	r2, [r7, #0]
 806eb66:	68b9      	ldr	r1, [r7, #8]
 806eb68:	69b8      	ldr	r0, [r7, #24]
 806eb6a:	f000 fd81 	bl	806f670 <xQueueReceive>
 806eb6e:	4603      	mov	r3, r0
 806eb70:	2b01      	cmp	r3, #1
 806eb72:	d009      	beq.n	806eb88 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 806eb74:	683b      	ldr	r3, [r7, #0]
 806eb76:	2b00      	cmp	r3, #0
 806eb78:	d003      	beq.n	806eb82 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 806eb7a:	f06f 0301 	mvn.w	r3, #1
 806eb7e:	61fb      	str	r3, [r7, #28]
 806eb80:	e002      	b.n	806eb88 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 806eb82:	f06f 0302 	mvn.w	r3, #2
 806eb86:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 806eb88:	69fb      	ldr	r3, [r7, #28]
}
 806eb8a:	4618      	mov	r0, r3
 806eb8c:	3720      	adds	r7, #32
 806eb8e:	46bd      	mov	sp, r7
 806eb90:	bd80      	pop	{r7, pc}
 806eb92:	bf00      	nop
 806eb94:	e000ed04 	.word	0xe000ed04

0806eb98 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 806eb98:	b480      	push	{r7}
 806eb9a:	b085      	sub	sp, #20
 806eb9c:	af00      	add	r7, sp, #0
 806eb9e:	60f8      	str	r0, [r7, #12]
 806eba0:	60b9      	str	r1, [r7, #8]
 806eba2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 806eba4:	68fb      	ldr	r3, [r7, #12]
 806eba6:	4a07      	ldr	r2, [pc, #28]	; (806ebc4 <vApplicationGetIdleTaskMemory+0x2c>)
 806eba8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 806ebaa:	68bb      	ldr	r3, [r7, #8]
 806ebac:	4a06      	ldr	r2, [pc, #24]	; (806ebc8 <vApplicationGetIdleTaskMemory+0x30>)
 806ebae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 806ebb0:	687b      	ldr	r3, [r7, #4]
 806ebb2:	2280      	movs	r2, #128	; 0x80
 806ebb4:	601a      	str	r2, [r3, #0]
}
 806ebb6:	bf00      	nop
 806ebb8:	3714      	adds	r7, #20
 806ebba:	46bd      	mov	sp, r7
 806ebbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ebc0:	4770      	bx	lr
 806ebc2:	bf00      	nop
 806ebc4:	2000045c 	.word	0x2000045c
 806ebc8:	20000518 	.word	0x20000518

0806ebcc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 806ebcc:	b480      	push	{r7}
 806ebce:	b085      	sub	sp, #20
 806ebd0:	af00      	add	r7, sp, #0
 806ebd2:	60f8      	str	r0, [r7, #12]
 806ebd4:	60b9      	str	r1, [r7, #8]
 806ebd6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 806ebd8:	68fb      	ldr	r3, [r7, #12]
 806ebda:	4a07      	ldr	r2, [pc, #28]	; (806ebf8 <vApplicationGetTimerTaskMemory+0x2c>)
 806ebdc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 806ebde:	68bb      	ldr	r3, [r7, #8]
 806ebe0:	4a06      	ldr	r2, [pc, #24]	; (806ebfc <vApplicationGetTimerTaskMemory+0x30>)
 806ebe2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 806ebe4:	687b      	ldr	r3, [r7, #4]
 806ebe6:	f44f 7280 	mov.w	r2, #256	; 0x100
 806ebea:	601a      	str	r2, [r3, #0]
}
 806ebec:	bf00      	nop
 806ebee:	3714      	adds	r7, #20
 806ebf0:	46bd      	mov	sp, r7
 806ebf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ebf6:	4770      	bx	lr
 806ebf8:	20000718 	.word	0x20000718
 806ebfc:	200007d4 	.word	0x200007d4

0806ec00 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 806ec00:	b480      	push	{r7}
 806ec02:	b083      	sub	sp, #12
 806ec04:	af00      	add	r7, sp, #0
 806ec06:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 806ec08:	687b      	ldr	r3, [r7, #4]
 806ec0a:	f103 0208 	add.w	r2, r3, #8
 806ec0e:	687b      	ldr	r3, [r7, #4]
 806ec10:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 806ec12:	687b      	ldr	r3, [r7, #4]
 806ec14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 806ec18:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 806ec1a:	687b      	ldr	r3, [r7, #4]
 806ec1c:	f103 0208 	add.w	r2, r3, #8
 806ec20:	687b      	ldr	r3, [r7, #4]
 806ec22:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 806ec24:	687b      	ldr	r3, [r7, #4]
 806ec26:	f103 0208 	add.w	r2, r3, #8
 806ec2a:	687b      	ldr	r3, [r7, #4]
 806ec2c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 806ec2e:	687b      	ldr	r3, [r7, #4]
 806ec30:	2200      	movs	r2, #0
 806ec32:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 806ec34:	bf00      	nop
 806ec36:	370c      	adds	r7, #12
 806ec38:	46bd      	mov	sp, r7
 806ec3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ec3e:	4770      	bx	lr

0806ec40 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 806ec40:	b480      	push	{r7}
 806ec42:	b083      	sub	sp, #12
 806ec44:	af00      	add	r7, sp, #0
 806ec46:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 806ec48:	687b      	ldr	r3, [r7, #4]
 806ec4a:	2200      	movs	r2, #0
 806ec4c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 806ec4e:	bf00      	nop
 806ec50:	370c      	adds	r7, #12
 806ec52:	46bd      	mov	sp, r7
 806ec54:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ec58:	4770      	bx	lr

0806ec5a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 806ec5a:	b480      	push	{r7}
 806ec5c:	b085      	sub	sp, #20
 806ec5e:	af00      	add	r7, sp, #0
 806ec60:	6078      	str	r0, [r7, #4]
 806ec62:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 806ec64:	687b      	ldr	r3, [r7, #4]
 806ec66:	685b      	ldr	r3, [r3, #4]
 806ec68:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 806ec6a:	683b      	ldr	r3, [r7, #0]
 806ec6c:	68fa      	ldr	r2, [r7, #12]
 806ec6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 806ec70:	68fb      	ldr	r3, [r7, #12]
 806ec72:	689a      	ldr	r2, [r3, #8]
 806ec74:	683b      	ldr	r3, [r7, #0]
 806ec76:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 806ec78:	68fb      	ldr	r3, [r7, #12]
 806ec7a:	689b      	ldr	r3, [r3, #8]
 806ec7c:	683a      	ldr	r2, [r7, #0]
 806ec7e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 806ec80:	68fb      	ldr	r3, [r7, #12]
 806ec82:	683a      	ldr	r2, [r7, #0]
 806ec84:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 806ec86:	683b      	ldr	r3, [r7, #0]
 806ec88:	687a      	ldr	r2, [r7, #4]
 806ec8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 806ec8c:	687b      	ldr	r3, [r7, #4]
 806ec8e:	681b      	ldr	r3, [r3, #0]
 806ec90:	1c5a      	adds	r2, r3, #1
 806ec92:	687b      	ldr	r3, [r7, #4]
 806ec94:	601a      	str	r2, [r3, #0]
}
 806ec96:	bf00      	nop
 806ec98:	3714      	adds	r7, #20
 806ec9a:	46bd      	mov	sp, r7
 806ec9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 806eca0:	4770      	bx	lr

0806eca2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 806eca2:	b480      	push	{r7}
 806eca4:	b085      	sub	sp, #20
 806eca6:	af00      	add	r7, sp, #0
 806eca8:	6078      	str	r0, [r7, #4]
 806ecaa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 806ecac:	683b      	ldr	r3, [r7, #0]
 806ecae:	681b      	ldr	r3, [r3, #0]
 806ecb0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 806ecb2:	68bb      	ldr	r3, [r7, #8]
 806ecb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806ecb8:	d103      	bne.n	806ecc2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 806ecba:	687b      	ldr	r3, [r7, #4]
 806ecbc:	691b      	ldr	r3, [r3, #16]
 806ecbe:	60fb      	str	r3, [r7, #12]
 806ecc0:	e00c      	b.n	806ecdc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 806ecc2:	687b      	ldr	r3, [r7, #4]
 806ecc4:	3308      	adds	r3, #8
 806ecc6:	60fb      	str	r3, [r7, #12]
 806ecc8:	e002      	b.n	806ecd0 <vListInsert+0x2e>
 806ecca:	68fb      	ldr	r3, [r7, #12]
 806eccc:	685b      	ldr	r3, [r3, #4]
 806ecce:	60fb      	str	r3, [r7, #12]
 806ecd0:	68fb      	ldr	r3, [r7, #12]
 806ecd2:	685b      	ldr	r3, [r3, #4]
 806ecd4:	681b      	ldr	r3, [r3, #0]
 806ecd6:	68ba      	ldr	r2, [r7, #8]
 806ecd8:	429a      	cmp	r2, r3
 806ecda:	d2f6      	bcs.n	806ecca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 806ecdc:	68fb      	ldr	r3, [r7, #12]
 806ecde:	685a      	ldr	r2, [r3, #4]
 806ece0:	683b      	ldr	r3, [r7, #0]
 806ece2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 806ece4:	683b      	ldr	r3, [r7, #0]
 806ece6:	685b      	ldr	r3, [r3, #4]
 806ece8:	683a      	ldr	r2, [r7, #0]
 806ecea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 806ecec:	683b      	ldr	r3, [r7, #0]
 806ecee:	68fa      	ldr	r2, [r7, #12]
 806ecf0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 806ecf2:	68fb      	ldr	r3, [r7, #12]
 806ecf4:	683a      	ldr	r2, [r7, #0]
 806ecf6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 806ecf8:	683b      	ldr	r3, [r7, #0]
 806ecfa:	687a      	ldr	r2, [r7, #4]
 806ecfc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 806ecfe:	687b      	ldr	r3, [r7, #4]
 806ed00:	681b      	ldr	r3, [r3, #0]
 806ed02:	1c5a      	adds	r2, r3, #1
 806ed04:	687b      	ldr	r3, [r7, #4]
 806ed06:	601a      	str	r2, [r3, #0]
}
 806ed08:	bf00      	nop
 806ed0a:	3714      	adds	r7, #20
 806ed0c:	46bd      	mov	sp, r7
 806ed0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ed12:	4770      	bx	lr

0806ed14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 806ed14:	b480      	push	{r7}
 806ed16:	b085      	sub	sp, #20
 806ed18:	af00      	add	r7, sp, #0
 806ed1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 806ed1c:	687b      	ldr	r3, [r7, #4]
 806ed1e:	691b      	ldr	r3, [r3, #16]
 806ed20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 806ed22:	687b      	ldr	r3, [r7, #4]
 806ed24:	685b      	ldr	r3, [r3, #4]
 806ed26:	687a      	ldr	r2, [r7, #4]
 806ed28:	6892      	ldr	r2, [r2, #8]
 806ed2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 806ed2c:	687b      	ldr	r3, [r7, #4]
 806ed2e:	689b      	ldr	r3, [r3, #8]
 806ed30:	687a      	ldr	r2, [r7, #4]
 806ed32:	6852      	ldr	r2, [r2, #4]
 806ed34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 806ed36:	68fb      	ldr	r3, [r7, #12]
 806ed38:	685b      	ldr	r3, [r3, #4]
 806ed3a:	687a      	ldr	r2, [r7, #4]
 806ed3c:	429a      	cmp	r2, r3
 806ed3e:	d103      	bne.n	806ed48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 806ed40:	687b      	ldr	r3, [r7, #4]
 806ed42:	689a      	ldr	r2, [r3, #8]
 806ed44:	68fb      	ldr	r3, [r7, #12]
 806ed46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 806ed48:	687b      	ldr	r3, [r7, #4]
 806ed4a:	2200      	movs	r2, #0
 806ed4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 806ed4e:	68fb      	ldr	r3, [r7, #12]
 806ed50:	681b      	ldr	r3, [r3, #0]
 806ed52:	1e5a      	subs	r2, r3, #1
 806ed54:	68fb      	ldr	r3, [r7, #12]
 806ed56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 806ed58:	68fb      	ldr	r3, [r7, #12]
 806ed5a:	681b      	ldr	r3, [r3, #0]
}
 806ed5c:	4618      	mov	r0, r3
 806ed5e:	3714      	adds	r7, #20
 806ed60:	46bd      	mov	sp, r7
 806ed62:	f85d 7b04 	ldr.w	r7, [sp], #4
 806ed66:	4770      	bx	lr

0806ed68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 806ed68:	b580      	push	{r7, lr}
 806ed6a:	b084      	sub	sp, #16
 806ed6c:	af00      	add	r7, sp, #0
 806ed6e:	6078      	str	r0, [r7, #4]
 806ed70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 806ed72:	687b      	ldr	r3, [r7, #4]
 806ed74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 806ed76:	68fb      	ldr	r3, [r7, #12]
 806ed78:	2b00      	cmp	r3, #0
 806ed7a:	d10a      	bne.n	806ed92 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 806ed7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ed80:	f383 8811 	msr	BASEPRI, r3
 806ed84:	f3bf 8f6f 	isb	sy
 806ed88:	f3bf 8f4f 	dsb	sy
 806ed8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 806ed8e:	bf00      	nop
 806ed90:	e7fe      	b.n	806ed90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 806ed92:	f003 f817 	bl	8071dc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 806ed96:	68fb      	ldr	r3, [r7, #12]
 806ed98:	681a      	ldr	r2, [r3, #0]
 806ed9a:	68fb      	ldr	r3, [r7, #12]
 806ed9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806ed9e:	68f9      	ldr	r1, [r7, #12]
 806eda0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 806eda2:	fb01 f303 	mul.w	r3, r1, r3
 806eda6:	441a      	add	r2, r3
 806eda8:	68fb      	ldr	r3, [r7, #12]
 806edaa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 806edac:	68fb      	ldr	r3, [r7, #12]
 806edae:	2200      	movs	r2, #0
 806edb0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 806edb2:	68fb      	ldr	r3, [r7, #12]
 806edb4:	681a      	ldr	r2, [r3, #0]
 806edb6:	68fb      	ldr	r3, [r7, #12]
 806edb8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 806edba:	68fb      	ldr	r3, [r7, #12]
 806edbc:	681a      	ldr	r2, [r3, #0]
 806edbe:	68fb      	ldr	r3, [r7, #12]
 806edc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806edc2:	3b01      	subs	r3, #1
 806edc4:	68f9      	ldr	r1, [r7, #12]
 806edc6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 806edc8:	fb01 f303 	mul.w	r3, r1, r3
 806edcc:	441a      	add	r2, r3
 806edce:	68fb      	ldr	r3, [r7, #12]
 806edd0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 806edd2:	68fb      	ldr	r3, [r7, #12]
 806edd4:	22ff      	movs	r2, #255	; 0xff
 806edd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 806edda:	68fb      	ldr	r3, [r7, #12]
 806eddc:	22ff      	movs	r2, #255	; 0xff
 806edde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 806ede2:	683b      	ldr	r3, [r7, #0]
 806ede4:	2b00      	cmp	r3, #0
 806ede6:	d114      	bne.n	806ee12 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 806ede8:	68fb      	ldr	r3, [r7, #12]
 806edea:	691b      	ldr	r3, [r3, #16]
 806edec:	2b00      	cmp	r3, #0
 806edee:	d01a      	beq.n	806ee26 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 806edf0:	68fb      	ldr	r3, [r7, #12]
 806edf2:	3310      	adds	r3, #16
 806edf4:	4618      	mov	r0, r3
 806edf6:	f001 fd01 	bl	80707fc <xTaskRemoveFromEventList>
 806edfa:	4603      	mov	r3, r0
 806edfc:	2b00      	cmp	r3, #0
 806edfe:	d012      	beq.n	806ee26 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 806ee00:	4b0c      	ldr	r3, [pc, #48]	; (806ee34 <xQueueGenericReset+0xcc>)
 806ee02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806ee06:	601a      	str	r2, [r3, #0]
 806ee08:	f3bf 8f4f 	dsb	sy
 806ee0c:	f3bf 8f6f 	isb	sy
 806ee10:	e009      	b.n	806ee26 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 806ee12:	68fb      	ldr	r3, [r7, #12]
 806ee14:	3310      	adds	r3, #16
 806ee16:	4618      	mov	r0, r3
 806ee18:	f7ff fef2 	bl	806ec00 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 806ee1c:	68fb      	ldr	r3, [r7, #12]
 806ee1e:	3324      	adds	r3, #36	; 0x24
 806ee20:	4618      	mov	r0, r3
 806ee22:	f7ff feed 	bl	806ec00 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 806ee26:	f002 fffd 	bl	8071e24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 806ee2a:	2301      	movs	r3, #1
}
 806ee2c:	4618      	mov	r0, r3
 806ee2e:	3710      	adds	r7, #16
 806ee30:	46bd      	mov	sp, r7
 806ee32:	bd80      	pop	{r7, pc}
 806ee34:	e000ed04 	.word	0xe000ed04

0806ee38 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 806ee38:	b580      	push	{r7, lr}
 806ee3a:	b08e      	sub	sp, #56	; 0x38
 806ee3c:	af02      	add	r7, sp, #8
 806ee3e:	60f8      	str	r0, [r7, #12]
 806ee40:	60b9      	str	r1, [r7, #8]
 806ee42:	607a      	str	r2, [r7, #4]
 806ee44:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 806ee46:	68fb      	ldr	r3, [r7, #12]
 806ee48:	2b00      	cmp	r3, #0
 806ee4a:	d10a      	bne.n	806ee62 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 806ee4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ee50:	f383 8811 	msr	BASEPRI, r3
 806ee54:	f3bf 8f6f 	isb	sy
 806ee58:	f3bf 8f4f 	dsb	sy
 806ee5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 806ee5e:	bf00      	nop
 806ee60:	e7fe      	b.n	806ee60 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 806ee62:	683b      	ldr	r3, [r7, #0]
 806ee64:	2b00      	cmp	r3, #0
 806ee66:	d10a      	bne.n	806ee7e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 806ee68:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ee6c:	f383 8811 	msr	BASEPRI, r3
 806ee70:	f3bf 8f6f 	isb	sy
 806ee74:	f3bf 8f4f 	dsb	sy
 806ee78:	627b      	str	r3, [r7, #36]	; 0x24
}
 806ee7a:	bf00      	nop
 806ee7c:	e7fe      	b.n	806ee7c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 806ee7e:	687b      	ldr	r3, [r7, #4]
 806ee80:	2b00      	cmp	r3, #0
 806ee82:	d002      	beq.n	806ee8a <xQueueGenericCreateStatic+0x52>
 806ee84:	68bb      	ldr	r3, [r7, #8]
 806ee86:	2b00      	cmp	r3, #0
 806ee88:	d001      	beq.n	806ee8e <xQueueGenericCreateStatic+0x56>
 806ee8a:	2301      	movs	r3, #1
 806ee8c:	e000      	b.n	806ee90 <xQueueGenericCreateStatic+0x58>
 806ee8e:	2300      	movs	r3, #0
 806ee90:	2b00      	cmp	r3, #0
 806ee92:	d10a      	bne.n	806eeaa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 806ee94:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ee98:	f383 8811 	msr	BASEPRI, r3
 806ee9c:	f3bf 8f6f 	isb	sy
 806eea0:	f3bf 8f4f 	dsb	sy
 806eea4:	623b      	str	r3, [r7, #32]
}
 806eea6:	bf00      	nop
 806eea8:	e7fe      	b.n	806eea8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 806eeaa:	687b      	ldr	r3, [r7, #4]
 806eeac:	2b00      	cmp	r3, #0
 806eeae:	d102      	bne.n	806eeb6 <xQueueGenericCreateStatic+0x7e>
 806eeb0:	68bb      	ldr	r3, [r7, #8]
 806eeb2:	2b00      	cmp	r3, #0
 806eeb4:	d101      	bne.n	806eeba <xQueueGenericCreateStatic+0x82>
 806eeb6:	2301      	movs	r3, #1
 806eeb8:	e000      	b.n	806eebc <xQueueGenericCreateStatic+0x84>
 806eeba:	2300      	movs	r3, #0
 806eebc:	2b00      	cmp	r3, #0
 806eebe:	d10a      	bne.n	806eed6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 806eec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 806eec4:	f383 8811 	msr	BASEPRI, r3
 806eec8:	f3bf 8f6f 	isb	sy
 806eecc:	f3bf 8f4f 	dsb	sy
 806eed0:	61fb      	str	r3, [r7, #28]
}
 806eed2:	bf00      	nop
 806eed4:	e7fe      	b.n	806eed4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 806eed6:	2350      	movs	r3, #80	; 0x50
 806eed8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 806eeda:	697b      	ldr	r3, [r7, #20]
 806eedc:	2b50      	cmp	r3, #80	; 0x50
 806eede:	d00a      	beq.n	806eef6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 806eee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 806eee4:	f383 8811 	msr	BASEPRI, r3
 806eee8:	f3bf 8f6f 	isb	sy
 806eeec:	f3bf 8f4f 	dsb	sy
 806eef0:	61bb      	str	r3, [r7, #24]
}
 806eef2:	bf00      	nop
 806eef4:	e7fe      	b.n	806eef4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 806eef6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 806eef8:	683b      	ldr	r3, [r7, #0]
 806eefa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 806eefc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806eefe:	2b00      	cmp	r3, #0
 806ef00:	d00d      	beq.n	806ef1e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 806ef02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806ef04:	2201      	movs	r2, #1
 806ef06:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 806ef0a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 806ef0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806ef10:	9300      	str	r3, [sp, #0]
 806ef12:	4613      	mov	r3, r2
 806ef14:	687a      	ldr	r2, [r7, #4]
 806ef16:	68b9      	ldr	r1, [r7, #8]
 806ef18:	68f8      	ldr	r0, [r7, #12]
 806ef1a:	f000 f83f 	bl	806ef9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 806ef1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 806ef20:	4618      	mov	r0, r3
 806ef22:	3730      	adds	r7, #48	; 0x30
 806ef24:	46bd      	mov	sp, r7
 806ef26:	bd80      	pop	{r7, pc}

0806ef28 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 806ef28:	b580      	push	{r7, lr}
 806ef2a:	b08a      	sub	sp, #40	; 0x28
 806ef2c:	af02      	add	r7, sp, #8
 806ef2e:	60f8      	str	r0, [r7, #12]
 806ef30:	60b9      	str	r1, [r7, #8]
 806ef32:	4613      	mov	r3, r2
 806ef34:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 806ef36:	68fb      	ldr	r3, [r7, #12]
 806ef38:	2b00      	cmp	r3, #0
 806ef3a:	d10a      	bne.n	806ef52 <xQueueGenericCreate+0x2a>
	__asm volatile
 806ef3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ef40:	f383 8811 	msr	BASEPRI, r3
 806ef44:	f3bf 8f6f 	isb	sy
 806ef48:	f3bf 8f4f 	dsb	sy
 806ef4c:	613b      	str	r3, [r7, #16]
}
 806ef4e:	bf00      	nop
 806ef50:	e7fe      	b.n	806ef50 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 806ef52:	68fb      	ldr	r3, [r7, #12]
 806ef54:	68ba      	ldr	r2, [r7, #8]
 806ef56:	fb02 f303 	mul.w	r3, r2, r3
 806ef5a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 806ef5c:	69fb      	ldr	r3, [r7, #28]
 806ef5e:	3350      	adds	r3, #80	; 0x50
 806ef60:	4618      	mov	r0, r3
 806ef62:	f003 f851 	bl	8072008 <pvPortMalloc>
 806ef66:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 806ef68:	69bb      	ldr	r3, [r7, #24]
 806ef6a:	2b00      	cmp	r3, #0
 806ef6c:	d011      	beq.n	806ef92 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 806ef6e:	69bb      	ldr	r3, [r7, #24]
 806ef70:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 806ef72:	697b      	ldr	r3, [r7, #20]
 806ef74:	3350      	adds	r3, #80	; 0x50
 806ef76:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 806ef78:	69bb      	ldr	r3, [r7, #24]
 806ef7a:	2200      	movs	r2, #0
 806ef7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 806ef80:	79fa      	ldrb	r2, [r7, #7]
 806ef82:	69bb      	ldr	r3, [r7, #24]
 806ef84:	9300      	str	r3, [sp, #0]
 806ef86:	4613      	mov	r3, r2
 806ef88:	697a      	ldr	r2, [r7, #20]
 806ef8a:	68b9      	ldr	r1, [r7, #8]
 806ef8c:	68f8      	ldr	r0, [r7, #12]
 806ef8e:	f000 f805 	bl	806ef9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 806ef92:	69bb      	ldr	r3, [r7, #24]
	}
 806ef94:	4618      	mov	r0, r3
 806ef96:	3720      	adds	r7, #32
 806ef98:	46bd      	mov	sp, r7
 806ef9a:	bd80      	pop	{r7, pc}

0806ef9c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 806ef9c:	b580      	push	{r7, lr}
 806ef9e:	b084      	sub	sp, #16
 806efa0:	af00      	add	r7, sp, #0
 806efa2:	60f8      	str	r0, [r7, #12]
 806efa4:	60b9      	str	r1, [r7, #8]
 806efa6:	607a      	str	r2, [r7, #4]
 806efa8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 806efaa:	68bb      	ldr	r3, [r7, #8]
 806efac:	2b00      	cmp	r3, #0
 806efae:	d103      	bne.n	806efb8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 806efb0:	69bb      	ldr	r3, [r7, #24]
 806efb2:	69ba      	ldr	r2, [r7, #24]
 806efb4:	601a      	str	r2, [r3, #0]
 806efb6:	e002      	b.n	806efbe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 806efb8:	69bb      	ldr	r3, [r7, #24]
 806efba:	687a      	ldr	r2, [r7, #4]
 806efbc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 806efbe:	69bb      	ldr	r3, [r7, #24]
 806efc0:	68fa      	ldr	r2, [r7, #12]
 806efc2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 806efc4:	69bb      	ldr	r3, [r7, #24]
 806efc6:	68ba      	ldr	r2, [r7, #8]
 806efc8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 806efca:	2101      	movs	r1, #1
 806efcc:	69b8      	ldr	r0, [r7, #24]
 806efce:	f7ff fecb 	bl	806ed68 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 806efd2:	69bb      	ldr	r3, [r7, #24]
 806efd4:	78fa      	ldrb	r2, [r7, #3]
 806efd6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 806efda:	bf00      	nop
 806efdc:	3710      	adds	r7, #16
 806efde:	46bd      	mov	sp, r7
 806efe0:	bd80      	pop	{r7, pc}

0806efe2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 806efe2:	b580      	push	{r7, lr}
 806efe4:	b082      	sub	sp, #8
 806efe6:	af00      	add	r7, sp, #0
 806efe8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 806efea:	687b      	ldr	r3, [r7, #4]
 806efec:	2b00      	cmp	r3, #0
 806efee:	d00e      	beq.n	806f00e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 806eff0:	687b      	ldr	r3, [r7, #4]
 806eff2:	2200      	movs	r2, #0
 806eff4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 806eff6:	687b      	ldr	r3, [r7, #4]
 806eff8:	2200      	movs	r2, #0
 806effa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 806effc:	687b      	ldr	r3, [r7, #4]
 806effe:	2200      	movs	r2, #0
 806f000:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 806f002:	2300      	movs	r3, #0
 806f004:	2200      	movs	r2, #0
 806f006:	2100      	movs	r1, #0
 806f008:	6878      	ldr	r0, [r7, #4]
 806f00a:	f000 f90b 	bl	806f224 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 806f00e:	bf00      	nop
 806f010:	3708      	adds	r7, #8
 806f012:	46bd      	mov	sp, r7
 806f014:	bd80      	pop	{r7, pc}

0806f016 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 806f016:	b580      	push	{r7, lr}
 806f018:	b086      	sub	sp, #24
 806f01a:	af00      	add	r7, sp, #0
 806f01c:	4603      	mov	r3, r0
 806f01e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 806f020:	2301      	movs	r3, #1
 806f022:	617b      	str	r3, [r7, #20]
 806f024:	2300      	movs	r3, #0
 806f026:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 806f028:	79fb      	ldrb	r3, [r7, #7]
 806f02a:	461a      	mov	r2, r3
 806f02c:	6939      	ldr	r1, [r7, #16]
 806f02e:	6978      	ldr	r0, [r7, #20]
 806f030:	f7ff ff7a 	bl	806ef28 <xQueueGenericCreate>
 806f034:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 806f036:	68f8      	ldr	r0, [r7, #12]
 806f038:	f7ff ffd3 	bl	806efe2 <prvInitialiseMutex>

		return xNewQueue;
 806f03c:	68fb      	ldr	r3, [r7, #12]
	}
 806f03e:	4618      	mov	r0, r3
 806f040:	3718      	adds	r7, #24
 806f042:	46bd      	mov	sp, r7
 806f044:	bd80      	pop	{r7, pc}

0806f046 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 806f046:	b580      	push	{r7, lr}
 806f048:	b088      	sub	sp, #32
 806f04a:	af02      	add	r7, sp, #8
 806f04c:	4603      	mov	r3, r0
 806f04e:	6039      	str	r1, [r7, #0]
 806f050:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 806f052:	2301      	movs	r3, #1
 806f054:	617b      	str	r3, [r7, #20]
 806f056:	2300      	movs	r3, #0
 806f058:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 806f05a:	79fb      	ldrb	r3, [r7, #7]
 806f05c:	9300      	str	r3, [sp, #0]
 806f05e:	683b      	ldr	r3, [r7, #0]
 806f060:	2200      	movs	r2, #0
 806f062:	6939      	ldr	r1, [r7, #16]
 806f064:	6978      	ldr	r0, [r7, #20]
 806f066:	f7ff fee7 	bl	806ee38 <xQueueGenericCreateStatic>
 806f06a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 806f06c:	68f8      	ldr	r0, [r7, #12]
 806f06e:	f7ff ffb8 	bl	806efe2 <prvInitialiseMutex>

		return xNewQueue;
 806f072:	68fb      	ldr	r3, [r7, #12]
	}
 806f074:	4618      	mov	r0, r3
 806f076:	3718      	adds	r7, #24
 806f078:	46bd      	mov	sp, r7
 806f07a:	bd80      	pop	{r7, pc}

0806f07c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 806f07c:	b590      	push	{r4, r7, lr}
 806f07e:	b087      	sub	sp, #28
 806f080:	af00      	add	r7, sp, #0
 806f082:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 806f084:	687b      	ldr	r3, [r7, #4]
 806f086:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 806f088:	693b      	ldr	r3, [r7, #16]
 806f08a:	2b00      	cmp	r3, #0
 806f08c:	d10a      	bne.n	806f0a4 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 806f08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f092:	f383 8811 	msr	BASEPRI, r3
 806f096:	f3bf 8f6f 	isb	sy
 806f09a:	f3bf 8f4f 	dsb	sy
 806f09e:	60fb      	str	r3, [r7, #12]
}
 806f0a0:	bf00      	nop
 806f0a2:	e7fe      	b.n	806f0a2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 806f0a4:	693b      	ldr	r3, [r7, #16]
 806f0a6:	689c      	ldr	r4, [r3, #8]
 806f0a8:	f001 fd6a 	bl	8070b80 <xTaskGetCurrentTaskHandle>
 806f0ac:	4603      	mov	r3, r0
 806f0ae:	429c      	cmp	r4, r3
 806f0b0:	d111      	bne.n	806f0d6 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 806f0b2:	693b      	ldr	r3, [r7, #16]
 806f0b4:	68db      	ldr	r3, [r3, #12]
 806f0b6:	1e5a      	subs	r2, r3, #1
 806f0b8:	693b      	ldr	r3, [r7, #16]
 806f0ba:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 806f0bc:	693b      	ldr	r3, [r7, #16]
 806f0be:	68db      	ldr	r3, [r3, #12]
 806f0c0:	2b00      	cmp	r3, #0
 806f0c2:	d105      	bne.n	806f0d0 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 806f0c4:	2300      	movs	r3, #0
 806f0c6:	2200      	movs	r2, #0
 806f0c8:	2100      	movs	r1, #0
 806f0ca:	6938      	ldr	r0, [r7, #16]
 806f0cc:	f000 f8aa 	bl	806f224 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 806f0d0:	2301      	movs	r3, #1
 806f0d2:	617b      	str	r3, [r7, #20]
 806f0d4:	e001      	b.n	806f0da <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 806f0d6:	2300      	movs	r3, #0
 806f0d8:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 806f0da:	697b      	ldr	r3, [r7, #20]
	}
 806f0dc:	4618      	mov	r0, r3
 806f0de:	371c      	adds	r7, #28
 806f0e0:	46bd      	mov	sp, r7
 806f0e2:	bd90      	pop	{r4, r7, pc}

0806f0e4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 806f0e4:	b590      	push	{r4, r7, lr}
 806f0e6:	b087      	sub	sp, #28
 806f0e8:	af00      	add	r7, sp, #0
 806f0ea:	6078      	str	r0, [r7, #4]
 806f0ec:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 806f0ee:	687b      	ldr	r3, [r7, #4]
 806f0f0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 806f0f2:	693b      	ldr	r3, [r7, #16]
 806f0f4:	2b00      	cmp	r3, #0
 806f0f6:	d10a      	bne.n	806f10e <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 806f0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f0fc:	f383 8811 	msr	BASEPRI, r3
 806f100:	f3bf 8f6f 	isb	sy
 806f104:	f3bf 8f4f 	dsb	sy
 806f108:	60fb      	str	r3, [r7, #12]
}
 806f10a:	bf00      	nop
 806f10c:	e7fe      	b.n	806f10c <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 806f10e:	693b      	ldr	r3, [r7, #16]
 806f110:	689c      	ldr	r4, [r3, #8]
 806f112:	f001 fd35 	bl	8070b80 <xTaskGetCurrentTaskHandle>
 806f116:	4603      	mov	r3, r0
 806f118:	429c      	cmp	r4, r3
 806f11a:	d107      	bne.n	806f12c <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 806f11c:	693b      	ldr	r3, [r7, #16]
 806f11e:	68db      	ldr	r3, [r3, #12]
 806f120:	1c5a      	adds	r2, r3, #1
 806f122:	693b      	ldr	r3, [r7, #16]
 806f124:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 806f126:	2301      	movs	r3, #1
 806f128:	617b      	str	r3, [r7, #20]
 806f12a:	e00c      	b.n	806f146 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 806f12c:	6839      	ldr	r1, [r7, #0]
 806f12e:	6938      	ldr	r0, [r7, #16]
 806f130:	f000 fb7e 	bl	806f830 <xQueueSemaphoreTake>
 806f134:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 806f136:	697b      	ldr	r3, [r7, #20]
 806f138:	2b00      	cmp	r3, #0
 806f13a:	d004      	beq.n	806f146 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 806f13c:	693b      	ldr	r3, [r7, #16]
 806f13e:	68db      	ldr	r3, [r3, #12]
 806f140:	1c5a      	adds	r2, r3, #1
 806f142:	693b      	ldr	r3, [r7, #16]
 806f144:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 806f146:	697b      	ldr	r3, [r7, #20]
	}
 806f148:	4618      	mov	r0, r3
 806f14a:	371c      	adds	r7, #28
 806f14c:	46bd      	mov	sp, r7
 806f14e:	bd90      	pop	{r4, r7, pc}

0806f150 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 806f150:	b580      	push	{r7, lr}
 806f152:	b08a      	sub	sp, #40	; 0x28
 806f154:	af02      	add	r7, sp, #8
 806f156:	60f8      	str	r0, [r7, #12]
 806f158:	60b9      	str	r1, [r7, #8]
 806f15a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 806f15c:	68fb      	ldr	r3, [r7, #12]
 806f15e:	2b00      	cmp	r3, #0
 806f160:	d10a      	bne.n	806f178 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 806f162:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f166:	f383 8811 	msr	BASEPRI, r3
 806f16a:	f3bf 8f6f 	isb	sy
 806f16e:	f3bf 8f4f 	dsb	sy
 806f172:	61bb      	str	r3, [r7, #24]
}
 806f174:	bf00      	nop
 806f176:	e7fe      	b.n	806f176 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 806f178:	68ba      	ldr	r2, [r7, #8]
 806f17a:	68fb      	ldr	r3, [r7, #12]
 806f17c:	429a      	cmp	r2, r3
 806f17e:	d90a      	bls.n	806f196 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 806f180:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f184:	f383 8811 	msr	BASEPRI, r3
 806f188:	f3bf 8f6f 	isb	sy
 806f18c:	f3bf 8f4f 	dsb	sy
 806f190:	617b      	str	r3, [r7, #20]
}
 806f192:	bf00      	nop
 806f194:	e7fe      	b.n	806f194 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 806f196:	2302      	movs	r3, #2
 806f198:	9300      	str	r3, [sp, #0]
 806f19a:	687b      	ldr	r3, [r7, #4]
 806f19c:	2200      	movs	r2, #0
 806f19e:	2100      	movs	r1, #0
 806f1a0:	68f8      	ldr	r0, [r7, #12]
 806f1a2:	f7ff fe49 	bl	806ee38 <xQueueGenericCreateStatic>
 806f1a6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 806f1a8:	69fb      	ldr	r3, [r7, #28]
 806f1aa:	2b00      	cmp	r3, #0
 806f1ac:	d002      	beq.n	806f1b4 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 806f1ae:	69fb      	ldr	r3, [r7, #28]
 806f1b0:	68ba      	ldr	r2, [r7, #8]
 806f1b2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 806f1b4:	69fb      	ldr	r3, [r7, #28]
	}
 806f1b6:	4618      	mov	r0, r3
 806f1b8:	3720      	adds	r7, #32
 806f1ba:	46bd      	mov	sp, r7
 806f1bc:	bd80      	pop	{r7, pc}

0806f1be <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 806f1be:	b580      	push	{r7, lr}
 806f1c0:	b086      	sub	sp, #24
 806f1c2:	af00      	add	r7, sp, #0
 806f1c4:	6078      	str	r0, [r7, #4]
 806f1c6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 806f1c8:	687b      	ldr	r3, [r7, #4]
 806f1ca:	2b00      	cmp	r3, #0
 806f1cc:	d10a      	bne.n	806f1e4 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 806f1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f1d2:	f383 8811 	msr	BASEPRI, r3
 806f1d6:	f3bf 8f6f 	isb	sy
 806f1da:	f3bf 8f4f 	dsb	sy
 806f1de:	613b      	str	r3, [r7, #16]
}
 806f1e0:	bf00      	nop
 806f1e2:	e7fe      	b.n	806f1e2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 806f1e4:	683a      	ldr	r2, [r7, #0]
 806f1e6:	687b      	ldr	r3, [r7, #4]
 806f1e8:	429a      	cmp	r2, r3
 806f1ea:	d90a      	bls.n	806f202 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 806f1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f1f0:	f383 8811 	msr	BASEPRI, r3
 806f1f4:	f3bf 8f6f 	isb	sy
 806f1f8:	f3bf 8f4f 	dsb	sy
 806f1fc:	60fb      	str	r3, [r7, #12]
}
 806f1fe:	bf00      	nop
 806f200:	e7fe      	b.n	806f200 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 806f202:	2202      	movs	r2, #2
 806f204:	2100      	movs	r1, #0
 806f206:	6878      	ldr	r0, [r7, #4]
 806f208:	f7ff fe8e 	bl	806ef28 <xQueueGenericCreate>
 806f20c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 806f20e:	697b      	ldr	r3, [r7, #20]
 806f210:	2b00      	cmp	r3, #0
 806f212:	d002      	beq.n	806f21a <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 806f214:	697b      	ldr	r3, [r7, #20]
 806f216:	683a      	ldr	r2, [r7, #0]
 806f218:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 806f21a:	697b      	ldr	r3, [r7, #20]
	}
 806f21c:	4618      	mov	r0, r3
 806f21e:	3718      	adds	r7, #24
 806f220:	46bd      	mov	sp, r7
 806f222:	bd80      	pop	{r7, pc}

0806f224 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 806f224:	b580      	push	{r7, lr}
 806f226:	b08e      	sub	sp, #56	; 0x38
 806f228:	af00      	add	r7, sp, #0
 806f22a:	60f8      	str	r0, [r7, #12]
 806f22c:	60b9      	str	r1, [r7, #8]
 806f22e:	607a      	str	r2, [r7, #4]
 806f230:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 806f232:	2300      	movs	r3, #0
 806f234:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 806f236:	68fb      	ldr	r3, [r7, #12]
 806f238:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 806f23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f23c:	2b00      	cmp	r3, #0
 806f23e:	d10a      	bne.n	806f256 <xQueueGenericSend+0x32>
	__asm volatile
 806f240:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f244:	f383 8811 	msr	BASEPRI, r3
 806f248:	f3bf 8f6f 	isb	sy
 806f24c:	f3bf 8f4f 	dsb	sy
 806f250:	62bb      	str	r3, [r7, #40]	; 0x28
}
 806f252:	bf00      	nop
 806f254:	e7fe      	b.n	806f254 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 806f256:	68bb      	ldr	r3, [r7, #8]
 806f258:	2b00      	cmp	r3, #0
 806f25a:	d103      	bne.n	806f264 <xQueueGenericSend+0x40>
 806f25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f25e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806f260:	2b00      	cmp	r3, #0
 806f262:	d101      	bne.n	806f268 <xQueueGenericSend+0x44>
 806f264:	2301      	movs	r3, #1
 806f266:	e000      	b.n	806f26a <xQueueGenericSend+0x46>
 806f268:	2300      	movs	r3, #0
 806f26a:	2b00      	cmp	r3, #0
 806f26c:	d10a      	bne.n	806f284 <xQueueGenericSend+0x60>
	__asm volatile
 806f26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f272:	f383 8811 	msr	BASEPRI, r3
 806f276:	f3bf 8f6f 	isb	sy
 806f27a:	f3bf 8f4f 	dsb	sy
 806f27e:	627b      	str	r3, [r7, #36]	; 0x24
}
 806f280:	bf00      	nop
 806f282:	e7fe      	b.n	806f282 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 806f284:	683b      	ldr	r3, [r7, #0]
 806f286:	2b02      	cmp	r3, #2
 806f288:	d103      	bne.n	806f292 <xQueueGenericSend+0x6e>
 806f28a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806f28e:	2b01      	cmp	r3, #1
 806f290:	d101      	bne.n	806f296 <xQueueGenericSend+0x72>
 806f292:	2301      	movs	r3, #1
 806f294:	e000      	b.n	806f298 <xQueueGenericSend+0x74>
 806f296:	2300      	movs	r3, #0
 806f298:	2b00      	cmp	r3, #0
 806f29a:	d10a      	bne.n	806f2b2 <xQueueGenericSend+0x8e>
	__asm volatile
 806f29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f2a0:	f383 8811 	msr	BASEPRI, r3
 806f2a4:	f3bf 8f6f 	isb	sy
 806f2a8:	f3bf 8f4f 	dsb	sy
 806f2ac:	623b      	str	r3, [r7, #32]
}
 806f2ae:	bf00      	nop
 806f2b0:	e7fe      	b.n	806f2b0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 806f2b2:	f001 fc75 	bl	8070ba0 <xTaskGetSchedulerState>
 806f2b6:	4603      	mov	r3, r0
 806f2b8:	2b00      	cmp	r3, #0
 806f2ba:	d102      	bne.n	806f2c2 <xQueueGenericSend+0x9e>
 806f2bc:	687b      	ldr	r3, [r7, #4]
 806f2be:	2b00      	cmp	r3, #0
 806f2c0:	d101      	bne.n	806f2c6 <xQueueGenericSend+0xa2>
 806f2c2:	2301      	movs	r3, #1
 806f2c4:	e000      	b.n	806f2c8 <xQueueGenericSend+0xa4>
 806f2c6:	2300      	movs	r3, #0
 806f2c8:	2b00      	cmp	r3, #0
 806f2ca:	d10a      	bne.n	806f2e2 <xQueueGenericSend+0xbe>
	__asm volatile
 806f2cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f2d0:	f383 8811 	msr	BASEPRI, r3
 806f2d4:	f3bf 8f6f 	isb	sy
 806f2d8:	f3bf 8f4f 	dsb	sy
 806f2dc:	61fb      	str	r3, [r7, #28]
}
 806f2de:	bf00      	nop
 806f2e0:	e7fe      	b.n	806f2e0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 806f2e2:	f002 fd6f 	bl	8071dc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 806f2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f2e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 806f2ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f2ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806f2ee:	429a      	cmp	r2, r3
 806f2f0:	d302      	bcc.n	806f2f8 <xQueueGenericSend+0xd4>
 806f2f2:	683b      	ldr	r3, [r7, #0]
 806f2f4:	2b02      	cmp	r3, #2
 806f2f6:	d129      	bne.n	806f34c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 806f2f8:	683a      	ldr	r2, [r7, #0]
 806f2fa:	68b9      	ldr	r1, [r7, #8]
 806f2fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 806f2fe:	f000 fc5e 	bl	806fbbe <prvCopyDataToQueue>
 806f302:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 806f304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806f308:	2b00      	cmp	r3, #0
 806f30a:	d010      	beq.n	806f32e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 806f30c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f30e:	3324      	adds	r3, #36	; 0x24
 806f310:	4618      	mov	r0, r3
 806f312:	f001 fa73 	bl	80707fc <xTaskRemoveFromEventList>
 806f316:	4603      	mov	r3, r0
 806f318:	2b00      	cmp	r3, #0
 806f31a:	d013      	beq.n	806f344 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 806f31c:	4b3f      	ldr	r3, [pc, #252]	; (806f41c <xQueueGenericSend+0x1f8>)
 806f31e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f322:	601a      	str	r2, [r3, #0]
 806f324:	f3bf 8f4f 	dsb	sy
 806f328:	f3bf 8f6f 	isb	sy
 806f32c:	e00a      	b.n	806f344 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 806f32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f330:	2b00      	cmp	r3, #0
 806f332:	d007      	beq.n	806f344 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 806f334:	4b39      	ldr	r3, [pc, #228]	; (806f41c <xQueueGenericSend+0x1f8>)
 806f336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f33a:	601a      	str	r2, [r3, #0]
 806f33c:	f3bf 8f4f 	dsb	sy
 806f340:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 806f344:	f002 fd6e 	bl	8071e24 <vPortExitCritical>
				return pdPASS;
 806f348:	2301      	movs	r3, #1
 806f34a:	e063      	b.n	806f414 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 806f34c:	687b      	ldr	r3, [r7, #4]
 806f34e:	2b00      	cmp	r3, #0
 806f350:	d103      	bne.n	806f35a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 806f352:	f002 fd67 	bl	8071e24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 806f356:	2300      	movs	r3, #0
 806f358:	e05c      	b.n	806f414 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 806f35a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806f35c:	2b00      	cmp	r3, #0
 806f35e:	d106      	bne.n	806f36e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 806f360:	f107 0314 	add.w	r3, r7, #20
 806f364:	4618      	mov	r0, r3
 806f366:	f001 faad 	bl	80708c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 806f36a:	2301      	movs	r3, #1
 806f36c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 806f36e:	f002 fd59 	bl	8071e24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 806f372:	f001 f819 	bl	80703a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 806f376:	f002 fd25 	bl	8071dc4 <vPortEnterCritical>
 806f37a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f37c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 806f380:	b25b      	sxtb	r3, r3
 806f382:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f386:	d103      	bne.n	806f390 <xQueueGenericSend+0x16c>
 806f388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f38a:	2200      	movs	r2, #0
 806f38c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 806f390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f392:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806f396:	b25b      	sxtb	r3, r3
 806f398:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f39c:	d103      	bne.n	806f3a6 <xQueueGenericSend+0x182>
 806f39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f3a0:	2200      	movs	r2, #0
 806f3a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 806f3a6:	f002 fd3d 	bl	8071e24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 806f3aa:	1d3a      	adds	r2, r7, #4
 806f3ac:	f107 0314 	add.w	r3, r7, #20
 806f3b0:	4611      	mov	r1, r2
 806f3b2:	4618      	mov	r0, r3
 806f3b4:	f001 fa9c 	bl	80708f0 <xTaskCheckForTimeOut>
 806f3b8:	4603      	mov	r3, r0
 806f3ba:	2b00      	cmp	r3, #0
 806f3bc:	d124      	bne.n	806f408 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 806f3be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 806f3c0:	f000 fcf5 	bl	806fdae <prvIsQueueFull>
 806f3c4:	4603      	mov	r3, r0
 806f3c6:	2b00      	cmp	r3, #0
 806f3c8:	d018      	beq.n	806f3fc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 806f3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f3cc:	3310      	adds	r3, #16
 806f3ce:	687a      	ldr	r2, [r7, #4]
 806f3d0:	4611      	mov	r1, r2
 806f3d2:	4618      	mov	r0, r3
 806f3d4:	f001 f9c2 	bl	807075c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 806f3d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 806f3da:	f000 fc80 	bl	806fcde <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 806f3de:	f000 fff1 	bl	80703c4 <xTaskResumeAll>
 806f3e2:	4603      	mov	r3, r0
 806f3e4:	2b00      	cmp	r3, #0
 806f3e6:	f47f af7c 	bne.w	806f2e2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 806f3ea:	4b0c      	ldr	r3, [pc, #48]	; (806f41c <xQueueGenericSend+0x1f8>)
 806f3ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f3f0:	601a      	str	r2, [r3, #0]
 806f3f2:	f3bf 8f4f 	dsb	sy
 806f3f6:	f3bf 8f6f 	isb	sy
 806f3fa:	e772      	b.n	806f2e2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 806f3fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 806f3fe:	f000 fc6e 	bl	806fcde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 806f402:	f000 ffdf 	bl	80703c4 <xTaskResumeAll>
 806f406:	e76c      	b.n	806f2e2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 806f408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 806f40a:	f000 fc68 	bl	806fcde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 806f40e:	f000 ffd9 	bl	80703c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 806f412:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 806f414:	4618      	mov	r0, r3
 806f416:	3738      	adds	r7, #56	; 0x38
 806f418:	46bd      	mov	sp, r7
 806f41a:	bd80      	pop	{r7, pc}
 806f41c:	e000ed04 	.word	0xe000ed04

0806f420 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 806f420:	b580      	push	{r7, lr}
 806f422:	b090      	sub	sp, #64	; 0x40
 806f424:	af00      	add	r7, sp, #0
 806f426:	60f8      	str	r0, [r7, #12]
 806f428:	60b9      	str	r1, [r7, #8]
 806f42a:	607a      	str	r2, [r7, #4]
 806f42c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 806f42e:	68fb      	ldr	r3, [r7, #12]
 806f430:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 806f432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f434:	2b00      	cmp	r3, #0
 806f436:	d10a      	bne.n	806f44e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 806f438:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f43c:	f383 8811 	msr	BASEPRI, r3
 806f440:	f3bf 8f6f 	isb	sy
 806f444:	f3bf 8f4f 	dsb	sy
 806f448:	62bb      	str	r3, [r7, #40]	; 0x28
}
 806f44a:	bf00      	nop
 806f44c:	e7fe      	b.n	806f44c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 806f44e:	68bb      	ldr	r3, [r7, #8]
 806f450:	2b00      	cmp	r3, #0
 806f452:	d103      	bne.n	806f45c <xQueueGenericSendFromISR+0x3c>
 806f454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806f458:	2b00      	cmp	r3, #0
 806f45a:	d101      	bne.n	806f460 <xQueueGenericSendFromISR+0x40>
 806f45c:	2301      	movs	r3, #1
 806f45e:	e000      	b.n	806f462 <xQueueGenericSendFromISR+0x42>
 806f460:	2300      	movs	r3, #0
 806f462:	2b00      	cmp	r3, #0
 806f464:	d10a      	bne.n	806f47c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 806f466:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f46a:	f383 8811 	msr	BASEPRI, r3
 806f46e:	f3bf 8f6f 	isb	sy
 806f472:	f3bf 8f4f 	dsb	sy
 806f476:	627b      	str	r3, [r7, #36]	; 0x24
}
 806f478:	bf00      	nop
 806f47a:	e7fe      	b.n	806f47a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 806f47c:	683b      	ldr	r3, [r7, #0]
 806f47e:	2b02      	cmp	r3, #2
 806f480:	d103      	bne.n	806f48a <xQueueGenericSendFromISR+0x6a>
 806f482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806f486:	2b01      	cmp	r3, #1
 806f488:	d101      	bne.n	806f48e <xQueueGenericSendFromISR+0x6e>
 806f48a:	2301      	movs	r3, #1
 806f48c:	e000      	b.n	806f490 <xQueueGenericSendFromISR+0x70>
 806f48e:	2300      	movs	r3, #0
 806f490:	2b00      	cmp	r3, #0
 806f492:	d10a      	bne.n	806f4aa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 806f494:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f498:	f383 8811 	msr	BASEPRI, r3
 806f49c:	f3bf 8f6f 	isb	sy
 806f4a0:	f3bf 8f4f 	dsb	sy
 806f4a4:	623b      	str	r3, [r7, #32]
}
 806f4a6:	bf00      	nop
 806f4a8:	e7fe      	b.n	806f4a8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 806f4aa:	f002 fd6d 	bl	8071f88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 806f4ae:	f3ef 8211 	mrs	r2, BASEPRI
 806f4b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f4b6:	f383 8811 	msr	BASEPRI, r3
 806f4ba:	f3bf 8f6f 	isb	sy
 806f4be:	f3bf 8f4f 	dsb	sy
 806f4c2:	61fa      	str	r2, [r7, #28]
 806f4c4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 806f4c6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 806f4c8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 806f4ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f4cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 806f4ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806f4d2:	429a      	cmp	r2, r3
 806f4d4:	d302      	bcc.n	806f4dc <xQueueGenericSendFromISR+0xbc>
 806f4d6:	683b      	ldr	r3, [r7, #0]
 806f4d8:	2b02      	cmp	r3, #2
 806f4da:	d12f      	bne.n	806f53c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 806f4dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f4de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806f4e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 806f4e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f4e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806f4ea:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 806f4ec:	683a      	ldr	r2, [r7, #0]
 806f4ee:	68b9      	ldr	r1, [r7, #8]
 806f4f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 806f4f2:	f000 fb64 	bl	806fbbe <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 806f4f6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 806f4fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f4fe:	d112      	bne.n	806f526 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 806f500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806f504:	2b00      	cmp	r3, #0
 806f506:	d016      	beq.n	806f536 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 806f508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f50a:	3324      	adds	r3, #36	; 0x24
 806f50c:	4618      	mov	r0, r3
 806f50e:	f001 f975 	bl	80707fc <xTaskRemoveFromEventList>
 806f512:	4603      	mov	r3, r0
 806f514:	2b00      	cmp	r3, #0
 806f516:	d00e      	beq.n	806f536 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 806f518:	687b      	ldr	r3, [r7, #4]
 806f51a:	2b00      	cmp	r3, #0
 806f51c:	d00b      	beq.n	806f536 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 806f51e:	687b      	ldr	r3, [r7, #4]
 806f520:	2201      	movs	r2, #1
 806f522:	601a      	str	r2, [r3, #0]
 806f524:	e007      	b.n	806f536 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 806f526:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 806f52a:	3301      	adds	r3, #1
 806f52c:	b2db      	uxtb	r3, r3
 806f52e:	b25a      	sxtb	r2, r3
 806f530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806f532:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 806f536:	2301      	movs	r3, #1
 806f538:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 806f53a:	e001      	b.n	806f540 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 806f53c:	2300      	movs	r3, #0
 806f53e:	63fb      	str	r3, [r7, #60]	; 0x3c
 806f540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806f542:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 806f544:	697b      	ldr	r3, [r7, #20]
 806f546:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 806f54a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 806f54c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 806f54e:	4618      	mov	r0, r3
 806f550:	3740      	adds	r7, #64	; 0x40
 806f552:	46bd      	mov	sp, r7
 806f554:	bd80      	pop	{r7, pc}

0806f556 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 806f556:	b580      	push	{r7, lr}
 806f558:	b08e      	sub	sp, #56	; 0x38
 806f55a:	af00      	add	r7, sp, #0
 806f55c:	6078      	str	r0, [r7, #4]
 806f55e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 806f560:	687b      	ldr	r3, [r7, #4]
 806f562:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 806f564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f566:	2b00      	cmp	r3, #0
 806f568:	d10a      	bne.n	806f580 <xQueueGiveFromISR+0x2a>
	__asm volatile
 806f56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f56e:	f383 8811 	msr	BASEPRI, r3
 806f572:	f3bf 8f6f 	isb	sy
 806f576:	f3bf 8f4f 	dsb	sy
 806f57a:	623b      	str	r3, [r7, #32]
}
 806f57c:	bf00      	nop
 806f57e:	e7fe      	b.n	806f57e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 806f580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806f584:	2b00      	cmp	r3, #0
 806f586:	d00a      	beq.n	806f59e <xQueueGiveFromISR+0x48>
	__asm volatile
 806f588:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f58c:	f383 8811 	msr	BASEPRI, r3
 806f590:	f3bf 8f6f 	isb	sy
 806f594:	f3bf 8f4f 	dsb	sy
 806f598:	61fb      	str	r3, [r7, #28]
}
 806f59a:	bf00      	nop
 806f59c:	e7fe      	b.n	806f59c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 806f59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f5a0:	681b      	ldr	r3, [r3, #0]
 806f5a2:	2b00      	cmp	r3, #0
 806f5a4:	d103      	bne.n	806f5ae <xQueueGiveFromISR+0x58>
 806f5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f5a8:	689b      	ldr	r3, [r3, #8]
 806f5aa:	2b00      	cmp	r3, #0
 806f5ac:	d101      	bne.n	806f5b2 <xQueueGiveFromISR+0x5c>
 806f5ae:	2301      	movs	r3, #1
 806f5b0:	e000      	b.n	806f5b4 <xQueueGiveFromISR+0x5e>
 806f5b2:	2300      	movs	r3, #0
 806f5b4:	2b00      	cmp	r3, #0
 806f5b6:	d10a      	bne.n	806f5ce <xQueueGiveFromISR+0x78>
	__asm volatile
 806f5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f5bc:	f383 8811 	msr	BASEPRI, r3
 806f5c0:	f3bf 8f6f 	isb	sy
 806f5c4:	f3bf 8f4f 	dsb	sy
 806f5c8:	61bb      	str	r3, [r7, #24]
}
 806f5ca:	bf00      	nop
 806f5cc:	e7fe      	b.n	806f5cc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 806f5ce:	f002 fcdb 	bl	8071f88 <vPortValidateInterruptPriority>
	__asm volatile
 806f5d2:	f3ef 8211 	mrs	r2, BASEPRI
 806f5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f5da:	f383 8811 	msr	BASEPRI, r3
 806f5de:	f3bf 8f6f 	isb	sy
 806f5e2:	f3bf 8f4f 	dsb	sy
 806f5e6:	617a      	str	r2, [r7, #20]
 806f5e8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 806f5ea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 806f5ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 806f5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f5f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806f5f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 806f5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806f5f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 806f5fa:	429a      	cmp	r2, r3
 806f5fc:	d22b      	bcs.n	806f656 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 806f5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f600:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806f604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 806f608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f60a:	1c5a      	adds	r2, r3, #1
 806f60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f60e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 806f610:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 806f614:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f618:	d112      	bne.n	806f640 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 806f61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f61c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806f61e:	2b00      	cmp	r3, #0
 806f620:	d016      	beq.n	806f650 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 806f622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f624:	3324      	adds	r3, #36	; 0x24
 806f626:	4618      	mov	r0, r3
 806f628:	f001 f8e8 	bl	80707fc <xTaskRemoveFromEventList>
 806f62c:	4603      	mov	r3, r0
 806f62e:	2b00      	cmp	r3, #0
 806f630:	d00e      	beq.n	806f650 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 806f632:	683b      	ldr	r3, [r7, #0]
 806f634:	2b00      	cmp	r3, #0
 806f636:	d00b      	beq.n	806f650 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 806f638:	683b      	ldr	r3, [r7, #0]
 806f63a:	2201      	movs	r2, #1
 806f63c:	601a      	str	r2, [r3, #0]
 806f63e:	e007      	b.n	806f650 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 806f640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 806f644:	3301      	adds	r3, #1
 806f646:	b2db      	uxtb	r3, r3
 806f648:	b25a      	sxtb	r2, r3
 806f64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f64c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 806f650:	2301      	movs	r3, #1
 806f652:	637b      	str	r3, [r7, #52]	; 0x34
 806f654:	e001      	b.n	806f65a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 806f656:	2300      	movs	r3, #0
 806f658:	637b      	str	r3, [r7, #52]	; 0x34
 806f65a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f65c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 806f65e:	68fb      	ldr	r3, [r7, #12]
 806f660:	f383 8811 	msr	BASEPRI, r3
}
 806f664:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 806f666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 806f668:	4618      	mov	r0, r3
 806f66a:	3738      	adds	r7, #56	; 0x38
 806f66c:	46bd      	mov	sp, r7
 806f66e:	bd80      	pop	{r7, pc}

0806f670 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 806f670:	b580      	push	{r7, lr}
 806f672:	b08c      	sub	sp, #48	; 0x30
 806f674:	af00      	add	r7, sp, #0
 806f676:	60f8      	str	r0, [r7, #12]
 806f678:	60b9      	str	r1, [r7, #8]
 806f67a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 806f67c:	2300      	movs	r3, #0
 806f67e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 806f680:	68fb      	ldr	r3, [r7, #12]
 806f682:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 806f684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f686:	2b00      	cmp	r3, #0
 806f688:	d10a      	bne.n	806f6a0 <xQueueReceive+0x30>
	__asm volatile
 806f68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f68e:	f383 8811 	msr	BASEPRI, r3
 806f692:	f3bf 8f6f 	isb	sy
 806f696:	f3bf 8f4f 	dsb	sy
 806f69a:	623b      	str	r3, [r7, #32]
}
 806f69c:	bf00      	nop
 806f69e:	e7fe      	b.n	806f69e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 806f6a0:	68bb      	ldr	r3, [r7, #8]
 806f6a2:	2b00      	cmp	r3, #0
 806f6a4:	d103      	bne.n	806f6ae <xQueueReceive+0x3e>
 806f6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806f6aa:	2b00      	cmp	r3, #0
 806f6ac:	d101      	bne.n	806f6b2 <xQueueReceive+0x42>
 806f6ae:	2301      	movs	r3, #1
 806f6b0:	e000      	b.n	806f6b4 <xQueueReceive+0x44>
 806f6b2:	2300      	movs	r3, #0
 806f6b4:	2b00      	cmp	r3, #0
 806f6b6:	d10a      	bne.n	806f6ce <xQueueReceive+0x5e>
	__asm volatile
 806f6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f6bc:	f383 8811 	msr	BASEPRI, r3
 806f6c0:	f3bf 8f6f 	isb	sy
 806f6c4:	f3bf 8f4f 	dsb	sy
 806f6c8:	61fb      	str	r3, [r7, #28]
}
 806f6ca:	bf00      	nop
 806f6cc:	e7fe      	b.n	806f6cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 806f6ce:	f001 fa67 	bl	8070ba0 <xTaskGetSchedulerState>
 806f6d2:	4603      	mov	r3, r0
 806f6d4:	2b00      	cmp	r3, #0
 806f6d6:	d102      	bne.n	806f6de <xQueueReceive+0x6e>
 806f6d8:	687b      	ldr	r3, [r7, #4]
 806f6da:	2b00      	cmp	r3, #0
 806f6dc:	d101      	bne.n	806f6e2 <xQueueReceive+0x72>
 806f6de:	2301      	movs	r3, #1
 806f6e0:	e000      	b.n	806f6e4 <xQueueReceive+0x74>
 806f6e2:	2300      	movs	r3, #0
 806f6e4:	2b00      	cmp	r3, #0
 806f6e6:	d10a      	bne.n	806f6fe <xQueueReceive+0x8e>
	__asm volatile
 806f6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f6ec:	f383 8811 	msr	BASEPRI, r3
 806f6f0:	f3bf 8f6f 	isb	sy
 806f6f4:	f3bf 8f4f 	dsb	sy
 806f6f8:	61bb      	str	r3, [r7, #24]
}
 806f6fa:	bf00      	nop
 806f6fc:	e7fe      	b.n	806f6fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 806f6fe:	f002 fb61 	bl	8071dc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 806f702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806f706:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 806f708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806f70a:	2b00      	cmp	r3, #0
 806f70c:	d01f      	beq.n	806f74e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 806f70e:	68b9      	ldr	r1, [r7, #8]
 806f710:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 806f712:	f000 fabe 	bl	806fc92 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 806f716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806f718:	1e5a      	subs	r2, r3, #1
 806f71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f71c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 806f71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f720:	691b      	ldr	r3, [r3, #16]
 806f722:	2b00      	cmp	r3, #0
 806f724:	d00f      	beq.n	806f746 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 806f726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f728:	3310      	adds	r3, #16
 806f72a:	4618      	mov	r0, r3
 806f72c:	f001 f866 	bl	80707fc <xTaskRemoveFromEventList>
 806f730:	4603      	mov	r3, r0
 806f732:	2b00      	cmp	r3, #0
 806f734:	d007      	beq.n	806f746 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 806f736:	4b3d      	ldr	r3, [pc, #244]	; (806f82c <xQueueReceive+0x1bc>)
 806f738:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f73c:	601a      	str	r2, [r3, #0]
 806f73e:	f3bf 8f4f 	dsb	sy
 806f742:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 806f746:	f002 fb6d 	bl	8071e24 <vPortExitCritical>
				return pdPASS;
 806f74a:	2301      	movs	r3, #1
 806f74c:	e069      	b.n	806f822 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 806f74e:	687b      	ldr	r3, [r7, #4]
 806f750:	2b00      	cmp	r3, #0
 806f752:	d103      	bne.n	806f75c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 806f754:	f002 fb66 	bl	8071e24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 806f758:	2300      	movs	r3, #0
 806f75a:	e062      	b.n	806f822 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 806f75c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f75e:	2b00      	cmp	r3, #0
 806f760:	d106      	bne.n	806f770 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 806f762:	f107 0310 	add.w	r3, r7, #16
 806f766:	4618      	mov	r0, r3
 806f768:	f001 f8ac 	bl	80708c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 806f76c:	2301      	movs	r3, #1
 806f76e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 806f770:	f002 fb58 	bl	8071e24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 806f774:	f000 fe18 	bl	80703a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 806f778:	f002 fb24 	bl	8071dc4 <vPortEnterCritical>
 806f77c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f77e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 806f782:	b25b      	sxtb	r3, r3
 806f784:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f788:	d103      	bne.n	806f792 <xQueueReceive+0x122>
 806f78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f78c:	2200      	movs	r2, #0
 806f78e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 806f792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f794:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806f798:	b25b      	sxtb	r3, r3
 806f79a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f79e:	d103      	bne.n	806f7a8 <xQueueReceive+0x138>
 806f7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f7a2:	2200      	movs	r2, #0
 806f7a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 806f7a8:	f002 fb3c 	bl	8071e24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 806f7ac:	1d3a      	adds	r2, r7, #4
 806f7ae:	f107 0310 	add.w	r3, r7, #16
 806f7b2:	4611      	mov	r1, r2
 806f7b4:	4618      	mov	r0, r3
 806f7b6:	f001 f89b 	bl	80708f0 <xTaskCheckForTimeOut>
 806f7ba:	4603      	mov	r3, r0
 806f7bc:	2b00      	cmp	r3, #0
 806f7be:	d123      	bne.n	806f808 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 806f7c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 806f7c2:	f000 fade 	bl	806fd82 <prvIsQueueEmpty>
 806f7c6:	4603      	mov	r3, r0
 806f7c8:	2b00      	cmp	r3, #0
 806f7ca:	d017      	beq.n	806f7fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 806f7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f7ce:	3324      	adds	r3, #36	; 0x24
 806f7d0:	687a      	ldr	r2, [r7, #4]
 806f7d2:	4611      	mov	r1, r2
 806f7d4:	4618      	mov	r0, r3
 806f7d6:	f000 ffc1 	bl	807075c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 806f7da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 806f7dc:	f000 fa7f 	bl	806fcde <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 806f7e0:	f000 fdf0 	bl	80703c4 <xTaskResumeAll>
 806f7e4:	4603      	mov	r3, r0
 806f7e6:	2b00      	cmp	r3, #0
 806f7e8:	d189      	bne.n	806f6fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 806f7ea:	4b10      	ldr	r3, [pc, #64]	; (806f82c <xQueueReceive+0x1bc>)
 806f7ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f7f0:	601a      	str	r2, [r3, #0]
 806f7f2:	f3bf 8f4f 	dsb	sy
 806f7f6:	f3bf 8f6f 	isb	sy
 806f7fa:	e780      	b.n	806f6fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 806f7fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 806f7fe:	f000 fa6e 	bl	806fcde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 806f802:	f000 fddf 	bl	80703c4 <xTaskResumeAll>
 806f806:	e77a      	b.n	806f6fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 806f808:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 806f80a:	f000 fa68 	bl	806fcde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 806f80e:	f000 fdd9 	bl	80703c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 806f812:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 806f814:	f000 fab5 	bl	806fd82 <prvIsQueueEmpty>
 806f818:	4603      	mov	r3, r0
 806f81a:	2b00      	cmp	r3, #0
 806f81c:	f43f af6f 	beq.w	806f6fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 806f820:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 806f822:	4618      	mov	r0, r3
 806f824:	3730      	adds	r7, #48	; 0x30
 806f826:	46bd      	mov	sp, r7
 806f828:	bd80      	pop	{r7, pc}
 806f82a:	bf00      	nop
 806f82c:	e000ed04 	.word	0xe000ed04

0806f830 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 806f830:	b580      	push	{r7, lr}
 806f832:	b08e      	sub	sp, #56	; 0x38
 806f834:	af00      	add	r7, sp, #0
 806f836:	6078      	str	r0, [r7, #4]
 806f838:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 806f83a:	2300      	movs	r3, #0
 806f83c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 806f83e:	687b      	ldr	r3, [r7, #4]
 806f840:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 806f842:	2300      	movs	r3, #0
 806f844:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 806f846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f848:	2b00      	cmp	r3, #0
 806f84a:	d10a      	bne.n	806f862 <xQueueSemaphoreTake+0x32>
	__asm volatile
 806f84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f850:	f383 8811 	msr	BASEPRI, r3
 806f854:	f3bf 8f6f 	isb	sy
 806f858:	f3bf 8f4f 	dsb	sy
 806f85c:	623b      	str	r3, [r7, #32]
}
 806f85e:	bf00      	nop
 806f860:	e7fe      	b.n	806f860 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 806f862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806f866:	2b00      	cmp	r3, #0
 806f868:	d00a      	beq.n	806f880 <xQueueSemaphoreTake+0x50>
	__asm volatile
 806f86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f86e:	f383 8811 	msr	BASEPRI, r3
 806f872:	f3bf 8f6f 	isb	sy
 806f876:	f3bf 8f4f 	dsb	sy
 806f87a:	61fb      	str	r3, [r7, #28]
}
 806f87c:	bf00      	nop
 806f87e:	e7fe      	b.n	806f87e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 806f880:	f001 f98e 	bl	8070ba0 <xTaskGetSchedulerState>
 806f884:	4603      	mov	r3, r0
 806f886:	2b00      	cmp	r3, #0
 806f888:	d102      	bne.n	806f890 <xQueueSemaphoreTake+0x60>
 806f88a:	683b      	ldr	r3, [r7, #0]
 806f88c:	2b00      	cmp	r3, #0
 806f88e:	d101      	bne.n	806f894 <xQueueSemaphoreTake+0x64>
 806f890:	2301      	movs	r3, #1
 806f892:	e000      	b.n	806f896 <xQueueSemaphoreTake+0x66>
 806f894:	2300      	movs	r3, #0
 806f896:	2b00      	cmp	r3, #0
 806f898:	d10a      	bne.n	806f8b0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 806f89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f89e:	f383 8811 	msr	BASEPRI, r3
 806f8a2:	f3bf 8f6f 	isb	sy
 806f8a6:	f3bf 8f4f 	dsb	sy
 806f8aa:	61bb      	str	r3, [r7, #24]
}
 806f8ac:	bf00      	nop
 806f8ae:	e7fe      	b.n	806f8ae <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 806f8b0:	f002 fa88 	bl	8071dc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 806f8b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f8b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806f8b8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 806f8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f8bc:	2b00      	cmp	r3, #0
 806f8be:	d024      	beq.n	806f90a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 806f8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806f8c2:	1e5a      	subs	r2, r3, #1
 806f8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f8c6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 806f8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f8ca:	681b      	ldr	r3, [r3, #0]
 806f8cc:	2b00      	cmp	r3, #0
 806f8ce:	d104      	bne.n	806f8da <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 806f8d0:	f001 fadc 	bl	8070e8c <pvTaskIncrementMutexHeldCount>
 806f8d4:	4602      	mov	r2, r0
 806f8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f8d8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 806f8da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f8dc:	691b      	ldr	r3, [r3, #16]
 806f8de:	2b00      	cmp	r3, #0
 806f8e0:	d00f      	beq.n	806f902 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 806f8e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f8e4:	3310      	adds	r3, #16
 806f8e6:	4618      	mov	r0, r3
 806f8e8:	f000 ff88 	bl	80707fc <xTaskRemoveFromEventList>
 806f8ec:	4603      	mov	r3, r0
 806f8ee:	2b00      	cmp	r3, #0
 806f8f0:	d007      	beq.n	806f902 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 806f8f2:	4b54      	ldr	r3, [pc, #336]	; (806fa44 <xQueueSemaphoreTake+0x214>)
 806f8f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f8f8:	601a      	str	r2, [r3, #0]
 806f8fa:	f3bf 8f4f 	dsb	sy
 806f8fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 806f902:	f002 fa8f 	bl	8071e24 <vPortExitCritical>
				return pdPASS;
 806f906:	2301      	movs	r3, #1
 806f908:	e097      	b.n	806fa3a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 806f90a:	683b      	ldr	r3, [r7, #0]
 806f90c:	2b00      	cmp	r3, #0
 806f90e:	d111      	bne.n	806f934 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 806f910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806f912:	2b00      	cmp	r3, #0
 806f914:	d00a      	beq.n	806f92c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 806f916:	f04f 0350 	mov.w	r3, #80	; 0x50
 806f91a:	f383 8811 	msr	BASEPRI, r3
 806f91e:	f3bf 8f6f 	isb	sy
 806f922:	f3bf 8f4f 	dsb	sy
 806f926:	617b      	str	r3, [r7, #20]
}
 806f928:	bf00      	nop
 806f92a:	e7fe      	b.n	806f92a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 806f92c:	f002 fa7a 	bl	8071e24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 806f930:	2300      	movs	r3, #0
 806f932:	e082      	b.n	806fa3a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 806f934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806f936:	2b00      	cmp	r3, #0
 806f938:	d106      	bne.n	806f948 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 806f93a:	f107 030c 	add.w	r3, r7, #12
 806f93e:	4618      	mov	r0, r3
 806f940:	f000 ffc0 	bl	80708c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 806f944:	2301      	movs	r3, #1
 806f946:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 806f948:	f002 fa6c 	bl	8071e24 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 806f94c:	f000 fd2c 	bl	80703a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 806f950:	f002 fa38 	bl	8071dc4 <vPortEnterCritical>
 806f954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f956:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 806f95a:	b25b      	sxtb	r3, r3
 806f95c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f960:	d103      	bne.n	806f96a <xQueueSemaphoreTake+0x13a>
 806f962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f964:	2200      	movs	r2, #0
 806f966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 806f96a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f96c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806f970:	b25b      	sxtb	r3, r3
 806f972:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806f976:	d103      	bne.n	806f980 <xQueueSemaphoreTake+0x150>
 806f978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f97a:	2200      	movs	r2, #0
 806f97c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 806f980:	f002 fa50 	bl	8071e24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 806f984:	463a      	mov	r2, r7
 806f986:	f107 030c 	add.w	r3, r7, #12
 806f98a:	4611      	mov	r1, r2
 806f98c:	4618      	mov	r0, r3
 806f98e:	f000 ffaf 	bl	80708f0 <xTaskCheckForTimeOut>
 806f992:	4603      	mov	r3, r0
 806f994:	2b00      	cmp	r3, #0
 806f996:	d132      	bne.n	806f9fe <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 806f998:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 806f99a:	f000 f9f2 	bl	806fd82 <prvIsQueueEmpty>
 806f99e:	4603      	mov	r3, r0
 806f9a0:	2b00      	cmp	r3, #0
 806f9a2:	d026      	beq.n	806f9f2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 806f9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f9a6:	681b      	ldr	r3, [r3, #0]
 806f9a8:	2b00      	cmp	r3, #0
 806f9aa:	d109      	bne.n	806f9c0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 806f9ac:	f002 fa0a 	bl	8071dc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 806f9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f9b2:	689b      	ldr	r3, [r3, #8]
 806f9b4:	4618      	mov	r0, r3
 806f9b6:	f001 f911 	bl	8070bdc <xTaskPriorityInherit>
 806f9ba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 806f9bc:	f002 fa32 	bl	8071e24 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 806f9c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806f9c2:	3324      	adds	r3, #36	; 0x24
 806f9c4:	683a      	ldr	r2, [r7, #0]
 806f9c6:	4611      	mov	r1, r2
 806f9c8:	4618      	mov	r0, r3
 806f9ca:	f000 fec7 	bl	807075c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 806f9ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 806f9d0:	f000 f985 	bl	806fcde <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 806f9d4:	f000 fcf6 	bl	80703c4 <xTaskResumeAll>
 806f9d8:	4603      	mov	r3, r0
 806f9da:	2b00      	cmp	r3, #0
 806f9dc:	f47f af68 	bne.w	806f8b0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 806f9e0:	4b18      	ldr	r3, [pc, #96]	; (806fa44 <xQueueSemaphoreTake+0x214>)
 806f9e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 806f9e6:	601a      	str	r2, [r3, #0]
 806f9e8:	f3bf 8f4f 	dsb	sy
 806f9ec:	f3bf 8f6f 	isb	sy
 806f9f0:	e75e      	b.n	806f8b0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 806f9f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 806f9f4:	f000 f973 	bl	806fcde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 806f9f8:	f000 fce4 	bl	80703c4 <xTaskResumeAll>
 806f9fc:	e758      	b.n	806f8b0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 806f9fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 806fa00:	f000 f96d 	bl	806fcde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 806fa04:	f000 fcde 	bl	80703c4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 806fa08:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 806fa0a:	f000 f9ba 	bl	806fd82 <prvIsQueueEmpty>
 806fa0e:	4603      	mov	r3, r0
 806fa10:	2b00      	cmp	r3, #0
 806fa12:	f43f af4d 	beq.w	806f8b0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 806fa16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fa18:	2b00      	cmp	r3, #0
 806fa1a:	d00d      	beq.n	806fa38 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 806fa1c:	f002 f9d2 	bl	8071dc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 806fa20:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 806fa22:	f000 f8b4 	bl	806fb8e <prvGetDisinheritPriorityAfterTimeout>
 806fa26:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 806fa28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806fa2a:	689b      	ldr	r3, [r3, #8]
 806fa2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 806fa2e:	4618      	mov	r0, r3
 806fa30:	f001 f9aa 	bl	8070d88 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 806fa34:	f002 f9f6 	bl	8071e24 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 806fa38:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 806fa3a:	4618      	mov	r0, r3
 806fa3c:	3738      	adds	r7, #56	; 0x38
 806fa3e:	46bd      	mov	sp, r7
 806fa40:	bd80      	pop	{r7, pc}
 806fa42:	bf00      	nop
 806fa44:	e000ed04 	.word	0xe000ed04

0806fa48 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 806fa48:	b580      	push	{r7, lr}
 806fa4a:	b08e      	sub	sp, #56	; 0x38
 806fa4c:	af00      	add	r7, sp, #0
 806fa4e:	60f8      	str	r0, [r7, #12]
 806fa50:	60b9      	str	r1, [r7, #8]
 806fa52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 806fa54:	68fb      	ldr	r3, [r7, #12]
 806fa56:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 806fa58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fa5a:	2b00      	cmp	r3, #0
 806fa5c:	d10a      	bne.n	806fa74 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 806fa5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 806fa62:	f383 8811 	msr	BASEPRI, r3
 806fa66:	f3bf 8f6f 	isb	sy
 806fa6a:	f3bf 8f4f 	dsb	sy
 806fa6e:	623b      	str	r3, [r7, #32]
}
 806fa70:	bf00      	nop
 806fa72:	e7fe      	b.n	806fa72 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 806fa74:	68bb      	ldr	r3, [r7, #8]
 806fa76:	2b00      	cmp	r3, #0
 806fa78:	d103      	bne.n	806fa82 <xQueueReceiveFromISR+0x3a>
 806fa7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fa7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fa7e:	2b00      	cmp	r3, #0
 806fa80:	d101      	bne.n	806fa86 <xQueueReceiveFromISR+0x3e>
 806fa82:	2301      	movs	r3, #1
 806fa84:	e000      	b.n	806fa88 <xQueueReceiveFromISR+0x40>
 806fa86:	2300      	movs	r3, #0
 806fa88:	2b00      	cmp	r3, #0
 806fa8a:	d10a      	bne.n	806faa2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 806fa8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 806fa90:	f383 8811 	msr	BASEPRI, r3
 806fa94:	f3bf 8f6f 	isb	sy
 806fa98:	f3bf 8f4f 	dsb	sy
 806fa9c:	61fb      	str	r3, [r7, #28]
}
 806fa9e:	bf00      	nop
 806faa0:	e7fe      	b.n	806faa0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 806faa2:	f002 fa71 	bl	8071f88 <vPortValidateInterruptPriority>
	__asm volatile
 806faa6:	f3ef 8211 	mrs	r2, BASEPRI
 806faaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 806faae:	f383 8811 	msr	BASEPRI, r3
 806fab2:	f3bf 8f6f 	isb	sy
 806fab6:	f3bf 8f4f 	dsb	sy
 806faba:	61ba      	str	r2, [r7, #24]
 806fabc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 806fabe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 806fac0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 806fac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806fac6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 806fac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806faca:	2b00      	cmp	r3, #0
 806facc:	d02f      	beq.n	806fb2e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 806face:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fad0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 806fad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 806fad8:	68b9      	ldr	r1, [r7, #8]
 806fada:	6b38      	ldr	r0, [r7, #48]	; 0x30
 806fadc:	f000 f8d9 	bl	806fc92 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 806fae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 806fae2:	1e5a      	subs	r2, r3, #1
 806fae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fae6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 806fae8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 806faec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806faf0:	d112      	bne.n	806fb18 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 806faf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806faf4:	691b      	ldr	r3, [r3, #16]
 806faf6:	2b00      	cmp	r3, #0
 806faf8:	d016      	beq.n	806fb28 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 806fafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fafc:	3310      	adds	r3, #16
 806fafe:	4618      	mov	r0, r3
 806fb00:	f000 fe7c 	bl	80707fc <xTaskRemoveFromEventList>
 806fb04:	4603      	mov	r3, r0
 806fb06:	2b00      	cmp	r3, #0
 806fb08:	d00e      	beq.n	806fb28 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 806fb0a:	687b      	ldr	r3, [r7, #4]
 806fb0c:	2b00      	cmp	r3, #0
 806fb0e:	d00b      	beq.n	806fb28 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 806fb10:	687b      	ldr	r3, [r7, #4]
 806fb12:	2201      	movs	r2, #1
 806fb14:	601a      	str	r2, [r3, #0]
 806fb16:	e007      	b.n	806fb28 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 806fb18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 806fb1c:	3301      	adds	r3, #1
 806fb1e:	b2db      	uxtb	r3, r3
 806fb20:	b25a      	sxtb	r2, r3
 806fb22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806fb24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 806fb28:	2301      	movs	r3, #1
 806fb2a:	637b      	str	r3, [r7, #52]	; 0x34
 806fb2c:	e001      	b.n	806fb32 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 806fb2e:	2300      	movs	r3, #0
 806fb30:	637b      	str	r3, [r7, #52]	; 0x34
 806fb32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 806fb34:	613b      	str	r3, [r7, #16]
	__asm volatile
 806fb36:	693b      	ldr	r3, [r7, #16]
 806fb38:	f383 8811 	msr	BASEPRI, r3
}
 806fb3c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 806fb3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 806fb40:	4618      	mov	r0, r3
 806fb42:	3738      	adds	r7, #56	; 0x38
 806fb44:	46bd      	mov	sp, r7
 806fb46:	bd80      	pop	{r7, pc}

0806fb48 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 806fb48:	b580      	push	{r7, lr}
 806fb4a:	b084      	sub	sp, #16
 806fb4c:	af00      	add	r7, sp, #0
 806fb4e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 806fb50:	687b      	ldr	r3, [r7, #4]
 806fb52:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 806fb54:	68fb      	ldr	r3, [r7, #12]
 806fb56:	2b00      	cmp	r3, #0
 806fb58:	d10a      	bne.n	806fb70 <vQueueDelete+0x28>
	__asm volatile
 806fb5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 806fb5e:	f383 8811 	msr	BASEPRI, r3
 806fb62:	f3bf 8f6f 	isb	sy
 806fb66:	f3bf 8f4f 	dsb	sy
 806fb6a:	60bb      	str	r3, [r7, #8]
}
 806fb6c:	bf00      	nop
 806fb6e:	e7fe      	b.n	806fb6e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 806fb70:	68f8      	ldr	r0, [r7, #12]
 806fb72:	f000 f95f 	bl	806fe34 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 806fb76:	68fb      	ldr	r3, [r7, #12]
 806fb78:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 806fb7c:	2b00      	cmp	r3, #0
 806fb7e:	d102      	bne.n	806fb86 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 806fb80:	68f8      	ldr	r0, [r7, #12]
 806fb82:	f002 fb0d 	bl	80721a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 806fb86:	bf00      	nop
 806fb88:	3710      	adds	r7, #16
 806fb8a:	46bd      	mov	sp, r7
 806fb8c:	bd80      	pop	{r7, pc}

0806fb8e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 806fb8e:	b480      	push	{r7}
 806fb90:	b085      	sub	sp, #20
 806fb92:	af00      	add	r7, sp, #0
 806fb94:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 806fb96:	687b      	ldr	r3, [r7, #4]
 806fb98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806fb9a:	2b00      	cmp	r3, #0
 806fb9c:	d006      	beq.n	806fbac <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 806fb9e:	687b      	ldr	r3, [r7, #4]
 806fba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806fba2:	681b      	ldr	r3, [r3, #0]
 806fba4:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 806fba8:	60fb      	str	r3, [r7, #12]
 806fbaa:	e001      	b.n	806fbb0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 806fbac:	2300      	movs	r3, #0
 806fbae:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 806fbb0:	68fb      	ldr	r3, [r7, #12]
	}
 806fbb2:	4618      	mov	r0, r3
 806fbb4:	3714      	adds	r7, #20
 806fbb6:	46bd      	mov	sp, r7
 806fbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 806fbbc:	4770      	bx	lr

0806fbbe <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 806fbbe:	b580      	push	{r7, lr}
 806fbc0:	b086      	sub	sp, #24
 806fbc2:	af00      	add	r7, sp, #0
 806fbc4:	60f8      	str	r0, [r7, #12]
 806fbc6:	60b9      	str	r1, [r7, #8]
 806fbc8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 806fbca:	2300      	movs	r3, #0
 806fbcc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 806fbce:	68fb      	ldr	r3, [r7, #12]
 806fbd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806fbd2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 806fbd4:	68fb      	ldr	r3, [r7, #12]
 806fbd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fbd8:	2b00      	cmp	r3, #0
 806fbda:	d10d      	bne.n	806fbf8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 806fbdc:	68fb      	ldr	r3, [r7, #12]
 806fbde:	681b      	ldr	r3, [r3, #0]
 806fbe0:	2b00      	cmp	r3, #0
 806fbe2:	d14d      	bne.n	806fc80 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 806fbe4:	68fb      	ldr	r3, [r7, #12]
 806fbe6:	689b      	ldr	r3, [r3, #8]
 806fbe8:	4618      	mov	r0, r3
 806fbea:	f001 f85f 	bl	8070cac <xTaskPriorityDisinherit>
 806fbee:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 806fbf0:	68fb      	ldr	r3, [r7, #12]
 806fbf2:	2200      	movs	r2, #0
 806fbf4:	609a      	str	r2, [r3, #8]
 806fbf6:	e043      	b.n	806fc80 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 806fbf8:	687b      	ldr	r3, [r7, #4]
 806fbfa:	2b00      	cmp	r3, #0
 806fbfc:	d119      	bne.n	806fc32 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 806fbfe:	68fb      	ldr	r3, [r7, #12]
 806fc00:	6858      	ldr	r0, [r3, #4]
 806fc02:	68fb      	ldr	r3, [r7, #12]
 806fc04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fc06:	461a      	mov	r2, r3
 806fc08:	68b9      	ldr	r1, [r7, #8]
 806fc0a:	f002 fd0a 	bl	8072622 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 806fc0e:	68fb      	ldr	r3, [r7, #12]
 806fc10:	685a      	ldr	r2, [r3, #4]
 806fc12:	68fb      	ldr	r3, [r7, #12]
 806fc14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fc16:	441a      	add	r2, r3
 806fc18:	68fb      	ldr	r3, [r7, #12]
 806fc1a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 806fc1c:	68fb      	ldr	r3, [r7, #12]
 806fc1e:	685a      	ldr	r2, [r3, #4]
 806fc20:	68fb      	ldr	r3, [r7, #12]
 806fc22:	689b      	ldr	r3, [r3, #8]
 806fc24:	429a      	cmp	r2, r3
 806fc26:	d32b      	bcc.n	806fc80 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 806fc28:	68fb      	ldr	r3, [r7, #12]
 806fc2a:	681a      	ldr	r2, [r3, #0]
 806fc2c:	68fb      	ldr	r3, [r7, #12]
 806fc2e:	605a      	str	r2, [r3, #4]
 806fc30:	e026      	b.n	806fc80 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 806fc32:	68fb      	ldr	r3, [r7, #12]
 806fc34:	68d8      	ldr	r0, [r3, #12]
 806fc36:	68fb      	ldr	r3, [r7, #12]
 806fc38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fc3a:	461a      	mov	r2, r3
 806fc3c:	68b9      	ldr	r1, [r7, #8]
 806fc3e:	f002 fcf0 	bl	8072622 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 806fc42:	68fb      	ldr	r3, [r7, #12]
 806fc44:	68da      	ldr	r2, [r3, #12]
 806fc46:	68fb      	ldr	r3, [r7, #12]
 806fc48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fc4a:	425b      	negs	r3, r3
 806fc4c:	441a      	add	r2, r3
 806fc4e:	68fb      	ldr	r3, [r7, #12]
 806fc50:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 806fc52:	68fb      	ldr	r3, [r7, #12]
 806fc54:	68da      	ldr	r2, [r3, #12]
 806fc56:	68fb      	ldr	r3, [r7, #12]
 806fc58:	681b      	ldr	r3, [r3, #0]
 806fc5a:	429a      	cmp	r2, r3
 806fc5c:	d207      	bcs.n	806fc6e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 806fc5e:	68fb      	ldr	r3, [r7, #12]
 806fc60:	689a      	ldr	r2, [r3, #8]
 806fc62:	68fb      	ldr	r3, [r7, #12]
 806fc64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fc66:	425b      	negs	r3, r3
 806fc68:	441a      	add	r2, r3
 806fc6a:	68fb      	ldr	r3, [r7, #12]
 806fc6c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 806fc6e:	687b      	ldr	r3, [r7, #4]
 806fc70:	2b02      	cmp	r3, #2
 806fc72:	d105      	bne.n	806fc80 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 806fc74:	693b      	ldr	r3, [r7, #16]
 806fc76:	2b00      	cmp	r3, #0
 806fc78:	d002      	beq.n	806fc80 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 806fc7a:	693b      	ldr	r3, [r7, #16]
 806fc7c:	3b01      	subs	r3, #1
 806fc7e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 806fc80:	693b      	ldr	r3, [r7, #16]
 806fc82:	1c5a      	adds	r2, r3, #1
 806fc84:	68fb      	ldr	r3, [r7, #12]
 806fc86:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 806fc88:	697b      	ldr	r3, [r7, #20]
}
 806fc8a:	4618      	mov	r0, r3
 806fc8c:	3718      	adds	r7, #24
 806fc8e:	46bd      	mov	sp, r7
 806fc90:	bd80      	pop	{r7, pc}

0806fc92 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 806fc92:	b580      	push	{r7, lr}
 806fc94:	b082      	sub	sp, #8
 806fc96:	af00      	add	r7, sp, #0
 806fc98:	6078      	str	r0, [r7, #4]
 806fc9a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 806fc9c:	687b      	ldr	r3, [r7, #4]
 806fc9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fca0:	2b00      	cmp	r3, #0
 806fca2:	d018      	beq.n	806fcd6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 806fca4:	687b      	ldr	r3, [r7, #4]
 806fca6:	68da      	ldr	r2, [r3, #12]
 806fca8:	687b      	ldr	r3, [r7, #4]
 806fcaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fcac:	441a      	add	r2, r3
 806fcae:	687b      	ldr	r3, [r7, #4]
 806fcb0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 806fcb2:	687b      	ldr	r3, [r7, #4]
 806fcb4:	68da      	ldr	r2, [r3, #12]
 806fcb6:	687b      	ldr	r3, [r7, #4]
 806fcb8:	689b      	ldr	r3, [r3, #8]
 806fcba:	429a      	cmp	r2, r3
 806fcbc:	d303      	bcc.n	806fcc6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 806fcbe:	687b      	ldr	r3, [r7, #4]
 806fcc0:	681a      	ldr	r2, [r3, #0]
 806fcc2:	687b      	ldr	r3, [r7, #4]
 806fcc4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 806fcc6:	687b      	ldr	r3, [r7, #4]
 806fcc8:	68d9      	ldr	r1, [r3, #12]
 806fcca:	687b      	ldr	r3, [r7, #4]
 806fccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806fcce:	461a      	mov	r2, r3
 806fcd0:	6838      	ldr	r0, [r7, #0]
 806fcd2:	f002 fca6 	bl	8072622 <memcpy>
	}
}
 806fcd6:	bf00      	nop
 806fcd8:	3708      	adds	r7, #8
 806fcda:	46bd      	mov	sp, r7
 806fcdc:	bd80      	pop	{r7, pc}

0806fcde <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 806fcde:	b580      	push	{r7, lr}
 806fce0:	b084      	sub	sp, #16
 806fce2:	af00      	add	r7, sp, #0
 806fce4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 806fce6:	f002 f86d 	bl	8071dc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 806fcea:	687b      	ldr	r3, [r7, #4]
 806fcec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806fcf0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 806fcf2:	e011      	b.n	806fd18 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 806fcf4:	687b      	ldr	r3, [r7, #4]
 806fcf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806fcf8:	2b00      	cmp	r3, #0
 806fcfa:	d012      	beq.n	806fd22 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 806fcfc:	687b      	ldr	r3, [r7, #4]
 806fcfe:	3324      	adds	r3, #36	; 0x24
 806fd00:	4618      	mov	r0, r3
 806fd02:	f000 fd7b 	bl	80707fc <xTaskRemoveFromEventList>
 806fd06:	4603      	mov	r3, r0
 806fd08:	2b00      	cmp	r3, #0
 806fd0a:	d001      	beq.n	806fd10 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 806fd0c:	f000 fe52 	bl	80709b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 806fd10:	7bfb      	ldrb	r3, [r7, #15]
 806fd12:	3b01      	subs	r3, #1
 806fd14:	b2db      	uxtb	r3, r3
 806fd16:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 806fd18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 806fd1c:	2b00      	cmp	r3, #0
 806fd1e:	dce9      	bgt.n	806fcf4 <prvUnlockQueue+0x16>
 806fd20:	e000      	b.n	806fd24 <prvUnlockQueue+0x46>
					break;
 806fd22:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 806fd24:	687b      	ldr	r3, [r7, #4]
 806fd26:	22ff      	movs	r2, #255	; 0xff
 806fd28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 806fd2c:	f002 f87a 	bl	8071e24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 806fd30:	f002 f848 	bl	8071dc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 806fd34:	687b      	ldr	r3, [r7, #4]
 806fd36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 806fd3a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 806fd3c:	e011      	b.n	806fd62 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 806fd3e:	687b      	ldr	r3, [r7, #4]
 806fd40:	691b      	ldr	r3, [r3, #16]
 806fd42:	2b00      	cmp	r3, #0
 806fd44:	d012      	beq.n	806fd6c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 806fd46:	687b      	ldr	r3, [r7, #4]
 806fd48:	3310      	adds	r3, #16
 806fd4a:	4618      	mov	r0, r3
 806fd4c:	f000 fd56 	bl	80707fc <xTaskRemoveFromEventList>
 806fd50:	4603      	mov	r3, r0
 806fd52:	2b00      	cmp	r3, #0
 806fd54:	d001      	beq.n	806fd5a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 806fd56:	f000 fe2d 	bl	80709b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 806fd5a:	7bbb      	ldrb	r3, [r7, #14]
 806fd5c:	3b01      	subs	r3, #1
 806fd5e:	b2db      	uxtb	r3, r3
 806fd60:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 806fd62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 806fd66:	2b00      	cmp	r3, #0
 806fd68:	dce9      	bgt.n	806fd3e <prvUnlockQueue+0x60>
 806fd6a:	e000      	b.n	806fd6e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 806fd6c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 806fd6e:	687b      	ldr	r3, [r7, #4]
 806fd70:	22ff      	movs	r2, #255	; 0xff
 806fd72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 806fd76:	f002 f855 	bl	8071e24 <vPortExitCritical>
}
 806fd7a:	bf00      	nop
 806fd7c:	3710      	adds	r7, #16
 806fd7e:	46bd      	mov	sp, r7
 806fd80:	bd80      	pop	{r7, pc}

0806fd82 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 806fd82:	b580      	push	{r7, lr}
 806fd84:	b084      	sub	sp, #16
 806fd86:	af00      	add	r7, sp, #0
 806fd88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 806fd8a:	f002 f81b 	bl	8071dc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 806fd8e:	687b      	ldr	r3, [r7, #4]
 806fd90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806fd92:	2b00      	cmp	r3, #0
 806fd94:	d102      	bne.n	806fd9c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 806fd96:	2301      	movs	r3, #1
 806fd98:	60fb      	str	r3, [r7, #12]
 806fd9a:	e001      	b.n	806fda0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 806fd9c:	2300      	movs	r3, #0
 806fd9e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 806fda0:	f002 f840 	bl	8071e24 <vPortExitCritical>

	return xReturn;
 806fda4:	68fb      	ldr	r3, [r7, #12]
}
 806fda6:	4618      	mov	r0, r3
 806fda8:	3710      	adds	r7, #16
 806fdaa:	46bd      	mov	sp, r7
 806fdac:	bd80      	pop	{r7, pc}

0806fdae <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 806fdae:	b580      	push	{r7, lr}
 806fdb0:	b084      	sub	sp, #16
 806fdb2:	af00      	add	r7, sp, #0
 806fdb4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 806fdb6:	f002 f805 	bl	8071dc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 806fdba:	687b      	ldr	r3, [r7, #4]
 806fdbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 806fdbe:	687b      	ldr	r3, [r7, #4]
 806fdc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806fdc2:	429a      	cmp	r2, r3
 806fdc4:	d102      	bne.n	806fdcc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 806fdc6:	2301      	movs	r3, #1
 806fdc8:	60fb      	str	r3, [r7, #12]
 806fdca:	e001      	b.n	806fdd0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 806fdcc:	2300      	movs	r3, #0
 806fdce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 806fdd0:	f002 f828 	bl	8071e24 <vPortExitCritical>

	return xReturn;
 806fdd4:	68fb      	ldr	r3, [r7, #12]
}
 806fdd6:	4618      	mov	r0, r3
 806fdd8:	3710      	adds	r7, #16
 806fdda:	46bd      	mov	sp, r7
 806fddc:	bd80      	pop	{r7, pc}
	...

0806fde0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 806fde0:	b480      	push	{r7}
 806fde2:	b085      	sub	sp, #20
 806fde4:	af00      	add	r7, sp, #0
 806fde6:	6078      	str	r0, [r7, #4]
 806fde8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 806fdea:	2300      	movs	r3, #0
 806fdec:	60fb      	str	r3, [r7, #12]
 806fdee:	e014      	b.n	806fe1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 806fdf0:	4a0f      	ldr	r2, [pc, #60]	; (806fe30 <vQueueAddToRegistry+0x50>)
 806fdf2:	68fb      	ldr	r3, [r7, #12]
 806fdf4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 806fdf8:	2b00      	cmp	r3, #0
 806fdfa:	d10b      	bne.n	806fe14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 806fdfc:	490c      	ldr	r1, [pc, #48]	; (806fe30 <vQueueAddToRegistry+0x50>)
 806fdfe:	68fb      	ldr	r3, [r7, #12]
 806fe00:	683a      	ldr	r2, [r7, #0]
 806fe02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 806fe06:	4a0a      	ldr	r2, [pc, #40]	; (806fe30 <vQueueAddToRegistry+0x50>)
 806fe08:	68fb      	ldr	r3, [r7, #12]
 806fe0a:	00db      	lsls	r3, r3, #3
 806fe0c:	4413      	add	r3, r2
 806fe0e:	687a      	ldr	r2, [r7, #4]
 806fe10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 806fe12:	e006      	b.n	806fe22 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 806fe14:	68fb      	ldr	r3, [r7, #12]
 806fe16:	3301      	adds	r3, #1
 806fe18:	60fb      	str	r3, [r7, #12]
 806fe1a:	68fb      	ldr	r3, [r7, #12]
 806fe1c:	2b07      	cmp	r3, #7
 806fe1e:	d9e7      	bls.n	806fdf0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 806fe20:	bf00      	nop
 806fe22:	bf00      	nop
 806fe24:	3714      	adds	r7, #20
 806fe26:	46bd      	mov	sp, r7
 806fe28:	f85d 7b04 	ldr.w	r7, [sp], #4
 806fe2c:	4770      	bx	lr
 806fe2e:	bf00      	nop
 806fe30:	20005ce8 	.word	0x20005ce8

0806fe34 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 806fe34:	b480      	push	{r7}
 806fe36:	b085      	sub	sp, #20
 806fe38:	af00      	add	r7, sp, #0
 806fe3a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 806fe3c:	2300      	movs	r3, #0
 806fe3e:	60fb      	str	r3, [r7, #12]
 806fe40:	e016      	b.n	806fe70 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 806fe42:	4a10      	ldr	r2, [pc, #64]	; (806fe84 <vQueueUnregisterQueue+0x50>)
 806fe44:	68fb      	ldr	r3, [r7, #12]
 806fe46:	00db      	lsls	r3, r3, #3
 806fe48:	4413      	add	r3, r2
 806fe4a:	685b      	ldr	r3, [r3, #4]
 806fe4c:	687a      	ldr	r2, [r7, #4]
 806fe4e:	429a      	cmp	r2, r3
 806fe50:	d10b      	bne.n	806fe6a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 806fe52:	4a0c      	ldr	r2, [pc, #48]	; (806fe84 <vQueueUnregisterQueue+0x50>)
 806fe54:	68fb      	ldr	r3, [r7, #12]
 806fe56:	2100      	movs	r1, #0
 806fe58:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 806fe5c:	4a09      	ldr	r2, [pc, #36]	; (806fe84 <vQueueUnregisterQueue+0x50>)
 806fe5e:	68fb      	ldr	r3, [r7, #12]
 806fe60:	00db      	lsls	r3, r3, #3
 806fe62:	4413      	add	r3, r2
 806fe64:	2200      	movs	r2, #0
 806fe66:	605a      	str	r2, [r3, #4]
				break;
 806fe68:	e006      	b.n	806fe78 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 806fe6a:	68fb      	ldr	r3, [r7, #12]
 806fe6c:	3301      	adds	r3, #1
 806fe6e:	60fb      	str	r3, [r7, #12]
 806fe70:	68fb      	ldr	r3, [r7, #12]
 806fe72:	2b07      	cmp	r3, #7
 806fe74:	d9e5      	bls.n	806fe42 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 806fe76:	bf00      	nop
 806fe78:	bf00      	nop
 806fe7a:	3714      	adds	r7, #20
 806fe7c:	46bd      	mov	sp, r7
 806fe7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 806fe82:	4770      	bx	lr
 806fe84:	20005ce8 	.word	0x20005ce8

0806fe88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 806fe88:	b580      	push	{r7, lr}
 806fe8a:	b086      	sub	sp, #24
 806fe8c:	af00      	add	r7, sp, #0
 806fe8e:	60f8      	str	r0, [r7, #12]
 806fe90:	60b9      	str	r1, [r7, #8]
 806fe92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 806fe94:	68fb      	ldr	r3, [r7, #12]
 806fe96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 806fe98:	f001 ff94 	bl	8071dc4 <vPortEnterCritical>
 806fe9c:	697b      	ldr	r3, [r7, #20]
 806fe9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 806fea2:	b25b      	sxtb	r3, r3
 806fea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806fea8:	d103      	bne.n	806feb2 <vQueueWaitForMessageRestricted+0x2a>
 806feaa:	697b      	ldr	r3, [r7, #20]
 806feac:	2200      	movs	r2, #0
 806feae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 806feb2:	697b      	ldr	r3, [r7, #20]
 806feb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 806feb8:	b25b      	sxtb	r3, r3
 806feba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 806febe:	d103      	bne.n	806fec8 <vQueueWaitForMessageRestricted+0x40>
 806fec0:	697b      	ldr	r3, [r7, #20]
 806fec2:	2200      	movs	r2, #0
 806fec4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 806fec8:	f001 ffac 	bl	8071e24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 806fecc:	697b      	ldr	r3, [r7, #20]
 806fece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 806fed0:	2b00      	cmp	r3, #0
 806fed2:	d106      	bne.n	806fee2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 806fed4:	697b      	ldr	r3, [r7, #20]
 806fed6:	3324      	adds	r3, #36	; 0x24
 806fed8:	687a      	ldr	r2, [r7, #4]
 806feda:	68b9      	ldr	r1, [r7, #8]
 806fedc:	4618      	mov	r0, r3
 806fede:	f000 fc61 	bl	80707a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 806fee2:	6978      	ldr	r0, [r7, #20]
 806fee4:	f7ff fefb 	bl	806fcde <prvUnlockQueue>
	}
 806fee8:	bf00      	nop
 806feea:	3718      	adds	r7, #24
 806feec:	46bd      	mov	sp, r7
 806feee:	bd80      	pop	{r7, pc}

0806fef0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 806fef0:	b580      	push	{r7, lr}
 806fef2:	b08e      	sub	sp, #56	; 0x38
 806fef4:	af04      	add	r7, sp, #16
 806fef6:	60f8      	str	r0, [r7, #12]
 806fef8:	60b9      	str	r1, [r7, #8]
 806fefa:	607a      	str	r2, [r7, #4]
 806fefc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 806fefe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806ff00:	2b00      	cmp	r3, #0
 806ff02:	d10a      	bne.n	806ff1a <xTaskCreateStatic+0x2a>
	__asm volatile
 806ff04:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ff08:	f383 8811 	msr	BASEPRI, r3
 806ff0c:	f3bf 8f6f 	isb	sy
 806ff10:	f3bf 8f4f 	dsb	sy
 806ff14:	623b      	str	r3, [r7, #32]
}
 806ff16:	bf00      	nop
 806ff18:	e7fe      	b.n	806ff18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 806ff1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ff1c:	2b00      	cmp	r3, #0
 806ff1e:	d10a      	bne.n	806ff36 <xTaskCreateStatic+0x46>
	__asm volatile
 806ff20:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ff24:	f383 8811 	msr	BASEPRI, r3
 806ff28:	f3bf 8f6f 	isb	sy
 806ff2c:	f3bf 8f4f 	dsb	sy
 806ff30:	61fb      	str	r3, [r7, #28]
}
 806ff32:	bf00      	nop
 806ff34:	e7fe      	b.n	806ff34 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 806ff36:	23bc      	movs	r3, #188	; 0xbc
 806ff38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 806ff3a:	693b      	ldr	r3, [r7, #16]
 806ff3c:	2bbc      	cmp	r3, #188	; 0xbc
 806ff3e:	d00a      	beq.n	806ff56 <xTaskCreateStatic+0x66>
	__asm volatile
 806ff40:	f04f 0350 	mov.w	r3, #80	; 0x50
 806ff44:	f383 8811 	msr	BASEPRI, r3
 806ff48:	f3bf 8f6f 	isb	sy
 806ff4c:	f3bf 8f4f 	dsb	sy
 806ff50:	61bb      	str	r3, [r7, #24]
}
 806ff52:	bf00      	nop
 806ff54:	e7fe      	b.n	806ff54 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 806ff56:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 806ff58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ff5a:	2b00      	cmp	r3, #0
 806ff5c:	d01e      	beq.n	806ff9c <xTaskCreateStatic+0xac>
 806ff5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 806ff60:	2b00      	cmp	r3, #0
 806ff62:	d01b      	beq.n	806ff9c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 806ff64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 806ff66:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 806ff68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806ff6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 806ff6c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 806ff6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806ff70:	2202      	movs	r2, #2
 806ff72:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 806ff76:	2300      	movs	r3, #0
 806ff78:	9303      	str	r3, [sp, #12]
 806ff7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 806ff7c:	9302      	str	r3, [sp, #8]
 806ff7e:	f107 0314 	add.w	r3, r7, #20
 806ff82:	9301      	str	r3, [sp, #4]
 806ff84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 806ff86:	9300      	str	r3, [sp, #0]
 806ff88:	683b      	ldr	r3, [r7, #0]
 806ff8a:	687a      	ldr	r2, [r7, #4]
 806ff8c:	68b9      	ldr	r1, [r7, #8]
 806ff8e:	68f8      	ldr	r0, [r7, #12]
 806ff90:	f000 f850 	bl	8070034 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 806ff94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 806ff96:	f000 f8f3 	bl	8070180 <prvAddNewTaskToReadyList>
 806ff9a:	e001      	b.n	806ffa0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 806ff9c:	2300      	movs	r3, #0
 806ff9e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 806ffa0:	697b      	ldr	r3, [r7, #20]
	}
 806ffa2:	4618      	mov	r0, r3
 806ffa4:	3728      	adds	r7, #40	; 0x28
 806ffa6:	46bd      	mov	sp, r7
 806ffa8:	bd80      	pop	{r7, pc}

0806ffaa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 806ffaa:	b580      	push	{r7, lr}
 806ffac:	b08c      	sub	sp, #48	; 0x30
 806ffae:	af04      	add	r7, sp, #16
 806ffb0:	60f8      	str	r0, [r7, #12]
 806ffb2:	60b9      	str	r1, [r7, #8]
 806ffb4:	603b      	str	r3, [r7, #0]
 806ffb6:	4613      	mov	r3, r2
 806ffb8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 806ffba:	88fb      	ldrh	r3, [r7, #6]
 806ffbc:	009b      	lsls	r3, r3, #2
 806ffbe:	4618      	mov	r0, r3
 806ffc0:	f002 f822 	bl	8072008 <pvPortMalloc>
 806ffc4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 806ffc6:	697b      	ldr	r3, [r7, #20]
 806ffc8:	2b00      	cmp	r3, #0
 806ffca:	d00e      	beq.n	806ffea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 806ffcc:	20bc      	movs	r0, #188	; 0xbc
 806ffce:	f002 f81b 	bl	8072008 <pvPortMalloc>
 806ffd2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 806ffd4:	69fb      	ldr	r3, [r7, #28]
 806ffd6:	2b00      	cmp	r3, #0
 806ffd8:	d003      	beq.n	806ffe2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 806ffda:	69fb      	ldr	r3, [r7, #28]
 806ffdc:	697a      	ldr	r2, [r7, #20]
 806ffde:	631a      	str	r2, [r3, #48]	; 0x30
 806ffe0:	e005      	b.n	806ffee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 806ffe2:	6978      	ldr	r0, [r7, #20]
 806ffe4:	f002 f8dc 	bl	80721a0 <vPortFree>
 806ffe8:	e001      	b.n	806ffee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 806ffea:	2300      	movs	r3, #0
 806ffec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 806ffee:	69fb      	ldr	r3, [r7, #28]
 806fff0:	2b00      	cmp	r3, #0
 806fff2:	d017      	beq.n	8070024 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 806fff4:	69fb      	ldr	r3, [r7, #28]
 806fff6:	2200      	movs	r2, #0
 806fff8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 806fffc:	88fa      	ldrh	r2, [r7, #6]
 806fffe:	2300      	movs	r3, #0
 8070000:	9303      	str	r3, [sp, #12]
 8070002:	69fb      	ldr	r3, [r7, #28]
 8070004:	9302      	str	r3, [sp, #8]
 8070006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8070008:	9301      	str	r3, [sp, #4]
 807000a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 807000c:	9300      	str	r3, [sp, #0]
 807000e:	683b      	ldr	r3, [r7, #0]
 8070010:	68b9      	ldr	r1, [r7, #8]
 8070012:	68f8      	ldr	r0, [r7, #12]
 8070014:	f000 f80e 	bl	8070034 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8070018:	69f8      	ldr	r0, [r7, #28]
 807001a:	f000 f8b1 	bl	8070180 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 807001e:	2301      	movs	r3, #1
 8070020:	61bb      	str	r3, [r7, #24]
 8070022:	e002      	b.n	807002a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8070024:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8070028:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 807002a:	69bb      	ldr	r3, [r7, #24]
	}
 807002c:	4618      	mov	r0, r3
 807002e:	3720      	adds	r7, #32
 8070030:	46bd      	mov	sp, r7
 8070032:	bd80      	pop	{r7, pc}

08070034 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8070034:	b580      	push	{r7, lr}
 8070036:	b088      	sub	sp, #32
 8070038:	af00      	add	r7, sp, #0
 807003a:	60f8      	str	r0, [r7, #12]
 807003c:	60b9      	str	r1, [r7, #8]
 807003e:	607a      	str	r2, [r7, #4]
 8070040:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8070042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070044:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8070046:	687b      	ldr	r3, [r7, #4]
 8070048:	009b      	lsls	r3, r3, #2
 807004a:	461a      	mov	r2, r3
 807004c:	21a5      	movs	r1, #165	; 0xa5
 807004e:	f002 faf6 	bl	807263e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8070052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070054:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8070056:	687b      	ldr	r3, [r7, #4]
 8070058:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 807005c:	3b01      	subs	r3, #1
 807005e:	009b      	lsls	r3, r3, #2
 8070060:	4413      	add	r3, r2
 8070062:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8070064:	69bb      	ldr	r3, [r7, #24]
 8070066:	f023 0307 	bic.w	r3, r3, #7
 807006a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 807006c:	69bb      	ldr	r3, [r7, #24]
 807006e:	f003 0307 	and.w	r3, r3, #7
 8070072:	2b00      	cmp	r3, #0
 8070074:	d00a      	beq.n	807008c <prvInitialiseNewTask+0x58>
	__asm volatile
 8070076:	f04f 0350 	mov.w	r3, #80	; 0x50
 807007a:	f383 8811 	msr	BASEPRI, r3
 807007e:	f3bf 8f6f 	isb	sy
 8070082:	f3bf 8f4f 	dsb	sy
 8070086:	617b      	str	r3, [r7, #20]
}
 8070088:	bf00      	nop
 807008a:	e7fe      	b.n	807008a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 807008c:	68bb      	ldr	r3, [r7, #8]
 807008e:	2b00      	cmp	r3, #0
 8070090:	d01f      	beq.n	80700d2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8070092:	2300      	movs	r3, #0
 8070094:	61fb      	str	r3, [r7, #28]
 8070096:	e012      	b.n	80700be <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8070098:	68ba      	ldr	r2, [r7, #8]
 807009a:	69fb      	ldr	r3, [r7, #28]
 807009c:	4413      	add	r3, r2
 807009e:	7819      	ldrb	r1, [r3, #0]
 80700a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80700a2:	69fb      	ldr	r3, [r7, #28]
 80700a4:	4413      	add	r3, r2
 80700a6:	3334      	adds	r3, #52	; 0x34
 80700a8:	460a      	mov	r2, r1
 80700aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80700ac:	68ba      	ldr	r2, [r7, #8]
 80700ae:	69fb      	ldr	r3, [r7, #28]
 80700b0:	4413      	add	r3, r2
 80700b2:	781b      	ldrb	r3, [r3, #0]
 80700b4:	2b00      	cmp	r3, #0
 80700b6:	d006      	beq.n	80700c6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80700b8:	69fb      	ldr	r3, [r7, #28]
 80700ba:	3301      	adds	r3, #1
 80700bc:	61fb      	str	r3, [r7, #28]
 80700be:	69fb      	ldr	r3, [r7, #28]
 80700c0:	2b0f      	cmp	r3, #15
 80700c2:	d9e9      	bls.n	8070098 <prvInitialiseNewTask+0x64>
 80700c4:	e000      	b.n	80700c8 <prvInitialiseNewTask+0x94>
			{
				break;
 80700c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80700c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80700ca:	2200      	movs	r2, #0
 80700cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80700d0:	e003      	b.n	80700da <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80700d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80700d4:	2200      	movs	r2, #0
 80700d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80700da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80700dc:	2b37      	cmp	r3, #55	; 0x37
 80700de:	d901      	bls.n	80700e4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80700e0:	2337      	movs	r3, #55	; 0x37
 80700e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80700e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80700e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80700e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80700ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80700ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80700ee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80700f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80700f2:	2200      	movs	r2, #0
 80700f4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80700f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80700f8:	3304      	adds	r3, #4
 80700fa:	4618      	mov	r0, r3
 80700fc:	f7fe fda0 	bl	806ec40 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8070100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070102:	3318      	adds	r3, #24
 8070104:	4618      	mov	r0, r3
 8070106:	f7fe fd9b 	bl	806ec40 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 807010a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807010c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 807010e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8070110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8070112:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8070116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070118:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 807011a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807011c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 807011e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8070120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070122:	2200      	movs	r2, #0
 8070124:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8070128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807012a:	2200      	movs	r2, #0
 807012c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8070130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070132:	3354      	adds	r3, #84	; 0x54
 8070134:	2260      	movs	r2, #96	; 0x60
 8070136:	2100      	movs	r1, #0
 8070138:	4618      	mov	r0, r3
 807013a:	f002 fa80 	bl	807263e <memset>
 807013e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070140:	4a0c      	ldr	r2, [pc, #48]	; (8070174 <prvInitialiseNewTask+0x140>)
 8070142:	659a      	str	r2, [r3, #88]	; 0x58
 8070144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8070146:	4a0c      	ldr	r2, [pc, #48]	; (8070178 <prvInitialiseNewTask+0x144>)
 8070148:	65da      	str	r2, [r3, #92]	; 0x5c
 807014a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807014c:	4a0b      	ldr	r2, [pc, #44]	; (807017c <prvInitialiseNewTask+0x148>)
 807014e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8070150:	683a      	ldr	r2, [r7, #0]
 8070152:	68f9      	ldr	r1, [r7, #12]
 8070154:	69b8      	ldr	r0, [r7, #24]
 8070156:	f001 fd0b 	bl	8071b70 <pxPortInitialiseStack>
 807015a:	4602      	mov	r2, r0
 807015c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807015e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8070160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8070162:	2b00      	cmp	r3, #0
 8070164:	d002      	beq.n	807016c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8070166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8070168:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 807016a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 807016c:	bf00      	nop
 807016e:	3720      	adds	r7, #32
 8070170:	46bd      	mov	sp, r7
 8070172:	bd80      	pop	{r7, pc}
 8070174:	080775a0 	.word	0x080775a0
 8070178:	080775c0 	.word	0x080775c0
 807017c:	08077580 	.word	0x08077580

08070180 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8070180:	b580      	push	{r7, lr}
 8070182:	b082      	sub	sp, #8
 8070184:	af00      	add	r7, sp, #0
 8070186:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8070188:	f001 fe1c 	bl	8071dc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 807018c:	4b2d      	ldr	r3, [pc, #180]	; (8070244 <prvAddNewTaskToReadyList+0xc4>)
 807018e:	681b      	ldr	r3, [r3, #0]
 8070190:	3301      	adds	r3, #1
 8070192:	4a2c      	ldr	r2, [pc, #176]	; (8070244 <prvAddNewTaskToReadyList+0xc4>)
 8070194:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8070196:	4b2c      	ldr	r3, [pc, #176]	; (8070248 <prvAddNewTaskToReadyList+0xc8>)
 8070198:	681b      	ldr	r3, [r3, #0]
 807019a:	2b00      	cmp	r3, #0
 807019c:	d109      	bne.n	80701b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 807019e:	4a2a      	ldr	r2, [pc, #168]	; (8070248 <prvAddNewTaskToReadyList+0xc8>)
 80701a0:	687b      	ldr	r3, [r7, #4]
 80701a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80701a4:	4b27      	ldr	r3, [pc, #156]	; (8070244 <prvAddNewTaskToReadyList+0xc4>)
 80701a6:	681b      	ldr	r3, [r3, #0]
 80701a8:	2b01      	cmp	r3, #1
 80701aa:	d110      	bne.n	80701ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80701ac:	f000 fc26 	bl	80709fc <prvInitialiseTaskLists>
 80701b0:	e00d      	b.n	80701ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80701b2:	4b26      	ldr	r3, [pc, #152]	; (807024c <prvAddNewTaskToReadyList+0xcc>)
 80701b4:	681b      	ldr	r3, [r3, #0]
 80701b6:	2b00      	cmp	r3, #0
 80701b8:	d109      	bne.n	80701ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80701ba:	4b23      	ldr	r3, [pc, #140]	; (8070248 <prvAddNewTaskToReadyList+0xc8>)
 80701bc:	681b      	ldr	r3, [r3, #0]
 80701be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80701c0:	687b      	ldr	r3, [r7, #4]
 80701c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80701c4:	429a      	cmp	r2, r3
 80701c6:	d802      	bhi.n	80701ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80701c8:	4a1f      	ldr	r2, [pc, #124]	; (8070248 <prvAddNewTaskToReadyList+0xc8>)
 80701ca:	687b      	ldr	r3, [r7, #4]
 80701cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80701ce:	4b20      	ldr	r3, [pc, #128]	; (8070250 <prvAddNewTaskToReadyList+0xd0>)
 80701d0:	681b      	ldr	r3, [r3, #0]
 80701d2:	3301      	adds	r3, #1
 80701d4:	4a1e      	ldr	r2, [pc, #120]	; (8070250 <prvAddNewTaskToReadyList+0xd0>)
 80701d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80701d8:	4b1d      	ldr	r3, [pc, #116]	; (8070250 <prvAddNewTaskToReadyList+0xd0>)
 80701da:	681a      	ldr	r2, [r3, #0]
 80701dc:	687b      	ldr	r3, [r7, #4]
 80701de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80701e0:	687b      	ldr	r3, [r7, #4]
 80701e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80701e4:	4b1b      	ldr	r3, [pc, #108]	; (8070254 <prvAddNewTaskToReadyList+0xd4>)
 80701e6:	681b      	ldr	r3, [r3, #0]
 80701e8:	429a      	cmp	r2, r3
 80701ea:	d903      	bls.n	80701f4 <prvAddNewTaskToReadyList+0x74>
 80701ec:	687b      	ldr	r3, [r7, #4]
 80701ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80701f0:	4a18      	ldr	r2, [pc, #96]	; (8070254 <prvAddNewTaskToReadyList+0xd4>)
 80701f2:	6013      	str	r3, [r2, #0]
 80701f4:	687b      	ldr	r3, [r7, #4]
 80701f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80701f8:	4613      	mov	r3, r2
 80701fa:	009b      	lsls	r3, r3, #2
 80701fc:	4413      	add	r3, r2
 80701fe:	009b      	lsls	r3, r3, #2
 8070200:	4a15      	ldr	r2, [pc, #84]	; (8070258 <prvAddNewTaskToReadyList+0xd8>)
 8070202:	441a      	add	r2, r3
 8070204:	687b      	ldr	r3, [r7, #4]
 8070206:	3304      	adds	r3, #4
 8070208:	4619      	mov	r1, r3
 807020a:	4610      	mov	r0, r2
 807020c:	f7fe fd25 	bl	806ec5a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8070210:	f001 fe08 	bl	8071e24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8070214:	4b0d      	ldr	r3, [pc, #52]	; (807024c <prvAddNewTaskToReadyList+0xcc>)
 8070216:	681b      	ldr	r3, [r3, #0]
 8070218:	2b00      	cmp	r3, #0
 807021a:	d00e      	beq.n	807023a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 807021c:	4b0a      	ldr	r3, [pc, #40]	; (8070248 <prvAddNewTaskToReadyList+0xc8>)
 807021e:	681b      	ldr	r3, [r3, #0]
 8070220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070222:	687b      	ldr	r3, [r7, #4]
 8070224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070226:	429a      	cmp	r2, r3
 8070228:	d207      	bcs.n	807023a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 807022a:	4b0c      	ldr	r3, [pc, #48]	; (807025c <prvAddNewTaskToReadyList+0xdc>)
 807022c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8070230:	601a      	str	r2, [r3, #0]
 8070232:	f3bf 8f4f 	dsb	sy
 8070236:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 807023a:	bf00      	nop
 807023c:	3708      	adds	r7, #8
 807023e:	46bd      	mov	sp, r7
 8070240:	bd80      	pop	{r7, pc}
 8070242:	bf00      	nop
 8070244:	200010a8 	.word	0x200010a8
 8070248:	20000bd4 	.word	0x20000bd4
 807024c:	200010b4 	.word	0x200010b4
 8070250:	200010c4 	.word	0x200010c4
 8070254:	200010b0 	.word	0x200010b0
 8070258:	20000bd8 	.word	0x20000bd8
 807025c:	e000ed04 	.word	0xe000ed04

08070260 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8070260:	b580      	push	{r7, lr}
 8070262:	b084      	sub	sp, #16
 8070264:	af00      	add	r7, sp, #0
 8070266:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8070268:	2300      	movs	r3, #0
 807026a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 807026c:	687b      	ldr	r3, [r7, #4]
 807026e:	2b00      	cmp	r3, #0
 8070270:	d017      	beq.n	80702a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8070272:	4b13      	ldr	r3, [pc, #76]	; (80702c0 <vTaskDelay+0x60>)
 8070274:	681b      	ldr	r3, [r3, #0]
 8070276:	2b00      	cmp	r3, #0
 8070278:	d00a      	beq.n	8070290 <vTaskDelay+0x30>
	__asm volatile
 807027a:	f04f 0350 	mov.w	r3, #80	; 0x50
 807027e:	f383 8811 	msr	BASEPRI, r3
 8070282:	f3bf 8f6f 	isb	sy
 8070286:	f3bf 8f4f 	dsb	sy
 807028a:	60bb      	str	r3, [r7, #8]
}
 807028c:	bf00      	nop
 807028e:	e7fe      	b.n	807028e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8070290:	f000 f88a 	bl	80703a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8070294:	2100      	movs	r1, #0
 8070296:	6878      	ldr	r0, [r7, #4]
 8070298:	f001 f80e 	bl	80712b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 807029c:	f000 f892 	bl	80703c4 <xTaskResumeAll>
 80702a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80702a2:	68fb      	ldr	r3, [r7, #12]
 80702a4:	2b00      	cmp	r3, #0
 80702a6:	d107      	bne.n	80702b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80702a8:	4b06      	ldr	r3, [pc, #24]	; (80702c4 <vTaskDelay+0x64>)
 80702aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80702ae:	601a      	str	r2, [r3, #0]
 80702b0:	f3bf 8f4f 	dsb	sy
 80702b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80702b8:	bf00      	nop
 80702ba:	3710      	adds	r7, #16
 80702bc:	46bd      	mov	sp, r7
 80702be:	bd80      	pop	{r7, pc}
 80702c0:	200010d0 	.word	0x200010d0
 80702c4:	e000ed04 	.word	0xe000ed04

080702c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80702c8:	b580      	push	{r7, lr}
 80702ca:	b08a      	sub	sp, #40	; 0x28
 80702cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80702ce:	2300      	movs	r3, #0
 80702d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80702d2:	2300      	movs	r3, #0
 80702d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80702d6:	463a      	mov	r2, r7
 80702d8:	1d39      	adds	r1, r7, #4
 80702da:	f107 0308 	add.w	r3, r7, #8
 80702de:	4618      	mov	r0, r3
 80702e0:	f7fe fc5a 	bl	806eb98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80702e4:	6839      	ldr	r1, [r7, #0]
 80702e6:	687b      	ldr	r3, [r7, #4]
 80702e8:	68ba      	ldr	r2, [r7, #8]
 80702ea:	9202      	str	r2, [sp, #8]
 80702ec:	9301      	str	r3, [sp, #4]
 80702ee:	2300      	movs	r3, #0
 80702f0:	9300      	str	r3, [sp, #0]
 80702f2:	2300      	movs	r3, #0
 80702f4:	460a      	mov	r2, r1
 80702f6:	4924      	ldr	r1, [pc, #144]	; (8070388 <vTaskStartScheduler+0xc0>)
 80702f8:	4824      	ldr	r0, [pc, #144]	; (807038c <vTaskStartScheduler+0xc4>)
 80702fa:	f7ff fdf9 	bl	806fef0 <xTaskCreateStatic>
 80702fe:	4603      	mov	r3, r0
 8070300:	4a23      	ldr	r2, [pc, #140]	; (8070390 <vTaskStartScheduler+0xc8>)
 8070302:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8070304:	4b22      	ldr	r3, [pc, #136]	; (8070390 <vTaskStartScheduler+0xc8>)
 8070306:	681b      	ldr	r3, [r3, #0]
 8070308:	2b00      	cmp	r3, #0
 807030a:	d002      	beq.n	8070312 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 807030c:	2301      	movs	r3, #1
 807030e:	617b      	str	r3, [r7, #20]
 8070310:	e001      	b.n	8070316 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8070312:	2300      	movs	r3, #0
 8070314:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8070316:	697b      	ldr	r3, [r7, #20]
 8070318:	2b01      	cmp	r3, #1
 807031a:	d102      	bne.n	8070322 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 807031c:	f001 f820 	bl	8071360 <xTimerCreateTimerTask>
 8070320:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8070322:	697b      	ldr	r3, [r7, #20]
 8070324:	2b01      	cmp	r3, #1
 8070326:	d11b      	bne.n	8070360 <vTaskStartScheduler+0x98>
	__asm volatile
 8070328:	f04f 0350 	mov.w	r3, #80	; 0x50
 807032c:	f383 8811 	msr	BASEPRI, r3
 8070330:	f3bf 8f6f 	isb	sy
 8070334:	f3bf 8f4f 	dsb	sy
 8070338:	613b      	str	r3, [r7, #16]
}
 807033a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 807033c:	4b15      	ldr	r3, [pc, #84]	; (8070394 <vTaskStartScheduler+0xcc>)
 807033e:	681b      	ldr	r3, [r3, #0]
 8070340:	3354      	adds	r3, #84	; 0x54
 8070342:	4a15      	ldr	r2, [pc, #84]	; (8070398 <vTaskStartScheduler+0xd0>)
 8070344:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8070346:	4b15      	ldr	r3, [pc, #84]	; (807039c <vTaskStartScheduler+0xd4>)
 8070348:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 807034c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 807034e:	4b14      	ldr	r3, [pc, #80]	; (80703a0 <vTaskStartScheduler+0xd8>)
 8070350:	2201      	movs	r2, #1
 8070352:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8070354:	4b13      	ldr	r3, [pc, #76]	; (80703a4 <vTaskStartScheduler+0xdc>)
 8070356:	2200      	movs	r2, #0
 8070358:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 807035a:	f001 fc91 	bl	8071c80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 807035e:	e00e      	b.n	807037e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8070360:	697b      	ldr	r3, [r7, #20]
 8070362:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8070366:	d10a      	bne.n	807037e <vTaskStartScheduler+0xb6>
	__asm volatile
 8070368:	f04f 0350 	mov.w	r3, #80	; 0x50
 807036c:	f383 8811 	msr	BASEPRI, r3
 8070370:	f3bf 8f6f 	isb	sy
 8070374:	f3bf 8f4f 	dsb	sy
 8070378:	60fb      	str	r3, [r7, #12]
}
 807037a:	bf00      	nop
 807037c:	e7fe      	b.n	807037c <vTaskStartScheduler+0xb4>
}
 807037e:	bf00      	nop
 8070380:	3718      	adds	r7, #24
 8070382:	46bd      	mov	sp, r7
 8070384:	bd80      	pop	{r7, pc}
 8070386:	bf00      	nop
 8070388:	0807737c 	.word	0x0807737c
 807038c:	080709cd 	.word	0x080709cd
 8070390:	200010cc 	.word	0x200010cc
 8070394:	20000bd4 	.word	0x20000bd4
 8070398:	20000028 	.word	0x20000028
 807039c:	200010c8 	.word	0x200010c8
 80703a0:	200010b4 	.word	0x200010b4
 80703a4:	200010ac 	.word	0x200010ac

080703a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80703a8:	b480      	push	{r7}
 80703aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80703ac:	4b04      	ldr	r3, [pc, #16]	; (80703c0 <vTaskSuspendAll+0x18>)
 80703ae:	681b      	ldr	r3, [r3, #0]
 80703b0:	3301      	adds	r3, #1
 80703b2:	4a03      	ldr	r2, [pc, #12]	; (80703c0 <vTaskSuspendAll+0x18>)
 80703b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80703b6:	bf00      	nop
 80703b8:	46bd      	mov	sp, r7
 80703ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80703be:	4770      	bx	lr
 80703c0:	200010d0 	.word	0x200010d0

080703c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80703c4:	b580      	push	{r7, lr}
 80703c6:	b084      	sub	sp, #16
 80703c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80703ca:	2300      	movs	r3, #0
 80703cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80703ce:	2300      	movs	r3, #0
 80703d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80703d2:	4b42      	ldr	r3, [pc, #264]	; (80704dc <xTaskResumeAll+0x118>)
 80703d4:	681b      	ldr	r3, [r3, #0]
 80703d6:	2b00      	cmp	r3, #0
 80703d8:	d10a      	bne.n	80703f0 <xTaskResumeAll+0x2c>
	__asm volatile
 80703da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80703de:	f383 8811 	msr	BASEPRI, r3
 80703e2:	f3bf 8f6f 	isb	sy
 80703e6:	f3bf 8f4f 	dsb	sy
 80703ea:	603b      	str	r3, [r7, #0]
}
 80703ec:	bf00      	nop
 80703ee:	e7fe      	b.n	80703ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80703f0:	f001 fce8 	bl	8071dc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80703f4:	4b39      	ldr	r3, [pc, #228]	; (80704dc <xTaskResumeAll+0x118>)
 80703f6:	681b      	ldr	r3, [r3, #0]
 80703f8:	3b01      	subs	r3, #1
 80703fa:	4a38      	ldr	r2, [pc, #224]	; (80704dc <xTaskResumeAll+0x118>)
 80703fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80703fe:	4b37      	ldr	r3, [pc, #220]	; (80704dc <xTaskResumeAll+0x118>)
 8070400:	681b      	ldr	r3, [r3, #0]
 8070402:	2b00      	cmp	r3, #0
 8070404:	d162      	bne.n	80704cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8070406:	4b36      	ldr	r3, [pc, #216]	; (80704e0 <xTaskResumeAll+0x11c>)
 8070408:	681b      	ldr	r3, [r3, #0]
 807040a:	2b00      	cmp	r3, #0
 807040c:	d05e      	beq.n	80704cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 807040e:	e02f      	b.n	8070470 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8070410:	4b34      	ldr	r3, [pc, #208]	; (80704e4 <xTaskResumeAll+0x120>)
 8070412:	68db      	ldr	r3, [r3, #12]
 8070414:	68db      	ldr	r3, [r3, #12]
 8070416:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8070418:	68fb      	ldr	r3, [r7, #12]
 807041a:	3318      	adds	r3, #24
 807041c:	4618      	mov	r0, r3
 807041e:	f7fe fc79 	bl	806ed14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8070422:	68fb      	ldr	r3, [r7, #12]
 8070424:	3304      	adds	r3, #4
 8070426:	4618      	mov	r0, r3
 8070428:	f7fe fc74 	bl	806ed14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 807042c:	68fb      	ldr	r3, [r7, #12]
 807042e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070430:	4b2d      	ldr	r3, [pc, #180]	; (80704e8 <xTaskResumeAll+0x124>)
 8070432:	681b      	ldr	r3, [r3, #0]
 8070434:	429a      	cmp	r2, r3
 8070436:	d903      	bls.n	8070440 <xTaskResumeAll+0x7c>
 8070438:	68fb      	ldr	r3, [r7, #12]
 807043a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807043c:	4a2a      	ldr	r2, [pc, #168]	; (80704e8 <xTaskResumeAll+0x124>)
 807043e:	6013      	str	r3, [r2, #0]
 8070440:	68fb      	ldr	r3, [r7, #12]
 8070442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070444:	4613      	mov	r3, r2
 8070446:	009b      	lsls	r3, r3, #2
 8070448:	4413      	add	r3, r2
 807044a:	009b      	lsls	r3, r3, #2
 807044c:	4a27      	ldr	r2, [pc, #156]	; (80704ec <xTaskResumeAll+0x128>)
 807044e:	441a      	add	r2, r3
 8070450:	68fb      	ldr	r3, [r7, #12]
 8070452:	3304      	adds	r3, #4
 8070454:	4619      	mov	r1, r3
 8070456:	4610      	mov	r0, r2
 8070458:	f7fe fbff 	bl	806ec5a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 807045c:	68fb      	ldr	r3, [r7, #12]
 807045e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070460:	4b23      	ldr	r3, [pc, #140]	; (80704f0 <xTaskResumeAll+0x12c>)
 8070462:	681b      	ldr	r3, [r3, #0]
 8070464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070466:	429a      	cmp	r2, r3
 8070468:	d302      	bcc.n	8070470 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 807046a:	4b22      	ldr	r3, [pc, #136]	; (80704f4 <xTaskResumeAll+0x130>)
 807046c:	2201      	movs	r2, #1
 807046e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8070470:	4b1c      	ldr	r3, [pc, #112]	; (80704e4 <xTaskResumeAll+0x120>)
 8070472:	681b      	ldr	r3, [r3, #0]
 8070474:	2b00      	cmp	r3, #0
 8070476:	d1cb      	bne.n	8070410 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8070478:	68fb      	ldr	r3, [r7, #12]
 807047a:	2b00      	cmp	r3, #0
 807047c:	d001      	beq.n	8070482 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 807047e:	f000 fb5f 	bl	8070b40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8070482:	4b1d      	ldr	r3, [pc, #116]	; (80704f8 <xTaskResumeAll+0x134>)
 8070484:	681b      	ldr	r3, [r3, #0]
 8070486:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8070488:	687b      	ldr	r3, [r7, #4]
 807048a:	2b00      	cmp	r3, #0
 807048c:	d010      	beq.n	80704b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 807048e:	f000 f847 	bl	8070520 <xTaskIncrementTick>
 8070492:	4603      	mov	r3, r0
 8070494:	2b00      	cmp	r3, #0
 8070496:	d002      	beq.n	807049e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8070498:	4b16      	ldr	r3, [pc, #88]	; (80704f4 <xTaskResumeAll+0x130>)
 807049a:	2201      	movs	r2, #1
 807049c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 807049e:	687b      	ldr	r3, [r7, #4]
 80704a0:	3b01      	subs	r3, #1
 80704a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80704a4:	687b      	ldr	r3, [r7, #4]
 80704a6:	2b00      	cmp	r3, #0
 80704a8:	d1f1      	bne.n	807048e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80704aa:	4b13      	ldr	r3, [pc, #76]	; (80704f8 <xTaskResumeAll+0x134>)
 80704ac:	2200      	movs	r2, #0
 80704ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80704b0:	4b10      	ldr	r3, [pc, #64]	; (80704f4 <xTaskResumeAll+0x130>)
 80704b2:	681b      	ldr	r3, [r3, #0]
 80704b4:	2b00      	cmp	r3, #0
 80704b6:	d009      	beq.n	80704cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80704b8:	2301      	movs	r3, #1
 80704ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80704bc:	4b0f      	ldr	r3, [pc, #60]	; (80704fc <xTaskResumeAll+0x138>)
 80704be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80704c2:	601a      	str	r2, [r3, #0]
 80704c4:	f3bf 8f4f 	dsb	sy
 80704c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80704cc:	f001 fcaa 	bl	8071e24 <vPortExitCritical>

	return xAlreadyYielded;
 80704d0:	68bb      	ldr	r3, [r7, #8]
}
 80704d2:	4618      	mov	r0, r3
 80704d4:	3710      	adds	r7, #16
 80704d6:	46bd      	mov	sp, r7
 80704d8:	bd80      	pop	{r7, pc}
 80704da:	bf00      	nop
 80704dc:	200010d0 	.word	0x200010d0
 80704e0:	200010a8 	.word	0x200010a8
 80704e4:	20001068 	.word	0x20001068
 80704e8:	200010b0 	.word	0x200010b0
 80704ec:	20000bd8 	.word	0x20000bd8
 80704f0:	20000bd4 	.word	0x20000bd4
 80704f4:	200010bc 	.word	0x200010bc
 80704f8:	200010b8 	.word	0x200010b8
 80704fc:	e000ed04 	.word	0xe000ed04

08070500 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8070500:	b480      	push	{r7}
 8070502:	b083      	sub	sp, #12
 8070504:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8070506:	4b05      	ldr	r3, [pc, #20]	; (807051c <xTaskGetTickCount+0x1c>)
 8070508:	681b      	ldr	r3, [r3, #0]
 807050a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 807050c:	687b      	ldr	r3, [r7, #4]
}
 807050e:	4618      	mov	r0, r3
 8070510:	370c      	adds	r7, #12
 8070512:	46bd      	mov	sp, r7
 8070514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8070518:	4770      	bx	lr
 807051a:	bf00      	nop
 807051c:	200010ac 	.word	0x200010ac

08070520 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8070520:	b580      	push	{r7, lr}
 8070522:	b086      	sub	sp, #24
 8070524:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8070526:	2300      	movs	r3, #0
 8070528:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 807052a:	4b4f      	ldr	r3, [pc, #316]	; (8070668 <xTaskIncrementTick+0x148>)
 807052c:	681b      	ldr	r3, [r3, #0]
 807052e:	2b00      	cmp	r3, #0
 8070530:	f040 808f 	bne.w	8070652 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8070534:	4b4d      	ldr	r3, [pc, #308]	; (807066c <xTaskIncrementTick+0x14c>)
 8070536:	681b      	ldr	r3, [r3, #0]
 8070538:	3301      	adds	r3, #1
 807053a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 807053c:	4a4b      	ldr	r2, [pc, #300]	; (807066c <xTaskIncrementTick+0x14c>)
 807053e:	693b      	ldr	r3, [r7, #16]
 8070540:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8070542:	693b      	ldr	r3, [r7, #16]
 8070544:	2b00      	cmp	r3, #0
 8070546:	d120      	bne.n	807058a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8070548:	4b49      	ldr	r3, [pc, #292]	; (8070670 <xTaskIncrementTick+0x150>)
 807054a:	681b      	ldr	r3, [r3, #0]
 807054c:	681b      	ldr	r3, [r3, #0]
 807054e:	2b00      	cmp	r3, #0
 8070550:	d00a      	beq.n	8070568 <xTaskIncrementTick+0x48>
	__asm volatile
 8070552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070556:	f383 8811 	msr	BASEPRI, r3
 807055a:	f3bf 8f6f 	isb	sy
 807055e:	f3bf 8f4f 	dsb	sy
 8070562:	603b      	str	r3, [r7, #0]
}
 8070564:	bf00      	nop
 8070566:	e7fe      	b.n	8070566 <xTaskIncrementTick+0x46>
 8070568:	4b41      	ldr	r3, [pc, #260]	; (8070670 <xTaskIncrementTick+0x150>)
 807056a:	681b      	ldr	r3, [r3, #0]
 807056c:	60fb      	str	r3, [r7, #12]
 807056e:	4b41      	ldr	r3, [pc, #260]	; (8070674 <xTaskIncrementTick+0x154>)
 8070570:	681b      	ldr	r3, [r3, #0]
 8070572:	4a3f      	ldr	r2, [pc, #252]	; (8070670 <xTaskIncrementTick+0x150>)
 8070574:	6013      	str	r3, [r2, #0]
 8070576:	4a3f      	ldr	r2, [pc, #252]	; (8070674 <xTaskIncrementTick+0x154>)
 8070578:	68fb      	ldr	r3, [r7, #12]
 807057a:	6013      	str	r3, [r2, #0]
 807057c:	4b3e      	ldr	r3, [pc, #248]	; (8070678 <xTaskIncrementTick+0x158>)
 807057e:	681b      	ldr	r3, [r3, #0]
 8070580:	3301      	adds	r3, #1
 8070582:	4a3d      	ldr	r2, [pc, #244]	; (8070678 <xTaskIncrementTick+0x158>)
 8070584:	6013      	str	r3, [r2, #0]
 8070586:	f000 fadb 	bl	8070b40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 807058a:	4b3c      	ldr	r3, [pc, #240]	; (807067c <xTaskIncrementTick+0x15c>)
 807058c:	681b      	ldr	r3, [r3, #0]
 807058e:	693a      	ldr	r2, [r7, #16]
 8070590:	429a      	cmp	r2, r3
 8070592:	d349      	bcc.n	8070628 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8070594:	4b36      	ldr	r3, [pc, #216]	; (8070670 <xTaskIncrementTick+0x150>)
 8070596:	681b      	ldr	r3, [r3, #0]
 8070598:	681b      	ldr	r3, [r3, #0]
 807059a:	2b00      	cmp	r3, #0
 807059c:	d104      	bne.n	80705a8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 807059e:	4b37      	ldr	r3, [pc, #220]	; (807067c <xTaskIncrementTick+0x15c>)
 80705a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80705a4:	601a      	str	r2, [r3, #0]
					break;
 80705a6:	e03f      	b.n	8070628 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80705a8:	4b31      	ldr	r3, [pc, #196]	; (8070670 <xTaskIncrementTick+0x150>)
 80705aa:	681b      	ldr	r3, [r3, #0]
 80705ac:	68db      	ldr	r3, [r3, #12]
 80705ae:	68db      	ldr	r3, [r3, #12]
 80705b0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80705b2:	68bb      	ldr	r3, [r7, #8]
 80705b4:	685b      	ldr	r3, [r3, #4]
 80705b6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80705b8:	693a      	ldr	r2, [r7, #16]
 80705ba:	687b      	ldr	r3, [r7, #4]
 80705bc:	429a      	cmp	r2, r3
 80705be:	d203      	bcs.n	80705c8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80705c0:	4a2e      	ldr	r2, [pc, #184]	; (807067c <xTaskIncrementTick+0x15c>)
 80705c2:	687b      	ldr	r3, [r7, #4]
 80705c4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80705c6:	e02f      	b.n	8070628 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80705c8:	68bb      	ldr	r3, [r7, #8]
 80705ca:	3304      	adds	r3, #4
 80705cc:	4618      	mov	r0, r3
 80705ce:	f7fe fba1 	bl	806ed14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80705d2:	68bb      	ldr	r3, [r7, #8]
 80705d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80705d6:	2b00      	cmp	r3, #0
 80705d8:	d004      	beq.n	80705e4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80705da:	68bb      	ldr	r3, [r7, #8]
 80705dc:	3318      	adds	r3, #24
 80705de:	4618      	mov	r0, r3
 80705e0:	f7fe fb98 	bl	806ed14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80705e4:	68bb      	ldr	r3, [r7, #8]
 80705e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80705e8:	4b25      	ldr	r3, [pc, #148]	; (8070680 <xTaskIncrementTick+0x160>)
 80705ea:	681b      	ldr	r3, [r3, #0]
 80705ec:	429a      	cmp	r2, r3
 80705ee:	d903      	bls.n	80705f8 <xTaskIncrementTick+0xd8>
 80705f0:	68bb      	ldr	r3, [r7, #8]
 80705f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80705f4:	4a22      	ldr	r2, [pc, #136]	; (8070680 <xTaskIncrementTick+0x160>)
 80705f6:	6013      	str	r3, [r2, #0]
 80705f8:	68bb      	ldr	r3, [r7, #8]
 80705fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80705fc:	4613      	mov	r3, r2
 80705fe:	009b      	lsls	r3, r3, #2
 8070600:	4413      	add	r3, r2
 8070602:	009b      	lsls	r3, r3, #2
 8070604:	4a1f      	ldr	r2, [pc, #124]	; (8070684 <xTaskIncrementTick+0x164>)
 8070606:	441a      	add	r2, r3
 8070608:	68bb      	ldr	r3, [r7, #8]
 807060a:	3304      	adds	r3, #4
 807060c:	4619      	mov	r1, r3
 807060e:	4610      	mov	r0, r2
 8070610:	f7fe fb23 	bl	806ec5a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8070614:	68bb      	ldr	r3, [r7, #8]
 8070616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070618:	4b1b      	ldr	r3, [pc, #108]	; (8070688 <xTaskIncrementTick+0x168>)
 807061a:	681b      	ldr	r3, [r3, #0]
 807061c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807061e:	429a      	cmp	r2, r3
 8070620:	d3b8      	bcc.n	8070594 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8070622:	2301      	movs	r3, #1
 8070624:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8070626:	e7b5      	b.n	8070594 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8070628:	4b17      	ldr	r3, [pc, #92]	; (8070688 <xTaskIncrementTick+0x168>)
 807062a:	681b      	ldr	r3, [r3, #0]
 807062c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 807062e:	4915      	ldr	r1, [pc, #84]	; (8070684 <xTaskIncrementTick+0x164>)
 8070630:	4613      	mov	r3, r2
 8070632:	009b      	lsls	r3, r3, #2
 8070634:	4413      	add	r3, r2
 8070636:	009b      	lsls	r3, r3, #2
 8070638:	440b      	add	r3, r1
 807063a:	681b      	ldr	r3, [r3, #0]
 807063c:	2b01      	cmp	r3, #1
 807063e:	d901      	bls.n	8070644 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8070640:	2301      	movs	r3, #1
 8070642:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8070644:	4b11      	ldr	r3, [pc, #68]	; (807068c <xTaskIncrementTick+0x16c>)
 8070646:	681b      	ldr	r3, [r3, #0]
 8070648:	2b00      	cmp	r3, #0
 807064a:	d007      	beq.n	807065c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 807064c:	2301      	movs	r3, #1
 807064e:	617b      	str	r3, [r7, #20]
 8070650:	e004      	b.n	807065c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8070652:	4b0f      	ldr	r3, [pc, #60]	; (8070690 <xTaskIncrementTick+0x170>)
 8070654:	681b      	ldr	r3, [r3, #0]
 8070656:	3301      	adds	r3, #1
 8070658:	4a0d      	ldr	r2, [pc, #52]	; (8070690 <xTaskIncrementTick+0x170>)
 807065a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 807065c:	697b      	ldr	r3, [r7, #20]
}
 807065e:	4618      	mov	r0, r3
 8070660:	3718      	adds	r7, #24
 8070662:	46bd      	mov	sp, r7
 8070664:	bd80      	pop	{r7, pc}
 8070666:	bf00      	nop
 8070668:	200010d0 	.word	0x200010d0
 807066c:	200010ac 	.word	0x200010ac
 8070670:	20001060 	.word	0x20001060
 8070674:	20001064 	.word	0x20001064
 8070678:	200010c0 	.word	0x200010c0
 807067c:	200010c8 	.word	0x200010c8
 8070680:	200010b0 	.word	0x200010b0
 8070684:	20000bd8 	.word	0x20000bd8
 8070688:	20000bd4 	.word	0x20000bd4
 807068c:	200010bc 	.word	0x200010bc
 8070690:	200010b8 	.word	0x200010b8

08070694 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8070694:	b480      	push	{r7}
 8070696:	b085      	sub	sp, #20
 8070698:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 807069a:	4b2a      	ldr	r3, [pc, #168]	; (8070744 <vTaskSwitchContext+0xb0>)
 807069c:	681b      	ldr	r3, [r3, #0]
 807069e:	2b00      	cmp	r3, #0
 80706a0:	d003      	beq.n	80706aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80706a2:	4b29      	ldr	r3, [pc, #164]	; (8070748 <vTaskSwitchContext+0xb4>)
 80706a4:	2201      	movs	r2, #1
 80706a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80706a8:	e046      	b.n	8070738 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80706aa:	4b27      	ldr	r3, [pc, #156]	; (8070748 <vTaskSwitchContext+0xb4>)
 80706ac:	2200      	movs	r2, #0
 80706ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80706b0:	4b26      	ldr	r3, [pc, #152]	; (807074c <vTaskSwitchContext+0xb8>)
 80706b2:	681b      	ldr	r3, [r3, #0]
 80706b4:	60fb      	str	r3, [r7, #12]
 80706b6:	e010      	b.n	80706da <vTaskSwitchContext+0x46>
 80706b8:	68fb      	ldr	r3, [r7, #12]
 80706ba:	2b00      	cmp	r3, #0
 80706bc:	d10a      	bne.n	80706d4 <vTaskSwitchContext+0x40>
	__asm volatile
 80706be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80706c2:	f383 8811 	msr	BASEPRI, r3
 80706c6:	f3bf 8f6f 	isb	sy
 80706ca:	f3bf 8f4f 	dsb	sy
 80706ce:	607b      	str	r3, [r7, #4]
}
 80706d0:	bf00      	nop
 80706d2:	e7fe      	b.n	80706d2 <vTaskSwitchContext+0x3e>
 80706d4:	68fb      	ldr	r3, [r7, #12]
 80706d6:	3b01      	subs	r3, #1
 80706d8:	60fb      	str	r3, [r7, #12]
 80706da:	491d      	ldr	r1, [pc, #116]	; (8070750 <vTaskSwitchContext+0xbc>)
 80706dc:	68fa      	ldr	r2, [r7, #12]
 80706de:	4613      	mov	r3, r2
 80706e0:	009b      	lsls	r3, r3, #2
 80706e2:	4413      	add	r3, r2
 80706e4:	009b      	lsls	r3, r3, #2
 80706e6:	440b      	add	r3, r1
 80706e8:	681b      	ldr	r3, [r3, #0]
 80706ea:	2b00      	cmp	r3, #0
 80706ec:	d0e4      	beq.n	80706b8 <vTaskSwitchContext+0x24>
 80706ee:	68fa      	ldr	r2, [r7, #12]
 80706f0:	4613      	mov	r3, r2
 80706f2:	009b      	lsls	r3, r3, #2
 80706f4:	4413      	add	r3, r2
 80706f6:	009b      	lsls	r3, r3, #2
 80706f8:	4a15      	ldr	r2, [pc, #84]	; (8070750 <vTaskSwitchContext+0xbc>)
 80706fa:	4413      	add	r3, r2
 80706fc:	60bb      	str	r3, [r7, #8]
 80706fe:	68bb      	ldr	r3, [r7, #8]
 8070700:	685b      	ldr	r3, [r3, #4]
 8070702:	685a      	ldr	r2, [r3, #4]
 8070704:	68bb      	ldr	r3, [r7, #8]
 8070706:	605a      	str	r2, [r3, #4]
 8070708:	68bb      	ldr	r3, [r7, #8]
 807070a:	685a      	ldr	r2, [r3, #4]
 807070c:	68bb      	ldr	r3, [r7, #8]
 807070e:	3308      	adds	r3, #8
 8070710:	429a      	cmp	r2, r3
 8070712:	d104      	bne.n	807071e <vTaskSwitchContext+0x8a>
 8070714:	68bb      	ldr	r3, [r7, #8]
 8070716:	685b      	ldr	r3, [r3, #4]
 8070718:	685a      	ldr	r2, [r3, #4]
 807071a:	68bb      	ldr	r3, [r7, #8]
 807071c:	605a      	str	r2, [r3, #4]
 807071e:	68bb      	ldr	r3, [r7, #8]
 8070720:	685b      	ldr	r3, [r3, #4]
 8070722:	68db      	ldr	r3, [r3, #12]
 8070724:	4a0b      	ldr	r2, [pc, #44]	; (8070754 <vTaskSwitchContext+0xc0>)
 8070726:	6013      	str	r3, [r2, #0]
 8070728:	4a08      	ldr	r2, [pc, #32]	; (807074c <vTaskSwitchContext+0xb8>)
 807072a:	68fb      	ldr	r3, [r7, #12]
 807072c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 807072e:	4b09      	ldr	r3, [pc, #36]	; (8070754 <vTaskSwitchContext+0xc0>)
 8070730:	681b      	ldr	r3, [r3, #0]
 8070732:	3354      	adds	r3, #84	; 0x54
 8070734:	4a08      	ldr	r2, [pc, #32]	; (8070758 <vTaskSwitchContext+0xc4>)
 8070736:	6013      	str	r3, [r2, #0]
}
 8070738:	bf00      	nop
 807073a:	3714      	adds	r7, #20
 807073c:	46bd      	mov	sp, r7
 807073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8070742:	4770      	bx	lr
 8070744:	200010d0 	.word	0x200010d0
 8070748:	200010bc 	.word	0x200010bc
 807074c:	200010b0 	.word	0x200010b0
 8070750:	20000bd8 	.word	0x20000bd8
 8070754:	20000bd4 	.word	0x20000bd4
 8070758:	20000028 	.word	0x20000028

0807075c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 807075c:	b580      	push	{r7, lr}
 807075e:	b084      	sub	sp, #16
 8070760:	af00      	add	r7, sp, #0
 8070762:	6078      	str	r0, [r7, #4]
 8070764:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8070766:	687b      	ldr	r3, [r7, #4]
 8070768:	2b00      	cmp	r3, #0
 807076a:	d10a      	bne.n	8070782 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 807076c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070770:	f383 8811 	msr	BASEPRI, r3
 8070774:	f3bf 8f6f 	isb	sy
 8070778:	f3bf 8f4f 	dsb	sy
 807077c:	60fb      	str	r3, [r7, #12]
}
 807077e:	bf00      	nop
 8070780:	e7fe      	b.n	8070780 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8070782:	4b07      	ldr	r3, [pc, #28]	; (80707a0 <vTaskPlaceOnEventList+0x44>)
 8070784:	681b      	ldr	r3, [r3, #0]
 8070786:	3318      	adds	r3, #24
 8070788:	4619      	mov	r1, r3
 807078a:	6878      	ldr	r0, [r7, #4]
 807078c:	f7fe fa89 	bl	806eca2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8070790:	2101      	movs	r1, #1
 8070792:	6838      	ldr	r0, [r7, #0]
 8070794:	f000 fd90 	bl	80712b8 <prvAddCurrentTaskToDelayedList>
}
 8070798:	bf00      	nop
 807079a:	3710      	adds	r7, #16
 807079c:	46bd      	mov	sp, r7
 807079e:	bd80      	pop	{r7, pc}
 80707a0:	20000bd4 	.word	0x20000bd4

080707a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80707a4:	b580      	push	{r7, lr}
 80707a6:	b086      	sub	sp, #24
 80707a8:	af00      	add	r7, sp, #0
 80707aa:	60f8      	str	r0, [r7, #12]
 80707ac:	60b9      	str	r1, [r7, #8]
 80707ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80707b0:	68fb      	ldr	r3, [r7, #12]
 80707b2:	2b00      	cmp	r3, #0
 80707b4:	d10a      	bne.n	80707cc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80707b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80707ba:	f383 8811 	msr	BASEPRI, r3
 80707be:	f3bf 8f6f 	isb	sy
 80707c2:	f3bf 8f4f 	dsb	sy
 80707c6:	617b      	str	r3, [r7, #20]
}
 80707c8:	bf00      	nop
 80707ca:	e7fe      	b.n	80707ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80707cc:	4b0a      	ldr	r3, [pc, #40]	; (80707f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80707ce:	681b      	ldr	r3, [r3, #0]
 80707d0:	3318      	adds	r3, #24
 80707d2:	4619      	mov	r1, r3
 80707d4:	68f8      	ldr	r0, [r7, #12]
 80707d6:	f7fe fa40 	bl	806ec5a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80707da:	687b      	ldr	r3, [r7, #4]
 80707dc:	2b00      	cmp	r3, #0
 80707de:	d002      	beq.n	80707e6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80707e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80707e4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80707e6:	6879      	ldr	r1, [r7, #4]
 80707e8:	68b8      	ldr	r0, [r7, #8]
 80707ea:	f000 fd65 	bl	80712b8 <prvAddCurrentTaskToDelayedList>
	}
 80707ee:	bf00      	nop
 80707f0:	3718      	adds	r7, #24
 80707f2:	46bd      	mov	sp, r7
 80707f4:	bd80      	pop	{r7, pc}
 80707f6:	bf00      	nop
 80707f8:	20000bd4 	.word	0x20000bd4

080707fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80707fc:	b580      	push	{r7, lr}
 80707fe:	b086      	sub	sp, #24
 8070800:	af00      	add	r7, sp, #0
 8070802:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8070804:	687b      	ldr	r3, [r7, #4]
 8070806:	68db      	ldr	r3, [r3, #12]
 8070808:	68db      	ldr	r3, [r3, #12]
 807080a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 807080c:	693b      	ldr	r3, [r7, #16]
 807080e:	2b00      	cmp	r3, #0
 8070810:	d10a      	bne.n	8070828 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8070812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070816:	f383 8811 	msr	BASEPRI, r3
 807081a:	f3bf 8f6f 	isb	sy
 807081e:	f3bf 8f4f 	dsb	sy
 8070822:	60fb      	str	r3, [r7, #12]
}
 8070824:	bf00      	nop
 8070826:	e7fe      	b.n	8070826 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8070828:	693b      	ldr	r3, [r7, #16]
 807082a:	3318      	adds	r3, #24
 807082c:	4618      	mov	r0, r3
 807082e:	f7fe fa71 	bl	806ed14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8070832:	4b1e      	ldr	r3, [pc, #120]	; (80708ac <xTaskRemoveFromEventList+0xb0>)
 8070834:	681b      	ldr	r3, [r3, #0]
 8070836:	2b00      	cmp	r3, #0
 8070838:	d11d      	bne.n	8070876 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 807083a:	693b      	ldr	r3, [r7, #16]
 807083c:	3304      	adds	r3, #4
 807083e:	4618      	mov	r0, r3
 8070840:	f7fe fa68 	bl	806ed14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8070844:	693b      	ldr	r3, [r7, #16]
 8070846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070848:	4b19      	ldr	r3, [pc, #100]	; (80708b0 <xTaskRemoveFromEventList+0xb4>)
 807084a:	681b      	ldr	r3, [r3, #0]
 807084c:	429a      	cmp	r2, r3
 807084e:	d903      	bls.n	8070858 <xTaskRemoveFromEventList+0x5c>
 8070850:	693b      	ldr	r3, [r7, #16]
 8070852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070854:	4a16      	ldr	r2, [pc, #88]	; (80708b0 <xTaskRemoveFromEventList+0xb4>)
 8070856:	6013      	str	r3, [r2, #0]
 8070858:	693b      	ldr	r3, [r7, #16]
 807085a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 807085c:	4613      	mov	r3, r2
 807085e:	009b      	lsls	r3, r3, #2
 8070860:	4413      	add	r3, r2
 8070862:	009b      	lsls	r3, r3, #2
 8070864:	4a13      	ldr	r2, [pc, #76]	; (80708b4 <xTaskRemoveFromEventList+0xb8>)
 8070866:	441a      	add	r2, r3
 8070868:	693b      	ldr	r3, [r7, #16]
 807086a:	3304      	adds	r3, #4
 807086c:	4619      	mov	r1, r3
 807086e:	4610      	mov	r0, r2
 8070870:	f7fe f9f3 	bl	806ec5a <vListInsertEnd>
 8070874:	e005      	b.n	8070882 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8070876:	693b      	ldr	r3, [r7, #16]
 8070878:	3318      	adds	r3, #24
 807087a:	4619      	mov	r1, r3
 807087c:	480e      	ldr	r0, [pc, #56]	; (80708b8 <xTaskRemoveFromEventList+0xbc>)
 807087e:	f7fe f9ec 	bl	806ec5a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8070882:	693b      	ldr	r3, [r7, #16]
 8070884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070886:	4b0d      	ldr	r3, [pc, #52]	; (80708bc <xTaskRemoveFromEventList+0xc0>)
 8070888:	681b      	ldr	r3, [r3, #0]
 807088a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807088c:	429a      	cmp	r2, r3
 807088e:	d905      	bls.n	807089c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8070890:	2301      	movs	r3, #1
 8070892:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8070894:	4b0a      	ldr	r3, [pc, #40]	; (80708c0 <xTaskRemoveFromEventList+0xc4>)
 8070896:	2201      	movs	r2, #1
 8070898:	601a      	str	r2, [r3, #0]
 807089a:	e001      	b.n	80708a0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 807089c:	2300      	movs	r3, #0
 807089e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80708a0:	697b      	ldr	r3, [r7, #20]
}
 80708a2:	4618      	mov	r0, r3
 80708a4:	3718      	adds	r7, #24
 80708a6:	46bd      	mov	sp, r7
 80708a8:	bd80      	pop	{r7, pc}
 80708aa:	bf00      	nop
 80708ac:	200010d0 	.word	0x200010d0
 80708b0:	200010b0 	.word	0x200010b0
 80708b4:	20000bd8 	.word	0x20000bd8
 80708b8:	20001068 	.word	0x20001068
 80708bc:	20000bd4 	.word	0x20000bd4
 80708c0:	200010bc 	.word	0x200010bc

080708c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80708c4:	b480      	push	{r7}
 80708c6:	b083      	sub	sp, #12
 80708c8:	af00      	add	r7, sp, #0
 80708ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80708cc:	4b06      	ldr	r3, [pc, #24]	; (80708e8 <vTaskInternalSetTimeOutState+0x24>)
 80708ce:	681a      	ldr	r2, [r3, #0]
 80708d0:	687b      	ldr	r3, [r7, #4]
 80708d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80708d4:	4b05      	ldr	r3, [pc, #20]	; (80708ec <vTaskInternalSetTimeOutState+0x28>)
 80708d6:	681a      	ldr	r2, [r3, #0]
 80708d8:	687b      	ldr	r3, [r7, #4]
 80708da:	605a      	str	r2, [r3, #4]
}
 80708dc:	bf00      	nop
 80708de:	370c      	adds	r7, #12
 80708e0:	46bd      	mov	sp, r7
 80708e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80708e6:	4770      	bx	lr
 80708e8:	200010c0 	.word	0x200010c0
 80708ec:	200010ac 	.word	0x200010ac

080708f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80708f0:	b580      	push	{r7, lr}
 80708f2:	b088      	sub	sp, #32
 80708f4:	af00      	add	r7, sp, #0
 80708f6:	6078      	str	r0, [r7, #4]
 80708f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80708fa:	687b      	ldr	r3, [r7, #4]
 80708fc:	2b00      	cmp	r3, #0
 80708fe:	d10a      	bne.n	8070916 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8070900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070904:	f383 8811 	msr	BASEPRI, r3
 8070908:	f3bf 8f6f 	isb	sy
 807090c:	f3bf 8f4f 	dsb	sy
 8070910:	613b      	str	r3, [r7, #16]
}
 8070912:	bf00      	nop
 8070914:	e7fe      	b.n	8070914 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8070916:	683b      	ldr	r3, [r7, #0]
 8070918:	2b00      	cmp	r3, #0
 807091a:	d10a      	bne.n	8070932 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 807091c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070920:	f383 8811 	msr	BASEPRI, r3
 8070924:	f3bf 8f6f 	isb	sy
 8070928:	f3bf 8f4f 	dsb	sy
 807092c:	60fb      	str	r3, [r7, #12]
}
 807092e:	bf00      	nop
 8070930:	e7fe      	b.n	8070930 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8070932:	f001 fa47 	bl	8071dc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8070936:	4b1d      	ldr	r3, [pc, #116]	; (80709ac <xTaskCheckForTimeOut+0xbc>)
 8070938:	681b      	ldr	r3, [r3, #0]
 807093a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 807093c:	687b      	ldr	r3, [r7, #4]
 807093e:	685b      	ldr	r3, [r3, #4]
 8070940:	69ba      	ldr	r2, [r7, #24]
 8070942:	1ad3      	subs	r3, r2, r3
 8070944:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8070946:	683b      	ldr	r3, [r7, #0]
 8070948:	681b      	ldr	r3, [r3, #0]
 807094a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 807094e:	d102      	bne.n	8070956 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8070950:	2300      	movs	r3, #0
 8070952:	61fb      	str	r3, [r7, #28]
 8070954:	e023      	b.n	807099e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8070956:	687b      	ldr	r3, [r7, #4]
 8070958:	681a      	ldr	r2, [r3, #0]
 807095a:	4b15      	ldr	r3, [pc, #84]	; (80709b0 <xTaskCheckForTimeOut+0xc0>)
 807095c:	681b      	ldr	r3, [r3, #0]
 807095e:	429a      	cmp	r2, r3
 8070960:	d007      	beq.n	8070972 <xTaskCheckForTimeOut+0x82>
 8070962:	687b      	ldr	r3, [r7, #4]
 8070964:	685b      	ldr	r3, [r3, #4]
 8070966:	69ba      	ldr	r2, [r7, #24]
 8070968:	429a      	cmp	r2, r3
 807096a:	d302      	bcc.n	8070972 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 807096c:	2301      	movs	r3, #1
 807096e:	61fb      	str	r3, [r7, #28]
 8070970:	e015      	b.n	807099e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8070972:	683b      	ldr	r3, [r7, #0]
 8070974:	681b      	ldr	r3, [r3, #0]
 8070976:	697a      	ldr	r2, [r7, #20]
 8070978:	429a      	cmp	r2, r3
 807097a:	d20b      	bcs.n	8070994 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 807097c:	683b      	ldr	r3, [r7, #0]
 807097e:	681a      	ldr	r2, [r3, #0]
 8070980:	697b      	ldr	r3, [r7, #20]
 8070982:	1ad2      	subs	r2, r2, r3
 8070984:	683b      	ldr	r3, [r7, #0]
 8070986:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8070988:	6878      	ldr	r0, [r7, #4]
 807098a:	f7ff ff9b 	bl	80708c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 807098e:	2300      	movs	r3, #0
 8070990:	61fb      	str	r3, [r7, #28]
 8070992:	e004      	b.n	807099e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8070994:	683b      	ldr	r3, [r7, #0]
 8070996:	2200      	movs	r2, #0
 8070998:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 807099a:	2301      	movs	r3, #1
 807099c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 807099e:	f001 fa41 	bl	8071e24 <vPortExitCritical>

	return xReturn;
 80709a2:	69fb      	ldr	r3, [r7, #28]
}
 80709a4:	4618      	mov	r0, r3
 80709a6:	3720      	adds	r7, #32
 80709a8:	46bd      	mov	sp, r7
 80709aa:	bd80      	pop	{r7, pc}
 80709ac:	200010ac 	.word	0x200010ac
 80709b0:	200010c0 	.word	0x200010c0

080709b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80709b4:	b480      	push	{r7}
 80709b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80709b8:	4b03      	ldr	r3, [pc, #12]	; (80709c8 <vTaskMissedYield+0x14>)
 80709ba:	2201      	movs	r2, #1
 80709bc:	601a      	str	r2, [r3, #0]
}
 80709be:	bf00      	nop
 80709c0:	46bd      	mov	sp, r7
 80709c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80709c6:	4770      	bx	lr
 80709c8:	200010bc 	.word	0x200010bc

080709cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80709cc:	b580      	push	{r7, lr}
 80709ce:	b082      	sub	sp, #8
 80709d0:	af00      	add	r7, sp, #0
 80709d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80709d4:	f000 f852 	bl	8070a7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80709d8:	4b06      	ldr	r3, [pc, #24]	; (80709f4 <prvIdleTask+0x28>)
 80709da:	681b      	ldr	r3, [r3, #0]
 80709dc:	2b01      	cmp	r3, #1
 80709de:	d9f9      	bls.n	80709d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80709e0:	4b05      	ldr	r3, [pc, #20]	; (80709f8 <prvIdleTask+0x2c>)
 80709e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80709e6:	601a      	str	r2, [r3, #0]
 80709e8:	f3bf 8f4f 	dsb	sy
 80709ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80709f0:	e7f0      	b.n	80709d4 <prvIdleTask+0x8>
 80709f2:	bf00      	nop
 80709f4:	20000bd8 	.word	0x20000bd8
 80709f8:	e000ed04 	.word	0xe000ed04

080709fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80709fc:	b580      	push	{r7, lr}
 80709fe:	b082      	sub	sp, #8
 8070a00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8070a02:	2300      	movs	r3, #0
 8070a04:	607b      	str	r3, [r7, #4]
 8070a06:	e00c      	b.n	8070a22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8070a08:	687a      	ldr	r2, [r7, #4]
 8070a0a:	4613      	mov	r3, r2
 8070a0c:	009b      	lsls	r3, r3, #2
 8070a0e:	4413      	add	r3, r2
 8070a10:	009b      	lsls	r3, r3, #2
 8070a12:	4a12      	ldr	r2, [pc, #72]	; (8070a5c <prvInitialiseTaskLists+0x60>)
 8070a14:	4413      	add	r3, r2
 8070a16:	4618      	mov	r0, r3
 8070a18:	f7fe f8f2 	bl	806ec00 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8070a1c:	687b      	ldr	r3, [r7, #4]
 8070a1e:	3301      	adds	r3, #1
 8070a20:	607b      	str	r3, [r7, #4]
 8070a22:	687b      	ldr	r3, [r7, #4]
 8070a24:	2b37      	cmp	r3, #55	; 0x37
 8070a26:	d9ef      	bls.n	8070a08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8070a28:	480d      	ldr	r0, [pc, #52]	; (8070a60 <prvInitialiseTaskLists+0x64>)
 8070a2a:	f7fe f8e9 	bl	806ec00 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8070a2e:	480d      	ldr	r0, [pc, #52]	; (8070a64 <prvInitialiseTaskLists+0x68>)
 8070a30:	f7fe f8e6 	bl	806ec00 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8070a34:	480c      	ldr	r0, [pc, #48]	; (8070a68 <prvInitialiseTaskLists+0x6c>)
 8070a36:	f7fe f8e3 	bl	806ec00 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8070a3a:	480c      	ldr	r0, [pc, #48]	; (8070a6c <prvInitialiseTaskLists+0x70>)
 8070a3c:	f7fe f8e0 	bl	806ec00 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8070a40:	480b      	ldr	r0, [pc, #44]	; (8070a70 <prvInitialiseTaskLists+0x74>)
 8070a42:	f7fe f8dd 	bl	806ec00 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8070a46:	4b0b      	ldr	r3, [pc, #44]	; (8070a74 <prvInitialiseTaskLists+0x78>)
 8070a48:	4a05      	ldr	r2, [pc, #20]	; (8070a60 <prvInitialiseTaskLists+0x64>)
 8070a4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8070a4c:	4b0a      	ldr	r3, [pc, #40]	; (8070a78 <prvInitialiseTaskLists+0x7c>)
 8070a4e:	4a05      	ldr	r2, [pc, #20]	; (8070a64 <prvInitialiseTaskLists+0x68>)
 8070a50:	601a      	str	r2, [r3, #0]
}
 8070a52:	bf00      	nop
 8070a54:	3708      	adds	r7, #8
 8070a56:	46bd      	mov	sp, r7
 8070a58:	bd80      	pop	{r7, pc}
 8070a5a:	bf00      	nop
 8070a5c:	20000bd8 	.word	0x20000bd8
 8070a60:	20001038 	.word	0x20001038
 8070a64:	2000104c 	.word	0x2000104c
 8070a68:	20001068 	.word	0x20001068
 8070a6c:	2000107c 	.word	0x2000107c
 8070a70:	20001094 	.word	0x20001094
 8070a74:	20001060 	.word	0x20001060
 8070a78:	20001064 	.word	0x20001064

08070a7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8070a7c:	b580      	push	{r7, lr}
 8070a7e:	b082      	sub	sp, #8
 8070a80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8070a82:	e019      	b.n	8070ab8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8070a84:	f001 f99e 	bl	8071dc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8070a88:	4b10      	ldr	r3, [pc, #64]	; (8070acc <prvCheckTasksWaitingTermination+0x50>)
 8070a8a:	68db      	ldr	r3, [r3, #12]
 8070a8c:	68db      	ldr	r3, [r3, #12]
 8070a8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8070a90:	687b      	ldr	r3, [r7, #4]
 8070a92:	3304      	adds	r3, #4
 8070a94:	4618      	mov	r0, r3
 8070a96:	f7fe f93d 	bl	806ed14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8070a9a:	4b0d      	ldr	r3, [pc, #52]	; (8070ad0 <prvCheckTasksWaitingTermination+0x54>)
 8070a9c:	681b      	ldr	r3, [r3, #0]
 8070a9e:	3b01      	subs	r3, #1
 8070aa0:	4a0b      	ldr	r2, [pc, #44]	; (8070ad0 <prvCheckTasksWaitingTermination+0x54>)
 8070aa2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8070aa4:	4b0b      	ldr	r3, [pc, #44]	; (8070ad4 <prvCheckTasksWaitingTermination+0x58>)
 8070aa6:	681b      	ldr	r3, [r3, #0]
 8070aa8:	3b01      	subs	r3, #1
 8070aaa:	4a0a      	ldr	r2, [pc, #40]	; (8070ad4 <prvCheckTasksWaitingTermination+0x58>)
 8070aac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8070aae:	f001 f9b9 	bl	8071e24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8070ab2:	6878      	ldr	r0, [r7, #4]
 8070ab4:	f000 f810 	bl	8070ad8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8070ab8:	4b06      	ldr	r3, [pc, #24]	; (8070ad4 <prvCheckTasksWaitingTermination+0x58>)
 8070aba:	681b      	ldr	r3, [r3, #0]
 8070abc:	2b00      	cmp	r3, #0
 8070abe:	d1e1      	bne.n	8070a84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8070ac0:	bf00      	nop
 8070ac2:	bf00      	nop
 8070ac4:	3708      	adds	r7, #8
 8070ac6:	46bd      	mov	sp, r7
 8070ac8:	bd80      	pop	{r7, pc}
 8070aca:	bf00      	nop
 8070acc:	2000107c 	.word	0x2000107c
 8070ad0:	200010a8 	.word	0x200010a8
 8070ad4:	20001090 	.word	0x20001090

08070ad8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8070ad8:	b580      	push	{r7, lr}
 8070ada:	b084      	sub	sp, #16
 8070adc:	af00      	add	r7, sp, #0
 8070ade:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8070ae0:	687b      	ldr	r3, [r7, #4]
 8070ae2:	3354      	adds	r3, #84	; 0x54
 8070ae4:	4618      	mov	r0, r3
 8070ae6:	f002 fc95 	bl	8073414 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8070aea:	687b      	ldr	r3, [r7, #4]
 8070aec:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8070af0:	2b00      	cmp	r3, #0
 8070af2:	d108      	bne.n	8070b06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8070af4:	687b      	ldr	r3, [r7, #4]
 8070af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8070af8:	4618      	mov	r0, r3
 8070afa:	f001 fb51 	bl	80721a0 <vPortFree>
				vPortFree( pxTCB );
 8070afe:	6878      	ldr	r0, [r7, #4]
 8070b00:	f001 fb4e 	bl	80721a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8070b04:	e018      	b.n	8070b38 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8070b06:	687b      	ldr	r3, [r7, #4]
 8070b08:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8070b0c:	2b01      	cmp	r3, #1
 8070b0e:	d103      	bne.n	8070b18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8070b10:	6878      	ldr	r0, [r7, #4]
 8070b12:	f001 fb45 	bl	80721a0 <vPortFree>
	}
 8070b16:	e00f      	b.n	8070b38 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8070b18:	687b      	ldr	r3, [r7, #4]
 8070b1a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8070b1e:	2b02      	cmp	r3, #2
 8070b20:	d00a      	beq.n	8070b38 <prvDeleteTCB+0x60>
	__asm volatile
 8070b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070b26:	f383 8811 	msr	BASEPRI, r3
 8070b2a:	f3bf 8f6f 	isb	sy
 8070b2e:	f3bf 8f4f 	dsb	sy
 8070b32:	60fb      	str	r3, [r7, #12]
}
 8070b34:	bf00      	nop
 8070b36:	e7fe      	b.n	8070b36 <prvDeleteTCB+0x5e>
	}
 8070b38:	bf00      	nop
 8070b3a:	3710      	adds	r7, #16
 8070b3c:	46bd      	mov	sp, r7
 8070b3e:	bd80      	pop	{r7, pc}

08070b40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8070b40:	b480      	push	{r7}
 8070b42:	b083      	sub	sp, #12
 8070b44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8070b46:	4b0c      	ldr	r3, [pc, #48]	; (8070b78 <prvResetNextTaskUnblockTime+0x38>)
 8070b48:	681b      	ldr	r3, [r3, #0]
 8070b4a:	681b      	ldr	r3, [r3, #0]
 8070b4c:	2b00      	cmp	r3, #0
 8070b4e:	d104      	bne.n	8070b5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8070b50:	4b0a      	ldr	r3, [pc, #40]	; (8070b7c <prvResetNextTaskUnblockTime+0x3c>)
 8070b52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8070b56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8070b58:	e008      	b.n	8070b6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8070b5a:	4b07      	ldr	r3, [pc, #28]	; (8070b78 <prvResetNextTaskUnblockTime+0x38>)
 8070b5c:	681b      	ldr	r3, [r3, #0]
 8070b5e:	68db      	ldr	r3, [r3, #12]
 8070b60:	68db      	ldr	r3, [r3, #12]
 8070b62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8070b64:	687b      	ldr	r3, [r7, #4]
 8070b66:	685b      	ldr	r3, [r3, #4]
 8070b68:	4a04      	ldr	r2, [pc, #16]	; (8070b7c <prvResetNextTaskUnblockTime+0x3c>)
 8070b6a:	6013      	str	r3, [r2, #0]
}
 8070b6c:	bf00      	nop
 8070b6e:	370c      	adds	r7, #12
 8070b70:	46bd      	mov	sp, r7
 8070b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8070b76:	4770      	bx	lr
 8070b78:	20001060 	.word	0x20001060
 8070b7c:	200010c8 	.word	0x200010c8

08070b80 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8070b80:	b480      	push	{r7}
 8070b82:	b083      	sub	sp, #12
 8070b84:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8070b86:	4b05      	ldr	r3, [pc, #20]	; (8070b9c <xTaskGetCurrentTaskHandle+0x1c>)
 8070b88:	681b      	ldr	r3, [r3, #0]
 8070b8a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8070b8c:	687b      	ldr	r3, [r7, #4]
	}
 8070b8e:	4618      	mov	r0, r3
 8070b90:	370c      	adds	r7, #12
 8070b92:	46bd      	mov	sp, r7
 8070b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8070b98:	4770      	bx	lr
 8070b9a:	bf00      	nop
 8070b9c:	20000bd4 	.word	0x20000bd4

08070ba0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8070ba0:	b480      	push	{r7}
 8070ba2:	b083      	sub	sp, #12
 8070ba4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8070ba6:	4b0b      	ldr	r3, [pc, #44]	; (8070bd4 <xTaskGetSchedulerState+0x34>)
 8070ba8:	681b      	ldr	r3, [r3, #0]
 8070baa:	2b00      	cmp	r3, #0
 8070bac:	d102      	bne.n	8070bb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8070bae:	2301      	movs	r3, #1
 8070bb0:	607b      	str	r3, [r7, #4]
 8070bb2:	e008      	b.n	8070bc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8070bb4:	4b08      	ldr	r3, [pc, #32]	; (8070bd8 <xTaskGetSchedulerState+0x38>)
 8070bb6:	681b      	ldr	r3, [r3, #0]
 8070bb8:	2b00      	cmp	r3, #0
 8070bba:	d102      	bne.n	8070bc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8070bbc:	2302      	movs	r3, #2
 8070bbe:	607b      	str	r3, [r7, #4]
 8070bc0:	e001      	b.n	8070bc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8070bc2:	2300      	movs	r3, #0
 8070bc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8070bc6:	687b      	ldr	r3, [r7, #4]
	}
 8070bc8:	4618      	mov	r0, r3
 8070bca:	370c      	adds	r7, #12
 8070bcc:	46bd      	mov	sp, r7
 8070bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8070bd2:	4770      	bx	lr
 8070bd4:	200010b4 	.word	0x200010b4
 8070bd8:	200010d0 	.word	0x200010d0

08070bdc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8070bdc:	b580      	push	{r7, lr}
 8070bde:	b084      	sub	sp, #16
 8070be0:	af00      	add	r7, sp, #0
 8070be2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8070be4:	687b      	ldr	r3, [r7, #4]
 8070be6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8070be8:	2300      	movs	r3, #0
 8070bea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8070bec:	687b      	ldr	r3, [r7, #4]
 8070bee:	2b00      	cmp	r3, #0
 8070bf0:	d051      	beq.n	8070c96 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8070bf2:	68bb      	ldr	r3, [r7, #8]
 8070bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070bf6:	4b2a      	ldr	r3, [pc, #168]	; (8070ca0 <xTaskPriorityInherit+0xc4>)
 8070bf8:	681b      	ldr	r3, [r3, #0]
 8070bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070bfc:	429a      	cmp	r2, r3
 8070bfe:	d241      	bcs.n	8070c84 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8070c00:	68bb      	ldr	r3, [r7, #8]
 8070c02:	699b      	ldr	r3, [r3, #24]
 8070c04:	2b00      	cmp	r3, #0
 8070c06:	db06      	blt.n	8070c16 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8070c08:	4b25      	ldr	r3, [pc, #148]	; (8070ca0 <xTaskPriorityInherit+0xc4>)
 8070c0a:	681b      	ldr	r3, [r3, #0]
 8070c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070c0e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8070c12:	68bb      	ldr	r3, [r7, #8]
 8070c14:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8070c16:	68bb      	ldr	r3, [r7, #8]
 8070c18:	6959      	ldr	r1, [r3, #20]
 8070c1a:	68bb      	ldr	r3, [r7, #8]
 8070c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070c1e:	4613      	mov	r3, r2
 8070c20:	009b      	lsls	r3, r3, #2
 8070c22:	4413      	add	r3, r2
 8070c24:	009b      	lsls	r3, r3, #2
 8070c26:	4a1f      	ldr	r2, [pc, #124]	; (8070ca4 <xTaskPriorityInherit+0xc8>)
 8070c28:	4413      	add	r3, r2
 8070c2a:	4299      	cmp	r1, r3
 8070c2c:	d122      	bne.n	8070c74 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8070c2e:	68bb      	ldr	r3, [r7, #8]
 8070c30:	3304      	adds	r3, #4
 8070c32:	4618      	mov	r0, r3
 8070c34:	f7fe f86e 	bl	806ed14 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8070c38:	4b19      	ldr	r3, [pc, #100]	; (8070ca0 <xTaskPriorityInherit+0xc4>)
 8070c3a:	681b      	ldr	r3, [r3, #0]
 8070c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070c3e:	68bb      	ldr	r3, [r7, #8]
 8070c40:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8070c42:	68bb      	ldr	r3, [r7, #8]
 8070c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070c46:	4b18      	ldr	r3, [pc, #96]	; (8070ca8 <xTaskPriorityInherit+0xcc>)
 8070c48:	681b      	ldr	r3, [r3, #0]
 8070c4a:	429a      	cmp	r2, r3
 8070c4c:	d903      	bls.n	8070c56 <xTaskPriorityInherit+0x7a>
 8070c4e:	68bb      	ldr	r3, [r7, #8]
 8070c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070c52:	4a15      	ldr	r2, [pc, #84]	; (8070ca8 <xTaskPriorityInherit+0xcc>)
 8070c54:	6013      	str	r3, [r2, #0]
 8070c56:	68bb      	ldr	r3, [r7, #8]
 8070c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070c5a:	4613      	mov	r3, r2
 8070c5c:	009b      	lsls	r3, r3, #2
 8070c5e:	4413      	add	r3, r2
 8070c60:	009b      	lsls	r3, r3, #2
 8070c62:	4a10      	ldr	r2, [pc, #64]	; (8070ca4 <xTaskPriorityInherit+0xc8>)
 8070c64:	441a      	add	r2, r3
 8070c66:	68bb      	ldr	r3, [r7, #8]
 8070c68:	3304      	adds	r3, #4
 8070c6a:	4619      	mov	r1, r3
 8070c6c:	4610      	mov	r0, r2
 8070c6e:	f7fd fff4 	bl	806ec5a <vListInsertEnd>
 8070c72:	e004      	b.n	8070c7e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8070c74:	4b0a      	ldr	r3, [pc, #40]	; (8070ca0 <xTaskPriorityInherit+0xc4>)
 8070c76:	681b      	ldr	r3, [r3, #0]
 8070c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070c7a:	68bb      	ldr	r3, [r7, #8]
 8070c7c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8070c7e:	2301      	movs	r3, #1
 8070c80:	60fb      	str	r3, [r7, #12]
 8070c82:	e008      	b.n	8070c96 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8070c84:	68bb      	ldr	r3, [r7, #8]
 8070c86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8070c88:	4b05      	ldr	r3, [pc, #20]	; (8070ca0 <xTaskPriorityInherit+0xc4>)
 8070c8a:	681b      	ldr	r3, [r3, #0]
 8070c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070c8e:	429a      	cmp	r2, r3
 8070c90:	d201      	bcs.n	8070c96 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8070c92:	2301      	movs	r3, #1
 8070c94:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8070c96:	68fb      	ldr	r3, [r7, #12]
	}
 8070c98:	4618      	mov	r0, r3
 8070c9a:	3710      	adds	r7, #16
 8070c9c:	46bd      	mov	sp, r7
 8070c9e:	bd80      	pop	{r7, pc}
 8070ca0:	20000bd4 	.word	0x20000bd4
 8070ca4:	20000bd8 	.word	0x20000bd8
 8070ca8:	200010b0 	.word	0x200010b0

08070cac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8070cac:	b580      	push	{r7, lr}
 8070cae:	b086      	sub	sp, #24
 8070cb0:	af00      	add	r7, sp, #0
 8070cb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8070cb4:	687b      	ldr	r3, [r7, #4]
 8070cb6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8070cb8:	2300      	movs	r3, #0
 8070cba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8070cbc:	687b      	ldr	r3, [r7, #4]
 8070cbe:	2b00      	cmp	r3, #0
 8070cc0:	d056      	beq.n	8070d70 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8070cc2:	4b2e      	ldr	r3, [pc, #184]	; (8070d7c <xTaskPriorityDisinherit+0xd0>)
 8070cc4:	681b      	ldr	r3, [r3, #0]
 8070cc6:	693a      	ldr	r2, [r7, #16]
 8070cc8:	429a      	cmp	r2, r3
 8070cca:	d00a      	beq.n	8070ce2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8070ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070cd0:	f383 8811 	msr	BASEPRI, r3
 8070cd4:	f3bf 8f6f 	isb	sy
 8070cd8:	f3bf 8f4f 	dsb	sy
 8070cdc:	60fb      	str	r3, [r7, #12]
}
 8070cde:	bf00      	nop
 8070ce0:	e7fe      	b.n	8070ce0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8070ce2:	693b      	ldr	r3, [r7, #16]
 8070ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8070ce6:	2b00      	cmp	r3, #0
 8070ce8:	d10a      	bne.n	8070d00 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8070cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070cee:	f383 8811 	msr	BASEPRI, r3
 8070cf2:	f3bf 8f6f 	isb	sy
 8070cf6:	f3bf 8f4f 	dsb	sy
 8070cfa:	60bb      	str	r3, [r7, #8]
}
 8070cfc:	bf00      	nop
 8070cfe:	e7fe      	b.n	8070cfe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8070d00:	693b      	ldr	r3, [r7, #16]
 8070d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8070d04:	1e5a      	subs	r2, r3, #1
 8070d06:	693b      	ldr	r3, [r7, #16]
 8070d08:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8070d0a:	693b      	ldr	r3, [r7, #16]
 8070d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070d0e:	693b      	ldr	r3, [r7, #16]
 8070d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8070d12:	429a      	cmp	r2, r3
 8070d14:	d02c      	beq.n	8070d70 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8070d16:	693b      	ldr	r3, [r7, #16]
 8070d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8070d1a:	2b00      	cmp	r3, #0
 8070d1c:	d128      	bne.n	8070d70 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8070d1e:	693b      	ldr	r3, [r7, #16]
 8070d20:	3304      	adds	r3, #4
 8070d22:	4618      	mov	r0, r3
 8070d24:	f7fd fff6 	bl	806ed14 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8070d28:	693b      	ldr	r3, [r7, #16]
 8070d2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8070d2c:	693b      	ldr	r3, [r7, #16]
 8070d2e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8070d30:	693b      	ldr	r3, [r7, #16]
 8070d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070d34:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8070d38:	693b      	ldr	r3, [r7, #16]
 8070d3a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8070d3c:	693b      	ldr	r3, [r7, #16]
 8070d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070d40:	4b0f      	ldr	r3, [pc, #60]	; (8070d80 <xTaskPriorityDisinherit+0xd4>)
 8070d42:	681b      	ldr	r3, [r3, #0]
 8070d44:	429a      	cmp	r2, r3
 8070d46:	d903      	bls.n	8070d50 <xTaskPriorityDisinherit+0xa4>
 8070d48:	693b      	ldr	r3, [r7, #16]
 8070d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070d4c:	4a0c      	ldr	r2, [pc, #48]	; (8070d80 <xTaskPriorityDisinherit+0xd4>)
 8070d4e:	6013      	str	r3, [r2, #0]
 8070d50:	693b      	ldr	r3, [r7, #16]
 8070d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070d54:	4613      	mov	r3, r2
 8070d56:	009b      	lsls	r3, r3, #2
 8070d58:	4413      	add	r3, r2
 8070d5a:	009b      	lsls	r3, r3, #2
 8070d5c:	4a09      	ldr	r2, [pc, #36]	; (8070d84 <xTaskPriorityDisinherit+0xd8>)
 8070d5e:	441a      	add	r2, r3
 8070d60:	693b      	ldr	r3, [r7, #16]
 8070d62:	3304      	adds	r3, #4
 8070d64:	4619      	mov	r1, r3
 8070d66:	4610      	mov	r0, r2
 8070d68:	f7fd ff77 	bl	806ec5a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8070d6c:	2301      	movs	r3, #1
 8070d6e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8070d70:	697b      	ldr	r3, [r7, #20]
	}
 8070d72:	4618      	mov	r0, r3
 8070d74:	3718      	adds	r7, #24
 8070d76:	46bd      	mov	sp, r7
 8070d78:	bd80      	pop	{r7, pc}
 8070d7a:	bf00      	nop
 8070d7c:	20000bd4 	.word	0x20000bd4
 8070d80:	200010b0 	.word	0x200010b0
 8070d84:	20000bd8 	.word	0x20000bd8

08070d88 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8070d88:	b580      	push	{r7, lr}
 8070d8a:	b088      	sub	sp, #32
 8070d8c:	af00      	add	r7, sp, #0
 8070d8e:	6078      	str	r0, [r7, #4]
 8070d90:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8070d92:	687b      	ldr	r3, [r7, #4]
 8070d94:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8070d96:	2301      	movs	r3, #1
 8070d98:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8070d9a:	687b      	ldr	r3, [r7, #4]
 8070d9c:	2b00      	cmp	r3, #0
 8070d9e:	d06a      	beq.n	8070e76 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8070da0:	69bb      	ldr	r3, [r7, #24]
 8070da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8070da4:	2b00      	cmp	r3, #0
 8070da6:	d10a      	bne.n	8070dbe <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8070da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070dac:	f383 8811 	msr	BASEPRI, r3
 8070db0:	f3bf 8f6f 	isb	sy
 8070db4:	f3bf 8f4f 	dsb	sy
 8070db8:	60fb      	str	r3, [r7, #12]
}
 8070dba:	bf00      	nop
 8070dbc:	e7fe      	b.n	8070dbc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8070dbe:	69bb      	ldr	r3, [r7, #24]
 8070dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8070dc2:	683a      	ldr	r2, [r7, #0]
 8070dc4:	429a      	cmp	r2, r3
 8070dc6:	d902      	bls.n	8070dce <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8070dc8:	683b      	ldr	r3, [r7, #0]
 8070dca:	61fb      	str	r3, [r7, #28]
 8070dcc:	e002      	b.n	8070dd4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8070dce:	69bb      	ldr	r3, [r7, #24]
 8070dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8070dd2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8070dd4:	69bb      	ldr	r3, [r7, #24]
 8070dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070dd8:	69fa      	ldr	r2, [r7, #28]
 8070dda:	429a      	cmp	r2, r3
 8070ddc:	d04b      	beq.n	8070e76 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8070dde:	69bb      	ldr	r3, [r7, #24]
 8070de0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8070de2:	697a      	ldr	r2, [r7, #20]
 8070de4:	429a      	cmp	r2, r3
 8070de6:	d146      	bne.n	8070e76 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8070de8:	4b25      	ldr	r3, [pc, #148]	; (8070e80 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8070dea:	681b      	ldr	r3, [r3, #0]
 8070dec:	69ba      	ldr	r2, [r7, #24]
 8070dee:	429a      	cmp	r2, r3
 8070df0:	d10a      	bne.n	8070e08 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8070df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070df6:	f383 8811 	msr	BASEPRI, r3
 8070dfa:	f3bf 8f6f 	isb	sy
 8070dfe:	f3bf 8f4f 	dsb	sy
 8070e02:	60bb      	str	r3, [r7, #8]
}
 8070e04:	bf00      	nop
 8070e06:	e7fe      	b.n	8070e06 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8070e08:	69bb      	ldr	r3, [r7, #24]
 8070e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070e0c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8070e0e:	69bb      	ldr	r3, [r7, #24]
 8070e10:	69fa      	ldr	r2, [r7, #28]
 8070e12:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8070e14:	69bb      	ldr	r3, [r7, #24]
 8070e16:	699b      	ldr	r3, [r3, #24]
 8070e18:	2b00      	cmp	r3, #0
 8070e1a:	db04      	blt.n	8070e26 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8070e1c:	69fb      	ldr	r3, [r7, #28]
 8070e1e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8070e22:	69bb      	ldr	r3, [r7, #24]
 8070e24:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8070e26:	69bb      	ldr	r3, [r7, #24]
 8070e28:	6959      	ldr	r1, [r3, #20]
 8070e2a:	693a      	ldr	r2, [r7, #16]
 8070e2c:	4613      	mov	r3, r2
 8070e2e:	009b      	lsls	r3, r3, #2
 8070e30:	4413      	add	r3, r2
 8070e32:	009b      	lsls	r3, r3, #2
 8070e34:	4a13      	ldr	r2, [pc, #76]	; (8070e84 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8070e36:	4413      	add	r3, r2
 8070e38:	4299      	cmp	r1, r3
 8070e3a:	d11c      	bne.n	8070e76 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8070e3c:	69bb      	ldr	r3, [r7, #24]
 8070e3e:	3304      	adds	r3, #4
 8070e40:	4618      	mov	r0, r3
 8070e42:	f7fd ff67 	bl	806ed14 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8070e46:	69bb      	ldr	r3, [r7, #24]
 8070e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070e4a:	4b0f      	ldr	r3, [pc, #60]	; (8070e88 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8070e4c:	681b      	ldr	r3, [r3, #0]
 8070e4e:	429a      	cmp	r2, r3
 8070e50:	d903      	bls.n	8070e5a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8070e52:	69bb      	ldr	r3, [r7, #24]
 8070e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8070e56:	4a0c      	ldr	r2, [pc, #48]	; (8070e88 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8070e58:	6013      	str	r3, [r2, #0]
 8070e5a:	69bb      	ldr	r3, [r7, #24]
 8070e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8070e5e:	4613      	mov	r3, r2
 8070e60:	009b      	lsls	r3, r3, #2
 8070e62:	4413      	add	r3, r2
 8070e64:	009b      	lsls	r3, r3, #2
 8070e66:	4a07      	ldr	r2, [pc, #28]	; (8070e84 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8070e68:	441a      	add	r2, r3
 8070e6a:	69bb      	ldr	r3, [r7, #24]
 8070e6c:	3304      	adds	r3, #4
 8070e6e:	4619      	mov	r1, r3
 8070e70:	4610      	mov	r0, r2
 8070e72:	f7fd fef2 	bl	806ec5a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8070e76:	bf00      	nop
 8070e78:	3720      	adds	r7, #32
 8070e7a:	46bd      	mov	sp, r7
 8070e7c:	bd80      	pop	{r7, pc}
 8070e7e:	bf00      	nop
 8070e80:	20000bd4 	.word	0x20000bd4
 8070e84:	20000bd8 	.word	0x20000bd8
 8070e88:	200010b0 	.word	0x200010b0

08070e8c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8070e8c:	b480      	push	{r7}
 8070e8e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8070e90:	4b07      	ldr	r3, [pc, #28]	; (8070eb0 <pvTaskIncrementMutexHeldCount+0x24>)
 8070e92:	681b      	ldr	r3, [r3, #0]
 8070e94:	2b00      	cmp	r3, #0
 8070e96:	d004      	beq.n	8070ea2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8070e98:	4b05      	ldr	r3, [pc, #20]	; (8070eb0 <pvTaskIncrementMutexHeldCount+0x24>)
 8070e9a:	681b      	ldr	r3, [r3, #0]
 8070e9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8070e9e:	3201      	adds	r2, #1
 8070ea0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8070ea2:	4b03      	ldr	r3, [pc, #12]	; (8070eb0 <pvTaskIncrementMutexHeldCount+0x24>)
 8070ea4:	681b      	ldr	r3, [r3, #0]
	}
 8070ea6:	4618      	mov	r0, r3
 8070ea8:	46bd      	mov	sp, r7
 8070eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8070eae:	4770      	bx	lr
 8070eb0:	20000bd4 	.word	0x20000bd4

08070eb4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8070eb4:	b580      	push	{r7, lr}
 8070eb6:	b086      	sub	sp, #24
 8070eb8:	af00      	add	r7, sp, #0
 8070eba:	60f8      	str	r0, [r7, #12]
 8070ebc:	60b9      	str	r1, [r7, #8]
 8070ebe:	607a      	str	r2, [r7, #4]
 8070ec0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8070ec2:	f000 ff7f 	bl	8071dc4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8070ec6:	4b29      	ldr	r3, [pc, #164]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070ec8:	681b      	ldr	r3, [r3, #0]
 8070eca:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8070ece:	b2db      	uxtb	r3, r3
 8070ed0:	2b02      	cmp	r3, #2
 8070ed2:	d01c      	beq.n	8070f0e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8070ed4:	4b25      	ldr	r3, [pc, #148]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070ed6:	681b      	ldr	r3, [r3, #0]
 8070ed8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8070edc:	68fa      	ldr	r2, [r7, #12]
 8070ede:	43d2      	mvns	r2, r2
 8070ee0:	400a      	ands	r2, r1
 8070ee2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8070ee6:	4b21      	ldr	r3, [pc, #132]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070ee8:	681b      	ldr	r3, [r3, #0]
 8070eea:	2201      	movs	r2, #1
 8070eec:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 8070ef0:	683b      	ldr	r3, [r7, #0]
 8070ef2:	2b00      	cmp	r3, #0
 8070ef4:	d00b      	beq.n	8070f0e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8070ef6:	2101      	movs	r1, #1
 8070ef8:	6838      	ldr	r0, [r7, #0]
 8070efa:	f000 f9dd 	bl	80712b8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8070efe:	4b1c      	ldr	r3, [pc, #112]	; (8070f70 <xTaskNotifyWait+0xbc>)
 8070f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8070f04:	601a      	str	r2, [r3, #0]
 8070f06:	f3bf 8f4f 	dsb	sy
 8070f0a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8070f0e:	f000 ff89 	bl	8071e24 <vPortExitCritical>

		taskENTER_CRITICAL();
 8070f12:	f000 ff57 	bl	8071dc4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8070f16:	687b      	ldr	r3, [r7, #4]
 8070f18:	2b00      	cmp	r3, #0
 8070f1a:	d005      	beq.n	8070f28 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8070f1c:	4b13      	ldr	r3, [pc, #76]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070f1e:	681b      	ldr	r3, [r3, #0]
 8070f20:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8070f24:	687b      	ldr	r3, [r7, #4]
 8070f26:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8070f28:	4b10      	ldr	r3, [pc, #64]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070f2a:	681b      	ldr	r3, [r3, #0]
 8070f2c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8070f30:	b2db      	uxtb	r3, r3
 8070f32:	2b02      	cmp	r3, #2
 8070f34:	d002      	beq.n	8070f3c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8070f36:	2300      	movs	r3, #0
 8070f38:	617b      	str	r3, [r7, #20]
 8070f3a:	e00a      	b.n	8070f52 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8070f3c:	4b0b      	ldr	r3, [pc, #44]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070f3e:	681b      	ldr	r3, [r3, #0]
 8070f40:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8070f44:	68ba      	ldr	r2, [r7, #8]
 8070f46:	43d2      	mvns	r2, r2
 8070f48:	400a      	ands	r2, r1
 8070f4a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 8070f4e:	2301      	movs	r3, #1
 8070f50:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8070f52:	4b06      	ldr	r3, [pc, #24]	; (8070f6c <xTaskNotifyWait+0xb8>)
 8070f54:	681b      	ldr	r3, [r3, #0]
 8070f56:	2200      	movs	r2, #0
 8070f58:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 8070f5c:	f000 ff62 	bl	8071e24 <vPortExitCritical>

		return xReturn;
 8070f60:	697b      	ldr	r3, [r7, #20]
	}
 8070f62:	4618      	mov	r0, r3
 8070f64:	3718      	adds	r7, #24
 8070f66:	46bd      	mov	sp, r7
 8070f68:	bd80      	pop	{r7, pc}
 8070f6a:	bf00      	nop
 8070f6c:	20000bd4 	.word	0x20000bd4
 8070f70:	e000ed04 	.word	0xe000ed04

08070f74 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8070f74:	b580      	push	{r7, lr}
 8070f76:	b08a      	sub	sp, #40	; 0x28
 8070f78:	af00      	add	r7, sp, #0
 8070f7a:	60f8      	str	r0, [r7, #12]
 8070f7c:	60b9      	str	r1, [r7, #8]
 8070f7e:	603b      	str	r3, [r7, #0]
 8070f80:	4613      	mov	r3, r2
 8070f82:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8070f84:	2301      	movs	r3, #1
 8070f86:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8070f88:	68fb      	ldr	r3, [r7, #12]
 8070f8a:	2b00      	cmp	r3, #0
 8070f8c:	d10a      	bne.n	8070fa4 <xTaskGenericNotify+0x30>
	__asm volatile
 8070f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8070f92:	f383 8811 	msr	BASEPRI, r3
 8070f96:	f3bf 8f6f 	isb	sy
 8070f9a:	f3bf 8f4f 	dsb	sy
 8070f9e:	61bb      	str	r3, [r7, #24]
}
 8070fa0:	bf00      	nop
 8070fa2:	e7fe      	b.n	8070fa2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8070fa4:	68fb      	ldr	r3, [r7, #12]
 8070fa6:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8070fa8:	f000 ff0c 	bl	8071dc4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8070fac:	683b      	ldr	r3, [r7, #0]
 8070fae:	2b00      	cmp	r3, #0
 8070fb0:	d004      	beq.n	8070fbc <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8070fb2:	6a3b      	ldr	r3, [r7, #32]
 8070fb4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8070fb8:	683b      	ldr	r3, [r7, #0]
 8070fba:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8070fbc:	6a3b      	ldr	r3, [r7, #32]
 8070fbe:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8070fc2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8070fc4:	6a3b      	ldr	r3, [r7, #32]
 8070fc6:	2202      	movs	r2, #2
 8070fc8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 8070fcc:	79fb      	ldrb	r3, [r7, #7]
 8070fce:	2b04      	cmp	r3, #4
 8070fd0:	d82d      	bhi.n	807102e <xTaskGenericNotify+0xba>
 8070fd2:	a201      	add	r2, pc, #4	; (adr r2, 8070fd8 <xTaskGenericNotify+0x64>)
 8070fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8070fd8:	08071051 	.word	0x08071051
 8070fdc:	08070fed 	.word	0x08070fed
 8070fe0:	08070fff 	.word	0x08070fff
 8070fe4:	0807100f 	.word	0x0807100f
 8070fe8:	08071019 	.word	0x08071019
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8070fec:	6a3b      	ldr	r3, [r7, #32]
 8070fee:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8070ff2:	68bb      	ldr	r3, [r7, #8]
 8070ff4:	431a      	orrs	r2, r3
 8070ff6:	6a3b      	ldr	r3, [r7, #32]
 8070ff8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8070ffc:	e02b      	b.n	8071056 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8070ffe:	6a3b      	ldr	r3, [r7, #32]
 8071000:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8071004:	1c5a      	adds	r2, r3, #1
 8071006:	6a3b      	ldr	r3, [r7, #32]
 8071008:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 807100c:	e023      	b.n	8071056 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 807100e:	6a3b      	ldr	r3, [r7, #32]
 8071010:	68ba      	ldr	r2, [r7, #8]
 8071012:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8071016:	e01e      	b.n	8071056 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8071018:	7ffb      	ldrb	r3, [r7, #31]
 807101a:	2b02      	cmp	r3, #2
 807101c:	d004      	beq.n	8071028 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 807101e:	6a3b      	ldr	r3, [r7, #32]
 8071020:	68ba      	ldr	r2, [r7, #8]
 8071022:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8071026:	e016      	b.n	8071056 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 8071028:	2300      	movs	r3, #0
 807102a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 807102c:	e013      	b.n	8071056 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 807102e:	6a3b      	ldr	r3, [r7, #32]
 8071030:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8071034:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8071038:	d00c      	beq.n	8071054 <xTaskGenericNotify+0xe0>
	__asm volatile
 807103a:	f04f 0350 	mov.w	r3, #80	; 0x50
 807103e:	f383 8811 	msr	BASEPRI, r3
 8071042:	f3bf 8f6f 	isb	sy
 8071046:	f3bf 8f4f 	dsb	sy
 807104a:	617b      	str	r3, [r7, #20]
}
 807104c:	bf00      	nop
 807104e:	e7fe      	b.n	807104e <xTaskGenericNotify+0xda>
					break;
 8071050:	bf00      	nop
 8071052:	e000      	b.n	8071056 <xTaskGenericNotify+0xe2>

					break;
 8071054:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8071056:	7ffb      	ldrb	r3, [r7, #31]
 8071058:	2b01      	cmp	r3, #1
 807105a:	d13a      	bne.n	80710d2 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 807105c:	6a3b      	ldr	r3, [r7, #32]
 807105e:	3304      	adds	r3, #4
 8071060:	4618      	mov	r0, r3
 8071062:	f7fd fe57 	bl	806ed14 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8071066:	6a3b      	ldr	r3, [r7, #32]
 8071068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 807106a:	4b1d      	ldr	r3, [pc, #116]	; (80710e0 <xTaskGenericNotify+0x16c>)
 807106c:	681b      	ldr	r3, [r3, #0]
 807106e:	429a      	cmp	r2, r3
 8071070:	d903      	bls.n	807107a <xTaskGenericNotify+0x106>
 8071072:	6a3b      	ldr	r3, [r7, #32]
 8071074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8071076:	4a1a      	ldr	r2, [pc, #104]	; (80710e0 <xTaskGenericNotify+0x16c>)
 8071078:	6013      	str	r3, [r2, #0]
 807107a:	6a3b      	ldr	r3, [r7, #32]
 807107c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 807107e:	4613      	mov	r3, r2
 8071080:	009b      	lsls	r3, r3, #2
 8071082:	4413      	add	r3, r2
 8071084:	009b      	lsls	r3, r3, #2
 8071086:	4a17      	ldr	r2, [pc, #92]	; (80710e4 <xTaskGenericNotify+0x170>)
 8071088:	441a      	add	r2, r3
 807108a:	6a3b      	ldr	r3, [r7, #32]
 807108c:	3304      	adds	r3, #4
 807108e:	4619      	mov	r1, r3
 8071090:	4610      	mov	r0, r2
 8071092:	f7fd fde2 	bl	806ec5a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8071096:	6a3b      	ldr	r3, [r7, #32]
 8071098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 807109a:	2b00      	cmp	r3, #0
 807109c:	d00a      	beq.n	80710b4 <xTaskGenericNotify+0x140>
	__asm volatile
 807109e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80710a2:	f383 8811 	msr	BASEPRI, r3
 80710a6:	f3bf 8f6f 	isb	sy
 80710aa:	f3bf 8f4f 	dsb	sy
 80710ae:	613b      	str	r3, [r7, #16]
}
 80710b0:	bf00      	nop
 80710b2:	e7fe      	b.n	80710b2 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80710b4:	6a3b      	ldr	r3, [r7, #32]
 80710b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80710b8:	4b0b      	ldr	r3, [pc, #44]	; (80710e8 <xTaskGenericNotify+0x174>)
 80710ba:	681b      	ldr	r3, [r3, #0]
 80710bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80710be:	429a      	cmp	r2, r3
 80710c0:	d907      	bls.n	80710d2 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80710c2:	4b0a      	ldr	r3, [pc, #40]	; (80710ec <xTaskGenericNotify+0x178>)
 80710c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80710c8:	601a      	str	r2, [r3, #0]
 80710ca:	f3bf 8f4f 	dsb	sy
 80710ce:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80710d2:	f000 fea7 	bl	8071e24 <vPortExitCritical>

		return xReturn;
 80710d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80710d8:	4618      	mov	r0, r3
 80710da:	3728      	adds	r7, #40	; 0x28
 80710dc:	46bd      	mov	sp, r7
 80710de:	bd80      	pop	{r7, pc}
 80710e0:	200010b0 	.word	0x200010b0
 80710e4:	20000bd8 	.word	0x20000bd8
 80710e8:	20000bd4 	.word	0x20000bd4
 80710ec:	e000ed04 	.word	0xe000ed04

080710f0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80710f0:	b580      	push	{r7, lr}
 80710f2:	b08e      	sub	sp, #56	; 0x38
 80710f4:	af00      	add	r7, sp, #0
 80710f6:	60f8      	str	r0, [r7, #12]
 80710f8:	60b9      	str	r1, [r7, #8]
 80710fa:	603b      	str	r3, [r7, #0]
 80710fc:	4613      	mov	r3, r2
 80710fe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8071100:	2301      	movs	r3, #1
 8071102:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8071104:	68fb      	ldr	r3, [r7, #12]
 8071106:	2b00      	cmp	r3, #0
 8071108:	d10a      	bne.n	8071120 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 807110a:	f04f 0350 	mov.w	r3, #80	; 0x50
 807110e:	f383 8811 	msr	BASEPRI, r3
 8071112:	f3bf 8f6f 	isb	sy
 8071116:	f3bf 8f4f 	dsb	sy
 807111a:	627b      	str	r3, [r7, #36]	; 0x24
}
 807111c:	bf00      	nop
 807111e:	e7fe      	b.n	807111e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8071120:	f000 ff32 	bl	8071f88 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8071124:	68fb      	ldr	r3, [r7, #12]
 8071126:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8071128:	f3ef 8211 	mrs	r2, BASEPRI
 807112c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071130:	f383 8811 	msr	BASEPRI, r3
 8071134:	f3bf 8f6f 	isb	sy
 8071138:	f3bf 8f4f 	dsb	sy
 807113c:	623a      	str	r2, [r7, #32]
 807113e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8071140:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8071142:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8071144:	683b      	ldr	r3, [r7, #0]
 8071146:	2b00      	cmp	r3, #0
 8071148:	d004      	beq.n	8071154 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 807114a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807114c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8071150:	683b      	ldr	r3, [r7, #0]
 8071152:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8071154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071156:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 807115a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 807115e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071160:	2202      	movs	r2, #2
 8071162:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 8071166:	79fb      	ldrb	r3, [r7, #7]
 8071168:	2b04      	cmp	r3, #4
 807116a:	d82f      	bhi.n	80711cc <xTaskGenericNotifyFromISR+0xdc>
 807116c:	a201      	add	r2, pc, #4	; (adr r2, 8071174 <xTaskGenericNotifyFromISR+0x84>)
 807116e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8071172:	bf00      	nop
 8071174:	080711ef 	.word	0x080711ef
 8071178:	08071189 	.word	0x08071189
 807117c:	0807119b 	.word	0x0807119b
 8071180:	080711ab 	.word	0x080711ab
 8071184:	080711b5 	.word	0x080711b5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8071188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807118a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 807118e:	68bb      	ldr	r3, [r7, #8]
 8071190:	431a      	orrs	r2, r3
 8071192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071194:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8071198:	e02c      	b.n	80711f4 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 807119a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807119c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80711a0:	1c5a      	adds	r2, r3, #1
 80711a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80711a4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 80711a8:	e024      	b.n	80711f4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80711aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80711ac:	68ba      	ldr	r2, [r7, #8]
 80711ae:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 80711b2:	e01f      	b.n	80711f4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80711b4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80711b8:	2b02      	cmp	r3, #2
 80711ba:	d004      	beq.n	80711c6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80711bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80711be:	68ba      	ldr	r2, [r7, #8]
 80711c0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80711c4:	e016      	b.n	80711f4 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 80711c6:	2300      	movs	r3, #0
 80711c8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80711ca:	e013      	b.n	80711f4 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80711cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80711ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80711d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80711d6:	d00c      	beq.n	80711f2 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80711d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80711dc:	f383 8811 	msr	BASEPRI, r3
 80711e0:	f3bf 8f6f 	isb	sy
 80711e4:	f3bf 8f4f 	dsb	sy
 80711e8:	61bb      	str	r3, [r7, #24]
}
 80711ea:	bf00      	nop
 80711ec:	e7fe      	b.n	80711ec <xTaskGenericNotifyFromISR+0xfc>
					break;
 80711ee:	bf00      	nop
 80711f0:	e000      	b.n	80711f4 <xTaskGenericNotifyFromISR+0x104>
					break;
 80711f2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80711f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80711f8:	2b01      	cmp	r3, #1
 80711fa:	d146      	bne.n	807128a <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80711fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80711fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8071200:	2b00      	cmp	r3, #0
 8071202:	d00a      	beq.n	807121a <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 8071204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071208:	f383 8811 	msr	BASEPRI, r3
 807120c:	f3bf 8f6f 	isb	sy
 8071210:	f3bf 8f4f 	dsb	sy
 8071214:	617b      	str	r3, [r7, #20]
}
 8071216:	bf00      	nop
 8071218:	e7fe      	b.n	8071218 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 807121a:	4b21      	ldr	r3, [pc, #132]	; (80712a0 <xTaskGenericNotifyFromISR+0x1b0>)
 807121c:	681b      	ldr	r3, [r3, #0]
 807121e:	2b00      	cmp	r3, #0
 8071220:	d11d      	bne.n	807125e <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8071222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071224:	3304      	adds	r3, #4
 8071226:	4618      	mov	r0, r3
 8071228:	f7fd fd74 	bl	806ed14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 807122c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807122e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8071230:	4b1c      	ldr	r3, [pc, #112]	; (80712a4 <xTaskGenericNotifyFromISR+0x1b4>)
 8071232:	681b      	ldr	r3, [r3, #0]
 8071234:	429a      	cmp	r2, r3
 8071236:	d903      	bls.n	8071240 <xTaskGenericNotifyFromISR+0x150>
 8071238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807123a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807123c:	4a19      	ldr	r2, [pc, #100]	; (80712a4 <xTaskGenericNotifyFromISR+0x1b4>)
 807123e:	6013      	str	r3, [r2, #0]
 8071240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8071244:	4613      	mov	r3, r2
 8071246:	009b      	lsls	r3, r3, #2
 8071248:	4413      	add	r3, r2
 807124a:	009b      	lsls	r3, r3, #2
 807124c:	4a16      	ldr	r2, [pc, #88]	; (80712a8 <xTaskGenericNotifyFromISR+0x1b8>)
 807124e:	441a      	add	r2, r3
 8071250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071252:	3304      	adds	r3, #4
 8071254:	4619      	mov	r1, r3
 8071256:	4610      	mov	r0, r2
 8071258:	f7fd fcff 	bl	806ec5a <vListInsertEnd>
 807125c:	e005      	b.n	807126a <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 807125e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8071260:	3318      	adds	r3, #24
 8071262:	4619      	mov	r1, r3
 8071264:	4811      	ldr	r0, [pc, #68]	; (80712ac <xTaskGenericNotifyFromISR+0x1bc>)
 8071266:	f7fd fcf8 	bl	806ec5a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 807126a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807126c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 807126e:	4b10      	ldr	r3, [pc, #64]	; (80712b0 <xTaskGenericNotifyFromISR+0x1c0>)
 8071270:	681b      	ldr	r3, [r3, #0]
 8071272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8071274:	429a      	cmp	r2, r3
 8071276:	d908      	bls.n	807128a <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8071278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 807127a:	2b00      	cmp	r3, #0
 807127c:	d002      	beq.n	8071284 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 807127e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8071280:	2201      	movs	r2, #1
 8071282:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8071284:	4b0b      	ldr	r3, [pc, #44]	; (80712b4 <xTaskGenericNotifyFromISR+0x1c4>)
 8071286:	2201      	movs	r2, #1
 8071288:	601a      	str	r2, [r3, #0]
 807128a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 807128c:	613b      	str	r3, [r7, #16]
	__asm volatile
 807128e:	693b      	ldr	r3, [r7, #16]
 8071290:	f383 8811 	msr	BASEPRI, r3
}
 8071294:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8071296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8071298:	4618      	mov	r0, r3
 807129a:	3738      	adds	r7, #56	; 0x38
 807129c:	46bd      	mov	sp, r7
 807129e:	bd80      	pop	{r7, pc}
 80712a0:	200010d0 	.word	0x200010d0
 80712a4:	200010b0 	.word	0x200010b0
 80712a8:	20000bd8 	.word	0x20000bd8
 80712ac:	20001068 	.word	0x20001068
 80712b0:	20000bd4 	.word	0x20000bd4
 80712b4:	200010bc 	.word	0x200010bc

080712b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80712b8:	b580      	push	{r7, lr}
 80712ba:	b084      	sub	sp, #16
 80712bc:	af00      	add	r7, sp, #0
 80712be:	6078      	str	r0, [r7, #4]
 80712c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80712c2:	4b21      	ldr	r3, [pc, #132]	; (8071348 <prvAddCurrentTaskToDelayedList+0x90>)
 80712c4:	681b      	ldr	r3, [r3, #0]
 80712c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80712c8:	4b20      	ldr	r3, [pc, #128]	; (807134c <prvAddCurrentTaskToDelayedList+0x94>)
 80712ca:	681b      	ldr	r3, [r3, #0]
 80712cc:	3304      	adds	r3, #4
 80712ce:	4618      	mov	r0, r3
 80712d0:	f7fd fd20 	bl	806ed14 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80712d4:	687b      	ldr	r3, [r7, #4]
 80712d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80712da:	d10a      	bne.n	80712f2 <prvAddCurrentTaskToDelayedList+0x3a>
 80712dc:	683b      	ldr	r3, [r7, #0]
 80712de:	2b00      	cmp	r3, #0
 80712e0:	d007      	beq.n	80712f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80712e2:	4b1a      	ldr	r3, [pc, #104]	; (807134c <prvAddCurrentTaskToDelayedList+0x94>)
 80712e4:	681b      	ldr	r3, [r3, #0]
 80712e6:	3304      	adds	r3, #4
 80712e8:	4619      	mov	r1, r3
 80712ea:	4819      	ldr	r0, [pc, #100]	; (8071350 <prvAddCurrentTaskToDelayedList+0x98>)
 80712ec:	f7fd fcb5 	bl	806ec5a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80712f0:	e026      	b.n	8071340 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80712f2:	68fa      	ldr	r2, [r7, #12]
 80712f4:	687b      	ldr	r3, [r7, #4]
 80712f6:	4413      	add	r3, r2
 80712f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80712fa:	4b14      	ldr	r3, [pc, #80]	; (807134c <prvAddCurrentTaskToDelayedList+0x94>)
 80712fc:	681b      	ldr	r3, [r3, #0]
 80712fe:	68ba      	ldr	r2, [r7, #8]
 8071300:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8071302:	68ba      	ldr	r2, [r7, #8]
 8071304:	68fb      	ldr	r3, [r7, #12]
 8071306:	429a      	cmp	r2, r3
 8071308:	d209      	bcs.n	807131e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 807130a:	4b12      	ldr	r3, [pc, #72]	; (8071354 <prvAddCurrentTaskToDelayedList+0x9c>)
 807130c:	681a      	ldr	r2, [r3, #0]
 807130e:	4b0f      	ldr	r3, [pc, #60]	; (807134c <prvAddCurrentTaskToDelayedList+0x94>)
 8071310:	681b      	ldr	r3, [r3, #0]
 8071312:	3304      	adds	r3, #4
 8071314:	4619      	mov	r1, r3
 8071316:	4610      	mov	r0, r2
 8071318:	f7fd fcc3 	bl	806eca2 <vListInsert>
}
 807131c:	e010      	b.n	8071340 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 807131e:	4b0e      	ldr	r3, [pc, #56]	; (8071358 <prvAddCurrentTaskToDelayedList+0xa0>)
 8071320:	681a      	ldr	r2, [r3, #0]
 8071322:	4b0a      	ldr	r3, [pc, #40]	; (807134c <prvAddCurrentTaskToDelayedList+0x94>)
 8071324:	681b      	ldr	r3, [r3, #0]
 8071326:	3304      	adds	r3, #4
 8071328:	4619      	mov	r1, r3
 807132a:	4610      	mov	r0, r2
 807132c:	f7fd fcb9 	bl	806eca2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8071330:	4b0a      	ldr	r3, [pc, #40]	; (807135c <prvAddCurrentTaskToDelayedList+0xa4>)
 8071332:	681b      	ldr	r3, [r3, #0]
 8071334:	68ba      	ldr	r2, [r7, #8]
 8071336:	429a      	cmp	r2, r3
 8071338:	d202      	bcs.n	8071340 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 807133a:	4a08      	ldr	r2, [pc, #32]	; (807135c <prvAddCurrentTaskToDelayedList+0xa4>)
 807133c:	68bb      	ldr	r3, [r7, #8]
 807133e:	6013      	str	r3, [r2, #0]
}
 8071340:	bf00      	nop
 8071342:	3710      	adds	r7, #16
 8071344:	46bd      	mov	sp, r7
 8071346:	bd80      	pop	{r7, pc}
 8071348:	200010ac 	.word	0x200010ac
 807134c:	20000bd4 	.word	0x20000bd4
 8071350:	20001094 	.word	0x20001094
 8071354:	20001064 	.word	0x20001064
 8071358:	20001060 	.word	0x20001060
 807135c:	200010c8 	.word	0x200010c8

08071360 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8071360:	b580      	push	{r7, lr}
 8071362:	b08a      	sub	sp, #40	; 0x28
 8071364:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8071366:	2300      	movs	r3, #0
 8071368:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 807136a:	f000 fba1 	bl	8071ab0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 807136e:	4b1c      	ldr	r3, [pc, #112]	; (80713e0 <xTimerCreateTimerTask+0x80>)
 8071370:	681b      	ldr	r3, [r3, #0]
 8071372:	2b00      	cmp	r3, #0
 8071374:	d021      	beq.n	80713ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8071376:	2300      	movs	r3, #0
 8071378:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 807137a:	2300      	movs	r3, #0
 807137c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 807137e:	1d3a      	adds	r2, r7, #4
 8071380:	f107 0108 	add.w	r1, r7, #8
 8071384:	f107 030c 	add.w	r3, r7, #12
 8071388:	4618      	mov	r0, r3
 807138a:	f7fd fc1f 	bl	806ebcc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 807138e:	6879      	ldr	r1, [r7, #4]
 8071390:	68bb      	ldr	r3, [r7, #8]
 8071392:	68fa      	ldr	r2, [r7, #12]
 8071394:	9202      	str	r2, [sp, #8]
 8071396:	9301      	str	r3, [sp, #4]
 8071398:	2302      	movs	r3, #2
 807139a:	9300      	str	r3, [sp, #0]
 807139c:	2300      	movs	r3, #0
 807139e:	460a      	mov	r2, r1
 80713a0:	4910      	ldr	r1, [pc, #64]	; (80713e4 <xTimerCreateTimerTask+0x84>)
 80713a2:	4811      	ldr	r0, [pc, #68]	; (80713e8 <xTimerCreateTimerTask+0x88>)
 80713a4:	f7fe fda4 	bl	806fef0 <xTaskCreateStatic>
 80713a8:	4603      	mov	r3, r0
 80713aa:	4a10      	ldr	r2, [pc, #64]	; (80713ec <xTimerCreateTimerTask+0x8c>)
 80713ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80713ae:	4b0f      	ldr	r3, [pc, #60]	; (80713ec <xTimerCreateTimerTask+0x8c>)
 80713b0:	681b      	ldr	r3, [r3, #0]
 80713b2:	2b00      	cmp	r3, #0
 80713b4:	d001      	beq.n	80713ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80713b6:	2301      	movs	r3, #1
 80713b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80713ba:	697b      	ldr	r3, [r7, #20]
 80713bc:	2b00      	cmp	r3, #0
 80713be:	d10a      	bne.n	80713d6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80713c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80713c4:	f383 8811 	msr	BASEPRI, r3
 80713c8:	f3bf 8f6f 	isb	sy
 80713cc:	f3bf 8f4f 	dsb	sy
 80713d0:	613b      	str	r3, [r7, #16]
}
 80713d2:	bf00      	nop
 80713d4:	e7fe      	b.n	80713d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80713d6:	697b      	ldr	r3, [r7, #20]
}
 80713d8:	4618      	mov	r0, r3
 80713da:	3718      	adds	r7, #24
 80713dc:	46bd      	mov	sp, r7
 80713de:	bd80      	pop	{r7, pc}
 80713e0:	20001104 	.word	0x20001104
 80713e4:	08077384 	.word	0x08077384
 80713e8:	08071659 	.word	0x08071659
 80713ec:	20001108 	.word	0x20001108

080713f0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80713f0:	b580      	push	{r7, lr}
 80713f2:	b088      	sub	sp, #32
 80713f4:	af02      	add	r7, sp, #8
 80713f6:	60f8      	str	r0, [r7, #12]
 80713f8:	60b9      	str	r1, [r7, #8]
 80713fa:	607a      	str	r2, [r7, #4]
 80713fc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80713fe:	202c      	movs	r0, #44	; 0x2c
 8071400:	f000 fe02 	bl	8072008 <pvPortMalloc>
 8071404:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8071406:	697b      	ldr	r3, [r7, #20]
 8071408:	2b00      	cmp	r3, #0
 807140a:	d00d      	beq.n	8071428 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 807140c:	697b      	ldr	r3, [r7, #20]
 807140e:	2200      	movs	r2, #0
 8071410:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8071414:	697b      	ldr	r3, [r7, #20]
 8071416:	9301      	str	r3, [sp, #4]
 8071418:	6a3b      	ldr	r3, [r7, #32]
 807141a:	9300      	str	r3, [sp, #0]
 807141c:	683b      	ldr	r3, [r7, #0]
 807141e:	687a      	ldr	r2, [r7, #4]
 8071420:	68b9      	ldr	r1, [r7, #8]
 8071422:	68f8      	ldr	r0, [r7, #12]
 8071424:	f000 f843 	bl	80714ae <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8071428:	697b      	ldr	r3, [r7, #20]
	}
 807142a:	4618      	mov	r0, r3
 807142c:	3718      	adds	r7, #24
 807142e:	46bd      	mov	sp, r7
 8071430:	bd80      	pop	{r7, pc}

08071432 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8071432:	b580      	push	{r7, lr}
 8071434:	b08a      	sub	sp, #40	; 0x28
 8071436:	af02      	add	r7, sp, #8
 8071438:	60f8      	str	r0, [r7, #12]
 807143a:	60b9      	str	r1, [r7, #8]
 807143c:	607a      	str	r2, [r7, #4]
 807143e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8071440:	232c      	movs	r3, #44	; 0x2c
 8071442:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8071444:	693b      	ldr	r3, [r7, #16]
 8071446:	2b2c      	cmp	r3, #44	; 0x2c
 8071448:	d00a      	beq.n	8071460 <xTimerCreateStatic+0x2e>
	__asm volatile
 807144a:	f04f 0350 	mov.w	r3, #80	; 0x50
 807144e:	f383 8811 	msr	BASEPRI, r3
 8071452:	f3bf 8f6f 	isb	sy
 8071456:	f3bf 8f4f 	dsb	sy
 807145a:	61bb      	str	r3, [r7, #24]
}
 807145c:	bf00      	nop
 807145e:	e7fe      	b.n	807145e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8071460:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8071462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8071464:	2b00      	cmp	r3, #0
 8071466:	d10a      	bne.n	807147e <xTimerCreateStatic+0x4c>
	__asm volatile
 8071468:	f04f 0350 	mov.w	r3, #80	; 0x50
 807146c:	f383 8811 	msr	BASEPRI, r3
 8071470:	f3bf 8f6f 	isb	sy
 8071474:	f3bf 8f4f 	dsb	sy
 8071478:	617b      	str	r3, [r7, #20]
}
 807147a:	bf00      	nop
 807147c:	e7fe      	b.n	807147c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 807147e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8071480:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8071482:	69fb      	ldr	r3, [r7, #28]
 8071484:	2b00      	cmp	r3, #0
 8071486:	d00d      	beq.n	80714a4 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8071488:	69fb      	ldr	r3, [r7, #28]
 807148a:	2202      	movs	r2, #2
 807148c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8071490:	69fb      	ldr	r3, [r7, #28]
 8071492:	9301      	str	r3, [sp, #4]
 8071494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071496:	9300      	str	r3, [sp, #0]
 8071498:	683b      	ldr	r3, [r7, #0]
 807149a:	687a      	ldr	r2, [r7, #4]
 807149c:	68b9      	ldr	r1, [r7, #8]
 807149e:	68f8      	ldr	r0, [r7, #12]
 80714a0:	f000 f805 	bl	80714ae <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80714a4:	69fb      	ldr	r3, [r7, #28]
	}
 80714a6:	4618      	mov	r0, r3
 80714a8:	3720      	adds	r7, #32
 80714aa:	46bd      	mov	sp, r7
 80714ac:	bd80      	pop	{r7, pc}

080714ae <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80714ae:	b580      	push	{r7, lr}
 80714b0:	b086      	sub	sp, #24
 80714b2:	af00      	add	r7, sp, #0
 80714b4:	60f8      	str	r0, [r7, #12]
 80714b6:	60b9      	str	r1, [r7, #8]
 80714b8:	607a      	str	r2, [r7, #4]
 80714ba:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80714bc:	68bb      	ldr	r3, [r7, #8]
 80714be:	2b00      	cmp	r3, #0
 80714c0:	d10a      	bne.n	80714d8 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 80714c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80714c6:	f383 8811 	msr	BASEPRI, r3
 80714ca:	f3bf 8f6f 	isb	sy
 80714ce:	f3bf 8f4f 	dsb	sy
 80714d2:	617b      	str	r3, [r7, #20]
}
 80714d4:	bf00      	nop
 80714d6:	e7fe      	b.n	80714d6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80714d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80714da:	2b00      	cmp	r3, #0
 80714dc:	d01e      	beq.n	807151c <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80714de:	f000 fae7 	bl	8071ab0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80714e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80714e4:	68fa      	ldr	r2, [r7, #12]
 80714e6:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80714e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80714ea:	68ba      	ldr	r2, [r7, #8]
 80714ec:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80714ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80714f0:	683a      	ldr	r2, [r7, #0]
 80714f2:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80714f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80714f6:	6a3a      	ldr	r2, [r7, #32]
 80714f8:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80714fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80714fc:	3304      	adds	r3, #4
 80714fe:	4618      	mov	r0, r3
 8071500:	f7fd fb9e 	bl	806ec40 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8071504:	687b      	ldr	r3, [r7, #4]
 8071506:	2b00      	cmp	r3, #0
 8071508:	d008      	beq.n	807151c <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 807150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807150c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8071510:	f043 0304 	orr.w	r3, r3, #4
 8071514:	b2da      	uxtb	r2, r3
 8071516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8071518:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 807151c:	bf00      	nop
 807151e:	3718      	adds	r7, #24
 8071520:	46bd      	mov	sp, r7
 8071522:	bd80      	pop	{r7, pc}

08071524 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8071524:	b580      	push	{r7, lr}
 8071526:	b08a      	sub	sp, #40	; 0x28
 8071528:	af00      	add	r7, sp, #0
 807152a:	60f8      	str	r0, [r7, #12]
 807152c:	60b9      	str	r1, [r7, #8]
 807152e:	607a      	str	r2, [r7, #4]
 8071530:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8071532:	2300      	movs	r3, #0
 8071534:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8071536:	68fb      	ldr	r3, [r7, #12]
 8071538:	2b00      	cmp	r3, #0
 807153a:	d10a      	bne.n	8071552 <xTimerGenericCommand+0x2e>
	__asm volatile
 807153c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071540:	f383 8811 	msr	BASEPRI, r3
 8071544:	f3bf 8f6f 	isb	sy
 8071548:	f3bf 8f4f 	dsb	sy
 807154c:	623b      	str	r3, [r7, #32]
}
 807154e:	bf00      	nop
 8071550:	e7fe      	b.n	8071550 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8071552:	4b1a      	ldr	r3, [pc, #104]	; (80715bc <xTimerGenericCommand+0x98>)
 8071554:	681b      	ldr	r3, [r3, #0]
 8071556:	2b00      	cmp	r3, #0
 8071558:	d02a      	beq.n	80715b0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 807155a:	68bb      	ldr	r3, [r7, #8]
 807155c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 807155e:	687b      	ldr	r3, [r7, #4]
 8071560:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8071562:	68fb      	ldr	r3, [r7, #12]
 8071564:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8071566:	68bb      	ldr	r3, [r7, #8]
 8071568:	2b05      	cmp	r3, #5
 807156a:	dc18      	bgt.n	807159e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 807156c:	f7ff fb18 	bl	8070ba0 <xTaskGetSchedulerState>
 8071570:	4603      	mov	r3, r0
 8071572:	2b02      	cmp	r3, #2
 8071574:	d109      	bne.n	807158a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8071576:	4b11      	ldr	r3, [pc, #68]	; (80715bc <xTimerGenericCommand+0x98>)
 8071578:	6818      	ldr	r0, [r3, #0]
 807157a:	f107 0110 	add.w	r1, r7, #16
 807157e:	2300      	movs	r3, #0
 8071580:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8071582:	f7fd fe4f 	bl	806f224 <xQueueGenericSend>
 8071586:	6278      	str	r0, [r7, #36]	; 0x24
 8071588:	e012      	b.n	80715b0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 807158a:	4b0c      	ldr	r3, [pc, #48]	; (80715bc <xTimerGenericCommand+0x98>)
 807158c:	6818      	ldr	r0, [r3, #0]
 807158e:	f107 0110 	add.w	r1, r7, #16
 8071592:	2300      	movs	r3, #0
 8071594:	2200      	movs	r2, #0
 8071596:	f7fd fe45 	bl	806f224 <xQueueGenericSend>
 807159a:	6278      	str	r0, [r7, #36]	; 0x24
 807159c:	e008      	b.n	80715b0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 807159e:	4b07      	ldr	r3, [pc, #28]	; (80715bc <xTimerGenericCommand+0x98>)
 80715a0:	6818      	ldr	r0, [r3, #0]
 80715a2:	f107 0110 	add.w	r1, r7, #16
 80715a6:	2300      	movs	r3, #0
 80715a8:	683a      	ldr	r2, [r7, #0]
 80715aa:	f7fd ff39 	bl	806f420 <xQueueGenericSendFromISR>
 80715ae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80715b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80715b2:	4618      	mov	r0, r3
 80715b4:	3728      	adds	r7, #40	; 0x28
 80715b6:	46bd      	mov	sp, r7
 80715b8:	bd80      	pop	{r7, pc}
 80715ba:	bf00      	nop
 80715bc:	20001104 	.word	0x20001104

080715c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80715c0:	b580      	push	{r7, lr}
 80715c2:	b088      	sub	sp, #32
 80715c4:	af02      	add	r7, sp, #8
 80715c6:	6078      	str	r0, [r7, #4]
 80715c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80715ca:	4b22      	ldr	r3, [pc, #136]	; (8071654 <prvProcessExpiredTimer+0x94>)
 80715cc:	681b      	ldr	r3, [r3, #0]
 80715ce:	68db      	ldr	r3, [r3, #12]
 80715d0:	68db      	ldr	r3, [r3, #12]
 80715d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80715d4:	697b      	ldr	r3, [r7, #20]
 80715d6:	3304      	adds	r3, #4
 80715d8:	4618      	mov	r0, r3
 80715da:	f7fd fb9b 	bl	806ed14 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80715de:	697b      	ldr	r3, [r7, #20]
 80715e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80715e4:	f003 0304 	and.w	r3, r3, #4
 80715e8:	2b00      	cmp	r3, #0
 80715ea:	d022      	beq.n	8071632 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80715ec:	697b      	ldr	r3, [r7, #20]
 80715ee:	699a      	ldr	r2, [r3, #24]
 80715f0:	687b      	ldr	r3, [r7, #4]
 80715f2:	18d1      	adds	r1, r2, r3
 80715f4:	687b      	ldr	r3, [r7, #4]
 80715f6:	683a      	ldr	r2, [r7, #0]
 80715f8:	6978      	ldr	r0, [r7, #20]
 80715fa:	f000 f8d1 	bl	80717a0 <prvInsertTimerInActiveList>
 80715fe:	4603      	mov	r3, r0
 8071600:	2b00      	cmp	r3, #0
 8071602:	d01f      	beq.n	8071644 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8071604:	2300      	movs	r3, #0
 8071606:	9300      	str	r3, [sp, #0]
 8071608:	2300      	movs	r3, #0
 807160a:	687a      	ldr	r2, [r7, #4]
 807160c:	2100      	movs	r1, #0
 807160e:	6978      	ldr	r0, [r7, #20]
 8071610:	f7ff ff88 	bl	8071524 <xTimerGenericCommand>
 8071614:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8071616:	693b      	ldr	r3, [r7, #16]
 8071618:	2b00      	cmp	r3, #0
 807161a:	d113      	bne.n	8071644 <prvProcessExpiredTimer+0x84>
	__asm volatile
 807161c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071620:	f383 8811 	msr	BASEPRI, r3
 8071624:	f3bf 8f6f 	isb	sy
 8071628:	f3bf 8f4f 	dsb	sy
 807162c:	60fb      	str	r3, [r7, #12]
}
 807162e:	bf00      	nop
 8071630:	e7fe      	b.n	8071630 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8071632:	697b      	ldr	r3, [r7, #20]
 8071634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8071638:	f023 0301 	bic.w	r3, r3, #1
 807163c:	b2da      	uxtb	r2, r3
 807163e:	697b      	ldr	r3, [r7, #20]
 8071640:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8071644:	697b      	ldr	r3, [r7, #20]
 8071646:	6a1b      	ldr	r3, [r3, #32]
 8071648:	6978      	ldr	r0, [r7, #20]
 807164a:	4798      	blx	r3
}
 807164c:	bf00      	nop
 807164e:	3718      	adds	r7, #24
 8071650:	46bd      	mov	sp, r7
 8071652:	bd80      	pop	{r7, pc}
 8071654:	200010fc 	.word	0x200010fc

08071658 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8071658:	b580      	push	{r7, lr}
 807165a:	b084      	sub	sp, #16
 807165c:	af00      	add	r7, sp, #0
 807165e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8071660:	f107 0308 	add.w	r3, r7, #8
 8071664:	4618      	mov	r0, r3
 8071666:	f000 f857 	bl	8071718 <prvGetNextExpireTime>
 807166a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 807166c:	68bb      	ldr	r3, [r7, #8]
 807166e:	4619      	mov	r1, r3
 8071670:	68f8      	ldr	r0, [r7, #12]
 8071672:	f000 f803 	bl	807167c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8071676:	f000 f8d5 	bl	8071824 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 807167a:	e7f1      	b.n	8071660 <prvTimerTask+0x8>

0807167c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 807167c:	b580      	push	{r7, lr}
 807167e:	b084      	sub	sp, #16
 8071680:	af00      	add	r7, sp, #0
 8071682:	6078      	str	r0, [r7, #4]
 8071684:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8071686:	f7fe fe8f 	bl	80703a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 807168a:	f107 0308 	add.w	r3, r7, #8
 807168e:	4618      	mov	r0, r3
 8071690:	f000 f866 	bl	8071760 <prvSampleTimeNow>
 8071694:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8071696:	68bb      	ldr	r3, [r7, #8]
 8071698:	2b00      	cmp	r3, #0
 807169a:	d130      	bne.n	80716fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 807169c:	683b      	ldr	r3, [r7, #0]
 807169e:	2b00      	cmp	r3, #0
 80716a0:	d10a      	bne.n	80716b8 <prvProcessTimerOrBlockTask+0x3c>
 80716a2:	687a      	ldr	r2, [r7, #4]
 80716a4:	68fb      	ldr	r3, [r7, #12]
 80716a6:	429a      	cmp	r2, r3
 80716a8:	d806      	bhi.n	80716b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80716aa:	f7fe fe8b 	bl	80703c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80716ae:	68f9      	ldr	r1, [r7, #12]
 80716b0:	6878      	ldr	r0, [r7, #4]
 80716b2:	f7ff ff85 	bl	80715c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80716b6:	e024      	b.n	8071702 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80716b8:	683b      	ldr	r3, [r7, #0]
 80716ba:	2b00      	cmp	r3, #0
 80716bc:	d008      	beq.n	80716d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80716be:	4b13      	ldr	r3, [pc, #76]	; (807170c <prvProcessTimerOrBlockTask+0x90>)
 80716c0:	681b      	ldr	r3, [r3, #0]
 80716c2:	681b      	ldr	r3, [r3, #0]
 80716c4:	2b00      	cmp	r3, #0
 80716c6:	d101      	bne.n	80716cc <prvProcessTimerOrBlockTask+0x50>
 80716c8:	2301      	movs	r3, #1
 80716ca:	e000      	b.n	80716ce <prvProcessTimerOrBlockTask+0x52>
 80716cc:	2300      	movs	r3, #0
 80716ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80716d0:	4b0f      	ldr	r3, [pc, #60]	; (8071710 <prvProcessTimerOrBlockTask+0x94>)
 80716d2:	6818      	ldr	r0, [r3, #0]
 80716d4:	687a      	ldr	r2, [r7, #4]
 80716d6:	68fb      	ldr	r3, [r7, #12]
 80716d8:	1ad3      	subs	r3, r2, r3
 80716da:	683a      	ldr	r2, [r7, #0]
 80716dc:	4619      	mov	r1, r3
 80716de:	f7fe fbd3 	bl	806fe88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80716e2:	f7fe fe6f 	bl	80703c4 <xTaskResumeAll>
 80716e6:	4603      	mov	r3, r0
 80716e8:	2b00      	cmp	r3, #0
 80716ea:	d10a      	bne.n	8071702 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80716ec:	4b09      	ldr	r3, [pc, #36]	; (8071714 <prvProcessTimerOrBlockTask+0x98>)
 80716ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80716f2:	601a      	str	r2, [r3, #0]
 80716f4:	f3bf 8f4f 	dsb	sy
 80716f8:	f3bf 8f6f 	isb	sy
}
 80716fc:	e001      	b.n	8071702 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80716fe:	f7fe fe61 	bl	80703c4 <xTaskResumeAll>
}
 8071702:	bf00      	nop
 8071704:	3710      	adds	r7, #16
 8071706:	46bd      	mov	sp, r7
 8071708:	bd80      	pop	{r7, pc}
 807170a:	bf00      	nop
 807170c:	20001100 	.word	0x20001100
 8071710:	20001104 	.word	0x20001104
 8071714:	e000ed04 	.word	0xe000ed04

08071718 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8071718:	b480      	push	{r7}
 807171a:	b085      	sub	sp, #20
 807171c:	af00      	add	r7, sp, #0
 807171e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8071720:	4b0e      	ldr	r3, [pc, #56]	; (807175c <prvGetNextExpireTime+0x44>)
 8071722:	681b      	ldr	r3, [r3, #0]
 8071724:	681b      	ldr	r3, [r3, #0]
 8071726:	2b00      	cmp	r3, #0
 8071728:	d101      	bne.n	807172e <prvGetNextExpireTime+0x16>
 807172a:	2201      	movs	r2, #1
 807172c:	e000      	b.n	8071730 <prvGetNextExpireTime+0x18>
 807172e:	2200      	movs	r2, #0
 8071730:	687b      	ldr	r3, [r7, #4]
 8071732:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8071734:	687b      	ldr	r3, [r7, #4]
 8071736:	681b      	ldr	r3, [r3, #0]
 8071738:	2b00      	cmp	r3, #0
 807173a:	d105      	bne.n	8071748 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 807173c:	4b07      	ldr	r3, [pc, #28]	; (807175c <prvGetNextExpireTime+0x44>)
 807173e:	681b      	ldr	r3, [r3, #0]
 8071740:	68db      	ldr	r3, [r3, #12]
 8071742:	681b      	ldr	r3, [r3, #0]
 8071744:	60fb      	str	r3, [r7, #12]
 8071746:	e001      	b.n	807174c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8071748:	2300      	movs	r3, #0
 807174a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 807174c:	68fb      	ldr	r3, [r7, #12]
}
 807174e:	4618      	mov	r0, r3
 8071750:	3714      	adds	r7, #20
 8071752:	46bd      	mov	sp, r7
 8071754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071758:	4770      	bx	lr
 807175a:	bf00      	nop
 807175c:	200010fc 	.word	0x200010fc

08071760 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8071760:	b580      	push	{r7, lr}
 8071762:	b084      	sub	sp, #16
 8071764:	af00      	add	r7, sp, #0
 8071766:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8071768:	f7fe feca 	bl	8070500 <xTaskGetTickCount>
 807176c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 807176e:	4b0b      	ldr	r3, [pc, #44]	; (807179c <prvSampleTimeNow+0x3c>)
 8071770:	681b      	ldr	r3, [r3, #0]
 8071772:	68fa      	ldr	r2, [r7, #12]
 8071774:	429a      	cmp	r2, r3
 8071776:	d205      	bcs.n	8071784 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8071778:	f000 f936 	bl	80719e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 807177c:	687b      	ldr	r3, [r7, #4]
 807177e:	2201      	movs	r2, #1
 8071780:	601a      	str	r2, [r3, #0]
 8071782:	e002      	b.n	807178a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8071784:	687b      	ldr	r3, [r7, #4]
 8071786:	2200      	movs	r2, #0
 8071788:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 807178a:	4a04      	ldr	r2, [pc, #16]	; (807179c <prvSampleTimeNow+0x3c>)
 807178c:	68fb      	ldr	r3, [r7, #12]
 807178e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8071790:	68fb      	ldr	r3, [r7, #12]
}
 8071792:	4618      	mov	r0, r3
 8071794:	3710      	adds	r7, #16
 8071796:	46bd      	mov	sp, r7
 8071798:	bd80      	pop	{r7, pc}
 807179a:	bf00      	nop
 807179c:	2000110c 	.word	0x2000110c

080717a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80717a0:	b580      	push	{r7, lr}
 80717a2:	b086      	sub	sp, #24
 80717a4:	af00      	add	r7, sp, #0
 80717a6:	60f8      	str	r0, [r7, #12]
 80717a8:	60b9      	str	r1, [r7, #8]
 80717aa:	607a      	str	r2, [r7, #4]
 80717ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80717ae:	2300      	movs	r3, #0
 80717b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80717b2:	68fb      	ldr	r3, [r7, #12]
 80717b4:	68ba      	ldr	r2, [r7, #8]
 80717b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80717b8:	68fb      	ldr	r3, [r7, #12]
 80717ba:	68fa      	ldr	r2, [r7, #12]
 80717bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80717be:	68ba      	ldr	r2, [r7, #8]
 80717c0:	687b      	ldr	r3, [r7, #4]
 80717c2:	429a      	cmp	r2, r3
 80717c4:	d812      	bhi.n	80717ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80717c6:	687a      	ldr	r2, [r7, #4]
 80717c8:	683b      	ldr	r3, [r7, #0]
 80717ca:	1ad2      	subs	r2, r2, r3
 80717cc:	68fb      	ldr	r3, [r7, #12]
 80717ce:	699b      	ldr	r3, [r3, #24]
 80717d0:	429a      	cmp	r2, r3
 80717d2:	d302      	bcc.n	80717da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80717d4:	2301      	movs	r3, #1
 80717d6:	617b      	str	r3, [r7, #20]
 80717d8:	e01b      	b.n	8071812 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80717da:	4b10      	ldr	r3, [pc, #64]	; (807181c <prvInsertTimerInActiveList+0x7c>)
 80717dc:	681a      	ldr	r2, [r3, #0]
 80717de:	68fb      	ldr	r3, [r7, #12]
 80717e0:	3304      	adds	r3, #4
 80717e2:	4619      	mov	r1, r3
 80717e4:	4610      	mov	r0, r2
 80717e6:	f7fd fa5c 	bl	806eca2 <vListInsert>
 80717ea:	e012      	b.n	8071812 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80717ec:	687a      	ldr	r2, [r7, #4]
 80717ee:	683b      	ldr	r3, [r7, #0]
 80717f0:	429a      	cmp	r2, r3
 80717f2:	d206      	bcs.n	8071802 <prvInsertTimerInActiveList+0x62>
 80717f4:	68ba      	ldr	r2, [r7, #8]
 80717f6:	683b      	ldr	r3, [r7, #0]
 80717f8:	429a      	cmp	r2, r3
 80717fa:	d302      	bcc.n	8071802 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80717fc:	2301      	movs	r3, #1
 80717fe:	617b      	str	r3, [r7, #20]
 8071800:	e007      	b.n	8071812 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8071802:	4b07      	ldr	r3, [pc, #28]	; (8071820 <prvInsertTimerInActiveList+0x80>)
 8071804:	681a      	ldr	r2, [r3, #0]
 8071806:	68fb      	ldr	r3, [r7, #12]
 8071808:	3304      	adds	r3, #4
 807180a:	4619      	mov	r1, r3
 807180c:	4610      	mov	r0, r2
 807180e:	f7fd fa48 	bl	806eca2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8071812:	697b      	ldr	r3, [r7, #20]
}
 8071814:	4618      	mov	r0, r3
 8071816:	3718      	adds	r7, #24
 8071818:	46bd      	mov	sp, r7
 807181a:	bd80      	pop	{r7, pc}
 807181c:	20001100 	.word	0x20001100
 8071820:	200010fc 	.word	0x200010fc

08071824 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8071824:	b580      	push	{r7, lr}
 8071826:	b08e      	sub	sp, #56	; 0x38
 8071828:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 807182a:	e0ca      	b.n	80719c2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 807182c:	687b      	ldr	r3, [r7, #4]
 807182e:	2b00      	cmp	r3, #0
 8071830:	da18      	bge.n	8071864 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8071832:	1d3b      	adds	r3, r7, #4
 8071834:	3304      	adds	r3, #4
 8071836:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8071838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 807183a:	2b00      	cmp	r3, #0
 807183c:	d10a      	bne.n	8071854 <prvProcessReceivedCommands+0x30>
	__asm volatile
 807183e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071842:	f383 8811 	msr	BASEPRI, r3
 8071846:	f3bf 8f6f 	isb	sy
 807184a:	f3bf 8f4f 	dsb	sy
 807184e:	61fb      	str	r3, [r7, #28]
}
 8071850:	bf00      	nop
 8071852:	e7fe      	b.n	8071852 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8071854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8071856:	681b      	ldr	r3, [r3, #0]
 8071858:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 807185a:	6850      	ldr	r0, [r2, #4]
 807185c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 807185e:	6892      	ldr	r2, [r2, #8]
 8071860:	4611      	mov	r1, r2
 8071862:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8071864:	687b      	ldr	r3, [r7, #4]
 8071866:	2b00      	cmp	r3, #0
 8071868:	f2c0 80aa 	blt.w	80719c0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 807186c:	68fb      	ldr	r3, [r7, #12]
 807186e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8071870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071872:	695b      	ldr	r3, [r3, #20]
 8071874:	2b00      	cmp	r3, #0
 8071876:	d004      	beq.n	8071882 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8071878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 807187a:	3304      	adds	r3, #4
 807187c:	4618      	mov	r0, r3
 807187e:	f7fd fa49 	bl	806ed14 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8071882:	463b      	mov	r3, r7
 8071884:	4618      	mov	r0, r3
 8071886:	f7ff ff6b 	bl	8071760 <prvSampleTimeNow>
 807188a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 807188c:	687b      	ldr	r3, [r7, #4]
 807188e:	2b09      	cmp	r3, #9
 8071890:	f200 8097 	bhi.w	80719c2 <prvProcessReceivedCommands+0x19e>
 8071894:	a201      	add	r2, pc, #4	; (adr r2, 807189c <prvProcessReceivedCommands+0x78>)
 8071896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807189a:	bf00      	nop
 807189c:	080718c5 	.word	0x080718c5
 80718a0:	080718c5 	.word	0x080718c5
 80718a4:	080718c5 	.word	0x080718c5
 80718a8:	08071939 	.word	0x08071939
 80718ac:	0807194d 	.word	0x0807194d
 80718b0:	08071997 	.word	0x08071997
 80718b4:	080718c5 	.word	0x080718c5
 80718b8:	080718c5 	.word	0x080718c5
 80718bc:	08071939 	.word	0x08071939
 80718c0:	0807194d 	.word	0x0807194d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80718c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80718c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80718ca:	f043 0301 	orr.w	r3, r3, #1
 80718ce:	b2da      	uxtb	r2, r3
 80718d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80718d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80718d6:	68ba      	ldr	r2, [r7, #8]
 80718d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80718da:	699b      	ldr	r3, [r3, #24]
 80718dc:	18d1      	adds	r1, r2, r3
 80718de:	68bb      	ldr	r3, [r7, #8]
 80718e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80718e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80718e4:	f7ff ff5c 	bl	80717a0 <prvInsertTimerInActiveList>
 80718e8:	4603      	mov	r3, r0
 80718ea:	2b00      	cmp	r3, #0
 80718ec:	d069      	beq.n	80719c2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80718ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80718f0:	6a1b      	ldr	r3, [r3, #32]
 80718f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80718f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80718f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80718f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80718fc:	f003 0304 	and.w	r3, r3, #4
 8071900:	2b00      	cmp	r3, #0
 8071902:	d05e      	beq.n	80719c2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8071904:	68ba      	ldr	r2, [r7, #8]
 8071906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071908:	699b      	ldr	r3, [r3, #24]
 807190a:	441a      	add	r2, r3
 807190c:	2300      	movs	r3, #0
 807190e:	9300      	str	r3, [sp, #0]
 8071910:	2300      	movs	r3, #0
 8071912:	2100      	movs	r1, #0
 8071914:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8071916:	f7ff fe05 	bl	8071524 <xTimerGenericCommand>
 807191a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 807191c:	6a3b      	ldr	r3, [r7, #32]
 807191e:	2b00      	cmp	r3, #0
 8071920:	d14f      	bne.n	80719c2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8071922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071926:	f383 8811 	msr	BASEPRI, r3
 807192a:	f3bf 8f6f 	isb	sy
 807192e:	f3bf 8f4f 	dsb	sy
 8071932:	61bb      	str	r3, [r7, #24]
}
 8071934:	bf00      	nop
 8071936:	e7fe      	b.n	8071936 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8071938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 807193a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 807193e:	f023 0301 	bic.w	r3, r3, #1
 8071942:	b2da      	uxtb	r2, r3
 8071944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071946:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 807194a:	e03a      	b.n	80719c2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 807194c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 807194e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8071952:	f043 0301 	orr.w	r3, r3, #1
 8071956:	b2da      	uxtb	r2, r3
 8071958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 807195a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 807195e:	68ba      	ldr	r2, [r7, #8]
 8071960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071962:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8071964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071966:	699b      	ldr	r3, [r3, #24]
 8071968:	2b00      	cmp	r3, #0
 807196a:	d10a      	bne.n	8071982 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 807196c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071970:	f383 8811 	msr	BASEPRI, r3
 8071974:	f3bf 8f6f 	isb	sy
 8071978:	f3bf 8f4f 	dsb	sy
 807197c:	617b      	str	r3, [r7, #20]
}
 807197e:	bf00      	nop
 8071980:	e7fe      	b.n	8071980 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8071982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071984:	699a      	ldr	r2, [r3, #24]
 8071986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8071988:	18d1      	adds	r1, r2, r3
 807198a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807198c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 807198e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8071990:	f7ff ff06 	bl	80717a0 <prvInsertTimerInActiveList>
					break;
 8071994:	e015      	b.n	80719c2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8071996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8071998:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 807199c:	f003 0302 	and.w	r3, r3, #2
 80719a0:	2b00      	cmp	r3, #0
 80719a2:	d103      	bne.n	80719ac <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80719a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80719a6:	f000 fbfb 	bl	80721a0 <vPortFree>
 80719aa:	e00a      	b.n	80719c2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80719ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80719ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80719b2:	f023 0301 	bic.w	r3, r3, #1
 80719b6:	b2da      	uxtb	r2, r3
 80719b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80719ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80719be:	e000      	b.n	80719c2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80719c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80719c2:	4b08      	ldr	r3, [pc, #32]	; (80719e4 <prvProcessReceivedCommands+0x1c0>)
 80719c4:	681b      	ldr	r3, [r3, #0]
 80719c6:	1d39      	adds	r1, r7, #4
 80719c8:	2200      	movs	r2, #0
 80719ca:	4618      	mov	r0, r3
 80719cc:	f7fd fe50 	bl	806f670 <xQueueReceive>
 80719d0:	4603      	mov	r3, r0
 80719d2:	2b00      	cmp	r3, #0
 80719d4:	f47f af2a 	bne.w	807182c <prvProcessReceivedCommands+0x8>
	}
}
 80719d8:	bf00      	nop
 80719da:	bf00      	nop
 80719dc:	3730      	adds	r7, #48	; 0x30
 80719de:	46bd      	mov	sp, r7
 80719e0:	bd80      	pop	{r7, pc}
 80719e2:	bf00      	nop
 80719e4:	20001104 	.word	0x20001104

080719e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80719e8:	b580      	push	{r7, lr}
 80719ea:	b088      	sub	sp, #32
 80719ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80719ee:	e048      	b.n	8071a82 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80719f0:	4b2d      	ldr	r3, [pc, #180]	; (8071aa8 <prvSwitchTimerLists+0xc0>)
 80719f2:	681b      	ldr	r3, [r3, #0]
 80719f4:	68db      	ldr	r3, [r3, #12]
 80719f6:	681b      	ldr	r3, [r3, #0]
 80719f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80719fa:	4b2b      	ldr	r3, [pc, #172]	; (8071aa8 <prvSwitchTimerLists+0xc0>)
 80719fc:	681b      	ldr	r3, [r3, #0]
 80719fe:	68db      	ldr	r3, [r3, #12]
 8071a00:	68db      	ldr	r3, [r3, #12]
 8071a02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8071a04:	68fb      	ldr	r3, [r7, #12]
 8071a06:	3304      	adds	r3, #4
 8071a08:	4618      	mov	r0, r3
 8071a0a:	f7fd f983 	bl	806ed14 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8071a0e:	68fb      	ldr	r3, [r7, #12]
 8071a10:	6a1b      	ldr	r3, [r3, #32]
 8071a12:	68f8      	ldr	r0, [r7, #12]
 8071a14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8071a16:	68fb      	ldr	r3, [r7, #12]
 8071a18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8071a1c:	f003 0304 	and.w	r3, r3, #4
 8071a20:	2b00      	cmp	r3, #0
 8071a22:	d02e      	beq.n	8071a82 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8071a24:	68fb      	ldr	r3, [r7, #12]
 8071a26:	699b      	ldr	r3, [r3, #24]
 8071a28:	693a      	ldr	r2, [r7, #16]
 8071a2a:	4413      	add	r3, r2
 8071a2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8071a2e:	68ba      	ldr	r2, [r7, #8]
 8071a30:	693b      	ldr	r3, [r7, #16]
 8071a32:	429a      	cmp	r2, r3
 8071a34:	d90e      	bls.n	8071a54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8071a36:	68fb      	ldr	r3, [r7, #12]
 8071a38:	68ba      	ldr	r2, [r7, #8]
 8071a3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8071a3c:	68fb      	ldr	r3, [r7, #12]
 8071a3e:	68fa      	ldr	r2, [r7, #12]
 8071a40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8071a42:	4b19      	ldr	r3, [pc, #100]	; (8071aa8 <prvSwitchTimerLists+0xc0>)
 8071a44:	681a      	ldr	r2, [r3, #0]
 8071a46:	68fb      	ldr	r3, [r7, #12]
 8071a48:	3304      	adds	r3, #4
 8071a4a:	4619      	mov	r1, r3
 8071a4c:	4610      	mov	r0, r2
 8071a4e:	f7fd f928 	bl	806eca2 <vListInsert>
 8071a52:	e016      	b.n	8071a82 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8071a54:	2300      	movs	r3, #0
 8071a56:	9300      	str	r3, [sp, #0]
 8071a58:	2300      	movs	r3, #0
 8071a5a:	693a      	ldr	r2, [r7, #16]
 8071a5c:	2100      	movs	r1, #0
 8071a5e:	68f8      	ldr	r0, [r7, #12]
 8071a60:	f7ff fd60 	bl	8071524 <xTimerGenericCommand>
 8071a64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8071a66:	687b      	ldr	r3, [r7, #4]
 8071a68:	2b00      	cmp	r3, #0
 8071a6a:	d10a      	bne.n	8071a82 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8071a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071a70:	f383 8811 	msr	BASEPRI, r3
 8071a74:	f3bf 8f6f 	isb	sy
 8071a78:	f3bf 8f4f 	dsb	sy
 8071a7c:	603b      	str	r3, [r7, #0]
}
 8071a7e:	bf00      	nop
 8071a80:	e7fe      	b.n	8071a80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8071a82:	4b09      	ldr	r3, [pc, #36]	; (8071aa8 <prvSwitchTimerLists+0xc0>)
 8071a84:	681b      	ldr	r3, [r3, #0]
 8071a86:	681b      	ldr	r3, [r3, #0]
 8071a88:	2b00      	cmp	r3, #0
 8071a8a:	d1b1      	bne.n	80719f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8071a8c:	4b06      	ldr	r3, [pc, #24]	; (8071aa8 <prvSwitchTimerLists+0xc0>)
 8071a8e:	681b      	ldr	r3, [r3, #0]
 8071a90:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8071a92:	4b06      	ldr	r3, [pc, #24]	; (8071aac <prvSwitchTimerLists+0xc4>)
 8071a94:	681b      	ldr	r3, [r3, #0]
 8071a96:	4a04      	ldr	r2, [pc, #16]	; (8071aa8 <prvSwitchTimerLists+0xc0>)
 8071a98:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8071a9a:	4a04      	ldr	r2, [pc, #16]	; (8071aac <prvSwitchTimerLists+0xc4>)
 8071a9c:	697b      	ldr	r3, [r7, #20]
 8071a9e:	6013      	str	r3, [r2, #0]
}
 8071aa0:	bf00      	nop
 8071aa2:	3718      	adds	r7, #24
 8071aa4:	46bd      	mov	sp, r7
 8071aa6:	bd80      	pop	{r7, pc}
 8071aa8:	200010fc 	.word	0x200010fc
 8071aac:	20001100 	.word	0x20001100

08071ab0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8071ab0:	b580      	push	{r7, lr}
 8071ab2:	b082      	sub	sp, #8
 8071ab4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8071ab6:	f000 f985 	bl	8071dc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8071aba:	4b15      	ldr	r3, [pc, #84]	; (8071b10 <prvCheckForValidListAndQueue+0x60>)
 8071abc:	681b      	ldr	r3, [r3, #0]
 8071abe:	2b00      	cmp	r3, #0
 8071ac0:	d120      	bne.n	8071b04 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8071ac2:	4814      	ldr	r0, [pc, #80]	; (8071b14 <prvCheckForValidListAndQueue+0x64>)
 8071ac4:	f7fd f89c 	bl	806ec00 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8071ac8:	4813      	ldr	r0, [pc, #76]	; (8071b18 <prvCheckForValidListAndQueue+0x68>)
 8071aca:	f7fd f899 	bl	806ec00 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8071ace:	4b13      	ldr	r3, [pc, #76]	; (8071b1c <prvCheckForValidListAndQueue+0x6c>)
 8071ad0:	4a10      	ldr	r2, [pc, #64]	; (8071b14 <prvCheckForValidListAndQueue+0x64>)
 8071ad2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8071ad4:	4b12      	ldr	r3, [pc, #72]	; (8071b20 <prvCheckForValidListAndQueue+0x70>)
 8071ad6:	4a10      	ldr	r2, [pc, #64]	; (8071b18 <prvCheckForValidListAndQueue+0x68>)
 8071ad8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8071ada:	2300      	movs	r3, #0
 8071adc:	9300      	str	r3, [sp, #0]
 8071ade:	4b11      	ldr	r3, [pc, #68]	; (8071b24 <prvCheckForValidListAndQueue+0x74>)
 8071ae0:	4a11      	ldr	r2, [pc, #68]	; (8071b28 <prvCheckForValidListAndQueue+0x78>)
 8071ae2:	2110      	movs	r1, #16
 8071ae4:	200a      	movs	r0, #10
 8071ae6:	f7fd f9a7 	bl	806ee38 <xQueueGenericCreateStatic>
 8071aea:	4603      	mov	r3, r0
 8071aec:	4a08      	ldr	r2, [pc, #32]	; (8071b10 <prvCheckForValidListAndQueue+0x60>)
 8071aee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8071af0:	4b07      	ldr	r3, [pc, #28]	; (8071b10 <prvCheckForValidListAndQueue+0x60>)
 8071af2:	681b      	ldr	r3, [r3, #0]
 8071af4:	2b00      	cmp	r3, #0
 8071af6:	d005      	beq.n	8071b04 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8071af8:	4b05      	ldr	r3, [pc, #20]	; (8071b10 <prvCheckForValidListAndQueue+0x60>)
 8071afa:	681b      	ldr	r3, [r3, #0]
 8071afc:	490b      	ldr	r1, [pc, #44]	; (8071b2c <prvCheckForValidListAndQueue+0x7c>)
 8071afe:	4618      	mov	r0, r3
 8071b00:	f7fe f96e 	bl	806fde0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8071b04:	f000 f98e 	bl	8071e24 <vPortExitCritical>
}
 8071b08:	bf00      	nop
 8071b0a:	46bd      	mov	sp, r7
 8071b0c:	bd80      	pop	{r7, pc}
 8071b0e:	bf00      	nop
 8071b10:	20001104 	.word	0x20001104
 8071b14:	200010d4 	.word	0x200010d4
 8071b18:	200010e8 	.word	0x200010e8
 8071b1c:	200010fc 	.word	0x200010fc
 8071b20:	20001100 	.word	0x20001100
 8071b24:	200011b0 	.word	0x200011b0
 8071b28:	20001110 	.word	0x20001110
 8071b2c:	0807738c 	.word	0x0807738c

08071b30 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8071b30:	b580      	push	{r7, lr}
 8071b32:	b086      	sub	sp, #24
 8071b34:	af00      	add	r7, sp, #0
 8071b36:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8071b38:	687b      	ldr	r3, [r7, #4]
 8071b3a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8071b3c:	687b      	ldr	r3, [r7, #4]
 8071b3e:	2b00      	cmp	r3, #0
 8071b40:	d10a      	bne.n	8071b58 <pvTimerGetTimerID+0x28>
	__asm volatile
 8071b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071b46:	f383 8811 	msr	BASEPRI, r3
 8071b4a:	f3bf 8f6f 	isb	sy
 8071b4e:	f3bf 8f4f 	dsb	sy
 8071b52:	60fb      	str	r3, [r7, #12]
}
 8071b54:	bf00      	nop
 8071b56:	e7fe      	b.n	8071b56 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8071b58:	f000 f934 	bl	8071dc4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8071b5c:	697b      	ldr	r3, [r7, #20]
 8071b5e:	69db      	ldr	r3, [r3, #28]
 8071b60:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8071b62:	f000 f95f 	bl	8071e24 <vPortExitCritical>

	return pvReturn;
 8071b66:	693b      	ldr	r3, [r7, #16]
}
 8071b68:	4618      	mov	r0, r3
 8071b6a:	3718      	adds	r7, #24
 8071b6c:	46bd      	mov	sp, r7
 8071b6e:	bd80      	pop	{r7, pc}

08071b70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8071b70:	b480      	push	{r7}
 8071b72:	b085      	sub	sp, #20
 8071b74:	af00      	add	r7, sp, #0
 8071b76:	60f8      	str	r0, [r7, #12]
 8071b78:	60b9      	str	r1, [r7, #8]
 8071b7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8071b7c:	68fb      	ldr	r3, [r7, #12]
 8071b7e:	3b04      	subs	r3, #4
 8071b80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8071b82:	68fb      	ldr	r3, [r7, #12]
 8071b84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8071b88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8071b8a:	68fb      	ldr	r3, [r7, #12]
 8071b8c:	3b04      	subs	r3, #4
 8071b8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8071b90:	68bb      	ldr	r3, [r7, #8]
 8071b92:	f023 0201 	bic.w	r2, r3, #1
 8071b96:	68fb      	ldr	r3, [r7, #12]
 8071b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8071b9a:	68fb      	ldr	r3, [r7, #12]
 8071b9c:	3b04      	subs	r3, #4
 8071b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8071ba0:	4a0c      	ldr	r2, [pc, #48]	; (8071bd4 <pxPortInitialiseStack+0x64>)
 8071ba2:	68fb      	ldr	r3, [r7, #12]
 8071ba4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8071ba6:	68fb      	ldr	r3, [r7, #12]
 8071ba8:	3b14      	subs	r3, #20
 8071baa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8071bac:	687a      	ldr	r2, [r7, #4]
 8071bae:	68fb      	ldr	r3, [r7, #12]
 8071bb0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8071bb2:	68fb      	ldr	r3, [r7, #12]
 8071bb4:	3b04      	subs	r3, #4
 8071bb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8071bb8:	68fb      	ldr	r3, [r7, #12]
 8071bba:	f06f 0202 	mvn.w	r2, #2
 8071bbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8071bc0:	68fb      	ldr	r3, [r7, #12]
 8071bc2:	3b20      	subs	r3, #32
 8071bc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8071bc6:	68fb      	ldr	r3, [r7, #12]
}
 8071bc8:	4618      	mov	r0, r3
 8071bca:	3714      	adds	r7, #20
 8071bcc:	46bd      	mov	sp, r7
 8071bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071bd2:	4770      	bx	lr
 8071bd4:	08071bd9 	.word	0x08071bd9

08071bd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8071bd8:	b480      	push	{r7}
 8071bda:	b085      	sub	sp, #20
 8071bdc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8071bde:	2300      	movs	r3, #0
 8071be0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8071be2:	4b12      	ldr	r3, [pc, #72]	; (8071c2c <prvTaskExitError+0x54>)
 8071be4:	681b      	ldr	r3, [r3, #0]
 8071be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8071bea:	d00a      	beq.n	8071c02 <prvTaskExitError+0x2a>
	__asm volatile
 8071bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071bf0:	f383 8811 	msr	BASEPRI, r3
 8071bf4:	f3bf 8f6f 	isb	sy
 8071bf8:	f3bf 8f4f 	dsb	sy
 8071bfc:	60fb      	str	r3, [r7, #12]
}
 8071bfe:	bf00      	nop
 8071c00:	e7fe      	b.n	8071c00 <prvTaskExitError+0x28>
	__asm volatile
 8071c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071c06:	f383 8811 	msr	BASEPRI, r3
 8071c0a:	f3bf 8f6f 	isb	sy
 8071c0e:	f3bf 8f4f 	dsb	sy
 8071c12:	60bb      	str	r3, [r7, #8]
}
 8071c14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8071c16:	bf00      	nop
 8071c18:	687b      	ldr	r3, [r7, #4]
 8071c1a:	2b00      	cmp	r3, #0
 8071c1c:	d0fc      	beq.n	8071c18 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8071c1e:	bf00      	nop
 8071c20:	bf00      	nop
 8071c22:	3714      	adds	r7, #20
 8071c24:	46bd      	mov	sp, r7
 8071c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071c2a:	4770      	bx	lr
 8071c2c:	20000024 	.word	0x20000024

08071c30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8071c30:	4b07      	ldr	r3, [pc, #28]	; (8071c50 <pxCurrentTCBConst2>)
 8071c32:	6819      	ldr	r1, [r3, #0]
 8071c34:	6808      	ldr	r0, [r1, #0]
 8071c36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8071c3a:	f380 8809 	msr	PSP, r0
 8071c3e:	f3bf 8f6f 	isb	sy
 8071c42:	f04f 0000 	mov.w	r0, #0
 8071c46:	f380 8811 	msr	BASEPRI, r0
 8071c4a:	4770      	bx	lr
 8071c4c:	f3af 8000 	nop.w

08071c50 <pxCurrentTCBConst2>:
 8071c50:	20000bd4 	.word	0x20000bd4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8071c54:	bf00      	nop
 8071c56:	bf00      	nop

08071c58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8071c58:	4808      	ldr	r0, [pc, #32]	; (8071c7c <prvPortStartFirstTask+0x24>)
 8071c5a:	6800      	ldr	r0, [r0, #0]
 8071c5c:	6800      	ldr	r0, [r0, #0]
 8071c5e:	f380 8808 	msr	MSP, r0
 8071c62:	f04f 0000 	mov.w	r0, #0
 8071c66:	f380 8814 	msr	CONTROL, r0
 8071c6a:	b662      	cpsie	i
 8071c6c:	b661      	cpsie	f
 8071c6e:	f3bf 8f4f 	dsb	sy
 8071c72:	f3bf 8f6f 	isb	sy
 8071c76:	df00      	svc	0
 8071c78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8071c7a:	bf00      	nop
 8071c7c:	e000ed08 	.word	0xe000ed08

08071c80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8071c80:	b580      	push	{r7, lr}
 8071c82:	b086      	sub	sp, #24
 8071c84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8071c86:	4b46      	ldr	r3, [pc, #280]	; (8071da0 <xPortStartScheduler+0x120>)
 8071c88:	681b      	ldr	r3, [r3, #0]
 8071c8a:	4a46      	ldr	r2, [pc, #280]	; (8071da4 <xPortStartScheduler+0x124>)
 8071c8c:	4293      	cmp	r3, r2
 8071c8e:	d10a      	bne.n	8071ca6 <xPortStartScheduler+0x26>
	__asm volatile
 8071c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071c94:	f383 8811 	msr	BASEPRI, r3
 8071c98:	f3bf 8f6f 	isb	sy
 8071c9c:	f3bf 8f4f 	dsb	sy
 8071ca0:	613b      	str	r3, [r7, #16]
}
 8071ca2:	bf00      	nop
 8071ca4:	e7fe      	b.n	8071ca4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8071ca6:	4b3e      	ldr	r3, [pc, #248]	; (8071da0 <xPortStartScheduler+0x120>)
 8071ca8:	681b      	ldr	r3, [r3, #0]
 8071caa:	4a3f      	ldr	r2, [pc, #252]	; (8071da8 <xPortStartScheduler+0x128>)
 8071cac:	4293      	cmp	r3, r2
 8071cae:	d10a      	bne.n	8071cc6 <xPortStartScheduler+0x46>
	__asm volatile
 8071cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071cb4:	f383 8811 	msr	BASEPRI, r3
 8071cb8:	f3bf 8f6f 	isb	sy
 8071cbc:	f3bf 8f4f 	dsb	sy
 8071cc0:	60fb      	str	r3, [r7, #12]
}
 8071cc2:	bf00      	nop
 8071cc4:	e7fe      	b.n	8071cc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8071cc6:	4b39      	ldr	r3, [pc, #228]	; (8071dac <xPortStartScheduler+0x12c>)
 8071cc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8071cca:	697b      	ldr	r3, [r7, #20]
 8071ccc:	781b      	ldrb	r3, [r3, #0]
 8071cce:	b2db      	uxtb	r3, r3
 8071cd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8071cd2:	697b      	ldr	r3, [r7, #20]
 8071cd4:	22ff      	movs	r2, #255	; 0xff
 8071cd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8071cd8:	697b      	ldr	r3, [r7, #20]
 8071cda:	781b      	ldrb	r3, [r3, #0]
 8071cdc:	b2db      	uxtb	r3, r3
 8071cde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8071ce0:	78fb      	ldrb	r3, [r7, #3]
 8071ce2:	b2db      	uxtb	r3, r3
 8071ce4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8071ce8:	b2da      	uxtb	r2, r3
 8071cea:	4b31      	ldr	r3, [pc, #196]	; (8071db0 <xPortStartScheduler+0x130>)
 8071cec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8071cee:	4b31      	ldr	r3, [pc, #196]	; (8071db4 <xPortStartScheduler+0x134>)
 8071cf0:	2207      	movs	r2, #7
 8071cf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8071cf4:	e009      	b.n	8071d0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8071cf6:	4b2f      	ldr	r3, [pc, #188]	; (8071db4 <xPortStartScheduler+0x134>)
 8071cf8:	681b      	ldr	r3, [r3, #0]
 8071cfa:	3b01      	subs	r3, #1
 8071cfc:	4a2d      	ldr	r2, [pc, #180]	; (8071db4 <xPortStartScheduler+0x134>)
 8071cfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8071d00:	78fb      	ldrb	r3, [r7, #3]
 8071d02:	b2db      	uxtb	r3, r3
 8071d04:	005b      	lsls	r3, r3, #1
 8071d06:	b2db      	uxtb	r3, r3
 8071d08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8071d0a:	78fb      	ldrb	r3, [r7, #3]
 8071d0c:	b2db      	uxtb	r3, r3
 8071d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8071d12:	2b80      	cmp	r3, #128	; 0x80
 8071d14:	d0ef      	beq.n	8071cf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8071d16:	4b27      	ldr	r3, [pc, #156]	; (8071db4 <xPortStartScheduler+0x134>)
 8071d18:	681b      	ldr	r3, [r3, #0]
 8071d1a:	f1c3 0307 	rsb	r3, r3, #7
 8071d1e:	2b04      	cmp	r3, #4
 8071d20:	d00a      	beq.n	8071d38 <xPortStartScheduler+0xb8>
	__asm volatile
 8071d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071d26:	f383 8811 	msr	BASEPRI, r3
 8071d2a:	f3bf 8f6f 	isb	sy
 8071d2e:	f3bf 8f4f 	dsb	sy
 8071d32:	60bb      	str	r3, [r7, #8]
}
 8071d34:	bf00      	nop
 8071d36:	e7fe      	b.n	8071d36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8071d38:	4b1e      	ldr	r3, [pc, #120]	; (8071db4 <xPortStartScheduler+0x134>)
 8071d3a:	681b      	ldr	r3, [r3, #0]
 8071d3c:	021b      	lsls	r3, r3, #8
 8071d3e:	4a1d      	ldr	r2, [pc, #116]	; (8071db4 <xPortStartScheduler+0x134>)
 8071d40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8071d42:	4b1c      	ldr	r3, [pc, #112]	; (8071db4 <xPortStartScheduler+0x134>)
 8071d44:	681b      	ldr	r3, [r3, #0]
 8071d46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8071d4a:	4a1a      	ldr	r2, [pc, #104]	; (8071db4 <xPortStartScheduler+0x134>)
 8071d4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8071d4e:	687b      	ldr	r3, [r7, #4]
 8071d50:	b2da      	uxtb	r2, r3
 8071d52:	697b      	ldr	r3, [r7, #20]
 8071d54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8071d56:	4b18      	ldr	r3, [pc, #96]	; (8071db8 <xPortStartScheduler+0x138>)
 8071d58:	681b      	ldr	r3, [r3, #0]
 8071d5a:	4a17      	ldr	r2, [pc, #92]	; (8071db8 <xPortStartScheduler+0x138>)
 8071d5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8071d60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8071d62:	4b15      	ldr	r3, [pc, #84]	; (8071db8 <xPortStartScheduler+0x138>)
 8071d64:	681b      	ldr	r3, [r3, #0]
 8071d66:	4a14      	ldr	r2, [pc, #80]	; (8071db8 <xPortStartScheduler+0x138>)
 8071d68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8071d6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8071d6e:	f000 f8dd 	bl	8071f2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8071d72:	4b12      	ldr	r3, [pc, #72]	; (8071dbc <xPortStartScheduler+0x13c>)
 8071d74:	2200      	movs	r2, #0
 8071d76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8071d78:	f000 f8fc 	bl	8071f74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8071d7c:	4b10      	ldr	r3, [pc, #64]	; (8071dc0 <xPortStartScheduler+0x140>)
 8071d7e:	681b      	ldr	r3, [r3, #0]
 8071d80:	4a0f      	ldr	r2, [pc, #60]	; (8071dc0 <xPortStartScheduler+0x140>)
 8071d82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8071d86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8071d88:	f7ff ff66 	bl	8071c58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8071d8c:	f7fe fc82 	bl	8070694 <vTaskSwitchContext>
	prvTaskExitError();
 8071d90:	f7ff ff22 	bl	8071bd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8071d94:	2300      	movs	r3, #0
}
 8071d96:	4618      	mov	r0, r3
 8071d98:	3718      	adds	r7, #24
 8071d9a:	46bd      	mov	sp, r7
 8071d9c:	bd80      	pop	{r7, pc}
 8071d9e:	bf00      	nop
 8071da0:	e000ed00 	.word	0xe000ed00
 8071da4:	410fc271 	.word	0x410fc271
 8071da8:	410fc270 	.word	0x410fc270
 8071dac:	e000e400 	.word	0xe000e400
 8071db0:	20001200 	.word	0x20001200
 8071db4:	20001204 	.word	0x20001204
 8071db8:	e000ed20 	.word	0xe000ed20
 8071dbc:	20000024 	.word	0x20000024
 8071dc0:	e000ef34 	.word	0xe000ef34

08071dc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8071dc4:	b480      	push	{r7}
 8071dc6:	b083      	sub	sp, #12
 8071dc8:	af00      	add	r7, sp, #0
	__asm volatile
 8071dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071dce:	f383 8811 	msr	BASEPRI, r3
 8071dd2:	f3bf 8f6f 	isb	sy
 8071dd6:	f3bf 8f4f 	dsb	sy
 8071dda:	607b      	str	r3, [r7, #4]
}
 8071ddc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8071dde:	4b0f      	ldr	r3, [pc, #60]	; (8071e1c <vPortEnterCritical+0x58>)
 8071de0:	681b      	ldr	r3, [r3, #0]
 8071de2:	3301      	adds	r3, #1
 8071de4:	4a0d      	ldr	r2, [pc, #52]	; (8071e1c <vPortEnterCritical+0x58>)
 8071de6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8071de8:	4b0c      	ldr	r3, [pc, #48]	; (8071e1c <vPortEnterCritical+0x58>)
 8071dea:	681b      	ldr	r3, [r3, #0]
 8071dec:	2b01      	cmp	r3, #1
 8071dee:	d10f      	bne.n	8071e10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8071df0:	4b0b      	ldr	r3, [pc, #44]	; (8071e20 <vPortEnterCritical+0x5c>)
 8071df2:	681b      	ldr	r3, [r3, #0]
 8071df4:	b2db      	uxtb	r3, r3
 8071df6:	2b00      	cmp	r3, #0
 8071df8:	d00a      	beq.n	8071e10 <vPortEnterCritical+0x4c>
	__asm volatile
 8071dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071dfe:	f383 8811 	msr	BASEPRI, r3
 8071e02:	f3bf 8f6f 	isb	sy
 8071e06:	f3bf 8f4f 	dsb	sy
 8071e0a:	603b      	str	r3, [r7, #0]
}
 8071e0c:	bf00      	nop
 8071e0e:	e7fe      	b.n	8071e0e <vPortEnterCritical+0x4a>
	}
}
 8071e10:	bf00      	nop
 8071e12:	370c      	adds	r7, #12
 8071e14:	46bd      	mov	sp, r7
 8071e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071e1a:	4770      	bx	lr
 8071e1c:	20000024 	.word	0x20000024
 8071e20:	e000ed04 	.word	0xe000ed04

08071e24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8071e24:	b480      	push	{r7}
 8071e26:	b083      	sub	sp, #12
 8071e28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8071e2a:	4b12      	ldr	r3, [pc, #72]	; (8071e74 <vPortExitCritical+0x50>)
 8071e2c:	681b      	ldr	r3, [r3, #0]
 8071e2e:	2b00      	cmp	r3, #0
 8071e30:	d10a      	bne.n	8071e48 <vPortExitCritical+0x24>
	__asm volatile
 8071e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071e36:	f383 8811 	msr	BASEPRI, r3
 8071e3a:	f3bf 8f6f 	isb	sy
 8071e3e:	f3bf 8f4f 	dsb	sy
 8071e42:	607b      	str	r3, [r7, #4]
}
 8071e44:	bf00      	nop
 8071e46:	e7fe      	b.n	8071e46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8071e48:	4b0a      	ldr	r3, [pc, #40]	; (8071e74 <vPortExitCritical+0x50>)
 8071e4a:	681b      	ldr	r3, [r3, #0]
 8071e4c:	3b01      	subs	r3, #1
 8071e4e:	4a09      	ldr	r2, [pc, #36]	; (8071e74 <vPortExitCritical+0x50>)
 8071e50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8071e52:	4b08      	ldr	r3, [pc, #32]	; (8071e74 <vPortExitCritical+0x50>)
 8071e54:	681b      	ldr	r3, [r3, #0]
 8071e56:	2b00      	cmp	r3, #0
 8071e58:	d105      	bne.n	8071e66 <vPortExitCritical+0x42>
 8071e5a:	2300      	movs	r3, #0
 8071e5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8071e5e:	683b      	ldr	r3, [r7, #0]
 8071e60:	f383 8811 	msr	BASEPRI, r3
}
 8071e64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8071e66:	bf00      	nop
 8071e68:	370c      	adds	r7, #12
 8071e6a:	46bd      	mov	sp, r7
 8071e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071e70:	4770      	bx	lr
 8071e72:	bf00      	nop
 8071e74:	20000024 	.word	0x20000024
	...

08071e80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8071e80:	f3ef 8009 	mrs	r0, PSP
 8071e84:	f3bf 8f6f 	isb	sy
 8071e88:	4b15      	ldr	r3, [pc, #84]	; (8071ee0 <pxCurrentTCBConst>)
 8071e8a:	681a      	ldr	r2, [r3, #0]
 8071e8c:	f01e 0f10 	tst.w	lr, #16
 8071e90:	bf08      	it	eq
 8071e92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8071e96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8071e9a:	6010      	str	r0, [r2, #0]
 8071e9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8071ea0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8071ea4:	f380 8811 	msr	BASEPRI, r0
 8071ea8:	f3bf 8f4f 	dsb	sy
 8071eac:	f3bf 8f6f 	isb	sy
 8071eb0:	f7fe fbf0 	bl	8070694 <vTaskSwitchContext>
 8071eb4:	f04f 0000 	mov.w	r0, #0
 8071eb8:	f380 8811 	msr	BASEPRI, r0
 8071ebc:	bc09      	pop	{r0, r3}
 8071ebe:	6819      	ldr	r1, [r3, #0]
 8071ec0:	6808      	ldr	r0, [r1, #0]
 8071ec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8071ec6:	f01e 0f10 	tst.w	lr, #16
 8071eca:	bf08      	it	eq
 8071ecc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8071ed0:	f380 8809 	msr	PSP, r0
 8071ed4:	f3bf 8f6f 	isb	sy
 8071ed8:	4770      	bx	lr
 8071eda:	bf00      	nop
 8071edc:	f3af 8000 	nop.w

08071ee0 <pxCurrentTCBConst>:
 8071ee0:	20000bd4 	.word	0x20000bd4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8071ee4:	bf00      	nop
 8071ee6:	bf00      	nop

08071ee8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8071ee8:	b580      	push	{r7, lr}
 8071eea:	b082      	sub	sp, #8
 8071eec:	af00      	add	r7, sp, #0
	__asm volatile
 8071eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071ef2:	f383 8811 	msr	BASEPRI, r3
 8071ef6:	f3bf 8f6f 	isb	sy
 8071efa:	f3bf 8f4f 	dsb	sy
 8071efe:	607b      	str	r3, [r7, #4]
}
 8071f00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8071f02:	f7fe fb0d 	bl	8070520 <xTaskIncrementTick>
 8071f06:	4603      	mov	r3, r0
 8071f08:	2b00      	cmp	r3, #0
 8071f0a:	d003      	beq.n	8071f14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8071f0c:	4b06      	ldr	r3, [pc, #24]	; (8071f28 <xPortSysTickHandler+0x40>)
 8071f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8071f12:	601a      	str	r2, [r3, #0]
 8071f14:	2300      	movs	r3, #0
 8071f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8071f18:	683b      	ldr	r3, [r7, #0]
 8071f1a:	f383 8811 	msr	BASEPRI, r3
}
 8071f1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8071f20:	bf00      	nop
 8071f22:	3708      	adds	r7, #8
 8071f24:	46bd      	mov	sp, r7
 8071f26:	bd80      	pop	{r7, pc}
 8071f28:	e000ed04 	.word	0xe000ed04

08071f2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8071f2c:	b480      	push	{r7}
 8071f2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8071f30:	4b0b      	ldr	r3, [pc, #44]	; (8071f60 <vPortSetupTimerInterrupt+0x34>)
 8071f32:	2200      	movs	r2, #0
 8071f34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8071f36:	4b0b      	ldr	r3, [pc, #44]	; (8071f64 <vPortSetupTimerInterrupt+0x38>)
 8071f38:	2200      	movs	r2, #0
 8071f3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8071f3c:	4b0a      	ldr	r3, [pc, #40]	; (8071f68 <vPortSetupTimerInterrupt+0x3c>)
 8071f3e:	681b      	ldr	r3, [r3, #0]
 8071f40:	4a0a      	ldr	r2, [pc, #40]	; (8071f6c <vPortSetupTimerInterrupt+0x40>)
 8071f42:	fba2 2303 	umull	r2, r3, r2, r3
 8071f46:	099b      	lsrs	r3, r3, #6
 8071f48:	4a09      	ldr	r2, [pc, #36]	; (8071f70 <vPortSetupTimerInterrupt+0x44>)
 8071f4a:	3b01      	subs	r3, #1
 8071f4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8071f4e:	4b04      	ldr	r3, [pc, #16]	; (8071f60 <vPortSetupTimerInterrupt+0x34>)
 8071f50:	2207      	movs	r2, #7
 8071f52:	601a      	str	r2, [r3, #0]
}
 8071f54:	bf00      	nop
 8071f56:	46bd      	mov	sp, r7
 8071f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071f5c:	4770      	bx	lr
 8071f5e:	bf00      	nop
 8071f60:	e000e010 	.word	0xe000e010
 8071f64:	e000e018 	.word	0xe000e018
 8071f68:	20000000 	.word	0x20000000
 8071f6c:	10624dd3 	.word	0x10624dd3
 8071f70:	e000e014 	.word	0xe000e014

08071f74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8071f74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8071f84 <vPortEnableVFP+0x10>
 8071f78:	6801      	ldr	r1, [r0, #0]
 8071f7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8071f7e:	6001      	str	r1, [r0, #0]
 8071f80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8071f82:	bf00      	nop
 8071f84:	e000ed88 	.word	0xe000ed88

08071f88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8071f88:	b480      	push	{r7}
 8071f8a:	b085      	sub	sp, #20
 8071f8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8071f8e:	f3ef 8305 	mrs	r3, IPSR
 8071f92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8071f94:	68fb      	ldr	r3, [r7, #12]
 8071f96:	2b0f      	cmp	r3, #15
 8071f98:	d914      	bls.n	8071fc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8071f9a:	4a17      	ldr	r2, [pc, #92]	; (8071ff8 <vPortValidateInterruptPriority+0x70>)
 8071f9c:	68fb      	ldr	r3, [r7, #12]
 8071f9e:	4413      	add	r3, r2
 8071fa0:	781b      	ldrb	r3, [r3, #0]
 8071fa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8071fa4:	4b15      	ldr	r3, [pc, #84]	; (8071ffc <vPortValidateInterruptPriority+0x74>)
 8071fa6:	781b      	ldrb	r3, [r3, #0]
 8071fa8:	7afa      	ldrb	r2, [r7, #11]
 8071faa:	429a      	cmp	r2, r3
 8071fac:	d20a      	bcs.n	8071fc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8071fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071fb2:	f383 8811 	msr	BASEPRI, r3
 8071fb6:	f3bf 8f6f 	isb	sy
 8071fba:	f3bf 8f4f 	dsb	sy
 8071fbe:	607b      	str	r3, [r7, #4]
}
 8071fc0:	bf00      	nop
 8071fc2:	e7fe      	b.n	8071fc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8071fc4:	4b0e      	ldr	r3, [pc, #56]	; (8072000 <vPortValidateInterruptPriority+0x78>)
 8071fc6:	681b      	ldr	r3, [r3, #0]
 8071fc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8071fcc:	4b0d      	ldr	r3, [pc, #52]	; (8072004 <vPortValidateInterruptPriority+0x7c>)
 8071fce:	681b      	ldr	r3, [r3, #0]
 8071fd0:	429a      	cmp	r2, r3
 8071fd2:	d90a      	bls.n	8071fea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8071fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8071fd8:	f383 8811 	msr	BASEPRI, r3
 8071fdc:	f3bf 8f6f 	isb	sy
 8071fe0:	f3bf 8f4f 	dsb	sy
 8071fe4:	603b      	str	r3, [r7, #0]
}
 8071fe6:	bf00      	nop
 8071fe8:	e7fe      	b.n	8071fe8 <vPortValidateInterruptPriority+0x60>
	}
 8071fea:	bf00      	nop
 8071fec:	3714      	adds	r7, #20
 8071fee:	46bd      	mov	sp, r7
 8071ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8071ff4:	4770      	bx	lr
 8071ff6:	bf00      	nop
 8071ff8:	e000e3f0 	.word	0xe000e3f0
 8071ffc:	20001200 	.word	0x20001200
 8072000:	e000ed0c 	.word	0xe000ed0c
 8072004:	20001204 	.word	0x20001204

08072008 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8072008:	b580      	push	{r7, lr}
 807200a:	b08a      	sub	sp, #40	; 0x28
 807200c:	af00      	add	r7, sp, #0
 807200e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8072010:	2300      	movs	r3, #0
 8072012:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8072014:	f7fe f9c8 	bl	80703a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8072018:	4b5b      	ldr	r3, [pc, #364]	; (8072188 <pvPortMalloc+0x180>)
 807201a:	681b      	ldr	r3, [r3, #0]
 807201c:	2b00      	cmp	r3, #0
 807201e:	d101      	bne.n	8072024 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8072020:	f000 f920 	bl	8072264 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8072024:	4b59      	ldr	r3, [pc, #356]	; (807218c <pvPortMalloc+0x184>)
 8072026:	681a      	ldr	r2, [r3, #0]
 8072028:	687b      	ldr	r3, [r7, #4]
 807202a:	4013      	ands	r3, r2
 807202c:	2b00      	cmp	r3, #0
 807202e:	f040 8093 	bne.w	8072158 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8072032:	687b      	ldr	r3, [r7, #4]
 8072034:	2b00      	cmp	r3, #0
 8072036:	d01d      	beq.n	8072074 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8072038:	2208      	movs	r2, #8
 807203a:	687b      	ldr	r3, [r7, #4]
 807203c:	4413      	add	r3, r2
 807203e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8072040:	687b      	ldr	r3, [r7, #4]
 8072042:	f003 0307 	and.w	r3, r3, #7
 8072046:	2b00      	cmp	r3, #0
 8072048:	d014      	beq.n	8072074 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 807204a:	687b      	ldr	r3, [r7, #4]
 807204c:	f023 0307 	bic.w	r3, r3, #7
 8072050:	3308      	adds	r3, #8
 8072052:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8072054:	687b      	ldr	r3, [r7, #4]
 8072056:	f003 0307 	and.w	r3, r3, #7
 807205a:	2b00      	cmp	r3, #0
 807205c:	d00a      	beq.n	8072074 <pvPortMalloc+0x6c>
	__asm volatile
 807205e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8072062:	f383 8811 	msr	BASEPRI, r3
 8072066:	f3bf 8f6f 	isb	sy
 807206a:	f3bf 8f4f 	dsb	sy
 807206e:	617b      	str	r3, [r7, #20]
}
 8072070:	bf00      	nop
 8072072:	e7fe      	b.n	8072072 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8072074:	687b      	ldr	r3, [r7, #4]
 8072076:	2b00      	cmp	r3, #0
 8072078:	d06e      	beq.n	8072158 <pvPortMalloc+0x150>
 807207a:	4b45      	ldr	r3, [pc, #276]	; (8072190 <pvPortMalloc+0x188>)
 807207c:	681b      	ldr	r3, [r3, #0]
 807207e:	687a      	ldr	r2, [r7, #4]
 8072080:	429a      	cmp	r2, r3
 8072082:	d869      	bhi.n	8072158 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8072084:	4b43      	ldr	r3, [pc, #268]	; (8072194 <pvPortMalloc+0x18c>)
 8072086:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8072088:	4b42      	ldr	r3, [pc, #264]	; (8072194 <pvPortMalloc+0x18c>)
 807208a:	681b      	ldr	r3, [r3, #0]
 807208c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 807208e:	e004      	b.n	807209a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8072090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8072092:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8072094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8072096:	681b      	ldr	r3, [r3, #0]
 8072098:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 807209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807209c:	685b      	ldr	r3, [r3, #4]
 807209e:	687a      	ldr	r2, [r7, #4]
 80720a0:	429a      	cmp	r2, r3
 80720a2:	d903      	bls.n	80720ac <pvPortMalloc+0xa4>
 80720a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80720a6:	681b      	ldr	r3, [r3, #0]
 80720a8:	2b00      	cmp	r3, #0
 80720aa:	d1f1      	bne.n	8072090 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80720ac:	4b36      	ldr	r3, [pc, #216]	; (8072188 <pvPortMalloc+0x180>)
 80720ae:	681b      	ldr	r3, [r3, #0]
 80720b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80720b2:	429a      	cmp	r2, r3
 80720b4:	d050      	beq.n	8072158 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80720b6:	6a3b      	ldr	r3, [r7, #32]
 80720b8:	681b      	ldr	r3, [r3, #0]
 80720ba:	2208      	movs	r2, #8
 80720bc:	4413      	add	r3, r2
 80720be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80720c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80720c2:	681a      	ldr	r2, [r3, #0]
 80720c4:	6a3b      	ldr	r3, [r7, #32]
 80720c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80720c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80720ca:	685a      	ldr	r2, [r3, #4]
 80720cc:	687b      	ldr	r3, [r7, #4]
 80720ce:	1ad2      	subs	r2, r2, r3
 80720d0:	2308      	movs	r3, #8
 80720d2:	005b      	lsls	r3, r3, #1
 80720d4:	429a      	cmp	r2, r3
 80720d6:	d91f      	bls.n	8072118 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80720d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80720da:	687b      	ldr	r3, [r7, #4]
 80720dc:	4413      	add	r3, r2
 80720de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80720e0:	69bb      	ldr	r3, [r7, #24]
 80720e2:	f003 0307 	and.w	r3, r3, #7
 80720e6:	2b00      	cmp	r3, #0
 80720e8:	d00a      	beq.n	8072100 <pvPortMalloc+0xf8>
	__asm volatile
 80720ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80720ee:	f383 8811 	msr	BASEPRI, r3
 80720f2:	f3bf 8f6f 	isb	sy
 80720f6:	f3bf 8f4f 	dsb	sy
 80720fa:	613b      	str	r3, [r7, #16]
}
 80720fc:	bf00      	nop
 80720fe:	e7fe      	b.n	80720fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8072100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8072102:	685a      	ldr	r2, [r3, #4]
 8072104:	687b      	ldr	r3, [r7, #4]
 8072106:	1ad2      	subs	r2, r2, r3
 8072108:	69bb      	ldr	r3, [r7, #24]
 807210a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 807210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807210e:	687a      	ldr	r2, [r7, #4]
 8072110:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8072112:	69b8      	ldr	r0, [r7, #24]
 8072114:	f000 f908 	bl	8072328 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8072118:	4b1d      	ldr	r3, [pc, #116]	; (8072190 <pvPortMalloc+0x188>)
 807211a:	681a      	ldr	r2, [r3, #0]
 807211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807211e:	685b      	ldr	r3, [r3, #4]
 8072120:	1ad3      	subs	r3, r2, r3
 8072122:	4a1b      	ldr	r2, [pc, #108]	; (8072190 <pvPortMalloc+0x188>)
 8072124:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8072126:	4b1a      	ldr	r3, [pc, #104]	; (8072190 <pvPortMalloc+0x188>)
 8072128:	681a      	ldr	r2, [r3, #0]
 807212a:	4b1b      	ldr	r3, [pc, #108]	; (8072198 <pvPortMalloc+0x190>)
 807212c:	681b      	ldr	r3, [r3, #0]
 807212e:	429a      	cmp	r2, r3
 8072130:	d203      	bcs.n	807213a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8072132:	4b17      	ldr	r3, [pc, #92]	; (8072190 <pvPortMalloc+0x188>)
 8072134:	681b      	ldr	r3, [r3, #0]
 8072136:	4a18      	ldr	r2, [pc, #96]	; (8072198 <pvPortMalloc+0x190>)
 8072138:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 807213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807213c:	685a      	ldr	r2, [r3, #4]
 807213e:	4b13      	ldr	r3, [pc, #76]	; (807218c <pvPortMalloc+0x184>)
 8072140:	681b      	ldr	r3, [r3, #0]
 8072142:	431a      	orrs	r2, r3
 8072144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8072146:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8072148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807214a:	2200      	movs	r2, #0
 807214c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 807214e:	4b13      	ldr	r3, [pc, #76]	; (807219c <pvPortMalloc+0x194>)
 8072150:	681b      	ldr	r3, [r3, #0]
 8072152:	3301      	adds	r3, #1
 8072154:	4a11      	ldr	r2, [pc, #68]	; (807219c <pvPortMalloc+0x194>)
 8072156:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8072158:	f7fe f934 	bl	80703c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 807215c:	69fb      	ldr	r3, [r7, #28]
 807215e:	f003 0307 	and.w	r3, r3, #7
 8072162:	2b00      	cmp	r3, #0
 8072164:	d00a      	beq.n	807217c <pvPortMalloc+0x174>
	__asm volatile
 8072166:	f04f 0350 	mov.w	r3, #80	; 0x50
 807216a:	f383 8811 	msr	BASEPRI, r3
 807216e:	f3bf 8f6f 	isb	sy
 8072172:	f3bf 8f4f 	dsb	sy
 8072176:	60fb      	str	r3, [r7, #12]
}
 8072178:	bf00      	nop
 807217a:	e7fe      	b.n	807217a <pvPortMalloc+0x172>
	return pvReturn;
 807217c:	69fb      	ldr	r3, [r7, #28]
}
 807217e:	4618      	mov	r0, r3
 8072180:	3728      	adds	r7, #40	; 0x28
 8072182:	46bd      	mov	sp, r7
 8072184:	bd80      	pop	{r7, pc}
 8072186:	bf00      	nop
 8072188:	20004e10 	.word	0x20004e10
 807218c:	20004e24 	.word	0x20004e24
 8072190:	20004e14 	.word	0x20004e14
 8072194:	20004e08 	.word	0x20004e08
 8072198:	20004e18 	.word	0x20004e18
 807219c:	20004e1c 	.word	0x20004e1c

080721a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80721a0:	b580      	push	{r7, lr}
 80721a2:	b086      	sub	sp, #24
 80721a4:	af00      	add	r7, sp, #0
 80721a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80721a8:	687b      	ldr	r3, [r7, #4]
 80721aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80721ac:	687b      	ldr	r3, [r7, #4]
 80721ae:	2b00      	cmp	r3, #0
 80721b0:	d04d      	beq.n	807224e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80721b2:	2308      	movs	r3, #8
 80721b4:	425b      	negs	r3, r3
 80721b6:	697a      	ldr	r2, [r7, #20]
 80721b8:	4413      	add	r3, r2
 80721ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80721bc:	697b      	ldr	r3, [r7, #20]
 80721be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80721c0:	693b      	ldr	r3, [r7, #16]
 80721c2:	685a      	ldr	r2, [r3, #4]
 80721c4:	4b24      	ldr	r3, [pc, #144]	; (8072258 <vPortFree+0xb8>)
 80721c6:	681b      	ldr	r3, [r3, #0]
 80721c8:	4013      	ands	r3, r2
 80721ca:	2b00      	cmp	r3, #0
 80721cc:	d10a      	bne.n	80721e4 <vPortFree+0x44>
	__asm volatile
 80721ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80721d2:	f383 8811 	msr	BASEPRI, r3
 80721d6:	f3bf 8f6f 	isb	sy
 80721da:	f3bf 8f4f 	dsb	sy
 80721de:	60fb      	str	r3, [r7, #12]
}
 80721e0:	bf00      	nop
 80721e2:	e7fe      	b.n	80721e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80721e4:	693b      	ldr	r3, [r7, #16]
 80721e6:	681b      	ldr	r3, [r3, #0]
 80721e8:	2b00      	cmp	r3, #0
 80721ea:	d00a      	beq.n	8072202 <vPortFree+0x62>
	__asm volatile
 80721ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80721f0:	f383 8811 	msr	BASEPRI, r3
 80721f4:	f3bf 8f6f 	isb	sy
 80721f8:	f3bf 8f4f 	dsb	sy
 80721fc:	60bb      	str	r3, [r7, #8]
}
 80721fe:	bf00      	nop
 8072200:	e7fe      	b.n	8072200 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8072202:	693b      	ldr	r3, [r7, #16]
 8072204:	685a      	ldr	r2, [r3, #4]
 8072206:	4b14      	ldr	r3, [pc, #80]	; (8072258 <vPortFree+0xb8>)
 8072208:	681b      	ldr	r3, [r3, #0]
 807220a:	4013      	ands	r3, r2
 807220c:	2b00      	cmp	r3, #0
 807220e:	d01e      	beq.n	807224e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8072210:	693b      	ldr	r3, [r7, #16]
 8072212:	681b      	ldr	r3, [r3, #0]
 8072214:	2b00      	cmp	r3, #0
 8072216:	d11a      	bne.n	807224e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8072218:	693b      	ldr	r3, [r7, #16]
 807221a:	685a      	ldr	r2, [r3, #4]
 807221c:	4b0e      	ldr	r3, [pc, #56]	; (8072258 <vPortFree+0xb8>)
 807221e:	681b      	ldr	r3, [r3, #0]
 8072220:	43db      	mvns	r3, r3
 8072222:	401a      	ands	r2, r3
 8072224:	693b      	ldr	r3, [r7, #16]
 8072226:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8072228:	f7fe f8be 	bl	80703a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 807222c:	693b      	ldr	r3, [r7, #16]
 807222e:	685a      	ldr	r2, [r3, #4]
 8072230:	4b0a      	ldr	r3, [pc, #40]	; (807225c <vPortFree+0xbc>)
 8072232:	681b      	ldr	r3, [r3, #0]
 8072234:	4413      	add	r3, r2
 8072236:	4a09      	ldr	r2, [pc, #36]	; (807225c <vPortFree+0xbc>)
 8072238:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 807223a:	6938      	ldr	r0, [r7, #16]
 807223c:	f000 f874 	bl	8072328 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8072240:	4b07      	ldr	r3, [pc, #28]	; (8072260 <vPortFree+0xc0>)
 8072242:	681b      	ldr	r3, [r3, #0]
 8072244:	3301      	adds	r3, #1
 8072246:	4a06      	ldr	r2, [pc, #24]	; (8072260 <vPortFree+0xc0>)
 8072248:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 807224a:	f7fe f8bb 	bl	80703c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 807224e:	bf00      	nop
 8072250:	3718      	adds	r7, #24
 8072252:	46bd      	mov	sp, r7
 8072254:	bd80      	pop	{r7, pc}
 8072256:	bf00      	nop
 8072258:	20004e24 	.word	0x20004e24
 807225c:	20004e14 	.word	0x20004e14
 8072260:	20004e20 	.word	0x20004e20

08072264 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8072264:	b480      	push	{r7}
 8072266:	b085      	sub	sp, #20
 8072268:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 807226a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 807226e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8072270:	4b27      	ldr	r3, [pc, #156]	; (8072310 <prvHeapInit+0xac>)
 8072272:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8072274:	68fb      	ldr	r3, [r7, #12]
 8072276:	f003 0307 	and.w	r3, r3, #7
 807227a:	2b00      	cmp	r3, #0
 807227c:	d00c      	beq.n	8072298 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 807227e:	68fb      	ldr	r3, [r7, #12]
 8072280:	3307      	adds	r3, #7
 8072282:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8072284:	68fb      	ldr	r3, [r7, #12]
 8072286:	f023 0307 	bic.w	r3, r3, #7
 807228a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 807228c:	68ba      	ldr	r2, [r7, #8]
 807228e:	68fb      	ldr	r3, [r7, #12]
 8072290:	1ad3      	subs	r3, r2, r3
 8072292:	4a1f      	ldr	r2, [pc, #124]	; (8072310 <prvHeapInit+0xac>)
 8072294:	4413      	add	r3, r2
 8072296:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8072298:	68fb      	ldr	r3, [r7, #12]
 807229a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 807229c:	4a1d      	ldr	r2, [pc, #116]	; (8072314 <prvHeapInit+0xb0>)
 807229e:	687b      	ldr	r3, [r7, #4]
 80722a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80722a2:	4b1c      	ldr	r3, [pc, #112]	; (8072314 <prvHeapInit+0xb0>)
 80722a4:	2200      	movs	r2, #0
 80722a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80722a8:	687b      	ldr	r3, [r7, #4]
 80722aa:	68ba      	ldr	r2, [r7, #8]
 80722ac:	4413      	add	r3, r2
 80722ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80722b0:	2208      	movs	r2, #8
 80722b2:	68fb      	ldr	r3, [r7, #12]
 80722b4:	1a9b      	subs	r3, r3, r2
 80722b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80722b8:	68fb      	ldr	r3, [r7, #12]
 80722ba:	f023 0307 	bic.w	r3, r3, #7
 80722be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80722c0:	68fb      	ldr	r3, [r7, #12]
 80722c2:	4a15      	ldr	r2, [pc, #84]	; (8072318 <prvHeapInit+0xb4>)
 80722c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80722c6:	4b14      	ldr	r3, [pc, #80]	; (8072318 <prvHeapInit+0xb4>)
 80722c8:	681b      	ldr	r3, [r3, #0]
 80722ca:	2200      	movs	r2, #0
 80722cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80722ce:	4b12      	ldr	r3, [pc, #72]	; (8072318 <prvHeapInit+0xb4>)
 80722d0:	681b      	ldr	r3, [r3, #0]
 80722d2:	2200      	movs	r2, #0
 80722d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80722d6:	687b      	ldr	r3, [r7, #4]
 80722d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80722da:	683b      	ldr	r3, [r7, #0]
 80722dc:	68fa      	ldr	r2, [r7, #12]
 80722de:	1ad2      	subs	r2, r2, r3
 80722e0:	683b      	ldr	r3, [r7, #0]
 80722e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80722e4:	4b0c      	ldr	r3, [pc, #48]	; (8072318 <prvHeapInit+0xb4>)
 80722e6:	681a      	ldr	r2, [r3, #0]
 80722e8:	683b      	ldr	r3, [r7, #0]
 80722ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80722ec:	683b      	ldr	r3, [r7, #0]
 80722ee:	685b      	ldr	r3, [r3, #4]
 80722f0:	4a0a      	ldr	r2, [pc, #40]	; (807231c <prvHeapInit+0xb8>)
 80722f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80722f4:	683b      	ldr	r3, [r7, #0]
 80722f6:	685b      	ldr	r3, [r3, #4]
 80722f8:	4a09      	ldr	r2, [pc, #36]	; (8072320 <prvHeapInit+0xbc>)
 80722fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80722fc:	4b09      	ldr	r3, [pc, #36]	; (8072324 <prvHeapInit+0xc0>)
 80722fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8072302:	601a      	str	r2, [r3, #0]
}
 8072304:	bf00      	nop
 8072306:	3714      	adds	r7, #20
 8072308:	46bd      	mov	sp, r7
 807230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 807230e:	4770      	bx	lr
 8072310:	20001208 	.word	0x20001208
 8072314:	20004e08 	.word	0x20004e08
 8072318:	20004e10 	.word	0x20004e10
 807231c:	20004e18 	.word	0x20004e18
 8072320:	20004e14 	.word	0x20004e14
 8072324:	20004e24 	.word	0x20004e24

08072328 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8072328:	b480      	push	{r7}
 807232a:	b085      	sub	sp, #20
 807232c:	af00      	add	r7, sp, #0
 807232e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8072330:	4b28      	ldr	r3, [pc, #160]	; (80723d4 <prvInsertBlockIntoFreeList+0xac>)
 8072332:	60fb      	str	r3, [r7, #12]
 8072334:	e002      	b.n	807233c <prvInsertBlockIntoFreeList+0x14>
 8072336:	68fb      	ldr	r3, [r7, #12]
 8072338:	681b      	ldr	r3, [r3, #0]
 807233a:	60fb      	str	r3, [r7, #12]
 807233c:	68fb      	ldr	r3, [r7, #12]
 807233e:	681b      	ldr	r3, [r3, #0]
 8072340:	687a      	ldr	r2, [r7, #4]
 8072342:	429a      	cmp	r2, r3
 8072344:	d8f7      	bhi.n	8072336 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8072346:	68fb      	ldr	r3, [r7, #12]
 8072348:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 807234a:	68fb      	ldr	r3, [r7, #12]
 807234c:	685b      	ldr	r3, [r3, #4]
 807234e:	68ba      	ldr	r2, [r7, #8]
 8072350:	4413      	add	r3, r2
 8072352:	687a      	ldr	r2, [r7, #4]
 8072354:	429a      	cmp	r2, r3
 8072356:	d108      	bne.n	807236a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8072358:	68fb      	ldr	r3, [r7, #12]
 807235a:	685a      	ldr	r2, [r3, #4]
 807235c:	687b      	ldr	r3, [r7, #4]
 807235e:	685b      	ldr	r3, [r3, #4]
 8072360:	441a      	add	r2, r3
 8072362:	68fb      	ldr	r3, [r7, #12]
 8072364:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8072366:	68fb      	ldr	r3, [r7, #12]
 8072368:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 807236a:	687b      	ldr	r3, [r7, #4]
 807236c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 807236e:	687b      	ldr	r3, [r7, #4]
 8072370:	685b      	ldr	r3, [r3, #4]
 8072372:	68ba      	ldr	r2, [r7, #8]
 8072374:	441a      	add	r2, r3
 8072376:	68fb      	ldr	r3, [r7, #12]
 8072378:	681b      	ldr	r3, [r3, #0]
 807237a:	429a      	cmp	r2, r3
 807237c:	d118      	bne.n	80723b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 807237e:	68fb      	ldr	r3, [r7, #12]
 8072380:	681a      	ldr	r2, [r3, #0]
 8072382:	4b15      	ldr	r3, [pc, #84]	; (80723d8 <prvInsertBlockIntoFreeList+0xb0>)
 8072384:	681b      	ldr	r3, [r3, #0]
 8072386:	429a      	cmp	r2, r3
 8072388:	d00d      	beq.n	80723a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 807238a:	687b      	ldr	r3, [r7, #4]
 807238c:	685a      	ldr	r2, [r3, #4]
 807238e:	68fb      	ldr	r3, [r7, #12]
 8072390:	681b      	ldr	r3, [r3, #0]
 8072392:	685b      	ldr	r3, [r3, #4]
 8072394:	441a      	add	r2, r3
 8072396:	687b      	ldr	r3, [r7, #4]
 8072398:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 807239a:	68fb      	ldr	r3, [r7, #12]
 807239c:	681b      	ldr	r3, [r3, #0]
 807239e:	681a      	ldr	r2, [r3, #0]
 80723a0:	687b      	ldr	r3, [r7, #4]
 80723a2:	601a      	str	r2, [r3, #0]
 80723a4:	e008      	b.n	80723b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80723a6:	4b0c      	ldr	r3, [pc, #48]	; (80723d8 <prvInsertBlockIntoFreeList+0xb0>)
 80723a8:	681a      	ldr	r2, [r3, #0]
 80723aa:	687b      	ldr	r3, [r7, #4]
 80723ac:	601a      	str	r2, [r3, #0]
 80723ae:	e003      	b.n	80723b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80723b0:	68fb      	ldr	r3, [r7, #12]
 80723b2:	681a      	ldr	r2, [r3, #0]
 80723b4:	687b      	ldr	r3, [r7, #4]
 80723b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80723b8:	68fa      	ldr	r2, [r7, #12]
 80723ba:	687b      	ldr	r3, [r7, #4]
 80723bc:	429a      	cmp	r2, r3
 80723be:	d002      	beq.n	80723c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80723c0:	68fb      	ldr	r3, [r7, #12]
 80723c2:	687a      	ldr	r2, [r7, #4]
 80723c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80723c6:	bf00      	nop
 80723c8:	3714      	adds	r7, #20
 80723ca:	46bd      	mov	sp, r7
 80723cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80723d0:	4770      	bx	lr
 80723d2:	bf00      	nop
 80723d4:	20004e08 	.word	0x20004e08
 80723d8:	20004e10 	.word	0x20004e10

080723dc <__errno>:
 80723dc:	4b01      	ldr	r3, [pc, #4]	; (80723e4 <__errno+0x8>)
 80723de:	6818      	ldr	r0, [r3, #0]
 80723e0:	4770      	bx	lr
 80723e2:	bf00      	nop
 80723e4:	20000028 	.word	0x20000028

080723e8 <std>:
 80723e8:	2300      	movs	r3, #0
 80723ea:	b510      	push	{r4, lr}
 80723ec:	4604      	mov	r4, r0
 80723ee:	e9c0 3300 	strd	r3, r3, [r0]
 80723f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80723f6:	6083      	str	r3, [r0, #8]
 80723f8:	8181      	strh	r1, [r0, #12]
 80723fa:	6643      	str	r3, [r0, #100]	; 0x64
 80723fc:	81c2      	strh	r2, [r0, #14]
 80723fe:	6183      	str	r3, [r0, #24]
 8072400:	4619      	mov	r1, r3
 8072402:	2208      	movs	r2, #8
 8072404:	305c      	adds	r0, #92	; 0x5c
 8072406:	f000 f91a 	bl	807263e <memset>
 807240a:	4b05      	ldr	r3, [pc, #20]	; (8072420 <std+0x38>)
 807240c:	6263      	str	r3, [r4, #36]	; 0x24
 807240e:	4b05      	ldr	r3, [pc, #20]	; (8072424 <std+0x3c>)
 8072410:	62a3      	str	r3, [r4, #40]	; 0x28
 8072412:	4b05      	ldr	r3, [pc, #20]	; (8072428 <std+0x40>)
 8072414:	62e3      	str	r3, [r4, #44]	; 0x2c
 8072416:	4b05      	ldr	r3, [pc, #20]	; (807242c <std+0x44>)
 8072418:	6224      	str	r4, [r4, #32]
 807241a:	6323      	str	r3, [r4, #48]	; 0x30
 807241c:	bd10      	pop	{r4, pc}
 807241e:	bf00      	nop
 8072420:	08073539 	.word	0x08073539
 8072424:	0807355b 	.word	0x0807355b
 8072428:	08073593 	.word	0x08073593
 807242c:	080735b7 	.word	0x080735b7

08072430 <_cleanup_r>:
 8072430:	4901      	ldr	r1, [pc, #4]	; (8072438 <_cleanup_r+0x8>)
 8072432:	f000 b8af 	b.w	8072594 <_fwalk_reent>
 8072436:	bf00      	nop
 8072438:	0807518d 	.word	0x0807518d

0807243c <__sfmoreglue>:
 807243c:	b570      	push	{r4, r5, r6, lr}
 807243e:	1e4a      	subs	r2, r1, #1
 8072440:	2568      	movs	r5, #104	; 0x68
 8072442:	4355      	muls	r5, r2
 8072444:	460e      	mov	r6, r1
 8072446:	f105 0174 	add.w	r1, r5, #116	; 0x74
 807244a:	f000 f901 	bl	8072650 <_malloc_r>
 807244e:	4604      	mov	r4, r0
 8072450:	b140      	cbz	r0, 8072464 <__sfmoreglue+0x28>
 8072452:	2100      	movs	r1, #0
 8072454:	e9c0 1600 	strd	r1, r6, [r0]
 8072458:	300c      	adds	r0, #12
 807245a:	60a0      	str	r0, [r4, #8]
 807245c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8072460:	f000 f8ed 	bl	807263e <memset>
 8072464:	4620      	mov	r0, r4
 8072466:	bd70      	pop	{r4, r5, r6, pc}

08072468 <__sfp_lock_acquire>:
 8072468:	4801      	ldr	r0, [pc, #4]	; (8072470 <__sfp_lock_acquire+0x8>)
 807246a:	f000 b8d8 	b.w	807261e <__retarget_lock_acquire_recursive>
 807246e:	bf00      	nop
 8072470:	20005d30 	.word	0x20005d30

08072474 <__sfp_lock_release>:
 8072474:	4801      	ldr	r0, [pc, #4]	; (807247c <__sfp_lock_release+0x8>)
 8072476:	f000 b8d3 	b.w	8072620 <__retarget_lock_release_recursive>
 807247a:	bf00      	nop
 807247c:	20005d30 	.word	0x20005d30

08072480 <__sinit_lock_acquire>:
 8072480:	4801      	ldr	r0, [pc, #4]	; (8072488 <__sinit_lock_acquire+0x8>)
 8072482:	f000 b8cc 	b.w	807261e <__retarget_lock_acquire_recursive>
 8072486:	bf00      	nop
 8072488:	20005d2b 	.word	0x20005d2b

0807248c <__sinit_lock_release>:
 807248c:	4801      	ldr	r0, [pc, #4]	; (8072494 <__sinit_lock_release+0x8>)
 807248e:	f000 b8c7 	b.w	8072620 <__retarget_lock_release_recursive>
 8072492:	bf00      	nop
 8072494:	20005d2b 	.word	0x20005d2b

08072498 <__sinit>:
 8072498:	b510      	push	{r4, lr}
 807249a:	4604      	mov	r4, r0
 807249c:	f7ff fff0 	bl	8072480 <__sinit_lock_acquire>
 80724a0:	69a3      	ldr	r3, [r4, #24]
 80724a2:	b11b      	cbz	r3, 80724ac <__sinit+0x14>
 80724a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80724a8:	f7ff bff0 	b.w	807248c <__sinit_lock_release>
 80724ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80724b0:	6523      	str	r3, [r4, #80]	; 0x50
 80724b2:	4b13      	ldr	r3, [pc, #76]	; (8072500 <__sinit+0x68>)
 80724b4:	4a13      	ldr	r2, [pc, #76]	; (8072504 <__sinit+0x6c>)
 80724b6:	681b      	ldr	r3, [r3, #0]
 80724b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80724ba:	42a3      	cmp	r3, r4
 80724bc:	bf04      	itt	eq
 80724be:	2301      	moveq	r3, #1
 80724c0:	61a3      	streq	r3, [r4, #24]
 80724c2:	4620      	mov	r0, r4
 80724c4:	f000 f820 	bl	8072508 <__sfp>
 80724c8:	6060      	str	r0, [r4, #4]
 80724ca:	4620      	mov	r0, r4
 80724cc:	f000 f81c 	bl	8072508 <__sfp>
 80724d0:	60a0      	str	r0, [r4, #8]
 80724d2:	4620      	mov	r0, r4
 80724d4:	f000 f818 	bl	8072508 <__sfp>
 80724d8:	2200      	movs	r2, #0
 80724da:	60e0      	str	r0, [r4, #12]
 80724dc:	2104      	movs	r1, #4
 80724de:	6860      	ldr	r0, [r4, #4]
 80724e0:	f7ff ff82 	bl	80723e8 <std>
 80724e4:	68a0      	ldr	r0, [r4, #8]
 80724e6:	2201      	movs	r2, #1
 80724e8:	2109      	movs	r1, #9
 80724ea:	f7ff ff7d 	bl	80723e8 <std>
 80724ee:	68e0      	ldr	r0, [r4, #12]
 80724f0:	2202      	movs	r2, #2
 80724f2:	2112      	movs	r1, #18
 80724f4:	f7ff ff78 	bl	80723e8 <std>
 80724f8:	2301      	movs	r3, #1
 80724fa:	61a3      	str	r3, [r4, #24]
 80724fc:	e7d2      	b.n	80724a4 <__sinit+0xc>
 80724fe:	bf00      	nop
 8072500:	080775e0 	.word	0x080775e0
 8072504:	08072431 	.word	0x08072431

08072508 <__sfp>:
 8072508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 807250a:	4607      	mov	r7, r0
 807250c:	f7ff ffac 	bl	8072468 <__sfp_lock_acquire>
 8072510:	4b1e      	ldr	r3, [pc, #120]	; (807258c <__sfp+0x84>)
 8072512:	681e      	ldr	r6, [r3, #0]
 8072514:	69b3      	ldr	r3, [r6, #24]
 8072516:	b913      	cbnz	r3, 807251e <__sfp+0x16>
 8072518:	4630      	mov	r0, r6
 807251a:	f7ff ffbd 	bl	8072498 <__sinit>
 807251e:	3648      	adds	r6, #72	; 0x48
 8072520:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8072524:	3b01      	subs	r3, #1
 8072526:	d503      	bpl.n	8072530 <__sfp+0x28>
 8072528:	6833      	ldr	r3, [r6, #0]
 807252a:	b30b      	cbz	r3, 8072570 <__sfp+0x68>
 807252c:	6836      	ldr	r6, [r6, #0]
 807252e:	e7f7      	b.n	8072520 <__sfp+0x18>
 8072530:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8072534:	b9d5      	cbnz	r5, 807256c <__sfp+0x64>
 8072536:	4b16      	ldr	r3, [pc, #88]	; (8072590 <__sfp+0x88>)
 8072538:	60e3      	str	r3, [r4, #12]
 807253a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 807253e:	6665      	str	r5, [r4, #100]	; 0x64
 8072540:	f000 f86c 	bl	807261c <__retarget_lock_init_recursive>
 8072544:	f7ff ff96 	bl	8072474 <__sfp_lock_release>
 8072548:	e9c4 5501 	strd	r5, r5, [r4, #4]
 807254c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8072550:	6025      	str	r5, [r4, #0]
 8072552:	61a5      	str	r5, [r4, #24]
 8072554:	2208      	movs	r2, #8
 8072556:	4629      	mov	r1, r5
 8072558:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 807255c:	f000 f86f 	bl	807263e <memset>
 8072560:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8072564:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8072568:	4620      	mov	r0, r4
 807256a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 807256c:	3468      	adds	r4, #104	; 0x68
 807256e:	e7d9      	b.n	8072524 <__sfp+0x1c>
 8072570:	2104      	movs	r1, #4
 8072572:	4638      	mov	r0, r7
 8072574:	f7ff ff62 	bl	807243c <__sfmoreglue>
 8072578:	4604      	mov	r4, r0
 807257a:	6030      	str	r0, [r6, #0]
 807257c:	2800      	cmp	r0, #0
 807257e:	d1d5      	bne.n	807252c <__sfp+0x24>
 8072580:	f7ff ff78 	bl	8072474 <__sfp_lock_release>
 8072584:	230c      	movs	r3, #12
 8072586:	603b      	str	r3, [r7, #0]
 8072588:	e7ee      	b.n	8072568 <__sfp+0x60>
 807258a:	bf00      	nop
 807258c:	080775e0 	.word	0x080775e0
 8072590:	ffff0001 	.word	0xffff0001

08072594 <_fwalk_reent>:
 8072594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8072598:	4606      	mov	r6, r0
 807259a:	4688      	mov	r8, r1
 807259c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80725a0:	2700      	movs	r7, #0
 80725a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80725a6:	f1b9 0901 	subs.w	r9, r9, #1
 80725aa:	d505      	bpl.n	80725b8 <_fwalk_reent+0x24>
 80725ac:	6824      	ldr	r4, [r4, #0]
 80725ae:	2c00      	cmp	r4, #0
 80725b0:	d1f7      	bne.n	80725a2 <_fwalk_reent+0xe>
 80725b2:	4638      	mov	r0, r7
 80725b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80725b8:	89ab      	ldrh	r3, [r5, #12]
 80725ba:	2b01      	cmp	r3, #1
 80725bc:	d907      	bls.n	80725ce <_fwalk_reent+0x3a>
 80725be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80725c2:	3301      	adds	r3, #1
 80725c4:	d003      	beq.n	80725ce <_fwalk_reent+0x3a>
 80725c6:	4629      	mov	r1, r5
 80725c8:	4630      	mov	r0, r6
 80725ca:	47c0      	blx	r8
 80725cc:	4307      	orrs	r7, r0
 80725ce:	3568      	adds	r5, #104	; 0x68
 80725d0:	e7e9      	b.n	80725a6 <_fwalk_reent+0x12>
	...

080725d4 <__libc_init_array>:
 80725d4:	b570      	push	{r4, r5, r6, lr}
 80725d6:	4d0d      	ldr	r5, [pc, #52]	; (807260c <__libc_init_array+0x38>)
 80725d8:	4c0d      	ldr	r4, [pc, #52]	; (8072610 <__libc_init_array+0x3c>)
 80725da:	1b64      	subs	r4, r4, r5
 80725dc:	10a4      	asrs	r4, r4, #2
 80725de:	2600      	movs	r6, #0
 80725e0:	42a6      	cmp	r6, r4
 80725e2:	d109      	bne.n	80725f8 <__libc_init_array+0x24>
 80725e4:	4d0b      	ldr	r5, [pc, #44]	; (8072614 <__libc_init_array+0x40>)
 80725e6:	4c0c      	ldr	r4, [pc, #48]	; (8072618 <__libc_init_array+0x44>)
 80725e8:	f004 fbba 	bl	8076d60 <_init>
 80725ec:	1b64      	subs	r4, r4, r5
 80725ee:	10a4      	asrs	r4, r4, #2
 80725f0:	2600      	movs	r6, #0
 80725f2:	42a6      	cmp	r6, r4
 80725f4:	d105      	bne.n	8072602 <__libc_init_array+0x2e>
 80725f6:	bd70      	pop	{r4, r5, r6, pc}
 80725f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80725fc:	4798      	blx	r3
 80725fe:	3601      	adds	r6, #1
 8072600:	e7ee      	b.n	80725e0 <__libc_init_array+0xc>
 8072602:	f855 3b04 	ldr.w	r3, [r5], #4
 8072606:	4798      	blx	r3
 8072608:	3601      	adds	r6, #1
 807260a:	e7f2      	b.n	80725f2 <__libc_init_array+0x1e>
 807260c:	08077a3c 	.word	0x08077a3c
 8072610:	08077a3c 	.word	0x08077a3c
 8072614:	08077a3c 	.word	0x08077a3c
 8072618:	08077a40 	.word	0x08077a40

0807261c <__retarget_lock_init_recursive>:
 807261c:	4770      	bx	lr

0807261e <__retarget_lock_acquire_recursive>:
 807261e:	4770      	bx	lr

08072620 <__retarget_lock_release_recursive>:
 8072620:	4770      	bx	lr

08072622 <memcpy>:
 8072622:	440a      	add	r2, r1
 8072624:	4291      	cmp	r1, r2
 8072626:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 807262a:	d100      	bne.n	807262e <memcpy+0xc>
 807262c:	4770      	bx	lr
 807262e:	b510      	push	{r4, lr}
 8072630:	f811 4b01 	ldrb.w	r4, [r1], #1
 8072634:	f803 4f01 	strb.w	r4, [r3, #1]!
 8072638:	4291      	cmp	r1, r2
 807263a:	d1f9      	bne.n	8072630 <memcpy+0xe>
 807263c:	bd10      	pop	{r4, pc}

0807263e <memset>:
 807263e:	4402      	add	r2, r0
 8072640:	4603      	mov	r3, r0
 8072642:	4293      	cmp	r3, r2
 8072644:	d100      	bne.n	8072648 <memset+0xa>
 8072646:	4770      	bx	lr
 8072648:	f803 1b01 	strb.w	r1, [r3], #1
 807264c:	e7f9      	b.n	8072642 <memset+0x4>
	...

08072650 <_malloc_r>:
 8072650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8072652:	1ccd      	adds	r5, r1, #3
 8072654:	f025 0503 	bic.w	r5, r5, #3
 8072658:	3508      	adds	r5, #8
 807265a:	2d0c      	cmp	r5, #12
 807265c:	bf38      	it	cc
 807265e:	250c      	movcc	r5, #12
 8072660:	2d00      	cmp	r5, #0
 8072662:	4606      	mov	r6, r0
 8072664:	db01      	blt.n	807266a <_malloc_r+0x1a>
 8072666:	42a9      	cmp	r1, r5
 8072668:	d903      	bls.n	8072672 <_malloc_r+0x22>
 807266a:	230c      	movs	r3, #12
 807266c:	6033      	str	r3, [r6, #0]
 807266e:	2000      	movs	r0, #0
 8072670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8072672:	f003 f967 	bl	8075944 <__malloc_lock>
 8072676:	4921      	ldr	r1, [pc, #132]	; (80726fc <_malloc_r+0xac>)
 8072678:	680a      	ldr	r2, [r1, #0]
 807267a:	4614      	mov	r4, r2
 807267c:	b99c      	cbnz	r4, 80726a6 <_malloc_r+0x56>
 807267e:	4f20      	ldr	r7, [pc, #128]	; (8072700 <_malloc_r+0xb0>)
 8072680:	683b      	ldr	r3, [r7, #0]
 8072682:	b923      	cbnz	r3, 807268e <_malloc_r+0x3e>
 8072684:	4621      	mov	r1, r4
 8072686:	4630      	mov	r0, r6
 8072688:	f000 ff20 	bl	80734cc <_sbrk_r>
 807268c:	6038      	str	r0, [r7, #0]
 807268e:	4629      	mov	r1, r5
 8072690:	4630      	mov	r0, r6
 8072692:	f000 ff1b 	bl	80734cc <_sbrk_r>
 8072696:	1c43      	adds	r3, r0, #1
 8072698:	d123      	bne.n	80726e2 <_malloc_r+0x92>
 807269a:	230c      	movs	r3, #12
 807269c:	6033      	str	r3, [r6, #0]
 807269e:	4630      	mov	r0, r6
 80726a0:	f003 f956 	bl	8075950 <__malloc_unlock>
 80726a4:	e7e3      	b.n	807266e <_malloc_r+0x1e>
 80726a6:	6823      	ldr	r3, [r4, #0]
 80726a8:	1b5b      	subs	r3, r3, r5
 80726aa:	d417      	bmi.n	80726dc <_malloc_r+0x8c>
 80726ac:	2b0b      	cmp	r3, #11
 80726ae:	d903      	bls.n	80726b8 <_malloc_r+0x68>
 80726b0:	6023      	str	r3, [r4, #0]
 80726b2:	441c      	add	r4, r3
 80726b4:	6025      	str	r5, [r4, #0]
 80726b6:	e004      	b.n	80726c2 <_malloc_r+0x72>
 80726b8:	6863      	ldr	r3, [r4, #4]
 80726ba:	42a2      	cmp	r2, r4
 80726bc:	bf0c      	ite	eq
 80726be:	600b      	streq	r3, [r1, #0]
 80726c0:	6053      	strne	r3, [r2, #4]
 80726c2:	4630      	mov	r0, r6
 80726c4:	f003 f944 	bl	8075950 <__malloc_unlock>
 80726c8:	f104 000b 	add.w	r0, r4, #11
 80726cc:	1d23      	adds	r3, r4, #4
 80726ce:	f020 0007 	bic.w	r0, r0, #7
 80726d2:	1ac2      	subs	r2, r0, r3
 80726d4:	d0cc      	beq.n	8072670 <_malloc_r+0x20>
 80726d6:	1a1b      	subs	r3, r3, r0
 80726d8:	50a3      	str	r3, [r4, r2]
 80726da:	e7c9      	b.n	8072670 <_malloc_r+0x20>
 80726dc:	4622      	mov	r2, r4
 80726de:	6864      	ldr	r4, [r4, #4]
 80726e0:	e7cc      	b.n	807267c <_malloc_r+0x2c>
 80726e2:	1cc4      	adds	r4, r0, #3
 80726e4:	f024 0403 	bic.w	r4, r4, #3
 80726e8:	42a0      	cmp	r0, r4
 80726ea:	d0e3      	beq.n	80726b4 <_malloc_r+0x64>
 80726ec:	1a21      	subs	r1, r4, r0
 80726ee:	4630      	mov	r0, r6
 80726f0:	f000 feec 	bl	80734cc <_sbrk_r>
 80726f4:	3001      	adds	r0, #1
 80726f6:	d1dd      	bne.n	80726b4 <_malloc_r+0x64>
 80726f8:	e7cf      	b.n	807269a <_malloc_r+0x4a>
 80726fa:	bf00      	nop
 80726fc:	20004e28 	.word	0x20004e28
 8072700:	20004e2c 	.word	0x20004e2c

08072704 <__cvt>:
 8072704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8072708:	ec55 4b10 	vmov	r4, r5, d0
 807270c:	2d00      	cmp	r5, #0
 807270e:	460e      	mov	r6, r1
 8072710:	4619      	mov	r1, r3
 8072712:	462b      	mov	r3, r5
 8072714:	bfbb      	ittet	lt
 8072716:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 807271a:	461d      	movlt	r5, r3
 807271c:	2300      	movge	r3, #0
 807271e:	232d      	movlt	r3, #45	; 0x2d
 8072720:	700b      	strb	r3, [r1, #0]
 8072722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8072724:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8072728:	4691      	mov	r9, r2
 807272a:	f023 0820 	bic.w	r8, r3, #32
 807272e:	bfbc      	itt	lt
 8072730:	4622      	movlt	r2, r4
 8072732:	4614      	movlt	r4, r2
 8072734:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8072738:	d005      	beq.n	8072746 <__cvt+0x42>
 807273a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 807273e:	d100      	bne.n	8072742 <__cvt+0x3e>
 8072740:	3601      	adds	r6, #1
 8072742:	2102      	movs	r1, #2
 8072744:	e000      	b.n	8072748 <__cvt+0x44>
 8072746:	2103      	movs	r1, #3
 8072748:	ab03      	add	r3, sp, #12
 807274a:	9301      	str	r3, [sp, #4]
 807274c:	ab02      	add	r3, sp, #8
 807274e:	9300      	str	r3, [sp, #0]
 8072750:	ec45 4b10 	vmov	d0, r4, r5
 8072754:	4653      	mov	r3, sl
 8072756:	4632      	mov	r2, r6
 8072758:	f001 fea6 	bl	80744a8 <_dtoa_r>
 807275c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8072760:	4607      	mov	r7, r0
 8072762:	d102      	bne.n	807276a <__cvt+0x66>
 8072764:	f019 0f01 	tst.w	r9, #1
 8072768:	d022      	beq.n	80727b0 <__cvt+0xac>
 807276a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 807276e:	eb07 0906 	add.w	r9, r7, r6
 8072772:	d110      	bne.n	8072796 <__cvt+0x92>
 8072774:	783b      	ldrb	r3, [r7, #0]
 8072776:	2b30      	cmp	r3, #48	; 0x30
 8072778:	d10a      	bne.n	8072790 <__cvt+0x8c>
 807277a:	2200      	movs	r2, #0
 807277c:	2300      	movs	r3, #0
 807277e:	4620      	mov	r0, r4
 8072780:	4629      	mov	r1, r5
 8072782:	f7ee f9b9 	bl	8060af8 <__aeabi_dcmpeq>
 8072786:	b918      	cbnz	r0, 8072790 <__cvt+0x8c>
 8072788:	f1c6 0601 	rsb	r6, r6, #1
 807278c:	f8ca 6000 	str.w	r6, [sl]
 8072790:	f8da 3000 	ldr.w	r3, [sl]
 8072794:	4499      	add	r9, r3
 8072796:	2200      	movs	r2, #0
 8072798:	2300      	movs	r3, #0
 807279a:	4620      	mov	r0, r4
 807279c:	4629      	mov	r1, r5
 807279e:	f7ee f9ab 	bl	8060af8 <__aeabi_dcmpeq>
 80727a2:	b108      	cbz	r0, 80727a8 <__cvt+0xa4>
 80727a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80727a8:	2230      	movs	r2, #48	; 0x30
 80727aa:	9b03      	ldr	r3, [sp, #12]
 80727ac:	454b      	cmp	r3, r9
 80727ae:	d307      	bcc.n	80727c0 <__cvt+0xbc>
 80727b0:	9b03      	ldr	r3, [sp, #12]
 80727b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80727b4:	1bdb      	subs	r3, r3, r7
 80727b6:	4638      	mov	r0, r7
 80727b8:	6013      	str	r3, [r2, #0]
 80727ba:	b004      	add	sp, #16
 80727bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80727c0:	1c59      	adds	r1, r3, #1
 80727c2:	9103      	str	r1, [sp, #12]
 80727c4:	701a      	strb	r2, [r3, #0]
 80727c6:	e7f0      	b.n	80727aa <__cvt+0xa6>

080727c8 <__exponent>:
 80727c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80727ca:	4603      	mov	r3, r0
 80727cc:	2900      	cmp	r1, #0
 80727ce:	bfb8      	it	lt
 80727d0:	4249      	neglt	r1, r1
 80727d2:	f803 2b02 	strb.w	r2, [r3], #2
 80727d6:	bfb4      	ite	lt
 80727d8:	222d      	movlt	r2, #45	; 0x2d
 80727da:	222b      	movge	r2, #43	; 0x2b
 80727dc:	2909      	cmp	r1, #9
 80727de:	7042      	strb	r2, [r0, #1]
 80727e0:	dd2a      	ble.n	8072838 <__exponent+0x70>
 80727e2:	f10d 0407 	add.w	r4, sp, #7
 80727e6:	46a4      	mov	ip, r4
 80727e8:	270a      	movs	r7, #10
 80727ea:	46a6      	mov	lr, r4
 80727ec:	460a      	mov	r2, r1
 80727ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80727f2:	fb07 1516 	mls	r5, r7, r6, r1
 80727f6:	3530      	adds	r5, #48	; 0x30
 80727f8:	2a63      	cmp	r2, #99	; 0x63
 80727fa:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80727fe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8072802:	4631      	mov	r1, r6
 8072804:	dcf1      	bgt.n	80727ea <__exponent+0x22>
 8072806:	3130      	adds	r1, #48	; 0x30
 8072808:	f1ae 0502 	sub.w	r5, lr, #2
 807280c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8072810:	1c44      	adds	r4, r0, #1
 8072812:	4629      	mov	r1, r5
 8072814:	4561      	cmp	r1, ip
 8072816:	d30a      	bcc.n	807282e <__exponent+0x66>
 8072818:	f10d 0209 	add.w	r2, sp, #9
 807281c:	eba2 020e 	sub.w	r2, r2, lr
 8072820:	4565      	cmp	r5, ip
 8072822:	bf88      	it	hi
 8072824:	2200      	movhi	r2, #0
 8072826:	4413      	add	r3, r2
 8072828:	1a18      	subs	r0, r3, r0
 807282a:	b003      	add	sp, #12
 807282c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 807282e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8072832:	f804 2f01 	strb.w	r2, [r4, #1]!
 8072836:	e7ed      	b.n	8072814 <__exponent+0x4c>
 8072838:	2330      	movs	r3, #48	; 0x30
 807283a:	3130      	adds	r1, #48	; 0x30
 807283c:	7083      	strb	r3, [r0, #2]
 807283e:	70c1      	strb	r1, [r0, #3]
 8072840:	1d03      	adds	r3, r0, #4
 8072842:	e7f1      	b.n	8072828 <__exponent+0x60>

08072844 <_printf_float>:
 8072844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8072848:	ed2d 8b02 	vpush	{d8}
 807284c:	b08d      	sub	sp, #52	; 0x34
 807284e:	460c      	mov	r4, r1
 8072850:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8072854:	4616      	mov	r6, r2
 8072856:	461f      	mov	r7, r3
 8072858:	4605      	mov	r5, r0
 807285a:	f003 f843 	bl	80758e4 <_localeconv_r>
 807285e:	f8d0 a000 	ldr.w	sl, [r0]
 8072862:	4650      	mov	r0, sl
 8072864:	f7ed fcc6 	bl	80601f4 <strlen>
 8072868:	2300      	movs	r3, #0
 807286a:	930a      	str	r3, [sp, #40]	; 0x28
 807286c:	6823      	ldr	r3, [r4, #0]
 807286e:	9305      	str	r3, [sp, #20]
 8072870:	f8d8 3000 	ldr.w	r3, [r8]
 8072874:	f894 b018 	ldrb.w	fp, [r4, #24]
 8072878:	3307      	adds	r3, #7
 807287a:	f023 0307 	bic.w	r3, r3, #7
 807287e:	f103 0208 	add.w	r2, r3, #8
 8072882:	f8c8 2000 	str.w	r2, [r8]
 8072886:	e9d3 2300 	ldrd	r2, r3, [r3]
 807288a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 807288e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8072892:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8072896:	9307      	str	r3, [sp, #28]
 8072898:	f8cd 8018 	str.w	r8, [sp, #24]
 807289c:	ee08 0a10 	vmov	s16, r0
 80728a0:	4b9f      	ldr	r3, [pc, #636]	; (8072b20 <_printf_float+0x2dc>)
 80728a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80728a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80728aa:	f7ee f957 	bl	8060b5c <__aeabi_dcmpun>
 80728ae:	bb88      	cbnz	r0, 8072914 <_printf_float+0xd0>
 80728b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80728b4:	4b9a      	ldr	r3, [pc, #616]	; (8072b20 <_printf_float+0x2dc>)
 80728b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80728ba:	f7ee f931 	bl	8060b20 <__aeabi_dcmple>
 80728be:	bb48      	cbnz	r0, 8072914 <_printf_float+0xd0>
 80728c0:	2200      	movs	r2, #0
 80728c2:	2300      	movs	r3, #0
 80728c4:	4640      	mov	r0, r8
 80728c6:	4649      	mov	r1, r9
 80728c8:	f7ee f920 	bl	8060b0c <__aeabi_dcmplt>
 80728cc:	b110      	cbz	r0, 80728d4 <_printf_float+0x90>
 80728ce:	232d      	movs	r3, #45	; 0x2d
 80728d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80728d4:	4b93      	ldr	r3, [pc, #588]	; (8072b24 <_printf_float+0x2e0>)
 80728d6:	4894      	ldr	r0, [pc, #592]	; (8072b28 <_printf_float+0x2e4>)
 80728d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80728dc:	bf94      	ite	ls
 80728de:	4698      	movls	r8, r3
 80728e0:	4680      	movhi	r8, r0
 80728e2:	2303      	movs	r3, #3
 80728e4:	6123      	str	r3, [r4, #16]
 80728e6:	9b05      	ldr	r3, [sp, #20]
 80728e8:	f023 0204 	bic.w	r2, r3, #4
 80728ec:	6022      	str	r2, [r4, #0]
 80728ee:	f04f 0900 	mov.w	r9, #0
 80728f2:	9700      	str	r7, [sp, #0]
 80728f4:	4633      	mov	r3, r6
 80728f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80728f8:	4621      	mov	r1, r4
 80728fa:	4628      	mov	r0, r5
 80728fc:	f000 f9d8 	bl	8072cb0 <_printf_common>
 8072900:	3001      	adds	r0, #1
 8072902:	f040 8090 	bne.w	8072a26 <_printf_float+0x1e2>
 8072906:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 807290a:	b00d      	add	sp, #52	; 0x34
 807290c:	ecbd 8b02 	vpop	{d8}
 8072910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8072914:	4642      	mov	r2, r8
 8072916:	464b      	mov	r3, r9
 8072918:	4640      	mov	r0, r8
 807291a:	4649      	mov	r1, r9
 807291c:	f7ee f91e 	bl	8060b5c <__aeabi_dcmpun>
 8072920:	b140      	cbz	r0, 8072934 <_printf_float+0xf0>
 8072922:	464b      	mov	r3, r9
 8072924:	2b00      	cmp	r3, #0
 8072926:	bfbc      	itt	lt
 8072928:	232d      	movlt	r3, #45	; 0x2d
 807292a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 807292e:	487f      	ldr	r0, [pc, #508]	; (8072b2c <_printf_float+0x2e8>)
 8072930:	4b7f      	ldr	r3, [pc, #508]	; (8072b30 <_printf_float+0x2ec>)
 8072932:	e7d1      	b.n	80728d8 <_printf_float+0x94>
 8072934:	6863      	ldr	r3, [r4, #4]
 8072936:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 807293a:	9206      	str	r2, [sp, #24]
 807293c:	1c5a      	adds	r2, r3, #1
 807293e:	d13f      	bne.n	80729c0 <_printf_float+0x17c>
 8072940:	2306      	movs	r3, #6
 8072942:	6063      	str	r3, [r4, #4]
 8072944:	9b05      	ldr	r3, [sp, #20]
 8072946:	6861      	ldr	r1, [r4, #4]
 8072948:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 807294c:	2300      	movs	r3, #0
 807294e:	9303      	str	r3, [sp, #12]
 8072950:	ab0a      	add	r3, sp, #40	; 0x28
 8072952:	e9cd b301 	strd	fp, r3, [sp, #4]
 8072956:	ab09      	add	r3, sp, #36	; 0x24
 8072958:	ec49 8b10 	vmov	d0, r8, r9
 807295c:	9300      	str	r3, [sp, #0]
 807295e:	6022      	str	r2, [r4, #0]
 8072960:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8072964:	4628      	mov	r0, r5
 8072966:	f7ff fecd 	bl	8072704 <__cvt>
 807296a:	9b06      	ldr	r3, [sp, #24]
 807296c:	9909      	ldr	r1, [sp, #36]	; 0x24
 807296e:	2b47      	cmp	r3, #71	; 0x47
 8072970:	4680      	mov	r8, r0
 8072972:	d108      	bne.n	8072986 <_printf_float+0x142>
 8072974:	1cc8      	adds	r0, r1, #3
 8072976:	db02      	blt.n	807297e <_printf_float+0x13a>
 8072978:	6863      	ldr	r3, [r4, #4]
 807297a:	4299      	cmp	r1, r3
 807297c:	dd41      	ble.n	8072a02 <_printf_float+0x1be>
 807297e:	f1ab 0b02 	sub.w	fp, fp, #2
 8072982:	fa5f fb8b 	uxtb.w	fp, fp
 8072986:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 807298a:	d820      	bhi.n	80729ce <_printf_float+0x18a>
 807298c:	3901      	subs	r1, #1
 807298e:	465a      	mov	r2, fp
 8072990:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8072994:	9109      	str	r1, [sp, #36]	; 0x24
 8072996:	f7ff ff17 	bl	80727c8 <__exponent>
 807299a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 807299c:	1813      	adds	r3, r2, r0
 807299e:	2a01      	cmp	r2, #1
 80729a0:	4681      	mov	r9, r0
 80729a2:	6123      	str	r3, [r4, #16]
 80729a4:	dc02      	bgt.n	80729ac <_printf_float+0x168>
 80729a6:	6822      	ldr	r2, [r4, #0]
 80729a8:	07d2      	lsls	r2, r2, #31
 80729aa:	d501      	bpl.n	80729b0 <_printf_float+0x16c>
 80729ac:	3301      	adds	r3, #1
 80729ae:	6123      	str	r3, [r4, #16]
 80729b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80729b4:	2b00      	cmp	r3, #0
 80729b6:	d09c      	beq.n	80728f2 <_printf_float+0xae>
 80729b8:	232d      	movs	r3, #45	; 0x2d
 80729ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80729be:	e798      	b.n	80728f2 <_printf_float+0xae>
 80729c0:	9a06      	ldr	r2, [sp, #24]
 80729c2:	2a47      	cmp	r2, #71	; 0x47
 80729c4:	d1be      	bne.n	8072944 <_printf_float+0x100>
 80729c6:	2b00      	cmp	r3, #0
 80729c8:	d1bc      	bne.n	8072944 <_printf_float+0x100>
 80729ca:	2301      	movs	r3, #1
 80729cc:	e7b9      	b.n	8072942 <_printf_float+0xfe>
 80729ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80729d2:	d118      	bne.n	8072a06 <_printf_float+0x1c2>
 80729d4:	2900      	cmp	r1, #0
 80729d6:	6863      	ldr	r3, [r4, #4]
 80729d8:	dd0b      	ble.n	80729f2 <_printf_float+0x1ae>
 80729da:	6121      	str	r1, [r4, #16]
 80729dc:	b913      	cbnz	r3, 80729e4 <_printf_float+0x1a0>
 80729de:	6822      	ldr	r2, [r4, #0]
 80729e0:	07d0      	lsls	r0, r2, #31
 80729e2:	d502      	bpl.n	80729ea <_printf_float+0x1a6>
 80729e4:	3301      	adds	r3, #1
 80729e6:	440b      	add	r3, r1
 80729e8:	6123      	str	r3, [r4, #16]
 80729ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80729ec:	f04f 0900 	mov.w	r9, #0
 80729f0:	e7de      	b.n	80729b0 <_printf_float+0x16c>
 80729f2:	b913      	cbnz	r3, 80729fa <_printf_float+0x1b6>
 80729f4:	6822      	ldr	r2, [r4, #0]
 80729f6:	07d2      	lsls	r2, r2, #31
 80729f8:	d501      	bpl.n	80729fe <_printf_float+0x1ba>
 80729fa:	3302      	adds	r3, #2
 80729fc:	e7f4      	b.n	80729e8 <_printf_float+0x1a4>
 80729fe:	2301      	movs	r3, #1
 8072a00:	e7f2      	b.n	80729e8 <_printf_float+0x1a4>
 8072a02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8072a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8072a08:	4299      	cmp	r1, r3
 8072a0a:	db05      	blt.n	8072a18 <_printf_float+0x1d4>
 8072a0c:	6823      	ldr	r3, [r4, #0]
 8072a0e:	6121      	str	r1, [r4, #16]
 8072a10:	07d8      	lsls	r0, r3, #31
 8072a12:	d5ea      	bpl.n	80729ea <_printf_float+0x1a6>
 8072a14:	1c4b      	adds	r3, r1, #1
 8072a16:	e7e7      	b.n	80729e8 <_printf_float+0x1a4>
 8072a18:	2900      	cmp	r1, #0
 8072a1a:	bfd4      	ite	le
 8072a1c:	f1c1 0202 	rsble	r2, r1, #2
 8072a20:	2201      	movgt	r2, #1
 8072a22:	4413      	add	r3, r2
 8072a24:	e7e0      	b.n	80729e8 <_printf_float+0x1a4>
 8072a26:	6823      	ldr	r3, [r4, #0]
 8072a28:	055a      	lsls	r2, r3, #21
 8072a2a:	d407      	bmi.n	8072a3c <_printf_float+0x1f8>
 8072a2c:	6923      	ldr	r3, [r4, #16]
 8072a2e:	4642      	mov	r2, r8
 8072a30:	4631      	mov	r1, r6
 8072a32:	4628      	mov	r0, r5
 8072a34:	47b8      	blx	r7
 8072a36:	3001      	adds	r0, #1
 8072a38:	d12c      	bne.n	8072a94 <_printf_float+0x250>
 8072a3a:	e764      	b.n	8072906 <_printf_float+0xc2>
 8072a3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8072a40:	f240 80e0 	bls.w	8072c04 <_printf_float+0x3c0>
 8072a44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8072a48:	2200      	movs	r2, #0
 8072a4a:	2300      	movs	r3, #0
 8072a4c:	f7ee f854 	bl	8060af8 <__aeabi_dcmpeq>
 8072a50:	2800      	cmp	r0, #0
 8072a52:	d034      	beq.n	8072abe <_printf_float+0x27a>
 8072a54:	4a37      	ldr	r2, [pc, #220]	; (8072b34 <_printf_float+0x2f0>)
 8072a56:	2301      	movs	r3, #1
 8072a58:	4631      	mov	r1, r6
 8072a5a:	4628      	mov	r0, r5
 8072a5c:	47b8      	blx	r7
 8072a5e:	3001      	adds	r0, #1
 8072a60:	f43f af51 	beq.w	8072906 <_printf_float+0xc2>
 8072a64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8072a68:	429a      	cmp	r2, r3
 8072a6a:	db02      	blt.n	8072a72 <_printf_float+0x22e>
 8072a6c:	6823      	ldr	r3, [r4, #0]
 8072a6e:	07d8      	lsls	r0, r3, #31
 8072a70:	d510      	bpl.n	8072a94 <_printf_float+0x250>
 8072a72:	ee18 3a10 	vmov	r3, s16
 8072a76:	4652      	mov	r2, sl
 8072a78:	4631      	mov	r1, r6
 8072a7a:	4628      	mov	r0, r5
 8072a7c:	47b8      	blx	r7
 8072a7e:	3001      	adds	r0, #1
 8072a80:	f43f af41 	beq.w	8072906 <_printf_float+0xc2>
 8072a84:	f04f 0800 	mov.w	r8, #0
 8072a88:	f104 091a 	add.w	r9, r4, #26
 8072a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8072a8e:	3b01      	subs	r3, #1
 8072a90:	4543      	cmp	r3, r8
 8072a92:	dc09      	bgt.n	8072aa8 <_printf_float+0x264>
 8072a94:	6823      	ldr	r3, [r4, #0]
 8072a96:	079b      	lsls	r3, r3, #30
 8072a98:	f100 8105 	bmi.w	8072ca6 <_printf_float+0x462>
 8072a9c:	68e0      	ldr	r0, [r4, #12]
 8072a9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8072aa0:	4298      	cmp	r0, r3
 8072aa2:	bfb8      	it	lt
 8072aa4:	4618      	movlt	r0, r3
 8072aa6:	e730      	b.n	807290a <_printf_float+0xc6>
 8072aa8:	2301      	movs	r3, #1
 8072aaa:	464a      	mov	r2, r9
 8072aac:	4631      	mov	r1, r6
 8072aae:	4628      	mov	r0, r5
 8072ab0:	47b8      	blx	r7
 8072ab2:	3001      	adds	r0, #1
 8072ab4:	f43f af27 	beq.w	8072906 <_printf_float+0xc2>
 8072ab8:	f108 0801 	add.w	r8, r8, #1
 8072abc:	e7e6      	b.n	8072a8c <_printf_float+0x248>
 8072abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8072ac0:	2b00      	cmp	r3, #0
 8072ac2:	dc39      	bgt.n	8072b38 <_printf_float+0x2f4>
 8072ac4:	4a1b      	ldr	r2, [pc, #108]	; (8072b34 <_printf_float+0x2f0>)
 8072ac6:	2301      	movs	r3, #1
 8072ac8:	4631      	mov	r1, r6
 8072aca:	4628      	mov	r0, r5
 8072acc:	47b8      	blx	r7
 8072ace:	3001      	adds	r0, #1
 8072ad0:	f43f af19 	beq.w	8072906 <_printf_float+0xc2>
 8072ad4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8072ad8:	4313      	orrs	r3, r2
 8072ada:	d102      	bne.n	8072ae2 <_printf_float+0x29e>
 8072adc:	6823      	ldr	r3, [r4, #0]
 8072ade:	07d9      	lsls	r1, r3, #31
 8072ae0:	d5d8      	bpl.n	8072a94 <_printf_float+0x250>
 8072ae2:	ee18 3a10 	vmov	r3, s16
 8072ae6:	4652      	mov	r2, sl
 8072ae8:	4631      	mov	r1, r6
 8072aea:	4628      	mov	r0, r5
 8072aec:	47b8      	blx	r7
 8072aee:	3001      	adds	r0, #1
 8072af0:	f43f af09 	beq.w	8072906 <_printf_float+0xc2>
 8072af4:	f04f 0900 	mov.w	r9, #0
 8072af8:	f104 0a1a 	add.w	sl, r4, #26
 8072afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8072afe:	425b      	negs	r3, r3
 8072b00:	454b      	cmp	r3, r9
 8072b02:	dc01      	bgt.n	8072b08 <_printf_float+0x2c4>
 8072b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8072b06:	e792      	b.n	8072a2e <_printf_float+0x1ea>
 8072b08:	2301      	movs	r3, #1
 8072b0a:	4652      	mov	r2, sl
 8072b0c:	4631      	mov	r1, r6
 8072b0e:	4628      	mov	r0, r5
 8072b10:	47b8      	blx	r7
 8072b12:	3001      	adds	r0, #1
 8072b14:	f43f aef7 	beq.w	8072906 <_printf_float+0xc2>
 8072b18:	f109 0901 	add.w	r9, r9, #1
 8072b1c:	e7ee      	b.n	8072afc <_printf_float+0x2b8>
 8072b1e:	bf00      	nop
 8072b20:	7fefffff 	.word	0x7fefffff
 8072b24:	080775e4 	.word	0x080775e4
 8072b28:	080775e8 	.word	0x080775e8
 8072b2c:	080775f0 	.word	0x080775f0
 8072b30:	080775ec 	.word	0x080775ec
 8072b34:	080775f4 	.word	0x080775f4
 8072b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8072b3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8072b3c:	429a      	cmp	r2, r3
 8072b3e:	bfa8      	it	ge
 8072b40:	461a      	movge	r2, r3
 8072b42:	2a00      	cmp	r2, #0
 8072b44:	4691      	mov	r9, r2
 8072b46:	dc37      	bgt.n	8072bb8 <_printf_float+0x374>
 8072b48:	f04f 0b00 	mov.w	fp, #0
 8072b4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8072b50:	f104 021a 	add.w	r2, r4, #26
 8072b54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8072b56:	9305      	str	r3, [sp, #20]
 8072b58:	eba3 0309 	sub.w	r3, r3, r9
 8072b5c:	455b      	cmp	r3, fp
 8072b5e:	dc33      	bgt.n	8072bc8 <_printf_float+0x384>
 8072b60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8072b64:	429a      	cmp	r2, r3
 8072b66:	db3b      	blt.n	8072be0 <_printf_float+0x39c>
 8072b68:	6823      	ldr	r3, [r4, #0]
 8072b6a:	07da      	lsls	r2, r3, #31
 8072b6c:	d438      	bmi.n	8072be0 <_printf_float+0x39c>
 8072b6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8072b70:	9b05      	ldr	r3, [sp, #20]
 8072b72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8072b74:	1ad3      	subs	r3, r2, r3
 8072b76:	eba2 0901 	sub.w	r9, r2, r1
 8072b7a:	4599      	cmp	r9, r3
 8072b7c:	bfa8      	it	ge
 8072b7e:	4699      	movge	r9, r3
 8072b80:	f1b9 0f00 	cmp.w	r9, #0
 8072b84:	dc35      	bgt.n	8072bf2 <_printf_float+0x3ae>
 8072b86:	f04f 0800 	mov.w	r8, #0
 8072b8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8072b8e:	f104 0a1a 	add.w	sl, r4, #26
 8072b92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8072b96:	1a9b      	subs	r3, r3, r2
 8072b98:	eba3 0309 	sub.w	r3, r3, r9
 8072b9c:	4543      	cmp	r3, r8
 8072b9e:	f77f af79 	ble.w	8072a94 <_printf_float+0x250>
 8072ba2:	2301      	movs	r3, #1
 8072ba4:	4652      	mov	r2, sl
 8072ba6:	4631      	mov	r1, r6
 8072ba8:	4628      	mov	r0, r5
 8072baa:	47b8      	blx	r7
 8072bac:	3001      	adds	r0, #1
 8072bae:	f43f aeaa 	beq.w	8072906 <_printf_float+0xc2>
 8072bb2:	f108 0801 	add.w	r8, r8, #1
 8072bb6:	e7ec      	b.n	8072b92 <_printf_float+0x34e>
 8072bb8:	4613      	mov	r3, r2
 8072bba:	4631      	mov	r1, r6
 8072bbc:	4642      	mov	r2, r8
 8072bbe:	4628      	mov	r0, r5
 8072bc0:	47b8      	blx	r7
 8072bc2:	3001      	adds	r0, #1
 8072bc4:	d1c0      	bne.n	8072b48 <_printf_float+0x304>
 8072bc6:	e69e      	b.n	8072906 <_printf_float+0xc2>
 8072bc8:	2301      	movs	r3, #1
 8072bca:	4631      	mov	r1, r6
 8072bcc:	4628      	mov	r0, r5
 8072bce:	9205      	str	r2, [sp, #20]
 8072bd0:	47b8      	blx	r7
 8072bd2:	3001      	adds	r0, #1
 8072bd4:	f43f ae97 	beq.w	8072906 <_printf_float+0xc2>
 8072bd8:	9a05      	ldr	r2, [sp, #20]
 8072bda:	f10b 0b01 	add.w	fp, fp, #1
 8072bde:	e7b9      	b.n	8072b54 <_printf_float+0x310>
 8072be0:	ee18 3a10 	vmov	r3, s16
 8072be4:	4652      	mov	r2, sl
 8072be6:	4631      	mov	r1, r6
 8072be8:	4628      	mov	r0, r5
 8072bea:	47b8      	blx	r7
 8072bec:	3001      	adds	r0, #1
 8072bee:	d1be      	bne.n	8072b6e <_printf_float+0x32a>
 8072bf0:	e689      	b.n	8072906 <_printf_float+0xc2>
 8072bf2:	9a05      	ldr	r2, [sp, #20]
 8072bf4:	464b      	mov	r3, r9
 8072bf6:	4442      	add	r2, r8
 8072bf8:	4631      	mov	r1, r6
 8072bfa:	4628      	mov	r0, r5
 8072bfc:	47b8      	blx	r7
 8072bfe:	3001      	adds	r0, #1
 8072c00:	d1c1      	bne.n	8072b86 <_printf_float+0x342>
 8072c02:	e680      	b.n	8072906 <_printf_float+0xc2>
 8072c04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8072c06:	2a01      	cmp	r2, #1
 8072c08:	dc01      	bgt.n	8072c0e <_printf_float+0x3ca>
 8072c0a:	07db      	lsls	r3, r3, #31
 8072c0c:	d538      	bpl.n	8072c80 <_printf_float+0x43c>
 8072c0e:	2301      	movs	r3, #1
 8072c10:	4642      	mov	r2, r8
 8072c12:	4631      	mov	r1, r6
 8072c14:	4628      	mov	r0, r5
 8072c16:	47b8      	blx	r7
 8072c18:	3001      	adds	r0, #1
 8072c1a:	f43f ae74 	beq.w	8072906 <_printf_float+0xc2>
 8072c1e:	ee18 3a10 	vmov	r3, s16
 8072c22:	4652      	mov	r2, sl
 8072c24:	4631      	mov	r1, r6
 8072c26:	4628      	mov	r0, r5
 8072c28:	47b8      	blx	r7
 8072c2a:	3001      	adds	r0, #1
 8072c2c:	f43f ae6b 	beq.w	8072906 <_printf_float+0xc2>
 8072c30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8072c34:	2200      	movs	r2, #0
 8072c36:	2300      	movs	r3, #0
 8072c38:	f7ed ff5e 	bl	8060af8 <__aeabi_dcmpeq>
 8072c3c:	b9d8      	cbnz	r0, 8072c76 <_printf_float+0x432>
 8072c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8072c40:	f108 0201 	add.w	r2, r8, #1
 8072c44:	3b01      	subs	r3, #1
 8072c46:	4631      	mov	r1, r6
 8072c48:	4628      	mov	r0, r5
 8072c4a:	47b8      	blx	r7
 8072c4c:	3001      	adds	r0, #1
 8072c4e:	d10e      	bne.n	8072c6e <_printf_float+0x42a>
 8072c50:	e659      	b.n	8072906 <_printf_float+0xc2>
 8072c52:	2301      	movs	r3, #1
 8072c54:	4652      	mov	r2, sl
 8072c56:	4631      	mov	r1, r6
 8072c58:	4628      	mov	r0, r5
 8072c5a:	47b8      	blx	r7
 8072c5c:	3001      	adds	r0, #1
 8072c5e:	f43f ae52 	beq.w	8072906 <_printf_float+0xc2>
 8072c62:	f108 0801 	add.w	r8, r8, #1
 8072c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8072c68:	3b01      	subs	r3, #1
 8072c6a:	4543      	cmp	r3, r8
 8072c6c:	dcf1      	bgt.n	8072c52 <_printf_float+0x40e>
 8072c6e:	464b      	mov	r3, r9
 8072c70:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8072c74:	e6dc      	b.n	8072a30 <_printf_float+0x1ec>
 8072c76:	f04f 0800 	mov.w	r8, #0
 8072c7a:	f104 0a1a 	add.w	sl, r4, #26
 8072c7e:	e7f2      	b.n	8072c66 <_printf_float+0x422>
 8072c80:	2301      	movs	r3, #1
 8072c82:	4642      	mov	r2, r8
 8072c84:	e7df      	b.n	8072c46 <_printf_float+0x402>
 8072c86:	2301      	movs	r3, #1
 8072c88:	464a      	mov	r2, r9
 8072c8a:	4631      	mov	r1, r6
 8072c8c:	4628      	mov	r0, r5
 8072c8e:	47b8      	blx	r7
 8072c90:	3001      	adds	r0, #1
 8072c92:	f43f ae38 	beq.w	8072906 <_printf_float+0xc2>
 8072c96:	f108 0801 	add.w	r8, r8, #1
 8072c9a:	68e3      	ldr	r3, [r4, #12]
 8072c9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8072c9e:	1a5b      	subs	r3, r3, r1
 8072ca0:	4543      	cmp	r3, r8
 8072ca2:	dcf0      	bgt.n	8072c86 <_printf_float+0x442>
 8072ca4:	e6fa      	b.n	8072a9c <_printf_float+0x258>
 8072ca6:	f04f 0800 	mov.w	r8, #0
 8072caa:	f104 0919 	add.w	r9, r4, #25
 8072cae:	e7f4      	b.n	8072c9a <_printf_float+0x456>

08072cb0 <_printf_common>:
 8072cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8072cb4:	4616      	mov	r6, r2
 8072cb6:	4699      	mov	r9, r3
 8072cb8:	688a      	ldr	r2, [r1, #8]
 8072cba:	690b      	ldr	r3, [r1, #16]
 8072cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8072cc0:	4293      	cmp	r3, r2
 8072cc2:	bfb8      	it	lt
 8072cc4:	4613      	movlt	r3, r2
 8072cc6:	6033      	str	r3, [r6, #0]
 8072cc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8072ccc:	4607      	mov	r7, r0
 8072cce:	460c      	mov	r4, r1
 8072cd0:	b10a      	cbz	r2, 8072cd6 <_printf_common+0x26>
 8072cd2:	3301      	adds	r3, #1
 8072cd4:	6033      	str	r3, [r6, #0]
 8072cd6:	6823      	ldr	r3, [r4, #0]
 8072cd8:	0699      	lsls	r1, r3, #26
 8072cda:	bf42      	ittt	mi
 8072cdc:	6833      	ldrmi	r3, [r6, #0]
 8072cde:	3302      	addmi	r3, #2
 8072ce0:	6033      	strmi	r3, [r6, #0]
 8072ce2:	6825      	ldr	r5, [r4, #0]
 8072ce4:	f015 0506 	ands.w	r5, r5, #6
 8072ce8:	d106      	bne.n	8072cf8 <_printf_common+0x48>
 8072cea:	f104 0a19 	add.w	sl, r4, #25
 8072cee:	68e3      	ldr	r3, [r4, #12]
 8072cf0:	6832      	ldr	r2, [r6, #0]
 8072cf2:	1a9b      	subs	r3, r3, r2
 8072cf4:	42ab      	cmp	r3, r5
 8072cf6:	dc26      	bgt.n	8072d46 <_printf_common+0x96>
 8072cf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8072cfc:	1e13      	subs	r3, r2, #0
 8072cfe:	6822      	ldr	r2, [r4, #0]
 8072d00:	bf18      	it	ne
 8072d02:	2301      	movne	r3, #1
 8072d04:	0692      	lsls	r2, r2, #26
 8072d06:	d42b      	bmi.n	8072d60 <_printf_common+0xb0>
 8072d08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8072d0c:	4649      	mov	r1, r9
 8072d0e:	4638      	mov	r0, r7
 8072d10:	47c0      	blx	r8
 8072d12:	3001      	adds	r0, #1
 8072d14:	d01e      	beq.n	8072d54 <_printf_common+0xa4>
 8072d16:	6823      	ldr	r3, [r4, #0]
 8072d18:	68e5      	ldr	r5, [r4, #12]
 8072d1a:	6832      	ldr	r2, [r6, #0]
 8072d1c:	f003 0306 	and.w	r3, r3, #6
 8072d20:	2b04      	cmp	r3, #4
 8072d22:	bf08      	it	eq
 8072d24:	1aad      	subeq	r5, r5, r2
 8072d26:	68a3      	ldr	r3, [r4, #8]
 8072d28:	6922      	ldr	r2, [r4, #16]
 8072d2a:	bf0c      	ite	eq
 8072d2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8072d30:	2500      	movne	r5, #0
 8072d32:	4293      	cmp	r3, r2
 8072d34:	bfc4      	itt	gt
 8072d36:	1a9b      	subgt	r3, r3, r2
 8072d38:	18ed      	addgt	r5, r5, r3
 8072d3a:	2600      	movs	r6, #0
 8072d3c:	341a      	adds	r4, #26
 8072d3e:	42b5      	cmp	r5, r6
 8072d40:	d11a      	bne.n	8072d78 <_printf_common+0xc8>
 8072d42:	2000      	movs	r0, #0
 8072d44:	e008      	b.n	8072d58 <_printf_common+0xa8>
 8072d46:	2301      	movs	r3, #1
 8072d48:	4652      	mov	r2, sl
 8072d4a:	4649      	mov	r1, r9
 8072d4c:	4638      	mov	r0, r7
 8072d4e:	47c0      	blx	r8
 8072d50:	3001      	adds	r0, #1
 8072d52:	d103      	bne.n	8072d5c <_printf_common+0xac>
 8072d54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8072d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8072d5c:	3501      	adds	r5, #1
 8072d5e:	e7c6      	b.n	8072cee <_printf_common+0x3e>
 8072d60:	18e1      	adds	r1, r4, r3
 8072d62:	1c5a      	adds	r2, r3, #1
 8072d64:	2030      	movs	r0, #48	; 0x30
 8072d66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8072d6a:	4422      	add	r2, r4
 8072d6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8072d70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8072d74:	3302      	adds	r3, #2
 8072d76:	e7c7      	b.n	8072d08 <_printf_common+0x58>
 8072d78:	2301      	movs	r3, #1
 8072d7a:	4622      	mov	r2, r4
 8072d7c:	4649      	mov	r1, r9
 8072d7e:	4638      	mov	r0, r7
 8072d80:	47c0      	blx	r8
 8072d82:	3001      	adds	r0, #1
 8072d84:	d0e6      	beq.n	8072d54 <_printf_common+0xa4>
 8072d86:	3601      	adds	r6, #1
 8072d88:	e7d9      	b.n	8072d3e <_printf_common+0x8e>
	...

08072d8c <_printf_i>:
 8072d8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8072d90:	460c      	mov	r4, r1
 8072d92:	4691      	mov	r9, r2
 8072d94:	7e27      	ldrb	r7, [r4, #24]
 8072d96:	990c      	ldr	r1, [sp, #48]	; 0x30
 8072d98:	2f78      	cmp	r7, #120	; 0x78
 8072d9a:	4680      	mov	r8, r0
 8072d9c:	469a      	mov	sl, r3
 8072d9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8072da2:	d807      	bhi.n	8072db4 <_printf_i+0x28>
 8072da4:	2f62      	cmp	r7, #98	; 0x62
 8072da6:	d80a      	bhi.n	8072dbe <_printf_i+0x32>
 8072da8:	2f00      	cmp	r7, #0
 8072daa:	f000 80d8 	beq.w	8072f5e <_printf_i+0x1d2>
 8072dae:	2f58      	cmp	r7, #88	; 0x58
 8072db0:	f000 80a3 	beq.w	8072efa <_printf_i+0x16e>
 8072db4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8072db8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8072dbc:	e03a      	b.n	8072e34 <_printf_i+0xa8>
 8072dbe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8072dc2:	2b15      	cmp	r3, #21
 8072dc4:	d8f6      	bhi.n	8072db4 <_printf_i+0x28>
 8072dc6:	a001      	add	r0, pc, #4	; (adr r0, 8072dcc <_printf_i+0x40>)
 8072dc8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8072dcc:	08072e25 	.word	0x08072e25
 8072dd0:	08072e39 	.word	0x08072e39
 8072dd4:	08072db5 	.word	0x08072db5
 8072dd8:	08072db5 	.word	0x08072db5
 8072ddc:	08072db5 	.word	0x08072db5
 8072de0:	08072db5 	.word	0x08072db5
 8072de4:	08072e39 	.word	0x08072e39
 8072de8:	08072db5 	.word	0x08072db5
 8072dec:	08072db5 	.word	0x08072db5
 8072df0:	08072db5 	.word	0x08072db5
 8072df4:	08072db5 	.word	0x08072db5
 8072df8:	08072f45 	.word	0x08072f45
 8072dfc:	08072e69 	.word	0x08072e69
 8072e00:	08072f27 	.word	0x08072f27
 8072e04:	08072db5 	.word	0x08072db5
 8072e08:	08072db5 	.word	0x08072db5
 8072e0c:	08072f67 	.word	0x08072f67
 8072e10:	08072db5 	.word	0x08072db5
 8072e14:	08072e69 	.word	0x08072e69
 8072e18:	08072db5 	.word	0x08072db5
 8072e1c:	08072db5 	.word	0x08072db5
 8072e20:	08072f2f 	.word	0x08072f2f
 8072e24:	680b      	ldr	r3, [r1, #0]
 8072e26:	1d1a      	adds	r2, r3, #4
 8072e28:	681b      	ldr	r3, [r3, #0]
 8072e2a:	600a      	str	r2, [r1, #0]
 8072e2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8072e30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8072e34:	2301      	movs	r3, #1
 8072e36:	e0a3      	b.n	8072f80 <_printf_i+0x1f4>
 8072e38:	6825      	ldr	r5, [r4, #0]
 8072e3a:	6808      	ldr	r0, [r1, #0]
 8072e3c:	062e      	lsls	r6, r5, #24
 8072e3e:	f100 0304 	add.w	r3, r0, #4
 8072e42:	d50a      	bpl.n	8072e5a <_printf_i+0xce>
 8072e44:	6805      	ldr	r5, [r0, #0]
 8072e46:	600b      	str	r3, [r1, #0]
 8072e48:	2d00      	cmp	r5, #0
 8072e4a:	da03      	bge.n	8072e54 <_printf_i+0xc8>
 8072e4c:	232d      	movs	r3, #45	; 0x2d
 8072e4e:	426d      	negs	r5, r5
 8072e50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8072e54:	485e      	ldr	r0, [pc, #376]	; (8072fd0 <_printf_i+0x244>)
 8072e56:	230a      	movs	r3, #10
 8072e58:	e019      	b.n	8072e8e <_printf_i+0x102>
 8072e5a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8072e5e:	6805      	ldr	r5, [r0, #0]
 8072e60:	600b      	str	r3, [r1, #0]
 8072e62:	bf18      	it	ne
 8072e64:	b22d      	sxthne	r5, r5
 8072e66:	e7ef      	b.n	8072e48 <_printf_i+0xbc>
 8072e68:	680b      	ldr	r3, [r1, #0]
 8072e6a:	6825      	ldr	r5, [r4, #0]
 8072e6c:	1d18      	adds	r0, r3, #4
 8072e6e:	6008      	str	r0, [r1, #0]
 8072e70:	0628      	lsls	r0, r5, #24
 8072e72:	d501      	bpl.n	8072e78 <_printf_i+0xec>
 8072e74:	681d      	ldr	r5, [r3, #0]
 8072e76:	e002      	b.n	8072e7e <_printf_i+0xf2>
 8072e78:	0669      	lsls	r1, r5, #25
 8072e7a:	d5fb      	bpl.n	8072e74 <_printf_i+0xe8>
 8072e7c:	881d      	ldrh	r5, [r3, #0]
 8072e7e:	4854      	ldr	r0, [pc, #336]	; (8072fd0 <_printf_i+0x244>)
 8072e80:	2f6f      	cmp	r7, #111	; 0x6f
 8072e82:	bf0c      	ite	eq
 8072e84:	2308      	moveq	r3, #8
 8072e86:	230a      	movne	r3, #10
 8072e88:	2100      	movs	r1, #0
 8072e8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8072e8e:	6866      	ldr	r6, [r4, #4]
 8072e90:	60a6      	str	r6, [r4, #8]
 8072e92:	2e00      	cmp	r6, #0
 8072e94:	bfa2      	ittt	ge
 8072e96:	6821      	ldrge	r1, [r4, #0]
 8072e98:	f021 0104 	bicge.w	r1, r1, #4
 8072e9c:	6021      	strge	r1, [r4, #0]
 8072e9e:	b90d      	cbnz	r5, 8072ea4 <_printf_i+0x118>
 8072ea0:	2e00      	cmp	r6, #0
 8072ea2:	d04d      	beq.n	8072f40 <_printf_i+0x1b4>
 8072ea4:	4616      	mov	r6, r2
 8072ea6:	fbb5 f1f3 	udiv	r1, r5, r3
 8072eaa:	fb03 5711 	mls	r7, r3, r1, r5
 8072eae:	5dc7      	ldrb	r7, [r0, r7]
 8072eb0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8072eb4:	462f      	mov	r7, r5
 8072eb6:	42bb      	cmp	r3, r7
 8072eb8:	460d      	mov	r5, r1
 8072eba:	d9f4      	bls.n	8072ea6 <_printf_i+0x11a>
 8072ebc:	2b08      	cmp	r3, #8
 8072ebe:	d10b      	bne.n	8072ed8 <_printf_i+0x14c>
 8072ec0:	6823      	ldr	r3, [r4, #0]
 8072ec2:	07df      	lsls	r7, r3, #31
 8072ec4:	d508      	bpl.n	8072ed8 <_printf_i+0x14c>
 8072ec6:	6923      	ldr	r3, [r4, #16]
 8072ec8:	6861      	ldr	r1, [r4, #4]
 8072eca:	4299      	cmp	r1, r3
 8072ecc:	bfde      	ittt	le
 8072ece:	2330      	movle	r3, #48	; 0x30
 8072ed0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8072ed4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8072ed8:	1b92      	subs	r2, r2, r6
 8072eda:	6122      	str	r2, [r4, #16]
 8072edc:	f8cd a000 	str.w	sl, [sp]
 8072ee0:	464b      	mov	r3, r9
 8072ee2:	aa03      	add	r2, sp, #12
 8072ee4:	4621      	mov	r1, r4
 8072ee6:	4640      	mov	r0, r8
 8072ee8:	f7ff fee2 	bl	8072cb0 <_printf_common>
 8072eec:	3001      	adds	r0, #1
 8072eee:	d14c      	bne.n	8072f8a <_printf_i+0x1fe>
 8072ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8072ef4:	b004      	add	sp, #16
 8072ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8072efa:	4835      	ldr	r0, [pc, #212]	; (8072fd0 <_printf_i+0x244>)
 8072efc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8072f00:	6823      	ldr	r3, [r4, #0]
 8072f02:	680e      	ldr	r6, [r1, #0]
 8072f04:	061f      	lsls	r7, r3, #24
 8072f06:	f856 5b04 	ldr.w	r5, [r6], #4
 8072f0a:	600e      	str	r6, [r1, #0]
 8072f0c:	d514      	bpl.n	8072f38 <_printf_i+0x1ac>
 8072f0e:	07d9      	lsls	r1, r3, #31
 8072f10:	bf44      	itt	mi
 8072f12:	f043 0320 	orrmi.w	r3, r3, #32
 8072f16:	6023      	strmi	r3, [r4, #0]
 8072f18:	b91d      	cbnz	r5, 8072f22 <_printf_i+0x196>
 8072f1a:	6823      	ldr	r3, [r4, #0]
 8072f1c:	f023 0320 	bic.w	r3, r3, #32
 8072f20:	6023      	str	r3, [r4, #0]
 8072f22:	2310      	movs	r3, #16
 8072f24:	e7b0      	b.n	8072e88 <_printf_i+0xfc>
 8072f26:	6823      	ldr	r3, [r4, #0]
 8072f28:	f043 0320 	orr.w	r3, r3, #32
 8072f2c:	6023      	str	r3, [r4, #0]
 8072f2e:	2378      	movs	r3, #120	; 0x78
 8072f30:	4828      	ldr	r0, [pc, #160]	; (8072fd4 <_printf_i+0x248>)
 8072f32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8072f36:	e7e3      	b.n	8072f00 <_printf_i+0x174>
 8072f38:	065e      	lsls	r6, r3, #25
 8072f3a:	bf48      	it	mi
 8072f3c:	b2ad      	uxthmi	r5, r5
 8072f3e:	e7e6      	b.n	8072f0e <_printf_i+0x182>
 8072f40:	4616      	mov	r6, r2
 8072f42:	e7bb      	b.n	8072ebc <_printf_i+0x130>
 8072f44:	680b      	ldr	r3, [r1, #0]
 8072f46:	6826      	ldr	r6, [r4, #0]
 8072f48:	6960      	ldr	r0, [r4, #20]
 8072f4a:	1d1d      	adds	r5, r3, #4
 8072f4c:	600d      	str	r5, [r1, #0]
 8072f4e:	0635      	lsls	r5, r6, #24
 8072f50:	681b      	ldr	r3, [r3, #0]
 8072f52:	d501      	bpl.n	8072f58 <_printf_i+0x1cc>
 8072f54:	6018      	str	r0, [r3, #0]
 8072f56:	e002      	b.n	8072f5e <_printf_i+0x1d2>
 8072f58:	0671      	lsls	r1, r6, #25
 8072f5a:	d5fb      	bpl.n	8072f54 <_printf_i+0x1c8>
 8072f5c:	8018      	strh	r0, [r3, #0]
 8072f5e:	2300      	movs	r3, #0
 8072f60:	6123      	str	r3, [r4, #16]
 8072f62:	4616      	mov	r6, r2
 8072f64:	e7ba      	b.n	8072edc <_printf_i+0x150>
 8072f66:	680b      	ldr	r3, [r1, #0]
 8072f68:	1d1a      	adds	r2, r3, #4
 8072f6a:	600a      	str	r2, [r1, #0]
 8072f6c:	681e      	ldr	r6, [r3, #0]
 8072f6e:	6862      	ldr	r2, [r4, #4]
 8072f70:	2100      	movs	r1, #0
 8072f72:	4630      	mov	r0, r6
 8072f74:	f7ed f94c 	bl	8060210 <memchr>
 8072f78:	b108      	cbz	r0, 8072f7e <_printf_i+0x1f2>
 8072f7a:	1b80      	subs	r0, r0, r6
 8072f7c:	6060      	str	r0, [r4, #4]
 8072f7e:	6863      	ldr	r3, [r4, #4]
 8072f80:	6123      	str	r3, [r4, #16]
 8072f82:	2300      	movs	r3, #0
 8072f84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8072f88:	e7a8      	b.n	8072edc <_printf_i+0x150>
 8072f8a:	6923      	ldr	r3, [r4, #16]
 8072f8c:	4632      	mov	r2, r6
 8072f8e:	4649      	mov	r1, r9
 8072f90:	4640      	mov	r0, r8
 8072f92:	47d0      	blx	sl
 8072f94:	3001      	adds	r0, #1
 8072f96:	d0ab      	beq.n	8072ef0 <_printf_i+0x164>
 8072f98:	6823      	ldr	r3, [r4, #0]
 8072f9a:	079b      	lsls	r3, r3, #30
 8072f9c:	d413      	bmi.n	8072fc6 <_printf_i+0x23a>
 8072f9e:	68e0      	ldr	r0, [r4, #12]
 8072fa0:	9b03      	ldr	r3, [sp, #12]
 8072fa2:	4298      	cmp	r0, r3
 8072fa4:	bfb8      	it	lt
 8072fa6:	4618      	movlt	r0, r3
 8072fa8:	e7a4      	b.n	8072ef4 <_printf_i+0x168>
 8072faa:	2301      	movs	r3, #1
 8072fac:	4632      	mov	r2, r6
 8072fae:	4649      	mov	r1, r9
 8072fb0:	4640      	mov	r0, r8
 8072fb2:	47d0      	blx	sl
 8072fb4:	3001      	adds	r0, #1
 8072fb6:	d09b      	beq.n	8072ef0 <_printf_i+0x164>
 8072fb8:	3501      	adds	r5, #1
 8072fba:	68e3      	ldr	r3, [r4, #12]
 8072fbc:	9903      	ldr	r1, [sp, #12]
 8072fbe:	1a5b      	subs	r3, r3, r1
 8072fc0:	42ab      	cmp	r3, r5
 8072fc2:	dcf2      	bgt.n	8072faa <_printf_i+0x21e>
 8072fc4:	e7eb      	b.n	8072f9e <_printf_i+0x212>
 8072fc6:	2500      	movs	r5, #0
 8072fc8:	f104 0619 	add.w	r6, r4, #25
 8072fcc:	e7f5      	b.n	8072fba <_printf_i+0x22e>
 8072fce:	bf00      	nop
 8072fd0:	080775f6 	.word	0x080775f6
 8072fd4:	08077607 	.word	0x08077607

08072fd8 <_scanf_float>:
 8072fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8072fdc:	b087      	sub	sp, #28
 8072fde:	4617      	mov	r7, r2
 8072fe0:	9303      	str	r3, [sp, #12]
 8072fe2:	688b      	ldr	r3, [r1, #8]
 8072fe4:	1e5a      	subs	r2, r3, #1
 8072fe6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8072fea:	bf83      	ittte	hi
 8072fec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8072ff0:	195b      	addhi	r3, r3, r5
 8072ff2:	9302      	strhi	r3, [sp, #8]
 8072ff4:	2300      	movls	r3, #0
 8072ff6:	bf86      	itte	hi
 8072ff8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8072ffc:	608b      	strhi	r3, [r1, #8]
 8072ffe:	9302      	strls	r3, [sp, #8]
 8073000:	680b      	ldr	r3, [r1, #0]
 8073002:	468b      	mov	fp, r1
 8073004:	2500      	movs	r5, #0
 8073006:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 807300a:	f84b 3b1c 	str.w	r3, [fp], #28
 807300e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8073012:	4680      	mov	r8, r0
 8073014:	460c      	mov	r4, r1
 8073016:	465e      	mov	r6, fp
 8073018:	46aa      	mov	sl, r5
 807301a:	46a9      	mov	r9, r5
 807301c:	9501      	str	r5, [sp, #4]
 807301e:	68a2      	ldr	r2, [r4, #8]
 8073020:	b152      	cbz	r2, 8073038 <_scanf_float+0x60>
 8073022:	683b      	ldr	r3, [r7, #0]
 8073024:	781b      	ldrb	r3, [r3, #0]
 8073026:	2b4e      	cmp	r3, #78	; 0x4e
 8073028:	d864      	bhi.n	80730f4 <_scanf_float+0x11c>
 807302a:	2b40      	cmp	r3, #64	; 0x40
 807302c:	d83c      	bhi.n	80730a8 <_scanf_float+0xd0>
 807302e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8073032:	b2c8      	uxtb	r0, r1
 8073034:	280e      	cmp	r0, #14
 8073036:	d93a      	bls.n	80730ae <_scanf_float+0xd6>
 8073038:	f1b9 0f00 	cmp.w	r9, #0
 807303c:	d003      	beq.n	8073046 <_scanf_float+0x6e>
 807303e:	6823      	ldr	r3, [r4, #0]
 8073040:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8073044:	6023      	str	r3, [r4, #0]
 8073046:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 807304a:	f1ba 0f01 	cmp.w	sl, #1
 807304e:	f200 8113 	bhi.w	8073278 <_scanf_float+0x2a0>
 8073052:	455e      	cmp	r6, fp
 8073054:	f200 8105 	bhi.w	8073262 <_scanf_float+0x28a>
 8073058:	2501      	movs	r5, #1
 807305a:	4628      	mov	r0, r5
 807305c:	b007      	add	sp, #28
 807305e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8073062:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8073066:	2a0d      	cmp	r2, #13
 8073068:	d8e6      	bhi.n	8073038 <_scanf_float+0x60>
 807306a:	a101      	add	r1, pc, #4	; (adr r1, 8073070 <_scanf_float+0x98>)
 807306c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8073070:	080731af 	.word	0x080731af
 8073074:	08073039 	.word	0x08073039
 8073078:	08073039 	.word	0x08073039
 807307c:	08073039 	.word	0x08073039
 8073080:	0807320f 	.word	0x0807320f
 8073084:	080731e7 	.word	0x080731e7
 8073088:	08073039 	.word	0x08073039
 807308c:	08073039 	.word	0x08073039
 8073090:	080731bd 	.word	0x080731bd
 8073094:	08073039 	.word	0x08073039
 8073098:	08073039 	.word	0x08073039
 807309c:	08073039 	.word	0x08073039
 80730a0:	08073039 	.word	0x08073039
 80730a4:	08073175 	.word	0x08073175
 80730a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80730ac:	e7db      	b.n	8073066 <_scanf_float+0x8e>
 80730ae:	290e      	cmp	r1, #14
 80730b0:	d8c2      	bhi.n	8073038 <_scanf_float+0x60>
 80730b2:	a001      	add	r0, pc, #4	; (adr r0, 80730b8 <_scanf_float+0xe0>)
 80730b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80730b8:	08073167 	.word	0x08073167
 80730bc:	08073039 	.word	0x08073039
 80730c0:	08073167 	.word	0x08073167
 80730c4:	080731fb 	.word	0x080731fb
 80730c8:	08073039 	.word	0x08073039
 80730cc:	08073115 	.word	0x08073115
 80730d0:	08073151 	.word	0x08073151
 80730d4:	08073151 	.word	0x08073151
 80730d8:	08073151 	.word	0x08073151
 80730dc:	08073151 	.word	0x08073151
 80730e0:	08073151 	.word	0x08073151
 80730e4:	08073151 	.word	0x08073151
 80730e8:	08073151 	.word	0x08073151
 80730ec:	08073151 	.word	0x08073151
 80730f0:	08073151 	.word	0x08073151
 80730f4:	2b6e      	cmp	r3, #110	; 0x6e
 80730f6:	d809      	bhi.n	807310c <_scanf_float+0x134>
 80730f8:	2b60      	cmp	r3, #96	; 0x60
 80730fa:	d8b2      	bhi.n	8073062 <_scanf_float+0x8a>
 80730fc:	2b54      	cmp	r3, #84	; 0x54
 80730fe:	d077      	beq.n	80731f0 <_scanf_float+0x218>
 8073100:	2b59      	cmp	r3, #89	; 0x59
 8073102:	d199      	bne.n	8073038 <_scanf_float+0x60>
 8073104:	2d07      	cmp	r5, #7
 8073106:	d197      	bne.n	8073038 <_scanf_float+0x60>
 8073108:	2508      	movs	r5, #8
 807310a:	e029      	b.n	8073160 <_scanf_float+0x188>
 807310c:	2b74      	cmp	r3, #116	; 0x74
 807310e:	d06f      	beq.n	80731f0 <_scanf_float+0x218>
 8073110:	2b79      	cmp	r3, #121	; 0x79
 8073112:	e7f6      	b.n	8073102 <_scanf_float+0x12a>
 8073114:	6821      	ldr	r1, [r4, #0]
 8073116:	05c8      	lsls	r0, r1, #23
 8073118:	d51a      	bpl.n	8073150 <_scanf_float+0x178>
 807311a:	9b02      	ldr	r3, [sp, #8]
 807311c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8073120:	6021      	str	r1, [r4, #0]
 8073122:	f109 0901 	add.w	r9, r9, #1
 8073126:	b11b      	cbz	r3, 8073130 <_scanf_float+0x158>
 8073128:	3b01      	subs	r3, #1
 807312a:	3201      	adds	r2, #1
 807312c:	9302      	str	r3, [sp, #8]
 807312e:	60a2      	str	r2, [r4, #8]
 8073130:	68a3      	ldr	r3, [r4, #8]
 8073132:	3b01      	subs	r3, #1
 8073134:	60a3      	str	r3, [r4, #8]
 8073136:	6923      	ldr	r3, [r4, #16]
 8073138:	3301      	adds	r3, #1
 807313a:	6123      	str	r3, [r4, #16]
 807313c:	687b      	ldr	r3, [r7, #4]
 807313e:	3b01      	subs	r3, #1
 8073140:	2b00      	cmp	r3, #0
 8073142:	607b      	str	r3, [r7, #4]
 8073144:	f340 8084 	ble.w	8073250 <_scanf_float+0x278>
 8073148:	683b      	ldr	r3, [r7, #0]
 807314a:	3301      	adds	r3, #1
 807314c:	603b      	str	r3, [r7, #0]
 807314e:	e766      	b.n	807301e <_scanf_float+0x46>
 8073150:	eb1a 0f05 	cmn.w	sl, r5
 8073154:	f47f af70 	bne.w	8073038 <_scanf_float+0x60>
 8073158:	6822      	ldr	r2, [r4, #0]
 807315a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 807315e:	6022      	str	r2, [r4, #0]
 8073160:	f806 3b01 	strb.w	r3, [r6], #1
 8073164:	e7e4      	b.n	8073130 <_scanf_float+0x158>
 8073166:	6822      	ldr	r2, [r4, #0]
 8073168:	0610      	lsls	r0, r2, #24
 807316a:	f57f af65 	bpl.w	8073038 <_scanf_float+0x60>
 807316e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8073172:	e7f4      	b.n	807315e <_scanf_float+0x186>
 8073174:	f1ba 0f00 	cmp.w	sl, #0
 8073178:	d10e      	bne.n	8073198 <_scanf_float+0x1c0>
 807317a:	f1b9 0f00 	cmp.w	r9, #0
 807317e:	d10e      	bne.n	807319e <_scanf_float+0x1c6>
 8073180:	6822      	ldr	r2, [r4, #0]
 8073182:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8073186:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 807318a:	d108      	bne.n	807319e <_scanf_float+0x1c6>
 807318c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8073190:	6022      	str	r2, [r4, #0]
 8073192:	f04f 0a01 	mov.w	sl, #1
 8073196:	e7e3      	b.n	8073160 <_scanf_float+0x188>
 8073198:	f1ba 0f02 	cmp.w	sl, #2
 807319c:	d055      	beq.n	807324a <_scanf_float+0x272>
 807319e:	2d01      	cmp	r5, #1
 80731a0:	d002      	beq.n	80731a8 <_scanf_float+0x1d0>
 80731a2:	2d04      	cmp	r5, #4
 80731a4:	f47f af48 	bne.w	8073038 <_scanf_float+0x60>
 80731a8:	3501      	adds	r5, #1
 80731aa:	b2ed      	uxtb	r5, r5
 80731ac:	e7d8      	b.n	8073160 <_scanf_float+0x188>
 80731ae:	f1ba 0f01 	cmp.w	sl, #1
 80731b2:	f47f af41 	bne.w	8073038 <_scanf_float+0x60>
 80731b6:	f04f 0a02 	mov.w	sl, #2
 80731ba:	e7d1      	b.n	8073160 <_scanf_float+0x188>
 80731bc:	b97d      	cbnz	r5, 80731de <_scanf_float+0x206>
 80731be:	f1b9 0f00 	cmp.w	r9, #0
 80731c2:	f47f af3c 	bne.w	807303e <_scanf_float+0x66>
 80731c6:	6822      	ldr	r2, [r4, #0]
 80731c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80731cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80731d0:	f47f af39 	bne.w	8073046 <_scanf_float+0x6e>
 80731d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80731d8:	6022      	str	r2, [r4, #0]
 80731da:	2501      	movs	r5, #1
 80731dc:	e7c0      	b.n	8073160 <_scanf_float+0x188>
 80731de:	2d03      	cmp	r5, #3
 80731e0:	d0e2      	beq.n	80731a8 <_scanf_float+0x1d0>
 80731e2:	2d05      	cmp	r5, #5
 80731e4:	e7de      	b.n	80731a4 <_scanf_float+0x1cc>
 80731e6:	2d02      	cmp	r5, #2
 80731e8:	f47f af26 	bne.w	8073038 <_scanf_float+0x60>
 80731ec:	2503      	movs	r5, #3
 80731ee:	e7b7      	b.n	8073160 <_scanf_float+0x188>
 80731f0:	2d06      	cmp	r5, #6
 80731f2:	f47f af21 	bne.w	8073038 <_scanf_float+0x60>
 80731f6:	2507      	movs	r5, #7
 80731f8:	e7b2      	b.n	8073160 <_scanf_float+0x188>
 80731fa:	6822      	ldr	r2, [r4, #0]
 80731fc:	0591      	lsls	r1, r2, #22
 80731fe:	f57f af1b 	bpl.w	8073038 <_scanf_float+0x60>
 8073202:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8073206:	6022      	str	r2, [r4, #0]
 8073208:	f8cd 9004 	str.w	r9, [sp, #4]
 807320c:	e7a8      	b.n	8073160 <_scanf_float+0x188>
 807320e:	6822      	ldr	r2, [r4, #0]
 8073210:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8073214:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8073218:	d006      	beq.n	8073228 <_scanf_float+0x250>
 807321a:	0550      	lsls	r0, r2, #21
 807321c:	f57f af0c 	bpl.w	8073038 <_scanf_float+0x60>
 8073220:	f1b9 0f00 	cmp.w	r9, #0
 8073224:	f43f af0f 	beq.w	8073046 <_scanf_float+0x6e>
 8073228:	0591      	lsls	r1, r2, #22
 807322a:	bf58      	it	pl
 807322c:	9901      	ldrpl	r1, [sp, #4]
 807322e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8073232:	bf58      	it	pl
 8073234:	eba9 0101 	subpl.w	r1, r9, r1
 8073238:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 807323c:	bf58      	it	pl
 807323e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8073242:	6022      	str	r2, [r4, #0]
 8073244:	f04f 0900 	mov.w	r9, #0
 8073248:	e78a      	b.n	8073160 <_scanf_float+0x188>
 807324a:	f04f 0a03 	mov.w	sl, #3
 807324e:	e787      	b.n	8073160 <_scanf_float+0x188>
 8073250:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8073254:	4639      	mov	r1, r7
 8073256:	4640      	mov	r0, r8
 8073258:	4798      	blx	r3
 807325a:	2800      	cmp	r0, #0
 807325c:	f43f aedf 	beq.w	807301e <_scanf_float+0x46>
 8073260:	e6ea      	b.n	8073038 <_scanf_float+0x60>
 8073262:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8073266:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 807326a:	463a      	mov	r2, r7
 807326c:	4640      	mov	r0, r8
 807326e:	4798      	blx	r3
 8073270:	6923      	ldr	r3, [r4, #16]
 8073272:	3b01      	subs	r3, #1
 8073274:	6123      	str	r3, [r4, #16]
 8073276:	e6ec      	b.n	8073052 <_scanf_float+0x7a>
 8073278:	1e6b      	subs	r3, r5, #1
 807327a:	2b06      	cmp	r3, #6
 807327c:	d825      	bhi.n	80732ca <_scanf_float+0x2f2>
 807327e:	2d02      	cmp	r5, #2
 8073280:	d836      	bhi.n	80732f0 <_scanf_float+0x318>
 8073282:	455e      	cmp	r6, fp
 8073284:	f67f aee8 	bls.w	8073058 <_scanf_float+0x80>
 8073288:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 807328c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8073290:	463a      	mov	r2, r7
 8073292:	4640      	mov	r0, r8
 8073294:	4798      	blx	r3
 8073296:	6923      	ldr	r3, [r4, #16]
 8073298:	3b01      	subs	r3, #1
 807329a:	6123      	str	r3, [r4, #16]
 807329c:	e7f1      	b.n	8073282 <_scanf_float+0x2aa>
 807329e:	9802      	ldr	r0, [sp, #8]
 80732a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80732a4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80732a8:	9002      	str	r0, [sp, #8]
 80732aa:	463a      	mov	r2, r7
 80732ac:	4640      	mov	r0, r8
 80732ae:	4798      	blx	r3
 80732b0:	6923      	ldr	r3, [r4, #16]
 80732b2:	3b01      	subs	r3, #1
 80732b4:	6123      	str	r3, [r4, #16]
 80732b6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80732ba:	fa5f fa8a 	uxtb.w	sl, sl
 80732be:	f1ba 0f02 	cmp.w	sl, #2
 80732c2:	d1ec      	bne.n	807329e <_scanf_float+0x2c6>
 80732c4:	3d03      	subs	r5, #3
 80732c6:	b2ed      	uxtb	r5, r5
 80732c8:	1b76      	subs	r6, r6, r5
 80732ca:	6823      	ldr	r3, [r4, #0]
 80732cc:	05da      	lsls	r2, r3, #23
 80732ce:	d52f      	bpl.n	8073330 <_scanf_float+0x358>
 80732d0:	055b      	lsls	r3, r3, #21
 80732d2:	d510      	bpl.n	80732f6 <_scanf_float+0x31e>
 80732d4:	455e      	cmp	r6, fp
 80732d6:	f67f aebf 	bls.w	8073058 <_scanf_float+0x80>
 80732da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80732de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80732e2:	463a      	mov	r2, r7
 80732e4:	4640      	mov	r0, r8
 80732e6:	4798      	blx	r3
 80732e8:	6923      	ldr	r3, [r4, #16]
 80732ea:	3b01      	subs	r3, #1
 80732ec:	6123      	str	r3, [r4, #16]
 80732ee:	e7f1      	b.n	80732d4 <_scanf_float+0x2fc>
 80732f0:	46aa      	mov	sl, r5
 80732f2:	9602      	str	r6, [sp, #8]
 80732f4:	e7df      	b.n	80732b6 <_scanf_float+0x2de>
 80732f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80732fa:	6923      	ldr	r3, [r4, #16]
 80732fc:	2965      	cmp	r1, #101	; 0x65
 80732fe:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8073302:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8073306:	6123      	str	r3, [r4, #16]
 8073308:	d00c      	beq.n	8073324 <_scanf_float+0x34c>
 807330a:	2945      	cmp	r1, #69	; 0x45
 807330c:	d00a      	beq.n	8073324 <_scanf_float+0x34c>
 807330e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8073312:	463a      	mov	r2, r7
 8073314:	4640      	mov	r0, r8
 8073316:	4798      	blx	r3
 8073318:	6923      	ldr	r3, [r4, #16]
 807331a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 807331e:	3b01      	subs	r3, #1
 8073320:	1eb5      	subs	r5, r6, #2
 8073322:	6123      	str	r3, [r4, #16]
 8073324:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8073328:	463a      	mov	r2, r7
 807332a:	4640      	mov	r0, r8
 807332c:	4798      	blx	r3
 807332e:	462e      	mov	r6, r5
 8073330:	6825      	ldr	r5, [r4, #0]
 8073332:	f015 0510 	ands.w	r5, r5, #16
 8073336:	d158      	bne.n	80733ea <_scanf_float+0x412>
 8073338:	7035      	strb	r5, [r6, #0]
 807333a:	6823      	ldr	r3, [r4, #0]
 807333c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8073340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8073344:	d11c      	bne.n	8073380 <_scanf_float+0x3a8>
 8073346:	9b01      	ldr	r3, [sp, #4]
 8073348:	454b      	cmp	r3, r9
 807334a:	eba3 0209 	sub.w	r2, r3, r9
 807334e:	d124      	bne.n	807339a <_scanf_float+0x3c2>
 8073350:	2200      	movs	r2, #0
 8073352:	4659      	mov	r1, fp
 8073354:	4640      	mov	r0, r8
 8073356:	f000 ff6d 	bl	8074234 <_strtod_r>
 807335a:	9b03      	ldr	r3, [sp, #12]
 807335c:	6821      	ldr	r1, [r4, #0]
 807335e:	681b      	ldr	r3, [r3, #0]
 8073360:	f011 0f02 	tst.w	r1, #2
 8073364:	ec57 6b10 	vmov	r6, r7, d0
 8073368:	f103 0204 	add.w	r2, r3, #4
 807336c:	d020      	beq.n	80733b0 <_scanf_float+0x3d8>
 807336e:	9903      	ldr	r1, [sp, #12]
 8073370:	600a      	str	r2, [r1, #0]
 8073372:	681b      	ldr	r3, [r3, #0]
 8073374:	e9c3 6700 	strd	r6, r7, [r3]
 8073378:	68e3      	ldr	r3, [r4, #12]
 807337a:	3301      	adds	r3, #1
 807337c:	60e3      	str	r3, [r4, #12]
 807337e:	e66c      	b.n	807305a <_scanf_float+0x82>
 8073380:	9b04      	ldr	r3, [sp, #16]
 8073382:	2b00      	cmp	r3, #0
 8073384:	d0e4      	beq.n	8073350 <_scanf_float+0x378>
 8073386:	9905      	ldr	r1, [sp, #20]
 8073388:	230a      	movs	r3, #10
 807338a:	462a      	mov	r2, r5
 807338c:	3101      	adds	r1, #1
 807338e:	4640      	mov	r0, r8
 8073390:	f000 ffda 	bl	8074348 <_strtol_r>
 8073394:	9b04      	ldr	r3, [sp, #16]
 8073396:	9e05      	ldr	r6, [sp, #20]
 8073398:	1ac2      	subs	r2, r0, r3
 807339a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 807339e:	429e      	cmp	r6, r3
 80733a0:	bf28      	it	cs
 80733a2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80733a6:	4912      	ldr	r1, [pc, #72]	; (80733f0 <_scanf_float+0x418>)
 80733a8:	4630      	mov	r0, r6
 80733aa:	f000 f8a5 	bl	80734f8 <siprintf>
 80733ae:	e7cf      	b.n	8073350 <_scanf_float+0x378>
 80733b0:	f011 0f04 	tst.w	r1, #4
 80733b4:	9903      	ldr	r1, [sp, #12]
 80733b6:	600a      	str	r2, [r1, #0]
 80733b8:	d1db      	bne.n	8073372 <_scanf_float+0x39a>
 80733ba:	f8d3 8000 	ldr.w	r8, [r3]
 80733be:	ee10 2a10 	vmov	r2, s0
 80733c2:	ee10 0a10 	vmov	r0, s0
 80733c6:	463b      	mov	r3, r7
 80733c8:	4639      	mov	r1, r7
 80733ca:	f7ed fbc7 	bl	8060b5c <__aeabi_dcmpun>
 80733ce:	b128      	cbz	r0, 80733dc <_scanf_float+0x404>
 80733d0:	4808      	ldr	r0, [pc, #32]	; (80733f4 <_scanf_float+0x41c>)
 80733d2:	f000 f88b 	bl	80734ec <nanf>
 80733d6:	ed88 0a00 	vstr	s0, [r8]
 80733da:	e7cd      	b.n	8073378 <_scanf_float+0x3a0>
 80733dc:	4630      	mov	r0, r6
 80733de:	4639      	mov	r1, r7
 80733e0:	f7ed fc1a 	bl	8060c18 <__aeabi_d2f>
 80733e4:	f8c8 0000 	str.w	r0, [r8]
 80733e8:	e7c6      	b.n	8073378 <_scanf_float+0x3a0>
 80733ea:	2500      	movs	r5, #0
 80733ec:	e635      	b.n	807305a <_scanf_float+0x82>
 80733ee:	bf00      	nop
 80733f0:	08077618 	.word	0x08077618
 80733f4:	08077a30 	.word	0x08077a30

080733f8 <cleanup_glue>:
 80733f8:	b538      	push	{r3, r4, r5, lr}
 80733fa:	460c      	mov	r4, r1
 80733fc:	6809      	ldr	r1, [r1, #0]
 80733fe:	4605      	mov	r5, r0
 8073400:	b109      	cbz	r1, 8073406 <cleanup_glue+0xe>
 8073402:	f7ff fff9 	bl	80733f8 <cleanup_glue>
 8073406:	4621      	mov	r1, r4
 8073408:	4628      	mov	r0, r5
 807340a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 807340e:	f002 bf6f 	b.w	80762f0 <_free_r>
	...

08073414 <_reclaim_reent>:
 8073414:	4b2c      	ldr	r3, [pc, #176]	; (80734c8 <_reclaim_reent+0xb4>)
 8073416:	681b      	ldr	r3, [r3, #0]
 8073418:	4283      	cmp	r3, r0
 807341a:	b570      	push	{r4, r5, r6, lr}
 807341c:	4604      	mov	r4, r0
 807341e:	d051      	beq.n	80734c4 <_reclaim_reent+0xb0>
 8073420:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8073422:	b143      	cbz	r3, 8073436 <_reclaim_reent+0x22>
 8073424:	68db      	ldr	r3, [r3, #12]
 8073426:	2b00      	cmp	r3, #0
 8073428:	d14a      	bne.n	80734c0 <_reclaim_reent+0xac>
 807342a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 807342c:	6819      	ldr	r1, [r3, #0]
 807342e:	b111      	cbz	r1, 8073436 <_reclaim_reent+0x22>
 8073430:	4620      	mov	r0, r4
 8073432:	f002 ff5d 	bl	80762f0 <_free_r>
 8073436:	6961      	ldr	r1, [r4, #20]
 8073438:	b111      	cbz	r1, 8073440 <_reclaim_reent+0x2c>
 807343a:	4620      	mov	r0, r4
 807343c:	f002 ff58 	bl	80762f0 <_free_r>
 8073440:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8073442:	b111      	cbz	r1, 807344a <_reclaim_reent+0x36>
 8073444:	4620      	mov	r0, r4
 8073446:	f002 ff53 	bl	80762f0 <_free_r>
 807344a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 807344c:	b111      	cbz	r1, 8073454 <_reclaim_reent+0x40>
 807344e:	4620      	mov	r0, r4
 8073450:	f002 ff4e 	bl	80762f0 <_free_r>
 8073454:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8073456:	b111      	cbz	r1, 807345e <_reclaim_reent+0x4a>
 8073458:	4620      	mov	r0, r4
 807345a:	f002 ff49 	bl	80762f0 <_free_r>
 807345e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8073460:	b111      	cbz	r1, 8073468 <_reclaim_reent+0x54>
 8073462:	4620      	mov	r0, r4
 8073464:	f002 ff44 	bl	80762f0 <_free_r>
 8073468:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 807346a:	b111      	cbz	r1, 8073472 <_reclaim_reent+0x5e>
 807346c:	4620      	mov	r0, r4
 807346e:	f002 ff3f 	bl	80762f0 <_free_r>
 8073472:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8073474:	b111      	cbz	r1, 807347c <_reclaim_reent+0x68>
 8073476:	4620      	mov	r0, r4
 8073478:	f002 ff3a 	bl	80762f0 <_free_r>
 807347c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 807347e:	b111      	cbz	r1, 8073486 <_reclaim_reent+0x72>
 8073480:	4620      	mov	r0, r4
 8073482:	f002 ff35 	bl	80762f0 <_free_r>
 8073486:	69a3      	ldr	r3, [r4, #24]
 8073488:	b1e3      	cbz	r3, 80734c4 <_reclaim_reent+0xb0>
 807348a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 807348c:	4620      	mov	r0, r4
 807348e:	4798      	blx	r3
 8073490:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8073492:	b1b9      	cbz	r1, 80734c4 <_reclaim_reent+0xb0>
 8073494:	4620      	mov	r0, r4
 8073496:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 807349a:	f7ff bfad 	b.w	80733f8 <cleanup_glue>
 807349e:	5949      	ldr	r1, [r1, r5]
 80734a0:	b941      	cbnz	r1, 80734b4 <_reclaim_reent+0xa0>
 80734a2:	3504      	adds	r5, #4
 80734a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80734a6:	2d80      	cmp	r5, #128	; 0x80
 80734a8:	68d9      	ldr	r1, [r3, #12]
 80734aa:	d1f8      	bne.n	807349e <_reclaim_reent+0x8a>
 80734ac:	4620      	mov	r0, r4
 80734ae:	f002 ff1f 	bl	80762f0 <_free_r>
 80734b2:	e7ba      	b.n	807342a <_reclaim_reent+0x16>
 80734b4:	680e      	ldr	r6, [r1, #0]
 80734b6:	4620      	mov	r0, r4
 80734b8:	f002 ff1a 	bl	80762f0 <_free_r>
 80734bc:	4631      	mov	r1, r6
 80734be:	e7ef      	b.n	80734a0 <_reclaim_reent+0x8c>
 80734c0:	2500      	movs	r5, #0
 80734c2:	e7ef      	b.n	80734a4 <_reclaim_reent+0x90>
 80734c4:	bd70      	pop	{r4, r5, r6, pc}
 80734c6:	bf00      	nop
 80734c8:	20000028 	.word	0x20000028

080734cc <_sbrk_r>:
 80734cc:	b538      	push	{r3, r4, r5, lr}
 80734ce:	4d06      	ldr	r5, [pc, #24]	; (80734e8 <_sbrk_r+0x1c>)
 80734d0:	2300      	movs	r3, #0
 80734d2:	4604      	mov	r4, r0
 80734d4:	4608      	mov	r0, r1
 80734d6:	602b      	str	r3, [r5, #0]
 80734d8:	f7ef ffd6 	bl	8063488 <_sbrk>
 80734dc:	1c43      	adds	r3, r0, #1
 80734de:	d102      	bne.n	80734e6 <_sbrk_r+0x1a>
 80734e0:	682b      	ldr	r3, [r5, #0]
 80734e2:	b103      	cbz	r3, 80734e6 <_sbrk_r+0x1a>
 80734e4:	6023      	str	r3, [r4, #0]
 80734e6:	bd38      	pop	{r3, r4, r5, pc}
 80734e8:	20005d34 	.word	0x20005d34

080734ec <nanf>:
 80734ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80734f4 <nanf+0x8>
 80734f0:	4770      	bx	lr
 80734f2:	bf00      	nop
 80734f4:	7fc00000 	.word	0x7fc00000

080734f8 <siprintf>:
 80734f8:	b40e      	push	{r1, r2, r3}
 80734fa:	b500      	push	{lr}
 80734fc:	b09c      	sub	sp, #112	; 0x70
 80734fe:	ab1d      	add	r3, sp, #116	; 0x74
 8073500:	9002      	str	r0, [sp, #8]
 8073502:	9006      	str	r0, [sp, #24]
 8073504:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8073508:	4809      	ldr	r0, [pc, #36]	; (8073530 <siprintf+0x38>)
 807350a:	9107      	str	r1, [sp, #28]
 807350c:	9104      	str	r1, [sp, #16]
 807350e:	4909      	ldr	r1, [pc, #36]	; (8073534 <siprintf+0x3c>)
 8073510:	f853 2b04 	ldr.w	r2, [r3], #4
 8073514:	9105      	str	r1, [sp, #20]
 8073516:	6800      	ldr	r0, [r0, #0]
 8073518:	9301      	str	r3, [sp, #4]
 807351a:	a902      	add	r1, sp, #8
 807351c:	f002 ff94 	bl	8076448 <_svfiprintf_r>
 8073520:	9b02      	ldr	r3, [sp, #8]
 8073522:	2200      	movs	r2, #0
 8073524:	701a      	strb	r2, [r3, #0]
 8073526:	b01c      	add	sp, #112	; 0x70
 8073528:	f85d eb04 	ldr.w	lr, [sp], #4
 807352c:	b003      	add	sp, #12
 807352e:	4770      	bx	lr
 8073530:	20000028 	.word	0x20000028
 8073534:	ffff0208 	.word	0xffff0208

08073538 <__sread>:
 8073538:	b510      	push	{r4, lr}
 807353a:	460c      	mov	r4, r1
 807353c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8073540:	f003 f9dc 	bl	80768fc <_read_r>
 8073544:	2800      	cmp	r0, #0
 8073546:	bfab      	itete	ge
 8073548:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 807354a:	89a3      	ldrhlt	r3, [r4, #12]
 807354c:	181b      	addge	r3, r3, r0
 807354e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8073552:	bfac      	ite	ge
 8073554:	6563      	strge	r3, [r4, #84]	; 0x54
 8073556:	81a3      	strhlt	r3, [r4, #12]
 8073558:	bd10      	pop	{r4, pc}

0807355a <__swrite>:
 807355a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 807355e:	461f      	mov	r7, r3
 8073560:	898b      	ldrh	r3, [r1, #12]
 8073562:	05db      	lsls	r3, r3, #23
 8073564:	4605      	mov	r5, r0
 8073566:	460c      	mov	r4, r1
 8073568:	4616      	mov	r6, r2
 807356a:	d505      	bpl.n	8073578 <__swrite+0x1e>
 807356c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8073570:	2302      	movs	r3, #2
 8073572:	2200      	movs	r2, #0
 8073574:	f002 f9ba 	bl	80758ec <_lseek_r>
 8073578:	89a3      	ldrh	r3, [r4, #12]
 807357a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 807357e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8073582:	81a3      	strh	r3, [r4, #12]
 8073584:	4632      	mov	r2, r6
 8073586:	463b      	mov	r3, r7
 8073588:	4628      	mov	r0, r5
 807358a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 807358e:	f000 bedd 	b.w	807434c <_write_r>

08073592 <__sseek>:
 8073592:	b510      	push	{r4, lr}
 8073594:	460c      	mov	r4, r1
 8073596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 807359a:	f002 f9a7 	bl	80758ec <_lseek_r>
 807359e:	1c43      	adds	r3, r0, #1
 80735a0:	89a3      	ldrh	r3, [r4, #12]
 80735a2:	bf15      	itete	ne
 80735a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80735a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80735aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80735ae:	81a3      	strheq	r3, [r4, #12]
 80735b0:	bf18      	it	ne
 80735b2:	81a3      	strhne	r3, [r4, #12]
 80735b4:	bd10      	pop	{r4, pc}

080735b6 <__sclose>:
 80735b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80735ba:	f000 bed9 	b.w	8074370 <_close_r>

080735be <strncmp>:
 80735be:	b510      	push	{r4, lr}
 80735c0:	b16a      	cbz	r2, 80735de <strncmp+0x20>
 80735c2:	3901      	subs	r1, #1
 80735c4:	1884      	adds	r4, r0, r2
 80735c6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80735ca:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80735ce:	4293      	cmp	r3, r2
 80735d0:	d103      	bne.n	80735da <strncmp+0x1c>
 80735d2:	42a0      	cmp	r0, r4
 80735d4:	d001      	beq.n	80735da <strncmp+0x1c>
 80735d6:	2b00      	cmp	r3, #0
 80735d8:	d1f5      	bne.n	80735c6 <strncmp+0x8>
 80735da:	1a98      	subs	r0, r3, r2
 80735dc:	bd10      	pop	{r4, pc}
 80735de:	4610      	mov	r0, r2
 80735e0:	e7fc      	b.n	80735dc <strncmp+0x1e>

080735e2 <sulp>:
 80735e2:	b570      	push	{r4, r5, r6, lr}
 80735e4:	4604      	mov	r4, r0
 80735e6:	460d      	mov	r5, r1
 80735e8:	ec45 4b10 	vmov	d0, r4, r5
 80735ec:	4616      	mov	r6, r2
 80735ee:	f002 fd21 	bl	8076034 <__ulp>
 80735f2:	ec51 0b10 	vmov	r0, r1, d0
 80735f6:	b17e      	cbz	r6, 8073618 <sulp+0x36>
 80735f8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80735fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8073600:	2b00      	cmp	r3, #0
 8073602:	dd09      	ble.n	8073618 <sulp+0x36>
 8073604:	051b      	lsls	r3, r3, #20
 8073606:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 807360a:	2400      	movs	r4, #0
 807360c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8073610:	4622      	mov	r2, r4
 8073612:	462b      	mov	r3, r5
 8073614:	f7ed f808 	bl	8060628 <__aeabi_dmul>
 8073618:	bd70      	pop	{r4, r5, r6, pc}
 807361a:	0000      	movs	r0, r0
 807361c:	0000      	movs	r0, r0
	...

08073620 <_strtod_l>:
 8073620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8073624:	b0a3      	sub	sp, #140	; 0x8c
 8073626:	461f      	mov	r7, r3
 8073628:	2300      	movs	r3, #0
 807362a:	931e      	str	r3, [sp, #120]	; 0x78
 807362c:	4ba4      	ldr	r3, [pc, #656]	; (80738c0 <_strtod_l+0x2a0>)
 807362e:	9219      	str	r2, [sp, #100]	; 0x64
 8073630:	681b      	ldr	r3, [r3, #0]
 8073632:	9307      	str	r3, [sp, #28]
 8073634:	4604      	mov	r4, r0
 8073636:	4618      	mov	r0, r3
 8073638:	4688      	mov	r8, r1
 807363a:	f7ec fddb 	bl	80601f4 <strlen>
 807363e:	f04f 0a00 	mov.w	sl, #0
 8073642:	4605      	mov	r5, r0
 8073644:	f04f 0b00 	mov.w	fp, #0
 8073648:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 807364c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 807364e:	781a      	ldrb	r2, [r3, #0]
 8073650:	2a2b      	cmp	r2, #43	; 0x2b
 8073652:	d04c      	beq.n	80736ee <_strtod_l+0xce>
 8073654:	d839      	bhi.n	80736ca <_strtod_l+0xaa>
 8073656:	2a0d      	cmp	r2, #13
 8073658:	d832      	bhi.n	80736c0 <_strtod_l+0xa0>
 807365a:	2a08      	cmp	r2, #8
 807365c:	d832      	bhi.n	80736c4 <_strtod_l+0xa4>
 807365e:	2a00      	cmp	r2, #0
 8073660:	d03c      	beq.n	80736dc <_strtod_l+0xbc>
 8073662:	2300      	movs	r3, #0
 8073664:	930e      	str	r3, [sp, #56]	; 0x38
 8073666:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8073668:	7833      	ldrb	r3, [r6, #0]
 807366a:	2b30      	cmp	r3, #48	; 0x30
 807366c:	f040 80b4 	bne.w	80737d8 <_strtod_l+0x1b8>
 8073670:	7873      	ldrb	r3, [r6, #1]
 8073672:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8073676:	2b58      	cmp	r3, #88	; 0x58
 8073678:	d16c      	bne.n	8073754 <_strtod_l+0x134>
 807367a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 807367c:	9301      	str	r3, [sp, #4]
 807367e:	ab1e      	add	r3, sp, #120	; 0x78
 8073680:	9702      	str	r7, [sp, #8]
 8073682:	9300      	str	r3, [sp, #0]
 8073684:	4a8f      	ldr	r2, [pc, #572]	; (80738c4 <_strtod_l+0x2a4>)
 8073686:	ab1f      	add	r3, sp, #124	; 0x7c
 8073688:	a91d      	add	r1, sp, #116	; 0x74
 807368a:	4620      	mov	r0, r4
 807368c:	f001 fe22 	bl	80752d4 <__gethex>
 8073690:	f010 0707 	ands.w	r7, r0, #7
 8073694:	4605      	mov	r5, r0
 8073696:	d005      	beq.n	80736a4 <_strtod_l+0x84>
 8073698:	2f06      	cmp	r7, #6
 807369a:	d12a      	bne.n	80736f2 <_strtod_l+0xd2>
 807369c:	3601      	adds	r6, #1
 807369e:	2300      	movs	r3, #0
 80736a0:	961d      	str	r6, [sp, #116]	; 0x74
 80736a2:	930e      	str	r3, [sp, #56]	; 0x38
 80736a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80736a6:	2b00      	cmp	r3, #0
 80736a8:	f040 8596 	bne.w	80741d8 <_strtod_l+0xbb8>
 80736ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80736ae:	b1db      	cbz	r3, 80736e8 <_strtod_l+0xc8>
 80736b0:	4652      	mov	r2, sl
 80736b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80736b6:	ec43 2b10 	vmov	d0, r2, r3
 80736ba:	b023      	add	sp, #140	; 0x8c
 80736bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80736c0:	2a20      	cmp	r2, #32
 80736c2:	d1ce      	bne.n	8073662 <_strtod_l+0x42>
 80736c4:	3301      	adds	r3, #1
 80736c6:	931d      	str	r3, [sp, #116]	; 0x74
 80736c8:	e7c0      	b.n	807364c <_strtod_l+0x2c>
 80736ca:	2a2d      	cmp	r2, #45	; 0x2d
 80736cc:	d1c9      	bne.n	8073662 <_strtod_l+0x42>
 80736ce:	2201      	movs	r2, #1
 80736d0:	920e      	str	r2, [sp, #56]	; 0x38
 80736d2:	1c5a      	adds	r2, r3, #1
 80736d4:	921d      	str	r2, [sp, #116]	; 0x74
 80736d6:	785b      	ldrb	r3, [r3, #1]
 80736d8:	2b00      	cmp	r3, #0
 80736da:	d1c4      	bne.n	8073666 <_strtod_l+0x46>
 80736dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80736de:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80736e2:	2b00      	cmp	r3, #0
 80736e4:	f040 8576 	bne.w	80741d4 <_strtod_l+0xbb4>
 80736e8:	4652      	mov	r2, sl
 80736ea:	465b      	mov	r3, fp
 80736ec:	e7e3      	b.n	80736b6 <_strtod_l+0x96>
 80736ee:	2200      	movs	r2, #0
 80736f0:	e7ee      	b.n	80736d0 <_strtod_l+0xb0>
 80736f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80736f4:	b13a      	cbz	r2, 8073706 <_strtod_l+0xe6>
 80736f6:	2135      	movs	r1, #53	; 0x35
 80736f8:	a820      	add	r0, sp, #128	; 0x80
 80736fa:	f002 fda6 	bl	807624a <__copybits>
 80736fe:	991e      	ldr	r1, [sp, #120]	; 0x78
 8073700:	4620      	mov	r0, r4
 8073702:	f002 f96b 	bl	80759dc <_Bfree>
 8073706:	3f01      	subs	r7, #1
 8073708:	2f05      	cmp	r7, #5
 807370a:	d807      	bhi.n	807371c <_strtod_l+0xfc>
 807370c:	e8df f007 	tbb	[pc, r7]
 8073710:	1d180b0e 	.word	0x1d180b0e
 8073714:	030e      	.short	0x030e
 8073716:	f04f 0b00 	mov.w	fp, #0
 807371a:	46da      	mov	sl, fp
 807371c:	0728      	lsls	r0, r5, #28
 807371e:	d5c1      	bpl.n	80736a4 <_strtod_l+0x84>
 8073720:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8073724:	e7be      	b.n	80736a4 <_strtod_l+0x84>
 8073726:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 807372a:	e7f7      	b.n	807371c <_strtod_l+0xfc>
 807372c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8073730:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8073732:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8073736:	f202 4233 	addw	r2, r2, #1075	; 0x433
 807373a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 807373e:	e7ed      	b.n	807371c <_strtod_l+0xfc>
 8073740:	f8df b184 	ldr.w	fp, [pc, #388]	; 80738c8 <_strtod_l+0x2a8>
 8073744:	f04f 0a00 	mov.w	sl, #0
 8073748:	e7e8      	b.n	807371c <_strtod_l+0xfc>
 807374a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 807374e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8073752:	e7e3      	b.n	807371c <_strtod_l+0xfc>
 8073754:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8073756:	1c5a      	adds	r2, r3, #1
 8073758:	921d      	str	r2, [sp, #116]	; 0x74
 807375a:	785b      	ldrb	r3, [r3, #1]
 807375c:	2b30      	cmp	r3, #48	; 0x30
 807375e:	d0f9      	beq.n	8073754 <_strtod_l+0x134>
 8073760:	2b00      	cmp	r3, #0
 8073762:	d09f      	beq.n	80736a4 <_strtod_l+0x84>
 8073764:	2301      	movs	r3, #1
 8073766:	f04f 0900 	mov.w	r9, #0
 807376a:	9304      	str	r3, [sp, #16]
 807376c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 807376e:	930a      	str	r3, [sp, #40]	; 0x28
 8073770:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8073774:	464f      	mov	r7, r9
 8073776:	220a      	movs	r2, #10
 8073778:	981d      	ldr	r0, [sp, #116]	; 0x74
 807377a:	7806      	ldrb	r6, [r0, #0]
 807377c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8073780:	b2d9      	uxtb	r1, r3
 8073782:	2909      	cmp	r1, #9
 8073784:	d92a      	bls.n	80737dc <_strtod_l+0x1bc>
 8073786:	9907      	ldr	r1, [sp, #28]
 8073788:	462a      	mov	r2, r5
 807378a:	f7ff ff18 	bl	80735be <strncmp>
 807378e:	b398      	cbz	r0, 80737f8 <_strtod_l+0x1d8>
 8073790:	2000      	movs	r0, #0
 8073792:	4633      	mov	r3, r6
 8073794:	463d      	mov	r5, r7
 8073796:	9007      	str	r0, [sp, #28]
 8073798:	4602      	mov	r2, r0
 807379a:	2b65      	cmp	r3, #101	; 0x65
 807379c:	d001      	beq.n	80737a2 <_strtod_l+0x182>
 807379e:	2b45      	cmp	r3, #69	; 0x45
 80737a0:	d118      	bne.n	80737d4 <_strtod_l+0x1b4>
 80737a2:	b91d      	cbnz	r5, 80737ac <_strtod_l+0x18c>
 80737a4:	9b04      	ldr	r3, [sp, #16]
 80737a6:	4303      	orrs	r3, r0
 80737a8:	d098      	beq.n	80736dc <_strtod_l+0xbc>
 80737aa:	2500      	movs	r5, #0
 80737ac:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80737b0:	f108 0301 	add.w	r3, r8, #1
 80737b4:	931d      	str	r3, [sp, #116]	; 0x74
 80737b6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80737ba:	2b2b      	cmp	r3, #43	; 0x2b
 80737bc:	d075      	beq.n	80738aa <_strtod_l+0x28a>
 80737be:	2b2d      	cmp	r3, #45	; 0x2d
 80737c0:	d07b      	beq.n	80738ba <_strtod_l+0x29a>
 80737c2:	f04f 0c00 	mov.w	ip, #0
 80737c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80737ca:	2909      	cmp	r1, #9
 80737cc:	f240 8082 	bls.w	80738d4 <_strtod_l+0x2b4>
 80737d0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80737d4:	2600      	movs	r6, #0
 80737d6:	e09d      	b.n	8073914 <_strtod_l+0x2f4>
 80737d8:	2300      	movs	r3, #0
 80737da:	e7c4      	b.n	8073766 <_strtod_l+0x146>
 80737dc:	2f08      	cmp	r7, #8
 80737de:	bfd8      	it	le
 80737e0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80737e2:	f100 0001 	add.w	r0, r0, #1
 80737e6:	bfda      	itte	le
 80737e8:	fb02 3301 	mlale	r3, r2, r1, r3
 80737ec:	9309      	strle	r3, [sp, #36]	; 0x24
 80737ee:	fb02 3909 	mlagt	r9, r2, r9, r3
 80737f2:	3701      	adds	r7, #1
 80737f4:	901d      	str	r0, [sp, #116]	; 0x74
 80737f6:	e7bf      	b.n	8073778 <_strtod_l+0x158>
 80737f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80737fa:	195a      	adds	r2, r3, r5
 80737fc:	921d      	str	r2, [sp, #116]	; 0x74
 80737fe:	5d5b      	ldrb	r3, [r3, r5]
 8073800:	2f00      	cmp	r7, #0
 8073802:	d037      	beq.n	8073874 <_strtod_l+0x254>
 8073804:	9007      	str	r0, [sp, #28]
 8073806:	463d      	mov	r5, r7
 8073808:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 807380c:	2a09      	cmp	r2, #9
 807380e:	d912      	bls.n	8073836 <_strtod_l+0x216>
 8073810:	2201      	movs	r2, #1
 8073812:	e7c2      	b.n	807379a <_strtod_l+0x17a>
 8073814:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8073816:	1c5a      	adds	r2, r3, #1
 8073818:	921d      	str	r2, [sp, #116]	; 0x74
 807381a:	785b      	ldrb	r3, [r3, #1]
 807381c:	3001      	adds	r0, #1
 807381e:	2b30      	cmp	r3, #48	; 0x30
 8073820:	d0f8      	beq.n	8073814 <_strtod_l+0x1f4>
 8073822:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8073826:	2a08      	cmp	r2, #8
 8073828:	f200 84db 	bhi.w	80741e2 <_strtod_l+0xbc2>
 807382c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 807382e:	9007      	str	r0, [sp, #28]
 8073830:	2000      	movs	r0, #0
 8073832:	920a      	str	r2, [sp, #40]	; 0x28
 8073834:	4605      	mov	r5, r0
 8073836:	3b30      	subs	r3, #48	; 0x30
 8073838:	f100 0201 	add.w	r2, r0, #1
 807383c:	d014      	beq.n	8073868 <_strtod_l+0x248>
 807383e:	9907      	ldr	r1, [sp, #28]
 8073840:	4411      	add	r1, r2
 8073842:	9107      	str	r1, [sp, #28]
 8073844:	462a      	mov	r2, r5
 8073846:	eb00 0e05 	add.w	lr, r0, r5
 807384a:	210a      	movs	r1, #10
 807384c:	4572      	cmp	r2, lr
 807384e:	d113      	bne.n	8073878 <_strtod_l+0x258>
 8073850:	182a      	adds	r2, r5, r0
 8073852:	2a08      	cmp	r2, #8
 8073854:	f105 0501 	add.w	r5, r5, #1
 8073858:	4405      	add	r5, r0
 807385a:	dc1c      	bgt.n	8073896 <_strtod_l+0x276>
 807385c:	9909      	ldr	r1, [sp, #36]	; 0x24
 807385e:	220a      	movs	r2, #10
 8073860:	fb02 3301 	mla	r3, r2, r1, r3
 8073864:	9309      	str	r3, [sp, #36]	; 0x24
 8073866:	2200      	movs	r2, #0
 8073868:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 807386a:	1c59      	adds	r1, r3, #1
 807386c:	911d      	str	r1, [sp, #116]	; 0x74
 807386e:	785b      	ldrb	r3, [r3, #1]
 8073870:	4610      	mov	r0, r2
 8073872:	e7c9      	b.n	8073808 <_strtod_l+0x1e8>
 8073874:	4638      	mov	r0, r7
 8073876:	e7d2      	b.n	807381e <_strtod_l+0x1fe>
 8073878:	2a08      	cmp	r2, #8
 807387a:	dc04      	bgt.n	8073886 <_strtod_l+0x266>
 807387c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 807387e:	434e      	muls	r6, r1
 8073880:	9609      	str	r6, [sp, #36]	; 0x24
 8073882:	3201      	adds	r2, #1
 8073884:	e7e2      	b.n	807384c <_strtod_l+0x22c>
 8073886:	f102 0c01 	add.w	ip, r2, #1
 807388a:	f1bc 0f10 	cmp.w	ip, #16
 807388e:	bfd8      	it	le
 8073890:	fb01 f909 	mulle.w	r9, r1, r9
 8073894:	e7f5      	b.n	8073882 <_strtod_l+0x262>
 8073896:	2d10      	cmp	r5, #16
 8073898:	bfdc      	itt	le
 807389a:	220a      	movle	r2, #10
 807389c:	fb02 3909 	mlale	r9, r2, r9, r3
 80738a0:	e7e1      	b.n	8073866 <_strtod_l+0x246>
 80738a2:	2300      	movs	r3, #0
 80738a4:	9307      	str	r3, [sp, #28]
 80738a6:	2201      	movs	r2, #1
 80738a8:	e77c      	b.n	80737a4 <_strtod_l+0x184>
 80738aa:	f04f 0c00 	mov.w	ip, #0
 80738ae:	f108 0302 	add.w	r3, r8, #2
 80738b2:	931d      	str	r3, [sp, #116]	; 0x74
 80738b4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80738b8:	e785      	b.n	80737c6 <_strtod_l+0x1a6>
 80738ba:	f04f 0c01 	mov.w	ip, #1
 80738be:	e7f6      	b.n	80738ae <_strtod_l+0x28e>
 80738c0:	08077870 	.word	0x08077870
 80738c4:	08077620 	.word	0x08077620
 80738c8:	7ff00000 	.word	0x7ff00000
 80738cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80738ce:	1c59      	adds	r1, r3, #1
 80738d0:	911d      	str	r1, [sp, #116]	; 0x74
 80738d2:	785b      	ldrb	r3, [r3, #1]
 80738d4:	2b30      	cmp	r3, #48	; 0x30
 80738d6:	d0f9      	beq.n	80738cc <_strtod_l+0x2ac>
 80738d8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80738dc:	2908      	cmp	r1, #8
 80738de:	f63f af79 	bhi.w	80737d4 <_strtod_l+0x1b4>
 80738e2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80738e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80738e8:	9308      	str	r3, [sp, #32]
 80738ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80738ec:	1c59      	adds	r1, r3, #1
 80738ee:	911d      	str	r1, [sp, #116]	; 0x74
 80738f0:	785b      	ldrb	r3, [r3, #1]
 80738f2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80738f6:	2e09      	cmp	r6, #9
 80738f8:	d937      	bls.n	807396a <_strtod_l+0x34a>
 80738fa:	9e08      	ldr	r6, [sp, #32]
 80738fc:	1b89      	subs	r1, r1, r6
 80738fe:	2908      	cmp	r1, #8
 8073900:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8073904:	dc02      	bgt.n	807390c <_strtod_l+0x2ec>
 8073906:	4576      	cmp	r6, lr
 8073908:	bfa8      	it	ge
 807390a:	4676      	movge	r6, lr
 807390c:	f1bc 0f00 	cmp.w	ip, #0
 8073910:	d000      	beq.n	8073914 <_strtod_l+0x2f4>
 8073912:	4276      	negs	r6, r6
 8073914:	2d00      	cmp	r5, #0
 8073916:	d14f      	bne.n	80739b8 <_strtod_l+0x398>
 8073918:	9904      	ldr	r1, [sp, #16]
 807391a:	4301      	orrs	r1, r0
 807391c:	f47f aec2 	bne.w	80736a4 <_strtod_l+0x84>
 8073920:	2a00      	cmp	r2, #0
 8073922:	f47f aedb 	bne.w	80736dc <_strtod_l+0xbc>
 8073926:	2b69      	cmp	r3, #105	; 0x69
 8073928:	d027      	beq.n	807397a <_strtod_l+0x35a>
 807392a:	dc24      	bgt.n	8073976 <_strtod_l+0x356>
 807392c:	2b49      	cmp	r3, #73	; 0x49
 807392e:	d024      	beq.n	807397a <_strtod_l+0x35a>
 8073930:	2b4e      	cmp	r3, #78	; 0x4e
 8073932:	f47f aed3 	bne.w	80736dc <_strtod_l+0xbc>
 8073936:	499e      	ldr	r1, [pc, #632]	; (8073bb0 <_strtod_l+0x590>)
 8073938:	a81d      	add	r0, sp, #116	; 0x74
 807393a:	f001 ff23 	bl	8075784 <__match>
 807393e:	2800      	cmp	r0, #0
 8073940:	f43f aecc 	beq.w	80736dc <_strtod_l+0xbc>
 8073944:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8073946:	781b      	ldrb	r3, [r3, #0]
 8073948:	2b28      	cmp	r3, #40	; 0x28
 807394a:	d12d      	bne.n	80739a8 <_strtod_l+0x388>
 807394c:	4999      	ldr	r1, [pc, #612]	; (8073bb4 <_strtod_l+0x594>)
 807394e:	aa20      	add	r2, sp, #128	; 0x80
 8073950:	a81d      	add	r0, sp, #116	; 0x74
 8073952:	f001 ff2b 	bl	80757ac <__hexnan>
 8073956:	2805      	cmp	r0, #5
 8073958:	d126      	bne.n	80739a8 <_strtod_l+0x388>
 807395a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 807395c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8073960:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8073964:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8073968:	e69c      	b.n	80736a4 <_strtod_l+0x84>
 807396a:	210a      	movs	r1, #10
 807396c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8073970:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8073974:	e7b9      	b.n	80738ea <_strtod_l+0x2ca>
 8073976:	2b6e      	cmp	r3, #110	; 0x6e
 8073978:	e7db      	b.n	8073932 <_strtod_l+0x312>
 807397a:	498f      	ldr	r1, [pc, #572]	; (8073bb8 <_strtod_l+0x598>)
 807397c:	a81d      	add	r0, sp, #116	; 0x74
 807397e:	f001 ff01 	bl	8075784 <__match>
 8073982:	2800      	cmp	r0, #0
 8073984:	f43f aeaa 	beq.w	80736dc <_strtod_l+0xbc>
 8073988:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 807398a:	498c      	ldr	r1, [pc, #560]	; (8073bbc <_strtod_l+0x59c>)
 807398c:	3b01      	subs	r3, #1
 807398e:	a81d      	add	r0, sp, #116	; 0x74
 8073990:	931d      	str	r3, [sp, #116]	; 0x74
 8073992:	f001 fef7 	bl	8075784 <__match>
 8073996:	b910      	cbnz	r0, 807399e <_strtod_l+0x37e>
 8073998:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 807399a:	3301      	adds	r3, #1
 807399c:	931d      	str	r3, [sp, #116]	; 0x74
 807399e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8073bcc <_strtod_l+0x5ac>
 80739a2:	f04f 0a00 	mov.w	sl, #0
 80739a6:	e67d      	b.n	80736a4 <_strtod_l+0x84>
 80739a8:	4885      	ldr	r0, [pc, #532]	; (8073bc0 <_strtod_l+0x5a0>)
 80739aa:	f002 ffb9 	bl	8076920 <nan>
 80739ae:	ed8d 0b04 	vstr	d0, [sp, #16]
 80739b2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80739b6:	e675      	b.n	80736a4 <_strtod_l+0x84>
 80739b8:	9b07      	ldr	r3, [sp, #28]
 80739ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80739bc:	1af3      	subs	r3, r6, r3
 80739be:	2f00      	cmp	r7, #0
 80739c0:	bf08      	it	eq
 80739c2:	462f      	moveq	r7, r5
 80739c4:	2d10      	cmp	r5, #16
 80739c6:	9308      	str	r3, [sp, #32]
 80739c8:	46a8      	mov	r8, r5
 80739ca:	bfa8      	it	ge
 80739cc:	f04f 0810 	movge.w	r8, #16
 80739d0:	f7ec fdb0 	bl	8060534 <__aeabi_ui2d>
 80739d4:	2d09      	cmp	r5, #9
 80739d6:	4682      	mov	sl, r0
 80739d8:	468b      	mov	fp, r1
 80739da:	dd13      	ble.n	8073a04 <_strtod_l+0x3e4>
 80739dc:	4b79      	ldr	r3, [pc, #484]	; (8073bc4 <_strtod_l+0x5a4>)
 80739de:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80739e2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80739e6:	f7ec fe1f 	bl	8060628 <__aeabi_dmul>
 80739ea:	4682      	mov	sl, r0
 80739ec:	4648      	mov	r0, r9
 80739ee:	468b      	mov	fp, r1
 80739f0:	f7ec fda0 	bl	8060534 <__aeabi_ui2d>
 80739f4:	4602      	mov	r2, r0
 80739f6:	460b      	mov	r3, r1
 80739f8:	4650      	mov	r0, sl
 80739fa:	4659      	mov	r1, fp
 80739fc:	f7ec fc5e 	bl	80602bc <__adddf3>
 8073a00:	4682      	mov	sl, r0
 8073a02:	468b      	mov	fp, r1
 8073a04:	2d0f      	cmp	r5, #15
 8073a06:	dc38      	bgt.n	8073a7a <_strtod_l+0x45a>
 8073a08:	9b08      	ldr	r3, [sp, #32]
 8073a0a:	2b00      	cmp	r3, #0
 8073a0c:	f43f ae4a 	beq.w	80736a4 <_strtod_l+0x84>
 8073a10:	dd24      	ble.n	8073a5c <_strtod_l+0x43c>
 8073a12:	2b16      	cmp	r3, #22
 8073a14:	dc0b      	bgt.n	8073a2e <_strtod_l+0x40e>
 8073a16:	4d6b      	ldr	r5, [pc, #428]	; (8073bc4 <_strtod_l+0x5a4>)
 8073a18:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8073a1c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8073a20:	4652      	mov	r2, sl
 8073a22:	465b      	mov	r3, fp
 8073a24:	f7ec fe00 	bl	8060628 <__aeabi_dmul>
 8073a28:	4682      	mov	sl, r0
 8073a2a:	468b      	mov	fp, r1
 8073a2c:	e63a      	b.n	80736a4 <_strtod_l+0x84>
 8073a2e:	9a08      	ldr	r2, [sp, #32]
 8073a30:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8073a34:	4293      	cmp	r3, r2
 8073a36:	db20      	blt.n	8073a7a <_strtod_l+0x45a>
 8073a38:	4c62      	ldr	r4, [pc, #392]	; (8073bc4 <_strtod_l+0x5a4>)
 8073a3a:	f1c5 050f 	rsb	r5, r5, #15
 8073a3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8073a42:	4652      	mov	r2, sl
 8073a44:	465b      	mov	r3, fp
 8073a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8073a4a:	f7ec fded 	bl	8060628 <__aeabi_dmul>
 8073a4e:	9b08      	ldr	r3, [sp, #32]
 8073a50:	1b5d      	subs	r5, r3, r5
 8073a52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8073a56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8073a5a:	e7e3      	b.n	8073a24 <_strtod_l+0x404>
 8073a5c:	9b08      	ldr	r3, [sp, #32]
 8073a5e:	3316      	adds	r3, #22
 8073a60:	db0b      	blt.n	8073a7a <_strtod_l+0x45a>
 8073a62:	9b07      	ldr	r3, [sp, #28]
 8073a64:	4a57      	ldr	r2, [pc, #348]	; (8073bc4 <_strtod_l+0x5a4>)
 8073a66:	1b9e      	subs	r6, r3, r6
 8073a68:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8073a6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8073a70:	4650      	mov	r0, sl
 8073a72:	4659      	mov	r1, fp
 8073a74:	f7ec ff02 	bl	806087c <__aeabi_ddiv>
 8073a78:	e7d6      	b.n	8073a28 <_strtod_l+0x408>
 8073a7a:	9b08      	ldr	r3, [sp, #32]
 8073a7c:	eba5 0808 	sub.w	r8, r5, r8
 8073a80:	4498      	add	r8, r3
 8073a82:	f1b8 0f00 	cmp.w	r8, #0
 8073a86:	dd71      	ble.n	8073b6c <_strtod_l+0x54c>
 8073a88:	f018 030f 	ands.w	r3, r8, #15
 8073a8c:	d00a      	beq.n	8073aa4 <_strtod_l+0x484>
 8073a8e:	494d      	ldr	r1, [pc, #308]	; (8073bc4 <_strtod_l+0x5a4>)
 8073a90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8073a94:	4652      	mov	r2, sl
 8073a96:	465b      	mov	r3, fp
 8073a98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8073a9c:	f7ec fdc4 	bl	8060628 <__aeabi_dmul>
 8073aa0:	4682      	mov	sl, r0
 8073aa2:	468b      	mov	fp, r1
 8073aa4:	f038 080f 	bics.w	r8, r8, #15
 8073aa8:	d04d      	beq.n	8073b46 <_strtod_l+0x526>
 8073aaa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8073aae:	dd22      	ble.n	8073af6 <_strtod_l+0x4d6>
 8073ab0:	2500      	movs	r5, #0
 8073ab2:	462e      	mov	r6, r5
 8073ab4:	9509      	str	r5, [sp, #36]	; 0x24
 8073ab6:	9507      	str	r5, [sp, #28]
 8073ab8:	2322      	movs	r3, #34	; 0x22
 8073aba:	f8df b110 	ldr.w	fp, [pc, #272]	; 8073bcc <_strtod_l+0x5ac>
 8073abe:	6023      	str	r3, [r4, #0]
 8073ac0:	f04f 0a00 	mov.w	sl, #0
 8073ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8073ac6:	2b00      	cmp	r3, #0
 8073ac8:	f43f adec 	beq.w	80736a4 <_strtod_l+0x84>
 8073acc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8073ace:	4620      	mov	r0, r4
 8073ad0:	f001 ff84 	bl	80759dc <_Bfree>
 8073ad4:	9907      	ldr	r1, [sp, #28]
 8073ad6:	4620      	mov	r0, r4
 8073ad8:	f001 ff80 	bl	80759dc <_Bfree>
 8073adc:	4631      	mov	r1, r6
 8073ade:	4620      	mov	r0, r4
 8073ae0:	f001 ff7c 	bl	80759dc <_Bfree>
 8073ae4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8073ae6:	4620      	mov	r0, r4
 8073ae8:	f001 ff78 	bl	80759dc <_Bfree>
 8073aec:	4629      	mov	r1, r5
 8073aee:	4620      	mov	r0, r4
 8073af0:	f001 ff74 	bl	80759dc <_Bfree>
 8073af4:	e5d6      	b.n	80736a4 <_strtod_l+0x84>
 8073af6:	2300      	movs	r3, #0
 8073af8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8073afc:	4650      	mov	r0, sl
 8073afe:	4659      	mov	r1, fp
 8073b00:	4699      	mov	r9, r3
 8073b02:	f1b8 0f01 	cmp.w	r8, #1
 8073b06:	dc21      	bgt.n	8073b4c <_strtod_l+0x52c>
 8073b08:	b10b      	cbz	r3, 8073b0e <_strtod_l+0x4ee>
 8073b0a:	4682      	mov	sl, r0
 8073b0c:	468b      	mov	fp, r1
 8073b0e:	4b2e      	ldr	r3, [pc, #184]	; (8073bc8 <_strtod_l+0x5a8>)
 8073b10:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8073b14:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8073b18:	4652      	mov	r2, sl
 8073b1a:	465b      	mov	r3, fp
 8073b1c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8073b20:	f7ec fd82 	bl	8060628 <__aeabi_dmul>
 8073b24:	4b29      	ldr	r3, [pc, #164]	; (8073bcc <_strtod_l+0x5ac>)
 8073b26:	460a      	mov	r2, r1
 8073b28:	400b      	ands	r3, r1
 8073b2a:	4929      	ldr	r1, [pc, #164]	; (8073bd0 <_strtod_l+0x5b0>)
 8073b2c:	428b      	cmp	r3, r1
 8073b2e:	4682      	mov	sl, r0
 8073b30:	d8be      	bhi.n	8073ab0 <_strtod_l+0x490>
 8073b32:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8073b36:	428b      	cmp	r3, r1
 8073b38:	bf86      	itte	hi
 8073b3a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8073bd4 <_strtod_l+0x5b4>
 8073b3e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8073b42:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8073b46:	2300      	movs	r3, #0
 8073b48:	9304      	str	r3, [sp, #16]
 8073b4a:	e081      	b.n	8073c50 <_strtod_l+0x630>
 8073b4c:	f018 0f01 	tst.w	r8, #1
 8073b50:	d007      	beq.n	8073b62 <_strtod_l+0x542>
 8073b52:	4b1d      	ldr	r3, [pc, #116]	; (8073bc8 <_strtod_l+0x5a8>)
 8073b54:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8073b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8073b5c:	f7ec fd64 	bl	8060628 <__aeabi_dmul>
 8073b60:	2301      	movs	r3, #1
 8073b62:	f109 0901 	add.w	r9, r9, #1
 8073b66:	ea4f 0868 	mov.w	r8, r8, asr #1
 8073b6a:	e7ca      	b.n	8073b02 <_strtod_l+0x4e2>
 8073b6c:	d0eb      	beq.n	8073b46 <_strtod_l+0x526>
 8073b6e:	f1c8 0800 	rsb	r8, r8, #0
 8073b72:	f018 020f 	ands.w	r2, r8, #15
 8073b76:	d00a      	beq.n	8073b8e <_strtod_l+0x56e>
 8073b78:	4b12      	ldr	r3, [pc, #72]	; (8073bc4 <_strtod_l+0x5a4>)
 8073b7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8073b7e:	4650      	mov	r0, sl
 8073b80:	4659      	mov	r1, fp
 8073b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8073b86:	f7ec fe79 	bl	806087c <__aeabi_ddiv>
 8073b8a:	4682      	mov	sl, r0
 8073b8c:	468b      	mov	fp, r1
 8073b8e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8073b92:	d0d8      	beq.n	8073b46 <_strtod_l+0x526>
 8073b94:	f1b8 0f1f 	cmp.w	r8, #31
 8073b98:	dd1e      	ble.n	8073bd8 <_strtod_l+0x5b8>
 8073b9a:	2500      	movs	r5, #0
 8073b9c:	462e      	mov	r6, r5
 8073b9e:	9509      	str	r5, [sp, #36]	; 0x24
 8073ba0:	9507      	str	r5, [sp, #28]
 8073ba2:	2322      	movs	r3, #34	; 0x22
 8073ba4:	f04f 0a00 	mov.w	sl, #0
 8073ba8:	f04f 0b00 	mov.w	fp, #0
 8073bac:	6023      	str	r3, [r4, #0]
 8073bae:	e789      	b.n	8073ac4 <_strtod_l+0x4a4>
 8073bb0:	080775f1 	.word	0x080775f1
 8073bb4:	08077634 	.word	0x08077634
 8073bb8:	080775e9 	.word	0x080775e9
 8073bbc:	08077774 	.word	0x08077774
 8073bc0:	08077a30 	.word	0x08077a30
 8073bc4:	08077910 	.word	0x08077910
 8073bc8:	080778e8 	.word	0x080778e8
 8073bcc:	7ff00000 	.word	0x7ff00000
 8073bd0:	7ca00000 	.word	0x7ca00000
 8073bd4:	7fefffff 	.word	0x7fefffff
 8073bd8:	f018 0310 	ands.w	r3, r8, #16
 8073bdc:	bf18      	it	ne
 8073bde:	236a      	movne	r3, #106	; 0x6a
 8073be0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8073f98 <_strtod_l+0x978>
 8073be4:	9304      	str	r3, [sp, #16]
 8073be6:	4650      	mov	r0, sl
 8073be8:	4659      	mov	r1, fp
 8073bea:	2300      	movs	r3, #0
 8073bec:	f018 0f01 	tst.w	r8, #1
 8073bf0:	d004      	beq.n	8073bfc <_strtod_l+0x5dc>
 8073bf2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8073bf6:	f7ec fd17 	bl	8060628 <__aeabi_dmul>
 8073bfa:	2301      	movs	r3, #1
 8073bfc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8073c00:	f109 0908 	add.w	r9, r9, #8
 8073c04:	d1f2      	bne.n	8073bec <_strtod_l+0x5cc>
 8073c06:	b10b      	cbz	r3, 8073c0c <_strtod_l+0x5ec>
 8073c08:	4682      	mov	sl, r0
 8073c0a:	468b      	mov	fp, r1
 8073c0c:	9b04      	ldr	r3, [sp, #16]
 8073c0e:	b1bb      	cbz	r3, 8073c40 <_strtod_l+0x620>
 8073c10:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8073c14:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8073c18:	2b00      	cmp	r3, #0
 8073c1a:	4659      	mov	r1, fp
 8073c1c:	dd10      	ble.n	8073c40 <_strtod_l+0x620>
 8073c1e:	2b1f      	cmp	r3, #31
 8073c20:	f340 8128 	ble.w	8073e74 <_strtod_l+0x854>
 8073c24:	2b34      	cmp	r3, #52	; 0x34
 8073c26:	bfde      	ittt	le
 8073c28:	3b20      	suble	r3, #32
 8073c2a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8073c2e:	fa02 f303 	lslle.w	r3, r2, r3
 8073c32:	f04f 0a00 	mov.w	sl, #0
 8073c36:	bfcc      	ite	gt
 8073c38:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8073c3c:	ea03 0b01 	andle.w	fp, r3, r1
 8073c40:	2200      	movs	r2, #0
 8073c42:	2300      	movs	r3, #0
 8073c44:	4650      	mov	r0, sl
 8073c46:	4659      	mov	r1, fp
 8073c48:	f7ec ff56 	bl	8060af8 <__aeabi_dcmpeq>
 8073c4c:	2800      	cmp	r0, #0
 8073c4e:	d1a4      	bne.n	8073b9a <_strtod_l+0x57a>
 8073c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8073c52:	9300      	str	r3, [sp, #0]
 8073c54:	990a      	ldr	r1, [sp, #40]	; 0x28
 8073c56:	462b      	mov	r3, r5
 8073c58:	463a      	mov	r2, r7
 8073c5a:	4620      	mov	r0, r4
 8073c5c:	f001 ff2a 	bl	8075ab4 <__s2b>
 8073c60:	9009      	str	r0, [sp, #36]	; 0x24
 8073c62:	2800      	cmp	r0, #0
 8073c64:	f43f af24 	beq.w	8073ab0 <_strtod_l+0x490>
 8073c68:	9b07      	ldr	r3, [sp, #28]
 8073c6a:	1b9e      	subs	r6, r3, r6
 8073c6c:	9b08      	ldr	r3, [sp, #32]
 8073c6e:	2b00      	cmp	r3, #0
 8073c70:	bfb4      	ite	lt
 8073c72:	4633      	movlt	r3, r6
 8073c74:	2300      	movge	r3, #0
 8073c76:	9310      	str	r3, [sp, #64]	; 0x40
 8073c78:	9b08      	ldr	r3, [sp, #32]
 8073c7a:	2500      	movs	r5, #0
 8073c7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8073c80:	9318      	str	r3, [sp, #96]	; 0x60
 8073c82:	462e      	mov	r6, r5
 8073c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8073c86:	4620      	mov	r0, r4
 8073c88:	6859      	ldr	r1, [r3, #4]
 8073c8a:	f001 fe67 	bl	807595c <_Balloc>
 8073c8e:	9007      	str	r0, [sp, #28]
 8073c90:	2800      	cmp	r0, #0
 8073c92:	f43f af11 	beq.w	8073ab8 <_strtod_l+0x498>
 8073c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8073c98:	691a      	ldr	r2, [r3, #16]
 8073c9a:	3202      	adds	r2, #2
 8073c9c:	f103 010c 	add.w	r1, r3, #12
 8073ca0:	0092      	lsls	r2, r2, #2
 8073ca2:	300c      	adds	r0, #12
 8073ca4:	f7fe fcbd 	bl	8072622 <memcpy>
 8073ca8:	ec4b ab10 	vmov	d0, sl, fp
 8073cac:	aa20      	add	r2, sp, #128	; 0x80
 8073cae:	a91f      	add	r1, sp, #124	; 0x7c
 8073cb0:	4620      	mov	r0, r4
 8073cb2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8073cb6:	f002 fa39 	bl	807612c <__d2b>
 8073cba:	901e      	str	r0, [sp, #120]	; 0x78
 8073cbc:	2800      	cmp	r0, #0
 8073cbe:	f43f aefb 	beq.w	8073ab8 <_strtod_l+0x498>
 8073cc2:	2101      	movs	r1, #1
 8073cc4:	4620      	mov	r0, r4
 8073cc6:	f001 ff8f 	bl	8075be8 <__i2b>
 8073cca:	4606      	mov	r6, r0
 8073ccc:	2800      	cmp	r0, #0
 8073cce:	f43f aef3 	beq.w	8073ab8 <_strtod_l+0x498>
 8073cd2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8073cd4:	9904      	ldr	r1, [sp, #16]
 8073cd6:	2b00      	cmp	r3, #0
 8073cd8:	bfab      	itete	ge
 8073cda:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8073cdc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8073cde:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8073ce0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8073ce4:	bfac      	ite	ge
 8073ce6:	eb03 0902 	addge.w	r9, r3, r2
 8073cea:	1ad7      	sublt	r7, r2, r3
 8073cec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8073cee:	eba3 0801 	sub.w	r8, r3, r1
 8073cf2:	4490      	add	r8, r2
 8073cf4:	4ba3      	ldr	r3, [pc, #652]	; (8073f84 <_strtod_l+0x964>)
 8073cf6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8073cfa:	4598      	cmp	r8, r3
 8073cfc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8073d00:	f280 80cc 	bge.w	8073e9c <_strtod_l+0x87c>
 8073d04:	eba3 0308 	sub.w	r3, r3, r8
 8073d08:	2b1f      	cmp	r3, #31
 8073d0a:	eba2 0203 	sub.w	r2, r2, r3
 8073d0e:	f04f 0101 	mov.w	r1, #1
 8073d12:	f300 80b6 	bgt.w	8073e82 <_strtod_l+0x862>
 8073d16:	fa01 f303 	lsl.w	r3, r1, r3
 8073d1a:	9311      	str	r3, [sp, #68]	; 0x44
 8073d1c:	2300      	movs	r3, #0
 8073d1e:	930c      	str	r3, [sp, #48]	; 0x30
 8073d20:	eb09 0802 	add.w	r8, r9, r2
 8073d24:	9b04      	ldr	r3, [sp, #16]
 8073d26:	45c1      	cmp	r9, r8
 8073d28:	4417      	add	r7, r2
 8073d2a:	441f      	add	r7, r3
 8073d2c:	464b      	mov	r3, r9
 8073d2e:	bfa8      	it	ge
 8073d30:	4643      	movge	r3, r8
 8073d32:	42bb      	cmp	r3, r7
 8073d34:	bfa8      	it	ge
 8073d36:	463b      	movge	r3, r7
 8073d38:	2b00      	cmp	r3, #0
 8073d3a:	bfc2      	ittt	gt
 8073d3c:	eba8 0803 	subgt.w	r8, r8, r3
 8073d40:	1aff      	subgt	r7, r7, r3
 8073d42:	eba9 0903 	subgt.w	r9, r9, r3
 8073d46:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8073d48:	2b00      	cmp	r3, #0
 8073d4a:	dd17      	ble.n	8073d7c <_strtod_l+0x75c>
 8073d4c:	4631      	mov	r1, r6
 8073d4e:	461a      	mov	r2, r3
 8073d50:	4620      	mov	r0, r4
 8073d52:	f002 f805 	bl	8075d60 <__pow5mult>
 8073d56:	4606      	mov	r6, r0
 8073d58:	2800      	cmp	r0, #0
 8073d5a:	f43f aead 	beq.w	8073ab8 <_strtod_l+0x498>
 8073d5e:	4601      	mov	r1, r0
 8073d60:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8073d62:	4620      	mov	r0, r4
 8073d64:	f001 ff56 	bl	8075c14 <__multiply>
 8073d68:	900f      	str	r0, [sp, #60]	; 0x3c
 8073d6a:	2800      	cmp	r0, #0
 8073d6c:	f43f aea4 	beq.w	8073ab8 <_strtod_l+0x498>
 8073d70:	991e      	ldr	r1, [sp, #120]	; 0x78
 8073d72:	4620      	mov	r0, r4
 8073d74:	f001 fe32 	bl	80759dc <_Bfree>
 8073d78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8073d7a:	931e      	str	r3, [sp, #120]	; 0x78
 8073d7c:	f1b8 0f00 	cmp.w	r8, #0
 8073d80:	f300 8091 	bgt.w	8073ea6 <_strtod_l+0x886>
 8073d84:	9b08      	ldr	r3, [sp, #32]
 8073d86:	2b00      	cmp	r3, #0
 8073d88:	dd08      	ble.n	8073d9c <_strtod_l+0x77c>
 8073d8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8073d8c:	9907      	ldr	r1, [sp, #28]
 8073d8e:	4620      	mov	r0, r4
 8073d90:	f001 ffe6 	bl	8075d60 <__pow5mult>
 8073d94:	9007      	str	r0, [sp, #28]
 8073d96:	2800      	cmp	r0, #0
 8073d98:	f43f ae8e 	beq.w	8073ab8 <_strtod_l+0x498>
 8073d9c:	2f00      	cmp	r7, #0
 8073d9e:	dd08      	ble.n	8073db2 <_strtod_l+0x792>
 8073da0:	9907      	ldr	r1, [sp, #28]
 8073da2:	463a      	mov	r2, r7
 8073da4:	4620      	mov	r0, r4
 8073da6:	f002 f835 	bl	8075e14 <__lshift>
 8073daa:	9007      	str	r0, [sp, #28]
 8073dac:	2800      	cmp	r0, #0
 8073dae:	f43f ae83 	beq.w	8073ab8 <_strtod_l+0x498>
 8073db2:	f1b9 0f00 	cmp.w	r9, #0
 8073db6:	dd08      	ble.n	8073dca <_strtod_l+0x7aa>
 8073db8:	4631      	mov	r1, r6
 8073dba:	464a      	mov	r2, r9
 8073dbc:	4620      	mov	r0, r4
 8073dbe:	f002 f829 	bl	8075e14 <__lshift>
 8073dc2:	4606      	mov	r6, r0
 8073dc4:	2800      	cmp	r0, #0
 8073dc6:	f43f ae77 	beq.w	8073ab8 <_strtod_l+0x498>
 8073dca:	9a07      	ldr	r2, [sp, #28]
 8073dcc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8073dce:	4620      	mov	r0, r4
 8073dd0:	f002 f8a8 	bl	8075f24 <__mdiff>
 8073dd4:	4605      	mov	r5, r0
 8073dd6:	2800      	cmp	r0, #0
 8073dd8:	f43f ae6e 	beq.w	8073ab8 <_strtod_l+0x498>
 8073ddc:	68c3      	ldr	r3, [r0, #12]
 8073dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8073de0:	2300      	movs	r3, #0
 8073de2:	60c3      	str	r3, [r0, #12]
 8073de4:	4631      	mov	r1, r6
 8073de6:	f002 f881 	bl	8075eec <__mcmp>
 8073dea:	2800      	cmp	r0, #0
 8073dec:	da65      	bge.n	8073eba <_strtod_l+0x89a>
 8073dee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8073df0:	ea53 030a 	orrs.w	r3, r3, sl
 8073df4:	f040 8087 	bne.w	8073f06 <_strtod_l+0x8e6>
 8073df8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8073dfc:	2b00      	cmp	r3, #0
 8073dfe:	f040 8082 	bne.w	8073f06 <_strtod_l+0x8e6>
 8073e02:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8073e06:	0d1b      	lsrs	r3, r3, #20
 8073e08:	051b      	lsls	r3, r3, #20
 8073e0a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8073e0e:	d97a      	bls.n	8073f06 <_strtod_l+0x8e6>
 8073e10:	696b      	ldr	r3, [r5, #20]
 8073e12:	b913      	cbnz	r3, 8073e1a <_strtod_l+0x7fa>
 8073e14:	692b      	ldr	r3, [r5, #16]
 8073e16:	2b01      	cmp	r3, #1
 8073e18:	dd75      	ble.n	8073f06 <_strtod_l+0x8e6>
 8073e1a:	4629      	mov	r1, r5
 8073e1c:	2201      	movs	r2, #1
 8073e1e:	4620      	mov	r0, r4
 8073e20:	f001 fff8 	bl	8075e14 <__lshift>
 8073e24:	4631      	mov	r1, r6
 8073e26:	4605      	mov	r5, r0
 8073e28:	f002 f860 	bl	8075eec <__mcmp>
 8073e2c:	2800      	cmp	r0, #0
 8073e2e:	dd6a      	ble.n	8073f06 <_strtod_l+0x8e6>
 8073e30:	9904      	ldr	r1, [sp, #16]
 8073e32:	4a55      	ldr	r2, [pc, #340]	; (8073f88 <_strtod_l+0x968>)
 8073e34:	465b      	mov	r3, fp
 8073e36:	2900      	cmp	r1, #0
 8073e38:	f000 8085 	beq.w	8073f46 <_strtod_l+0x926>
 8073e3c:	ea02 010b 	and.w	r1, r2, fp
 8073e40:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8073e44:	dc7f      	bgt.n	8073f46 <_strtod_l+0x926>
 8073e46:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8073e4a:	f77f aeaa 	ble.w	8073ba2 <_strtod_l+0x582>
 8073e4e:	4a4f      	ldr	r2, [pc, #316]	; (8073f8c <_strtod_l+0x96c>)
 8073e50:	2300      	movs	r3, #0
 8073e52:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8073e56:	4650      	mov	r0, sl
 8073e58:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8073e5c:	4659      	mov	r1, fp
 8073e5e:	f7ec fbe3 	bl	8060628 <__aeabi_dmul>
 8073e62:	460b      	mov	r3, r1
 8073e64:	4303      	orrs	r3, r0
 8073e66:	bf08      	it	eq
 8073e68:	2322      	moveq	r3, #34	; 0x22
 8073e6a:	4682      	mov	sl, r0
 8073e6c:	468b      	mov	fp, r1
 8073e6e:	bf08      	it	eq
 8073e70:	6023      	streq	r3, [r4, #0]
 8073e72:	e62b      	b.n	8073acc <_strtod_l+0x4ac>
 8073e74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8073e78:	fa02 f303 	lsl.w	r3, r2, r3
 8073e7c:	ea03 0a0a 	and.w	sl, r3, sl
 8073e80:	e6de      	b.n	8073c40 <_strtod_l+0x620>
 8073e82:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8073e86:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8073e8a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8073e8e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8073e92:	fa01 f308 	lsl.w	r3, r1, r8
 8073e96:	930c      	str	r3, [sp, #48]	; 0x30
 8073e98:	9111      	str	r1, [sp, #68]	; 0x44
 8073e9a:	e741      	b.n	8073d20 <_strtod_l+0x700>
 8073e9c:	2300      	movs	r3, #0
 8073e9e:	930c      	str	r3, [sp, #48]	; 0x30
 8073ea0:	2301      	movs	r3, #1
 8073ea2:	9311      	str	r3, [sp, #68]	; 0x44
 8073ea4:	e73c      	b.n	8073d20 <_strtod_l+0x700>
 8073ea6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8073ea8:	4642      	mov	r2, r8
 8073eaa:	4620      	mov	r0, r4
 8073eac:	f001 ffb2 	bl	8075e14 <__lshift>
 8073eb0:	901e      	str	r0, [sp, #120]	; 0x78
 8073eb2:	2800      	cmp	r0, #0
 8073eb4:	f47f af66 	bne.w	8073d84 <_strtod_l+0x764>
 8073eb8:	e5fe      	b.n	8073ab8 <_strtod_l+0x498>
 8073eba:	465f      	mov	r7, fp
 8073ebc:	d16e      	bne.n	8073f9c <_strtod_l+0x97c>
 8073ebe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8073ec0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8073ec4:	b342      	cbz	r2, 8073f18 <_strtod_l+0x8f8>
 8073ec6:	4a32      	ldr	r2, [pc, #200]	; (8073f90 <_strtod_l+0x970>)
 8073ec8:	4293      	cmp	r3, r2
 8073eca:	d128      	bne.n	8073f1e <_strtod_l+0x8fe>
 8073ecc:	9b04      	ldr	r3, [sp, #16]
 8073ece:	4650      	mov	r0, sl
 8073ed0:	b1eb      	cbz	r3, 8073f0e <_strtod_l+0x8ee>
 8073ed2:	4a2d      	ldr	r2, [pc, #180]	; (8073f88 <_strtod_l+0x968>)
 8073ed4:	403a      	ands	r2, r7
 8073ed6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8073eda:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8073ede:	d819      	bhi.n	8073f14 <_strtod_l+0x8f4>
 8073ee0:	0d12      	lsrs	r2, r2, #20
 8073ee2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8073ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8073eea:	4298      	cmp	r0, r3
 8073eec:	d117      	bne.n	8073f1e <_strtod_l+0x8fe>
 8073eee:	4b29      	ldr	r3, [pc, #164]	; (8073f94 <_strtod_l+0x974>)
 8073ef0:	429f      	cmp	r7, r3
 8073ef2:	d102      	bne.n	8073efa <_strtod_l+0x8da>
 8073ef4:	3001      	adds	r0, #1
 8073ef6:	f43f addf 	beq.w	8073ab8 <_strtod_l+0x498>
 8073efa:	4b23      	ldr	r3, [pc, #140]	; (8073f88 <_strtod_l+0x968>)
 8073efc:	403b      	ands	r3, r7
 8073efe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8073f02:	f04f 0a00 	mov.w	sl, #0
 8073f06:	9b04      	ldr	r3, [sp, #16]
 8073f08:	2b00      	cmp	r3, #0
 8073f0a:	d1a0      	bne.n	8073e4e <_strtod_l+0x82e>
 8073f0c:	e5de      	b.n	8073acc <_strtod_l+0x4ac>
 8073f0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8073f12:	e7ea      	b.n	8073eea <_strtod_l+0x8ca>
 8073f14:	460b      	mov	r3, r1
 8073f16:	e7e8      	b.n	8073eea <_strtod_l+0x8ca>
 8073f18:	ea53 030a 	orrs.w	r3, r3, sl
 8073f1c:	d088      	beq.n	8073e30 <_strtod_l+0x810>
 8073f1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8073f20:	b1db      	cbz	r3, 8073f5a <_strtod_l+0x93a>
 8073f22:	423b      	tst	r3, r7
 8073f24:	d0ef      	beq.n	8073f06 <_strtod_l+0x8e6>
 8073f26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8073f28:	9a04      	ldr	r2, [sp, #16]
 8073f2a:	4650      	mov	r0, sl
 8073f2c:	4659      	mov	r1, fp
 8073f2e:	b1c3      	cbz	r3, 8073f62 <_strtod_l+0x942>
 8073f30:	f7ff fb57 	bl	80735e2 <sulp>
 8073f34:	4602      	mov	r2, r0
 8073f36:	460b      	mov	r3, r1
 8073f38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8073f3c:	f7ec f9be 	bl	80602bc <__adddf3>
 8073f40:	4682      	mov	sl, r0
 8073f42:	468b      	mov	fp, r1
 8073f44:	e7df      	b.n	8073f06 <_strtod_l+0x8e6>
 8073f46:	4013      	ands	r3, r2
 8073f48:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8073f4c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8073f50:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8073f54:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8073f58:	e7d5      	b.n	8073f06 <_strtod_l+0x8e6>
 8073f5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8073f5c:	ea13 0f0a 	tst.w	r3, sl
 8073f60:	e7e0      	b.n	8073f24 <_strtod_l+0x904>
 8073f62:	f7ff fb3e 	bl	80735e2 <sulp>
 8073f66:	4602      	mov	r2, r0
 8073f68:	460b      	mov	r3, r1
 8073f6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8073f6e:	f7ec f9a3 	bl	80602b8 <__aeabi_dsub>
 8073f72:	2200      	movs	r2, #0
 8073f74:	2300      	movs	r3, #0
 8073f76:	4682      	mov	sl, r0
 8073f78:	468b      	mov	fp, r1
 8073f7a:	f7ec fdbd 	bl	8060af8 <__aeabi_dcmpeq>
 8073f7e:	2800      	cmp	r0, #0
 8073f80:	d0c1      	beq.n	8073f06 <_strtod_l+0x8e6>
 8073f82:	e60e      	b.n	8073ba2 <_strtod_l+0x582>
 8073f84:	fffffc02 	.word	0xfffffc02
 8073f88:	7ff00000 	.word	0x7ff00000
 8073f8c:	39500000 	.word	0x39500000
 8073f90:	000fffff 	.word	0x000fffff
 8073f94:	7fefffff 	.word	0x7fefffff
 8073f98:	08077648 	.word	0x08077648
 8073f9c:	4631      	mov	r1, r6
 8073f9e:	4628      	mov	r0, r5
 8073fa0:	f002 f920 	bl	80761e4 <__ratio>
 8073fa4:	ec59 8b10 	vmov	r8, r9, d0
 8073fa8:	ee10 0a10 	vmov	r0, s0
 8073fac:	2200      	movs	r2, #0
 8073fae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8073fb2:	4649      	mov	r1, r9
 8073fb4:	f7ec fdb4 	bl	8060b20 <__aeabi_dcmple>
 8073fb8:	2800      	cmp	r0, #0
 8073fba:	d07c      	beq.n	80740b6 <_strtod_l+0xa96>
 8073fbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8073fbe:	2b00      	cmp	r3, #0
 8073fc0:	d04c      	beq.n	807405c <_strtod_l+0xa3c>
 8073fc2:	4b95      	ldr	r3, [pc, #596]	; (8074218 <_strtod_l+0xbf8>)
 8073fc4:	2200      	movs	r2, #0
 8073fc6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8073fca:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8074218 <_strtod_l+0xbf8>
 8073fce:	f04f 0800 	mov.w	r8, #0
 8073fd2:	4b92      	ldr	r3, [pc, #584]	; (807421c <_strtod_l+0xbfc>)
 8073fd4:	403b      	ands	r3, r7
 8073fd6:	9311      	str	r3, [sp, #68]	; 0x44
 8073fd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8073fda:	4b91      	ldr	r3, [pc, #580]	; (8074220 <_strtod_l+0xc00>)
 8073fdc:	429a      	cmp	r2, r3
 8073fde:	f040 80b2 	bne.w	8074146 <_strtod_l+0xb26>
 8073fe2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8073fe6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8073fea:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8073fee:	ec4b ab10 	vmov	d0, sl, fp
 8073ff2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8073ff6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8073ffa:	f002 f81b 	bl	8076034 <__ulp>
 8073ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8074002:	ec53 2b10 	vmov	r2, r3, d0
 8074006:	f7ec fb0f 	bl	8060628 <__aeabi_dmul>
 807400a:	4652      	mov	r2, sl
 807400c:	465b      	mov	r3, fp
 807400e:	f7ec f955 	bl	80602bc <__adddf3>
 8074012:	460b      	mov	r3, r1
 8074014:	4981      	ldr	r1, [pc, #516]	; (807421c <_strtod_l+0xbfc>)
 8074016:	4a83      	ldr	r2, [pc, #524]	; (8074224 <_strtod_l+0xc04>)
 8074018:	4019      	ands	r1, r3
 807401a:	4291      	cmp	r1, r2
 807401c:	4682      	mov	sl, r0
 807401e:	d95e      	bls.n	80740de <_strtod_l+0xabe>
 8074020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8074022:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8074026:	4293      	cmp	r3, r2
 8074028:	d103      	bne.n	8074032 <_strtod_l+0xa12>
 807402a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 807402c:	3301      	adds	r3, #1
 807402e:	f43f ad43 	beq.w	8073ab8 <_strtod_l+0x498>
 8074032:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8074230 <_strtod_l+0xc10>
 8074036:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 807403a:	991e      	ldr	r1, [sp, #120]	; 0x78
 807403c:	4620      	mov	r0, r4
 807403e:	f001 fccd 	bl	80759dc <_Bfree>
 8074042:	9907      	ldr	r1, [sp, #28]
 8074044:	4620      	mov	r0, r4
 8074046:	f001 fcc9 	bl	80759dc <_Bfree>
 807404a:	4631      	mov	r1, r6
 807404c:	4620      	mov	r0, r4
 807404e:	f001 fcc5 	bl	80759dc <_Bfree>
 8074052:	4629      	mov	r1, r5
 8074054:	4620      	mov	r0, r4
 8074056:	f001 fcc1 	bl	80759dc <_Bfree>
 807405a:	e613      	b.n	8073c84 <_strtod_l+0x664>
 807405c:	f1ba 0f00 	cmp.w	sl, #0
 8074060:	d11b      	bne.n	807409a <_strtod_l+0xa7a>
 8074062:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8074066:	b9f3      	cbnz	r3, 80740a6 <_strtod_l+0xa86>
 8074068:	4b6b      	ldr	r3, [pc, #428]	; (8074218 <_strtod_l+0xbf8>)
 807406a:	2200      	movs	r2, #0
 807406c:	4640      	mov	r0, r8
 807406e:	4649      	mov	r1, r9
 8074070:	f7ec fd4c 	bl	8060b0c <__aeabi_dcmplt>
 8074074:	b9d0      	cbnz	r0, 80740ac <_strtod_l+0xa8c>
 8074076:	4640      	mov	r0, r8
 8074078:	4649      	mov	r1, r9
 807407a:	4b6b      	ldr	r3, [pc, #428]	; (8074228 <_strtod_l+0xc08>)
 807407c:	2200      	movs	r2, #0
 807407e:	f7ec fad3 	bl	8060628 <__aeabi_dmul>
 8074082:	4680      	mov	r8, r0
 8074084:	4689      	mov	r9, r1
 8074086:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 807408a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 807408e:	931b      	str	r3, [sp, #108]	; 0x6c
 8074090:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8074094:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8074098:	e79b      	b.n	8073fd2 <_strtod_l+0x9b2>
 807409a:	f1ba 0f01 	cmp.w	sl, #1
 807409e:	d102      	bne.n	80740a6 <_strtod_l+0xa86>
 80740a0:	2f00      	cmp	r7, #0
 80740a2:	f43f ad7e 	beq.w	8073ba2 <_strtod_l+0x582>
 80740a6:	4b61      	ldr	r3, [pc, #388]	; (807422c <_strtod_l+0xc0c>)
 80740a8:	2200      	movs	r2, #0
 80740aa:	e78c      	b.n	8073fc6 <_strtod_l+0x9a6>
 80740ac:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8074228 <_strtod_l+0xc08>
 80740b0:	f04f 0800 	mov.w	r8, #0
 80740b4:	e7e7      	b.n	8074086 <_strtod_l+0xa66>
 80740b6:	4b5c      	ldr	r3, [pc, #368]	; (8074228 <_strtod_l+0xc08>)
 80740b8:	4640      	mov	r0, r8
 80740ba:	4649      	mov	r1, r9
 80740bc:	2200      	movs	r2, #0
 80740be:	f7ec fab3 	bl	8060628 <__aeabi_dmul>
 80740c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80740c4:	4680      	mov	r8, r0
 80740c6:	4689      	mov	r9, r1
 80740c8:	b933      	cbnz	r3, 80740d8 <_strtod_l+0xab8>
 80740ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80740ce:	9012      	str	r0, [sp, #72]	; 0x48
 80740d0:	9313      	str	r3, [sp, #76]	; 0x4c
 80740d2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80740d6:	e7dd      	b.n	8074094 <_strtod_l+0xa74>
 80740d8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80740dc:	e7f9      	b.n	80740d2 <_strtod_l+0xab2>
 80740de:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80740e2:	9b04      	ldr	r3, [sp, #16]
 80740e4:	2b00      	cmp	r3, #0
 80740e6:	d1a8      	bne.n	807403a <_strtod_l+0xa1a>
 80740e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80740ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80740ee:	0d1b      	lsrs	r3, r3, #20
 80740f0:	051b      	lsls	r3, r3, #20
 80740f2:	429a      	cmp	r2, r3
 80740f4:	d1a1      	bne.n	807403a <_strtod_l+0xa1a>
 80740f6:	4640      	mov	r0, r8
 80740f8:	4649      	mov	r1, r9
 80740fa:	f7ec fe45 	bl	8060d88 <__aeabi_d2lz>
 80740fe:	f7ec fa65 	bl	80605cc <__aeabi_l2d>
 8074102:	4602      	mov	r2, r0
 8074104:	460b      	mov	r3, r1
 8074106:	4640      	mov	r0, r8
 8074108:	4649      	mov	r1, r9
 807410a:	f7ec f8d5 	bl	80602b8 <__aeabi_dsub>
 807410e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8074110:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8074114:	ea43 030a 	orr.w	r3, r3, sl
 8074118:	4313      	orrs	r3, r2
 807411a:	4680      	mov	r8, r0
 807411c:	4689      	mov	r9, r1
 807411e:	d053      	beq.n	80741c8 <_strtod_l+0xba8>
 8074120:	a335      	add	r3, pc, #212	; (adr r3, 80741f8 <_strtod_l+0xbd8>)
 8074122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8074126:	f7ec fcf1 	bl	8060b0c <__aeabi_dcmplt>
 807412a:	2800      	cmp	r0, #0
 807412c:	f47f acce 	bne.w	8073acc <_strtod_l+0x4ac>
 8074130:	a333      	add	r3, pc, #204	; (adr r3, 8074200 <_strtod_l+0xbe0>)
 8074132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8074136:	4640      	mov	r0, r8
 8074138:	4649      	mov	r1, r9
 807413a:	f7ec fd05 	bl	8060b48 <__aeabi_dcmpgt>
 807413e:	2800      	cmp	r0, #0
 8074140:	f43f af7b 	beq.w	807403a <_strtod_l+0xa1a>
 8074144:	e4c2      	b.n	8073acc <_strtod_l+0x4ac>
 8074146:	9b04      	ldr	r3, [sp, #16]
 8074148:	b333      	cbz	r3, 8074198 <_strtod_l+0xb78>
 807414a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 807414c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8074150:	d822      	bhi.n	8074198 <_strtod_l+0xb78>
 8074152:	a32d      	add	r3, pc, #180	; (adr r3, 8074208 <_strtod_l+0xbe8>)
 8074154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8074158:	4640      	mov	r0, r8
 807415a:	4649      	mov	r1, r9
 807415c:	f7ec fce0 	bl	8060b20 <__aeabi_dcmple>
 8074160:	b1a0      	cbz	r0, 807418c <_strtod_l+0xb6c>
 8074162:	4649      	mov	r1, r9
 8074164:	4640      	mov	r0, r8
 8074166:	f7ec fd37 	bl	8060bd8 <__aeabi_d2uiz>
 807416a:	2801      	cmp	r0, #1
 807416c:	bf38      	it	cc
 807416e:	2001      	movcc	r0, #1
 8074170:	f7ec f9e0 	bl	8060534 <__aeabi_ui2d>
 8074174:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8074176:	4680      	mov	r8, r0
 8074178:	4689      	mov	r9, r1
 807417a:	bb13      	cbnz	r3, 80741c2 <_strtod_l+0xba2>
 807417c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8074180:	9014      	str	r0, [sp, #80]	; 0x50
 8074182:	9315      	str	r3, [sp, #84]	; 0x54
 8074184:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8074188:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 807418c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 807418e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8074190:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8074194:	1a9b      	subs	r3, r3, r2
 8074196:	930d      	str	r3, [sp, #52]	; 0x34
 8074198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 807419c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80741a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80741a4:	f001 ff46 	bl	8076034 <__ulp>
 80741a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80741ac:	ec53 2b10 	vmov	r2, r3, d0
 80741b0:	f7ec fa3a 	bl	8060628 <__aeabi_dmul>
 80741b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80741b8:	f7ec f880 	bl	80602bc <__adddf3>
 80741bc:	4682      	mov	sl, r0
 80741be:	468b      	mov	fp, r1
 80741c0:	e78f      	b.n	80740e2 <_strtod_l+0xac2>
 80741c2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80741c6:	e7dd      	b.n	8074184 <_strtod_l+0xb64>
 80741c8:	a311      	add	r3, pc, #68	; (adr r3, 8074210 <_strtod_l+0xbf0>)
 80741ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80741ce:	f7ec fc9d 	bl	8060b0c <__aeabi_dcmplt>
 80741d2:	e7b4      	b.n	807413e <_strtod_l+0xb1e>
 80741d4:	2300      	movs	r3, #0
 80741d6:	930e      	str	r3, [sp, #56]	; 0x38
 80741d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80741da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80741dc:	6013      	str	r3, [r2, #0]
 80741de:	f7ff ba65 	b.w	80736ac <_strtod_l+0x8c>
 80741e2:	2b65      	cmp	r3, #101	; 0x65
 80741e4:	f43f ab5d 	beq.w	80738a2 <_strtod_l+0x282>
 80741e8:	2b45      	cmp	r3, #69	; 0x45
 80741ea:	f43f ab5a 	beq.w	80738a2 <_strtod_l+0x282>
 80741ee:	2201      	movs	r2, #1
 80741f0:	f7ff bb92 	b.w	8073918 <_strtod_l+0x2f8>
 80741f4:	f3af 8000 	nop.w
 80741f8:	94a03595 	.word	0x94a03595
 80741fc:	3fdfffff 	.word	0x3fdfffff
 8074200:	35afe535 	.word	0x35afe535
 8074204:	3fe00000 	.word	0x3fe00000
 8074208:	ffc00000 	.word	0xffc00000
 807420c:	41dfffff 	.word	0x41dfffff
 8074210:	94a03595 	.word	0x94a03595
 8074214:	3fcfffff 	.word	0x3fcfffff
 8074218:	3ff00000 	.word	0x3ff00000
 807421c:	7ff00000 	.word	0x7ff00000
 8074220:	7fe00000 	.word	0x7fe00000
 8074224:	7c9fffff 	.word	0x7c9fffff
 8074228:	3fe00000 	.word	0x3fe00000
 807422c:	bff00000 	.word	0xbff00000
 8074230:	7fefffff 	.word	0x7fefffff

08074234 <_strtod_r>:
 8074234:	4b01      	ldr	r3, [pc, #4]	; (807423c <_strtod_r+0x8>)
 8074236:	f7ff b9f3 	b.w	8073620 <_strtod_l>
 807423a:	bf00      	nop
 807423c:	20000090 	.word	0x20000090

08074240 <_strtol_l.isra.0>:
 8074240:	2b01      	cmp	r3, #1
 8074242:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8074246:	d001      	beq.n	807424c <_strtol_l.isra.0+0xc>
 8074248:	2b24      	cmp	r3, #36	; 0x24
 807424a:	d906      	bls.n	807425a <_strtol_l.isra.0+0x1a>
 807424c:	f7fe f8c6 	bl	80723dc <__errno>
 8074250:	2316      	movs	r3, #22
 8074252:	6003      	str	r3, [r0, #0]
 8074254:	2000      	movs	r0, #0
 8074256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 807425a:	4f3a      	ldr	r7, [pc, #232]	; (8074344 <_strtol_l.isra.0+0x104>)
 807425c:	468e      	mov	lr, r1
 807425e:	4676      	mov	r6, lr
 8074260:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8074264:	5de5      	ldrb	r5, [r4, r7]
 8074266:	f015 0508 	ands.w	r5, r5, #8
 807426a:	d1f8      	bne.n	807425e <_strtol_l.isra.0+0x1e>
 807426c:	2c2d      	cmp	r4, #45	; 0x2d
 807426e:	d134      	bne.n	80742da <_strtol_l.isra.0+0x9a>
 8074270:	f89e 4000 	ldrb.w	r4, [lr]
 8074274:	f04f 0801 	mov.w	r8, #1
 8074278:	f106 0e02 	add.w	lr, r6, #2
 807427c:	2b00      	cmp	r3, #0
 807427e:	d05c      	beq.n	807433a <_strtol_l.isra.0+0xfa>
 8074280:	2b10      	cmp	r3, #16
 8074282:	d10c      	bne.n	807429e <_strtol_l.isra.0+0x5e>
 8074284:	2c30      	cmp	r4, #48	; 0x30
 8074286:	d10a      	bne.n	807429e <_strtol_l.isra.0+0x5e>
 8074288:	f89e 4000 	ldrb.w	r4, [lr]
 807428c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8074290:	2c58      	cmp	r4, #88	; 0x58
 8074292:	d14d      	bne.n	8074330 <_strtol_l.isra.0+0xf0>
 8074294:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8074298:	2310      	movs	r3, #16
 807429a:	f10e 0e02 	add.w	lr, lr, #2
 807429e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80742a2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80742a6:	2600      	movs	r6, #0
 80742a8:	fbbc f9f3 	udiv	r9, ip, r3
 80742ac:	4635      	mov	r5, r6
 80742ae:	fb03 ca19 	mls	sl, r3, r9, ip
 80742b2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80742b6:	2f09      	cmp	r7, #9
 80742b8:	d818      	bhi.n	80742ec <_strtol_l.isra.0+0xac>
 80742ba:	463c      	mov	r4, r7
 80742bc:	42a3      	cmp	r3, r4
 80742be:	dd24      	ble.n	807430a <_strtol_l.isra.0+0xca>
 80742c0:	2e00      	cmp	r6, #0
 80742c2:	db1f      	blt.n	8074304 <_strtol_l.isra.0+0xc4>
 80742c4:	45a9      	cmp	r9, r5
 80742c6:	d31d      	bcc.n	8074304 <_strtol_l.isra.0+0xc4>
 80742c8:	d101      	bne.n	80742ce <_strtol_l.isra.0+0x8e>
 80742ca:	45a2      	cmp	sl, r4
 80742cc:	db1a      	blt.n	8074304 <_strtol_l.isra.0+0xc4>
 80742ce:	fb05 4503 	mla	r5, r5, r3, r4
 80742d2:	2601      	movs	r6, #1
 80742d4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80742d8:	e7eb      	b.n	80742b2 <_strtol_l.isra.0+0x72>
 80742da:	2c2b      	cmp	r4, #43	; 0x2b
 80742dc:	bf08      	it	eq
 80742de:	f89e 4000 	ldrbeq.w	r4, [lr]
 80742e2:	46a8      	mov	r8, r5
 80742e4:	bf08      	it	eq
 80742e6:	f106 0e02 	addeq.w	lr, r6, #2
 80742ea:	e7c7      	b.n	807427c <_strtol_l.isra.0+0x3c>
 80742ec:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80742f0:	2f19      	cmp	r7, #25
 80742f2:	d801      	bhi.n	80742f8 <_strtol_l.isra.0+0xb8>
 80742f4:	3c37      	subs	r4, #55	; 0x37
 80742f6:	e7e1      	b.n	80742bc <_strtol_l.isra.0+0x7c>
 80742f8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80742fc:	2f19      	cmp	r7, #25
 80742fe:	d804      	bhi.n	807430a <_strtol_l.isra.0+0xca>
 8074300:	3c57      	subs	r4, #87	; 0x57
 8074302:	e7db      	b.n	80742bc <_strtol_l.isra.0+0x7c>
 8074304:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8074308:	e7e4      	b.n	80742d4 <_strtol_l.isra.0+0x94>
 807430a:	2e00      	cmp	r6, #0
 807430c:	da05      	bge.n	807431a <_strtol_l.isra.0+0xda>
 807430e:	2322      	movs	r3, #34	; 0x22
 8074310:	6003      	str	r3, [r0, #0]
 8074312:	4665      	mov	r5, ip
 8074314:	b942      	cbnz	r2, 8074328 <_strtol_l.isra.0+0xe8>
 8074316:	4628      	mov	r0, r5
 8074318:	e79d      	b.n	8074256 <_strtol_l.isra.0+0x16>
 807431a:	f1b8 0f00 	cmp.w	r8, #0
 807431e:	d000      	beq.n	8074322 <_strtol_l.isra.0+0xe2>
 8074320:	426d      	negs	r5, r5
 8074322:	2a00      	cmp	r2, #0
 8074324:	d0f7      	beq.n	8074316 <_strtol_l.isra.0+0xd6>
 8074326:	b10e      	cbz	r6, 807432c <_strtol_l.isra.0+0xec>
 8074328:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 807432c:	6011      	str	r1, [r2, #0]
 807432e:	e7f2      	b.n	8074316 <_strtol_l.isra.0+0xd6>
 8074330:	2430      	movs	r4, #48	; 0x30
 8074332:	2b00      	cmp	r3, #0
 8074334:	d1b3      	bne.n	807429e <_strtol_l.isra.0+0x5e>
 8074336:	2308      	movs	r3, #8
 8074338:	e7b1      	b.n	807429e <_strtol_l.isra.0+0x5e>
 807433a:	2c30      	cmp	r4, #48	; 0x30
 807433c:	d0a4      	beq.n	8074288 <_strtol_l.isra.0+0x48>
 807433e:	230a      	movs	r3, #10
 8074340:	e7ad      	b.n	807429e <_strtol_l.isra.0+0x5e>
 8074342:	bf00      	nop
 8074344:	08077671 	.word	0x08077671

08074348 <_strtol_r>:
 8074348:	f7ff bf7a 	b.w	8074240 <_strtol_l.isra.0>

0807434c <_write_r>:
 807434c:	b538      	push	{r3, r4, r5, lr}
 807434e:	4d07      	ldr	r5, [pc, #28]	; (807436c <_write_r+0x20>)
 8074350:	4604      	mov	r4, r0
 8074352:	4608      	mov	r0, r1
 8074354:	4611      	mov	r1, r2
 8074356:	2200      	movs	r2, #0
 8074358:	602a      	str	r2, [r5, #0]
 807435a:	461a      	mov	r2, r3
 807435c:	f7ef f843 	bl	80633e6 <_write>
 8074360:	1c43      	adds	r3, r0, #1
 8074362:	d102      	bne.n	807436a <_write_r+0x1e>
 8074364:	682b      	ldr	r3, [r5, #0]
 8074366:	b103      	cbz	r3, 807436a <_write_r+0x1e>
 8074368:	6023      	str	r3, [r4, #0]
 807436a:	bd38      	pop	{r3, r4, r5, pc}
 807436c:	20005d34 	.word	0x20005d34

08074370 <_close_r>:
 8074370:	b538      	push	{r3, r4, r5, lr}
 8074372:	4d06      	ldr	r5, [pc, #24]	; (807438c <_close_r+0x1c>)
 8074374:	2300      	movs	r3, #0
 8074376:	4604      	mov	r4, r0
 8074378:	4608      	mov	r0, r1
 807437a:	602b      	str	r3, [r5, #0]
 807437c:	f7ef f84f 	bl	806341e <_close>
 8074380:	1c43      	adds	r3, r0, #1
 8074382:	d102      	bne.n	807438a <_close_r+0x1a>
 8074384:	682b      	ldr	r3, [r5, #0]
 8074386:	b103      	cbz	r3, 807438a <_close_r+0x1a>
 8074388:	6023      	str	r3, [r4, #0]
 807438a:	bd38      	pop	{r3, r4, r5, pc}
 807438c:	20005d34 	.word	0x20005d34

08074390 <quorem>:
 8074390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8074394:	6903      	ldr	r3, [r0, #16]
 8074396:	690c      	ldr	r4, [r1, #16]
 8074398:	42a3      	cmp	r3, r4
 807439a:	4607      	mov	r7, r0
 807439c:	f2c0 8081 	blt.w	80744a2 <quorem+0x112>
 80743a0:	3c01      	subs	r4, #1
 80743a2:	f101 0814 	add.w	r8, r1, #20
 80743a6:	f100 0514 	add.w	r5, r0, #20
 80743aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80743ae:	9301      	str	r3, [sp, #4]
 80743b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80743b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80743b8:	3301      	adds	r3, #1
 80743ba:	429a      	cmp	r2, r3
 80743bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80743c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80743c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80743c8:	d331      	bcc.n	807442e <quorem+0x9e>
 80743ca:	f04f 0e00 	mov.w	lr, #0
 80743ce:	4640      	mov	r0, r8
 80743d0:	46ac      	mov	ip, r5
 80743d2:	46f2      	mov	sl, lr
 80743d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80743d8:	b293      	uxth	r3, r2
 80743da:	fb06 e303 	mla	r3, r6, r3, lr
 80743de:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80743e2:	b29b      	uxth	r3, r3
 80743e4:	ebaa 0303 	sub.w	r3, sl, r3
 80743e8:	0c12      	lsrs	r2, r2, #16
 80743ea:	f8dc a000 	ldr.w	sl, [ip]
 80743ee:	fb06 e202 	mla	r2, r6, r2, lr
 80743f2:	fa13 f38a 	uxtah	r3, r3, sl
 80743f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80743fa:	fa1f fa82 	uxth.w	sl, r2
 80743fe:	f8dc 2000 	ldr.w	r2, [ip]
 8074402:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8074406:	eb02 4223 	add.w	r2, r2, r3, asr #16
 807440a:	b29b      	uxth	r3, r3
 807440c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8074410:	4581      	cmp	r9, r0
 8074412:	f84c 3b04 	str.w	r3, [ip], #4
 8074416:	ea4f 4a22 	mov.w	sl, r2, asr #16
 807441a:	d2db      	bcs.n	80743d4 <quorem+0x44>
 807441c:	f855 300b 	ldr.w	r3, [r5, fp]
 8074420:	b92b      	cbnz	r3, 807442e <quorem+0x9e>
 8074422:	9b01      	ldr	r3, [sp, #4]
 8074424:	3b04      	subs	r3, #4
 8074426:	429d      	cmp	r5, r3
 8074428:	461a      	mov	r2, r3
 807442a:	d32e      	bcc.n	807448a <quorem+0xfa>
 807442c:	613c      	str	r4, [r7, #16]
 807442e:	4638      	mov	r0, r7
 8074430:	f001 fd5c 	bl	8075eec <__mcmp>
 8074434:	2800      	cmp	r0, #0
 8074436:	db24      	blt.n	8074482 <quorem+0xf2>
 8074438:	3601      	adds	r6, #1
 807443a:	4628      	mov	r0, r5
 807443c:	f04f 0c00 	mov.w	ip, #0
 8074440:	f858 2b04 	ldr.w	r2, [r8], #4
 8074444:	f8d0 e000 	ldr.w	lr, [r0]
 8074448:	b293      	uxth	r3, r2
 807444a:	ebac 0303 	sub.w	r3, ip, r3
 807444e:	0c12      	lsrs	r2, r2, #16
 8074450:	fa13 f38e 	uxtah	r3, r3, lr
 8074454:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8074458:	eb02 4223 	add.w	r2, r2, r3, asr #16
 807445c:	b29b      	uxth	r3, r3
 807445e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8074462:	45c1      	cmp	r9, r8
 8074464:	f840 3b04 	str.w	r3, [r0], #4
 8074468:	ea4f 4c22 	mov.w	ip, r2, asr #16
 807446c:	d2e8      	bcs.n	8074440 <quorem+0xb0>
 807446e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8074472:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8074476:	b922      	cbnz	r2, 8074482 <quorem+0xf2>
 8074478:	3b04      	subs	r3, #4
 807447a:	429d      	cmp	r5, r3
 807447c:	461a      	mov	r2, r3
 807447e:	d30a      	bcc.n	8074496 <quorem+0x106>
 8074480:	613c      	str	r4, [r7, #16]
 8074482:	4630      	mov	r0, r6
 8074484:	b003      	add	sp, #12
 8074486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 807448a:	6812      	ldr	r2, [r2, #0]
 807448c:	3b04      	subs	r3, #4
 807448e:	2a00      	cmp	r2, #0
 8074490:	d1cc      	bne.n	807442c <quorem+0x9c>
 8074492:	3c01      	subs	r4, #1
 8074494:	e7c7      	b.n	8074426 <quorem+0x96>
 8074496:	6812      	ldr	r2, [r2, #0]
 8074498:	3b04      	subs	r3, #4
 807449a:	2a00      	cmp	r2, #0
 807449c:	d1f0      	bne.n	8074480 <quorem+0xf0>
 807449e:	3c01      	subs	r4, #1
 80744a0:	e7eb      	b.n	807447a <quorem+0xea>
 80744a2:	2000      	movs	r0, #0
 80744a4:	e7ee      	b.n	8074484 <quorem+0xf4>
	...

080744a8 <_dtoa_r>:
 80744a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80744ac:	ed2d 8b02 	vpush	{d8}
 80744b0:	ec57 6b10 	vmov	r6, r7, d0
 80744b4:	b095      	sub	sp, #84	; 0x54
 80744b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80744b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80744bc:	9105      	str	r1, [sp, #20]
 80744be:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80744c2:	4604      	mov	r4, r0
 80744c4:	9209      	str	r2, [sp, #36]	; 0x24
 80744c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80744c8:	b975      	cbnz	r5, 80744e8 <_dtoa_r+0x40>
 80744ca:	2010      	movs	r0, #16
 80744cc:	f001 fa20 	bl	8075910 <malloc>
 80744d0:	4602      	mov	r2, r0
 80744d2:	6260      	str	r0, [r4, #36]	; 0x24
 80744d4:	b920      	cbnz	r0, 80744e0 <_dtoa_r+0x38>
 80744d6:	4bb2      	ldr	r3, [pc, #712]	; (80747a0 <_dtoa_r+0x2f8>)
 80744d8:	21ea      	movs	r1, #234	; 0xea
 80744da:	48b2      	ldr	r0, [pc, #712]	; (80747a4 <_dtoa_r+0x2fc>)
 80744dc:	f002 faf6 	bl	8076acc <__assert_func>
 80744e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80744e4:	6005      	str	r5, [r0, #0]
 80744e6:	60c5      	str	r5, [r0, #12]
 80744e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80744ea:	6819      	ldr	r1, [r3, #0]
 80744ec:	b151      	cbz	r1, 8074504 <_dtoa_r+0x5c>
 80744ee:	685a      	ldr	r2, [r3, #4]
 80744f0:	604a      	str	r2, [r1, #4]
 80744f2:	2301      	movs	r3, #1
 80744f4:	4093      	lsls	r3, r2
 80744f6:	608b      	str	r3, [r1, #8]
 80744f8:	4620      	mov	r0, r4
 80744fa:	f001 fa6f 	bl	80759dc <_Bfree>
 80744fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8074500:	2200      	movs	r2, #0
 8074502:	601a      	str	r2, [r3, #0]
 8074504:	1e3b      	subs	r3, r7, #0
 8074506:	bfb9      	ittee	lt
 8074508:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 807450c:	9303      	strlt	r3, [sp, #12]
 807450e:	2300      	movge	r3, #0
 8074510:	f8c8 3000 	strge.w	r3, [r8]
 8074514:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8074518:	4ba3      	ldr	r3, [pc, #652]	; (80747a8 <_dtoa_r+0x300>)
 807451a:	bfbc      	itt	lt
 807451c:	2201      	movlt	r2, #1
 807451e:	f8c8 2000 	strlt.w	r2, [r8]
 8074522:	ea33 0309 	bics.w	r3, r3, r9
 8074526:	d11b      	bne.n	8074560 <_dtoa_r+0xb8>
 8074528:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 807452a:	f242 730f 	movw	r3, #9999	; 0x270f
 807452e:	6013      	str	r3, [r2, #0]
 8074530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8074534:	4333      	orrs	r3, r6
 8074536:	f000 857a 	beq.w	807502e <_dtoa_r+0xb86>
 807453a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 807453c:	b963      	cbnz	r3, 8074558 <_dtoa_r+0xb0>
 807453e:	4b9b      	ldr	r3, [pc, #620]	; (80747ac <_dtoa_r+0x304>)
 8074540:	e024      	b.n	807458c <_dtoa_r+0xe4>
 8074542:	4b9b      	ldr	r3, [pc, #620]	; (80747b0 <_dtoa_r+0x308>)
 8074544:	9300      	str	r3, [sp, #0]
 8074546:	3308      	adds	r3, #8
 8074548:	9a21      	ldr	r2, [sp, #132]	; 0x84
 807454a:	6013      	str	r3, [r2, #0]
 807454c:	9800      	ldr	r0, [sp, #0]
 807454e:	b015      	add	sp, #84	; 0x54
 8074550:	ecbd 8b02 	vpop	{d8}
 8074554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8074558:	4b94      	ldr	r3, [pc, #592]	; (80747ac <_dtoa_r+0x304>)
 807455a:	9300      	str	r3, [sp, #0]
 807455c:	3303      	adds	r3, #3
 807455e:	e7f3      	b.n	8074548 <_dtoa_r+0xa0>
 8074560:	ed9d 7b02 	vldr	d7, [sp, #8]
 8074564:	2200      	movs	r2, #0
 8074566:	ec51 0b17 	vmov	r0, r1, d7
 807456a:	2300      	movs	r3, #0
 807456c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8074570:	f7ec fac2 	bl	8060af8 <__aeabi_dcmpeq>
 8074574:	4680      	mov	r8, r0
 8074576:	b158      	cbz	r0, 8074590 <_dtoa_r+0xe8>
 8074578:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 807457a:	2301      	movs	r3, #1
 807457c:	6013      	str	r3, [r2, #0]
 807457e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8074580:	2b00      	cmp	r3, #0
 8074582:	f000 8551 	beq.w	8075028 <_dtoa_r+0xb80>
 8074586:	488b      	ldr	r0, [pc, #556]	; (80747b4 <_dtoa_r+0x30c>)
 8074588:	6018      	str	r0, [r3, #0]
 807458a:	1e43      	subs	r3, r0, #1
 807458c:	9300      	str	r3, [sp, #0]
 807458e:	e7dd      	b.n	807454c <_dtoa_r+0xa4>
 8074590:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8074594:	aa12      	add	r2, sp, #72	; 0x48
 8074596:	a913      	add	r1, sp, #76	; 0x4c
 8074598:	4620      	mov	r0, r4
 807459a:	f001 fdc7 	bl	807612c <__d2b>
 807459e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80745a2:	4683      	mov	fp, r0
 80745a4:	2d00      	cmp	r5, #0
 80745a6:	d07c      	beq.n	80746a2 <_dtoa_r+0x1fa>
 80745a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80745aa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80745ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80745b2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80745b6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80745ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80745be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80745c2:	4b7d      	ldr	r3, [pc, #500]	; (80747b8 <_dtoa_r+0x310>)
 80745c4:	2200      	movs	r2, #0
 80745c6:	4630      	mov	r0, r6
 80745c8:	4639      	mov	r1, r7
 80745ca:	f7eb fe75 	bl	80602b8 <__aeabi_dsub>
 80745ce:	a36e      	add	r3, pc, #440	; (adr r3, 8074788 <_dtoa_r+0x2e0>)
 80745d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80745d4:	f7ec f828 	bl	8060628 <__aeabi_dmul>
 80745d8:	a36d      	add	r3, pc, #436	; (adr r3, 8074790 <_dtoa_r+0x2e8>)
 80745da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80745de:	f7eb fe6d 	bl	80602bc <__adddf3>
 80745e2:	4606      	mov	r6, r0
 80745e4:	4628      	mov	r0, r5
 80745e6:	460f      	mov	r7, r1
 80745e8:	f7eb ffb4 	bl	8060554 <__aeabi_i2d>
 80745ec:	a36a      	add	r3, pc, #424	; (adr r3, 8074798 <_dtoa_r+0x2f0>)
 80745ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80745f2:	f7ec f819 	bl	8060628 <__aeabi_dmul>
 80745f6:	4602      	mov	r2, r0
 80745f8:	460b      	mov	r3, r1
 80745fa:	4630      	mov	r0, r6
 80745fc:	4639      	mov	r1, r7
 80745fe:	f7eb fe5d 	bl	80602bc <__adddf3>
 8074602:	4606      	mov	r6, r0
 8074604:	460f      	mov	r7, r1
 8074606:	f7ec fabf 	bl	8060b88 <__aeabi_d2iz>
 807460a:	2200      	movs	r2, #0
 807460c:	4682      	mov	sl, r0
 807460e:	2300      	movs	r3, #0
 8074610:	4630      	mov	r0, r6
 8074612:	4639      	mov	r1, r7
 8074614:	f7ec fa7a 	bl	8060b0c <__aeabi_dcmplt>
 8074618:	b148      	cbz	r0, 807462e <_dtoa_r+0x186>
 807461a:	4650      	mov	r0, sl
 807461c:	f7eb ff9a 	bl	8060554 <__aeabi_i2d>
 8074620:	4632      	mov	r2, r6
 8074622:	463b      	mov	r3, r7
 8074624:	f7ec fa68 	bl	8060af8 <__aeabi_dcmpeq>
 8074628:	b908      	cbnz	r0, 807462e <_dtoa_r+0x186>
 807462a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 807462e:	f1ba 0f16 	cmp.w	sl, #22
 8074632:	d854      	bhi.n	80746de <_dtoa_r+0x236>
 8074634:	4b61      	ldr	r3, [pc, #388]	; (80747bc <_dtoa_r+0x314>)
 8074636:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 807463a:	e9d3 2300 	ldrd	r2, r3, [r3]
 807463e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8074642:	f7ec fa63 	bl	8060b0c <__aeabi_dcmplt>
 8074646:	2800      	cmp	r0, #0
 8074648:	d04b      	beq.n	80746e2 <_dtoa_r+0x23a>
 807464a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 807464e:	2300      	movs	r3, #0
 8074650:	930e      	str	r3, [sp, #56]	; 0x38
 8074652:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8074654:	1b5d      	subs	r5, r3, r5
 8074656:	1e6b      	subs	r3, r5, #1
 8074658:	9304      	str	r3, [sp, #16]
 807465a:	bf43      	ittte	mi
 807465c:	2300      	movmi	r3, #0
 807465e:	f1c5 0801 	rsbmi	r8, r5, #1
 8074662:	9304      	strmi	r3, [sp, #16]
 8074664:	f04f 0800 	movpl.w	r8, #0
 8074668:	f1ba 0f00 	cmp.w	sl, #0
 807466c:	db3b      	blt.n	80746e6 <_dtoa_r+0x23e>
 807466e:	9b04      	ldr	r3, [sp, #16]
 8074670:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8074674:	4453      	add	r3, sl
 8074676:	9304      	str	r3, [sp, #16]
 8074678:	2300      	movs	r3, #0
 807467a:	9306      	str	r3, [sp, #24]
 807467c:	9b05      	ldr	r3, [sp, #20]
 807467e:	2b09      	cmp	r3, #9
 8074680:	d869      	bhi.n	8074756 <_dtoa_r+0x2ae>
 8074682:	2b05      	cmp	r3, #5
 8074684:	bfc4      	itt	gt
 8074686:	3b04      	subgt	r3, #4
 8074688:	9305      	strgt	r3, [sp, #20]
 807468a:	9b05      	ldr	r3, [sp, #20]
 807468c:	f1a3 0302 	sub.w	r3, r3, #2
 8074690:	bfcc      	ite	gt
 8074692:	2500      	movgt	r5, #0
 8074694:	2501      	movle	r5, #1
 8074696:	2b03      	cmp	r3, #3
 8074698:	d869      	bhi.n	807476e <_dtoa_r+0x2c6>
 807469a:	e8df f003 	tbb	[pc, r3]
 807469e:	4e2c      	.short	0x4e2c
 80746a0:	5a4c      	.short	0x5a4c
 80746a2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80746a6:	441d      	add	r5, r3
 80746a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80746ac:	2b20      	cmp	r3, #32
 80746ae:	bfc1      	itttt	gt
 80746b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80746b4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80746b8:	fa09 f303 	lslgt.w	r3, r9, r3
 80746bc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80746c0:	bfda      	itte	le
 80746c2:	f1c3 0320 	rsble	r3, r3, #32
 80746c6:	fa06 f003 	lslle.w	r0, r6, r3
 80746ca:	4318      	orrgt	r0, r3
 80746cc:	f7eb ff32 	bl	8060534 <__aeabi_ui2d>
 80746d0:	2301      	movs	r3, #1
 80746d2:	4606      	mov	r6, r0
 80746d4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80746d8:	3d01      	subs	r5, #1
 80746da:	9310      	str	r3, [sp, #64]	; 0x40
 80746dc:	e771      	b.n	80745c2 <_dtoa_r+0x11a>
 80746de:	2301      	movs	r3, #1
 80746e0:	e7b6      	b.n	8074650 <_dtoa_r+0x1a8>
 80746e2:	900e      	str	r0, [sp, #56]	; 0x38
 80746e4:	e7b5      	b.n	8074652 <_dtoa_r+0x1aa>
 80746e6:	f1ca 0300 	rsb	r3, sl, #0
 80746ea:	9306      	str	r3, [sp, #24]
 80746ec:	2300      	movs	r3, #0
 80746ee:	eba8 080a 	sub.w	r8, r8, sl
 80746f2:	930d      	str	r3, [sp, #52]	; 0x34
 80746f4:	e7c2      	b.n	807467c <_dtoa_r+0x1d4>
 80746f6:	2300      	movs	r3, #0
 80746f8:	9308      	str	r3, [sp, #32]
 80746fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80746fc:	2b00      	cmp	r3, #0
 80746fe:	dc39      	bgt.n	8074774 <_dtoa_r+0x2cc>
 8074700:	f04f 0901 	mov.w	r9, #1
 8074704:	f8cd 9004 	str.w	r9, [sp, #4]
 8074708:	464b      	mov	r3, r9
 807470a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 807470e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8074710:	2200      	movs	r2, #0
 8074712:	6042      	str	r2, [r0, #4]
 8074714:	2204      	movs	r2, #4
 8074716:	f102 0614 	add.w	r6, r2, #20
 807471a:	429e      	cmp	r6, r3
 807471c:	6841      	ldr	r1, [r0, #4]
 807471e:	d92f      	bls.n	8074780 <_dtoa_r+0x2d8>
 8074720:	4620      	mov	r0, r4
 8074722:	f001 f91b 	bl	807595c <_Balloc>
 8074726:	9000      	str	r0, [sp, #0]
 8074728:	2800      	cmp	r0, #0
 807472a:	d14b      	bne.n	80747c4 <_dtoa_r+0x31c>
 807472c:	4b24      	ldr	r3, [pc, #144]	; (80747c0 <_dtoa_r+0x318>)
 807472e:	4602      	mov	r2, r0
 8074730:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8074734:	e6d1      	b.n	80744da <_dtoa_r+0x32>
 8074736:	2301      	movs	r3, #1
 8074738:	e7de      	b.n	80746f8 <_dtoa_r+0x250>
 807473a:	2300      	movs	r3, #0
 807473c:	9308      	str	r3, [sp, #32]
 807473e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8074740:	eb0a 0903 	add.w	r9, sl, r3
 8074744:	f109 0301 	add.w	r3, r9, #1
 8074748:	2b01      	cmp	r3, #1
 807474a:	9301      	str	r3, [sp, #4]
 807474c:	bfb8      	it	lt
 807474e:	2301      	movlt	r3, #1
 8074750:	e7dd      	b.n	807470e <_dtoa_r+0x266>
 8074752:	2301      	movs	r3, #1
 8074754:	e7f2      	b.n	807473c <_dtoa_r+0x294>
 8074756:	2501      	movs	r5, #1
 8074758:	2300      	movs	r3, #0
 807475a:	9305      	str	r3, [sp, #20]
 807475c:	9508      	str	r5, [sp, #32]
 807475e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8074762:	2200      	movs	r2, #0
 8074764:	f8cd 9004 	str.w	r9, [sp, #4]
 8074768:	2312      	movs	r3, #18
 807476a:	9209      	str	r2, [sp, #36]	; 0x24
 807476c:	e7cf      	b.n	807470e <_dtoa_r+0x266>
 807476e:	2301      	movs	r3, #1
 8074770:	9308      	str	r3, [sp, #32]
 8074772:	e7f4      	b.n	807475e <_dtoa_r+0x2b6>
 8074774:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8074778:	f8cd 9004 	str.w	r9, [sp, #4]
 807477c:	464b      	mov	r3, r9
 807477e:	e7c6      	b.n	807470e <_dtoa_r+0x266>
 8074780:	3101      	adds	r1, #1
 8074782:	6041      	str	r1, [r0, #4]
 8074784:	0052      	lsls	r2, r2, #1
 8074786:	e7c6      	b.n	8074716 <_dtoa_r+0x26e>
 8074788:	636f4361 	.word	0x636f4361
 807478c:	3fd287a7 	.word	0x3fd287a7
 8074790:	8b60c8b3 	.word	0x8b60c8b3
 8074794:	3fc68a28 	.word	0x3fc68a28
 8074798:	509f79fb 	.word	0x509f79fb
 807479c:	3fd34413 	.word	0x3fd34413
 80747a0:	0807777e 	.word	0x0807777e
 80747a4:	08077795 	.word	0x08077795
 80747a8:	7ff00000 	.word	0x7ff00000
 80747ac:	0807777a 	.word	0x0807777a
 80747b0:	08077771 	.word	0x08077771
 80747b4:	080775f5 	.word	0x080775f5
 80747b8:	3ff80000 	.word	0x3ff80000
 80747bc:	08077910 	.word	0x08077910
 80747c0:	080777f4 	.word	0x080777f4
 80747c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80747c6:	9a00      	ldr	r2, [sp, #0]
 80747c8:	601a      	str	r2, [r3, #0]
 80747ca:	9b01      	ldr	r3, [sp, #4]
 80747cc:	2b0e      	cmp	r3, #14
 80747ce:	f200 80ad 	bhi.w	807492c <_dtoa_r+0x484>
 80747d2:	2d00      	cmp	r5, #0
 80747d4:	f000 80aa 	beq.w	807492c <_dtoa_r+0x484>
 80747d8:	f1ba 0f00 	cmp.w	sl, #0
 80747dc:	dd36      	ble.n	807484c <_dtoa_r+0x3a4>
 80747de:	4ac3      	ldr	r2, [pc, #780]	; (8074aec <_dtoa_r+0x644>)
 80747e0:	f00a 030f 	and.w	r3, sl, #15
 80747e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80747e8:	ed93 7b00 	vldr	d7, [r3]
 80747ec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80747f0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80747f4:	eeb0 8a47 	vmov.f32	s16, s14
 80747f8:	eef0 8a67 	vmov.f32	s17, s15
 80747fc:	d016      	beq.n	807482c <_dtoa_r+0x384>
 80747fe:	4bbc      	ldr	r3, [pc, #752]	; (8074af0 <_dtoa_r+0x648>)
 8074800:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8074804:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8074808:	f7ec f838 	bl	806087c <__aeabi_ddiv>
 807480c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8074810:	f007 070f 	and.w	r7, r7, #15
 8074814:	2503      	movs	r5, #3
 8074816:	4eb6      	ldr	r6, [pc, #728]	; (8074af0 <_dtoa_r+0x648>)
 8074818:	b957      	cbnz	r7, 8074830 <_dtoa_r+0x388>
 807481a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 807481e:	ec53 2b18 	vmov	r2, r3, d8
 8074822:	f7ec f82b 	bl	806087c <__aeabi_ddiv>
 8074826:	e9cd 0102 	strd	r0, r1, [sp, #8]
 807482a:	e029      	b.n	8074880 <_dtoa_r+0x3d8>
 807482c:	2502      	movs	r5, #2
 807482e:	e7f2      	b.n	8074816 <_dtoa_r+0x36e>
 8074830:	07f9      	lsls	r1, r7, #31
 8074832:	d508      	bpl.n	8074846 <_dtoa_r+0x39e>
 8074834:	ec51 0b18 	vmov	r0, r1, d8
 8074838:	e9d6 2300 	ldrd	r2, r3, [r6]
 807483c:	f7eb fef4 	bl	8060628 <__aeabi_dmul>
 8074840:	ec41 0b18 	vmov	d8, r0, r1
 8074844:	3501      	adds	r5, #1
 8074846:	107f      	asrs	r7, r7, #1
 8074848:	3608      	adds	r6, #8
 807484a:	e7e5      	b.n	8074818 <_dtoa_r+0x370>
 807484c:	f000 80a6 	beq.w	807499c <_dtoa_r+0x4f4>
 8074850:	f1ca 0600 	rsb	r6, sl, #0
 8074854:	4ba5      	ldr	r3, [pc, #660]	; (8074aec <_dtoa_r+0x644>)
 8074856:	4fa6      	ldr	r7, [pc, #664]	; (8074af0 <_dtoa_r+0x648>)
 8074858:	f006 020f 	and.w	r2, r6, #15
 807485c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8074860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8074864:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8074868:	f7eb fede 	bl	8060628 <__aeabi_dmul>
 807486c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8074870:	1136      	asrs	r6, r6, #4
 8074872:	2300      	movs	r3, #0
 8074874:	2502      	movs	r5, #2
 8074876:	2e00      	cmp	r6, #0
 8074878:	f040 8085 	bne.w	8074986 <_dtoa_r+0x4de>
 807487c:	2b00      	cmp	r3, #0
 807487e:	d1d2      	bne.n	8074826 <_dtoa_r+0x37e>
 8074880:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8074882:	2b00      	cmp	r3, #0
 8074884:	f000 808c 	beq.w	80749a0 <_dtoa_r+0x4f8>
 8074888:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 807488c:	4b99      	ldr	r3, [pc, #612]	; (8074af4 <_dtoa_r+0x64c>)
 807488e:	2200      	movs	r2, #0
 8074890:	4630      	mov	r0, r6
 8074892:	4639      	mov	r1, r7
 8074894:	f7ec f93a 	bl	8060b0c <__aeabi_dcmplt>
 8074898:	2800      	cmp	r0, #0
 807489a:	f000 8081 	beq.w	80749a0 <_dtoa_r+0x4f8>
 807489e:	9b01      	ldr	r3, [sp, #4]
 80748a0:	2b00      	cmp	r3, #0
 80748a2:	d07d      	beq.n	80749a0 <_dtoa_r+0x4f8>
 80748a4:	f1b9 0f00 	cmp.w	r9, #0
 80748a8:	dd3c      	ble.n	8074924 <_dtoa_r+0x47c>
 80748aa:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80748ae:	9307      	str	r3, [sp, #28]
 80748b0:	2200      	movs	r2, #0
 80748b2:	4b91      	ldr	r3, [pc, #580]	; (8074af8 <_dtoa_r+0x650>)
 80748b4:	4630      	mov	r0, r6
 80748b6:	4639      	mov	r1, r7
 80748b8:	f7eb feb6 	bl	8060628 <__aeabi_dmul>
 80748bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80748c0:	3501      	adds	r5, #1
 80748c2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80748c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80748ca:	4628      	mov	r0, r5
 80748cc:	f7eb fe42 	bl	8060554 <__aeabi_i2d>
 80748d0:	4632      	mov	r2, r6
 80748d2:	463b      	mov	r3, r7
 80748d4:	f7eb fea8 	bl	8060628 <__aeabi_dmul>
 80748d8:	4b88      	ldr	r3, [pc, #544]	; (8074afc <_dtoa_r+0x654>)
 80748da:	2200      	movs	r2, #0
 80748dc:	f7eb fcee 	bl	80602bc <__adddf3>
 80748e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80748e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80748e8:	9303      	str	r3, [sp, #12]
 80748ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80748ec:	2b00      	cmp	r3, #0
 80748ee:	d15c      	bne.n	80749aa <_dtoa_r+0x502>
 80748f0:	4b83      	ldr	r3, [pc, #524]	; (8074b00 <_dtoa_r+0x658>)
 80748f2:	2200      	movs	r2, #0
 80748f4:	4630      	mov	r0, r6
 80748f6:	4639      	mov	r1, r7
 80748f8:	f7eb fcde 	bl	80602b8 <__aeabi_dsub>
 80748fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8074900:	4606      	mov	r6, r0
 8074902:	460f      	mov	r7, r1
 8074904:	f7ec f920 	bl	8060b48 <__aeabi_dcmpgt>
 8074908:	2800      	cmp	r0, #0
 807490a:	f040 8296 	bne.w	8074e3a <_dtoa_r+0x992>
 807490e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8074912:	4630      	mov	r0, r6
 8074914:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8074918:	4639      	mov	r1, r7
 807491a:	f7ec f8f7 	bl	8060b0c <__aeabi_dcmplt>
 807491e:	2800      	cmp	r0, #0
 8074920:	f040 8288 	bne.w	8074e34 <_dtoa_r+0x98c>
 8074924:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8074928:	e9cd 2302 	strd	r2, r3, [sp, #8]
 807492c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 807492e:	2b00      	cmp	r3, #0
 8074930:	f2c0 8158 	blt.w	8074be4 <_dtoa_r+0x73c>
 8074934:	f1ba 0f0e 	cmp.w	sl, #14
 8074938:	f300 8154 	bgt.w	8074be4 <_dtoa_r+0x73c>
 807493c:	4b6b      	ldr	r3, [pc, #428]	; (8074aec <_dtoa_r+0x644>)
 807493e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8074942:	e9d3 8900 	ldrd	r8, r9, [r3]
 8074946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8074948:	2b00      	cmp	r3, #0
 807494a:	f280 80e3 	bge.w	8074b14 <_dtoa_r+0x66c>
 807494e:	9b01      	ldr	r3, [sp, #4]
 8074950:	2b00      	cmp	r3, #0
 8074952:	f300 80df 	bgt.w	8074b14 <_dtoa_r+0x66c>
 8074956:	f040 826d 	bne.w	8074e34 <_dtoa_r+0x98c>
 807495a:	4b69      	ldr	r3, [pc, #420]	; (8074b00 <_dtoa_r+0x658>)
 807495c:	2200      	movs	r2, #0
 807495e:	4640      	mov	r0, r8
 8074960:	4649      	mov	r1, r9
 8074962:	f7eb fe61 	bl	8060628 <__aeabi_dmul>
 8074966:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 807496a:	f7ec f8e3 	bl	8060b34 <__aeabi_dcmpge>
 807496e:	9e01      	ldr	r6, [sp, #4]
 8074970:	4637      	mov	r7, r6
 8074972:	2800      	cmp	r0, #0
 8074974:	f040 8243 	bne.w	8074dfe <_dtoa_r+0x956>
 8074978:	9d00      	ldr	r5, [sp, #0]
 807497a:	2331      	movs	r3, #49	; 0x31
 807497c:	f805 3b01 	strb.w	r3, [r5], #1
 8074980:	f10a 0a01 	add.w	sl, sl, #1
 8074984:	e23f      	b.n	8074e06 <_dtoa_r+0x95e>
 8074986:	07f2      	lsls	r2, r6, #31
 8074988:	d505      	bpl.n	8074996 <_dtoa_r+0x4ee>
 807498a:	e9d7 2300 	ldrd	r2, r3, [r7]
 807498e:	f7eb fe4b 	bl	8060628 <__aeabi_dmul>
 8074992:	3501      	adds	r5, #1
 8074994:	2301      	movs	r3, #1
 8074996:	1076      	asrs	r6, r6, #1
 8074998:	3708      	adds	r7, #8
 807499a:	e76c      	b.n	8074876 <_dtoa_r+0x3ce>
 807499c:	2502      	movs	r5, #2
 807499e:	e76f      	b.n	8074880 <_dtoa_r+0x3d8>
 80749a0:	9b01      	ldr	r3, [sp, #4]
 80749a2:	f8cd a01c 	str.w	sl, [sp, #28]
 80749a6:	930c      	str	r3, [sp, #48]	; 0x30
 80749a8:	e78d      	b.n	80748c6 <_dtoa_r+0x41e>
 80749aa:	9900      	ldr	r1, [sp, #0]
 80749ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80749ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80749b0:	4b4e      	ldr	r3, [pc, #312]	; (8074aec <_dtoa_r+0x644>)
 80749b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80749b6:	4401      	add	r1, r0
 80749b8:	9102      	str	r1, [sp, #8]
 80749ba:	9908      	ldr	r1, [sp, #32]
 80749bc:	eeb0 8a47 	vmov.f32	s16, s14
 80749c0:	eef0 8a67 	vmov.f32	s17, s15
 80749c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80749c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80749cc:	2900      	cmp	r1, #0
 80749ce:	d045      	beq.n	8074a5c <_dtoa_r+0x5b4>
 80749d0:	494c      	ldr	r1, [pc, #304]	; (8074b04 <_dtoa_r+0x65c>)
 80749d2:	2000      	movs	r0, #0
 80749d4:	f7eb ff52 	bl	806087c <__aeabi_ddiv>
 80749d8:	ec53 2b18 	vmov	r2, r3, d8
 80749dc:	f7eb fc6c 	bl	80602b8 <__aeabi_dsub>
 80749e0:	9d00      	ldr	r5, [sp, #0]
 80749e2:	ec41 0b18 	vmov	d8, r0, r1
 80749e6:	4639      	mov	r1, r7
 80749e8:	4630      	mov	r0, r6
 80749ea:	f7ec f8cd 	bl	8060b88 <__aeabi_d2iz>
 80749ee:	900c      	str	r0, [sp, #48]	; 0x30
 80749f0:	f7eb fdb0 	bl	8060554 <__aeabi_i2d>
 80749f4:	4602      	mov	r2, r0
 80749f6:	460b      	mov	r3, r1
 80749f8:	4630      	mov	r0, r6
 80749fa:	4639      	mov	r1, r7
 80749fc:	f7eb fc5c 	bl	80602b8 <__aeabi_dsub>
 8074a00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8074a02:	3330      	adds	r3, #48	; 0x30
 8074a04:	f805 3b01 	strb.w	r3, [r5], #1
 8074a08:	ec53 2b18 	vmov	r2, r3, d8
 8074a0c:	4606      	mov	r6, r0
 8074a0e:	460f      	mov	r7, r1
 8074a10:	f7ec f87c 	bl	8060b0c <__aeabi_dcmplt>
 8074a14:	2800      	cmp	r0, #0
 8074a16:	d165      	bne.n	8074ae4 <_dtoa_r+0x63c>
 8074a18:	4632      	mov	r2, r6
 8074a1a:	463b      	mov	r3, r7
 8074a1c:	4935      	ldr	r1, [pc, #212]	; (8074af4 <_dtoa_r+0x64c>)
 8074a1e:	2000      	movs	r0, #0
 8074a20:	f7eb fc4a 	bl	80602b8 <__aeabi_dsub>
 8074a24:	ec53 2b18 	vmov	r2, r3, d8
 8074a28:	f7ec f870 	bl	8060b0c <__aeabi_dcmplt>
 8074a2c:	2800      	cmp	r0, #0
 8074a2e:	f040 80b9 	bne.w	8074ba4 <_dtoa_r+0x6fc>
 8074a32:	9b02      	ldr	r3, [sp, #8]
 8074a34:	429d      	cmp	r5, r3
 8074a36:	f43f af75 	beq.w	8074924 <_dtoa_r+0x47c>
 8074a3a:	4b2f      	ldr	r3, [pc, #188]	; (8074af8 <_dtoa_r+0x650>)
 8074a3c:	ec51 0b18 	vmov	r0, r1, d8
 8074a40:	2200      	movs	r2, #0
 8074a42:	f7eb fdf1 	bl	8060628 <__aeabi_dmul>
 8074a46:	4b2c      	ldr	r3, [pc, #176]	; (8074af8 <_dtoa_r+0x650>)
 8074a48:	ec41 0b18 	vmov	d8, r0, r1
 8074a4c:	2200      	movs	r2, #0
 8074a4e:	4630      	mov	r0, r6
 8074a50:	4639      	mov	r1, r7
 8074a52:	f7eb fde9 	bl	8060628 <__aeabi_dmul>
 8074a56:	4606      	mov	r6, r0
 8074a58:	460f      	mov	r7, r1
 8074a5a:	e7c4      	b.n	80749e6 <_dtoa_r+0x53e>
 8074a5c:	ec51 0b17 	vmov	r0, r1, d7
 8074a60:	f7eb fde2 	bl	8060628 <__aeabi_dmul>
 8074a64:	9b02      	ldr	r3, [sp, #8]
 8074a66:	9d00      	ldr	r5, [sp, #0]
 8074a68:	930c      	str	r3, [sp, #48]	; 0x30
 8074a6a:	ec41 0b18 	vmov	d8, r0, r1
 8074a6e:	4639      	mov	r1, r7
 8074a70:	4630      	mov	r0, r6
 8074a72:	f7ec f889 	bl	8060b88 <__aeabi_d2iz>
 8074a76:	9011      	str	r0, [sp, #68]	; 0x44
 8074a78:	f7eb fd6c 	bl	8060554 <__aeabi_i2d>
 8074a7c:	4602      	mov	r2, r0
 8074a7e:	460b      	mov	r3, r1
 8074a80:	4630      	mov	r0, r6
 8074a82:	4639      	mov	r1, r7
 8074a84:	f7eb fc18 	bl	80602b8 <__aeabi_dsub>
 8074a88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8074a8a:	3330      	adds	r3, #48	; 0x30
 8074a8c:	f805 3b01 	strb.w	r3, [r5], #1
 8074a90:	9b02      	ldr	r3, [sp, #8]
 8074a92:	429d      	cmp	r5, r3
 8074a94:	4606      	mov	r6, r0
 8074a96:	460f      	mov	r7, r1
 8074a98:	f04f 0200 	mov.w	r2, #0
 8074a9c:	d134      	bne.n	8074b08 <_dtoa_r+0x660>
 8074a9e:	4b19      	ldr	r3, [pc, #100]	; (8074b04 <_dtoa_r+0x65c>)
 8074aa0:	ec51 0b18 	vmov	r0, r1, d8
 8074aa4:	f7eb fc0a 	bl	80602bc <__adddf3>
 8074aa8:	4602      	mov	r2, r0
 8074aaa:	460b      	mov	r3, r1
 8074aac:	4630      	mov	r0, r6
 8074aae:	4639      	mov	r1, r7
 8074ab0:	f7ec f84a 	bl	8060b48 <__aeabi_dcmpgt>
 8074ab4:	2800      	cmp	r0, #0
 8074ab6:	d175      	bne.n	8074ba4 <_dtoa_r+0x6fc>
 8074ab8:	ec53 2b18 	vmov	r2, r3, d8
 8074abc:	4911      	ldr	r1, [pc, #68]	; (8074b04 <_dtoa_r+0x65c>)
 8074abe:	2000      	movs	r0, #0
 8074ac0:	f7eb fbfa 	bl	80602b8 <__aeabi_dsub>
 8074ac4:	4602      	mov	r2, r0
 8074ac6:	460b      	mov	r3, r1
 8074ac8:	4630      	mov	r0, r6
 8074aca:	4639      	mov	r1, r7
 8074acc:	f7ec f81e 	bl	8060b0c <__aeabi_dcmplt>
 8074ad0:	2800      	cmp	r0, #0
 8074ad2:	f43f af27 	beq.w	8074924 <_dtoa_r+0x47c>
 8074ad6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8074ad8:	1e6b      	subs	r3, r5, #1
 8074ada:	930c      	str	r3, [sp, #48]	; 0x30
 8074adc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8074ae0:	2b30      	cmp	r3, #48	; 0x30
 8074ae2:	d0f8      	beq.n	8074ad6 <_dtoa_r+0x62e>
 8074ae4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8074ae8:	e04a      	b.n	8074b80 <_dtoa_r+0x6d8>
 8074aea:	bf00      	nop
 8074aec:	08077910 	.word	0x08077910
 8074af0:	080778e8 	.word	0x080778e8
 8074af4:	3ff00000 	.word	0x3ff00000
 8074af8:	40240000 	.word	0x40240000
 8074afc:	401c0000 	.word	0x401c0000
 8074b00:	40140000 	.word	0x40140000
 8074b04:	3fe00000 	.word	0x3fe00000
 8074b08:	4baf      	ldr	r3, [pc, #700]	; (8074dc8 <_dtoa_r+0x920>)
 8074b0a:	f7eb fd8d 	bl	8060628 <__aeabi_dmul>
 8074b0e:	4606      	mov	r6, r0
 8074b10:	460f      	mov	r7, r1
 8074b12:	e7ac      	b.n	8074a6e <_dtoa_r+0x5c6>
 8074b14:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8074b18:	9d00      	ldr	r5, [sp, #0]
 8074b1a:	4642      	mov	r2, r8
 8074b1c:	464b      	mov	r3, r9
 8074b1e:	4630      	mov	r0, r6
 8074b20:	4639      	mov	r1, r7
 8074b22:	f7eb feab 	bl	806087c <__aeabi_ddiv>
 8074b26:	f7ec f82f 	bl	8060b88 <__aeabi_d2iz>
 8074b2a:	9002      	str	r0, [sp, #8]
 8074b2c:	f7eb fd12 	bl	8060554 <__aeabi_i2d>
 8074b30:	4642      	mov	r2, r8
 8074b32:	464b      	mov	r3, r9
 8074b34:	f7eb fd78 	bl	8060628 <__aeabi_dmul>
 8074b38:	4602      	mov	r2, r0
 8074b3a:	460b      	mov	r3, r1
 8074b3c:	4630      	mov	r0, r6
 8074b3e:	4639      	mov	r1, r7
 8074b40:	f7eb fbba 	bl	80602b8 <__aeabi_dsub>
 8074b44:	9e02      	ldr	r6, [sp, #8]
 8074b46:	9f01      	ldr	r7, [sp, #4]
 8074b48:	3630      	adds	r6, #48	; 0x30
 8074b4a:	f805 6b01 	strb.w	r6, [r5], #1
 8074b4e:	9e00      	ldr	r6, [sp, #0]
 8074b50:	1bae      	subs	r6, r5, r6
 8074b52:	42b7      	cmp	r7, r6
 8074b54:	4602      	mov	r2, r0
 8074b56:	460b      	mov	r3, r1
 8074b58:	d137      	bne.n	8074bca <_dtoa_r+0x722>
 8074b5a:	f7eb fbaf 	bl	80602bc <__adddf3>
 8074b5e:	4642      	mov	r2, r8
 8074b60:	464b      	mov	r3, r9
 8074b62:	4606      	mov	r6, r0
 8074b64:	460f      	mov	r7, r1
 8074b66:	f7eb ffef 	bl	8060b48 <__aeabi_dcmpgt>
 8074b6a:	b9c8      	cbnz	r0, 8074ba0 <_dtoa_r+0x6f8>
 8074b6c:	4642      	mov	r2, r8
 8074b6e:	464b      	mov	r3, r9
 8074b70:	4630      	mov	r0, r6
 8074b72:	4639      	mov	r1, r7
 8074b74:	f7eb ffc0 	bl	8060af8 <__aeabi_dcmpeq>
 8074b78:	b110      	cbz	r0, 8074b80 <_dtoa_r+0x6d8>
 8074b7a:	9b02      	ldr	r3, [sp, #8]
 8074b7c:	07d9      	lsls	r1, r3, #31
 8074b7e:	d40f      	bmi.n	8074ba0 <_dtoa_r+0x6f8>
 8074b80:	4620      	mov	r0, r4
 8074b82:	4659      	mov	r1, fp
 8074b84:	f000 ff2a 	bl	80759dc <_Bfree>
 8074b88:	2300      	movs	r3, #0
 8074b8a:	702b      	strb	r3, [r5, #0]
 8074b8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8074b8e:	f10a 0001 	add.w	r0, sl, #1
 8074b92:	6018      	str	r0, [r3, #0]
 8074b94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8074b96:	2b00      	cmp	r3, #0
 8074b98:	f43f acd8 	beq.w	807454c <_dtoa_r+0xa4>
 8074b9c:	601d      	str	r5, [r3, #0]
 8074b9e:	e4d5      	b.n	807454c <_dtoa_r+0xa4>
 8074ba0:	f8cd a01c 	str.w	sl, [sp, #28]
 8074ba4:	462b      	mov	r3, r5
 8074ba6:	461d      	mov	r5, r3
 8074ba8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8074bac:	2a39      	cmp	r2, #57	; 0x39
 8074bae:	d108      	bne.n	8074bc2 <_dtoa_r+0x71a>
 8074bb0:	9a00      	ldr	r2, [sp, #0]
 8074bb2:	429a      	cmp	r2, r3
 8074bb4:	d1f7      	bne.n	8074ba6 <_dtoa_r+0x6fe>
 8074bb6:	9a07      	ldr	r2, [sp, #28]
 8074bb8:	9900      	ldr	r1, [sp, #0]
 8074bba:	3201      	adds	r2, #1
 8074bbc:	9207      	str	r2, [sp, #28]
 8074bbe:	2230      	movs	r2, #48	; 0x30
 8074bc0:	700a      	strb	r2, [r1, #0]
 8074bc2:	781a      	ldrb	r2, [r3, #0]
 8074bc4:	3201      	adds	r2, #1
 8074bc6:	701a      	strb	r2, [r3, #0]
 8074bc8:	e78c      	b.n	8074ae4 <_dtoa_r+0x63c>
 8074bca:	4b7f      	ldr	r3, [pc, #508]	; (8074dc8 <_dtoa_r+0x920>)
 8074bcc:	2200      	movs	r2, #0
 8074bce:	f7eb fd2b 	bl	8060628 <__aeabi_dmul>
 8074bd2:	2200      	movs	r2, #0
 8074bd4:	2300      	movs	r3, #0
 8074bd6:	4606      	mov	r6, r0
 8074bd8:	460f      	mov	r7, r1
 8074bda:	f7eb ff8d 	bl	8060af8 <__aeabi_dcmpeq>
 8074bde:	2800      	cmp	r0, #0
 8074be0:	d09b      	beq.n	8074b1a <_dtoa_r+0x672>
 8074be2:	e7cd      	b.n	8074b80 <_dtoa_r+0x6d8>
 8074be4:	9a08      	ldr	r2, [sp, #32]
 8074be6:	2a00      	cmp	r2, #0
 8074be8:	f000 80c4 	beq.w	8074d74 <_dtoa_r+0x8cc>
 8074bec:	9a05      	ldr	r2, [sp, #20]
 8074bee:	2a01      	cmp	r2, #1
 8074bf0:	f300 80a8 	bgt.w	8074d44 <_dtoa_r+0x89c>
 8074bf4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8074bf6:	2a00      	cmp	r2, #0
 8074bf8:	f000 80a0 	beq.w	8074d3c <_dtoa_r+0x894>
 8074bfc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8074c00:	9e06      	ldr	r6, [sp, #24]
 8074c02:	4645      	mov	r5, r8
 8074c04:	9a04      	ldr	r2, [sp, #16]
 8074c06:	2101      	movs	r1, #1
 8074c08:	441a      	add	r2, r3
 8074c0a:	4620      	mov	r0, r4
 8074c0c:	4498      	add	r8, r3
 8074c0e:	9204      	str	r2, [sp, #16]
 8074c10:	f000 ffea 	bl	8075be8 <__i2b>
 8074c14:	4607      	mov	r7, r0
 8074c16:	2d00      	cmp	r5, #0
 8074c18:	dd0b      	ble.n	8074c32 <_dtoa_r+0x78a>
 8074c1a:	9b04      	ldr	r3, [sp, #16]
 8074c1c:	2b00      	cmp	r3, #0
 8074c1e:	dd08      	ble.n	8074c32 <_dtoa_r+0x78a>
 8074c20:	42ab      	cmp	r3, r5
 8074c22:	9a04      	ldr	r2, [sp, #16]
 8074c24:	bfa8      	it	ge
 8074c26:	462b      	movge	r3, r5
 8074c28:	eba8 0803 	sub.w	r8, r8, r3
 8074c2c:	1aed      	subs	r5, r5, r3
 8074c2e:	1ad3      	subs	r3, r2, r3
 8074c30:	9304      	str	r3, [sp, #16]
 8074c32:	9b06      	ldr	r3, [sp, #24]
 8074c34:	b1fb      	cbz	r3, 8074c76 <_dtoa_r+0x7ce>
 8074c36:	9b08      	ldr	r3, [sp, #32]
 8074c38:	2b00      	cmp	r3, #0
 8074c3a:	f000 809f 	beq.w	8074d7c <_dtoa_r+0x8d4>
 8074c3e:	2e00      	cmp	r6, #0
 8074c40:	dd11      	ble.n	8074c66 <_dtoa_r+0x7be>
 8074c42:	4639      	mov	r1, r7
 8074c44:	4632      	mov	r2, r6
 8074c46:	4620      	mov	r0, r4
 8074c48:	f001 f88a 	bl	8075d60 <__pow5mult>
 8074c4c:	465a      	mov	r2, fp
 8074c4e:	4601      	mov	r1, r0
 8074c50:	4607      	mov	r7, r0
 8074c52:	4620      	mov	r0, r4
 8074c54:	f000 ffde 	bl	8075c14 <__multiply>
 8074c58:	4659      	mov	r1, fp
 8074c5a:	9007      	str	r0, [sp, #28]
 8074c5c:	4620      	mov	r0, r4
 8074c5e:	f000 febd 	bl	80759dc <_Bfree>
 8074c62:	9b07      	ldr	r3, [sp, #28]
 8074c64:	469b      	mov	fp, r3
 8074c66:	9b06      	ldr	r3, [sp, #24]
 8074c68:	1b9a      	subs	r2, r3, r6
 8074c6a:	d004      	beq.n	8074c76 <_dtoa_r+0x7ce>
 8074c6c:	4659      	mov	r1, fp
 8074c6e:	4620      	mov	r0, r4
 8074c70:	f001 f876 	bl	8075d60 <__pow5mult>
 8074c74:	4683      	mov	fp, r0
 8074c76:	2101      	movs	r1, #1
 8074c78:	4620      	mov	r0, r4
 8074c7a:	f000 ffb5 	bl	8075be8 <__i2b>
 8074c7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8074c80:	2b00      	cmp	r3, #0
 8074c82:	4606      	mov	r6, r0
 8074c84:	dd7c      	ble.n	8074d80 <_dtoa_r+0x8d8>
 8074c86:	461a      	mov	r2, r3
 8074c88:	4601      	mov	r1, r0
 8074c8a:	4620      	mov	r0, r4
 8074c8c:	f001 f868 	bl	8075d60 <__pow5mult>
 8074c90:	9b05      	ldr	r3, [sp, #20]
 8074c92:	2b01      	cmp	r3, #1
 8074c94:	4606      	mov	r6, r0
 8074c96:	dd76      	ble.n	8074d86 <_dtoa_r+0x8de>
 8074c98:	2300      	movs	r3, #0
 8074c9a:	9306      	str	r3, [sp, #24]
 8074c9c:	6933      	ldr	r3, [r6, #16]
 8074c9e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8074ca2:	6918      	ldr	r0, [r3, #16]
 8074ca4:	f000 ff50 	bl	8075b48 <__hi0bits>
 8074ca8:	f1c0 0020 	rsb	r0, r0, #32
 8074cac:	9b04      	ldr	r3, [sp, #16]
 8074cae:	4418      	add	r0, r3
 8074cb0:	f010 001f 	ands.w	r0, r0, #31
 8074cb4:	f000 8086 	beq.w	8074dc4 <_dtoa_r+0x91c>
 8074cb8:	f1c0 0320 	rsb	r3, r0, #32
 8074cbc:	2b04      	cmp	r3, #4
 8074cbe:	dd7f      	ble.n	8074dc0 <_dtoa_r+0x918>
 8074cc0:	f1c0 001c 	rsb	r0, r0, #28
 8074cc4:	9b04      	ldr	r3, [sp, #16]
 8074cc6:	4403      	add	r3, r0
 8074cc8:	4480      	add	r8, r0
 8074cca:	4405      	add	r5, r0
 8074ccc:	9304      	str	r3, [sp, #16]
 8074cce:	f1b8 0f00 	cmp.w	r8, #0
 8074cd2:	dd05      	ble.n	8074ce0 <_dtoa_r+0x838>
 8074cd4:	4659      	mov	r1, fp
 8074cd6:	4642      	mov	r2, r8
 8074cd8:	4620      	mov	r0, r4
 8074cda:	f001 f89b 	bl	8075e14 <__lshift>
 8074cde:	4683      	mov	fp, r0
 8074ce0:	9b04      	ldr	r3, [sp, #16]
 8074ce2:	2b00      	cmp	r3, #0
 8074ce4:	dd05      	ble.n	8074cf2 <_dtoa_r+0x84a>
 8074ce6:	4631      	mov	r1, r6
 8074ce8:	461a      	mov	r2, r3
 8074cea:	4620      	mov	r0, r4
 8074cec:	f001 f892 	bl	8075e14 <__lshift>
 8074cf0:	4606      	mov	r6, r0
 8074cf2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8074cf4:	2b00      	cmp	r3, #0
 8074cf6:	d069      	beq.n	8074dcc <_dtoa_r+0x924>
 8074cf8:	4631      	mov	r1, r6
 8074cfa:	4658      	mov	r0, fp
 8074cfc:	f001 f8f6 	bl	8075eec <__mcmp>
 8074d00:	2800      	cmp	r0, #0
 8074d02:	da63      	bge.n	8074dcc <_dtoa_r+0x924>
 8074d04:	2300      	movs	r3, #0
 8074d06:	4659      	mov	r1, fp
 8074d08:	220a      	movs	r2, #10
 8074d0a:	4620      	mov	r0, r4
 8074d0c:	f000 fe88 	bl	8075a20 <__multadd>
 8074d10:	9b08      	ldr	r3, [sp, #32]
 8074d12:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8074d16:	4683      	mov	fp, r0
 8074d18:	2b00      	cmp	r3, #0
 8074d1a:	f000 818f 	beq.w	807503c <_dtoa_r+0xb94>
 8074d1e:	4639      	mov	r1, r7
 8074d20:	2300      	movs	r3, #0
 8074d22:	220a      	movs	r2, #10
 8074d24:	4620      	mov	r0, r4
 8074d26:	f000 fe7b 	bl	8075a20 <__multadd>
 8074d2a:	f1b9 0f00 	cmp.w	r9, #0
 8074d2e:	4607      	mov	r7, r0
 8074d30:	f300 808e 	bgt.w	8074e50 <_dtoa_r+0x9a8>
 8074d34:	9b05      	ldr	r3, [sp, #20]
 8074d36:	2b02      	cmp	r3, #2
 8074d38:	dc50      	bgt.n	8074ddc <_dtoa_r+0x934>
 8074d3a:	e089      	b.n	8074e50 <_dtoa_r+0x9a8>
 8074d3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8074d3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8074d42:	e75d      	b.n	8074c00 <_dtoa_r+0x758>
 8074d44:	9b01      	ldr	r3, [sp, #4]
 8074d46:	1e5e      	subs	r6, r3, #1
 8074d48:	9b06      	ldr	r3, [sp, #24]
 8074d4a:	42b3      	cmp	r3, r6
 8074d4c:	bfbf      	itttt	lt
 8074d4e:	9b06      	ldrlt	r3, [sp, #24]
 8074d50:	9606      	strlt	r6, [sp, #24]
 8074d52:	1af2      	sublt	r2, r6, r3
 8074d54:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8074d56:	bfb6      	itet	lt
 8074d58:	189b      	addlt	r3, r3, r2
 8074d5a:	1b9e      	subge	r6, r3, r6
 8074d5c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8074d5e:	9b01      	ldr	r3, [sp, #4]
 8074d60:	bfb8      	it	lt
 8074d62:	2600      	movlt	r6, #0
 8074d64:	2b00      	cmp	r3, #0
 8074d66:	bfb5      	itete	lt
 8074d68:	eba8 0503 	sublt.w	r5, r8, r3
 8074d6c:	9b01      	ldrge	r3, [sp, #4]
 8074d6e:	2300      	movlt	r3, #0
 8074d70:	4645      	movge	r5, r8
 8074d72:	e747      	b.n	8074c04 <_dtoa_r+0x75c>
 8074d74:	9e06      	ldr	r6, [sp, #24]
 8074d76:	9f08      	ldr	r7, [sp, #32]
 8074d78:	4645      	mov	r5, r8
 8074d7a:	e74c      	b.n	8074c16 <_dtoa_r+0x76e>
 8074d7c:	9a06      	ldr	r2, [sp, #24]
 8074d7e:	e775      	b.n	8074c6c <_dtoa_r+0x7c4>
 8074d80:	9b05      	ldr	r3, [sp, #20]
 8074d82:	2b01      	cmp	r3, #1
 8074d84:	dc18      	bgt.n	8074db8 <_dtoa_r+0x910>
 8074d86:	9b02      	ldr	r3, [sp, #8]
 8074d88:	b9b3      	cbnz	r3, 8074db8 <_dtoa_r+0x910>
 8074d8a:	9b03      	ldr	r3, [sp, #12]
 8074d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8074d90:	b9a3      	cbnz	r3, 8074dbc <_dtoa_r+0x914>
 8074d92:	9b03      	ldr	r3, [sp, #12]
 8074d94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8074d98:	0d1b      	lsrs	r3, r3, #20
 8074d9a:	051b      	lsls	r3, r3, #20
 8074d9c:	b12b      	cbz	r3, 8074daa <_dtoa_r+0x902>
 8074d9e:	9b04      	ldr	r3, [sp, #16]
 8074da0:	3301      	adds	r3, #1
 8074da2:	9304      	str	r3, [sp, #16]
 8074da4:	f108 0801 	add.w	r8, r8, #1
 8074da8:	2301      	movs	r3, #1
 8074daa:	9306      	str	r3, [sp, #24]
 8074dac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8074dae:	2b00      	cmp	r3, #0
 8074db0:	f47f af74 	bne.w	8074c9c <_dtoa_r+0x7f4>
 8074db4:	2001      	movs	r0, #1
 8074db6:	e779      	b.n	8074cac <_dtoa_r+0x804>
 8074db8:	2300      	movs	r3, #0
 8074dba:	e7f6      	b.n	8074daa <_dtoa_r+0x902>
 8074dbc:	9b02      	ldr	r3, [sp, #8]
 8074dbe:	e7f4      	b.n	8074daa <_dtoa_r+0x902>
 8074dc0:	d085      	beq.n	8074cce <_dtoa_r+0x826>
 8074dc2:	4618      	mov	r0, r3
 8074dc4:	301c      	adds	r0, #28
 8074dc6:	e77d      	b.n	8074cc4 <_dtoa_r+0x81c>
 8074dc8:	40240000 	.word	0x40240000
 8074dcc:	9b01      	ldr	r3, [sp, #4]
 8074dce:	2b00      	cmp	r3, #0
 8074dd0:	dc38      	bgt.n	8074e44 <_dtoa_r+0x99c>
 8074dd2:	9b05      	ldr	r3, [sp, #20]
 8074dd4:	2b02      	cmp	r3, #2
 8074dd6:	dd35      	ble.n	8074e44 <_dtoa_r+0x99c>
 8074dd8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8074ddc:	f1b9 0f00 	cmp.w	r9, #0
 8074de0:	d10d      	bne.n	8074dfe <_dtoa_r+0x956>
 8074de2:	4631      	mov	r1, r6
 8074de4:	464b      	mov	r3, r9
 8074de6:	2205      	movs	r2, #5
 8074de8:	4620      	mov	r0, r4
 8074dea:	f000 fe19 	bl	8075a20 <__multadd>
 8074dee:	4601      	mov	r1, r0
 8074df0:	4606      	mov	r6, r0
 8074df2:	4658      	mov	r0, fp
 8074df4:	f001 f87a 	bl	8075eec <__mcmp>
 8074df8:	2800      	cmp	r0, #0
 8074dfa:	f73f adbd 	bgt.w	8074978 <_dtoa_r+0x4d0>
 8074dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8074e00:	9d00      	ldr	r5, [sp, #0]
 8074e02:	ea6f 0a03 	mvn.w	sl, r3
 8074e06:	f04f 0800 	mov.w	r8, #0
 8074e0a:	4631      	mov	r1, r6
 8074e0c:	4620      	mov	r0, r4
 8074e0e:	f000 fde5 	bl	80759dc <_Bfree>
 8074e12:	2f00      	cmp	r7, #0
 8074e14:	f43f aeb4 	beq.w	8074b80 <_dtoa_r+0x6d8>
 8074e18:	f1b8 0f00 	cmp.w	r8, #0
 8074e1c:	d005      	beq.n	8074e2a <_dtoa_r+0x982>
 8074e1e:	45b8      	cmp	r8, r7
 8074e20:	d003      	beq.n	8074e2a <_dtoa_r+0x982>
 8074e22:	4641      	mov	r1, r8
 8074e24:	4620      	mov	r0, r4
 8074e26:	f000 fdd9 	bl	80759dc <_Bfree>
 8074e2a:	4639      	mov	r1, r7
 8074e2c:	4620      	mov	r0, r4
 8074e2e:	f000 fdd5 	bl	80759dc <_Bfree>
 8074e32:	e6a5      	b.n	8074b80 <_dtoa_r+0x6d8>
 8074e34:	2600      	movs	r6, #0
 8074e36:	4637      	mov	r7, r6
 8074e38:	e7e1      	b.n	8074dfe <_dtoa_r+0x956>
 8074e3a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8074e3c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8074e40:	4637      	mov	r7, r6
 8074e42:	e599      	b.n	8074978 <_dtoa_r+0x4d0>
 8074e44:	9b08      	ldr	r3, [sp, #32]
 8074e46:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8074e4a:	2b00      	cmp	r3, #0
 8074e4c:	f000 80fd 	beq.w	807504a <_dtoa_r+0xba2>
 8074e50:	2d00      	cmp	r5, #0
 8074e52:	dd05      	ble.n	8074e60 <_dtoa_r+0x9b8>
 8074e54:	4639      	mov	r1, r7
 8074e56:	462a      	mov	r2, r5
 8074e58:	4620      	mov	r0, r4
 8074e5a:	f000 ffdb 	bl	8075e14 <__lshift>
 8074e5e:	4607      	mov	r7, r0
 8074e60:	9b06      	ldr	r3, [sp, #24]
 8074e62:	2b00      	cmp	r3, #0
 8074e64:	d05c      	beq.n	8074f20 <_dtoa_r+0xa78>
 8074e66:	6879      	ldr	r1, [r7, #4]
 8074e68:	4620      	mov	r0, r4
 8074e6a:	f000 fd77 	bl	807595c <_Balloc>
 8074e6e:	4605      	mov	r5, r0
 8074e70:	b928      	cbnz	r0, 8074e7e <_dtoa_r+0x9d6>
 8074e72:	4b80      	ldr	r3, [pc, #512]	; (8075074 <_dtoa_r+0xbcc>)
 8074e74:	4602      	mov	r2, r0
 8074e76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8074e7a:	f7ff bb2e 	b.w	80744da <_dtoa_r+0x32>
 8074e7e:	693a      	ldr	r2, [r7, #16]
 8074e80:	3202      	adds	r2, #2
 8074e82:	0092      	lsls	r2, r2, #2
 8074e84:	f107 010c 	add.w	r1, r7, #12
 8074e88:	300c      	adds	r0, #12
 8074e8a:	f7fd fbca 	bl	8072622 <memcpy>
 8074e8e:	2201      	movs	r2, #1
 8074e90:	4629      	mov	r1, r5
 8074e92:	4620      	mov	r0, r4
 8074e94:	f000 ffbe 	bl	8075e14 <__lshift>
 8074e98:	9b00      	ldr	r3, [sp, #0]
 8074e9a:	3301      	adds	r3, #1
 8074e9c:	9301      	str	r3, [sp, #4]
 8074e9e:	9b00      	ldr	r3, [sp, #0]
 8074ea0:	444b      	add	r3, r9
 8074ea2:	9307      	str	r3, [sp, #28]
 8074ea4:	9b02      	ldr	r3, [sp, #8]
 8074ea6:	f003 0301 	and.w	r3, r3, #1
 8074eaa:	46b8      	mov	r8, r7
 8074eac:	9306      	str	r3, [sp, #24]
 8074eae:	4607      	mov	r7, r0
 8074eb0:	9b01      	ldr	r3, [sp, #4]
 8074eb2:	4631      	mov	r1, r6
 8074eb4:	3b01      	subs	r3, #1
 8074eb6:	4658      	mov	r0, fp
 8074eb8:	9302      	str	r3, [sp, #8]
 8074eba:	f7ff fa69 	bl	8074390 <quorem>
 8074ebe:	4603      	mov	r3, r0
 8074ec0:	3330      	adds	r3, #48	; 0x30
 8074ec2:	9004      	str	r0, [sp, #16]
 8074ec4:	4641      	mov	r1, r8
 8074ec6:	4658      	mov	r0, fp
 8074ec8:	9308      	str	r3, [sp, #32]
 8074eca:	f001 f80f 	bl	8075eec <__mcmp>
 8074ece:	463a      	mov	r2, r7
 8074ed0:	4681      	mov	r9, r0
 8074ed2:	4631      	mov	r1, r6
 8074ed4:	4620      	mov	r0, r4
 8074ed6:	f001 f825 	bl	8075f24 <__mdiff>
 8074eda:	68c2      	ldr	r2, [r0, #12]
 8074edc:	9b08      	ldr	r3, [sp, #32]
 8074ede:	4605      	mov	r5, r0
 8074ee0:	bb02      	cbnz	r2, 8074f24 <_dtoa_r+0xa7c>
 8074ee2:	4601      	mov	r1, r0
 8074ee4:	4658      	mov	r0, fp
 8074ee6:	f001 f801 	bl	8075eec <__mcmp>
 8074eea:	9b08      	ldr	r3, [sp, #32]
 8074eec:	4602      	mov	r2, r0
 8074eee:	4629      	mov	r1, r5
 8074ef0:	4620      	mov	r0, r4
 8074ef2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8074ef6:	f000 fd71 	bl	80759dc <_Bfree>
 8074efa:	9b05      	ldr	r3, [sp, #20]
 8074efc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8074efe:	9d01      	ldr	r5, [sp, #4]
 8074f00:	ea43 0102 	orr.w	r1, r3, r2
 8074f04:	9b06      	ldr	r3, [sp, #24]
 8074f06:	430b      	orrs	r3, r1
 8074f08:	9b08      	ldr	r3, [sp, #32]
 8074f0a:	d10d      	bne.n	8074f28 <_dtoa_r+0xa80>
 8074f0c:	2b39      	cmp	r3, #57	; 0x39
 8074f0e:	d029      	beq.n	8074f64 <_dtoa_r+0xabc>
 8074f10:	f1b9 0f00 	cmp.w	r9, #0
 8074f14:	dd01      	ble.n	8074f1a <_dtoa_r+0xa72>
 8074f16:	9b04      	ldr	r3, [sp, #16]
 8074f18:	3331      	adds	r3, #49	; 0x31
 8074f1a:	9a02      	ldr	r2, [sp, #8]
 8074f1c:	7013      	strb	r3, [r2, #0]
 8074f1e:	e774      	b.n	8074e0a <_dtoa_r+0x962>
 8074f20:	4638      	mov	r0, r7
 8074f22:	e7b9      	b.n	8074e98 <_dtoa_r+0x9f0>
 8074f24:	2201      	movs	r2, #1
 8074f26:	e7e2      	b.n	8074eee <_dtoa_r+0xa46>
 8074f28:	f1b9 0f00 	cmp.w	r9, #0
 8074f2c:	db06      	blt.n	8074f3c <_dtoa_r+0xa94>
 8074f2e:	9905      	ldr	r1, [sp, #20]
 8074f30:	ea41 0909 	orr.w	r9, r1, r9
 8074f34:	9906      	ldr	r1, [sp, #24]
 8074f36:	ea59 0101 	orrs.w	r1, r9, r1
 8074f3a:	d120      	bne.n	8074f7e <_dtoa_r+0xad6>
 8074f3c:	2a00      	cmp	r2, #0
 8074f3e:	ddec      	ble.n	8074f1a <_dtoa_r+0xa72>
 8074f40:	4659      	mov	r1, fp
 8074f42:	2201      	movs	r2, #1
 8074f44:	4620      	mov	r0, r4
 8074f46:	9301      	str	r3, [sp, #4]
 8074f48:	f000 ff64 	bl	8075e14 <__lshift>
 8074f4c:	4631      	mov	r1, r6
 8074f4e:	4683      	mov	fp, r0
 8074f50:	f000 ffcc 	bl	8075eec <__mcmp>
 8074f54:	2800      	cmp	r0, #0
 8074f56:	9b01      	ldr	r3, [sp, #4]
 8074f58:	dc02      	bgt.n	8074f60 <_dtoa_r+0xab8>
 8074f5a:	d1de      	bne.n	8074f1a <_dtoa_r+0xa72>
 8074f5c:	07da      	lsls	r2, r3, #31
 8074f5e:	d5dc      	bpl.n	8074f1a <_dtoa_r+0xa72>
 8074f60:	2b39      	cmp	r3, #57	; 0x39
 8074f62:	d1d8      	bne.n	8074f16 <_dtoa_r+0xa6e>
 8074f64:	9a02      	ldr	r2, [sp, #8]
 8074f66:	2339      	movs	r3, #57	; 0x39
 8074f68:	7013      	strb	r3, [r2, #0]
 8074f6a:	462b      	mov	r3, r5
 8074f6c:	461d      	mov	r5, r3
 8074f6e:	3b01      	subs	r3, #1
 8074f70:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8074f74:	2a39      	cmp	r2, #57	; 0x39
 8074f76:	d050      	beq.n	807501a <_dtoa_r+0xb72>
 8074f78:	3201      	adds	r2, #1
 8074f7a:	701a      	strb	r2, [r3, #0]
 8074f7c:	e745      	b.n	8074e0a <_dtoa_r+0x962>
 8074f7e:	2a00      	cmp	r2, #0
 8074f80:	dd03      	ble.n	8074f8a <_dtoa_r+0xae2>
 8074f82:	2b39      	cmp	r3, #57	; 0x39
 8074f84:	d0ee      	beq.n	8074f64 <_dtoa_r+0xabc>
 8074f86:	3301      	adds	r3, #1
 8074f88:	e7c7      	b.n	8074f1a <_dtoa_r+0xa72>
 8074f8a:	9a01      	ldr	r2, [sp, #4]
 8074f8c:	9907      	ldr	r1, [sp, #28]
 8074f8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8074f92:	428a      	cmp	r2, r1
 8074f94:	d02a      	beq.n	8074fec <_dtoa_r+0xb44>
 8074f96:	4659      	mov	r1, fp
 8074f98:	2300      	movs	r3, #0
 8074f9a:	220a      	movs	r2, #10
 8074f9c:	4620      	mov	r0, r4
 8074f9e:	f000 fd3f 	bl	8075a20 <__multadd>
 8074fa2:	45b8      	cmp	r8, r7
 8074fa4:	4683      	mov	fp, r0
 8074fa6:	f04f 0300 	mov.w	r3, #0
 8074faa:	f04f 020a 	mov.w	r2, #10
 8074fae:	4641      	mov	r1, r8
 8074fb0:	4620      	mov	r0, r4
 8074fb2:	d107      	bne.n	8074fc4 <_dtoa_r+0xb1c>
 8074fb4:	f000 fd34 	bl	8075a20 <__multadd>
 8074fb8:	4680      	mov	r8, r0
 8074fba:	4607      	mov	r7, r0
 8074fbc:	9b01      	ldr	r3, [sp, #4]
 8074fbe:	3301      	adds	r3, #1
 8074fc0:	9301      	str	r3, [sp, #4]
 8074fc2:	e775      	b.n	8074eb0 <_dtoa_r+0xa08>
 8074fc4:	f000 fd2c 	bl	8075a20 <__multadd>
 8074fc8:	4639      	mov	r1, r7
 8074fca:	4680      	mov	r8, r0
 8074fcc:	2300      	movs	r3, #0
 8074fce:	220a      	movs	r2, #10
 8074fd0:	4620      	mov	r0, r4
 8074fd2:	f000 fd25 	bl	8075a20 <__multadd>
 8074fd6:	4607      	mov	r7, r0
 8074fd8:	e7f0      	b.n	8074fbc <_dtoa_r+0xb14>
 8074fda:	f1b9 0f00 	cmp.w	r9, #0
 8074fde:	9a00      	ldr	r2, [sp, #0]
 8074fe0:	bfcc      	ite	gt
 8074fe2:	464d      	movgt	r5, r9
 8074fe4:	2501      	movle	r5, #1
 8074fe6:	4415      	add	r5, r2
 8074fe8:	f04f 0800 	mov.w	r8, #0
 8074fec:	4659      	mov	r1, fp
 8074fee:	2201      	movs	r2, #1
 8074ff0:	4620      	mov	r0, r4
 8074ff2:	9301      	str	r3, [sp, #4]
 8074ff4:	f000 ff0e 	bl	8075e14 <__lshift>
 8074ff8:	4631      	mov	r1, r6
 8074ffa:	4683      	mov	fp, r0
 8074ffc:	f000 ff76 	bl	8075eec <__mcmp>
 8075000:	2800      	cmp	r0, #0
 8075002:	dcb2      	bgt.n	8074f6a <_dtoa_r+0xac2>
 8075004:	d102      	bne.n	807500c <_dtoa_r+0xb64>
 8075006:	9b01      	ldr	r3, [sp, #4]
 8075008:	07db      	lsls	r3, r3, #31
 807500a:	d4ae      	bmi.n	8074f6a <_dtoa_r+0xac2>
 807500c:	462b      	mov	r3, r5
 807500e:	461d      	mov	r5, r3
 8075010:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8075014:	2a30      	cmp	r2, #48	; 0x30
 8075016:	d0fa      	beq.n	807500e <_dtoa_r+0xb66>
 8075018:	e6f7      	b.n	8074e0a <_dtoa_r+0x962>
 807501a:	9a00      	ldr	r2, [sp, #0]
 807501c:	429a      	cmp	r2, r3
 807501e:	d1a5      	bne.n	8074f6c <_dtoa_r+0xac4>
 8075020:	f10a 0a01 	add.w	sl, sl, #1
 8075024:	2331      	movs	r3, #49	; 0x31
 8075026:	e779      	b.n	8074f1c <_dtoa_r+0xa74>
 8075028:	4b13      	ldr	r3, [pc, #76]	; (8075078 <_dtoa_r+0xbd0>)
 807502a:	f7ff baaf 	b.w	807458c <_dtoa_r+0xe4>
 807502e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8075030:	2b00      	cmp	r3, #0
 8075032:	f47f aa86 	bne.w	8074542 <_dtoa_r+0x9a>
 8075036:	4b11      	ldr	r3, [pc, #68]	; (807507c <_dtoa_r+0xbd4>)
 8075038:	f7ff baa8 	b.w	807458c <_dtoa_r+0xe4>
 807503c:	f1b9 0f00 	cmp.w	r9, #0
 8075040:	dc03      	bgt.n	807504a <_dtoa_r+0xba2>
 8075042:	9b05      	ldr	r3, [sp, #20]
 8075044:	2b02      	cmp	r3, #2
 8075046:	f73f aec9 	bgt.w	8074ddc <_dtoa_r+0x934>
 807504a:	9d00      	ldr	r5, [sp, #0]
 807504c:	4631      	mov	r1, r6
 807504e:	4658      	mov	r0, fp
 8075050:	f7ff f99e 	bl	8074390 <quorem>
 8075054:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8075058:	f805 3b01 	strb.w	r3, [r5], #1
 807505c:	9a00      	ldr	r2, [sp, #0]
 807505e:	1aaa      	subs	r2, r5, r2
 8075060:	4591      	cmp	r9, r2
 8075062:	ddba      	ble.n	8074fda <_dtoa_r+0xb32>
 8075064:	4659      	mov	r1, fp
 8075066:	2300      	movs	r3, #0
 8075068:	220a      	movs	r2, #10
 807506a:	4620      	mov	r0, r4
 807506c:	f000 fcd8 	bl	8075a20 <__multadd>
 8075070:	4683      	mov	fp, r0
 8075072:	e7eb      	b.n	807504c <_dtoa_r+0xba4>
 8075074:	080777f4 	.word	0x080777f4
 8075078:	080775f4 	.word	0x080775f4
 807507c:	08077771 	.word	0x08077771

08075080 <__sflush_r>:
 8075080:	898a      	ldrh	r2, [r1, #12]
 8075082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8075086:	4605      	mov	r5, r0
 8075088:	0710      	lsls	r0, r2, #28
 807508a:	460c      	mov	r4, r1
 807508c:	d458      	bmi.n	8075140 <__sflush_r+0xc0>
 807508e:	684b      	ldr	r3, [r1, #4]
 8075090:	2b00      	cmp	r3, #0
 8075092:	dc05      	bgt.n	80750a0 <__sflush_r+0x20>
 8075094:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8075096:	2b00      	cmp	r3, #0
 8075098:	dc02      	bgt.n	80750a0 <__sflush_r+0x20>
 807509a:	2000      	movs	r0, #0
 807509c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80750a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80750a2:	2e00      	cmp	r6, #0
 80750a4:	d0f9      	beq.n	807509a <__sflush_r+0x1a>
 80750a6:	2300      	movs	r3, #0
 80750a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80750ac:	682f      	ldr	r7, [r5, #0]
 80750ae:	602b      	str	r3, [r5, #0]
 80750b0:	d032      	beq.n	8075118 <__sflush_r+0x98>
 80750b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80750b4:	89a3      	ldrh	r3, [r4, #12]
 80750b6:	075a      	lsls	r2, r3, #29
 80750b8:	d505      	bpl.n	80750c6 <__sflush_r+0x46>
 80750ba:	6863      	ldr	r3, [r4, #4]
 80750bc:	1ac0      	subs	r0, r0, r3
 80750be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80750c0:	b10b      	cbz	r3, 80750c6 <__sflush_r+0x46>
 80750c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80750c4:	1ac0      	subs	r0, r0, r3
 80750c6:	2300      	movs	r3, #0
 80750c8:	4602      	mov	r2, r0
 80750ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80750cc:	6a21      	ldr	r1, [r4, #32]
 80750ce:	4628      	mov	r0, r5
 80750d0:	47b0      	blx	r6
 80750d2:	1c43      	adds	r3, r0, #1
 80750d4:	89a3      	ldrh	r3, [r4, #12]
 80750d6:	d106      	bne.n	80750e6 <__sflush_r+0x66>
 80750d8:	6829      	ldr	r1, [r5, #0]
 80750da:	291d      	cmp	r1, #29
 80750dc:	d82c      	bhi.n	8075138 <__sflush_r+0xb8>
 80750de:	4a2a      	ldr	r2, [pc, #168]	; (8075188 <__sflush_r+0x108>)
 80750e0:	40ca      	lsrs	r2, r1
 80750e2:	07d6      	lsls	r6, r2, #31
 80750e4:	d528      	bpl.n	8075138 <__sflush_r+0xb8>
 80750e6:	2200      	movs	r2, #0
 80750e8:	6062      	str	r2, [r4, #4]
 80750ea:	04d9      	lsls	r1, r3, #19
 80750ec:	6922      	ldr	r2, [r4, #16]
 80750ee:	6022      	str	r2, [r4, #0]
 80750f0:	d504      	bpl.n	80750fc <__sflush_r+0x7c>
 80750f2:	1c42      	adds	r2, r0, #1
 80750f4:	d101      	bne.n	80750fa <__sflush_r+0x7a>
 80750f6:	682b      	ldr	r3, [r5, #0]
 80750f8:	b903      	cbnz	r3, 80750fc <__sflush_r+0x7c>
 80750fa:	6560      	str	r0, [r4, #84]	; 0x54
 80750fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80750fe:	602f      	str	r7, [r5, #0]
 8075100:	2900      	cmp	r1, #0
 8075102:	d0ca      	beq.n	807509a <__sflush_r+0x1a>
 8075104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8075108:	4299      	cmp	r1, r3
 807510a:	d002      	beq.n	8075112 <__sflush_r+0x92>
 807510c:	4628      	mov	r0, r5
 807510e:	f001 f8ef 	bl	80762f0 <_free_r>
 8075112:	2000      	movs	r0, #0
 8075114:	6360      	str	r0, [r4, #52]	; 0x34
 8075116:	e7c1      	b.n	807509c <__sflush_r+0x1c>
 8075118:	6a21      	ldr	r1, [r4, #32]
 807511a:	2301      	movs	r3, #1
 807511c:	4628      	mov	r0, r5
 807511e:	47b0      	blx	r6
 8075120:	1c41      	adds	r1, r0, #1
 8075122:	d1c7      	bne.n	80750b4 <__sflush_r+0x34>
 8075124:	682b      	ldr	r3, [r5, #0]
 8075126:	2b00      	cmp	r3, #0
 8075128:	d0c4      	beq.n	80750b4 <__sflush_r+0x34>
 807512a:	2b1d      	cmp	r3, #29
 807512c:	d001      	beq.n	8075132 <__sflush_r+0xb2>
 807512e:	2b16      	cmp	r3, #22
 8075130:	d101      	bne.n	8075136 <__sflush_r+0xb6>
 8075132:	602f      	str	r7, [r5, #0]
 8075134:	e7b1      	b.n	807509a <__sflush_r+0x1a>
 8075136:	89a3      	ldrh	r3, [r4, #12]
 8075138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 807513c:	81a3      	strh	r3, [r4, #12]
 807513e:	e7ad      	b.n	807509c <__sflush_r+0x1c>
 8075140:	690f      	ldr	r7, [r1, #16]
 8075142:	2f00      	cmp	r7, #0
 8075144:	d0a9      	beq.n	807509a <__sflush_r+0x1a>
 8075146:	0793      	lsls	r3, r2, #30
 8075148:	680e      	ldr	r6, [r1, #0]
 807514a:	bf08      	it	eq
 807514c:	694b      	ldreq	r3, [r1, #20]
 807514e:	600f      	str	r7, [r1, #0]
 8075150:	bf18      	it	ne
 8075152:	2300      	movne	r3, #0
 8075154:	eba6 0807 	sub.w	r8, r6, r7
 8075158:	608b      	str	r3, [r1, #8]
 807515a:	f1b8 0f00 	cmp.w	r8, #0
 807515e:	dd9c      	ble.n	807509a <__sflush_r+0x1a>
 8075160:	6a21      	ldr	r1, [r4, #32]
 8075162:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8075164:	4643      	mov	r3, r8
 8075166:	463a      	mov	r2, r7
 8075168:	4628      	mov	r0, r5
 807516a:	47b0      	blx	r6
 807516c:	2800      	cmp	r0, #0
 807516e:	dc06      	bgt.n	807517e <__sflush_r+0xfe>
 8075170:	89a3      	ldrh	r3, [r4, #12]
 8075172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8075176:	81a3      	strh	r3, [r4, #12]
 8075178:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 807517c:	e78e      	b.n	807509c <__sflush_r+0x1c>
 807517e:	4407      	add	r7, r0
 8075180:	eba8 0800 	sub.w	r8, r8, r0
 8075184:	e7e9      	b.n	807515a <__sflush_r+0xda>
 8075186:	bf00      	nop
 8075188:	20400001 	.word	0x20400001

0807518c <_fflush_r>:
 807518c:	b538      	push	{r3, r4, r5, lr}
 807518e:	690b      	ldr	r3, [r1, #16]
 8075190:	4605      	mov	r5, r0
 8075192:	460c      	mov	r4, r1
 8075194:	b913      	cbnz	r3, 807519c <_fflush_r+0x10>
 8075196:	2500      	movs	r5, #0
 8075198:	4628      	mov	r0, r5
 807519a:	bd38      	pop	{r3, r4, r5, pc}
 807519c:	b118      	cbz	r0, 80751a6 <_fflush_r+0x1a>
 807519e:	6983      	ldr	r3, [r0, #24]
 80751a0:	b90b      	cbnz	r3, 80751a6 <_fflush_r+0x1a>
 80751a2:	f7fd f979 	bl	8072498 <__sinit>
 80751a6:	4b14      	ldr	r3, [pc, #80]	; (80751f8 <_fflush_r+0x6c>)
 80751a8:	429c      	cmp	r4, r3
 80751aa:	d11b      	bne.n	80751e4 <_fflush_r+0x58>
 80751ac:	686c      	ldr	r4, [r5, #4]
 80751ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80751b2:	2b00      	cmp	r3, #0
 80751b4:	d0ef      	beq.n	8075196 <_fflush_r+0xa>
 80751b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80751b8:	07d0      	lsls	r0, r2, #31
 80751ba:	d404      	bmi.n	80751c6 <_fflush_r+0x3a>
 80751bc:	0599      	lsls	r1, r3, #22
 80751be:	d402      	bmi.n	80751c6 <_fflush_r+0x3a>
 80751c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80751c2:	f7fd fa2c 	bl	807261e <__retarget_lock_acquire_recursive>
 80751c6:	4628      	mov	r0, r5
 80751c8:	4621      	mov	r1, r4
 80751ca:	f7ff ff59 	bl	8075080 <__sflush_r>
 80751ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80751d0:	07da      	lsls	r2, r3, #31
 80751d2:	4605      	mov	r5, r0
 80751d4:	d4e0      	bmi.n	8075198 <_fflush_r+0xc>
 80751d6:	89a3      	ldrh	r3, [r4, #12]
 80751d8:	059b      	lsls	r3, r3, #22
 80751da:	d4dd      	bmi.n	8075198 <_fflush_r+0xc>
 80751dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80751de:	f7fd fa1f 	bl	8072620 <__retarget_lock_release_recursive>
 80751e2:	e7d9      	b.n	8075198 <_fflush_r+0xc>
 80751e4:	4b05      	ldr	r3, [pc, #20]	; (80751fc <_fflush_r+0x70>)
 80751e6:	429c      	cmp	r4, r3
 80751e8:	d101      	bne.n	80751ee <_fflush_r+0x62>
 80751ea:	68ac      	ldr	r4, [r5, #8]
 80751ec:	e7df      	b.n	80751ae <_fflush_r+0x22>
 80751ee:	4b04      	ldr	r3, [pc, #16]	; (8075200 <_fflush_r+0x74>)
 80751f0:	429c      	cmp	r4, r3
 80751f2:	bf08      	it	eq
 80751f4:	68ec      	ldreq	r4, [r5, #12]
 80751f6:	e7da      	b.n	80751ae <_fflush_r+0x22>
 80751f8:	080775a0 	.word	0x080775a0
 80751fc:	080775c0 	.word	0x080775c0
 8075200:	08077580 	.word	0x08077580

08075204 <rshift>:
 8075204:	6903      	ldr	r3, [r0, #16]
 8075206:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 807520a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 807520e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8075212:	f100 0414 	add.w	r4, r0, #20
 8075216:	dd45      	ble.n	80752a4 <rshift+0xa0>
 8075218:	f011 011f 	ands.w	r1, r1, #31
 807521c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8075220:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8075224:	d10c      	bne.n	8075240 <rshift+0x3c>
 8075226:	f100 0710 	add.w	r7, r0, #16
 807522a:	4629      	mov	r1, r5
 807522c:	42b1      	cmp	r1, r6
 807522e:	d334      	bcc.n	807529a <rshift+0x96>
 8075230:	1a9b      	subs	r3, r3, r2
 8075232:	009b      	lsls	r3, r3, #2
 8075234:	1eea      	subs	r2, r5, #3
 8075236:	4296      	cmp	r6, r2
 8075238:	bf38      	it	cc
 807523a:	2300      	movcc	r3, #0
 807523c:	4423      	add	r3, r4
 807523e:	e015      	b.n	807526c <rshift+0x68>
 8075240:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8075244:	f1c1 0820 	rsb	r8, r1, #32
 8075248:	40cf      	lsrs	r7, r1
 807524a:	f105 0e04 	add.w	lr, r5, #4
 807524e:	46a1      	mov	r9, r4
 8075250:	4576      	cmp	r6, lr
 8075252:	46f4      	mov	ip, lr
 8075254:	d815      	bhi.n	8075282 <rshift+0x7e>
 8075256:	1a9b      	subs	r3, r3, r2
 8075258:	009a      	lsls	r2, r3, #2
 807525a:	3a04      	subs	r2, #4
 807525c:	3501      	adds	r5, #1
 807525e:	42ae      	cmp	r6, r5
 8075260:	bf38      	it	cc
 8075262:	2200      	movcc	r2, #0
 8075264:	18a3      	adds	r3, r4, r2
 8075266:	50a7      	str	r7, [r4, r2]
 8075268:	b107      	cbz	r7, 807526c <rshift+0x68>
 807526a:	3304      	adds	r3, #4
 807526c:	1b1a      	subs	r2, r3, r4
 807526e:	42a3      	cmp	r3, r4
 8075270:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8075274:	bf08      	it	eq
 8075276:	2300      	moveq	r3, #0
 8075278:	6102      	str	r2, [r0, #16]
 807527a:	bf08      	it	eq
 807527c:	6143      	streq	r3, [r0, #20]
 807527e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8075282:	f8dc c000 	ldr.w	ip, [ip]
 8075286:	fa0c fc08 	lsl.w	ip, ip, r8
 807528a:	ea4c 0707 	orr.w	r7, ip, r7
 807528e:	f849 7b04 	str.w	r7, [r9], #4
 8075292:	f85e 7b04 	ldr.w	r7, [lr], #4
 8075296:	40cf      	lsrs	r7, r1
 8075298:	e7da      	b.n	8075250 <rshift+0x4c>
 807529a:	f851 cb04 	ldr.w	ip, [r1], #4
 807529e:	f847 cf04 	str.w	ip, [r7, #4]!
 80752a2:	e7c3      	b.n	807522c <rshift+0x28>
 80752a4:	4623      	mov	r3, r4
 80752a6:	e7e1      	b.n	807526c <rshift+0x68>

080752a8 <__hexdig_fun>:
 80752a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80752ac:	2b09      	cmp	r3, #9
 80752ae:	d802      	bhi.n	80752b6 <__hexdig_fun+0xe>
 80752b0:	3820      	subs	r0, #32
 80752b2:	b2c0      	uxtb	r0, r0
 80752b4:	4770      	bx	lr
 80752b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80752ba:	2b05      	cmp	r3, #5
 80752bc:	d801      	bhi.n	80752c2 <__hexdig_fun+0x1a>
 80752be:	3847      	subs	r0, #71	; 0x47
 80752c0:	e7f7      	b.n	80752b2 <__hexdig_fun+0xa>
 80752c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80752c6:	2b05      	cmp	r3, #5
 80752c8:	d801      	bhi.n	80752ce <__hexdig_fun+0x26>
 80752ca:	3827      	subs	r0, #39	; 0x27
 80752cc:	e7f1      	b.n	80752b2 <__hexdig_fun+0xa>
 80752ce:	2000      	movs	r0, #0
 80752d0:	4770      	bx	lr
	...

080752d4 <__gethex>:
 80752d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80752d8:	ed2d 8b02 	vpush	{d8}
 80752dc:	b089      	sub	sp, #36	; 0x24
 80752de:	ee08 0a10 	vmov	s16, r0
 80752e2:	9304      	str	r3, [sp, #16]
 80752e4:	4bbc      	ldr	r3, [pc, #752]	; (80755d8 <__gethex+0x304>)
 80752e6:	681b      	ldr	r3, [r3, #0]
 80752e8:	9301      	str	r3, [sp, #4]
 80752ea:	4618      	mov	r0, r3
 80752ec:	468b      	mov	fp, r1
 80752ee:	4690      	mov	r8, r2
 80752f0:	f7ea ff80 	bl	80601f4 <strlen>
 80752f4:	9b01      	ldr	r3, [sp, #4]
 80752f6:	f8db 2000 	ldr.w	r2, [fp]
 80752fa:	4403      	add	r3, r0
 80752fc:	4682      	mov	sl, r0
 80752fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8075302:	9305      	str	r3, [sp, #20]
 8075304:	1c93      	adds	r3, r2, #2
 8075306:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 807530a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 807530e:	32fe      	adds	r2, #254	; 0xfe
 8075310:	18d1      	adds	r1, r2, r3
 8075312:	461f      	mov	r7, r3
 8075314:	f813 0b01 	ldrb.w	r0, [r3], #1
 8075318:	9100      	str	r1, [sp, #0]
 807531a:	2830      	cmp	r0, #48	; 0x30
 807531c:	d0f8      	beq.n	8075310 <__gethex+0x3c>
 807531e:	f7ff ffc3 	bl	80752a8 <__hexdig_fun>
 8075322:	4604      	mov	r4, r0
 8075324:	2800      	cmp	r0, #0
 8075326:	d13a      	bne.n	807539e <__gethex+0xca>
 8075328:	9901      	ldr	r1, [sp, #4]
 807532a:	4652      	mov	r2, sl
 807532c:	4638      	mov	r0, r7
 807532e:	f7fe f946 	bl	80735be <strncmp>
 8075332:	4605      	mov	r5, r0
 8075334:	2800      	cmp	r0, #0
 8075336:	d168      	bne.n	807540a <__gethex+0x136>
 8075338:	f817 000a 	ldrb.w	r0, [r7, sl]
 807533c:	eb07 060a 	add.w	r6, r7, sl
 8075340:	f7ff ffb2 	bl	80752a8 <__hexdig_fun>
 8075344:	2800      	cmp	r0, #0
 8075346:	d062      	beq.n	807540e <__gethex+0x13a>
 8075348:	4633      	mov	r3, r6
 807534a:	7818      	ldrb	r0, [r3, #0]
 807534c:	2830      	cmp	r0, #48	; 0x30
 807534e:	461f      	mov	r7, r3
 8075350:	f103 0301 	add.w	r3, r3, #1
 8075354:	d0f9      	beq.n	807534a <__gethex+0x76>
 8075356:	f7ff ffa7 	bl	80752a8 <__hexdig_fun>
 807535a:	2301      	movs	r3, #1
 807535c:	fab0 f480 	clz	r4, r0
 8075360:	0964      	lsrs	r4, r4, #5
 8075362:	4635      	mov	r5, r6
 8075364:	9300      	str	r3, [sp, #0]
 8075366:	463a      	mov	r2, r7
 8075368:	4616      	mov	r6, r2
 807536a:	3201      	adds	r2, #1
 807536c:	7830      	ldrb	r0, [r6, #0]
 807536e:	f7ff ff9b 	bl	80752a8 <__hexdig_fun>
 8075372:	2800      	cmp	r0, #0
 8075374:	d1f8      	bne.n	8075368 <__gethex+0x94>
 8075376:	9901      	ldr	r1, [sp, #4]
 8075378:	4652      	mov	r2, sl
 807537a:	4630      	mov	r0, r6
 807537c:	f7fe f91f 	bl	80735be <strncmp>
 8075380:	b980      	cbnz	r0, 80753a4 <__gethex+0xd0>
 8075382:	b94d      	cbnz	r5, 8075398 <__gethex+0xc4>
 8075384:	eb06 050a 	add.w	r5, r6, sl
 8075388:	462a      	mov	r2, r5
 807538a:	4616      	mov	r6, r2
 807538c:	3201      	adds	r2, #1
 807538e:	7830      	ldrb	r0, [r6, #0]
 8075390:	f7ff ff8a 	bl	80752a8 <__hexdig_fun>
 8075394:	2800      	cmp	r0, #0
 8075396:	d1f8      	bne.n	807538a <__gethex+0xb6>
 8075398:	1bad      	subs	r5, r5, r6
 807539a:	00ad      	lsls	r5, r5, #2
 807539c:	e004      	b.n	80753a8 <__gethex+0xd4>
 807539e:	2400      	movs	r4, #0
 80753a0:	4625      	mov	r5, r4
 80753a2:	e7e0      	b.n	8075366 <__gethex+0x92>
 80753a4:	2d00      	cmp	r5, #0
 80753a6:	d1f7      	bne.n	8075398 <__gethex+0xc4>
 80753a8:	7833      	ldrb	r3, [r6, #0]
 80753aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80753ae:	2b50      	cmp	r3, #80	; 0x50
 80753b0:	d13b      	bne.n	807542a <__gethex+0x156>
 80753b2:	7873      	ldrb	r3, [r6, #1]
 80753b4:	2b2b      	cmp	r3, #43	; 0x2b
 80753b6:	d02c      	beq.n	8075412 <__gethex+0x13e>
 80753b8:	2b2d      	cmp	r3, #45	; 0x2d
 80753ba:	d02e      	beq.n	807541a <__gethex+0x146>
 80753bc:	1c71      	adds	r1, r6, #1
 80753be:	f04f 0900 	mov.w	r9, #0
 80753c2:	7808      	ldrb	r0, [r1, #0]
 80753c4:	f7ff ff70 	bl	80752a8 <__hexdig_fun>
 80753c8:	1e43      	subs	r3, r0, #1
 80753ca:	b2db      	uxtb	r3, r3
 80753cc:	2b18      	cmp	r3, #24
 80753ce:	d82c      	bhi.n	807542a <__gethex+0x156>
 80753d0:	f1a0 0210 	sub.w	r2, r0, #16
 80753d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80753d8:	f7ff ff66 	bl	80752a8 <__hexdig_fun>
 80753dc:	1e43      	subs	r3, r0, #1
 80753de:	b2db      	uxtb	r3, r3
 80753e0:	2b18      	cmp	r3, #24
 80753e2:	d91d      	bls.n	8075420 <__gethex+0x14c>
 80753e4:	f1b9 0f00 	cmp.w	r9, #0
 80753e8:	d000      	beq.n	80753ec <__gethex+0x118>
 80753ea:	4252      	negs	r2, r2
 80753ec:	4415      	add	r5, r2
 80753ee:	f8cb 1000 	str.w	r1, [fp]
 80753f2:	b1e4      	cbz	r4, 807542e <__gethex+0x15a>
 80753f4:	9b00      	ldr	r3, [sp, #0]
 80753f6:	2b00      	cmp	r3, #0
 80753f8:	bf14      	ite	ne
 80753fa:	2700      	movne	r7, #0
 80753fc:	2706      	moveq	r7, #6
 80753fe:	4638      	mov	r0, r7
 8075400:	b009      	add	sp, #36	; 0x24
 8075402:	ecbd 8b02 	vpop	{d8}
 8075406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 807540a:	463e      	mov	r6, r7
 807540c:	4625      	mov	r5, r4
 807540e:	2401      	movs	r4, #1
 8075410:	e7ca      	b.n	80753a8 <__gethex+0xd4>
 8075412:	f04f 0900 	mov.w	r9, #0
 8075416:	1cb1      	adds	r1, r6, #2
 8075418:	e7d3      	b.n	80753c2 <__gethex+0xee>
 807541a:	f04f 0901 	mov.w	r9, #1
 807541e:	e7fa      	b.n	8075416 <__gethex+0x142>
 8075420:	230a      	movs	r3, #10
 8075422:	fb03 0202 	mla	r2, r3, r2, r0
 8075426:	3a10      	subs	r2, #16
 8075428:	e7d4      	b.n	80753d4 <__gethex+0x100>
 807542a:	4631      	mov	r1, r6
 807542c:	e7df      	b.n	80753ee <__gethex+0x11a>
 807542e:	1bf3      	subs	r3, r6, r7
 8075430:	3b01      	subs	r3, #1
 8075432:	4621      	mov	r1, r4
 8075434:	2b07      	cmp	r3, #7
 8075436:	dc0b      	bgt.n	8075450 <__gethex+0x17c>
 8075438:	ee18 0a10 	vmov	r0, s16
 807543c:	f000 fa8e 	bl	807595c <_Balloc>
 8075440:	4604      	mov	r4, r0
 8075442:	b940      	cbnz	r0, 8075456 <__gethex+0x182>
 8075444:	4b65      	ldr	r3, [pc, #404]	; (80755dc <__gethex+0x308>)
 8075446:	4602      	mov	r2, r0
 8075448:	21de      	movs	r1, #222	; 0xde
 807544a:	4865      	ldr	r0, [pc, #404]	; (80755e0 <__gethex+0x30c>)
 807544c:	f001 fb3e 	bl	8076acc <__assert_func>
 8075450:	3101      	adds	r1, #1
 8075452:	105b      	asrs	r3, r3, #1
 8075454:	e7ee      	b.n	8075434 <__gethex+0x160>
 8075456:	f100 0914 	add.w	r9, r0, #20
 807545a:	f04f 0b00 	mov.w	fp, #0
 807545e:	f1ca 0301 	rsb	r3, sl, #1
 8075462:	f8cd 9008 	str.w	r9, [sp, #8]
 8075466:	f8cd b000 	str.w	fp, [sp]
 807546a:	9306      	str	r3, [sp, #24]
 807546c:	42b7      	cmp	r7, r6
 807546e:	d340      	bcc.n	80754f2 <__gethex+0x21e>
 8075470:	9802      	ldr	r0, [sp, #8]
 8075472:	9b00      	ldr	r3, [sp, #0]
 8075474:	f840 3b04 	str.w	r3, [r0], #4
 8075478:	eba0 0009 	sub.w	r0, r0, r9
 807547c:	1080      	asrs	r0, r0, #2
 807547e:	0146      	lsls	r6, r0, #5
 8075480:	6120      	str	r0, [r4, #16]
 8075482:	4618      	mov	r0, r3
 8075484:	f000 fb60 	bl	8075b48 <__hi0bits>
 8075488:	1a30      	subs	r0, r6, r0
 807548a:	f8d8 6000 	ldr.w	r6, [r8]
 807548e:	42b0      	cmp	r0, r6
 8075490:	dd63      	ble.n	807555a <__gethex+0x286>
 8075492:	1b87      	subs	r7, r0, r6
 8075494:	4639      	mov	r1, r7
 8075496:	4620      	mov	r0, r4
 8075498:	f000 fefa 	bl	8076290 <__any_on>
 807549c:	4682      	mov	sl, r0
 807549e:	b1a8      	cbz	r0, 80754cc <__gethex+0x1f8>
 80754a0:	1e7b      	subs	r3, r7, #1
 80754a2:	1159      	asrs	r1, r3, #5
 80754a4:	f003 021f 	and.w	r2, r3, #31
 80754a8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80754ac:	f04f 0a01 	mov.w	sl, #1
 80754b0:	fa0a f202 	lsl.w	r2, sl, r2
 80754b4:	420a      	tst	r2, r1
 80754b6:	d009      	beq.n	80754cc <__gethex+0x1f8>
 80754b8:	4553      	cmp	r3, sl
 80754ba:	dd05      	ble.n	80754c8 <__gethex+0x1f4>
 80754bc:	1eb9      	subs	r1, r7, #2
 80754be:	4620      	mov	r0, r4
 80754c0:	f000 fee6 	bl	8076290 <__any_on>
 80754c4:	2800      	cmp	r0, #0
 80754c6:	d145      	bne.n	8075554 <__gethex+0x280>
 80754c8:	f04f 0a02 	mov.w	sl, #2
 80754cc:	4639      	mov	r1, r7
 80754ce:	4620      	mov	r0, r4
 80754d0:	f7ff fe98 	bl	8075204 <rshift>
 80754d4:	443d      	add	r5, r7
 80754d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80754da:	42ab      	cmp	r3, r5
 80754dc:	da4c      	bge.n	8075578 <__gethex+0x2a4>
 80754de:	ee18 0a10 	vmov	r0, s16
 80754e2:	4621      	mov	r1, r4
 80754e4:	f000 fa7a 	bl	80759dc <_Bfree>
 80754e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80754ea:	2300      	movs	r3, #0
 80754ec:	6013      	str	r3, [r2, #0]
 80754ee:	27a3      	movs	r7, #163	; 0xa3
 80754f0:	e785      	b.n	80753fe <__gethex+0x12a>
 80754f2:	1e73      	subs	r3, r6, #1
 80754f4:	9a05      	ldr	r2, [sp, #20]
 80754f6:	9303      	str	r3, [sp, #12]
 80754f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80754fc:	4293      	cmp	r3, r2
 80754fe:	d019      	beq.n	8075534 <__gethex+0x260>
 8075500:	f1bb 0f20 	cmp.w	fp, #32
 8075504:	d107      	bne.n	8075516 <__gethex+0x242>
 8075506:	9b02      	ldr	r3, [sp, #8]
 8075508:	9a00      	ldr	r2, [sp, #0]
 807550a:	f843 2b04 	str.w	r2, [r3], #4
 807550e:	9302      	str	r3, [sp, #8]
 8075510:	2300      	movs	r3, #0
 8075512:	9300      	str	r3, [sp, #0]
 8075514:	469b      	mov	fp, r3
 8075516:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 807551a:	f7ff fec5 	bl	80752a8 <__hexdig_fun>
 807551e:	9b00      	ldr	r3, [sp, #0]
 8075520:	f000 000f 	and.w	r0, r0, #15
 8075524:	fa00 f00b 	lsl.w	r0, r0, fp
 8075528:	4303      	orrs	r3, r0
 807552a:	9300      	str	r3, [sp, #0]
 807552c:	f10b 0b04 	add.w	fp, fp, #4
 8075530:	9b03      	ldr	r3, [sp, #12]
 8075532:	e00d      	b.n	8075550 <__gethex+0x27c>
 8075534:	9b03      	ldr	r3, [sp, #12]
 8075536:	9a06      	ldr	r2, [sp, #24]
 8075538:	4413      	add	r3, r2
 807553a:	42bb      	cmp	r3, r7
 807553c:	d3e0      	bcc.n	8075500 <__gethex+0x22c>
 807553e:	4618      	mov	r0, r3
 8075540:	9901      	ldr	r1, [sp, #4]
 8075542:	9307      	str	r3, [sp, #28]
 8075544:	4652      	mov	r2, sl
 8075546:	f7fe f83a 	bl	80735be <strncmp>
 807554a:	9b07      	ldr	r3, [sp, #28]
 807554c:	2800      	cmp	r0, #0
 807554e:	d1d7      	bne.n	8075500 <__gethex+0x22c>
 8075550:	461e      	mov	r6, r3
 8075552:	e78b      	b.n	807546c <__gethex+0x198>
 8075554:	f04f 0a03 	mov.w	sl, #3
 8075558:	e7b8      	b.n	80754cc <__gethex+0x1f8>
 807555a:	da0a      	bge.n	8075572 <__gethex+0x29e>
 807555c:	1a37      	subs	r7, r6, r0
 807555e:	4621      	mov	r1, r4
 8075560:	ee18 0a10 	vmov	r0, s16
 8075564:	463a      	mov	r2, r7
 8075566:	f000 fc55 	bl	8075e14 <__lshift>
 807556a:	1bed      	subs	r5, r5, r7
 807556c:	4604      	mov	r4, r0
 807556e:	f100 0914 	add.w	r9, r0, #20
 8075572:	f04f 0a00 	mov.w	sl, #0
 8075576:	e7ae      	b.n	80754d6 <__gethex+0x202>
 8075578:	f8d8 0004 	ldr.w	r0, [r8, #4]
 807557c:	42a8      	cmp	r0, r5
 807557e:	dd72      	ble.n	8075666 <__gethex+0x392>
 8075580:	1b45      	subs	r5, r0, r5
 8075582:	42ae      	cmp	r6, r5
 8075584:	dc36      	bgt.n	80755f4 <__gethex+0x320>
 8075586:	f8d8 300c 	ldr.w	r3, [r8, #12]
 807558a:	2b02      	cmp	r3, #2
 807558c:	d02a      	beq.n	80755e4 <__gethex+0x310>
 807558e:	2b03      	cmp	r3, #3
 8075590:	d02c      	beq.n	80755ec <__gethex+0x318>
 8075592:	2b01      	cmp	r3, #1
 8075594:	d115      	bne.n	80755c2 <__gethex+0x2ee>
 8075596:	42ae      	cmp	r6, r5
 8075598:	d113      	bne.n	80755c2 <__gethex+0x2ee>
 807559a:	2e01      	cmp	r6, #1
 807559c:	d10b      	bne.n	80755b6 <__gethex+0x2e2>
 807559e:	9a04      	ldr	r2, [sp, #16]
 80755a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80755a4:	6013      	str	r3, [r2, #0]
 80755a6:	2301      	movs	r3, #1
 80755a8:	6123      	str	r3, [r4, #16]
 80755aa:	f8c9 3000 	str.w	r3, [r9]
 80755ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80755b0:	2762      	movs	r7, #98	; 0x62
 80755b2:	601c      	str	r4, [r3, #0]
 80755b4:	e723      	b.n	80753fe <__gethex+0x12a>
 80755b6:	1e71      	subs	r1, r6, #1
 80755b8:	4620      	mov	r0, r4
 80755ba:	f000 fe69 	bl	8076290 <__any_on>
 80755be:	2800      	cmp	r0, #0
 80755c0:	d1ed      	bne.n	807559e <__gethex+0x2ca>
 80755c2:	ee18 0a10 	vmov	r0, s16
 80755c6:	4621      	mov	r1, r4
 80755c8:	f000 fa08 	bl	80759dc <_Bfree>
 80755cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80755ce:	2300      	movs	r3, #0
 80755d0:	6013      	str	r3, [r2, #0]
 80755d2:	2750      	movs	r7, #80	; 0x50
 80755d4:	e713      	b.n	80753fe <__gethex+0x12a>
 80755d6:	bf00      	nop
 80755d8:	08077870 	.word	0x08077870
 80755dc:	080777f4 	.word	0x080777f4
 80755e0:	08077805 	.word	0x08077805
 80755e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80755e6:	2b00      	cmp	r3, #0
 80755e8:	d1eb      	bne.n	80755c2 <__gethex+0x2ee>
 80755ea:	e7d8      	b.n	807559e <__gethex+0x2ca>
 80755ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80755ee:	2b00      	cmp	r3, #0
 80755f0:	d1d5      	bne.n	807559e <__gethex+0x2ca>
 80755f2:	e7e6      	b.n	80755c2 <__gethex+0x2ee>
 80755f4:	1e6f      	subs	r7, r5, #1
 80755f6:	f1ba 0f00 	cmp.w	sl, #0
 80755fa:	d131      	bne.n	8075660 <__gethex+0x38c>
 80755fc:	b127      	cbz	r7, 8075608 <__gethex+0x334>
 80755fe:	4639      	mov	r1, r7
 8075600:	4620      	mov	r0, r4
 8075602:	f000 fe45 	bl	8076290 <__any_on>
 8075606:	4682      	mov	sl, r0
 8075608:	117b      	asrs	r3, r7, #5
 807560a:	2101      	movs	r1, #1
 807560c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8075610:	f007 071f 	and.w	r7, r7, #31
 8075614:	fa01 f707 	lsl.w	r7, r1, r7
 8075618:	421f      	tst	r7, r3
 807561a:	4629      	mov	r1, r5
 807561c:	4620      	mov	r0, r4
 807561e:	bf18      	it	ne
 8075620:	f04a 0a02 	orrne.w	sl, sl, #2
 8075624:	1b76      	subs	r6, r6, r5
 8075626:	f7ff fded 	bl	8075204 <rshift>
 807562a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 807562e:	2702      	movs	r7, #2
 8075630:	f1ba 0f00 	cmp.w	sl, #0
 8075634:	d048      	beq.n	80756c8 <__gethex+0x3f4>
 8075636:	f8d8 300c 	ldr.w	r3, [r8, #12]
 807563a:	2b02      	cmp	r3, #2
 807563c:	d015      	beq.n	807566a <__gethex+0x396>
 807563e:	2b03      	cmp	r3, #3
 8075640:	d017      	beq.n	8075672 <__gethex+0x39e>
 8075642:	2b01      	cmp	r3, #1
 8075644:	d109      	bne.n	807565a <__gethex+0x386>
 8075646:	f01a 0f02 	tst.w	sl, #2
 807564a:	d006      	beq.n	807565a <__gethex+0x386>
 807564c:	f8d9 0000 	ldr.w	r0, [r9]
 8075650:	ea4a 0a00 	orr.w	sl, sl, r0
 8075654:	f01a 0f01 	tst.w	sl, #1
 8075658:	d10e      	bne.n	8075678 <__gethex+0x3a4>
 807565a:	f047 0710 	orr.w	r7, r7, #16
 807565e:	e033      	b.n	80756c8 <__gethex+0x3f4>
 8075660:	f04f 0a01 	mov.w	sl, #1
 8075664:	e7d0      	b.n	8075608 <__gethex+0x334>
 8075666:	2701      	movs	r7, #1
 8075668:	e7e2      	b.n	8075630 <__gethex+0x35c>
 807566a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 807566c:	f1c3 0301 	rsb	r3, r3, #1
 8075670:	9315      	str	r3, [sp, #84]	; 0x54
 8075672:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8075674:	2b00      	cmp	r3, #0
 8075676:	d0f0      	beq.n	807565a <__gethex+0x386>
 8075678:	f8d4 b010 	ldr.w	fp, [r4, #16]
 807567c:	f104 0314 	add.w	r3, r4, #20
 8075680:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8075684:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8075688:	f04f 0c00 	mov.w	ip, #0
 807568c:	4618      	mov	r0, r3
 807568e:	f853 2b04 	ldr.w	r2, [r3], #4
 8075692:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8075696:	d01c      	beq.n	80756d2 <__gethex+0x3fe>
 8075698:	3201      	adds	r2, #1
 807569a:	6002      	str	r2, [r0, #0]
 807569c:	2f02      	cmp	r7, #2
 807569e:	f104 0314 	add.w	r3, r4, #20
 80756a2:	d13f      	bne.n	8075724 <__gethex+0x450>
 80756a4:	f8d8 2000 	ldr.w	r2, [r8]
 80756a8:	3a01      	subs	r2, #1
 80756aa:	42b2      	cmp	r2, r6
 80756ac:	d10a      	bne.n	80756c4 <__gethex+0x3f0>
 80756ae:	1171      	asrs	r1, r6, #5
 80756b0:	2201      	movs	r2, #1
 80756b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80756b6:	f006 061f 	and.w	r6, r6, #31
 80756ba:	fa02 f606 	lsl.w	r6, r2, r6
 80756be:	421e      	tst	r6, r3
 80756c0:	bf18      	it	ne
 80756c2:	4617      	movne	r7, r2
 80756c4:	f047 0720 	orr.w	r7, r7, #32
 80756c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80756ca:	601c      	str	r4, [r3, #0]
 80756cc:	9b04      	ldr	r3, [sp, #16]
 80756ce:	601d      	str	r5, [r3, #0]
 80756d0:	e695      	b.n	80753fe <__gethex+0x12a>
 80756d2:	4299      	cmp	r1, r3
 80756d4:	f843 cc04 	str.w	ip, [r3, #-4]
 80756d8:	d8d8      	bhi.n	807568c <__gethex+0x3b8>
 80756da:	68a3      	ldr	r3, [r4, #8]
 80756dc:	459b      	cmp	fp, r3
 80756de:	db19      	blt.n	8075714 <__gethex+0x440>
 80756e0:	6861      	ldr	r1, [r4, #4]
 80756e2:	ee18 0a10 	vmov	r0, s16
 80756e6:	3101      	adds	r1, #1
 80756e8:	f000 f938 	bl	807595c <_Balloc>
 80756ec:	4681      	mov	r9, r0
 80756ee:	b918      	cbnz	r0, 80756f8 <__gethex+0x424>
 80756f0:	4b1a      	ldr	r3, [pc, #104]	; (807575c <__gethex+0x488>)
 80756f2:	4602      	mov	r2, r0
 80756f4:	2184      	movs	r1, #132	; 0x84
 80756f6:	e6a8      	b.n	807544a <__gethex+0x176>
 80756f8:	6922      	ldr	r2, [r4, #16]
 80756fa:	3202      	adds	r2, #2
 80756fc:	f104 010c 	add.w	r1, r4, #12
 8075700:	0092      	lsls	r2, r2, #2
 8075702:	300c      	adds	r0, #12
 8075704:	f7fc ff8d 	bl	8072622 <memcpy>
 8075708:	4621      	mov	r1, r4
 807570a:	ee18 0a10 	vmov	r0, s16
 807570e:	f000 f965 	bl	80759dc <_Bfree>
 8075712:	464c      	mov	r4, r9
 8075714:	6923      	ldr	r3, [r4, #16]
 8075716:	1c5a      	adds	r2, r3, #1
 8075718:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 807571c:	6122      	str	r2, [r4, #16]
 807571e:	2201      	movs	r2, #1
 8075720:	615a      	str	r2, [r3, #20]
 8075722:	e7bb      	b.n	807569c <__gethex+0x3c8>
 8075724:	6922      	ldr	r2, [r4, #16]
 8075726:	455a      	cmp	r2, fp
 8075728:	dd0b      	ble.n	8075742 <__gethex+0x46e>
 807572a:	2101      	movs	r1, #1
 807572c:	4620      	mov	r0, r4
 807572e:	f7ff fd69 	bl	8075204 <rshift>
 8075732:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8075736:	3501      	adds	r5, #1
 8075738:	42ab      	cmp	r3, r5
 807573a:	f6ff aed0 	blt.w	80754de <__gethex+0x20a>
 807573e:	2701      	movs	r7, #1
 8075740:	e7c0      	b.n	80756c4 <__gethex+0x3f0>
 8075742:	f016 061f 	ands.w	r6, r6, #31
 8075746:	d0fa      	beq.n	807573e <__gethex+0x46a>
 8075748:	449a      	add	sl, r3
 807574a:	f1c6 0620 	rsb	r6, r6, #32
 807574e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8075752:	f000 f9f9 	bl	8075b48 <__hi0bits>
 8075756:	42b0      	cmp	r0, r6
 8075758:	dbe7      	blt.n	807572a <__gethex+0x456>
 807575a:	e7f0      	b.n	807573e <__gethex+0x46a>
 807575c:	080777f4 	.word	0x080777f4

08075760 <L_shift>:
 8075760:	f1c2 0208 	rsb	r2, r2, #8
 8075764:	0092      	lsls	r2, r2, #2
 8075766:	b570      	push	{r4, r5, r6, lr}
 8075768:	f1c2 0620 	rsb	r6, r2, #32
 807576c:	6843      	ldr	r3, [r0, #4]
 807576e:	6804      	ldr	r4, [r0, #0]
 8075770:	fa03 f506 	lsl.w	r5, r3, r6
 8075774:	432c      	orrs	r4, r5
 8075776:	40d3      	lsrs	r3, r2
 8075778:	6004      	str	r4, [r0, #0]
 807577a:	f840 3f04 	str.w	r3, [r0, #4]!
 807577e:	4288      	cmp	r0, r1
 8075780:	d3f4      	bcc.n	807576c <L_shift+0xc>
 8075782:	bd70      	pop	{r4, r5, r6, pc}

08075784 <__match>:
 8075784:	b530      	push	{r4, r5, lr}
 8075786:	6803      	ldr	r3, [r0, #0]
 8075788:	3301      	adds	r3, #1
 807578a:	f811 4b01 	ldrb.w	r4, [r1], #1
 807578e:	b914      	cbnz	r4, 8075796 <__match+0x12>
 8075790:	6003      	str	r3, [r0, #0]
 8075792:	2001      	movs	r0, #1
 8075794:	bd30      	pop	{r4, r5, pc}
 8075796:	f813 2b01 	ldrb.w	r2, [r3], #1
 807579a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 807579e:	2d19      	cmp	r5, #25
 80757a0:	bf98      	it	ls
 80757a2:	3220      	addls	r2, #32
 80757a4:	42a2      	cmp	r2, r4
 80757a6:	d0f0      	beq.n	807578a <__match+0x6>
 80757a8:	2000      	movs	r0, #0
 80757aa:	e7f3      	b.n	8075794 <__match+0x10>

080757ac <__hexnan>:
 80757ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80757b0:	680b      	ldr	r3, [r1, #0]
 80757b2:	6801      	ldr	r1, [r0, #0]
 80757b4:	115e      	asrs	r6, r3, #5
 80757b6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80757ba:	f013 031f 	ands.w	r3, r3, #31
 80757be:	b087      	sub	sp, #28
 80757c0:	bf18      	it	ne
 80757c2:	3604      	addne	r6, #4
 80757c4:	2500      	movs	r5, #0
 80757c6:	1f37      	subs	r7, r6, #4
 80757c8:	4682      	mov	sl, r0
 80757ca:	4690      	mov	r8, r2
 80757cc:	9301      	str	r3, [sp, #4]
 80757ce:	f846 5c04 	str.w	r5, [r6, #-4]
 80757d2:	46b9      	mov	r9, r7
 80757d4:	463c      	mov	r4, r7
 80757d6:	9502      	str	r5, [sp, #8]
 80757d8:	46ab      	mov	fp, r5
 80757da:	784a      	ldrb	r2, [r1, #1]
 80757dc:	1c4b      	adds	r3, r1, #1
 80757de:	9303      	str	r3, [sp, #12]
 80757e0:	b342      	cbz	r2, 8075834 <__hexnan+0x88>
 80757e2:	4610      	mov	r0, r2
 80757e4:	9105      	str	r1, [sp, #20]
 80757e6:	9204      	str	r2, [sp, #16]
 80757e8:	f7ff fd5e 	bl	80752a8 <__hexdig_fun>
 80757ec:	2800      	cmp	r0, #0
 80757ee:	d14f      	bne.n	8075890 <__hexnan+0xe4>
 80757f0:	9a04      	ldr	r2, [sp, #16]
 80757f2:	9905      	ldr	r1, [sp, #20]
 80757f4:	2a20      	cmp	r2, #32
 80757f6:	d818      	bhi.n	807582a <__hexnan+0x7e>
 80757f8:	9b02      	ldr	r3, [sp, #8]
 80757fa:	459b      	cmp	fp, r3
 80757fc:	dd13      	ble.n	8075826 <__hexnan+0x7a>
 80757fe:	454c      	cmp	r4, r9
 8075800:	d206      	bcs.n	8075810 <__hexnan+0x64>
 8075802:	2d07      	cmp	r5, #7
 8075804:	dc04      	bgt.n	8075810 <__hexnan+0x64>
 8075806:	462a      	mov	r2, r5
 8075808:	4649      	mov	r1, r9
 807580a:	4620      	mov	r0, r4
 807580c:	f7ff ffa8 	bl	8075760 <L_shift>
 8075810:	4544      	cmp	r4, r8
 8075812:	d950      	bls.n	80758b6 <__hexnan+0x10a>
 8075814:	2300      	movs	r3, #0
 8075816:	f1a4 0904 	sub.w	r9, r4, #4
 807581a:	f844 3c04 	str.w	r3, [r4, #-4]
 807581e:	f8cd b008 	str.w	fp, [sp, #8]
 8075822:	464c      	mov	r4, r9
 8075824:	461d      	mov	r5, r3
 8075826:	9903      	ldr	r1, [sp, #12]
 8075828:	e7d7      	b.n	80757da <__hexnan+0x2e>
 807582a:	2a29      	cmp	r2, #41	; 0x29
 807582c:	d156      	bne.n	80758dc <__hexnan+0x130>
 807582e:	3102      	adds	r1, #2
 8075830:	f8ca 1000 	str.w	r1, [sl]
 8075834:	f1bb 0f00 	cmp.w	fp, #0
 8075838:	d050      	beq.n	80758dc <__hexnan+0x130>
 807583a:	454c      	cmp	r4, r9
 807583c:	d206      	bcs.n	807584c <__hexnan+0xa0>
 807583e:	2d07      	cmp	r5, #7
 8075840:	dc04      	bgt.n	807584c <__hexnan+0xa0>
 8075842:	462a      	mov	r2, r5
 8075844:	4649      	mov	r1, r9
 8075846:	4620      	mov	r0, r4
 8075848:	f7ff ff8a 	bl	8075760 <L_shift>
 807584c:	4544      	cmp	r4, r8
 807584e:	d934      	bls.n	80758ba <__hexnan+0x10e>
 8075850:	f1a8 0204 	sub.w	r2, r8, #4
 8075854:	4623      	mov	r3, r4
 8075856:	f853 1b04 	ldr.w	r1, [r3], #4
 807585a:	f842 1f04 	str.w	r1, [r2, #4]!
 807585e:	429f      	cmp	r7, r3
 8075860:	d2f9      	bcs.n	8075856 <__hexnan+0xaa>
 8075862:	1b3b      	subs	r3, r7, r4
 8075864:	f023 0303 	bic.w	r3, r3, #3
 8075868:	3304      	adds	r3, #4
 807586a:	3401      	adds	r4, #1
 807586c:	3e03      	subs	r6, #3
 807586e:	42b4      	cmp	r4, r6
 8075870:	bf88      	it	hi
 8075872:	2304      	movhi	r3, #4
 8075874:	4443      	add	r3, r8
 8075876:	2200      	movs	r2, #0
 8075878:	f843 2b04 	str.w	r2, [r3], #4
 807587c:	429f      	cmp	r7, r3
 807587e:	d2fb      	bcs.n	8075878 <__hexnan+0xcc>
 8075880:	683b      	ldr	r3, [r7, #0]
 8075882:	b91b      	cbnz	r3, 807588c <__hexnan+0xe0>
 8075884:	4547      	cmp	r7, r8
 8075886:	d127      	bne.n	80758d8 <__hexnan+0x12c>
 8075888:	2301      	movs	r3, #1
 807588a:	603b      	str	r3, [r7, #0]
 807588c:	2005      	movs	r0, #5
 807588e:	e026      	b.n	80758de <__hexnan+0x132>
 8075890:	3501      	adds	r5, #1
 8075892:	2d08      	cmp	r5, #8
 8075894:	f10b 0b01 	add.w	fp, fp, #1
 8075898:	dd06      	ble.n	80758a8 <__hexnan+0xfc>
 807589a:	4544      	cmp	r4, r8
 807589c:	d9c3      	bls.n	8075826 <__hexnan+0x7a>
 807589e:	2300      	movs	r3, #0
 80758a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80758a4:	2501      	movs	r5, #1
 80758a6:	3c04      	subs	r4, #4
 80758a8:	6822      	ldr	r2, [r4, #0]
 80758aa:	f000 000f 	and.w	r0, r0, #15
 80758ae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80758b2:	6022      	str	r2, [r4, #0]
 80758b4:	e7b7      	b.n	8075826 <__hexnan+0x7a>
 80758b6:	2508      	movs	r5, #8
 80758b8:	e7b5      	b.n	8075826 <__hexnan+0x7a>
 80758ba:	9b01      	ldr	r3, [sp, #4]
 80758bc:	2b00      	cmp	r3, #0
 80758be:	d0df      	beq.n	8075880 <__hexnan+0xd4>
 80758c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80758c4:	f1c3 0320 	rsb	r3, r3, #32
 80758c8:	fa22 f303 	lsr.w	r3, r2, r3
 80758cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80758d0:	401a      	ands	r2, r3
 80758d2:	f846 2c04 	str.w	r2, [r6, #-4]
 80758d6:	e7d3      	b.n	8075880 <__hexnan+0xd4>
 80758d8:	3f04      	subs	r7, #4
 80758da:	e7d1      	b.n	8075880 <__hexnan+0xd4>
 80758dc:	2004      	movs	r0, #4
 80758de:	b007      	add	sp, #28
 80758e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080758e4 <_localeconv_r>:
 80758e4:	4800      	ldr	r0, [pc, #0]	; (80758e8 <_localeconv_r+0x4>)
 80758e6:	4770      	bx	lr
 80758e8:	20000180 	.word	0x20000180

080758ec <_lseek_r>:
 80758ec:	b538      	push	{r3, r4, r5, lr}
 80758ee:	4d07      	ldr	r5, [pc, #28]	; (807590c <_lseek_r+0x20>)
 80758f0:	4604      	mov	r4, r0
 80758f2:	4608      	mov	r0, r1
 80758f4:	4611      	mov	r1, r2
 80758f6:	2200      	movs	r2, #0
 80758f8:	602a      	str	r2, [r5, #0]
 80758fa:	461a      	mov	r2, r3
 80758fc:	f7ed fdb6 	bl	806346c <_lseek>
 8075900:	1c43      	adds	r3, r0, #1
 8075902:	d102      	bne.n	807590a <_lseek_r+0x1e>
 8075904:	682b      	ldr	r3, [r5, #0]
 8075906:	b103      	cbz	r3, 807590a <_lseek_r+0x1e>
 8075908:	6023      	str	r3, [r4, #0]
 807590a:	bd38      	pop	{r3, r4, r5, pc}
 807590c:	20005d34 	.word	0x20005d34

08075910 <malloc>:
 8075910:	4b02      	ldr	r3, [pc, #8]	; (807591c <malloc+0xc>)
 8075912:	4601      	mov	r1, r0
 8075914:	6818      	ldr	r0, [r3, #0]
 8075916:	f7fc be9b 	b.w	8072650 <_malloc_r>
 807591a:	bf00      	nop
 807591c:	20000028 	.word	0x20000028

08075920 <__ascii_mbtowc>:
 8075920:	b082      	sub	sp, #8
 8075922:	b901      	cbnz	r1, 8075926 <__ascii_mbtowc+0x6>
 8075924:	a901      	add	r1, sp, #4
 8075926:	b142      	cbz	r2, 807593a <__ascii_mbtowc+0x1a>
 8075928:	b14b      	cbz	r3, 807593e <__ascii_mbtowc+0x1e>
 807592a:	7813      	ldrb	r3, [r2, #0]
 807592c:	600b      	str	r3, [r1, #0]
 807592e:	7812      	ldrb	r2, [r2, #0]
 8075930:	1e10      	subs	r0, r2, #0
 8075932:	bf18      	it	ne
 8075934:	2001      	movne	r0, #1
 8075936:	b002      	add	sp, #8
 8075938:	4770      	bx	lr
 807593a:	4610      	mov	r0, r2
 807593c:	e7fb      	b.n	8075936 <__ascii_mbtowc+0x16>
 807593e:	f06f 0001 	mvn.w	r0, #1
 8075942:	e7f8      	b.n	8075936 <__ascii_mbtowc+0x16>

08075944 <__malloc_lock>:
 8075944:	4801      	ldr	r0, [pc, #4]	; (807594c <__malloc_lock+0x8>)
 8075946:	f7fc be6a 	b.w	807261e <__retarget_lock_acquire_recursive>
 807594a:	bf00      	nop
 807594c:	20005d2c 	.word	0x20005d2c

08075950 <__malloc_unlock>:
 8075950:	4801      	ldr	r0, [pc, #4]	; (8075958 <__malloc_unlock+0x8>)
 8075952:	f7fc be65 	b.w	8072620 <__retarget_lock_release_recursive>
 8075956:	bf00      	nop
 8075958:	20005d2c 	.word	0x20005d2c

0807595c <_Balloc>:
 807595c:	b570      	push	{r4, r5, r6, lr}
 807595e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8075960:	4604      	mov	r4, r0
 8075962:	460d      	mov	r5, r1
 8075964:	b976      	cbnz	r6, 8075984 <_Balloc+0x28>
 8075966:	2010      	movs	r0, #16
 8075968:	f7ff ffd2 	bl	8075910 <malloc>
 807596c:	4602      	mov	r2, r0
 807596e:	6260      	str	r0, [r4, #36]	; 0x24
 8075970:	b920      	cbnz	r0, 807597c <_Balloc+0x20>
 8075972:	4b18      	ldr	r3, [pc, #96]	; (80759d4 <_Balloc+0x78>)
 8075974:	4818      	ldr	r0, [pc, #96]	; (80759d8 <_Balloc+0x7c>)
 8075976:	2166      	movs	r1, #102	; 0x66
 8075978:	f001 f8a8 	bl	8076acc <__assert_func>
 807597c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8075980:	6006      	str	r6, [r0, #0]
 8075982:	60c6      	str	r6, [r0, #12]
 8075984:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8075986:	68f3      	ldr	r3, [r6, #12]
 8075988:	b183      	cbz	r3, 80759ac <_Balloc+0x50>
 807598a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 807598c:	68db      	ldr	r3, [r3, #12]
 807598e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8075992:	b9b8      	cbnz	r0, 80759c4 <_Balloc+0x68>
 8075994:	2101      	movs	r1, #1
 8075996:	fa01 f605 	lsl.w	r6, r1, r5
 807599a:	1d72      	adds	r2, r6, #5
 807599c:	0092      	lsls	r2, r2, #2
 807599e:	4620      	mov	r0, r4
 80759a0:	f000 fc97 	bl	80762d2 <_calloc_r>
 80759a4:	b160      	cbz	r0, 80759c0 <_Balloc+0x64>
 80759a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80759aa:	e00e      	b.n	80759ca <_Balloc+0x6e>
 80759ac:	2221      	movs	r2, #33	; 0x21
 80759ae:	2104      	movs	r1, #4
 80759b0:	4620      	mov	r0, r4
 80759b2:	f000 fc8e 	bl	80762d2 <_calloc_r>
 80759b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80759b8:	60f0      	str	r0, [r6, #12]
 80759ba:	68db      	ldr	r3, [r3, #12]
 80759bc:	2b00      	cmp	r3, #0
 80759be:	d1e4      	bne.n	807598a <_Balloc+0x2e>
 80759c0:	2000      	movs	r0, #0
 80759c2:	bd70      	pop	{r4, r5, r6, pc}
 80759c4:	6802      	ldr	r2, [r0, #0]
 80759c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80759ca:	2300      	movs	r3, #0
 80759cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80759d0:	e7f7      	b.n	80759c2 <_Balloc+0x66>
 80759d2:	bf00      	nop
 80759d4:	0807777e 	.word	0x0807777e
 80759d8:	08077884 	.word	0x08077884

080759dc <_Bfree>:
 80759dc:	b570      	push	{r4, r5, r6, lr}
 80759de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80759e0:	4605      	mov	r5, r0
 80759e2:	460c      	mov	r4, r1
 80759e4:	b976      	cbnz	r6, 8075a04 <_Bfree+0x28>
 80759e6:	2010      	movs	r0, #16
 80759e8:	f7ff ff92 	bl	8075910 <malloc>
 80759ec:	4602      	mov	r2, r0
 80759ee:	6268      	str	r0, [r5, #36]	; 0x24
 80759f0:	b920      	cbnz	r0, 80759fc <_Bfree+0x20>
 80759f2:	4b09      	ldr	r3, [pc, #36]	; (8075a18 <_Bfree+0x3c>)
 80759f4:	4809      	ldr	r0, [pc, #36]	; (8075a1c <_Bfree+0x40>)
 80759f6:	218a      	movs	r1, #138	; 0x8a
 80759f8:	f001 f868 	bl	8076acc <__assert_func>
 80759fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8075a00:	6006      	str	r6, [r0, #0]
 8075a02:	60c6      	str	r6, [r0, #12]
 8075a04:	b13c      	cbz	r4, 8075a16 <_Bfree+0x3a>
 8075a06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8075a08:	6862      	ldr	r2, [r4, #4]
 8075a0a:	68db      	ldr	r3, [r3, #12]
 8075a0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8075a10:	6021      	str	r1, [r4, #0]
 8075a12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8075a16:	bd70      	pop	{r4, r5, r6, pc}
 8075a18:	0807777e 	.word	0x0807777e
 8075a1c:	08077884 	.word	0x08077884

08075a20 <__multadd>:
 8075a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8075a24:	690e      	ldr	r6, [r1, #16]
 8075a26:	4607      	mov	r7, r0
 8075a28:	4698      	mov	r8, r3
 8075a2a:	460c      	mov	r4, r1
 8075a2c:	f101 0014 	add.w	r0, r1, #20
 8075a30:	2300      	movs	r3, #0
 8075a32:	6805      	ldr	r5, [r0, #0]
 8075a34:	b2a9      	uxth	r1, r5
 8075a36:	fb02 8101 	mla	r1, r2, r1, r8
 8075a3a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8075a3e:	0c2d      	lsrs	r5, r5, #16
 8075a40:	fb02 c505 	mla	r5, r2, r5, ip
 8075a44:	b289      	uxth	r1, r1
 8075a46:	3301      	adds	r3, #1
 8075a48:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8075a4c:	429e      	cmp	r6, r3
 8075a4e:	f840 1b04 	str.w	r1, [r0], #4
 8075a52:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8075a56:	dcec      	bgt.n	8075a32 <__multadd+0x12>
 8075a58:	f1b8 0f00 	cmp.w	r8, #0
 8075a5c:	d022      	beq.n	8075aa4 <__multadd+0x84>
 8075a5e:	68a3      	ldr	r3, [r4, #8]
 8075a60:	42b3      	cmp	r3, r6
 8075a62:	dc19      	bgt.n	8075a98 <__multadd+0x78>
 8075a64:	6861      	ldr	r1, [r4, #4]
 8075a66:	4638      	mov	r0, r7
 8075a68:	3101      	adds	r1, #1
 8075a6a:	f7ff ff77 	bl	807595c <_Balloc>
 8075a6e:	4605      	mov	r5, r0
 8075a70:	b928      	cbnz	r0, 8075a7e <__multadd+0x5e>
 8075a72:	4602      	mov	r2, r0
 8075a74:	4b0d      	ldr	r3, [pc, #52]	; (8075aac <__multadd+0x8c>)
 8075a76:	480e      	ldr	r0, [pc, #56]	; (8075ab0 <__multadd+0x90>)
 8075a78:	21b5      	movs	r1, #181	; 0xb5
 8075a7a:	f001 f827 	bl	8076acc <__assert_func>
 8075a7e:	6922      	ldr	r2, [r4, #16]
 8075a80:	3202      	adds	r2, #2
 8075a82:	f104 010c 	add.w	r1, r4, #12
 8075a86:	0092      	lsls	r2, r2, #2
 8075a88:	300c      	adds	r0, #12
 8075a8a:	f7fc fdca 	bl	8072622 <memcpy>
 8075a8e:	4621      	mov	r1, r4
 8075a90:	4638      	mov	r0, r7
 8075a92:	f7ff ffa3 	bl	80759dc <_Bfree>
 8075a96:	462c      	mov	r4, r5
 8075a98:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8075a9c:	3601      	adds	r6, #1
 8075a9e:	f8c3 8014 	str.w	r8, [r3, #20]
 8075aa2:	6126      	str	r6, [r4, #16]
 8075aa4:	4620      	mov	r0, r4
 8075aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8075aaa:	bf00      	nop
 8075aac:	080777f4 	.word	0x080777f4
 8075ab0:	08077884 	.word	0x08077884

08075ab4 <__s2b>:
 8075ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8075ab8:	460c      	mov	r4, r1
 8075aba:	4615      	mov	r5, r2
 8075abc:	461f      	mov	r7, r3
 8075abe:	2209      	movs	r2, #9
 8075ac0:	3308      	adds	r3, #8
 8075ac2:	4606      	mov	r6, r0
 8075ac4:	fb93 f3f2 	sdiv	r3, r3, r2
 8075ac8:	2100      	movs	r1, #0
 8075aca:	2201      	movs	r2, #1
 8075acc:	429a      	cmp	r2, r3
 8075ace:	db09      	blt.n	8075ae4 <__s2b+0x30>
 8075ad0:	4630      	mov	r0, r6
 8075ad2:	f7ff ff43 	bl	807595c <_Balloc>
 8075ad6:	b940      	cbnz	r0, 8075aea <__s2b+0x36>
 8075ad8:	4602      	mov	r2, r0
 8075ada:	4b19      	ldr	r3, [pc, #100]	; (8075b40 <__s2b+0x8c>)
 8075adc:	4819      	ldr	r0, [pc, #100]	; (8075b44 <__s2b+0x90>)
 8075ade:	21ce      	movs	r1, #206	; 0xce
 8075ae0:	f000 fff4 	bl	8076acc <__assert_func>
 8075ae4:	0052      	lsls	r2, r2, #1
 8075ae6:	3101      	adds	r1, #1
 8075ae8:	e7f0      	b.n	8075acc <__s2b+0x18>
 8075aea:	9b08      	ldr	r3, [sp, #32]
 8075aec:	6143      	str	r3, [r0, #20]
 8075aee:	2d09      	cmp	r5, #9
 8075af0:	f04f 0301 	mov.w	r3, #1
 8075af4:	6103      	str	r3, [r0, #16]
 8075af6:	dd16      	ble.n	8075b26 <__s2b+0x72>
 8075af8:	f104 0909 	add.w	r9, r4, #9
 8075afc:	46c8      	mov	r8, r9
 8075afe:	442c      	add	r4, r5
 8075b00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8075b04:	4601      	mov	r1, r0
 8075b06:	3b30      	subs	r3, #48	; 0x30
 8075b08:	220a      	movs	r2, #10
 8075b0a:	4630      	mov	r0, r6
 8075b0c:	f7ff ff88 	bl	8075a20 <__multadd>
 8075b10:	45a0      	cmp	r8, r4
 8075b12:	d1f5      	bne.n	8075b00 <__s2b+0x4c>
 8075b14:	f1a5 0408 	sub.w	r4, r5, #8
 8075b18:	444c      	add	r4, r9
 8075b1a:	1b2d      	subs	r5, r5, r4
 8075b1c:	1963      	adds	r3, r4, r5
 8075b1e:	42bb      	cmp	r3, r7
 8075b20:	db04      	blt.n	8075b2c <__s2b+0x78>
 8075b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8075b26:	340a      	adds	r4, #10
 8075b28:	2509      	movs	r5, #9
 8075b2a:	e7f6      	b.n	8075b1a <__s2b+0x66>
 8075b2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8075b30:	4601      	mov	r1, r0
 8075b32:	3b30      	subs	r3, #48	; 0x30
 8075b34:	220a      	movs	r2, #10
 8075b36:	4630      	mov	r0, r6
 8075b38:	f7ff ff72 	bl	8075a20 <__multadd>
 8075b3c:	e7ee      	b.n	8075b1c <__s2b+0x68>
 8075b3e:	bf00      	nop
 8075b40:	080777f4 	.word	0x080777f4
 8075b44:	08077884 	.word	0x08077884

08075b48 <__hi0bits>:
 8075b48:	0c03      	lsrs	r3, r0, #16
 8075b4a:	041b      	lsls	r3, r3, #16
 8075b4c:	b9d3      	cbnz	r3, 8075b84 <__hi0bits+0x3c>
 8075b4e:	0400      	lsls	r0, r0, #16
 8075b50:	2310      	movs	r3, #16
 8075b52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8075b56:	bf04      	itt	eq
 8075b58:	0200      	lsleq	r0, r0, #8
 8075b5a:	3308      	addeq	r3, #8
 8075b5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8075b60:	bf04      	itt	eq
 8075b62:	0100      	lsleq	r0, r0, #4
 8075b64:	3304      	addeq	r3, #4
 8075b66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8075b6a:	bf04      	itt	eq
 8075b6c:	0080      	lsleq	r0, r0, #2
 8075b6e:	3302      	addeq	r3, #2
 8075b70:	2800      	cmp	r0, #0
 8075b72:	db05      	blt.n	8075b80 <__hi0bits+0x38>
 8075b74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8075b78:	f103 0301 	add.w	r3, r3, #1
 8075b7c:	bf08      	it	eq
 8075b7e:	2320      	moveq	r3, #32
 8075b80:	4618      	mov	r0, r3
 8075b82:	4770      	bx	lr
 8075b84:	2300      	movs	r3, #0
 8075b86:	e7e4      	b.n	8075b52 <__hi0bits+0xa>

08075b88 <__lo0bits>:
 8075b88:	6803      	ldr	r3, [r0, #0]
 8075b8a:	f013 0207 	ands.w	r2, r3, #7
 8075b8e:	4601      	mov	r1, r0
 8075b90:	d00b      	beq.n	8075baa <__lo0bits+0x22>
 8075b92:	07da      	lsls	r2, r3, #31
 8075b94:	d424      	bmi.n	8075be0 <__lo0bits+0x58>
 8075b96:	0798      	lsls	r0, r3, #30
 8075b98:	bf49      	itett	mi
 8075b9a:	085b      	lsrmi	r3, r3, #1
 8075b9c:	089b      	lsrpl	r3, r3, #2
 8075b9e:	2001      	movmi	r0, #1
 8075ba0:	600b      	strmi	r3, [r1, #0]
 8075ba2:	bf5c      	itt	pl
 8075ba4:	600b      	strpl	r3, [r1, #0]
 8075ba6:	2002      	movpl	r0, #2
 8075ba8:	4770      	bx	lr
 8075baa:	b298      	uxth	r0, r3
 8075bac:	b9b0      	cbnz	r0, 8075bdc <__lo0bits+0x54>
 8075bae:	0c1b      	lsrs	r3, r3, #16
 8075bb0:	2010      	movs	r0, #16
 8075bb2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8075bb6:	bf04      	itt	eq
 8075bb8:	0a1b      	lsreq	r3, r3, #8
 8075bba:	3008      	addeq	r0, #8
 8075bbc:	071a      	lsls	r2, r3, #28
 8075bbe:	bf04      	itt	eq
 8075bc0:	091b      	lsreq	r3, r3, #4
 8075bc2:	3004      	addeq	r0, #4
 8075bc4:	079a      	lsls	r2, r3, #30
 8075bc6:	bf04      	itt	eq
 8075bc8:	089b      	lsreq	r3, r3, #2
 8075bca:	3002      	addeq	r0, #2
 8075bcc:	07da      	lsls	r2, r3, #31
 8075bce:	d403      	bmi.n	8075bd8 <__lo0bits+0x50>
 8075bd0:	085b      	lsrs	r3, r3, #1
 8075bd2:	f100 0001 	add.w	r0, r0, #1
 8075bd6:	d005      	beq.n	8075be4 <__lo0bits+0x5c>
 8075bd8:	600b      	str	r3, [r1, #0]
 8075bda:	4770      	bx	lr
 8075bdc:	4610      	mov	r0, r2
 8075bde:	e7e8      	b.n	8075bb2 <__lo0bits+0x2a>
 8075be0:	2000      	movs	r0, #0
 8075be2:	4770      	bx	lr
 8075be4:	2020      	movs	r0, #32
 8075be6:	4770      	bx	lr

08075be8 <__i2b>:
 8075be8:	b510      	push	{r4, lr}
 8075bea:	460c      	mov	r4, r1
 8075bec:	2101      	movs	r1, #1
 8075bee:	f7ff feb5 	bl	807595c <_Balloc>
 8075bf2:	4602      	mov	r2, r0
 8075bf4:	b928      	cbnz	r0, 8075c02 <__i2b+0x1a>
 8075bf6:	4b05      	ldr	r3, [pc, #20]	; (8075c0c <__i2b+0x24>)
 8075bf8:	4805      	ldr	r0, [pc, #20]	; (8075c10 <__i2b+0x28>)
 8075bfa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8075bfe:	f000 ff65 	bl	8076acc <__assert_func>
 8075c02:	2301      	movs	r3, #1
 8075c04:	6144      	str	r4, [r0, #20]
 8075c06:	6103      	str	r3, [r0, #16]
 8075c08:	bd10      	pop	{r4, pc}
 8075c0a:	bf00      	nop
 8075c0c:	080777f4 	.word	0x080777f4
 8075c10:	08077884 	.word	0x08077884

08075c14 <__multiply>:
 8075c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8075c18:	4614      	mov	r4, r2
 8075c1a:	690a      	ldr	r2, [r1, #16]
 8075c1c:	6923      	ldr	r3, [r4, #16]
 8075c1e:	429a      	cmp	r2, r3
 8075c20:	bfb8      	it	lt
 8075c22:	460b      	movlt	r3, r1
 8075c24:	460d      	mov	r5, r1
 8075c26:	bfbc      	itt	lt
 8075c28:	4625      	movlt	r5, r4
 8075c2a:	461c      	movlt	r4, r3
 8075c2c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8075c30:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8075c34:	68ab      	ldr	r3, [r5, #8]
 8075c36:	6869      	ldr	r1, [r5, #4]
 8075c38:	eb0a 0709 	add.w	r7, sl, r9
 8075c3c:	42bb      	cmp	r3, r7
 8075c3e:	b085      	sub	sp, #20
 8075c40:	bfb8      	it	lt
 8075c42:	3101      	addlt	r1, #1
 8075c44:	f7ff fe8a 	bl	807595c <_Balloc>
 8075c48:	b930      	cbnz	r0, 8075c58 <__multiply+0x44>
 8075c4a:	4602      	mov	r2, r0
 8075c4c:	4b42      	ldr	r3, [pc, #264]	; (8075d58 <__multiply+0x144>)
 8075c4e:	4843      	ldr	r0, [pc, #268]	; (8075d5c <__multiply+0x148>)
 8075c50:	f240 115d 	movw	r1, #349	; 0x15d
 8075c54:	f000 ff3a 	bl	8076acc <__assert_func>
 8075c58:	f100 0614 	add.w	r6, r0, #20
 8075c5c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8075c60:	4633      	mov	r3, r6
 8075c62:	2200      	movs	r2, #0
 8075c64:	4543      	cmp	r3, r8
 8075c66:	d31e      	bcc.n	8075ca6 <__multiply+0x92>
 8075c68:	f105 0c14 	add.w	ip, r5, #20
 8075c6c:	f104 0314 	add.w	r3, r4, #20
 8075c70:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8075c74:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8075c78:	9202      	str	r2, [sp, #8]
 8075c7a:	ebac 0205 	sub.w	r2, ip, r5
 8075c7e:	3a15      	subs	r2, #21
 8075c80:	f022 0203 	bic.w	r2, r2, #3
 8075c84:	3204      	adds	r2, #4
 8075c86:	f105 0115 	add.w	r1, r5, #21
 8075c8a:	458c      	cmp	ip, r1
 8075c8c:	bf38      	it	cc
 8075c8e:	2204      	movcc	r2, #4
 8075c90:	9201      	str	r2, [sp, #4]
 8075c92:	9a02      	ldr	r2, [sp, #8]
 8075c94:	9303      	str	r3, [sp, #12]
 8075c96:	429a      	cmp	r2, r3
 8075c98:	d808      	bhi.n	8075cac <__multiply+0x98>
 8075c9a:	2f00      	cmp	r7, #0
 8075c9c:	dc55      	bgt.n	8075d4a <__multiply+0x136>
 8075c9e:	6107      	str	r7, [r0, #16]
 8075ca0:	b005      	add	sp, #20
 8075ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8075ca6:	f843 2b04 	str.w	r2, [r3], #4
 8075caa:	e7db      	b.n	8075c64 <__multiply+0x50>
 8075cac:	f8b3 a000 	ldrh.w	sl, [r3]
 8075cb0:	f1ba 0f00 	cmp.w	sl, #0
 8075cb4:	d020      	beq.n	8075cf8 <__multiply+0xe4>
 8075cb6:	f105 0e14 	add.w	lr, r5, #20
 8075cba:	46b1      	mov	r9, r6
 8075cbc:	2200      	movs	r2, #0
 8075cbe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8075cc2:	f8d9 b000 	ldr.w	fp, [r9]
 8075cc6:	b2a1      	uxth	r1, r4
 8075cc8:	fa1f fb8b 	uxth.w	fp, fp
 8075ccc:	fb0a b101 	mla	r1, sl, r1, fp
 8075cd0:	4411      	add	r1, r2
 8075cd2:	f8d9 2000 	ldr.w	r2, [r9]
 8075cd6:	0c24      	lsrs	r4, r4, #16
 8075cd8:	0c12      	lsrs	r2, r2, #16
 8075cda:	fb0a 2404 	mla	r4, sl, r4, r2
 8075cde:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8075ce2:	b289      	uxth	r1, r1
 8075ce4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8075ce8:	45f4      	cmp	ip, lr
 8075cea:	f849 1b04 	str.w	r1, [r9], #4
 8075cee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8075cf2:	d8e4      	bhi.n	8075cbe <__multiply+0xaa>
 8075cf4:	9901      	ldr	r1, [sp, #4]
 8075cf6:	5072      	str	r2, [r6, r1]
 8075cf8:	9a03      	ldr	r2, [sp, #12]
 8075cfa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8075cfe:	3304      	adds	r3, #4
 8075d00:	f1b9 0f00 	cmp.w	r9, #0
 8075d04:	d01f      	beq.n	8075d46 <__multiply+0x132>
 8075d06:	6834      	ldr	r4, [r6, #0]
 8075d08:	f105 0114 	add.w	r1, r5, #20
 8075d0c:	46b6      	mov	lr, r6
 8075d0e:	f04f 0a00 	mov.w	sl, #0
 8075d12:	880a      	ldrh	r2, [r1, #0]
 8075d14:	f8be b002 	ldrh.w	fp, [lr, #2]
 8075d18:	fb09 b202 	mla	r2, r9, r2, fp
 8075d1c:	4492      	add	sl, r2
 8075d1e:	b2a4      	uxth	r4, r4
 8075d20:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8075d24:	f84e 4b04 	str.w	r4, [lr], #4
 8075d28:	f851 4b04 	ldr.w	r4, [r1], #4
 8075d2c:	f8be 2000 	ldrh.w	r2, [lr]
 8075d30:	0c24      	lsrs	r4, r4, #16
 8075d32:	fb09 2404 	mla	r4, r9, r4, r2
 8075d36:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8075d3a:	458c      	cmp	ip, r1
 8075d3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8075d40:	d8e7      	bhi.n	8075d12 <__multiply+0xfe>
 8075d42:	9a01      	ldr	r2, [sp, #4]
 8075d44:	50b4      	str	r4, [r6, r2]
 8075d46:	3604      	adds	r6, #4
 8075d48:	e7a3      	b.n	8075c92 <__multiply+0x7e>
 8075d4a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8075d4e:	2b00      	cmp	r3, #0
 8075d50:	d1a5      	bne.n	8075c9e <__multiply+0x8a>
 8075d52:	3f01      	subs	r7, #1
 8075d54:	e7a1      	b.n	8075c9a <__multiply+0x86>
 8075d56:	bf00      	nop
 8075d58:	080777f4 	.word	0x080777f4
 8075d5c:	08077884 	.word	0x08077884

08075d60 <__pow5mult>:
 8075d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8075d64:	4615      	mov	r5, r2
 8075d66:	f012 0203 	ands.w	r2, r2, #3
 8075d6a:	4606      	mov	r6, r0
 8075d6c:	460f      	mov	r7, r1
 8075d6e:	d007      	beq.n	8075d80 <__pow5mult+0x20>
 8075d70:	4c25      	ldr	r4, [pc, #148]	; (8075e08 <__pow5mult+0xa8>)
 8075d72:	3a01      	subs	r2, #1
 8075d74:	2300      	movs	r3, #0
 8075d76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8075d7a:	f7ff fe51 	bl	8075a20 <__multadd>
 8075d7e:	4607      	mov	r7, r0
 8075d80:	10ad      	asrs	r5, r5, #2
 8075d82:	d03d      	beq.n	8075e00 <__pow5mult+0xa0>
 8075d84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8075d86:	b97c      	cbnz	r4, 8075da8 <__pow5mult+0x48>
 8075d88:	2010      	movs	r0, #16
 8075d8a:	f7ff fdc1 	bl	8075910 <malloc>
 8075d8e:	4602      	mov	r2, r0
 8075d90:	6270      	str	r0, [r6, #36]	; 0x24
 8075d92:	b928      	cbnz	r0, 8075da0 <__pow5mult+0x40>
 8075d94:	4b1d      	ldr	r3, [pc, #116]	; (8075e0c <__pow5mult+0xac>)
 8075d96:	481e      	ldr	r0, [pc, #120]	; (8075e10 <__pow5mult+0xb0>)
 8075d98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8075d9c:	f000 fe96 	bl	8076acc <__assert_func>
 8075da0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8075da4:	6004      	str	r4, [r0, #0]
 8075da6:	60c4      	str	r4, [r0, #12]
 8075da8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8075dac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8075db0:	b94c      	cbnz	r4, 8075dc6 <__pow5mult+0x66>
 8075db2:	f240 2171 	movw	r1, #625	; 0x271
 8075db6:	4630      	mov	r0, r6
 8075db8:	f7ff ff16 	bl	8075be8 <__i2b>
 8075dbc:	2300      	movs	r3, #0
 8075dbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8075dc2:	4604      	mov	r4, r0
 8075dc4:	6003      	str	r3, [r0, #0]
 8075dc6:	f04f 0900 	mov.w	r9, #0
 8075dca:	07eb      	lsls	r3, r5, #31
 8075dcc:	d50a      	bpl.n	8075de4 <__pow5mult+0x84>
 8075dce:	4639      	mov	r1, r7
 8075dd0:	4622      	mov	r2, r4
 8075dd2:	4630      	mov	r0, r6
 8075dd4:	f7ff ff1e 	bl	8075c14 <__multiply>
 8075dd8:	4639      	mov	r1, r7
 8075dda:	4680      	mov	r8, r0
 8075ddc:	4630      	mov	r0, r6
 8075dde:	f7ff fdfd 	bl	80759dc <_Bfree>
 8075de2:	4647      	mov	r7, r8
 8075de4:	106d      	asrs	r5, r5, #1
 8075de6:	d00b      	beq.n	8075e00 <__pow5mult+0xa0>
 8075de8:	6820      	ldr	r0, [r4, #0]
 8075dea:	b938      	cbnz	r0, 8075dfc <__pow5mult+0x9c>
 8075dec:	4622      	mov	r2, r4
 8075dee:	4621      	mov	r1, r4
 8075df0:	4630      	mov	r0, r6
 8075df2:	f7ff ff0f 	bl	8075c14 <__multiply>
 8075df6:	6020      	str	r0, [r4, #0]
 8075df8:	f8c0 9000 	str.w	r9, [r0]
 8075dfc:	4604      	mov	r4, r0
 8075dfe:	e7e4      	b.n	8075dca <__pow5mult+0x6a>
 8075e00:	4638      	mov	r0, r7
 8075e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8075e06:	bf00      	nop
 8075e08:	080779d8 	.word	0x080779d8
 8075e0c:	0807777e 	.word	0x0807777e
 8075e10:	08077884 	.word	0x08077884

08075e14 <__lshift>:
 8075e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8075e18:	460c      	mov	r4, r1
 8075e1a:	6849      	ldr	r1, [r1, #4]
 8075e1c:	6923      	ldr	r3, [r4, #16]
 8075e1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8075e22:	68a3      	ldr	r3, [r4, #8]
 8075e24:	4607      	mov	r7, r0
 8075e26:	4691      	mov	r9, r2
 8075e28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8075e2c:	f108 0601 	add.w	r6, r8, #1
 8075e30:	42b3      	cmp	r3, r6
 8075e32:	db0b      	blt.n	8075e4c <__lshift+0x38>
 8075e34:	4638      	mov	r0, r7
 8075e36:	f7ff fd91 	bl	807595c <_Balloc>
 8075e3a:	4605      	mov	r5, r0
 8075e3c:	b948      	cbnz	r0, 8075e52 <__lshift+0x3e>
 8075e3e:	4602      	mov	r2, r0
 8075e40:	4b28      	ldr	r3, [pc, #160]	; (8075ee4 <__lshift+0xd0>)
 8075e42:	4829      	ldr	r0, [pc, #164]	; (8075ee8 <__lshift+0xd4>)
 8075e44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8075e48:	f000 fe40 	bl	8076acc <__assert_func>
 8075e4c:	3101      	adds	r1, #1
 8075e4e:	005b      	lsls	r3, r3, #1
 8075e50:	e7ee      	b.n	8075e30 <__lshift+0x1c>
 8075e52:	2300      	movs	r3, #0
 8075e54:	f100 0114 	add.w	r1, r0, #20
 8075e58:	f100 0210 	add.w	r2, r0, #16
 8075e5c:	4618      	mov	r0, r3
 8075e5e:	4553      	cmp	r3, sl
 8075e60:	db33      	blt.n	8075eca <__lshift+0xb6>
 8075e62:	6920      	ldr	r0, [r4, #16]
 8075e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8075e68:	f104 0314 	add.w	r3, r4, #20
 8075e6c:	f019 091f 	ands.w	r9, r9, #31
 8075e70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8075e74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8075e78:	d02b      	beq.n	8075ed2 <__lshift+0xbe>
 8075e7a:	f1c9 0e20 	rsb	lr, r9, #32
 8075e7e:	468a      	mov	sl, r1
 8075e80:	2200      	movs	r2, #0
 8075e82:	6818      	ldr	r0, [r3, #0]
 8075e84:	fa00 f009 	lsl.w	r0, r0, r9
 8075e88:	4302      	orrs	r2, r0
 8075e8a:	f84a 2b04 	str.w	r2, [sl], #4
 8075e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8075e92:	459c      	cmp	ip, r3
 8075e94:	fa22 f20e 	lsr.w	r2, r2, lr
 8075e98:	d8f3      	bhi.n	8075e82 <__lshift+0x6e>
 8075e9a:	ebac 0304 	sub.w	r3, ip, r4
 8075e9e:	3b15      	subs	r3, #21
 8075ea0:	f023 0303 	bic.w	r3, r3, #3
 8075ea4:	3304      	adds	r3, #4
 8075ea6:	f104 0015 	add.w	r0, r4, #21
 8075eaa:	4584      	cmp	ip, r0
 8075eac:	bf38      	it	cc
 8075eae:	2304      	movcc	r3, #4
 8075eb0:	50ca      	str	r2, [r1, r3]
 8075eb2:	b10a      	cbz	r2, 8075eb8 <__lshift+0xa4>
 8075eb4:	f108 0602 	add.w	r6, r8, #2
 8075eb8:	3e01      	subs	r6, #1
 8075eba:	4638      	mov	r0, r7
 8075ebc:	612e      	str	r6, [r5, #16]
 8075ebe:	4621      	mov	r1, r4
 8075ec0:	f7ff fd8c 	bl	80759dc <_Bfree>
 8075ec4:	4628      	mov	r0, r5
 8075ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8075eca:	f842 0f04 	str.w	r0, [r2, #4]!
 8075ece:	3301      	adds	r3, #1
 8075ed0:	e7c5      	b.n	8075e5e <__lshift+0x4a>
 8075ed2:	3904      	subs	r1, #4
 8075ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8075ed8:	f841 2f04 	str.w	r2, [r1, #4]!
 8075edc:	459c      	cmp	ip, r3
 8075ede:	d8f9      	bhi.n	8075ed4 <__lshift+0xc0>
 8075ee0:	e7ea      	b.n	8075eb8 <__lshift+0xa4>
 8075ee2:	bf00      	nop
 8075ee4:	080777f4 	.word	0x080777f4
 8075ee8:	08077884 	.word	0x08077884

08075eec <__mcmp>:
 8075eec:	b530      	push	{r4, r5, lr}
 8075eee:	6902      	ldr	r2, [r0, #16]
 8075ef0:	690c      	ldr	r4, [r1, #16]
 8075ef2:	1b12      	subs	r2, r2, r4
 8075ef4:	d10e      	bne.n	8075f14 <__mcmp+0x28>
 8075ef6:	f100 0314 	add.w	r3, r0, #20
 8075efa:	3114      	adds	r1, #20
 8075efc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8075f00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8075f04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8075f08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8075f0c:	42a5      	cmp	r5, r4
 8075f0e:	d003      	beq.n	8075f18 <__mcmp+0x2c>
 8075f10:	d305      	bcc.n	8075f1e <__mcmp+0x32>
 8075f12:	2201      	movs	r2, #1
 8075f14:	4610      	mov	r0, r2
 8075f16:	bd30      	pop	{r4, r5, pc}
 8075f18:	4283      	cmp	r3, r0
 8075f1a:	d3f3      	bcc.n	8075f04 <__mcmp+0x18>
 8075f1c:	e7fa      	b.n	8075f14 <__mcmp+0x28>
 8075f1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8075f22:	e7f7      	b.n	8075f14 <__mcmp+0x28>

08075f24 <__mdiff>:
 8075f24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8075f28:	460c      	mov	r4, r1
 8075f2a:	4606      	mov	r6, r0
 8075f2c:	4611      	mov	r1, r2
 8075f2e:	4620      	mov	r0, r4
 8075f30:	4617      	mov	r7, r2
 8075f32:	f7ff ffdb 	bl	8075eec <__mcmp>
 8075f36:	1e05      	subs	r5, r0, #0
 8075f38:	d110      	bne.n	8075f5c <__mdiff+0x38>
 8075f3a:	4629      	mov	r1, r5
 8075f3c:	4630      	mov	r0, r6
 8075f3e:	f7ff fd0d 	bl	807595c <_Balloc>
 8075f42:	b930      	cbnz	r0, 8075f52 <__mdiff+0x2e>
 8075f44:	4b39      	ldr	r3, [pc, #228]	; (807602c <__mdiff+0x108>)
 8075f46:	4602      	mov	r2, r0
 8075f48:	f240 2132 	movw	r1, #562	; 0x232
 8075f4c:	4838      	ldr	r0, [pc, #224]	; (8076030 <__mdiff+0x10c>)
 8075f4e:	f000 fdbd 	bl	8076acc <__assert_func>
 8075f52:	2301      	movs	r3, #1
 8075f54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8075f58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8075f5c:	bfa4      	itt	ge
 8075f5e:	463b      	movge	r3, r7
 8075f60:	4627      	movge	r7, r4
 8075f62:	4630      	mov	r0, r6
 8075f64:	6879      	ldr	r1, [r7, #4]
 8075f66:	bfa6      	itte	ge
 8075f68:	461c      	movge	r4, r3
 8075f6a:	2500      	movge	r5, #0
 8075f6c:	2501      	movlt	r5, #1
 8075f6e:	f7ff fcf5 	bl	807595c <_Balloc>
 8075f72:	b920      	cbnz	r0, 8075f7e <__mdiff+0x5a>
 8075f74:	4b2d      	ldr	r3, [pc, #180]	; (807602c <__mdiff+0x108>)
 8075f76:	4602      	mov	r2, r0
 8075f78:	f44f 7110 	mov.w	r1, #576	; 0x240
 8075f7c:	e7e6      	b.n	8075f4c <__mdiff+0x28>
 8075f7e:	693e      	ldr	r6, [r7, #16]
 8075f80:	60c5      	str	r5, [r0, #12]
 8075f82:	6925      	ldr	r5, [r4, #16]
 8075f84:	f107 0114 	add.w	r1, r7, #20
 8075f88:	f104 0914 	add.w	r9, r4, #20
 8075f8c:	f100 0e14 	add.w	lr, r0, #20
 8075f90:	f107 0210 	add.w	r2, r7, #16
 8075f94:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8075f98:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8075f9c:	46f2      	mov	sl, lr
 8075f9e:	2700      	movs	r7, #0
 8075fa0:	f859 3b04 	ldr.w	r3, [r9], #4
 8075fa4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8075fa8:	fa1f f883 	uxth.w	r8, r3
 8075fac:	fa17 f78b 	uxtah	r7, r7, fp
 8075fb0:	0c1b      	lsrs	r3, r3, #16
 8075fb2:	eba7 0808 	sub.w	r8, r7, r8
 8075fb6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8075fba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8075fbe:	fa1f f888 	uxth.w	r8, r8
 8075fc2:	141f      	asrs	r7, r3, #16
 8075fc4:	454d      	cmp	r5, r9
 8075fc6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8075fca:	f84a 3b04 	str.w	r3, [sl], #4
 8075fce:	d8e7      	bhi.n	8075fa0 <__mdiff+0x7c>
 8075fd0:	1b2b      	subs	r3, r5, r4
 8075fd2:	3b15      	subs	r3, #21
 8075fd4:	f023 0303 	bic.w	r3, r3, #3
 8075fd8:	3304      	adds	r3, #4
 8075fda:	3415      	adds	r4, #21
 8075fdc:	42a5      	cmp	r5, r4
 8075fde:	bf38      	it	cc
 8075fe0:	2304      	movcc	r3, #4
 8075fe2:	4419      	add	r1, r3
 8075fe4:	4473      	add	r3, lr
 8075fe6:	469e      	mov	lr, r3
 8075fe8:	460d      	mov	r5, r1
 8075fea:	4565      	cmp	r5, ip
 8075fec:	d30e      	bcc.n	807600c <__mdiff+0xe8>
 8075fee:	f10c 0203 	add.w	r2, ip, #3
 8075ff2:	1a52      	subs	r2, r2, r1
 8075ff4:	f022 0203 	bic.w	r2, r2, #3
 8075ff8:	3903      	subs	r1, #3
 8075ffa:	458c      	cmp	ip, r1
 8075ffc:	bf38      	it	cc
 8075ffe:	2200      	movcc	r2, #0
 8076000:	441a      	add	r2, r3
 8076002:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8076006:	b17b      	cbz	r3, 8076028 <__mdiff+0x104>
 8076008:	6106      	str	r6, [r0, #16]
 807600a:	e7a5      	b.n	8075f58 <__mdiff+0x34>
 807600c:	f855 8b04 	ldr.w	r8, [r5], #4
 8076010:	fa17 f488 	uxtah	r4, r7, r8
 8076014:	1422      	asrs	r2, r4, #16
 8076016:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 807601a:	b2a4      	uxth	r4, r4
 807601c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8076020:	f84e 4b04 	str.w	r4, [lr], #4
 8076024:	1417      	asrs	r7, r2, #16
 8076026:	e7e0      	b.n	8075fea <__mdiff+0xc6>
 8076028:	3e01      	subs	r6, #1
 807602a:	e7ea      	b.n	8076002 <__mdiff+0xde>
 807602c:	080777f4 	.word	0x080777f4
 8076030:	08077884 	.word	0x08077884

08076034 <__ulp>:
 8076034:	b082      	sub	sp, #8
 8076036:	ed8d 0b00 	vstr	d0, [sp]
 807603a:	9b01      	ldr	r3, [sp, #4]
 807603c:	4912      	ldr	r1, [pc, #72]	; (8076088 <__ulp+0x54>)
 807603e:	4019      	ands	r1, r3
 8076040:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8076044:	2900      	cmp	r1, #0
 8076046:	dd05      	ble.n	8076054 <__ulp+0x20>
 8076048:	2200      	movs	r2, #0
 807604a:	460b      	mov	r3, r1
 807604c:	ec43 2b10 	vmov	d0, r2, r3
 8076050:	b002      	add	sp, #8
 8076052:	4770      	bx	lr
 8076054:	4249      	negs	r1, r1
 8076056:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 807605a:	ea4f 5021 	mov.w	r0, r1, asr #20
 807605e:	f04f 0200 	mov.w	r2, #0
 8076062:	f04f 0300 	mov.w	r3, #0
 8076066:	da04      	bge.n	8076072 <__ulp+0x3e>
 8076068:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 807606c:	fa41 f300 	asr.w	r3, r1, r0
 8076070:	e7ec      	b.n	807604c <__ulp+0x18>
 8076072:	f1a0 0114 	sub.w	r1, r0, #20
 8076076:	291e      	cmp	r1, #30
 8076078:	bfda      	itte	le
 807607a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 807607e:	fa20 f101 	lsrle.w	r1, r0, r1
 8076082:	2101      	movgt	r1, #1
 8076084:	460a      	mov	r2, r1
 8076086:	e7e1      	b.n	807604c <__ulp+0x18>
 8076088:	7ff00000 	.word	0x7ff00000

0807608c <__b2d>:
 807608c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 807608e:	6905      	ldr	r5, [r0, #16]
 8076090:	f100 0714 	add.w	r7, r0, #20
 8076094:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8076098:	1f2e      	subs	r6, r5, #4
 807609a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 807609e:	4620      	mov	r0, r4
 80760a0:	f7ff fd52 	bl	8075b48 <__hi0bits>
 80760a4:	f1c0 0320 	rsb	r3, r0, #32
 80760a8:	280a      	cmp	r0, #10
 80760aa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8076128 <__b2d+0x9c>
 80760ae:	600b      	str	r3, [r1, #0]
 80760b0:	dc14      	bgt.n	80760dc <__b2d+0x50>
 80760b2:	f1c0 0e0b 	rsb	lr, r0, #11
 80760b6:	fa24 f10e 	lsr.w	r1, r4, lr
 80760ba:	42b7      	cmp	r7, r6
 80760bc:	ea41 030c 	orr.w	r3, r1, ip
 80760c0:	bf34      	ite	cc
 80760c2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80760c6:	2100      	movcs	r1, #0
 80760c8:	3015      	adds	r0, #21
 80760ca:	fa04 f000 	lsl.w	r0, r4, r0
 80760ce:	fa21 f10e 	lsr.w	r1, r1, lr
 80760d2:	ea40 0201 	orr.w	r2, r0, r1
 80760d6:	ec43 2b10 	vmov	d0, r2, r3
 80760da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80760dc:	42b7      	cmp	r7, r6
 80760de:	bf3a      	itte	cc
 80760e0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80760e4:	f1a5 0608 	subcc.w	r6, r5, #8
 80760e8:	2100      	movcs	r1, #0
 80760ea:	380b      	subs	r0, #11
 80760ec:	d017      	beq.n	807611e <__b2d+0x92>
 80760ee:	f1c0 0c20 	rsb	ip, r0, #32
 80760f2:	fa04 f500 	lsl.w	r5, r4, r0
 80760f6:	42be      	cmp	r6, r7
 80760f8:	fa21 f40c 	lsr.w	r4, r1, ip
 80760fc:	ea45 0504 	orr.w	r5, r5, r4
 8076100:	bf8c      	ite	hi
 8076102:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8076106:	2400      	movls	r4, #0
 8076108:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 807610c:	fa01 f000 	lsl.w	r0, r1, r0
 8076110:	fa24 f40c 	lsr.w	r4, r4, ip
 8076114:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8076118:	ea40 0204 	orr.w	r2, r0, r4
 807611c:	e7db      	b.n	80760d6 <__b2d+0x4a>
 807611e:	ea44 030c 	orr.w	r3, r4, ip
 8076122:	460a      	mov	r2, r1
 8076124:	e7d7      	b.n	80760d6 <__b2d+0x4a>
 8076126:	bf00      	nop
 8076128:	3ff00000 	.word	0x3ff00000

0807612c <__d2b>:
 807612c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8076130:	4689      	mov	r9, r1
 8076132:	2101      	movs	r1, #1
 8076134:	ec57 6b10 	vmov	r6, r7, d0
 8076138:	4690      	mov	r8, r2
 807613a:	f7ff fc0f 	bl	807595c <_Balloc>
 807613e:	4604      	mov	r4, r0
 8076140:	b930      	cbnz	r0, 8076150 <__d2b+0x24>
 8076142:	4602      	mov	r2, r0
 8076144:	4b25      	ldr	r3, [pc, #148]	; (80761dc <__d2b+0xb0>)
 8076146:	4826      	ldr	r0, [pc, #152]	; (80761e0 <__d2b+0xb4>)
 8076148:	f240 310a 	movw	r1, #778	; 0x30a
 807614c:	f000 fcbe 	bl	8076acc <__assert_func>
 8076150:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8076154:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8076158:	bb35      	cbnz	r5, 80761a8 <__d2b+0x7c>
 807615a:	2e00      	cmp	r6, #0
 807615c:	9301      	str	r3, [sp, #4]
 807615e:	d028      	beq.n	80761b2 <__d2b+0x86>
 8076160:	4668      	mov	r0, sp
 8076162:	9600      	str	r6, [sp, #0]
 8076164:	f7ff fd10 	bl	8075b88 <__lo0bits>
 8076168:	9900      	ldr	r1, [sp, #0]
 807616a:	b300      	cbz	r0, 80761ae <__d2b+0x82>
 807616c:	9a01      	ldr	r2, [sp, #4]
 807616e:	f1c0 0320 	rsb	r3, r0, #32
 8076172:	fa02 f303 	lsl.w	r3, r2, r3
 8076176:	430b      	orrs	r3, r1
 8076178:	40c2      	lsrs	r2, r0
 807617a:	6163      	str	r3, [r4, #20]
 807617c:	9201      	str	r2, [sp, #4]
 807617e:	9b01      	ldr	r3, [sp, #4]
 8076180:	61a3      	str	r3, [r4, #24]
 8076182:	2b00      	cmp	r3, #0
 8076184:	bf14      	ite	ne
 8076186:	2202      	movne	r2, #2
 8076188:	2201      	moveq	r2, #1
 807618a:	6122      	str	r2, [r4, #16]
 807618c:	b1d5      	cbz	r5, 80761c4 <__d2b+0x98>
 807618e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8076192:	4405      	add	r5, r0
 8076194:	f8c9 5000 	str.w	r5, [r9]
 8076198:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 807619c:	f8c8 0000 	str.w	r0, [r8]
 80761a0:	4620      	mov	r0, r4
 80761a2:	b003      	add	sp, #12
 80761a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80761a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80761ac:	e7d5      	b.n	807615a <__d2b+0x2e>
 80761ae:	6161      	str	r1, [r4, #20]
 80761b0:	e7e5      	b.n	807617e <__d2b+0x52>
 80761b2:	a801      	add	r0, sp, #4
 80761b4:	f7ff fce8 	bl	8075b88 <__lo0bits>
 80761b8:	9b01      	ldr	r3, [sp, #4]
 80761ba:	6163      	str	r3, [r4, #20]
 80761bc:	2201      	movs	r2, #1
 80761be:	6122      	str	r2, [r4, #16]
 80761c0:	3020      	adds	r0, #32
 80761c2:	e7e3      	b.n	807618c <__d2b+0x60>
 80761c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80761c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80761cc:	f8c9 0000 	str.w	r0, [r9]
 80761d0:	6918      	ldr	r0, [r3, #16]
 80761d2:	f7ff fcb9 	bl	8075b48 <__hi0bits>
 80761d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80761da:	e7df      	b.n	807619c <__d2b+0x70>
 80761dc:	080777f4 	.word	0x080777f4
 80761e0:	08077884 	.word	0x08077884

080761e4 <__ratio>:
 80761e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80761e8:	4688      	mov	r8, r1
 80761ea:	4669      	mov	r1, sp
 80761ec:	4681      	mov	r9, r0
 80761ee:	f7ff ff4d 	bl	807608c <__b2d>
 80761f2:	a901      	add	r1, sp, #4
 80761f4:	4640      	mov	r0, r8
 80761f6:	ec55 4b10 	vmov	r4, r5, d0
 80761fa:	f7ff ff47 	bl	807608c <__b2d>
 80761fe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8076202:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8076206:	eba3 0c02 	sub.w	ip, r3, r2
 807620a:	e9dd 3200 	ldrd	r3, r2, [sp]
 807620e:	1a9b      	subs	r3, r3, r2
 8076210:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8076214:	ec51 0b10 	vmov	r0, r1, d0
 8076218:	2b00      	cmp	r3, #0
 807621a:	bfd6      	itet	le
 807621c:	460a      	movle	r2, r1
 807621e:	462a      	movgt	r2, r5
 8076220:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8076224:	468b      	mov	fp, r1
 8076226:	462f      	mov	r7, r5
 8076228:	bfd4      	ite	le
 807622a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 807622e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8076232:	4620      	mov	r0, r4
 8076234:	ee10 2a10 	vmov	r2, s0
 8076238:	465b      	mov	r3, fp
 807623a:	4639      	mov	r1, r7
 807623c:	f7ea fb1e 	bl	806087c <__aeabi_ddiv>
 8076240:	ec41 0b10 	vmov	d0, r0, r1
 8076244:	b003      	add	sp, #12
 8076246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0807624a <__copybits>:
 807624a:	3901      	subs	r1, #1
 807624c:	b570      	push	{r4, r5, r6, lr}
 807624e:	1149      	asrs	r1, r1, #5
 8076250:	6914      	ldr	r4, [r2, #16]
 8076252:	3101      	adds	r1, #1
 8076254:	f102 0314 	add.w	r3, r2, #20
 8076258:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 807625c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8076260:	1f05      	subs	r5, r0, #4
 8076262:	42a3      	cmp	r3, r4
 8076264:	d30c      	bcc.n	8076280 <__copybits+0x36>
 8076266:	1aa3      	subs	r3, r4, r2
 8076268:	3b11      	subs	r3, #17
 807626a:	f023 0303 	bic.w	r3, r3, #3
 807626e:	3211      	adds	r2, #17
 8076270:	42a2      	cmp	r2, r4
 8076272:	bf88      	it	hi
 8076274:	2300      	movhi	r3, #0
 8076276:	4418      	add	r0, r3
 8076278:	2300      	movs	r3, #0
 807627a:	4288      	cmp	r0, r1
 807627c:	d305      	bcc.n	807628a <__copybits+0x40>
 807627e:	bd70      	pop	{r4, r5, r6, pc}
 8076280:	f853 6b04 	ldr.w	r6, [r3], #4
 8076284:	f845 6f04 	str.w	r6, [r5, #4]!
 8076288:	e7eb      	b.n	8076262 <__copybits+0x18>
 807628a:	f840 3b04 	str.w	r3, [r0], #4
 807628e:	e7f4      	b.n	807627a <__copybits+0x30>

08076290 <__any_on>:
 8076290:	f100 0214 	add.w	r2, r0, #20
 8076294:	6900      	ldr	r0, [r0, #16]
 8076296:	114b      	asrs	r3, r1, #5
 8076298:	4298      	cmp	r0, r3
 807629a:	b510      	push	{r4, lr}
 807629c:	db11      	blt.n	80762c2 <__any_on+0x32>
 807629e:	dd0a      	ble.n	80762b6 <__any_on+0x26>
 80762a0:	f011 011f 	ands.w	r1, r1, #31
 80762a4:	d007      	beq.n	80762b6 <__any_on+0x26>
 80762a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80762aa:	fa24 f001 	lsr.w	r0, r4, r1
 80762ae:	fa00 f101 	lsl.w	r1, r0, r1
 80762b2:	428c      	cmp	r4, r1
 80762b4:	d10b      	bne.n	80762ce <__any_on+0x3e>
 80762b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80762ba:	4293      	cmp	r3, r2
 80762bc:	d803      	bhi.n	80762c6 <__any_on+0x36>
 80762be:	2000      	movs	r0, #0
 80762c0:	bd10      	pop	{r4, pc}
 80762c2:	4603      	mov	r3, r0
 80762c4:	e7f7      	b.n	80762b6 <__any_on+0x26>
 80762c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80762ca:	2900      	cmp	r1, #0
 80762cc:	d0f5      	beq.n	80762ba <__any_on+0x2a>
 80762ce:	2001      	movs	r0, #1
 80762d0:	e7f6      	b.n	80762c0 <__any_on+0x30>

080762d2 <_calloc_r>:
 80762d2:	b513      	push	{r0, r1, r4, lr}
 80762d4:	434a      	muls	r2, r1
 80762d6:	4611      	mov	r1, r2
 80762d8:	9201      	str	r2, [sp, #4]
 80762da:	f7fc f9b9 	bl	8072650 <_malloc_r>
 80762de:	4604      	mov	r4, r0
 80762e0:	b118      	cbz	r0, 80762ea <_calloc_r+0x18>
 80762e2:	9a01      	ldr	r2, [sp, #4]
 80762e4:	2100      	movs	r1, #0
 80762e6:	f7fc f9aa 	bl	807263e <memset>
 80762ea:	4620      	mov	r0, r4
 80762ec:	b002      	add	sp, #8
 80762ee:	bd10      	pop	{r4, pc}

080762f0 <_free_r>:
 80762f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80762f2:	2900      	cmp	r1, #0
 80762f4:	d048      	beq.n	8076388 <_free_r+0x98>
 80762f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80762fa:	9001      	str	r0, [sp, #4]
 80762fc:	2b00      	cmp	r3, #0
 80762fe:	f1a1 0404 	sub.w	r4, r1, #4
 8076302:	bfb8      	it	lt
 8076304:	18e4      	addlt	r4, r4, r3
 8076306:	f7ff fb1d 	bl	8075944 <__malloc_lock>
 807630a:	4a20      	ldr	r2, [pc, #128]	; (807638c <_free_r+0x9c>)
 807630c:	9801      	ldr	r0, [sp, #4]
 807630e:	6813      	ldr	r3, [r2, #0]
 8076310:	4615      	mov	r5, r2
 8076312:	b933      	cbnz	r3, 8076322 <_free_r+0x32>
 8076314:	6063      	str	r3, [r4, #4]
 8076316:	6014      	str	r4, [r2, #0]
 8076318:	b003      	add	sp, #12
 807631a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 807631e:	f7ff bb17 	b.w	8075950 <__malloc_unlock>
 8076322:	42a3      	cmp	r3, r4
 8076324:	d90b      	bls.n	807633e <_free_r+0x4e>
 8076326:	6821      	ldr	r1, [r4, #0]
 8076328:	1862      	adds	r2, r4, r1
 807632a:	4293      	cmp	r3, r2
 807632c:	bf04      	itt	eq
 807632e:	681a      	ldreq	r2, [r3, #0]
 8076330:	685b      	ldreq	r3, [r3, #4]
 8076332:	6063      	str	r3, [r4, #4]
 8076334:	bf04      	itt	eq
 8076336:	1852      	addeq	r2, r2, r1
 8076338:	6022      	streq	r2, [r4, #0]
 807633a:	602c      	str	r4, [r5, #0]
 807633c:	e7ec      	b.n	8076318 <_free_r+0x28>
 807633e:	461a      	mov	r2, r3
 8076340:	685b      	ldr	r3, [r3, #4]
 8076342:	b10b      	cbz	r3, 8076348 <_free_r+0x58>
 8076344:	42a3      	cmp	r3, r4
 8076346:	d9fa      	bls.n	807633e <_free_r+0x4e>
 8076348:	6811      	ldr	r1, [r2, #0]
 807634a:	1855      	adds	r5, r2, r1
 807634c:	42a5      	cmp	r5, r4
 807634e:	d10b      	bne.n	8076368 <_free_r+0x78>
 8076350:	6824      	ldr	r4, [r4, #0]
 8076352:	4421      	add	r1, r4
 8076354:	1854      	adds	r4, r2, r1
 8076356:	42a3      	cmp	r3, r4
 8076358:	6011      	str	r1, [r2, #0]
 807635a:	d1dd      	bne.n	8076318 <_free_r+0x28>
 807635c:	681c      	ldr	r4, [r3, #0]
 807635e:	685b      	ldr	r3, [r3, #4]
 8076360:	6053      	str	r3, [r2, #4]
 8076362:	4421      	add	r1, r4
 8076364:	6011      	str	r1, [r2, #0]
 8076366:	e7d7      	b.n	8076318 <_free_r+0x28>
 8076368:	d902      	bls.n	8076370 <_free_r+0x80>
 807636a:	230c      	movs	r3, #12
 807636c:	6003      	str	r3, [r0, #0]
 807636e:	e7d3      	b.n	8076318 <_free_r+0x28>
 8076370:	6825      	ldr	r5, [r4, #0]
 8076372:	1961      	adds	r1, r4, r5
 8076374:	428b      	cmp	r3, r1
 8076376:	bf04      	itt	eq
 8076378:	6819      	ldreq	r1, [r3, #0]
 807637a:	685b      	ldreq	r3, [r3, #4]
 807637c:	6063      	str	r3, [r4, #4]
 807637e:	bf04      	itt	eq
 8076380:	1949      	addeq	r1, r1, r5
 8076382:	6021      	streq	r1, [r4, #0]
 8076384:	6054      	str	r4, [r2, #4]
 8076386:	e7c7      	b.n	8076318 <_free_r+0x28>
 8076388:	b003      	add	sp, #12
 807638a:	bd30      	pop	{r4, r5, pc}
 807638c:	20004e28 	.word	0x20004e28

08076390 <__ssputs_r>:
 8076390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8076394:	688e      	ldr	r6, [r1, #8]
 8076396:	429e      	cmp	r6, r3
 8076398:	4682      	mov	sl, r0
 807639a:	460c      	mov	r4, r1
 807639c:	4690      	mov	r8, r2
 807639e:	461f      	mov	r7, r3
 80763a0:	d838      	bhi.n	8076414 <__ssputs_r+0x84>
 80763a2:	898a      	ldrh	r2, [r1, #12]
 80763a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80763a8:	d032      	beq.n	8076410 <__ssputs_r+0x80>
 80763aa:	6825      	ldr	r5, [r4, #0]
 80763ac:	6909      	ldr	r1, [r1, #16]
 80763ae:	eba5 0901 	sub.w	r9, r5, r1
 80763b2:	6965      	ldr	r5, [r4, #20]
 80763b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80763b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80763bc:	3301      	adds	r3, #1
 80763be:	444b      	add	r3, r9
 80763c0:	106d      	asrs	r5, r5, #1
 80763c2:	429d      	cmp	r5, r3
 80763c4:	bf38      	it	cc
 80763c6:	461d      	movcc	r5, r3
 80763c8:	0553      	lsls	r3, r2, #21
 80763ca:	d531      	bpl.n	8076430 <__ssputs_r+0xa0>
 80763cc:	4629      	mov	r1, r5
 80763ce:	f7fc f93f 	bl	8072650 <_malloc_r>
 80763d2:	4606      	mov	r6, r0
 80763d4:	b950      	cbnz	r0, 80763ec <__ssputs_r+0x5c>
 80763d6:	230c      	movs	r3, #12
 80763d8:	f8ca 3000 	str.w	r3, [sl]
 80763dc:	89a3      	ldrh	r3, [r4, #12]
 80763de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80763e2:	81a3      	strh	r3, [r4, #12]
 80763e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80763e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80763ec:	6921      	ldr	r1, [r4, #16]
 80763ee:	464a      	mov	r2, r9
 80763f0:	f7fc f917 	bl	8072622 <memcpy>
 80763f4:	89a3      	ldrh	r3, [r4, #12]
 80763f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80763fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80763fe:	81a3      	strh	r3, [r4, #12]
 8076400:	6126      	str	r6, [r4, #16]
 8076402:	6165      	str	r5, [r4, #20]
 8076404:	444e      	add	r6, r9
 8076406:	eba5 0509 	sub.w	r5, r5, r9
 807640a:	6026      	str	r6, [r4, #0]
 807640c:	60a5      	str	r5, [r4, #8]
 807640e:	463e      	mov	r6, r7
 8076410:	42be      	cmp	r6, r7
 8076412:	d900      	bls.n	8076416 <__ssputs_r+0x86>
 8076414:	463e      	mov	r6, r7
 8076416:	4632      	mov	r2, r6
 8076418:	6820      	ldr	r0, [r4, #0]
 807641a:	4641      	mov	r1, r8
 807641c:	f000 fbea 	bl	8076bf4 <memmove>
 8076420:	68a3      	ldr	r3, [r4, #8]
 8076422:	6822      	ldr	r2, [r4, #0]
 8076424:	1b9b      	subs	r3, r3, r6
 8076426:	4432      	add	r2, r6
 8076428:	60a3      	str	r3, [r4, #8]
 807642a:	6022      	str	r2, [r4, #0]
 807642c:	2000      	movs	r0, #0
 807642e:	e7db      	b.n	80763e8 <__ssputs_r+0x58>
 8076430:	462a      	mov	r2, r5
 8076432:	f000 fbf9 	bl	8076c28 <_realloc_r>
 8076436:	4606      	mov	r6, r0
 8076438:	2800      	cmp	r0, #0
 807643a:	d1e1      	bne.n	8076400 <__ssputs_r+0x70>
 807643c:	6921      	ldr	r1, [r4, #16]
 807643e:	4650      	mov	r0, sl
 8076440:	f7ff ff56 	bl	80762f0 <_free_r>
 8076444:	e7c7      	b.n	80763d6 <__ssputs_r+0x46>
	...

08076448 <_svfiprintf_r>:
 8076448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 807644c:	4698      	mov	r8, r3
 807644e:	898b      	ldrh	r3, [r1, #12]
 8076450:	061b      	lsls	r3, r3, #24
 8076452:	b09d      	sub	sp, #116	; 0x74
 8076454:	4607      	mov	r7, r0
 8076456:	460d      	mov	r5, r1
 8076458:	4614      	mov	r4, r2
 807645a:	d50e      	bpl.n	807647a <_svfiprintf_r+0x32>
 807645c:	690b      	ldr	r3, [r1, #16]
 807645e:	b963      	cbnz	r3, 807647a <_svfiprintf_r+0x32>
 8076460:	2140      	movs	r1, #64	; 0x40
 8076462:	f7fc f8f5 	bl	8072650 <_malloc_r>
 8076466:	6028      	str	r0, [r5, #0]
 8076468:	6128      	str	r0, [r5, #16]
 807646a:	b920      	cbnz	r0, 8076476 <_svfiprintf_r+0x2e>
 807646c:	230c      	movs	r3, #12
 807646e:	603b      	str	r3, [r7, #0]
 8076470:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8076474:	e0d1      	b.n	807661a <_svfiprintf_r+0x1d2>
 8076476:	2340      	movs	r3, #64	; 0x40
 8076478:	616b      	str	r3, [r5, #20]
 807647a:	2300      	movs	r3, #0
 807647c:	9309      	str	r3, [sp, #36]	; 0x24
 807647e:	2320      	movs	r3, #32
 8076480:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8076484:	f8cd 800c 	str.w	r8, [sp, #12]
 8076488:	2330      	movs	r3, #48	; 0x30
 807648a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8076634 <_svfiprintf_r+0x1ec>
 807648e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8076492:	f04f 0901 	mov.w	r9, #1
 8076496:	4623      	mov	r3, r4
 8076498:	469a      	mov	sl, r3
 807649a:	f813 2b01 	ldrb.w	r2, [r3], #1
 807649e:	b10a      	cbz	r2, 80764a4 <_svfiprintf_r+0x5c>
 80764a0:	2a25      	cmp	r2, #37	; 0x25
 80764a2:	d1f9      	bne.n	8076498 <_svfiprintf_r+0x50>
 80764a4:	ebba 0b04 	subs.w	fp, sl, r4
 80764a8:	d00b      	beq.n	80764c2 <_svfiprintf_r+0x7a>
 80764aa:	465b      	mov	r3, fp
 80764ac:	4622      	mov	r2, r4
 80764ae:	4629      	mov	r1, r5
 80764b0:	4638      	mov	r0, r7
 80764b2:	f7ff ff6d 	bl	8076390 <__ssputs_r>
 80764b6:	3001      	adds	r0, #1
 80764b8:	f000 80aa 	beq.w	8076610 <_svfiprintf_r+0x1c8>
 80764bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80764be:	445a      	add	r2, fp
 80764c0:	9209      	str	r2, [sp, #36]	; 0x24
 80764c2:	f89a 3000 	ldrb.w	r3, [sl]
 80764c6:	2b00      	cmp	r3, #0
 80764c8:	f000 80a2 	beq.w	8076610 <_svfiprintf_r+0x1c8>
 80764cc:	2300      	movs	r3, #0
 80764ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80764d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80764d6:	f10a 0a01 	add.w	sl, sl, #1
 80764da:	9304      	str	r3, [sp, #16]
 80764dc:	9307      	str	r3, [sp, #28]
 80764de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80764e2:	931a      	str	r3, [sp, #104]	; 0x68
 80764e4:	4654      	mov	r4, sl
 80764e6:	2205      	movs	r2, #5
 80764e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80764ec:	4851      	ldr	r0, [pc, #324]	; (8076634 <_svfiprintf_r+0x1ec>)
 80764ee:	f7e9 fe8f 	bl	8060210 <memchr>
 80764f2:	9a04      	ldr	r2, [sp, #16]
 80764f4:	b9d8      	cbnz	r0, 807652e <_svfiprintf_r+0xe6>
 80764f6:	06d0      	lsls	r0, r2, #27
 80764f8:	bf44      	itt	mi
 80764fa:	2320      	movmi	r3, #32
 80764fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8076500:	0711      	lsls	r1, r2, #28
 8076502:	bf44      	itt	mi
 8076504:	232b      	movmi	r3, #43	; 0x2b
 8076506:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 807650a:	f89a 3000 	ldrb.w	r3, [sl]
 807650e:	2b2a      	cmp	r3, #42	; 0x2a
 8076510:	d015      	beq.n	807653e <_svfiprintf_r+0xf6>
 8076512:	9a07      	ldr	r2, [sp, #28]
 8076514:	4654      	mov	r4, sl
 8076516:	2000      	movs	r0, #0
 8076518:	f04f 0c0a 	mov.w	ip, #10
 807651c:	4621      	mov	r1, r4
 807651e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8076522:	3b30      	subs	r3, #48	; 0x30
 8076524:	2b09      	cmp	r3, #9
 8076526:	d94e      	bls.n	80765c6 <_svfiprintf_r+0x17e>
 8076528:	b1b0      	cbz	r0, 8076558 <_svfiprintf_r+0x110>
 807652a:	9207      	str	r2, [sp, #28]
 807652c:	e014      	b.n	8076558 <_svfiprintf_r+0x110>
 807652e:	eba0 0308 	sub.w	r3, r0, r8
 8076532:	fa09 f303 	lsl.w	r3, r9, r3
 8076536:	4313      	orrs	r3, r2
 8076538:	9304      	str	r3, [sp, #16]
 807653a:	46a2      	mov	sl, r4
 807653c:	e7d2      	b.n	80764e4 <_svfiprintf_r+0x9c>
 807653e:	9b03      	ldr	r3, [sp, #12]
 8076540:	1d19      	adds	r1, r3, #4
 8076542:	681b      	ldr	r3, [r3, #0]
 8076544:	9103      	str	r1, [sp, #12]
 8076546:	2b00      	cmp	r3, #0
 8076548:	bfbb      	ittet	lt
 807654a:	425b      	neglt	r3, r3
 807654c:	f042 0202 	orrlt.w	r2, r2, #2
 8076550:	9307      	strge	r3, [sp, #28]
 8076552:	9307      	strlt	r3, [sp, #28]
 8076554:	bfb8      	it	lt
 8076556:	9204      	strlt	r2, [sp, #16]
 8076558:	7823      	ldrb	r3, [r4, #0]
 807655a:	2b2e      	cmp	r3, #46	; 0x2e
 807655c:	d10c      	bne.n	8076578 <_svfiprintf_r+0x130>
 807655e:	7863      	ldrb	r3, [r4, #1]
 8076560:	2b2a      	cmp	r3, #42	; 0x2a
 8076562:	d135      	bne.n	80765d0 <_svfiprintf_r+0x188>
 8076564:	9b03      	ldr	r3, [sp, #12]
 8076566:	1d1a      	adds	r2, r3, #4
 8076568:	681b      	ldr	r3, [r3, #0]
 807656a:	9203      	str	r2, [sp, #12]
 807656c:	2b00      	cmp	r3, #0
 807656e:	bfb8      	it	lt
 8076570:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8076574:	3402      	adds	r4, #2
 8076576:	9305      	str	r3, [sp, #20]
 8076578:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8076644 <_svfiprintf_r+0x1fc>
 807657c:	7821      	ldrb	r1, [r4, #0]
 807657e:	2203      	movs	r2, #3
 8076580:	4650      	mov	r0, sl
 8076582:	f7e9 fe45 	bl	8060210 <memchr>
 8076586:	b140      	cbz	r0, 807659a <_svfiprintf_r+0x152>
 8076588:	2340      	movs	r3, #64	; 0x40
 807658a:	eba0 000a 	sub.w	r0, r0, sl
 807658e:	fa03 f000 	lsl.w	r0, r3, r0
 8076592:	9b04      	ldr	r3, [sp, #16]
 8076594:	4303      	orrs	r3, r0
 8076596:	3401      	adds	r4, #1
 8076598:	9304      	str	r3, [sp, #16]
 807659a:	f814 1b01 	ldrb.w	r1, [r4], #1
 807659e:	4826      	ldr	r0, [pc, #152]	; (8076638 <_svfiprintf_r+0x1f0>)
 80765a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80765a4:	2206      	movs	r2, #6
 80765a6:	f7e9 fe33 	bl	8060210 <memchr>
 80765aa:	2800      	cmp	r0, #0
 80765ac:	d038      	beq.n	8076620 <_svfiprintf_r+0x1d8>
 80765ae:	4b23      	ldr	r3, [pc, #140]	; (807663c <_svfiprintf_r+0x1f4>)
 80765b0:	bb1b      	cbnz	r3, 80765fa <_svfiprintf_r+0x1b2>
 80765b2:	9b03      	ldr	r3, [sp, #12]
 80765b4:	3307      	adds	r3, #7
 80765b6:	f023 0307 	bic.w	r3, r3, #7
 80765ba:	3308      	adds	r3, #8
 80765bc:	9303      	str	r3, [sp, #12]
 80765be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80765c0:	4433      	add	r3, r6
 80765c2:	9309      	str	r3, [sp, #36]	; 0x24
 80765c4:	e767      	b.n	8076496 <_svfiprintf_r+0x4e>
 80765c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80765ca:	460c      	mov	r4, r1
 80765cc:	2001      	movs	r0, #1
 80765ce:	e7a5      	b.n	807651c <_svfiprintf_r+0xd4>
 80765d0:	2300      	movs	r3, #0
 80765d2:	3401      	adds	r4, #1
 80765d4:	9305      	str	r3, [sp, #20]
 80765d6:	4619      	mov	r1, r3
 80765d8:	f04f 0c0a 	mov.w	ip, #10
 80765dc:	4620      	mov	r0, r4
 80765de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80765e2:	3a30      	subs	r2, #48	; 0x30
 80765e4:	2a09      	cmp	r2, #9
 80765e6:	d903      	bls.n	80765f0 <_svfiprintf_r+0x1a8>
 80765e8:	2b00      	cmp	r3, #0
 80765ea:	d0c5      	beq.n	8076578 <_svfiprintf_r+0x130>
 80765ec:	9105      	str	r1, [sp, #20]
 80765ee:	e7c3      	b.n	8076578 <_svfiprintf_r+0x130>
 80765f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80765f4:	4604      	mov	r4, r0
 80765f6:	2301      	movs	r3, #1
 80765f8:	e7f0      	b.n	80765dc <_svfiprintf_r+0x194>
 80765fa:	ab03      	add	r3, sp, #12
 80765fc:	9300      	str	r3, [sp, #0]
 80765fe:	462a      	mov	r2, r5
 8076600:	4b0f      	ldr	r3, [pc, #60]	; (8076640 <_svfiprintf_r+0x1f8>)
 8076602:	a904      	add	r1, sp, #16
 8076604:	4638      	mov	r0, r7
 8076606:	f7fc f91d 	bl	8072844 <_printf_float>
 807660a:	1c42      	adds	r2, r0, #1
 807660c:	4606      	mov	r6, r0
 807660e:	d1d6      	bne.n	80765be <_svfiprintf_r+0x176>
 8076610:	89ab      	ldrh	r3, [r5, #12]
 8076612:	065b      	lsls	r3, r3, #25
 8076614:	f53f af2c 	bmi.w	8076470 <_svfiprintf_r+0x28>
 8076618:	9809      	ldr	r0, [sp, #36]	; 0x24
 807661a:	b01d      	add	sp, #116	; 0x74
 807661c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8076620:	ab03      	add	r3, sp, #12
 8076622:	9300      	str	r3, [sp, #0]
 8076624:	462a      	mov	r2, r5
 8076626:	4b06      	ldr	r3, [pc, #24]	; (8076640 <_svfiprintf_r+0x1f8>)
 8076628:	a904      	add	r1, sp, #16
 807662a:	4638      	mov	r0, r7
 807662c:	f7fc fbae 	bl	8072d8c <_printf_i>
 8076630:	e7eb      	b.n	807660a <_svfiprintf_r+0x1c2>
 8076632:	bf00      	nop
 8076634:	080779e4 	.word	0x080779e4
 8076638:	080779ee 	.word	0x080779ee
 807663c:	08072845 	.word	0x08072845
 8076640:	08076391 	.word	0x08076391
 8076644:	080779ea 	.word	0x080779ea

08076648 <__sfputc_r>:
 8076648:	6893      	ldr	r3, [r2, #8]
 807664a:	3b01      	subs	r3, #1
 807664c:	2b00      	cmp	r3, #0
 807664e:	b410      	push	{r4}
 8076650:	6093      	str	r3, [r2, #8]
 8076652:	da08      	bge.n	8076666 <__sfputc_r+0x1e>
 8076654:	6994      	ldr	r4, [r2, #24]
 8076656:	42a3      	cmp	r3, r4
 8076658:	db01      	blt.n	807665e <__sfputc_r+0x16>
 807665a:	290a      	cmp	r1, #10
 807665c:	d103      	bne.n	8076666 <__sfputc_r+0x1e>
 807665e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8076662:	f000 b965 	b.w	8076930 <__swbuf_r>
 8076666:	6813      	ldr	r3, [r2, #0]
 8076668:	1c58      	adds	r0, r3, #1
 807666a:	6010      	str	r0, [r2, #0]
 807666c:	7019      	strb	r1, [r3, #0]
 807666e:	4608      	mov	r0, r1
 8076670:	f85d 4b04 	ldr.w	r4, [sp], #4
 8076674:	4770      	bx	lr

08076676 <__sfputs_r>:
 8076676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8076678:	4606      	mov	r6, r0
 807667a:	460f      	mov	r7, r1
 807667c:	4614      	mov	r4, r2
 807667e:	18d5      	adds	r5, r2, r3
 8076680:	42ac      	cmp	r4, r5
 8076682:	d101      	bne.n	8076688 <__sfputs_r+0x12>
 8076684:	2000      	movs	r0, #0
 8076686:	e007      	b.n	8076698 <__sfputs_r+0x22>
 8076688:	f814 1b01 	ldrb.w	r1, [r4], #1
 807668c:	463a      	mov	r2, r7
 807668e:	4630      	mov	r0, r6
 8076690:	f7ff ffda 	bl	8076648 <__sfputc_r>
 8076694:	1c43      	adds	r3, r0, #1
 8076696:	d1f3      	bne.n	8076680 <__sfputs_r+0xa>
 8076698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0807669c <_vfiprintf_r>:
 807669c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80766a0:	460d      	mov	r5, r1
 80766a2:	b09d      	sub	sp, #116	; 0x74
 80766a4:	4614      	mov	r4, r2
 80766a6:	4698      	mov	r8, r3
 80766a8:	4606      	mov	r6, r0
 80766aa:	b118      	cbz	r0, 80766b4 <_vfiprintf_r+0x18>
 80766ac:	6983      	ldr	r3, [r0, #24]
 80766ae:	b90b      	cbnz	r3, 80766b4 <_vfiprintf_r+0x18>
 80766b0:	f7fb fef2 	bl	8072498 <__sinit>
 80766b4:	4b89      	ldr	r3, [pc, #548]	; (80768dc <_vfiprintf_r+0x240>)
 80766b6:	429d      	cmp	r5, r3
 80766b8:	d11b      	bne.n	80766f2 <_vfiprintf_r+0x56>
 80766ba:	6875      	ldr	r5, [r6, #4]
 80766bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80766be:	07d9      	lsls	r1, r3, #31
 80766c0:	d405      	bmi.n	80766ce <_vfiprintf_r+0x32>
 80766c2:	89ab      	ldrh	r3, [r5, #12]
 80766c4:	059a      	lsls	r2, r3, #22
 80766c6:	d402      	bmi.n	80766ce <_vfiprintf_r+0x32>
 80766c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80766ca:	f7fb ffa8 	bl	807261e <__retarget_lock_acquire_recursive>
 80766ce:	89ab      	ldrh	r3, [r5, #12]
 80766d0:	071b      	lsls	r3, r3, #28
 80766d2:	d501      	bpl.n	80766d8 <_vfiprintf_r+0x3c>
 80766d4:	692b      	ldr	r3, [r5, #16]
 80766d6:	b9eb      	cbnz	r3, 8076714 <_vfiprintf_r+0x78>
 80766d8:	4629      	mov	r1, r5
 80766da:	4630      	mov	r0, r6
 80766dc:	f000 f988 	bl	80769f0 <__swsetup_r>
 80766e0:	b1c0      	cbz	r0, 8076714 <_vfiprintf_r+0x78>
 80766e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80766e4:	07dc      	lsls	r4, r3, #31
 80766e6:	d50e      	bpl.n	8076706 <_vfiprintf_r+0x6a>
 80766e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80766ec:	b01d      	add	sp, #116	; 0x74
 80766ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80766f2:	4b7b      	ldr	r3, [pc, #492]	; (80768e0 <_vfiprintf_r+0x244>)
 80766f4:	429d      	cmp	r5, r3
 80766f6:	d101      	bne.n	80766fc <_vfiprintf_r+0x60>
 80766f8:	68b5      	ldr	r5, [r6, #8]
 80766fa:	e7df      	b.n	80766bc <_vfiprintf_r+0x20>
 80766fc:	4b79      	ldr	r3, [pc, #484]	; (80768e4 <_vfiprintf_r+0x248>)
 80766fe:	429d      	cmp	r5, r3
 8076700:	bf08      	it	eq
 8076702:	68f5      	ldreq	r5, [r6, #12]
 8076704:	e7da      	b.n	80766bc <_vfiprintf_r+0x20>
 8076706:	89ab      	ldrh	r3, [r5, #12]
 8076708:	0598      	lsls	r0, r3, #22
 807670a:	d4ed      	bmi.n	80766e8 <_vfiprintf_r+0x4c>
 807670c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 807670e:	f7fb ff87 	bl	8072620 <__retarget_lock_release_recursive>
 8076712:	e7e9      	b.n	80766e8 <_vfiprintf_r+0x4c>
 8076714:	2300      	movs	r3, #0
 8076716:	9309      	str	r3, [sp, #36]	; 0x24
 8076718:	2320      	movs	r3, #32
 807671a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 807671e:	f8cd 800c 	str.w	r8, [sp, #12]
 8076722:	2330      	movs	r3, #48	; 0x30
 8076724:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80768e8 <_vfiprintf_r+0x24c>
 8076728:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 807672c:	f04f 0901 	mov.w	r9, #1
 8076730:	4623      	mov	r3, r4
 8076732:	469a      	mov	sl, r3
 8076734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8076738:	b10a      	cbz	r2, 807673e <_vfiprintf_r+0xa2>
 807673a:	2a25      	cmp	r2, #37	; 0x25
 807673c:	d1f9      	bne.n	8076732 <_vfiprintf_r+0x96>
 807673e:	ebba 0b04 	subs.w	fp, sl, r4
 8076742:	d00b      	beq.n	807675c <_vfiprintf_r+0xc0>
 8076744:	465b      	mov	r3, fp
 8076746:	4622      	mov	r2, r4
 8076748:	4629      	mov	r1, r5
 807674a:	4630      	mov	r0, r6
 807674c:	f7ff ff93 	bl	8076676 <__sfputs_r>
 8076750:	3001      	adds	r0, #1
 8076752:	f000 80aa 	beq.w	80768aa <_vfiprintf_r+0x20e>
 8076756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8076758:	445a      	add	r2, fp
 807675a:	9209      	str	r2, [sp, #36]	; 0x24
 807675c:	f89a 3000 	ldrb.w	r3, [sl]
 8076760:	2b00      	cmp	r3, #0
 8076762:	f000 80a2 	beq.w	80768aa <_vfiprintf_r+0x20e>
 8076766:	2300      	movs	r3, #0
 8076768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 807676c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8076770:	f10a 0a01 	add.w	sl, sl, #1
 8076774:	9304      	str	r3, [sp, #16]
 8076776:	9307      	str	r3, [sp, #28]
 8076778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 807677c:	931a      	str	r3, [sp, #104]	; 0x68
 807677e:	4654      	mov	r4, sl
 8076780:	2205      	movs	r2, #5
 8076782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8076786:	4858      	ldr	r0, [pc, #352]	; (80768e8 <_vfiprintf_r+0x24c>)
 8076788:	f7e9 fd42 	bl	8060210 <memchr>
 807678c:	9a04      	ldr	r2, [sp, #16]
 807678e:	b9d8      	cbnz	r0, 80767c8 <_vfiprintf_r+0x12c>
 8076790:	06d1      	lsls	r1, r2, #27
 8076792:	bf44      	itt	mi
 8076794:	2320      	movmi	r3, #32
 8076796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 807679a:	0713      	lsls	r3, r2, #28
 807679c:	bf44      	itt	mi
 807679e:	232b      	movmi	r3, #43	; 0x2b
 80767a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80767a4:	f89a 3000 	ldrb.w	r3, [sl]
 80767a8:	2b2a      	cmp	r3, #42	; 0x2a
 80767aa:	d015      	beq.n	80767d8 <_vfiprintf_r+0x13c>
 80767ac:	9a07      	ldr	r2, [sp, #28]
 80767ae:	4654      	mov	r4, sl
 80767b0:	2000      	movs	r0, #0
 80767b2:	f04f 0c0a 	mov.w	ip, #10
 80767b6:	4621      	mov	r1, r4
 80767b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80767bc:	3b30      	subs	r3, #48	; 0x30
 80767be:	2b09      	cmp	r3, #9
 80767c0:	d94e      	bls.n	8076860 <_vfiprintf_r+0x1c4>
 80767c2:	b1b0      	cbz	r0, 80767f2 <_vfiprintf_r+0x156>
 80767c4:	9207      	str	r2, [sp, #28]
 80767c6:	e014      	b.n	80767f2 <_vfiprintf_r+0x156>
 80767c8:	eba0 0308 	sub.w	r3, r0, r8
 80767cc:	fa09 f303 	lsl.w	r3, r9, r3
 80767d0:	4313      	orrs	r3, r2
 80767d2:	9304      	str	r3, [sp, #16]
 80767d4:	46a2      	mov	sl, r4
 80767d6:	e7d2      	b.n	807677e <_vfiprintf_r+0xe2>
 80767d8:	9b03      	ldr	r3, [sp, #12]
 80767da:	1d19      	adds	r1, r3, #4
 80767dc:	681b      	ldr	r3, [r3, #0]
 80767de:	9103      	str	r1, [sp, #12]
 80767e0:	2b00      	cmp	r3, #0
 80767e2:	bfbb      	ittet	lt
 80767e4:	425b      	neglt	r3, r3
 80767e6:	f042 0202 	orrlt.w	r2, r2, #2
 80767ea:	9307      	strge	r3, [sp, #28]
 80767ec:	9307      	strlt	r3, [sp, #28]
 80767ee:	bfb8      	it	lt
 80767f0:	9204      	strlt	r2, [sp, #16]
 80767f2:	7823      	ldrb	r3, [r4, #0]
 80767f4:	2b2e      	cmp	r3, #46	; 0x2e
 80767f6:	d10c      	bne.n	8076812 <_vfiprintf_r+0x176>
 80767f8:	7863      	ldrb	r3, [r4, #1]
 80767fa:	2b2a      	cmp	r3, #42	; 0x2a
 80767fc:	d135      	bne.n	807686a <_vfiprintf_r+0x1ce>
 80767fe:	9b03      	ldr	r3, [sp, #12]
 8076800:	1d1a      	adds	r2, r3, #4
 8076802:	681b      	ldr	r3, [r3, #0]
 8076804:	9203      	str	r2, [sp, #12]
 8076806:	2b00      	cmp	r3, #0
 8076808:	bfb8      	it	lt
 807680a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 807680e:	3402      	adds	r4, #2
 8076810:	9305      	str	r3, [sp, #20]
 8076812:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80768f8 <_vfiprintf_r+0x25c>
 8076816:	7821      	ldrb	r1, [r4, #0]
 8076818:	2203      	movs	r2, #3
 807681a:	4650      	mov	r0, sl
 807681c:	f7e9 fcf8 	bl	8060210 <memchr>
 8076820:	b140      	cbz	r0, 8076834 <_vfiprintf_r+0x198>
 8076822:	2340      	movs	r3, #64	; 0x40
 8076824:	eba0 000a 	sub.w	r0, r0, sl
 8076828:	fa03 f000 	lsl.w	r0, r3, r0
 807682c:	9b04      	ldr	r3, [sp, #16]
 807682e:	4303      	orrs	r3, r0
 8076830:	3401      	adds	r4, #1
 8076832:	9304      	str	r3, [sp, #16]
 8076834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8076838:	482c      	ldr	r0, [pc, #176]	; (80768ec <_vfiprintf_r+0x250>)
 807683a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 807683e:	2206      	movs	r2, #6
 8076840:	f7e9 fce6 	bl	8060210 <memchr>
 8076844:	2800      	cmp	r0, #0
 8076846:	d03f      	beq.n	80768c8 <_vfiprintf_r+0x22c>
 8076848:	4b29      	ldr	r3, [pc, #164]	; (80768f0 <_vfiprintf_r+0x254>)
 807684a:	bb1b      	cbnz	r3, 8076894 <_vfiprintf_r+0x1f8>
 807684c:	9b03      	ldr	r3, [sp, #12]
 807684e:	3307      	adds	r3, #7
 8076850:	f023 0307 	bic.w	r3, r3, #7
 8076854:	3308      	adds	r3, #8
 8076856:	9303      	str	r3, [sp, #12]
 8076858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 807685a:	443b      	add	r3, r7
 807685c:	9309      	str	r3, [sp, #36]	; 0x24
 807685e:	e767      	b.n	8076730 <_vfiprintf_r+0x94>
 8076860:	fb0c 3202 	mla	r2, ip, r2, r3
 8076864:	460c      	mov	r4, r1
 8076866:	2001      	movs	r0, #1
 8076868:	e7a5      	b.n	80767b6 <_vfiprintf_r+0x11a>
 807686a:	2300      	movs	r3, #0
 807686c:	3401      	adds	r4, #1
 807686e:	9305      	str	r3, [sp, #20]
 8076870:	4619      	mov	r1, r3
 8076872:	f04f 0c0a 	mov.w	ip, #10
 8076876:	4620      	mov	r0, r4
 8076878:	f810 2b01 	ldrb.w	r2, [r0], #1
 807687c:	3a30      	subs	r2, #48	; 0x30
 807687e:	2a09      	cmp	r2, #9
 8076880:	d903      	bls.n	807688a <_vfiprintf_r+0x1ee>
 8076882:	2b00      	cmp	r3, #0
 8076884:	d0c5      	beq.n	8076812 <_vfiprintf_r+0x176>
 8076886:	9105      	str	r1, [sp, #20]
 8076888:	e7c3      	b.n	8076812 <_vfiprintf_r+0x176>
 807688a:	fb0c 2101 	mla	r1, ip, r1, r2
 807688e:	4604      	mov	r4, r0
 8076890:	2301      	movs	r3, #1
 8076892:	e7f0      	b.n	8076876 <_vfiprintf_r+0x1da>
 8076894:	ab03      	add	r3, sp, #12
 8076896:	9300      	str	r3, [sp, #0]
 8076898:	462a      	mov	r2, r5
 807689a:	4b16      	ldr	r3, [pc, #88]	; (80768f4 <_vfiprintf_r+0x258>)
 807689c:	a904      	add	r1, sp, #16
 807689e:	4630      	mov	r0, r6
 80768a0:	f7fb ffd0 	bl	8072844 <_printf_float>
 80768a4:	4607      	mov	r7, r0
 80768a6:	1c78      	adds	r0, r7, #1
 80768a8:	d1d6      	bne.n	8076858 <_vfiprintf_r+0x1bc>
 80768aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80768ac:	07d9      	lsls	r1, r3, #31
 80768ae:	d405      	bmi.n	80768bc <_vfiprintf_r+0x220>
 80768b0:	89ab      	ldrh	r3, [r5, #12]
 80768b2:	059a      	lsls	r2, r3, #22
 80768b4:	d402      	bmi.n	80768bc <_vfiprintf_r+0x220>
 80768b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80768b8:	f7fb feb2 	bl	8072620 <__retarget_lock_release_recursive>
 80768bc:	89ab      	ldrh	r3, [r5, #12]
 80768be:	065b      	lsls	r3, r3, #25
 80768c0:	f53f af12 	bmi.w	80766e8 <_vfiprintf_r+0x4c>
 80768c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80768c6:	e711      	b.n	80766ec <_vfiprintf_r+0x50>
 80768c8:	ab03      	add	r3, sp, #12
 80768ca:	9300      	str	r3, [sp, #0]
 80768cc:	462a      	mov	r2, r5
 80768ce:	4b09      	ldr	r3, [pc, #36]	; (80768f4 <_vfiprintf_r+0x258>)
 80768d0:	a904      	add	r1, sp, #16
 80768d2:	4630      	mov	r0, r6
 80768d4:	f7fc fa5a 	bl	8072d8c <_printf_i>
 80768d8:	e7e4      	b.n	80768a4 <_vfiprintf_r+0x208>
 80768da:	bf00      	nop
 80768dc:	080775a0 	.word	0x080775a0
 80768e0:	080775c0 	.word	0x080775c0
 80768e4:	08077580 	.word	0x08077580
 80768e8:	080779e4 	.word	0x080779e4
 80768ec:	080779ee 	.word	0x080779ee
 80768f0:	08072845 	.word	0x08072845
 80768f4:	08076677 	.word	0x08076677
 80768f8:	080779ea 	.word	0x080779ea

080768fc <_read_r>:
 80768fc:	b538      	push	{r3, r4, r5, lr}
 80768fe:	4d07      	ldr	r5, [pc, #28]	; (807691c <_read_r+0x20>)
 8076900:	4604      	mov	r4, r0
 8076902:	4608      	mov	r0, r1
 8076904:	4611      	mov	r1, r2
 8076906:	2200      	movs	r2, #0
 8076908:	602a      	str	r2, [r5, #0]
 807690a:	461a      	mov	r2, r3
 807690c:	f7ec fd4e 	bl	80633ac <_read>
 8076910:	1c43      	adds	r3, r0, #1
 8076912:	d102      	bne.n	807691a <_read_r+0x1e>
 8076914:	682b      	ldr	r3, [r5, #0]
 8076916:	b103      	cbz	r3, 807691a <_read_r+0x1e>
 8076918:	6023      	str	r3, [r4, #0]
 807691a:	bd38      	pop	{r3, r4, r5, pc}
 807691c:	20005d34 	.word	0x20005d34

08076920 <nan>:
 8076920:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8076928 <nan+0x8>
 8076924:	4770      	bx	lr
 8076926:	bf00      	nop
 8076928:	00000000 	.word	0x00000000
 807692c:	7ff80000 	.word	0x7ff80000

08076930 <__swbuf_r>:
 8076930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8076932:	460e      	mov	r6, r1
 8076934:	4614      	mov	r4, r2
 8076936:	4605      	mov	r5, r0
 8076938:	b118      	cbz	r0, 8076942 <__swbuf_r+0x12>
 807693a:	6983      	ldr	r3, [r0, #24]
 807693c:	b90b      	cbnz	r3, 8076942 <__swbuf_r+0x12>
 807693e:	f7fb fdab 	bl	8072498 <__sinit>
 8076942:	4b21      	ldr	r3, [pc, #132]	; (80769c8 <__swbuf_r+0x98>)
 8076944:	429c      	cmp	r4, r3
 8076946:	d12b      	bne.n	80769a0 <__swbuf_r+0x70>
 8076948:	686c      	ldr	r4, [r5, #4]
 807694a:	69a3      	ldr	r3, [r4, #24]
 807694c:	60a3      	str	r3, [r4, #8]
 807694e:	89a3      	ldrh	r3, [r4, #12]
 8076950:	071a      	lsls	r2, r3, #28
 8076952:	d52f      	bpl.n	80769b4 <__swbuf_r+0x84>
 8076954:	6923      	ldr	r3, [r4, #16]
 8076956:	b36b      	cbz	r3, 80769b4 <__swbuf_r+0x84>
 8076958:	6923      	ldr	r3, [r4, #16]
 807695a:	6820      	ldr	r0, [r4, #0]
 807695c:	1ac0      	subs	r0, r0, r3
 807695e:	6963      	ldr	r3, [r4, #20]
 8076960:	b2f6      	uxtb	r6, r6
 8076962:	4283      	cmp	r3, r0
 8076964:	4637      	mov	r7, r6
 8076966:	dc04      	bgt.n	8076972 <__swbuf_r+0x42>
 8076968:	4621      	mov	r1, r4
 807696a:	4628      	mov	r0, r5
 807696c:	f7fe fc0e 	bl	807518c <_fflush_r>
 8076970:	bb30      	cbnz	r0, 80769c0 <__swbuf_r+0x90>
 8076972:	68a3      	ldr	r3, [r4, #8]
 8076974:	3b01      	subs	r3, #1
 8076976:	60a3      	str	r3, [r4, #8]
 8076978:	6823      	ldr	r3, [r4, #0]
 807697a:	1c5a      	adds	r2, r3, #1
 807697c:	6022      	str	r2, [r4, #0]
 807697e:	701e      	strb	r6, [r3, #0]
 8076980:	6963      	ldr	r3, [r4, #20]
 8076982:	3001      	adds	r0, #1
 8076984:	4283      	cmp	r3, r0
 8076986:	d004      	beq.n	8076992 <__swbuf_r+0x62>
 8076988:	89a3      	ldrh	r3, [r4, #12]
 807698a:	07db      	lsls	r3, r3, #31
 807698c:	d506      	bpl.n	807699c <__swbuf_r+0x6c>
 807698e:	2e0a      	cmp	r6, #10
 8076990:	d104      	bne.n	807699c <__swbuf_r+0x6c>
 8076992:	4621      	mov	r1, r4
 8076994:	4628      	mov	r0, r5
 8076996:	f7fe fbf9 	bl	807518c <_fflush_r>
 807699a:	b988      	cbnz	r0, 80769c0 <__swbuf_r+0x90>
 807699c:	4638      	mov	r0, r7
 807699e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80769a0:	4b0a      	ldr	r3, [pc, #40]	; (80769cc <__swbuf_r+0x9c>)
 80769a2:	429c      	cmp	r4, r3
 80769a4:	d101      	bne.n	80769aa <__swbuf_r+0x7a>
 80769a6:	68ac      	ldr	r4, [r5, #8]
 80769a8:	e7cf      	b.n	807694a <__swbuf_r+0x1a>
 80769aa:	4b09      	ldr	r3, [pc, #36]	; (80769d0 <__swbuf_r+0xa0>)
 80769ac:	429c      	cmp	r4, r3
 80769ae:	bf08      	it	eq
 80769b0:	68ec      	ldreq	r4, [r5, #12]
 80769b2:	e7ca      	b.n	807694a <__swbuf_r+0x1a>
 80769b4:	4621      	mov	r1, r4
 80769b6:	4628      	mov	r0, r5
 80769b8:	f000 f81a 	bl	80769f0 <__swsetup_r>
 80769bc:	2800      	cmp	r0, #0
 80769be:	d0cb      	beq.n	8076958 <__swbuf_r+0x28>
 80769c0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80769c4:	e7ea      	b.n	807699c <__swbuf_r+0x6c>
 80769c6:	bf00      	nop
 80769c8:	080775a0 	.word	0x080775a0
 80769cc:	080775c0 	.word	0x080775c0
 80769d0:	08077580 	.word	0x08077580

080769d4 <__ascii_wctomb>:
 80769d4:	b149      	cbz	r1, 80769ea <__ascii_wctomb+0x16>
 80769d6:	2aff      	cmp	r2, #255	; 0xff
 80769d8:	bf85      	ittet	hi
 80769da:	238a      	movhi	r3, #138	; 0x8a
 80769dc:	6003      	strhi	r3, [r0, #0]
 80769de:	700a      	strbls	r2, [r1, #0]
 80769e0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80769e4:	bf98      	it	ls
 80769e6:	2001      	movls	r0, #1
 80769e8:	4770      	bx	lr
 80769ea:	4608      	mov	r0, r1
 80769ec:	4770      	bx	lr
	...

080769f0 <__swsetup_r>:
 80769f0:	4b32      	ldr	r3, [pc, #200]	; (8076abc <__swsetup_r+0xcc>)
 80769f2:	b570      	push	{r4, r5, r6, lr}
 80769f4:	681d      	ldr	r5, [r3, #0]
 80769f6:	4606      	mov	r6, r0
 80769f8:	460c      	mov	r4, r1
 80769fa:	b125      	cbz	r5, 8076a06 <__swsetup_r+0x16>
 80769fc:	69ab      	ldr	r3, [r5, #24]
 80769fe:	b913      	cbnz	r3, 8076a06 <__swsetup_r+0x16>
 8076a00:	4628      	mov	r0, r5
 8076a02:	f7fb fd49 	bl	8072498 <__sinit>
 8076a06:	4b2e      	ldr	r3, [pc, #184]	; (8076ac0 <__swsetup_r+0xd0>)
 8076a08:	429c      	cmp	r4, r3
 8076a0a:	d10f      	bne.n	8076a2c <__swsetup_r+0x3c>
 8076a0c:	686c      	ldr	r4, [r5, #4]
 8076a0e:	89a3      	ldrh	r3, [r4, #12]
 8076a10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8076a14:	0719      	lsls	r1, r3, #28
 8076a16:	d42c      	bmi.n	8076a72 <__swsetup_r+0x82>
 8076a18:	06dd      	lsls	r5, r3, #27
 8076a1a:	d411      	bmi.n	8076a40 <__swsetup_r+0x50>
 8076a1c:	2309      	movs	r3, #9
 8076a1e:	6033      	str	r3, [r6, #0]
 8076a20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8076a24:	81a3      	strh	r3, [r4, #12]
 8076a26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8076a2a:	e03e      	b.n	8076aaa <__swsetup_r+0xba>
 8076a2c:	4b25      	ldr	r3, [pc, #148]	; (8076ac4 <__swsetup_r+0xd4>)
 8076a2e:	429c      	cmp	r4, r3
 8076a30:	d101      	bne.n	8076a36 <__swsetup_r+0x46>
 8076a32:	68ac      	ldr	r4, [r5, #8]
 8076a34:	e7eb      	b.n	8076a0e <__swsetup_r+0x1e>
 8076a36:	4b24      	ldr	r3, [pc, #144]	; (8076ac8 <__swsetup_r+0xd8>)
 8076a38:	429c      	cmp	r4, r3
 8076a3a:	bf08      	it	eq
 8076a3c:	68ec      	ldreq	r4, [r5, #12]
 8076a3e:	e7e6      	b.n	8076a0e <__swsetup_r+0x1e>
 8076a40:	0758      	lsls	r0, r3, #29
 8076a42:	d512      	bpl.n	8076a6a <__swsetup_r+0x7a>
 8076a44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8076a46:	b141      	cbz	r1, 8076a5a <__swsetup_r+0x6a>
 8076a48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8076a4c:	4299      	cmp	r1, r3
 8076a4e:	d002      	beq.n	8076a56 <__swsetup_r+0x66>
 8076a50:	4630      	mov	r0, r6
 8076a52:	f7ff fc4d 	bl	80762f0 <_free_r>
 8076a56:	2300      	movs	r3, #0
 8076a58:	6363      	str	r3, [r4, #52]	; 0x34
 8076a5a:	89a3      	ldrh	r3, [r4, #12]
 8076a5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8076a60:	81a3      	strh	r3, [r4, #12]
 8076a62:	2300      	movs	r3, #0
 8076a64:	6063      	str	r3, [r4, #4]
 8076a66:	6923      	ldr	r3, [r4, #16]
 8076a68:	6023      	str	r3, [r4, #0]
 8076a6a:	89a3      	ldrh	r3, [r4, #12]
 8076a6c:	f043 0308 	orr.w	r3, r3, #8
 8076a70:	81a3      	strh	r3, [r4, #12]
 8076a72:	6923      	ldr	r3, [r4, #16]
 8076a74:	b94b      	cbnz	r3, 8076a8a <__swsetup_r+0x9a>
 8076a76:	89a3      	ldrh	r3, [r4, #12]
 8076a78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8076a7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8076a80:	d003      	beq.n	8076a8a <__swsetup_r+0x9a>
 8076a82:	4621      	mov	r1, r4
 8076a84:	4630      	mov	r0, r6
 8076a86:	f000 f875 	bl	8076b74 <__smakebuf_r>
 8076a8a:	89a0      	ldrh	r0, [r4, #12]
 8076a8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8076a90:	f010 0301 	ands.w	r3, r0, #1
 8076a94:	d00a      	beq.n	8076aac <__swsetup_r+0xbc>
 8076a96:	2300      	movs	r3, #0
 8076a98:	60a3      	str	r3, [r4, #8]
 8076a9a:	6963      	ldr	r3, [r4, #20]
 8076a9c:	425b      	negs	r3, r3
 8076a9e:	61a3      	str	r3, [r4, #24]
 8076aa0:	6923      	ldr	r3, [r4, #16]
 8076aa2:	b943      	cbnz	r3, 8076ab6 <__swsetup_r+0xc6>
 8076aa4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8076aa8:	d1ba      	bne.n	8076a20 <__swsetup_r+0x30>
 8076aaa:	bd70      	pop	{r4, r5, r6, pc}
 8076aac:	0781      	lsls	r1, r0, #30
 8076aae:	bf58      	it	pl
 8076ab0:	6963      	ldrpl	r3, [r4, #20]
 8076ab2:	60a3      	str	r3, [r4, #8]
 8076ab4:	e7f4      	b.n	8076aa0 <__swsetup_r+0xb0>
 8076ab6:	2000      	movs	r0, #0
 8076ab8:	e7f7      	b.n	8076aaa <__swsetup_r+0xba>
 8076aba:	bf00      	nop
 8076abc:	20000028 	.word	0x20000028
 8076ac0:	080775a0 	.word	0x080775a0
 8076ac4:	080775c0 	.word	0x080775c0
 8076ac8:	08077580 	.word	0x08077580

08076acc <__assert_func>:
 8076acc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8076ace:	4614      	mov	r4, r2
 8076ad0:	461a      	mov	r2, r3
 8076ad2:	4b09      	ldr	r3, [pc, #36]	; (8076af8 <__assert_func+0x2c>)
 8076ad4:	681b      	ldr	r3, [r3, #0]
 8076ad6:	4605      	mov	r5, r0
 8076ad8:	68d8      	ldr	r0, [r3, #12]
 8076ada:	b14c      	cbz	r4, 8076af0 <__assert_func+0x24>
 8076adc:	4b07      	ldr	r3, [pc, #28]	; (8076afc <__assert_func+0x30>)
 8076ade:	9100      	str	r1, [sp, #0]
 8076ae0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8076ae4:	4906      	ldr	r1, [pc, #24]	; (8076b00 <__assert_func+0x34>)
 8076ae6:	462b      	mov	r3, r5
 8076ae8:	f000 f80e 	bl	8076b08 <fiprintf>
 8076aec:	f000 f8c2 	bl	8076c74 <abort>
 8076af0:	4b04      	ldr	r3, [pc, #16]	; (8076b04 <__assert_func+0x38>)
 8076af2:	461c      	mov	r4, r3
 8076af4:	e7f3      	b.n	8076ade <__assert_func+0x12>
 8076af6:	bf00      	nop
 8076af8:	20000028 	.word	0x20000028
 8076afc:	080779f5 	.word	0x080779f5
 8076b00:	08077a02 	.word	0x08077a02
 8076b04:	08077a30 	.word	0x08077a30

08076b08 <fiprintf>:
 8076b08:	b40e      	push	{r1, r2, r3}
 8076b0a:	b503      	push	{r0, r1, lr}
 8076b0c:	4601      	mov	r1, r0
 8076b0e:	ab03      	add	r3, sp, #12
 8076b10:	4805      	ldr	r0, [pc, #20]	; (8076b28 <fiprintf+0x20>)
 8076b12:	f853 2b04 	ldr.w	r2, [r3], #4
 8076b16:	6800      	ldr	r0, [r0, #0]
 8076b18:	9301      	str	r3, [sp, #4]
 8076b1a:	f7ff fdbf 	bl	807669c <_vfiprintf_r>
 8076b1e:	b002      	add	sp, #8
 8076b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8076b24:	b003      	add	sp, #12
 8076b26:	4770      	bx	lr
 8076b28:	20000028 	.word	0x20000028

08076b2c <__swhatbuf_r>:
 8076b2c:	b570      	push	{r4, r5, r6, lr}
 8076b2e:	460e      	mov	r6, r1
 8076b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8076b34:	2900      	cmp	r1, #0
 8076b36:	b096      	sub	sp, #88	; 0x58
 8076b38:	4614      	mov	r4, r2
 8076b3a:	461d      	mov	r5, r3
 8076b3c:	da07      	bge.n	8076b4e <__swhatbuf_r+0x22>
 8076b3e:	2300      	movs	r3, #0
 8076b40:	602b      	str	r3, [r5, #0]
 8076b42:	89b3      	ldrh	r3, [r6, #12]
 8076b44:	061a      	lsls	r2, r3, #24
 8076b46:	d410      	bmi.n	8076b6a <__swhatbuf_r+0x3e>
 8076b48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8076b4c:	e00e      	b.n	8076b6c <__swhatbuf_r+0x40>
 8076b4e:	466a      	mov	r2, sp
 8076b50:	f000 f898 	bl	8076c84 <_fstat_r>
 8076b54:	2800      	cmp	r0, #0
 8076b56:	dbf2      	blt.n	8076b3e <__swhatbuf_r+0x12>
 8076b58:	9a01      	ldr	r2, [sp, #4]
 8076b5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8076b5e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8076b62:	425a      	negs	r2, r3
 8076b64:	415a      	adcs	r2, r3
 8076b66:	602a      	str	r2, [r5, #0]
 8076b68:	e7ee      	b.n	8076b48 <__swhatbuf_r+0x1c>
 8076b6a:	2340      	movs	r3, #64	; 0x40
 8076b6c:	2000      	movs	r0, #0
 8076b6e:	6023      	str	r3, [r4, #0]
 8076b70:	b016      	add	sp, #88	; 0x58
 8076b72:	bd70      	pop	{r4, r5, r6, pc}

08076b74 <__smakebuf_r>:
 8076b74:	898b      	ldrh	r3, [r1, #12]
 8076b76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8076b78:	079d      	lsls	r5, r3, #30
 8076b7a:	4606      	mov	r6, r0
 8076b7c:	460c      	mov	r4, r1
 8076b7e:	d507      	bpl.n	8076b90 <__smakebuf_r+0x1c>
 8076b80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8076b84:	6023      	str	r3, [r4, #0]
 8076b86:	6123      	str	r3, [r4, #16]
 8076b88:	2301      	movs	r3, #1
 8076b8a:	6163      	str	r3, [r4, #20]
 8076b8c:	b002      	add	sp, #8
 8076b8e:	bd70      	pop	{r4, r5, r6, pc}
 8076b90:	ab01      	add	r3, sp, #4
 8076b92:	466a      	mov	r2, sp
 8076b94:	f7ff ffca 	bl	8076b2c <__swhatbuf_r>
 8076b98:	9900      	ldr	r1, [sp, #0]
 8076b9a:	4605      	mov	r5, r0
 8076b9c:	4630      	mov	r0, r6
 8076b9e:	f7fb fd57 	bl	8072650 <_malloc_r>
 8076ba2:	b948      	cbnz	r0, 8076bb8 <__smakebuf_r+0x44>
 8076ba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8076ba8:	059a      	lsls	r2, r3, #22
 8076baa:	d4ef      	bmi.n	8076b8c <__smakebuf_r+0x18>
 8076bac:	f023 0303 	bic.w	r3, r3, #3
 8076bb0:	f043 0302 	orr.w	r3, r3, #2
 8076bb4:	81a3      	strh	r3, [r4, #12]
 8076bb6:	e7e3      	b.n	8076b80 <__smakebuf_r+0xc>
 8076bb8:	4b0d      	ldr	r3, [pc, #52]	; (8076bf0 <__smakebuf_r+0x7c>)
 8076bba:	62b3      	str	r3, [r6, #40]	; 0x28
 8076bbc:	89a3      	ldrh	r3, [r4, #12]
 8076bbe:	6020      	str	r0, [r4, #0]
 8076bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8076bc4:	81a3      	strh	r3, [r4, #12]
 8076bc6:	9b00      	ldr	r3, [sp, #0]
 8076bc8:	6163      	str	r3, [r4, #20]
 8076bca:	9b01      	ldr	r3, [sp, #4]
 8076bcc:	6120      	str	r0, [r4, #16]
 8076bce:	b15b      	cbz	r3, 8076be8 <__smakebuf_r+0x74>
 8076bd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8076bd4:	4630      	mov	r0, r6
 8076bd6:	f000 f867 	bl	8076ca8 <_isatty_r>
 8076bda:	b128      	cbz	r0, 8076be8 <__smakebuf_r+0x74>
 8076bdc:	89a3      	ldrh	r3, [r4, #12]
 8076bde:	f023 0303 	bic.w	r3, r3, #3
 8076be2:	f043 0301 	orr.w	r3, r3, #1
 8076be6:	81a3      	strh	r3, [r4, #12]
 8076be8:	89a0      	ldrh	r0, [r4, #12]
 8076bea:	4305      	orrs	r5, r0
 8076bec:	81a5      	strh	r5, [r4, #12]
 8076bee:	e7cd      	b.n	8076b8c <__smakebuf_r+0x18>
 8076bf0:	08072431 	.word	0x08072431

08076bf4 <memmove>:
 8076bf4:	4288      	cmp	r0, r1
 8076bf6:	b510      	push	{r4, lr}
 8076bf8:	eb01 0402 	add.w	r4, r1, r2
 8076bfc:	d902      	bls.n	8076c04 <memmove+0x10>
 8076bfe:	4284      	cmp	r4, r0
 8076c00:	4623      	mov	r3, r4
 8076c02:	d807      	bhi.n	8076c14 <memmove+0x20>
 8076c04:	1e43      	subs	r3, r0, #1
 8076c06:	42a1      	cmp	r1, r4
 8076c08:	d008      	beq.n	8076c1c <memmove+0x28>
 8076c0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8076c0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8076c12:	e7f8      	b.n	8076c06 <memmove+0x12>
 8076c14:	4402      	add	r2, r0
 8076c16:	4601      	mov	r1, r0
 8076c18:	428a      	cmp	r2, r1
 8076c1a:	d100      	bne.n	8076c1e <memmove+0x2a>
 8076c1c:	bd10      	pop	{r4, pc}
 8076c1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8076c22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8076c26:	e7f7      	b.n	8076c18 <memmove+0x24>

08076c28 <_realloc_r>:
 8076c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8076c2a:	4607      	mov	r7, r0
 8076c2c:	4614      	mov	r4, r2
 8076c2e:	460e      	mov	r6, r1
 8076c30:	b921      	cbnz	r1, 8076c3c <_realloc_r+0x14>
 8076c32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8076c36:	4611      	mov	r1, r2
 8076c38:	f7fb bd0a 	b.w	8072650 <_malloc_r>
 8076c3c:	b922      	cbnz	r2, 8076c48 <_realloc_r+0x20>
 8076c3e:	f7ff fb57 	bl	80762f0 <_free_r>
 8076c42:	4625      	mov	r5, r4
 8076c44:	4628      	mov	r0, r5
 8076c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8076c48:	f000 f83e 	bl	8076cc8 <_malloc_usable_size_r>
 8076c4c:	42a0      	cmp	r0, r4
 8076c4e:	d20f      	bcs.n	8076c70 <_realloc_r+0x48>
 8076c50:	4621      	mov	r1, r4
 8076c52:	4638      	mov	r0, r7
 8076c54:	f7fb fcfc 	bl	8072650 <_malloc_r>
 8076c58:	4605      	mov	r5, r0
 8076c5a:	2800      	cmp	r0, #0
 8076c5c:	d0f2      	beq.n	8076c44 <_realloc_r+0x1c>
 8076c5e:	4631      	mov	r1, r6
 8076c60:	4622      	mov	r2, r4
 8076c62:	f7fb fcde 	bl	8072622 <memcpy>
 8076c66:	4631      	mov	r1, r6
 8076c68:	4638      	mov	r0, r7
 8076c6a:	f7ff fb41 	bl	80762f0 <_free_r>
 8076c6e:	e7e9      	b.n	8076c44 <_realloc_r+0x1c>
 8076c70:	4635      	mov	r5, r6
 8076c72:	e7e7      	b.n	8076c44 <_realloc_r+0x1c>

08076c74 <abort>:
 8076c74:	b508      	push	{r3, lr}
 8076c76:	2006      	movs	r0, #6
 8076c78:	f000 f856 	bl	8076d28 <raise>
 8076c7c:	2001      	movs	r0, #1
 8076c7e:	f7ec fb8b 	bl	8063398 <_exit>
	...

08076c84 <_fstat_r>:
 8076c84:	b538      	push	{r3, r4, r5, lr}
 8076c86:	4d07      	ldr	r5, [pc, #28]	; (8076ca4 <_fstat_r+0x20>)
 8076c88:	2300      	movs	r3, #0
 8076c8a:	4604      	mov	r4, r0
 8076c8c:	4608      	mov	r0, r1
 8076c8e:	4611      	mov	r1, r2
 8076c90:	602b      	str	r3, [r5, #0]
 8076c92:	f7ec fbd0 	bl	8063436 <_fstat>
 8076c96:	1c43      	adds	r3, r0, #1
 8076c98:	d102      	bne.n	8076ca0 <_fstat_r+0x1c>
 8076c9a:	682b      	ldr	r3, [r5, #0]
 8076c9c:	b103      	cbz	r3, 8076ca0 <_fstat_r+0x1c>
 8076c9e:	6023      	str	r3, [r4, #0]
 8076ca0:	bd38      	pop	{r3, r4, r5, pc}
 8076ca2:	bf00      	nop
 8076ca4:	20005d34 	.word	0x20005d34

08076ca8 <_isatty_r>:
 8076ca8:	b538      	push	{r3, r4, r5, lr}
 8076caa:	4d06      	ldr	r5, [pc, #24]	; (8076cc4 <_isatty_r+0x1c>)
 8076cac:	2300      	movs	r3, #0
 8076cae:	4604      	mov	r4, r0
 8076cb0:	4608      	mov	r0, r1
 8076cb2:	602b      	str	r3, [r5, #0]
 8076cb4:	f7ec fbcf 	bl	8063456 <_isatty>
 8076cb8:	1c43      	adds	r3, r0, #1
 8076cba:	d102      	bne.n	8076cc2 <_isatty_r+0x1a>
 8076cbc:	682b      	ldr	r3, [r5, #0]
 8076cbe:	b103      	cbz	r3, 8076cc2 <_isatty_r+0x1a>
 8076cc0:	6023      	str	r3, [r4, #0]
 8076cc2:	bd38      	pop	{r3, r4, r5, pc}
 8076cc4:	20005d34 	.word	0x20005d34

08076cc8 <_malloc_usable_size_r>:
 8076cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8076ccc:	1f18      	subs	r0, r3, #4
 8076cce:	2b00      	cmp	r3, #0
 8076cd0:	bfbc      	itt	lt
 8076cd2:	580b      	ldrlt	r3, [r1, r0]
 8076cd4:	18c0      	addlt	r0, r0, r3
 8076cd6:	4770      	bx	lr

08076cd8 <_raise_r>:
 8076cd8:	291f      	cmp	r1, #31
 8076cda:	b538      	push	{r3, r4, r5, lr}
 8076cdc:	4604      	mov	r4, r0
 8076cde:	460d      	mov	r5, r1
 8076ce0:	d904      	bls.n	8076cec <_raise_r+0x14>
 8076ce2:	2316      	movs	r3, #22
 8076ce4:	6003      	str	r3, [r0, #0]
 8076ce6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8076cea:	bd38      	pop	{r3, r4, r5, pc}
 8076cec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8076cee:	b112      	cbz	r2, 8076cf6 <_raise_r+0x1e>
 8076cf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8076cf4:	b94b      	cbnz	r3, 8076d0a <_raise_r+0x32>
 8076cf6:	4620      	mov	r0, r4
 8076cf8:	f000 f830 	bl	8076d5c <_getpid_r>
 8076cfc:	462a      	mov	r2, r5
 8076cfe:	4601      	mov	r1, r0
 8076d00:	4620      	mov	r0, r4
 8076d02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8076d06:	f000 b817 	b.w	8076d38 <_kill_r>
 8076d0a:	2b01      	cmp	r3, #1
 8076d0c:	d00a      	beq.n	8076d24 <_raise_r+0x4c>
 8076d0e:	1c59      	adds	r1, r3, #1
 8076d10:	d103      	bne.n	8076d1a <_raise_r+0x42>
 8076d12:	2316      	movs	r3, #22
 8076d14:	6003      	str	r3, [r0, #0]
 8076d16:	2001      	movs	r0, #1
 8076d18:	e7e7      	b.n	8076cea <_raise_r+0x12>
 8076d1a:	2400      	movs	r4, #0
 8076d1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8076d20:	4628      	mov	r0, r5
 8076d22:	4798      	blx	r3
 8076d24:	2000      	movs	r0, #0
 8076d26:	e7e0      	b.n	8076cea <_raise_r+0x12>

08076d28 <raise>:
 8076d28:	4b02      	ldr	r3, [pc, #8]	; (8076d34 <raise+0xc>)
 8076d2a:	4601      	mov	r1, r0
 8076d2c:	6818      	ldr	r0, [r3, #0]
 8076d2e:	f7ff bfd3 	b.w	8076cd8 <_raise_r>
 8076d32:	bf00      	nop
 8076d34:	20000028 	.word	0x20000028

08076d38 <_kill_r>:
 8076d38:	b538      	push	{r3, r4, r5, lr}
 8076d3a:	4d07      	ldr	r5, [pc, #28]	; (8076d58 <_kill_r+0x20>)
 8076d3c:	2300      	movs	r3, #0
 8076d3e:	4604      	mov	r4, r0
 8076d40:	4608      	mov	r0, r1
 8076d42:	4611      	mov	r1, r2
 8076d44:	602b      	str	r3, [r5, #0]
 8076d46:	f7ec fb17 	bl	8063378 <_kill>
 8076d4a:	1c43      	adds	r3, r0, #1
 8076d4c:	d102      	bne.n	8076d54 <_kill_r+0x1c>
 8076d4e:	682b      	ldr	r3, [r5, #0]
 8076d50:	b103      	cbz	r3, 8076d54 <_kill_r+0x1c>
 8076d52:	6023      	str	r3, [r4, #0]
 8076d54:	bd38      	pop	{r3, r4, r5, pc}
 8076d56:	bf00      	nop
 8076d58:	20005d34 	.word	0x20005d34

08076d5c <_getpid_r>:
 8076d5c:	f7ec bb04 	b.w	8063368 <_getpid>

08076d60 <_init>:
 8076d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8076d62:	bf00      	nop
 8076d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8076d66:	bc08      	pop	{r3}
 8076d68:	469e      	mov	lr, r3
 8076d6a:	4770      	bx	lr

08076d6c <_fini>:
 8076d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8076d6e:	bf00      	nop
 8076d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8076d72:	bc08      	pop	{r3}
 8076d74:	469e      	mov	lr, r3
 8076d76:	4770      	bx	lr
