#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 20:09:52 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/usebirey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/usebirey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 8)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1402)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2011)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2142)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2194)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2456)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2833)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3161)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3308)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3676)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3859)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3946)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/usebirey.v(line number: 4085)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 4674)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 4693)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5198)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5198)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5198)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5200)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5200)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5200)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5271)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5271)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 5271)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 9838)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10188)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10607)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11078)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11170)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11396)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11873)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12249)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12269)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12345)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12494)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12529)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12623)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12680)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12769)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12828)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12859)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12900)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13754)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13806)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13806)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13806)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13821)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13821)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13821)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14053)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14106)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14232)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14251)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14735)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14889)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15018)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15045)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15091)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15137)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15160)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15188)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15207)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16422)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16516)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16526)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16542)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16566)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16590)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16609)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16656)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16656)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16656)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16841)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17135)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17375)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17428)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17452)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17476)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17500)] Analyzing module BufferCC_14 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17524)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/usebirey.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.454s wall, 0.016s user + 0.031s system = 0.047s CPU (3.2%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 8)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 711)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12249)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 716)] Elaborating instance resetCtrl_axiReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12249)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 721)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11873)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 748)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11396)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11564)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15207)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15481)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17375)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17401)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17524)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 786)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11170)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 821)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11078)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11105)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15188)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 837)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 11078)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 853)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10607)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10681)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15160)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10689)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15137)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10696)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15091)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10705)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15045)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10714)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15045)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10723)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15045)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10732)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 15018)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 868)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10188)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10289)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14889)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14933)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17135)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14947)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16841)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16920)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17500)] Elaborating module BufferCC_14
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10308)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14735)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 10321)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14735)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 882)] Elaborating instance axi_vgaCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 9838)] Elaborating module Axi4VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 9935)] Elaborating instance dma
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14251)] Elaborating module VideoDma
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14375)] Elaborating instance rspArea_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16609)] Elaborating module StreamFifoCC
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16711)] Elaborating instance popToPushGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17476)] Elaborating module BufferCC_11
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16717)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17452)] Elaborating module BufferCC_12
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16723)] Elaborating instance pushToPopGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 17428)] Elaborating module BufferCC_13
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14390)] Elaborating instance rspArea_frameClockArea_popCmdGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16590)] Elaborating module BufferCC_10
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 9957)] Elaborating instance run_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14232)] Elaborating module BufferCC_3
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 9963)] Elaborating instance vga_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14106)] Elaborating module VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 9991)] Elaborating instance pulseCCByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14053)] Elaborating module PulseCCByToggle
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14069)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16566)] Elaborating module BufferCC_8
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14075)] Elaborating instance inArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16542)] Elaborating module BufferCC_9
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 912)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 4693)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6204)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13754)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12900)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12900)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12900)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6204)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6204)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6248)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 947)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 4674)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 953)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3946)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 4074)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12828)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12853)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16516)] Elaborating module BufferCC_7
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 969)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3859)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 989)] Elaborating instance axi4ReadOnlyDecoder_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3676)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3745)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12769)] Elaborating module Axi4ReadOnlyErrorSlave_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12769)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1029)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3308)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3452)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12680)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12680)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1117)] Elaborating instance axi_vgaCtrl_io_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3161)] Elaborating module Axi4ReadOnlyDecoder_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3212)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12623)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12623)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1143)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2833)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2982)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12529)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 3012)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12494)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12511)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16422)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1206)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2456)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2628)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12345)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2666)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12494)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1282)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2194)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2310)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12269)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2331)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12494)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1332)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2142)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1350)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/usebirey.v(line number: 2011)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/usebirey.v(line number: 1403)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 748)] Net io_sdram_DQ_read connected to input port of module instance Briey.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 821)] Net io_gpioA_read connected to input port of module instance Briey.axi_gpioACtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 837)] Net io_gpioB_read connected to input port of module instance Briey.axi_gpioBCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/usebirey.v(line number: 882)] Net io_vgaClk connected to input port of module instance Briey.axi_vgaCtrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.208s wall, 0.125s user + 0.094s system = 0.219s CPU (105.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.184s wall, 0.156s user + 0.016s system = 0.172s CPU (93.2%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12025)] Found Ram ram_symbol3, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12025)] Found Ram ram_symbol0, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12025)] Found Ram ram_symbol2, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 12025)] Found Ram ram_symbol1, depth=1024, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6198)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 6198)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 14785)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13865)] Found Ram banks_0, depth=1024, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13877)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13153)] Found Ram ways_0_data_symbol2, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13153)] Found Ram ways_0_data_symbol3, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13135)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13153)] Found Ram ways_0_data_symbol1, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 13153)] Found Ram ways_0_data_symbol0, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/usebirey.v(line number: 16699)] Found Ram ram, depth=512, width=33.
Executing : rtl-infer successfully. Time elapsed: 2.138s wall, 1.359s user + 0.781s system = 2.141s CPU (100.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (103.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.226s wall, 0.234s user + 0.000s system = 0.234s CPU (103.5%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
I: FSM frontend_state_fsm[1:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.283s wall, 0.281s user + 0.000s system = 0.281s CPU (99.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N101 (bmsWIDEMUX).
I: Constant propagation done on N360 (bmsPMUX).
I: Constant propagation done on N120 (bmsWIDEMUX).
I: Constant propagation done on N255 (bmsPMUX).
I: Constant propagation done on N100 (bmsWIDEMUX).
I: Constant propagation done on N75 (bmsWIDEINV).
I: Constant propagation done on N344 (bmsPMUX).
I: Constant propagation done on N76_2 (bmsREDAND).
I: Constant propagation done on N76_3 (bmsREDAND).
I: Constant propagation done on N76_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.302s wall, 0.297s user + 0.000s system = 0.297s CPU (98.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 20:09:58 2025
Action compile: Peak memory pool usage is 182 MB
