; Copyright 2009 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

; I2C registers - relative to L4_I2C1, L4_I2C2, etc.
I2C_IE          * &04
I2C_STAT        * &08
I2C_WE          * &0C
I2C_SYSS        * &10
I2C_BUF         * &14
I2C_CNT         * &18
I2C_DATA        * &1C
I2C_SYSC        * &20
I2C_CON         * &24
I2C_OA0         * &28
I2C_SA          * &2C
I2C_PSC         * &30
I2C_SCLL        * &34
I2C_SCLH        * &38
I2C_SYSTEST     * &3C
I2C_BUFSTAT     * &40
I2C_OA1         * &44
I2C_OA2         * &48
I2C_OA3         * &4C
I2C_ACTOA       * &50
I2C_SBLOCK      * &54

; Interrupt numbers
I2C1_IRQ        * 56
I2C2_IRQ        * 57
I2C3_IRQ        * 61

; I2C transfer block/hardware info

                ^       0
I2C_HW          #       4 ; Address of I2C hardware regs
I2C_XStart      #       4 ; iic_transfer array ptr (null for idle channel)
I2C_XEnd        #       4 ; array end ptr (inclusive)
I2C_XCurrent    #       4 ; Current iic_transfer ptr
I2C_XBytes      #       4 ; Bytes transferred in stage so far
I2CBlockSize    #       0

        END
