Running: xsim.dir/tb_d_latch_asyn_rstn_behav/xsimk -simmode gui -wdb tb_d_latch_asyn_rstn_behav.wdb -simrunnum 0 -socket 40839
Design successfully loaded
Design Loading Memory Usage: 32992 KB (Peak: 33564 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 114728 KB (Peak: 172260 KB)
Simulation CPU Usage: 10 ms
