<dec f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='774' type='104'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1100' c='_ZNK12_GLOBAL__N_114AArch64Operand14isSVEVectorRegEv'/>
