// Seed: 850277314
module module_0 (
    input uwire id_0
);
  wire id_2;
  tri id_3, id_4, id_5;
  initial id_3 = id_4;
  wand id_7 = 1, id_8;
  wand id_9, id_10, id_11 = 1;
  supply1 id_12 = id_9;
  assign id_8 = 1 - 1;
  assign id_7 = ~1;
  id_13(
      .id_0(1),
      .id_1(1),
      .id_2(""),
      .id_3(~1'b0),
      .id_4(id_12),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_0),
      .id_8(1'b0),
      .id_9(1),
      .id_10({id_5{id_3}}),
      .id_11(id_4 >> id_0 ==? id_8),
      .id_12((1))
  );
  wire id_14, id_15;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    input tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    output wor id_11,
    output tri id_12,
    output wire id_13,
    input wor id_14,
    input wor id_15,
    output supply1 id_16,
    input wor id_17,
    output supply1 id_18,
    output supply0 id_19,
    input wire id_20,
    input uwire id_21,
    output wand id_22,
    output wire id_23,
    output wor id_24,
    input uwire id_25,
    output wire id_26,
    input tri1 id_27
);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_11 = 0;
endmodule
