library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- warning: this file will not be saved if:
--     * following entity block contains any syntactic errors (e.g. port list isn't separated with ; character)
--     * following entity name and current file name differ (e.g. if file is named mux41 then entity must also be named mux41 and vice versa)

-- ime ovoga je dvosturki_mux (krivo napisano) pa je tako ostalo u cijelom projektu
ENTITY dvosturki_mux IS PORT(
	x: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
	y: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
	op: IN STD_LOGIC;
	z: OUT STD_LOGIC_VECTOR (1 DOWNTO 0)
);
END dvosturki_mux;

ARCHITECTURE arch OF dvosturki_mux IS 

BEGIN

z(0) <= (NOT op AND x(0)) OR (op AND y(0)) after 10 ns;
z(1) <= (NOT op AND x(1)) OR (op AND y(1)) after 10 ns;

END arch;