
Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Loading xmp file system.xmp
WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 
WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi - tcl is overriding PARAMETER
   C_BASEFAMILY value to virtex6 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interco
   nnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   ilmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   dlmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   dummy_sys_clk_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   dummy_user_pll_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_mb2smri:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_smri2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_bram_if	dlmb
  (0000000000-0x0001ffff) ilmb_bram_if	ilmb
  (0x00020000-0x0002ffff) uartlite_0	axi
  (0x00030000-0x0003ffff) iic_0	axi
  (0x10000000-0x10003fff) radarDFT_100kI	axi->bridge_plb1->plb1
  (0x10004000-0x10007fff) radarDFT_100kQ	axi->bridge_plb1->plb1
  (0x10008000-0x1000bfff) radarDFT_10kI	axi->bridge_plb1->plb1
  (0x1000c000-0x1000ffff) radarDFT_10kQ	axi->bridge_plb1->plb1
  (0x10010000-0x10013fff) radarDFT_250MI	axi->bridge_plb1->plb1
  (0x10014000-0x10017fff) radarDFT_250MQ	axi->bridge_plb1->plb1
  (0x10018000-0x1001bfff) radarDFT_5MI	axi->bridge_plb1->plb1
  (0x1001c000-0x1001ffff) radarDFT_5MQ	axi->bridge_plb1->plb1
  (0x10020000-0x100201ff) fmc111_iic0	axi->bridge_plb1->plb1
  (0x10020200-0x100203ff) fmc111_iic1	axi->bridge_plb1->plb1
  (0x10020400-0x100205ff) radarDFT_FMC111_Control	axi->bridge_plb1->plb1
  (0x10020600-0x100206ff) register_file_radarDFT_Ior	axi->bridge_plb1->plb1
  (0x10020700-0x100207ff) register_file_radarDFT_Qor	axi->bridge_plb1->plb1
  (0x10020800-0x100208ff)
register_file_radarDFT_Tone_TX_ichannel	axi->bridge_plb1->plb1
  (0x10020900-0x100209ff)
register_file_radarDFT_Tone_TX_qchannel	axi->bridge_plb1->plb1
  (0x10020a00-0x10020aff) register_file_radarDFT_capture	axi->bridge_plb1->plb1
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_100kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_100kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_10kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_10kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_250MI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_250MQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_5MI_ramblk - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_5MQ_ramblk - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MQ - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 55 
INFO:EDK - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 56 
INFO:EDK - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 57 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 83 

Checking platform address map ...

XPS% Evaluating file util/xps/bits.tcl
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vsx475tff1759-2 -lang vhdl -intstyle default -lp /home/tools/radarDFT/radarDFT/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vsx475tff1759-2 -lang vhdl -intstyle default -lp
/home/tools/radarDFT/radarDFT/repository/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interco
   nnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dummy_sys_clk_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dummy_user_pll_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_mb2smri:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_smri2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_bram_if	dlmb
  (0000000000-0x0001ffff) ilmb_bram_if	ilmb
  (0x00020000-0x0002ffff) uartlite_0	axi
  (0x00030000-0x0003ffff) iic_0	axi
  (0x10000000-0x10003fff) radarDFT_100kI	axi->bridge_plb1->plb1
  (0x10004000-0x10007fff) radarDFT_100kQ	axi->bridge_plb1->plb1
  (0x10008000-0x1000bfff) radarDFT_10kI	axi->bridge_plb1->plb1
  (0x1000c000-0x1000ffff) radarDFT_10kQ	axi->bridge_plb1->plb1
  (0x10010000-0x10013fff) radarDFT_250MI	axi->bridge_plb1->plb1
  (0x10014000-0x10017fff) radarDFT_250MQ	axi->bridge_plb1->plb1
  (0x10018000-0x1001bfff) radarDFT_5MI	axi->bridge_plb1->plb1
  (0x1001c000-0x1001ffff) radarDFT_5MQ	axi->bridge_plb1->plb1
  (0x10020000-0x100201ff) fmc111_iic0	axi->bridge_plb1->plb1
  (0x10020200-0x100203ff) fmc111_iic1	axi->bridge_plb1->plb1
  (0x10020400-0x100205ff) radarDFT_FMC111_Control	axi->bridge_plb1->plb1
  (0x10020600-0x100206ff) register_file_radarDFT_Ior	axi->bridge_plb1->plb1
  (0x10020700-0x100207ff) register_file_radarDFT_Qor	axi->bridge_plb1->plb1
  (0x10020800-0x100208ff)
register_file_radarDFT_Tone_TX_ichannel	axi->bridge_plb1->plb1
  (0x10020900-0x100209ff)
register_file_radarDFT_Tone_TX_qchannel	axi->bridge_plb1->plb1
  (0x10020a00-0x10020aff) register_file_radarDFT_capture	axi->bridge_plb1->plb1
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_100kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_100kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_10kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_10kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_250MI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_250MQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_5MI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_5MQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 55 
INFO:EDK:4130 - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 56 
INFO:EDK:4130 - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 57 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi - 1 master(s) : 3 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_mb2smri - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_smri2mb - 1 master(s) : 1 slave(s) 
IPNAME: plb_v46, INSTANCE: plb1 - 1 master(s) : 16 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 416 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_smri2mb_FSL_S_Clk - floating
   connection -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_mb2smri_FSL_M_Clk - floating
   connection -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: sys_clk_4x - floating connection -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 168 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: sys_clk_4x_ps - floating connection
   - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 169 
WARNING:EDK:4181 - PORT: PSDONE, CONNECTOR: sys_clk_psdone - floating connection
   - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 176 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: fmc_clk1_fx_2x_ps - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 294 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: fmc_clk1_fx_dv2 - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 296 
WARNING:EDK:4181 - PORT: CLKOUT0B, CONNECTOR: fmc_clk1_fx_b - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 291 
WARNING:EDK:4181 - PORT: CLKOUT1B, CONNECTOR: fmc_clk1_fx_2x_b - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 293 
WARNING:EDK:4181 - PORT: CLKOUT2B, CONNECTOR: fmc_clk1_fx_2x_ps_b - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 295 
WARNING:EDK:4181 - PORT: CLKOUT3B, CONNECTOR: fmc_clk1_fx_dv2_b - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 297 
WARNING:EDK:4181 - PORT: PSDONE, CONNECTOR: user_pll_psdone - floating
   connection - /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs
   line 299 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_mb2smri, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_smri2mb, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_bram_if - tcl is
   overriding PARAMETER C_MASK value to 0x10020000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if
   _cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_bram_if - tcl is
   overriding PARAMETER C_MASK value to 0x10020000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if
   _cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interco
   nnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi: All SI and MI slots 
WARNING:EDK -  use AXI4-Lite protocol, and the interconnect is configured as a 
WARNING:EDK -  high-performance crossbar (C_INTERCONNECT_CONNECTIVITY_MODE = 
WARNING:EDK -  1). AXI4-Lite traffic generally cannot take advantage of full 
WARNING:EDK -  crossbar functionality. To reduce resources, set 
WARNING:EDK -  C_INTERCONNECT_CONNECTIVITY_MODE = 0 ("Shared-access").


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for ilmb.
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for dlmb.
INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi.
INFO: The fsl_mb2smri core has constraints automatically generated by XPS in
implementation/fsl_mb2smri_wrapper/fsl_mb2smri_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_smri2mb core has constraints automatically generated by XPS in
implementation/fsl_smri2mb_wrapper/fsl_smri2mb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:radardft_xsg INSTANCE:radardft_platform_configuration -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 213 - Copying
(BBD-specified) netlist files.
IPNAME:fmc111_sdr INSTANCE:radardft_fmc111_control -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 601 - Copying
(BBD-specified) netlist files.
IPNAME:sw_reg_xsg2cpu INSTANCE:register_file_radardft_ior -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 689 - Copying
(BBD-specified) netlist files.
IPNAME:sw_reg_xsg2cpu INSTANCE:register_file_radardft_qor -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 702 - Copying
(BBD-specified) netlist files.
IPNAME:sw_reg_cpu2xsg INSTANCE:register_file_radardft_tone_tx_ichannel -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 717 - Copying
(BBD-specified) netlist files.
IPNAME:sw_reg_cpu2xsg INSTANCE:register_file_radardft_tone_tx_qchannel -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 730 - Copying
(BBD-specified) netlist files.
IPNAME:sw_reg_cpu2xsg INSTANCE:register_file_radardft_capture -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 743 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 55 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 62 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_bram_if -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_bram_if -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 78 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 87 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 94 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 107 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:uartlite_0 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 114 - Copying
cache implementation netlist
IPNAME:axi_iic INSTANCE:iic_0 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 130 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_mb2smri -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 179 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_smri2mb -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 187 - Copying
cache implementation netlist
IPNAME:bee4_smri INSTANCE:smri -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 195 - Copying
cache implementation netlist
IPNAME:radardft_xsg INSTANCE:radardft_platform_configuration -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 213 - Copying
cache implementation netlist
IPNAME:mmcm_module INSTANCE:user_pll -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 261 - Copying
cache implementation netlist
IPNAME:util_vector_logic INSTANCE:dummy_sys_clk_psclk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 303 - Copying
cache implementation netlist
IPNAME:util_vector_logic INSTANCE:dummy_sys_clk_psen -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 311 - Copying
cache implementation netlist
IPNAME:util_vector_logic INSTANCE:dummy_sys_clk_psincdec -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 319 - Copying
cache implementation netlist
IPNAME:util_vector_logic INSTANCE:dummy_user_pll_psclk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 327 - Copying
cache implementation netlist
IPNAME:util_vector_logic INSTANCE:dummy_user_pll_psen -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 335 - Copying
cache implementation netlist
IPNAME:util_vector_logic INSTANCE:dummy_user_pll_psincdec -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 343 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_100ki_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 353 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_100ki_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 365 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_100ki -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 372 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_100kq_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 384 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_100kq_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 396 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_100kq -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 403 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_10ki_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 415 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_10ki_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 427 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_10ki -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 434 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_10kq_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 446 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_10kq_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 458 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_10kq -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 465 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_250mi_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 477 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_250mi_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 489 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_250mi -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 496 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_250mq_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 508 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_250mq_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 520 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_250mq -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 527 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_5mi_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 539 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_5mi_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 551 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_5mi -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 558 - Copying
cache implementation netlist
IPNAME:shared_bram_if INSTANCE:radardft_5mq_ramif -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 570 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:radardft_5mq_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 582 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:radardft_5mq -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 589 - Copying
cache implementation netlist
IPNAME:fmc111_sdr INSTANCE:radardft_fmc111_control -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 601 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:fmc111_iic0 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 664 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:fmc111_iic1 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 676 - Copying
cache implementation netlist
IPNAME:sw_reg_xsg2cpu INSTANCE:register_file_radardft_ior -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 689 - Copying
cache implementation netlist
IPNAME:sw_reg_xsg2cpu INSTANCE:register_file_radardft_qor -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 702 - Copying
cache implementation netlist
IPNAME:sw_reg_cpu2xsg INSTANCE:register_file_radardft_tone_tx_ichannel -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 717 - Copying
cache implementation netlist
IPNAME:sw_reg_cpu2xsg INSTANCE:register_file_radardft_tone_tx_qchannel -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 730 - Copying
cache implementation netlist
IPNAME:sw_reg_cpu2xsg INSTANCE:register_file_radardft_capture -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 743 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb1 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 756 - Copying
cache implementation netlist
IPNAME:axi_plbv46_bridge INSTANCE:bridge_plb1 -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 763 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 87 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_100kI_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 365 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_100kQ_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 396 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_10kI_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 427 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_10kQ_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 458 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_250MI_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 489 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_250MQ_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 520 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_5MI_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 551 -
elaborating IP
IPNAME:bram_block INSTANCE:radarDFT_5MQ_ramblk -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 582 -
elaborating IP
IPNAME:clock_generator INSTANCE:sys_clk_gen -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 143 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:sys_clk_gen -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 143 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:radardft_platform_configuration -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 213 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:radardft_fmc111_control -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 601 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_sys_clk_gen_wrapper INSTANCE:sys_clk_gen -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /home/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vsx475tff1759-2 -intstyle silent -i -sd .. system_sys_clk_gen_wrapper.ngc
../system_sys_clk_gen_wrapper

Reading NGO file
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/sys_clk_gen_wr
apper/system_sys_clk_gen_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sys_clk_gen_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_sys_clk_gen_wrapper.blc"...

NGCBUILD done.
IPNAME:system_radardft_platform_configuration_wrapper
INSTANCE:radardft_platform_configuration -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 213 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /home/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vsx475tff1759-2 -intstyle silent -i -sd ..
system_radardft_platform_configuration_wrapper.ngc
../system_radardft_platform_configuration_wrapper

Reading NGO file
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/radardft_platf
orm_configuration_wrapper/system_radardft_platform_configuration_wrapper.ngc"
...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/radardft_platf
orm_configuration_wrapper/radardft.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_radardft_platform_configuration_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file
"../system_radardft_platform_configuration_wrapper.blc"...

NGCBUILD done.
IPNAME:system_radardft_fmc111_control_wrapper INSTANCE:radardft_fmc111_control -
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 601 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /home/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vsx475tff1759-2 -intstyle silent -i -sd ..
system_radardft_fmc111_control_wrapper.ngc
../system_radardft_fmc111_control_wrapper

Reading NGO file
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/radardft_fmc11
1_control_wrapper/system_radardft_fmc111_control_wrapper.ngc" ...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/radardft_fmc11
1_control_wrapper/async_fifo30.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_radardft_fmc111_control_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_radardft_fmc111_control_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 62.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vsx475tff1759-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vsx475tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Using Flow File:
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/fpga.flw 
Using Option File(s): 
 /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vsx475tff1759-2 -nt timestamp -bm system.bmm
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /home/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vsx475tff1759-2 -nt timestamp -bm system.bmm
/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system.ngc"
...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_fmc111_control_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_sys_clk
_gen_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_uartlit
e_0_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_smri_wr
apper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_platform_configuration_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_user_pl
l_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_fsl_mb2
smri_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_fsl_smr
i2mb_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_plb1_wr
apper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_axi_wra
pper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_100ki_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_100kq_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_10ki_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_10kq_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_250mi_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_250mq_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_5mi_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_5mq_ramif_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_registe
r_file_radardft_ior_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_registe
r_file_radardft_qor_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_registe
r_file_radardft_tone_tx_ichannel_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_registe
r_file_radardft_tone_tx_qchannel_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_registe
r_file_radardft_capture_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_ilmb_br
am_if_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dlmb_br
am_if_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_bridge_
plb1_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_100ki_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_100kq_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_10ki_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_10kq_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_250mi_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_250mq_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_5mi_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_5mq_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_fmc111_
iic0_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_fmc111_
iic1_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_iic_0_w
rapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_100ki_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_100kq_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_10ki_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_10kq_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_250mi_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_250mq_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_5mi_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_radardf
t_5mq_ramblk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dummy_s
ys_clk_psclk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dummy_s
ys_clk_psen_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dummy_s
ys_clk_psincdec_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dummy_u
ser_pll_psclk_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dummy_u
ser_pll_psen_wrapper.ngc"...
Loading design module
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dummy_u
ser_pll_psincdec_wrapper.ngc"...
Applying constraints in
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_ilmb_wr
apper.ncf" to module "ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_dlmb_wr
apper.ncf" to module "dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_axi_wra
pper.ncf" to module "axi"...
Checking Constraint Associations...
Applying constraints in
"/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/implementation/system_microbl
aze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc1
   11_adc/phy/v6_iddr.ddr_bufr' of type BUFR has been changed from 'VIRTEX4' to
   'VIRTEX6' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc1
   11_adc/phy/v6_iddr.ddr_bufr' of type BUFR has been changed from 'VIRTEX4' to
   'VIRTEX6' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi/axi\/si_converter_bank\/gen_conv_slot[0].clock_co
   nv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi_reset_resync>: No instances of type FFS were found under block
   "axi/axi/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_ares
   etn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_reset_resync', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and is not actively used
   by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'dcm_sys_clk_s', used in period specification
   'TS_dcm_sys_clk_s', was traced into MMCM_ADV instance
   sys_clk_gen/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and period
   specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_sys_clk_gen_sys_clk_gen_SIG_MMCM0_CLKOUT1 = PERIOD
   "sys_clk_gen_sys_clk_gen_SIG_MMCM0_CLKOUT1" TS_dcm_sys_clk_s / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'dcm_sys_clk_s', used in period specification
   'TS_dcm_sys_clk_s', was traced into MMCM_ADV instance
   sys_clk_gen/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and period
   specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_sys_clk_gen_sys_clk_gen_SIG_MMCM0_CLKOUT0 = PERIOD
   "sys_clk_gen_sys_clk_gen_SIG_MMCM0_CLKOUT0" TS_dcm_sys_clk_s HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'fmc111_sdr_clk0', used in period specification
   'TS_fmc111_sdr_clk0', was traced into MMCM_ADV instance
   user_pll/MMCM_ADV_inst. The following new TNM groups and period
   specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_user_pll_user_pll_CLKOUT0_BUF = PERIOD
   "user_pll_user_pll_CLKOUT0_BUF" TS_fmc111_sdr_clk0 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/dac_gen[0].fmc1
   11_dac/io_rst_gen[1].io_rst_reg' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/dac_gen[1].fmc1
   11_dac/io_rst_gen[1].io_rst_reg' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_Platform_Configuration/radarDFT_Platform_Configuration/radardft_xsg
   _inst/default_clock_driver_radardft_x0/xlclockdriver_1/clr_reg/latency_gt_0.f
   d_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_100kI/radarDFT_100kI/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_D
   BEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_100kQ/radarDFT_100kQ/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_D
   BEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_10kI/radarDFT_10kI/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBE
   AT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_10kQ/radarDFT_10kQ/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBE
   AT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_250MI/radarDFT_250MI/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_D
   BEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_250MQ/radarDFT_250MQ/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_D
   BEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_5MI/radarDFT_5MI/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT
   _CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'radarDFT_5MQ/radarDFT_5MQ/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT
   _CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N15' has no driver
WARNING:NgdBuild:452 - logical net 'N16' has no driver
WARNING:NgdBuild:452 - logical net 'N17' has no driver
WARNING:NgdBuild:452 - logical net 'N18' has no driver
WARNING:NgdBuild:452 - logical net 'N19' has no driver
WARNING:NgdBuild:452 - logical net 'N20' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  27

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  33 sec
Total CPU time to NGDBUILD completion:  1 min  33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -xe n -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vsx475tff1759-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<4>7_SW0" and its I1 input
   driver
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" failed to
   merge with F7 multiplexer
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<5>7_SW0".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" failed to
   merge with F7 multiplexer
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<5>7_SW1".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" failed to
   merge with F7 multiplexer
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<6>7_SW0".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" failed to
   merge with F7 multiplexer
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<6>7_SW1".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" failed to
   merge with F7 multiplexer
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<7>7_SW0".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "axi/axi/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/g
   en_axilite.gen_axilite_conv.axilite_conv_inst/Mmux_m_axaddr291" failed to
   merge with F7 multiplexer
   "iic_0/iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<7>7_SW1".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 50 secs 
Total CPU  time at the beginning of Placer: 1 mins 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:57e53ace) REAL time: 2 mins 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:57e53ace) REAL time: 2 mins 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c00d3e72) REAL time: 2 mins 26 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c00d3e72) REAL time: 2 mins 26 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

......


There are 18 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y8:                        | CLOCKREGION_X1Y8:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 2 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 168  |  0  |  0 |   80   |   80   | 30720 | 13440 | 17280 | 112  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 168  |  0  |  0 |   80   |   80   | 34560 | 13440 | 21120 | 112  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 168  |  0  |  0 |   80   |   80   | 34560 | 13440 | 21120 | 112  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   1  |  0  |  0 |   15   |    0   |   142 |     2 |     0 |   0  |   0  |  0  |   0  | "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y5>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 168  |  0  |  0 |   80   |   80   | 34560 | 13440 | 21120 | 112  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 168  |  0  |  0 |   80   |   80   | 30720 | 13440 | 17280 | 112  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 168  |  0  |  0 |   80   |   80   | 30720 | 13440 | 17280 | 112  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   15   |    0   |    76 |     2 |     0 |   0  |   0  |  0  |   0  | "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 18  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 2 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out" driven
by "BUFR_X0Y7"
INST "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/phy/v6_iddr.ddr_bufr" LOC =
"BUFR_X0Y7" ;
NET "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out" TNM_NET =
"TN_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out" ;
TIMEGRP "TN_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out" AREA_GROUP =
"CLKAG_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out" ;
AREA_GROUP "CLKAG_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[0].fmc111_adc/ddr_clk_out" RANGE
= CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


# Regional-Clock "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out" driven
by "BUFR_X0Y11"
INST "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/phy/v6_iddr.ddr_bufr" LOC =
"BUFR_X0Y11" ;
NET "radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out" TNM_NET =
"TN_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out" ;
TIMEGRP "TN_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out" AREA_GROUP =
"CLKAG_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out" ;
AREA_GROUP "CLKAG_radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1].fmc111_adc/ddr_clk_out" RANGE
= CLOCKREGION_X0Y5, CLOCKREGION_X0Y6, CLOCKREGION_X0Y4;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:3cf3b32b) REAL time: 2 mins 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:3cf3b32b) REAL time: 2 mins 47 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:3cf3b32b) REAL time: 2 mins 47 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:3cf3b32b) REAL time: 2 mins 48 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:3cf3b32b) REAL time: 2 mins 49 secs 

Phase 10.8  Global Placement
...............................................................................
...............................................................................................................................................
....................................................................................................
................
Phase 10.8  Global Placement (Checksum:3d51316d) REAL time: 3 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3d51316d) REAL time: 3 mins 51 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:1a9b84bb) REAL time: 4 mins 40 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:1a9b84bb) REAL time: 4 mins 40 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:2fd59b46) REAL time: 4 mins 41 secs 

Total REAL time to Placer completion: 4 mins 43 secs 
Total CPU  time to Placer completion: 4 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  162
Slice Logic Utilization:
  Number of Slice Registers:                 7,338 out of 595,200    1%
    Number used as Flip Flops:               7,331
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      6,589 out of 297,600    2%
    Number used as logic:                    5,715 out of 297,600    1%
      Number using O6 output only:           4,527
      Number using O5 output only:             147
      Number using O5 and O6:                1,041
      Number used as ROM:                        0
    Number used as Memory:                     566 out of 122,240    1%
      Number used as Dual Port RAM:            336
        Number using O6 output only:             0
        Number using O5 output only:            36
        Number using O5 and O6:                300
      Number used as Single Port RAM:            0
      Number used as Shift Register:           230
        Number using O6 output only:           228
        Number using O5 output only:             0
        Number using O5 and O6:                  2
    Number used exclusively as route-thrus:    308
      Number with same-slice register load:    278
      Number with same-slice carry load:        24
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,296 out of  74,400    4%
  Number of LUT Flip Flop pairs used:        8,989
    Number with an unused Flip Flop:         2,540 out of   8,989   28%
    Number with an unused LUT:               2,400 out of   8,989   26%
    Number of fully used LUT-FF pairs:       4,049 out of   8,989   45%
    Number of unique control sets:             570
    Number of slice register sites lost
      to control set restrictions:           2,087 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       161 out of     840   19%
    Number of LOCed IOBs:                      161 out of     161  100%
    IOB Flip Flops:                             69
    IOB Master Pads:                            36
    IOB Slave Pads:                             36

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 65 out of   1,064    6%
    Number using RAMB36E1 only:                 65
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                32 out of   1,080    2%
    Number used as ILOGICE1s:                   32
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                37 out of   1,080    3%
    Number used as OLOGICE1s:                   37
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               2 out of      54    3%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            3 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         4 out of      27   14%
  Number of IODELAYE1s:                         64 out of   1,080    5%
  Number of MMCM_ADVs:                           2 out of      18   11%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  1653 MB
Total REAL time to MAP completion:  4 mins 57 secs 
Total CPU time to MAP completion:   4 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/tools/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/home/tools/Xilinx/14.7/ISE_DS/ISE/:/home/tools/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 7,338 out of 595,200    1%
    Number used as Flip Flops:               7,331
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      6,589 out of 297,600    2%
    Number used as logic:                    5,715 out of 297,600    1%
      Number using O6 output only:           4,527
      Number using O5 output only:             147
      Number using O5 and O6:                1,041
      Number used as ROM:                        0
    Number used as Memory:                     566 out of 122,240    1%
      Number used as Dual Port RAM:            336
        Number using O6 output only:             0
        Number using O5 output only:            36
        Number using O5 and O6:                300
      Number used as Single Port RAM:            0
      Number used as Shift Register:           230
        Number using O6 output only:           228
        Number using O5 output only:             0
        Number using O5 and O6:                  2
    Number used exclusively as route-thrus:    308
      Number with same-slice register load:    278
      Number with same-slice carry load:        24
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,296 out of  74,400    4%
  Number of LUT Flip Flop pairs used:        8,989
    Number with an unused Flip Flop:         2,540 out of   8,989   28%
    Number with an unused LUT:               2,400 out of   8,989   26%
    Number of fully used LUT-FF pairs:       4,049 out of   8,989   45%
    Number of slice register sites lost
      to control set restrictions:               0 out of 595,200    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       161 out of     840   19%
    Number of LOCed IOBs:                      161 out of     161  100%
    IOB Flip Flops:                             69
    IOB Master Pads:                            36
    IOB Slave Pads:                             36

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 65 out of   1,064    6%
    Number using RAMB36E1 only:                 65
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                32 out of   1,080    2%
    Number used as ILOGICE1s:                   32
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                37 out of   1,080    3%
    Number used as OLOGICE1s:                   37
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               2 out of      54    3%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            3 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         4 out of      27   14%
  Number of IODELAYE1s:                         64 out of   1,080    5%
  Number of MMCM_ADVs:                           2 out of      18   11%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 49 secs 
Finished initial Timing Analysis.  REAL time: 50 secs 

WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichannel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_
   sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 64424 unrouted;      REAL time: 1 mins 5 secs 

Phase  2  : 50476 unrouted;      REAL time: 1 mins 13 secs 

Phase  3  : 13127 unrouted;      REAL time: 1 mins 52 secs 

Phase  4  : 13127 unrouted; (Setup:0, Hold:17056, Component Switching Limit:0)     REAL time: 2 mins 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:15122, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:15122, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:15122, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:15122, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 45 secs 
Total REAL time to Router completion: 2 mins 45 secs 
Total CPU time to Router completion: 2 mins 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         fmc_clk1_fx |BUFGCTRL_X0Y29| No   |  630 |  0.332     |  2.137      |
+---------------------+--------------+------+------+------------+-------------+
|dlmb_bram_if_port_BR |              |      |      |            |             |
|              AM_Clk | BUFGCTRL_X0Y0| No   | 2269 |  0.530     |  2.321      |
+---------------------+--------------+------+------+------------+-------------+
|radarDFT_FMC111_Cont |              |      |      |            |             |
|rol/radarDFT_FMC111_ |              |      |      |            |             |
|Control/USER_LOGIC_I |              |      |      |            |             |
|/adc_gen[0].fmc111_a |              |      |      |            |             |
|      dc/ddr_clk_out |  Regional Clk| No   |   88 |  0.114     |  0.917      |
+---------------------+--------------+------+------+------------+-------------+
|radarDFT_FMC111_Cont |              |      |      |            |             |
|rol/radarDFT_FMC111_ |              |      |      |            |             |
|Control/USER_LOGIC_I |              |      |      |            |             |
|/adc_gen[1].fmc111_a |              |      |      |            |             |
|      dc/ddr_clk_out |  Regional Clk| No   |   67 |  0.170     |  0.920      |
+---------------------+--------------+------+------+------------+-------------+
|          sys_clk_2x | BUFGCTRL_X0Y1| No   |    4 |  0.106     |  1.964      |
+---------------------+--------------+------+------+------------+-------------+
|sys_clk_gen/sys_clk_ |              |      |      |            |             |
|gen/MMCM0_INST/MMCM_ |              |      |      |            |             |
|  ADV_inst_ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.813      |
+---------------------+--------------+------+------+------------+-------------+
|sys_clk_gen/sys_clk_ |              |      |      |            |             |
|gen/MMCM0_INST/MMCM_ |              |      |      |            |             |
| ADV_inst_ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.398      |
+---------------------+--------------+------+------+------------+-------------+
|user_pll/user_pll/MM |              |      |      |            |             |
|CM_ADV_inst_ML_NEW_I |              |      |      |            |             |
|                   1 |         Local|      |    3 |  0.000     |  2.360      |
+---------------------+--------------+------+------+------------+-------------+
|user_pll/user_pll/MM |              |      |      |            |             |
|CM_ADV_inst_ML_NEW_O |              |      |      |            |             |
|                  UT |         Local|      |    2 |  0.000     |  0.312      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_16_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    3 |  0.193     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_8_ML_NEW_ |              |      |      |            |             |
|                 CLK |         Local|      |    3 |  0.109     |  0.500      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_user_pll_user_pll_CLKOUT0_BUF = PERIOD | SETUP       |     0.075ns|     3.850ns|       0|           0
   TIMEGRP         "user_pll_user_pll_CLKOU | HOLD        |     0.036ns|            |       0|           0
  T0_BUF" TS_fmc111_sdr_clk0 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc111_sdr_clk0 = PERIOD TIMEGRP "fmc1 | MINLOWPULSE |     1.666ns|     2.334ns|       0|           0
  11_sdr_clk0" 250 MHz HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_gen_sys_clk_gen_SIG_MMCM0_CLKO | MINPERIOD   |     1.775ns|     3.225ns|       0|           0
  UT1 = PERIOD TIMEGRP         "sys_clk_gen |             |            |            |        |            
  _sys_clk_gen_SIG_MMCM0_CLKOUT1" TS_dcm_sy |             |            |            |        |            
  s_clk_s / 2 HIGH         50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_gen_sys_clk_gen_SIG_MMCM0_CLKO | SETUP       |     2.881ns|     7.119ns|       0|           0
  UT0 = PERIOD TIMEGRP         "sys_clk_gen | HOLD        |     0.016ns|            |       0|           0
  _sys_clk_gen_SIG_MMCM0_CLKOUT0" TS_dcm_sy |             |            |            |        |            
  s_clk_s HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_sys_clk_s = PERIOD TIMEGRP "dcm_sy | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  s_clk_s" 10 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.677ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_reset_resync_path" TIG       | MAXDELAY    |         N/A|     6.294ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_dlmb_POR_FF_I_path" TIG      | SETUP       |         N/A|     1.471ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_ilmb_POR_FF_I_path" TIG      | SETUP       |         N/A|     2.018ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_fx1_sys1_path" TIG               | SETUP       |         N/A|     2.224ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_sys1_fx1_path" TIG               | SETUP       |         N/A|     7.472ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_dcm_sys_clk_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dcm_sys_clk_s               |     10.000ns|      4.000ns|      7.119ns|            0|            0|            0|       656795|
| TS_sys_clk_gen_sys_clk_gen_SIG|      5.000ns|      3.225ns|          N/A|            0|            0|            0|            0|
| _MMCM0_CLKOUT1                |             |             |             |             |             |             |             |
| TS_sys_clk_gen_sys_clk_gen_SIG|     10.000ns|      7.119ns|          N/A|            0|            0|       656795|            0|
| _MMCM0_CLKOUT0                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc111_sdr_clk0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc111_sdr_clk0             |      4.000ns|      2.334ns|      3.850ns|            0|            0|            0|         9040|
| TS_user_pll_user_pll_CLKOUT0_B|      4.000ns|      3.850ns|          N/A|            0|            0|         9040|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 125 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 13 secs 
Total CPU time to PAR completion: 3 mins 17 secs 

Peak Memory Usage:  1842 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 127
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 5 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/home/tools/Xilinx/14.7/ISE_DS/ISE/:/home/tools/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 5 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vsx475t,-2 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 5 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 667779 paths, 0 nets, and 43010 connections

Design statistics:
   Minimum period:   7.119ns (Maximum frequency: 140.469MHz)


Analysis completed Tue May 31 14:59:46 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 55 secs 


xflow done!
touch __xps/system_routed
xilperl /home/tools/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/tools/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</home/tools/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/home/tools/Xilinx/14.7/ISE_DS/ISE/:/home/tools/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -2
Opened constraints file system.pcf.

Tue May 31 15:00:08 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_24' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_25' at 'RAMB36_X5Y21' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_26' at 'RAMB36_X6Y21' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_27' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_28' at 'RAMB36_X5Y22' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_29' at 'RAMB36_X6Y26' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_30' at 'RAMB36_X6Y22' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_31' at 'RAMB36_X6Y25' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_16' at 'RAMB36_X5Y27' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_17' at 'RAMB36_X5Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_18' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_19' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_20' at 'RAMB36_X5Y19' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_21' at 'RAMB36_X6Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_22' at 'RAMB36_X6Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_23' at 'RAMB36_X6Y19' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_8' at 'RAMB36_X5Y25' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_9' at 'RAMB36_X5Y26' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_10' at 'RAMB36_X6Y20' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_11' at 'RAMB36_X5Y20' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_12' at 'RAMB36_X5Y23' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_13' at 'RAMB36_X6Y23' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_14' at 'RAMB36_X5Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_15' at 'RAMB36_X6Y31' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_0' at 'RAMB36_X5Y28' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_1' at 'RAMB36_X6Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_2' at 'RAMB36_X6Y29' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_3' at 'RAMB36_X5Y29' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_4' at 'RAMB36_X6Y28' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_5' at 'RAMB36_X6Y27' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_6' at 'RAMB36_X4Y28' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_7' at 'RAMB36_X4Y27' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100ki_ramblk/radardft_100ki_ramblk/ramb36e1_3' at 'RAMB36_X1Y37' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100ki_ramblk/radardft_100ki_ramblk/ramb36e1_2' at 'RAMB36_X1Y40' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100ki_ramblk/radardft_100ki_ramblk/ramb36e1_1' at 'RAMB36_X1Y39' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100ki_ramblk/radardft_100ki_ramblk/ramb36e1_0' at 'RAMB36_X1Y38' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100kq_ramblk/radardft_100kq_ramblk/ramb36e1_3' at 'RAMB36_X1Y31' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100kq_ramblk/radardft_100kq_ramblk/ramb36e1_2' at 'RAMB36_X1Y29' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100kq_ramblk/radardft_100kq_ramblk/ramb36e1_1' at 'RAMB36_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'radardft_100kq_ramblk/radardft_100kq_ramblk/ramb36e1_0' at 'RAMB36_X0Y37' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10ki_ramblk/radardft_10ki_ramblk/ramb36e1_3' at 'RAMB36_X0Y32' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10ki_ramblk/radardft_10ki_ramblk/ramb36e1_2' at 'RAMB36_X2Y31' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10ki_ramblk/radardft_10ki_ramblk/ramb36e1_1' at 'RAMB36_X1Y32' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10ki_ramblk/radardft_10ki_ramblk/ramb36e1_0' at 'RAMB36_X1Y34' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10kq_ramblk/radardft_10kq_ramblk/ramb36e1_3' at 'RAMB36_X2Y32' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10kq_ramblk/radardft_10kq_ramblk/ramb36e1_2' at 'RAMB36_X1Y33' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10kq_ramblk/radardft_10kq_ramblk/ramb36e1_1' at 'RAMB36_X2Y33' location successfully updated with design data.


INFO::100 - BRAM 'radardft_10kq_ramblk/radardft_10kq_ramblk/ramb36e1_0' at 'RAMB36_X1Y35' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mi_ramblk/radardft_250mi_ramblk/ramb36e1_3' at 'RAMB36_X4Y34' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mi_ramblk/radardft_250mi_ramblk/ramb36e1_2' at 'RAMB36_X5Y34' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mi_ramblk/radardft_250mi_ramblk/ramb36e1_1' at 'RAMB36_X4Y35' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mi_ramblk/radardft_250mi_ramblk/ramb36e1_0' at 'RAMB36_X3Y36' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mq_ramblk/radardft_250mq_ramblk/ramb36e1_3' at 'RAMB36_X4Y36' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mq_ramblk/radardft_250mq_ramblk/ramb36e1_2' at 'RAMB36_X3Y35' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mq_ramblk/radardft_250mq_ramblk/ramb36e1_1' at 'RAMB36_X3Y34' location successfully updated with design data.


INFO::100 - BRAM 'radardft_250mq_ramblk/radardft_250mq_ramblk/ramb36e1_0' at 'RAMB36_X2Y38' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mi_ramblk/radardft_5mi_ramblk/ramb36e1_3' at 'RAMB36_X1Y36' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mi_ramblk/radardft_5mi_ramblk/ramb36e1_2' at 'RAMB36_X2Y40' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mi_ramblk/radardft_5mi_ramblk/ramb36e1_1' at 'RAMB36_X2Y39' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mi_ramblk/radardft_5mi_ramblk/ramb36e1_0' at 'RAMB36_X2Y36' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mq_ramblk/radardft_5mq_ramblk/ramb36e1_3' at 'RAMB36_X3Y37' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mq_ramblk/radardft_5mq_ramblk/ramb36e1_2' at 'RAMB36_X2Y34' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mq_ramblk/radardft_5mq_ramblk/ramb36e1_1' at 'RAMB36_X2Y35' location successfully updated with design data.


INFO::100 - BRAM 'radardft_5mq_ramblk/radardft_5mq_ramblk/ramb36e1_0' at 'RAMB36_X2Y37' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_qchannel/register_file_radarDFT_Tone_TX_qchan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/IP2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Tone_TX_ichannel/register_file_radarDFT_Tone_TX_ichan
   nel/USER_LOGIC_I/Bus2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_24_29_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_RdCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_12_17_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_18_23_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_18_23_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_12_17_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/I
   P2Bus_Data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_24_29_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_capture/register_file_radarDFT_capture/USER_LOGIC_I/B
   us2IP_WrCE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gd
   m.dm/RAM_reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/IP2Bus_Da
   ta_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Ior/register_file_radarDFT_Ior/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_smri2mb/fsl_smri2mb/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM1_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fsl_mb2smri/fsl_mb2smri/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sy
   nc_FIFO_I.dpram_fifo_i.DPRAM_FIFO/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <register_file_radarDFT_Qor/register_file_radarDFT_Qor/USER_LOGIC_I/Bus2IP_Rd
   CE_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM
   _reg_0_15_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[5].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[5].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[6].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[6].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[7].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[7].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[0].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[0].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[8].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[8].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[1].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[1].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[9].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[9].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[2].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[2].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[10].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[10].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[3].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[3].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[11].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[11].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[4].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[4].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[12].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[12].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[13].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[13].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[14].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The Q1
   output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Issue with pin connections and/or configuration
   on
   block:<radarDFT_FMC111_Control/radarDFT_FMC111_Control/USER_LOGIC_I/adc_gen[1
   ].fmc111_adc/phy/v6_iddr.bit_loop[14].ddr_i/iddr_i>:<ILOGICE1_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not
   configured.
DRC detected 0 errors and 155 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
xps -nw -scr util/xps/init_bram.tcl system.xmp

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Loading xmp file system.xmp
WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 
WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi - tcl is overriding PARAMETER
   C_BASEFAMILY value to virtex6 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interco
   nnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   ilmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   dlmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   dummy_sys_clk_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   dummy_user_pll_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_mb2smri:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_smri2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_bram_if	dlmb
  (0000000000-0x0001ffff) ilmb_bram_if	ilmb
  (0x00020000-0x0002ffff) uartlite_0	axi
  (0x00030000-0x0003ffff) iic_0	axi
  (0x10000000-0x10003fff) radarDFT_100kI	axi->bridge_plb1->plb1
  (0x10004000-0x10007fff) radarDFT_100kQ	axi->bridge_plb1->plb1
  (0x10008000-0x1000bfff) radarDFT_10kI	axi->bridge_plb1->plb1
  (0x1000c000-0x1000ffff) radarDFT_10kQ	axi->bridge_plb1->plb1
  (0x10010000-0x10013fff) radarDFT_250MI	axi->bridge_plb1->plb1
  (0x10014000-0x10017fff) radarDFT_250MQ	axi->bridge_plb1->plb1
  (0x10018000-0x1001bfff) radarDFT_5MI	axi->bridge_plb1->plb1
  (0x1001c000-0x1001ffff) radarDFT_5MQ	axi->bridge_plb1->plb1
  (0x10020000-0x100201ff) fmc111_iic0	axi->bridge_plb1->plb1
  (0x10020200-0x100203ff) fmc111_iic1	axi->bridge_plb1->plb1
  (0x10020400-0x100205ff) radarDFT_FMC111_Control	axi->bridge_plb1->plb1
  (0x10020600-0x100206ff) register_file_radarDFT_Ior	axi->bridge_plb1->plb1
  (0x10020700-0x100207ff) register_file_radarDFT_Qor	axi->bridge_plb1->plb1
  (0x10020800-0x100208ff)
register_file_radarDFT_Tone_TX_ichannel	axi->bridge_plb1->plb1
  (0x10020900-0x100209ff)
register_file_radarDFT_Tone_TX_qchannel	axi->bridge_plb1->plb1
  (0x10020a00-0x10020aff) register_file_radarDFT_capture	axi->bridge_plb1->plb1
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_100kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_100kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_10kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_10kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_250MI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_250MQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_5MI_ramblk - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: bram_block, INSTANCE:radarDFT_5MQ_ramblk - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MQ - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 55 
INFO:EDK - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 56 
INFO:EDK - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 57 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 83 

Checking platform address map ...

XPS% Evaluating file util/xps/init_bram.tcl
gmake[1]: Entering directory `/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base'
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vsx475tff1759-2 system.mhs -lp /home/tools/radarDFT/radarDFT/repository/  -pe microblaze_0 Software/executable.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'virtex6sx' -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/system.mhs line 42 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_
   v8_50_a/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interco
   nnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_bram_if:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dummy_sys_clk_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dummy_user_pll_psclk:Res. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   radarDFT_FMC111_Control:fmc_clk1. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_mb2smri:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_smri2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_bram_if	dlmb
  (0000000000-0x0001ffff) ilmb_bram_if	ilmb
  (0x00020000-0x0002ffff) uartlite_0	axi
  (0x00030000-0x0003ffff) iic_0	axi
  (0x10000000-0x10003fff) radarDFT_100kI	axi->bridge_plb1->plb1
  (0x10004000-0x10007fff) radarDFT_100kQ	axi->bridge_plb1->plb1
  (0x10008000-0x1000bfff) radarDFT_10kI	axi->bridge_plb1->plb1
  (0x1000c000-0x1000ffff) radarDFT_10kQ	axi->bridge_plb1->plb1
  (0x10010000-0x10013fff) radarDFT_250MI	axi->bridge_plb1->plb1
  (0x10014000-0x10017fff) radarDFT_250MQ	axi->bridge_plb1->plb1
  (0x10018000-0x1001bfff) radarDFT_5MI	axi->bridge_plb1->plb1
  (0x1001c000-0x1001ffff) radarDFT_5MQ	axi->bridge_plb1->plb1
  (0x10020000-0x100201ff) fmc111_iic0	axi->bridge_plb1->plb1
  (0x10020200-0x100203ff) fmc111_iic1	axi->bridge_plb1->plb1
  (0x10020400-0x100205ff) radarDFT_FMC111_Control	axi->bridge_plb1->plb1
  (0x10020600-0x100206ff) register_file_radarDFT_Ior	axi->bridge_plb1->plb1
  (0x10020700-0x100207ff) register_file_radarDFT_Qor	axi->bridge_plb1->plb1
  (0x10020800-0x100208ff)
register_file_radarDFT_Tone_TX_ichannel	axi->bridge_plb1->plb1
  (0x10020900-0x100209ff)
register_file_radarDFT_Tone_TX_qchannel	axi->bridge_plb1->plb1
  (0x10020a00-0x10020aff) register_file_radarDFT_capture	axi->bridge_plb1->plb1
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_
   00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_100kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_100kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_100kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_10kI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_10kQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_10kQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_250MI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_250MQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_250MQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_5MI_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MI - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:radarDFT_5MQ_ramblk - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_
   v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:radarDFT_5MQ - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if
   _cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 55 
INFO:EDK:4130 - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 56 
INFO:EDK:4130 - IPNAME: fmc111_sdr, INSTANCE:radarDFT_FMC111_Control - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/fmc111_sdr_v1_00_a/d
   ata/fmc111_sdr_v2_1_0.mpd line 57 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Ior -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_xsg2cpu, INSTANCE:register_file_radarDFT_Qor -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_xsg2cpu_v3_01
   _a/data/sw_reg_xsg2cpu_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_ichannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg,
   INSTANCE:register_file_radarDFT_Tone_TX_qchannel - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 22 
INFO:EDK:4130 - IPNAME: sw_reg_cpu2xsg, INSTANCE:register_file_radarDFT_capture
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base/pcores/sw_reg_cpu2xsg_v3_01
   _a/data/sw_reg_cpu2xsg_v2_1_0.mpd line 23 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb1 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /home/tools/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_
   05_a/data/plb_v46_v2_1_0.mpd line 83 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vsx475tff1759-2 -bt
implementation/system.bit  -bd Software/executable.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

gmake[1]: Leaving directory `/home/tools/radarDFT/radarDFT/XPS_14.7_mBEE4_base'
/bin/mkdir ../output/20160531_1503
promgen -w -b -p bin -u 0 implementation/download.bit
Release 14.7 - Promgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
0x12adc8c (19586188) bytes loaded up from 0x0
Using generated prom size of 32768K
Writing file "implementation/download.bin".
Writing file "implementation/download.prm".
Writing file "implementation/download.cfi".
cp implementation/download.bin ../output/20160531_1503/radarDFT.bin
cp bps.log ../output/20160531_1503/bps.log
