# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do TrabalhoFinal_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/reg_int.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_int
# -- Compiling architecture rtl of reg_int
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/alu_ctr.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_ctr
# -- Compiling architecture alu_ctr_arch of alu_ctr
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/mux_2_5bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2_5bits
# -- Compiling architecture rtl of mux_2_5bits
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/TrabalhoFinal.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TrabalhoFinal
# -- Compiling architecture Behavioral of TrabalhoFinal
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Control/Somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Somador
# -- Compiling architecture Behavioral of Somador
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Control/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ROM
# -- Compiling architecture Behavioral of ROM
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Control/Estado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Estado
# -- Compiling architecture Behavioral of Estado
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Control/cntrMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cntrMIPS
# -- Compiling architecture Behavioral of cntrMIPS
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Control/AddressLogic.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddressLogic
# -- Compiling architecture Behavioral of AddressLogic
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/ula.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ula
# -- Compiling architecture behavioral of ula
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Shift32_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Shift32_2
# -- Compiling architecture Shift32_2_arch of Shift32_2
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/reg_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_32
# -- Compiling architecture rtl of reg_32
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/pc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/mux_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4
# -- Compiling architecture rtl of mux_4
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/mux_3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_3
# -- Compiling architecture rtl of mux_3
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/mux_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2
# -- Compiling architecture rtl of mux_2
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/extsgn.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity extsgn
# -- Compiling architecture extsgn_arch of extsgn
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Breg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Breg
# -- Compiling architecture Behavioral of Breg
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/Modulos/Memoria/memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memoria
# -- Compiling architecture SYN of memoria
# 
# vcom -93 -work work {C:/Users/Pietro/Documents/MIPS_Multiciclo/simulation/modelsim/TrabalhoFinal.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TrabalhoFinal_vhd_tst
# -- Compiling architecture TrabalhoFinal_arch of TrabalhoFinal_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  ProgramaFinal_Tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ProgramaFinal_Tb 
# ** Error: (vsim-3170) Could not find 'C:/Users/Pietro/Documents/MIPS_Multiciclo/simulation/modelsim/rtl_work.ProgramaFinal_Tb'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./TrabalhoFinal_run_msim_rtl_vhdl.do PAUSED at line 30
vsim work.trabalhofinal_vhd_tst
# vsim work.trabalhofinal_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.trabalhofinal_vhd_tst(trabalhofinal_arch)
# Loading work.trabalhofinal(behavioral)
# Loading work.pc(rtl)
# Loading work.cntrmips(behavioral)
# Loading work.addresslogic(behavioral)
# Loading work.estado(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.somador(behavioral)
# Loading work.rom(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.mux_2(rtl)
# Loading work.memoria(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.reg_int(rtl)
# Loading work.reg_32(rtl)
# Loading work.mux_2_5bits(rtl)
# Loading work.breg(behavioral)
# Loading work.extsgn(extsgn_arch)
# Loading work.shift32_2(shift32_2_arch)
# Loading work.mux_4(rtl)
# Loading work.alu_ctr(alu_ctr_arch)
# Loading work.ula(behavioral)
# Loading work.mux_3(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /trabalhofinal_vhd_tst/i1/U2/CtlInT(1 downto 0) has no driver.
# 
# This port will contribute value (UU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /trabalhofinal_vhd_tst/i1/SaidaPC(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /trabalhofinal_vhd_tst/i1/SaidaRI(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
add wave -position end  sim:/trabalhofinal_vhd_tst/SaidaPC
add wave -position end  sim:/trabalhofinal_vhd_tst/SaidaRDM
add wave -position end  sim:/trabalhofinal_vhd_tst/SaidaRI
add wave -position end  sim:/trabalhofinal_vhd_tst/SaidaULA
add wave -position end  sim:/trabalhofinal_vhd_tst/clk
add wave -position end  sim:/trabalhofinal_vhd_tst/clk_period
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /trabalhofinal_vhd_tst/i1/U2/U4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ps  Iteration: 1  Instance: /trabalhofinal_vhd_tst/i1/U8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ps  Iteration: 1  Instance: /trabalhofinal_vhd_tst/i1/U8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 4  Instance: /trabalhofinal_vhd_tst/i1/U16
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 5  Instance: /trabalhofinal_vhd_tst/i1/U16
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
