,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/anton_unencrypted/mpw5/caravel_user_project/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow completed,2h12m8s0ms,0h34m34s0ms,-2.0,10.2784,-1,13.71,23701.75,-1,0,0,0,0,0,0,0,3753,0,-1,-1,11081081,798289,0.0,-9.97,-1,0.0,0.0,0.0,-1843.57,-1,0.0,0.0,8668019591.0,0.0,37.15,40.06,13.51,25.46,2.33,68620,314150,11756,256590,0,0,0,72845,2737,11,1691,2419,13030,3474,1058,16613,10042,10500,27,3350,78633,0,81983,50.0,20.0,20,DELAY 4,5,50,1,180,180,0.18,0.1,sky130_fd_sc_hd,4,0
