cmd=capture record-data --json --args-path /Users/mblsha/src/github/motor-benchmarks/test_pwm_capture/record_options.json --out /Users/mblsha/src/github/motor-benchmarks/test_pwm_capture/record_result.json
[2025-12-31 20:50:23.529547] [I] [tid 57920665] [main] [profile.h:28] GetFirmwareVersion finished, took 1.759 ms
[2025-12-31 20:50:23.535301] [I] [tid 57920665] [main] [profile.h:28] GetFirmwareVersion finished, took 1.715 ms
[2025-12-31 20:50:23.803555] [I] [tid 57920665] [mso] [mso_device_interface.cpp:1080] Reading AFE Metadata
[2025-12-31 20:50:24.842018] [I] [tid 57920665] [mso] [mso_device_interface.cpp:1089] Metadata is 6376 bytes
[2025-12-31 20:50:24.842032] [I] [tid 57920665] [mso] [mso_device.cpp:300] Read MSO and AFE Metadata: 
MSO Device Metadata
	Metadata Version: Initial (1)
	Pod PN:           MsoPod_4ch_100Mhz_9b_100Ms (99200063)
	Board PN:         MsoMain_1_5_GB (91300009)
	Board Revision:   Rev0B (2)
	Board ID:         1580041361759993009 [0x15ED6F3F4220FCB1]
	Device Serial:    B6KES

MSO AFE Metadata
	Metadata Version: Initial (1)
	Board PN:         MsoAfe_4ch_9b (91300007)
	Board Revision:   Rev0E (4)
	Board ID:         5706489996828937159 [0x4F31866AF74F0BC7]

[2025-12-31 20:50:24.842147] [I] [tid 57920665] [mso] [mso_device.cpp:434] MSO firmware version: 1.0.52, build date: Nov  4 2025, info: Joe Edition
[2025-12-31 20:50:24.844248] [I] [tid 57920665] [mso] [mso_device.cpp:526] Firmware is up-to-date
[2025-12-31 20:50:24.910261] [I] [tid 57920665] [device] [spi_flash.cpp:462] data size: 8192
[2025-12-31 20:50:24.910273] [I] [tid 57920665] [device] [spi_flash.cpp:468] Last assert log: last_log_msg_ms=4294967295, log_start_index=4294967295
[2025-12-31 20:50:24.910274] [C] [tid 57920665] [device] [spi_flash.cpp:471] Last assert log start index is too large, ignoring: 4294967295
[2025-12-31 20:50:24.910296] [I] [tid 57920665] [mso] [mso_device.cpp:591] Waiting for wall power
[2025-12-31 20:50:24.910308] [I] [tid 57920665] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=0%) to DSInitializing(msg=Waiting for wall power, progress=0%)
[2025-12-31 20:50:24.910446] [I] [tid 57920685] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 20:50:24.912534] [I] [tid 57920685] [mso] [mso_device_mailbox.cpp:526] Starting interrupt read stream for ep 81 40
[2025-12-31 20:50:24.917270] [I] [tid 57920784] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=16384, chunk_size_bytes=64
[2025-12-31 20:50:24.918076] [I] [tid 57920685] [mso] [mso_device_mailbox.cpp:552] Starting async read stream for ep 84 4000
[2025-12-31 20:50:24.923551] [I] [tid 57920785] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=256, chunk_size_bytes=4096
[2025-12-31 20:50:24.924297] [I] [tid 57920685] [mso] [mso_device_interface.cpp:454] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 20:50:24.931731] [I] [tid 57920685] [mso] [mso_device_interface.cpp:524] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 20:50:25.054480] [I] [tid 57920685] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa0 value=0x0
[2025-12-31 20:50:25.056769] [I] [tid 57920685] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa1 value=0x0
[2025-12-31 20:50:25.104500] [I] [tid 57920685] [device] [mso_device_interface.cpp:1861] Programming Smart Cable IO Expander A
[2025-12-31 20:50:25.176501] [I] [tid 57920685] [mso] [mso_device_interface.cpp:1325] Programming FPGA bitstream, 4639728 bytes
[2025-12-31 20:50:26.297219] [I] [tid 57920685] [main] [profile.h:28] Programming FPGA  finished, took 1124.750 ms
[2025-12-31 20:50:26.301711] [I] [tid 57920685] [device] [mso_device_interface.cpp:1957] Enabling hardware monitoring in firmware.
[2025-12-31 20:50:26.303979] [I] [tid 57920685] [device] [mso_device_interface.cpp:1971] Enabling fan control in firmware.
[2025-12-31 20:50:26.309981] [I] [tid 57920685] [mso] [fancontroller_lm96063.cpp:35] Setting critical temperature setpoint to 70 degrees C, hysteresis=5 degrees C
[2025-12-31 20:50:26.319003] [I] [tid 57920685] [device] [mso_device_interface.cpp:1917] Programming Smart Cable IO Expander B
[2025-12-31 20:50:26.359492] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=Waiting for wall power, progress=0%) to DSInitializing(msg=, progress=30%)
[2025-12-31 20:50:26.359504] [I] [tid 57920685] [main] [mso_device_interface.cpp:595] Configuring IO Expander for Dc/Vga/Adc/Dac
[2025-12-31 20:50:26.424412] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=30%) to DSInitializing(msg=, progress=40%)
[2025-12-31 20:50:26.426709] [I] [tid 57920685] [main] [mso_device_interface.cpp:605] FPGA HW Revision: 3.64
[2025-12-31 20:50:26.426714] [I] [tid 57920685] [mso.fpga] [mso_fpga.cpp:284] Waiting for DDR locked and calibrated
[2025-12-31 20:50:26.897708] [I] [tid 57920685] [mso.fpga] [mso_fpga.cpp:297] Locked and calibrated DDR after 470 ms
[2025-12-31 20:50:27.392701] [I] [tid 57920685] [main] [profile.h:28] Initializing Clock finished, took 485.966 ms
[2025-12-31 20:50:27.392717] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=40%) to DSInitializing(msg=, progress=60%)
[2025-12-31 20:50:27.410808] [I] [tid 57920685] [mso] [adc_12qj1600.cpp:143] ADC Vendor ID: 0451
[2025-12-31 20:50:27.990684] [I] [tid 57920685] [main] [adc_12qj1600.cpp:176] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 20:50:27.990689] [I] [tid 57920685] [main] [adc_12qj1600.cpp:179] ADC Locked
[2025-12-31 20:50:27.990692] [I] [tid 57920685] [main] [profile.h:28] Configuring ADC finished, took 597.984 ms
[2025-12-31 20:50:27.990696] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=60%) to DSInitializing(msg=, progress=70%)
[2025-12-31 20:50:27.992948] [I] [tid 57920685] [mso.fpga] [mso_fpga.cpp:345] JESD reset started, waiting for lock...
[2025-12-31 20:50:28.123708] [I] [tid 57920685] [mso.fpga] [mso_fpga.cpp:364] Locked JESD after 130 ms, 0 retries
[2025-12-31 20:50:28.139908] [I] [tid 57920685] [main] [profile.h:28] Resetting JESD Transceivers finished, took 149.210 ms
[2025-12-31 20:50:28.148938] [I] [tid 57920685] [main] [mso_device_interface.cpp:669] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 20:50:28.148955] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=70%) to DSInitializing(msg=, progress=90%)
[2025-12-31 20:50:28.537415] [I] [tid 57920685] [main] [profile.h:28] Waiting for ADC calibration to finish finished, took 388.459 ms
[2025-12-31 20:50:28.573967] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=90%) to DSInitializing(msg=, progress=100%)
[2025-12-31 20:50:28.573977] [I] [tid 57920685] [device] [mso_device_interface.cpp:682] Resetting FPGA timestamp
[2025-12-31 20:50:28.576200] [I] [tid 57920685] [device] [mso_device_interface.cpp:685] Enabling smart ports
[2025-12-31 20:50:28.603449] [I] [tid 57920685] [device] [mso_device_interface.cpp:302] Sending ScPdProcessingEnable, enabled=0x1f, disabled=0xffe0
[2025-12-31 20:50:28.640256] [I] [tid 57920685] [main] [profile.h:28] Setting LED Color finished, took 2.302 ms
[2025-12-31 20:50:28.640262] [I] [tid 57920685] [main] [profile.h:28] Initializing MSO finished, took 3710.365 ms
[2025-12-31 20:50:28.671526] [I] [tid 57920685] [device] [mso_device_mailbox.cpp:672] MSO origin time is 09:50:28.654487 (timestamp_offset=560197ns)
[2025-12-31 20:50:28.676424] [I] [tid 57920685] [mso] [mso_device_mailbox.cpp:700] Measured ADC/FPGA offset is 243 samples
[2025-12-31 20:50:28.683588] [I] [tid 57920685] [mso.scope] [oscilloscope_instrument.cpp:1467] Resetting OscilloscopeInstrument to default configuration
[2025-12-31 20:50:28.683721] [I] [tid 57920685] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 20:50:28.683767] [I] [tid 57920685] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=100%) to DSReady()
[2025-12-31 20:50:28.683774] [I] [tid 57920685] [mso.firmware] [mso_device_mailbox.cpp:162] [fw_thread 0] Wall power: PD contract established. Event count 0
[2025-12-31 20:50:28.683775] [I] [tid 57920685] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 20:50:28.683776] [W] [tid 57920685] [mso] [mso_device_mailbox.cpp:452] Attempting to initialize, but device is no longer initializing
[2025-12-31 20:50:28.688668] [I] [tid 57920920] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=8192, chunk_size_bytes=131072
[2025-12-31 20:50:28.694060] [I] [tid 57920665] [main] [capture_commands.cpp:32] waiting for Logic Analyzer Smart Cable Detection...
[2025-12-31 20:50:28.694066] [I] [tid 57920665] [main] [data_recorder.cpp:233] Waiting for instruments...
[2025-12-31 20:50:28.694067] [I] [tid 57920665] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 20:50:28.694068] [I] [tid 57920665] [main] [data_recorder.cpp:236] Are instruments available: true
[2025-12-31 20:50:28.694068] [I] [tid 57920665] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 20:50:28.694069] [I] [tid 57920665] [main] [capture_commands.cpp:48] Required instruments found! starting recording...
[2025-12-31 20:50:28.694095] [I] [tid 57920665] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 20:50:28.694103] [I] [tid 57920665] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 96153 to 96256
[2025-12-31 20:50:28.694127] [I] [tid 57920665] [main] [capture_commands.cpp:50] recording started. waiting for data to be collected...
[2025-12-31 20:50:28.831225] [W] [tid 57920686] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 499999458
[2025-12-31 20:50:28.833655] [W] [tid 57920686] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 497567333
[2025-12-31 20:50:28.835951] [W] [tid 57920686] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 495273458
[2025-12-31 20:50:28.838288] [W] [tid 57920686] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 492934625
[2025-12-31 20:50:28.854698] [I] [tid 57920686] [main] [profile.h:28] ProcessPendingConfiguration finished, took 170.483 ms
[2025-12-31 20:50:28.960163] [W] [tid 57920686] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 371071750
[2025-12-31 20:50:28.986194] [I] [tid 57920686] [main] [profile.h:28] ProcessPendingConfiguration finished, took 131.470 ms
[2025-12-31 20:50:29.368374] [I] [tid 57920665] [main] [data_recorder.cpp:1143] Analog channel 0 collected data from 1767174629.355596504 to 1767174629.366321608, 0.01072510400000006 seconds. collection holds from 1767174629.355596504 to 1767174629.366321608, 0.01072510400000006 seconds
[2025-12-31 20:50:29.368387] [I] [tid 57920665] [main] [data_recorder.cpp:756] Trim Span: 1767174629.355596504 to 1767174629.365596504, 0.01 seconds
[2025-12-31 20:50:29.368431] [I] [tid 57920665] [main] [data_recorder.cpp:1143] Analog channel 0 collected data from 1767174629.355596504 to 1767174629.366321608, 0.01072510400000006 seconds. collection holds from 1767174629.355596504 to 1767174629.365607128, 0.010010624 seconds
[2025-12-31 20:50:29.368434] [I] [tid 57920665] [main] [capture_commands.cpp:60] data collection complete! exporting...
[2025-12-31 20:50:29.368473] [I] [tid 57920665] [main] [data_recorder.cpp:850] Export for analog 0, first/target waveform interval: (1767174629.355596504, 1767174629.365607128)
[2025-12-31 20:50:29.368477] [I] [tid 57920665] [main] [data_recorder.cpp:853] set zero time to trigger time, 1767174629.355596504
[2025-12-31 20:50:29.368479] [I] [tid 57920665] [main] [data_recorder.cpp:857] analog channel 0 contains 0 waveforms. Only the first is exported.
[2025-12-31 20:50:29.368480] [I] [tid 57920665] [main] [data_recorder.cpp:883] Starting Export, time zero is set to 1767174629.355596504.		export interval: (1767174629.355596504, 1767174629.365607128)
[2025-12-31 20:50:29.371698] [I] [tid 57920665] [main] [capture_commands.cpp:62] export complete! exiting...
retcode=0 
mso> 
