{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717704323183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717704323184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:05:23 2024 " "Processing started: Thu Jun  6 17:05:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717704323184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704323184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top2 -c top2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top2 -c top2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704323184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717704323375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717704323375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "../top2.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717704327591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717704327593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "../pll_vga.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pll_vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717704327594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pattern.v(30) " "Verilog HDL information at pattern.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717704327595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern " "Found entity 1: pattern" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717704327596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "pll_vga.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2/pll_vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717704327597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga/pll_vga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga/pll_vga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga_0002 " "Found entity 1: pll_vga_0002" {  } { { "pll_vga/pll_vga_0002.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2/pll_vga/pll_vga_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717704327598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trocar top2.v(66) " "Verilog HDL Implicit Net warning at top2.v(66): created implicit net for \"trocar\"" {  } { { "../top2.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717704327598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fim_de_jogo top2.v(98) " "Verilog HDL Implicit Net warning at top2.v(98): created implicit net for \"fim_de_jogo\"" {  } { { "../top2.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717704327598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top2 " "Elaborating entity \"top2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717704327622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern pattern:ptr1 " "Elaborating entity \"pattern\" for hierarchy \"pattern:ptr1\"" {  } { { "../top2.v" "ptr1" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717704327623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TENTOU pattern.v(28) " "Verilog HDL or VHDL warning at pattern.v(28): object \"TENTOU\" assigned a value but never read" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717704327624 "|top2|pattern:ptr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 pattern.v(31) " "Verilog HDL assignment warning at pattern.v(31): truncated value with size 32 to match size of target (28)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717704327624 "|top2|pattern:ptr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pattern.v(48) " "Verilog HDL assignment warning at pattern.v(48): truncated value with size 32 to match size of target (10)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717704327624 "|top2|pattern:ptr1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "command_out pattern.v(10) " "Output port \"command_out\" at pattern.v(10) has no driver" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717704327625 "|top2|pattern:ptr1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ponto pattern.v(11) " "Output port \"ponto\" at pattern.v(11) has no driver" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717704327625 "|top2|pattern:ptr1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "trocar pattern.v(30) " "Can't resolve multiple constant drivers for net \"trocar\" at pattern.v(30)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "pattern.v(21) " "Constant driver at pattern.v(21)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 21 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "command_in_aux\[3\] pattern.v(30) " "Can't resolve multiple constant drivers for net \"command_in_aux\[3\]\" at pattern.v(30)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "command_in_aux\[2\] pattern.v(30) " "Can't resolve multiple constant drivers for net \"command_in_aux\[2\]\" at pattern.v(30)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "command_in_aux\[1\] pattern.v(30) " "Can't resolve multiple constant drivers for net \"command_in_aux\[1\]\" at pattern.v(30)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "command_in_aux\[0\] pattern.v(30) " "Can't resolve multiple constant drivers for net \"command_in_aux\[0\]\" at pattern.v(30)" {  } { { "../pattern.v" "" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/pattern.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pattern:ptr1 " "Can't elaborate user hierarchy \"pattern:ptr1\"" {  } { { "../top2.v" "ptr1" { Text "/home/ec2022/ra247348/5S/MC613/Projeto/2024s1-mc613-projeto-seguimores-do-rodolfo/top2.v" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717704327626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1141 " "Peak virtual memory: 1141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717704327672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  6 17:05:27 2024 " "Processing ended: Thu Jun  6 17:05:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717704327672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717704327672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717704327672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327672 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717704327734 ""}
