# [ì„ë² ë””ë“œSW] 38. ARM ISA

<aside>

# ğŸ’– ARM ISA

</aside>

## Condition bit

![image.png](image%2075.png)

ëª¨ë“  instructionì€ 4bitì˜ condition bit fieldë¥¼ ê°€ì§€ê³  ìˆìŠµë‹ˆë‹¤.

- ì´ bitê°€ ì–´ë–¤ Opcodeì¸ì§€ì— ë”°ë¼ì„œ í•´ë‹¹ instructionì˜ ë™ì‘ì´ ë‹¬ë¼ì§‘ë‹ˆë‹¤.

### CPSR

Current Processor State Register. ALUì˜ ì—°ì‚° ê²°ê³¼ì— ë”°ë¼ì„œ ê°’ì´ ë°”ë€ë‹ˆë‹¤.

- CPUì— CPSRì€ ë‹¨ í•œ ê°œë§Œ ì¡´ì¬í•©ë‹ˆë‹¤.

![image.png](image%2076.png)

## âš¡ Data processing instructions

### Data processing instructionì˜ ì¢…ë¥˜

- Arithmetic operation
- Logical operation
- Comparison operation
- Movement of data between registers

### Standard format

```nasm
ADD r0, r1, r2       //r0 = r1+r2
```

- **r1 ë¶€ë¶„ì€ ì–¸ì œë‚˜ register** ì…ë‹ˆë‹¤.
- r2ëŠ” registerì¼ ìˆ˜ë„ ìˆê³  immediate valueê°€ ë  ìˆ˜ë„ ìˆìŠµë‹ˆë‹¤.

### Instruction encoding

![image.png](image%2077.png)

### ì˜ˆì‹œ

<aside>

**ADD r0, r1, r2**

</aside>

![image.png](image%2078.png)

- cond: `1110`
    - ë¬´ì¡°ê±´ ì—°ì‚°í•´ë¼
- OP code: `0100`
    - add operation
- conditional field: `0`
    - status registerë¥¼ ë°”ê¿”ì•¼ í•˜ëŠ” ê²½ìš°ì—ëŠ” `1`ì´ ë˜ê³ , ì•„ë‹Œ ê²½ìš° `0`ìœ¼ë¡œ ë‚¨ì•„ìˆìŒ.

<aside>

**ADD r0, r1, r2 LSL #1**

</aside>

![image.png](image%2079.png)

<aside>

**Logical shift left** 

Arithmetic shiftë¼ë©´ MSBê°€ 1, 0â€¦ ìˆœí™˜í•´ì„œ sign bitê°€ ë°”ë€Œì§€ë§Œ Logicalì€ ê·¸ê±´ ë‚¨ê²¨ ë‘”ë‹¤ê³  í•¨. ì°¾ì•„ë³´ìâ€¦

</aside>

## âš¡ Branch instructions

### Standard format

![image.png](image%2080.png)

### unconditional branch

MIPSì˜ jmp instructionì²˜ëŸ¼, `unconditional branch`ëŠ” instructionì„ ì´ë™í•©ë‹ˆë‹¤.

- í•¨ìˆ˜, return ë“±ì´ ì—¬ê¸°ì— í•´ë‹¹í•©ë‹ˆë‹¤.

### Instruction encoding

- L: Link bit
    - 1: í˜„ì¬ ì£¼ì†Œë¥¼ ì €ì¥í•´ ë‘ê³  jumpí•©ë‹ˆë‹¤.
    - 0: í˜„ì¬ ì£¼ì†Œ ì €ì¥í•˜ì§€ ì•Šê³  jumpí•©ë‹ˆë‹¤.
- signed immediate_24
    - í˜„ì¬ PCì˜ ê°’ê³¼ ë‹¤ìŒ ì£¼ì†Œ ì‚¬ì´ì˜ gapì´ ì í˜€ ìˆìŠµë‹ˆë‹¤.
        - í˜„ì¬ PC(Program Counter)ì—ëŠ” í˜„ì¬ ì‹¤í–‰ ì¤‘ì¸ instructionì˜ memory ì£¼ì†Œê°€ ë‹´ê²¨ ìˆìŠµë‹ˆë‹¤.

### ì˜ˆì‹œ

<aside>

**ë¯¸ì…˜** ã…£ assemblyë¡œ 10ë²ˆ loopë¥¼ ì‹¤í–‰ í›„ íƒˆì¶œí•˜ëŠ” ì½”ë“œë¥¼ ì§œë´…ì‹œë‹¤.

</aside>

```nasm
MOV r0, #10
SUBS r0, #1
BNE LOOP
```

- `SUBS`: substractionì„ ì§„í–‰í•˜ê³ , ê²°ê³¼ì— ë”°ë¼ status bitë¥¼ ë°”ê¾¸ì„¸ìš”.
    - `R0` registerì˜ ê°’ì´ 0ì´ ë˜ë©´ `BNE LOOP`ë¥¼ ë„˜ì–´ê°€ê²Œ ë©ë‹ˆë‹¤.

<aside>

**ë¯¸ì…˜** ã…£ An unconditional Jump

</aside>

```nasm
B Label
```

<aside>

**ë¯¸ì…˜** ã…£ Call a subroutine

</aside>

```nasm
BL SUB
...
MOV PC, r14
```

## âš¡ Status register transfer instructions

### MSRê³¼ MRS ëª…ë ¹ì–´

- MRS
    - Move Register to Status register
- MSR
    - Move Status register to Register

### CPSR

![image.png](image%2081.png)

### Example

```nasm
MRS r0, CPSR 
```

- R0 registerì˜ ê°’ì„ ê·¸ëŒ€ë¡œ CPRSì— ì˜®ê¹ë‹ˆë‹¤.

```nasm
MSR CPSR_f, r0 
```

- CPRSì˜ ìƒìœ„ 4ê°œ bitë¥¼ r0ë¡œ ì˜®ê¹ë‹ˆë‹¤.
- CPRS_F
    - ìƒìœ„ 4ê°œ bit

## âš¡ Load and store instruction

### LDR / STR

í•˜ë‚˜ì˜ registerë¥¼ load/storeí•©ë‹ˆë‹¤.

### LDM / STM

ì—¬ëŸ¬ ê°œì˜ data ì§‘í•©ì„ load, storeí•©ë‹ˆë‹¤.

### SWP

memory ì™€ registerì˜ single dataë¥¼ swapí•©ë‹ˆë‹¤.

- semaphoreì— ì“°ì´ê¸°ë„ í•©ë‹ˆë‹¤.