INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/Assignment_3/Assignment_3.srcs/sources_1/new/task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/Assignment_3/Assignment_3.srcs/sim_1/new/task2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task2_tb
