// Seed: 3801996151
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  tri0 id_4,
    output tri1 id_5,
    output tri1 id_6
);
  assign id_5 = -1'b0 + id_3;
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input logic id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    output logic id_7
);
  always id_7 <= id_1;
  assign id_0 = id_6;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_6,
      id_3,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
