<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv84_fifo.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv84_fifo.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2012 Ben Skeggs.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining</span>
<span class="cm"> * a copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sublicense, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial</span>
<span class="cm"> * portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE</span>
<span class="cm"> * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</span>
<span class="cm"> * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>

<span class="k">struct</span> <span class="n">nv84_fifo_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">playlist</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">cur_playlist</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nv84_fifo_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_chan</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramfc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">cache</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv84_fifo_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv84_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nv84_fifo_chan</span> <span class="o">*</span><span class="n">fctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
        <span class="n">u64</span> <span class="n">ib_offset</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">pushbuf_base</span> <span class="o">+</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">ib_base</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">instance</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">fctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">fctx</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fctx</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">engref</span><span class="p">[</span><span class="n">engine</span><span class="p">]);</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span>
			     <span class="n">NV50_USER</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">),</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span> <span class="o">|</span>
				 <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">instance</span> <span class="o">=</span> <span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">cache</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="mh">0x403f6078</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x01003fff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">pushbuf</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">ib_offset</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">ib_offset</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">drm_order</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">ib_max</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">,</span> <span class="mh">0x7fffffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="mh">0x30000001</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="p">((</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="o">-&gt;</span><span class="n">bits</span> <span class="o">-</span> <span class="mi">9</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">)</span> <span class="o">|</span>
				   <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="cm">/* SEARCH_FULL */</span> <span class="o">|</span>
				   <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="o">-&gt;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="n">fctx</span><span class="o">-&gt;</span><span class="n">cache</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002600</span> <span class="o">+</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">instance</span><span class="p">);</span>
	<span class="n">nv50_fifo_playlist_update</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="nl">error:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv84_fifo_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv84_fifo_chan</span> <span class="o">*</span><span class="n">fctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* remove channel from playlist, will context switch if active */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002600</span> <span class="o">+</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv50_fifo_playlist_update</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* tell any engines on this channel to unload their contexts */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0032fc</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_ne</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0032fc</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">))</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO: channel %d unload timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002600</span> <span class="o">+</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* clean up */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span><span class="p">);</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fctx</span><span class="o">-&gt;</span><span class="n">cache</span><span class="p">);</span>

	<span class="n">atomic_dec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">engref</span><span class="p">[</span><span class="n">engine</span><span class="p">]);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">fctx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv84_fifo_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv84_fifo_chan</span> <span class="o">*</span><span class="n">fctx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">instance</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000200</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000200</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00250c</span><span class="p">,</span> <span class="mh">0x6f3cfc34</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002044</span><span class="p">,</span> <span class="mh">0x01003fff</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002100</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002140</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">128</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chan</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">fctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]))</span>
			<span class="n">instance</span> <span class="o">=</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">fctx</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">instance</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002600</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">instance</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv50_fifo_playlist_update</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003200</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003250</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002500</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv84_fifo_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv84_fifo_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* set playlist length to zero, fifo will unload context */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0032ec</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* tell all connected engines to unload their contexts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0032fc</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_ne</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0032fc</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PFIFO: channel %d unload timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002140</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv84_fifo_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv84_fifo_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv50_fifo_destroy</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv84_fifo_init</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv84_fifo_fini</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv84_fifo_context_new</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv84_fifo_context_del</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">tlb_flush</span> <span class="o">=</span> <span class="n">nv50_fifo_tlb_flush</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span> <span class="o">=</span> <span class="mi">127</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">playlist</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">channels</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">playlist</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">nv04_fifo_isr</span><span class="p">);</span>
<span class="nl">error:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
