digraph "0_virglrenderer_0a5dff15912207b83018485f83e067474e818bab" {
"1000133" [label="(MethodReturn,void)"];
"1000102" [label="(MethodParameterIn,uint32_t handle)"];
"1000175" [label="(MethodParameterOut,uint32_t handle)"];
"1000114" [label="(Literal,0)"];
"1000115" [label="(Block,)"];
"1000111" [label="(ControlStructure,if (handle == 0))"];
"1000112" [label="(Call,handle == 0)"];
"1000113" [label="(Identifier,handle)"];
"1000116" [label="(Return,return;)"];
"1000119" [label="(Call,dec_ctx[handle])"];
"1000120" [label="(Identifier,dec_ctx)"];
"1000121" [label="(Identifier,handle)"];
"1000117" [label="(Call,ctx = dec_ctx[handle])"];
"1000118" [label="(Identifier,ctx)"];
"1000122" [label="(ControlStructure,if (!ctx))"];
"1000123" [label="(Call,!ctx)"];
"1000124" [label="(Identifier,ctx)"];
"1000125" [label="(Return,return;)"];
"1000127" [label="(Call,dec_ctx[0]->grctx)"];
"1000128" [label="(Call,dec_ctx[0])"];
"1000129" [label="(Identifier,dec_ctx)"];
"1000130" [label="(Literal,0)"];
"1000131" [label="(FieldIdentifier,grctx)"];
"1000132" [label="(Identifier,true)"];
"1000126" [label="(Call,vrend_hw_switch_context(dec_ctx[0]->grctx, true))"];
"1000103" [label="(Block,)"];
"1000109" [label="(Identifier,VREND_MAX_CTX)"];
"1000106" [label="(ControlStructure,if (handle >= VREND_MAX_CTX))"];
"1000107" [label="(Call,handle >= VREND_MAX_CTX)"];
"1000108" [label="(Identifier,handle)"];
"1000110" [label="(Return,return;)"];
"1000133" -> "1000101"  [label="AST: "];
"1000133" -> "1000110"  [label="CFG: "];
"1000133" -> "1000116"  [label="CFG: "];
"1000133" -> "1000125"  [label="CFG: "];
"1000133" -> "1000126"  [label="CFG: "];
"1000110" -> "1000133"  [label="DDG: <RET>"];
"1000116" -> "1000133"  [label="DDG: <RET>"];
"1000125" -> "1000133"  [label="DDG: <RET>"];
"1000126" -> "1000133"  [label="DDG: vrend_hw_switch_context(dec_ctx[0]->grctx, true)"];
"1000126" -> "1000133"  [label="DDG: dec_ctx[0]->grctx"];
"1000126" -> "1000133"  [label="DDG: true"];
"1000107" -> "1000133"  [label="DDG: handle"];
"1000107" -> "1000133"  [label="DDG: handle >= VREND_MAX_CTX"];
"1000107" -> "1000133"  [label="DDG: VREND_MAX_CTX"];
"1000112" -> "1000133"  [label="DDG: handle"];
"1000112" -> "1000133"  [label="DDG: handle == 0"];
"1000117" -> "1000133"  [label="DDG: dec_ctx[handle]"];
"1000123" -> "1000133"  [label="DDG: ctx"];
"1000123" -> "1000133"  [label="DDG: !ctx"];
"1000102" -> "1000133"  [label="DDG: handle"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000133"  [label="DDG: handle"];
"1000102" -> "1000107"  [label="DDG: handle"];
"1000102" -> "1000112"  [label="DDG: handle"];
"1000175" -> "1000101"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000115" -> "1000111"  [label="AST: "];
"1000116" -> "1000115"  [label="AST: "];
"1000111" -> "1000103"  [label="AST: "];
"1000112" -> "1000111"  [label="AST: "];
"1000115" -> "1000111"  [label="AST: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="CFG: "];
"1000118" -> "1000112"  [label="CFG: "];
"1000112" -> "1000133"  [label="DDG: handle"];
"1000112" -> "1000133"  [label="DDG: handle == 0"];
"1000107" -> "1000112"  [label="DDG: handle"];
"1000102" -> "1000112"  [label="DDG: handle"];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000107"  [label="CFG: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000112"  [label="CFG: "];
"1000133" -> "1000116"  [label="CFG: "];
"1000116" -> "1000133"  [label="DDG: <RET>"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000118"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000117" -> "1000103"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000124" -> "1000117"  [label="CFG: "];
"1000117" -> "1000133"  [label="DDG: dec_ctx[handle]"];
"1000117" -> "1000123"  [label="DDG: ctx"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000112"  [label="CFG: "];
"1000120" -> "1000118"  [label="CFG: "];
"1000122" -> "1000103"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000125" -> "1000122"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000125" -> "1000123"  [label="CFG: "];
"1000129" -> "1000123"  [label="CFG: "];
"1000123" -> "1000133"  [label="DDG: ctx"];
"1000123" -> "1000133"  [label="DDG: !ctx"];
"1000117" -> "1000123"  [label="DDG: ctx"];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000117"  [label="CFG: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000125" -> "1000122"  [label="AST: "];
"1000125" -> "1000123"  [label="CFG: "];
"1000133" -> "1000125"  [label="CFG: "];
"1000125" -> "1000133"  [label="DDG: <RET>"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000131"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="AST: "];
"1000132" -> "1000127"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000131" -> "1000128"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000123"  [label="CFG: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000131" -> "1000127"  [label="AST: "];
"1000131" -> "1000128"  [label="CFG: "];
"1000127" -> "1000131"  [label="CFG: "];
"1000132" -> "1000126"  [label="AST: "];
"1000132" -> "1000127"  [label="CFG: "];
"1000126" -> "1000132"  [label="CFG: "];
"1000126" -> "1000103"  [label="AST: "];
"1000126" -> "1000132"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000132" -> "1000126"  [label="AST: "];
"1000133" -> "1000126"  [label="CFG: "];
"1000126" -> "1000133"  [label="DDG: vrend_hw_switch_context(dec_ctx[0]->grctx, true)"];
"1000126" -> "1000133"  [label="DDG: dec_ctx[0]->grctx"];
"1000126" -> "1000133"  [label="DDG: true"];
"1000103" -> "1000101"  [label="AST: "];
"1000104" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000106" -> "1000103"  [label="AST: "];
"1000111" -> "1000103"  [label="AST: "];
"1000117" -> "1000103"  [label="AST: "];
"1000122" -> "1000103"  [label="AST: "];
"1000126" -> "1000103"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000106" -> "1000103"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000110" -> "1000106"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000113" -> "1000107"  [label="CFG: "];
"1000107" -> "1000133"  [label="DDG: handle"];
"1000107" -> "1000133"  [label="DDG: handle >= VREND_MAX_CTX"];
"1000107" -> "1000133"  [label="DDG: VREND_MAX_CTX"];
"1000102" -> "1000107"  [label="DDG: handle"];
"1000107" -> "1000112"  [label="DDG: handle"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000101"  [label="CFG: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000110" -> "1000106"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000133" -> "1000110"  [label="CFG: "];
"1000110" -> "1000133"  [label="DDG: <RET>"];
}
