<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/globals_ppc.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../aarch64/templateTable_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="interp_masm_ppc_64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/globals_ppc.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
133   product(bool, UseStaticBranchPredictionInCompareAndSwapPPC64, true,       \
134           &quot;Use static branch prediction hints in CAS operations.&quot;)          \
135   product(bool, UseStaticBranchPredictionForUncommonPathsPPC64, false,      \
136           &quot;Use static branch prediction hints for uncommon paths.&quot;)         \
137                                                                             \
138   product(bool, UsePower6SchedulerPPC64, false,                             \
139           &quot;Use Power6 Scheduler.&quot;)                                          \
140                                                                             \
141   product(bool, InsertEndGroupPPC64, false,                                 \
142           &quot;Insert EndGroup instructions to optimize for Power6.&quot;)           \
143                                                                             \
144   /* Trap based checks. */                                                  \
145   /* Trap based checks use the ppc trap instructions to check certain */    \
146   /* conditions. This instruction raises a SIGTRAP caught by the      */    \
147   /* exception handler of the VM.                                     */    \
148   product(bool, UseSIGTRAP, true,                                           \
149           &quot;Allow trap instructions that make use of SIGTRAP. Use this to &quot;  \
150           &quot;switch off all optimizations requiring SIGTRAP.&quot;)                \
151   product(bool, TrapBasedICMissChecks, true,                                \
152           &quot;Raise and handle SIGTRAP if inline cache miss detected.&quot;)        \
<span class="line-removed">153   product(bool, TrapBasedNotEntrantChecks, true,                            \</span>
<span class="line-removed">154           &quot;Raise and handle SIGTRAP if calling not entrant or zombie&quot;       \</span>
<span class="line-removed">155           &quot; method.&quot;)                                                       \</span>
156   product(bool, TraceTraps, false, &quot;Trace all traps the signal handler&quot;     \
157           &quot;handles.&quot;)                                                       \
158                                                                             \
159   product(bool, ZapMemory, false, &quot;Write 0x0101... to empty memory.&quot;        \
160           &quot; Use this to ease debugging.&quot;)                                   \
161                                                                             \
162   /* Use Restricted Transactional Memory for lock elision */                \
163   product(bool, UseRTMLocking, false,                                       \
164           &quot;Enable RTM lock eliding for inflated locks in compiled code&quot;)    \
165                                                                             \
166   experimental(bool, UseRTMForStackLocks, false,                            \
167           &quot;Enable RTM lock eliding for stack locks in compiled code&quot;)       \
168                                                                             \
169   product(bool, UseRTMDeopt, false,                                         \
170           &quot;Perform deopt and recompilation based on RTM abort ratio&quot;)       \
171                                                                             \
172   product(int, RTMRetryCount, 5,                                            \
173           &quot;Number of RTM retries on lock abort or busy&quot;)                    \
174           range(0, max_jint)                                                \
175                                                                             \
</pre>
</td>
<td>
<hr />
<pre>
133   product(bool, UseStaticBranchPredictionInCompareAndSwapPPC64, true,       \
134           &quot;Use static branch prediction hints in CAS operations.&quot;)          \
135   product(bool, UseStaticBranchPredictionForUncommonPathsPPC64, false,      \
136           &quot;Use static branch prediction hints for uncommon paths.&quot;)         \
137                                                                             \
138   product(bool, UsePower6SchedulerPPC64, false,                             \
139           &quot;Use Power6 Scheduler.&quot;)                                          \
140                                                                             \
141   product(bool, InsertEndGroupPPC64, false,                                 \
142           &quot;Insert EndGroup instructions to optimize for Power6.&quot;)           \
143                                                                             \
144   /* Trap based checks. */                                                  \
145   /* Trap based checks use the ppc trap instructions to check certain */    \
146   /* conditions. This instruction raises a SIGTRAP caught by the      */    \
147   /* exception handler of the VM.                                     */    \
148   product(bool, UseSIGTRAP, true,                                           \
149           &quot;Allow trap instructions that make use of SIGTRAP. Use this to &quot;  \
150           &quot;switch off all optimizations requiring SIGTRAP.&quot;)                \
151   product(bool, TrapBasedICMissChecks, true,                                \
152           &quot;Raise and handle SIGTRAP if inline cache miss detected.&quot;)        \



153   product(bool, TraceTraps, false, &quot;Trace all traps the signal handler&quot;     \
154           &quot;handles.&quot;)                                                       \
155                                                                             \
156   product(bool, ZapMemory, false, &quot;Write 0x0101... to empty memory.&quot;        \
157           &quot; Use this to ease debugging.&quot;)                                   \
158                                                                             \
159   /* Use Restricted Transactional Memory for lock elision */                \
160   product(bool, UseRTMLocking, false,                                       \
161           &quot;Enable RTM lock eliding for inflated locks in compiled code&quot;)    \
162                                                                             \
163   experimental(bool, UseRTMForStackLocks, false,                            \
164           &quot;Enable RTM lock eliding for stack locks in compiled code&quot;)       \
165                                                                             \
166   product(bool, UseRTMDeopt, false,                                         \
167           &quot;Perform deopt and recompilation based on RTM abort ratio&quot;)       \
168                                                                             \
169   product(int, RTMRetryCount, 5,                                            \
170           &quot;Number of RTM retries on lock abort or busy&quot;)                    \
171           range(0, max_jint)                                                \
172                                                                             \
</pre>
</td>
</tr>
</table>
<center><a href="../aarch64/templateTable_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="interp_masm_ppc_64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>