
---------- Begin Simulation Statistics ----------
final_tick                                51513120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717216                       # Number of bytes of host memory used
host_op_rate                                   123983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1339.05                       # Real time elapsed on the host
host_tick_rate                               38469885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051513                       # Number of seconds simulated
sim_ticks                                 51513120000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33120647                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73428508                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.030262                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030262                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47718768                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29439630                       # number of floating regfile writes
system.cpu.idleCycles                          196720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               173039                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5753780                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.889999                       # Inst execution rate
system.cpu.iew.exec_refs                     55001883                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16798125                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18622205                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38456364                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                282                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8227                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18253667                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197955407                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38203758                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            420825                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194719478                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 106061                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3698755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 407164                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3789574                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            605                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        95800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          77239                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257572160                       # num instructions consuming a value
system.cpu.iew.wb_count                     190888400                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569759                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146754076                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.852813                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194337281                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321407499                       # number of integer regfile reads
system.cpu.int_regfile_writes               144721519                       # number of integer regfile writes
system.cpu.ipc                               0.970627                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970627                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4231436      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111591608     57.19%     59.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6333352      3.25%     62.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106154      0.05%     62.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1449309      0.74%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3035      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863575      1.47%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7710      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869793      1.47%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2683      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781146      2.45%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386483      1.22%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              20      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347072      1.72%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26695894     13.68%     85.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10754922      5.51%     90.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11594715      5.94%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6121047      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195140306                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39227968                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76579003                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36758773                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50956522                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3691609                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018918                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  581459     15.75%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     94      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     36      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   59      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 426523     11.55%     27.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                787380     21.33%     48.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1618552     43.84%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           277461      7.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155372511                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420281582                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154129627                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         178935328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197849585                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195140306                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              105822                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31935872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             58846                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         100433                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12615507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102829521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.897707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.151474                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44330076     43.11%     43.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9816851      9.55%     52.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13092171     12.73%     65.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11096829     10.79%     76.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10195436      9.91%     86.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6341062      6.17%     92.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3881979      3.78%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2531238      2.46%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1543879      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102829521                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.894084                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2202946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2128242                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38456364                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18253667                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70292248                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103026241                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        767037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       854226                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1297                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6650932                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4692014                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128276                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3442019                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3420586                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.377313                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  707556                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          636194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             565610                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            70584                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1611                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        26118951                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            127088                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99128406                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.674792                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.568211                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49772312     50.21%     50.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19838324     20.01%     70.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8639637      8.72%     78.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3099277      3.13%     82.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3154206      3.18%     85.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1820565      1.84%     87.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1180778      1.19%     88.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2186747      2.21%     90.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9436560      9.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99128406                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9436560                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42664998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42664998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44045387                       # number of overall hits
system.cpu.dcache.overall_hits::total        44045387                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       499123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         499123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652987                       # number of overall misses
system.cpu.dcache.overall_misses::total        652987                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33128150447                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33128150447                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33128150447                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33128150447                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43164121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43164121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44698374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44698374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66372.718642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66372.718642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50733.246523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50733.246523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       365617                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.148555                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172628                       # number of writebacks
system.cpu.dcache.writebacks::total            172628                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       132460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132460                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423609                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24224163947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24224163947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28463923947                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28463923947                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009477                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66066.562339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66066.562339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67193.860251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67193.860251                       # average overall mshr miss latency
system.cpu.dcache.replacements                 423097                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34309558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34309558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       331279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        331279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20802378000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20802378000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34640837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34640837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62794.134249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62794.134249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12066614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12066614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60688.403100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60688.403100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12325772447                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12325772447                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73435.883600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73435.883600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12157549447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12157549447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72437.941341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72437.941341                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1380389                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1380389                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       153864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       153864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1534253                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1534253                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4239760000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4239760000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037116                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037116                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74452.288133                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74452.288133                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.684345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44468996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423609                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.976514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.684345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89820357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89820357                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8013881                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68335133                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11311053                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14762290                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 407164                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3092626                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2151                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201638489                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 10171                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38177992                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16798221                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5644                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        183243                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13295259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120028913                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6650932                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4693752                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89116281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  818436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  938                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7792                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12929192                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 52704                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102829521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.074773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.226011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67589638     65.73%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2010725      1.96%     67.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3683354      3.58%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2616807      2.54%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1962023      1.91%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2052882      2.00%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1438307      1.40%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2428604      2.36%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 19047181     18.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102829521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064556                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.165032                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12924182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12924182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12924182                       # number of overall hits
system.cpu.icache.overall_hits::total        12924182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5010                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5010                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5010                       # number of overall misses
system.cpu.icache.overall_misses::total          5010                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    289568000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    289568000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    289568000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    289568000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12929192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12929192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12929192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12929192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57798.003992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57798.003992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57798.003992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57798.003992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          727                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.263158                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3504                       # number of writebacks
system.cpu.icache.writebacks::total              3504                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          994                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          994                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          994                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          994                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4016                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4016                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4016                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4016                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    234270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    234270500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234270500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58334.287849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58334.287849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58334.287849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58334.287849                       # average overall mshr miss latency
system.cpu.icache.replacements                   3504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12924182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12924182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5010                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5010                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    289568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    289568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12929192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12929192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57798.003992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57798.003992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          994                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          994                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    234270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58334.287849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58334.287849                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.506552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12928198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4016                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3219.172809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.506552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25862400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25862400                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12930285                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1360                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1992662                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7715418                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  679                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 605                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9730463                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9385                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51513120000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 407164                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12767107                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25845317                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3125                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21096567                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42710241                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              199282866                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 26671                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21899625                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1543404                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16158305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              19                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251736716                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   486071823                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                329749067                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  49092119                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26620702                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      43                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66288503                       # count of insts added to the skid buffer
system.cpu.rob.reads                        278196037                       # The number of ROB reads
system.cpu.rob.writes                       387978505                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38725                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39746                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1021                       # number of overall hits
system.l2.overall_hits::.cpu.data               38725                       # number of overall hits
system.l2.overall_hits::total                   39746                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384884                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387877                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2993                       # number of overall misses
system.l2.overall_misses::.cpu.data            384884                       # number of overall misses
system.l2.overall_misses::total                387877                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    217228000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27399091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27616319000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    217228000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27399091000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27616319000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.745640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908583                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.745640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908583                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72578.683595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71187.918957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71198.650603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72578.683595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71187.918957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71198.650603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165749                       # number of writebacks
system.l2.writebacks::total                    165749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    186663750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23464312750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23650976500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    186663750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23464312750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23650976500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.745640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907054                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.745640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907054                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62366.772469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60964.635449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60975.454848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62366.772469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60964.635449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60975.454848                       # average overall mshr miss latency
system.l2.replacements                         380421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172628                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172628                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172628                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172628                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3501                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3501                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165659                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11865352500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11865352500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71625.160722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71625.160722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10171401500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10171401500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61399.631170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61399.631170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    217228000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    217228000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.745640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.745640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72578.683595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72578.683595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    186663750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    186663750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.745640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.745640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62366.772469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62366.772469                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15533738500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15533738500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70857.513970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70857.513970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13292911250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13292911250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60635.927700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60635.927700                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.401340                       # Cycle average of tags in use
system.l2.tags.total_refs                      854131                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197896                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.759080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.674918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8031.967342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992114                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2853                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7221949                       # Number of tag accesses
system.l2.tags.data_accesses                  7221949                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003943064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9932                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9932                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387877                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  353855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.991945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.531716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    231.562015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9895     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           21      0.21%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9932                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.685260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6657     67.03%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              134      1.35%     68.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2817     28.36%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              276      2.78%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.30%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9932                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24824128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10607936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51513031000                       # Total gap between requests
system.mem_ctrls.avgGap                      93046.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       191552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24632000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10605952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3718508.993437011726                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 478169444.987995266914                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205888363.974071055651                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2993                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384884                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87887000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10763127500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1242899736250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29364.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27964.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7498686.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       191552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24632576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24824128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       191552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       191552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2993                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384884                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387877                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3718509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    478180627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481899136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3718509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3718509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205926878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205926878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205926878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3718509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    478180627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       687826014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387868                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165718                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3578489500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939340000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10851014500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9226.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27976.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326246                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             138969                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88365                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.916019                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   250.703382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.302951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23094     26.13%     26.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17476     19.78%     45.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9020     10.21%     56.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8935     10.11%     66.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5523      6.25%     72.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3738      4.23%     76.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4680      5.30%     82.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3769      4.27%     86.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12130     13.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88365                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24823552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10605952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.887954                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.888364                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       312839100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       166266540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391157600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429788700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4065843600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19272574380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3551501760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29189971680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.651208                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8988422500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1719900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40804797500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       318129840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       169078635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1378219920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435259260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4065843600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19154725170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3650743200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29171999625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.302325                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9243395750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1719900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40549824250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165749                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213411                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165659                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165659                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35432064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35432064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35432064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387877                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357508250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484846250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4016                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11534                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1270315                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1281849                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       481152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38159168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38640320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380423                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           808046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001678                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806690     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1356      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             808046                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51513120000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          603245000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6024499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635413500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
