{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:49:08 2011 " "Info: Processing started: Sun Nov 27 16:49:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { { 144 24 192 160 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\] register vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[7\] 98.83 MHz 10.118 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.83 MHz between source register \"vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\]\" and destination register \"vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[7\]\" (period= 10.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.409 ns + Longest register register " "Info: + Longest register to register delay is 9.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\] 1 REG LC_X3_Y4_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N7; Fanout = 15; REG Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.740 ns) 2.762 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|Equal0~87 2 COMB LC_X3_Y4_N0 1 " "Info: 2: + IC(2.022 ns) + CELL(0.740 ns) = 2.762 ns; Loc. = LC_X3_Y4_N0; Fanout = 1; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|Equal0~87'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~87 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.740 ns) 4.231 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|Equal0~88 3 COMB LC_X3_Y4_N3 10 " "Info: 3: + IC(0.729 ns) + CELL(0.740 ns) = 4.231 ns; Loc. = LC_X3_Y4_N3; Fanout = 10; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|Equal0~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~87 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~88 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(0.747 ns) 7.412 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[0\]~238 4 COMB LC_X6_Y1_N0 2 " "Info: 4: + IC(2.434 ns) + CELL(0.747 ns) = 7.412 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[0\]~238'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.181 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~88 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[0]~238 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.535 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[1\]~240 5 COMB LC_X6_Y1_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 7.535 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[1\]~240'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[0]~238 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[1]~240 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.658 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[2\]~242 6 COMB LC_X6_Y1_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.658 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[2\]~242'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[1]~240 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[2]~242 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.781 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[3\]~250 7 COMB LC_X6_Y1_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.781 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[3\]~250'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[2]~242 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[3]~250 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 8.042 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[4\]~246 8 COMB LC_X6_Y1_N4 5 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 8.042 ns; Loc. = LC_X6_Y1_N4; Fanout = 5; COMB Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[4\]~246'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[3]~250 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[4]~246 } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 9.409 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[7\] 9 REG LC_X6_Y1_N7 9 " "Info: 9: + IC(0.000 ns) + CELL(1.367 ns) = 9.409 ns; Loc. = LC_X6_Y1_N7; Fanout = 9; REG Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[4]~246 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.224 ns ( 44.89 % ) " "Info: Total cell delay = 4.224 ns ( 44.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.185 ns ( 55.11 % ) " "Info: Total interconnect delay = 5.185 ns ( 55.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~87 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~88 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[0]~238 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[1]~240 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[2]~242 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[3]~250 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[4]~246 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~87 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~88 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[0]~238 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[1]~240 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[2]~242 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[3]~250 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[4]~246 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] {} } { 0.000ns 2.022ns 0.729ns 2.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.740ns 0.740ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.516 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { { 144 24 192 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.466 ns) + CELL(0.918 ns) 6.516 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[7\] 2 REG LC_X6_Y1_N7 9 " "Info: 2: + IC(4.466 ns) + CELL(0.918 ns) = 6.516 ns; Loc. = LC_X6_Y1_N7; Fanout = 9; REG Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|y_cnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.46 % ) " "Info: Total cell delay = 2.050 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.466 ns ( 68.54 % ) " "Info: Total interconnect delay = 4.466 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.516 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { { 144 24 192 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.466 ns) + CELL(0.918 ns) 6.516 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\] 2 REG LC_X3_Y4_N7 15 " "Info: 2: + IC(4.466 ns) + CELL(0.918 ns) = 6.516 ns; Loc. = LC_X3_Y4_N7; Fanout = 15; REG Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.46 % ) " "Info: Total cell delay = 2.050 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.466 ns ( 68.54 % ) " "Info: Total interconnect delay = 4.466 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~87 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~88 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[0]~238 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[1]~240 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[2]~242 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[3]~250 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[4]~246 vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~87 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|Equal0~88 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[0]~238 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[1]~240 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[2]~242 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[3]~250 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[4]~246 {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] {} } { 0.000ns 2.022ns 0.729ns 2.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.740ns 0.740ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|y_cnt[7] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk VGA_R vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\] 31.247 ns register " "Info: tco from clock \"clk\" to destination pin \"VGA_R\" through register \"vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\]\" is 31.247 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.516 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { { 144 24 192 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.466 ns) + CELL(0.918 ns) 6.516 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\] 2 REG LC_X3_Y4_N7 15 " "Info: 2: + IC(4.466 ns) + CELL(0.918 ns) = 6.516 ns; Loc. = LC_X3_Y4_N7; Fanout = 15; REG Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.46 % ) " "Info: Total cell delay = 2.050 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.466 ns ( 68.54 % ) " "Info: Total interconnect delay = 4.466 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.355 ns + Longest register pin " "Info: + Longest register to pin delay is 24.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\] 1 REG LC_X3_Y4_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N7; Fanout = 15; REG Node = 'vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\|x_cnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.978 ns) 3.130 ns vga_IC:inst1\|Add0~202 2 COMB LC_X2_Y2_N0 2 " "Info: 2: + IC(2.152 ns) + CELL(0.978 ns) = 3.130 ns; Loc. = LC_X2_Y2_N0; Fanout = 2; COMB Node = 'vga_IC:inst1\|Add0~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] vga_IC:inst1|Add0~202 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.253 ns vga_IC:inst1\|Add0~204 3 COMB LC_X2_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.253 ns; Loc. = LC_X2_Y2_N1; Fanout = 2; COMB Node = 'vga_IC:inst1\|Add0~204'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { vga_IC:inst1|Add0~202 vga_IC:inst1|Add0~204 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.376 ns vga_IC:inst1\|Add0~200 4 COMB LC_X2_Y2_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.376 ns; Loc. = LC_X2_Y2_N2; Fanout = 2; COMB Node = 'vga_IC:inst1\|Add0~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { vga_IC:inst1|Add0~204 vga_IC:inst1|Add0~200 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.191 ns vga_IC:inst1\|Add0~207 5 COMB LC_X2_Y2_N3 6 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 4.191 ns; Loc. = LC_X2_Y2_N3; Fanout = 6; COMB Node = 'vga_IC:inst1\|Add0~207'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { vga_IC:inst1|Add0~200 vga_IC:inst1|Add0~207 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.978 ns) 7.051 ns vga_IC:inst1\|Add2~131 6 COMB LC_X3_Y2_N3 1 " "Info: 6: + IC(1.882 ns) + CELL(0.978 ns) = 7.051 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; COMB Node = 'vga_IC:inst1\|Add2~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { vga_IC:inst1|Add0~207 vga_IC:inst1|Add2~131 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 7.312 ns vga_IC:inst1\|Add2~129 7 COMB LC_X3_Y2_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 7.312 ns; Loc. = LC_X3_Y2_N4; Fanout = 2; COMB Node = 'vga_IC:inst1\|Add2~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { vga_IC:inst1|Add2~131 vga_IC:inst1|Add2~129 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 8.287 ns vga_IC:inst1\|Add2~122 8 COMB LC_X3_Y2_N6 6 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 8.287 ns; Loc. = LC_X3_Y2_N6; Fanout = 6; COMB Node = 'vga_IC:inst1\|Add2~122'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { vga_IC:inst1|Add2~129 vga_IC:inst1|Add2~122 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.511 ns) 9.554 ns vga_IC:inst1\|char_rom:char_rom_inst\|WideOr6~1135 9 COMB LC_X3_Y2_N8 10 " "Info: 9: + IC(0.756 ns) + CELL(0.511 ns) = 9.554 ns; Loc. = LC_X3_Y2_N8; Fanout = 10; COMB Node = 'vga_IC:inst1\|char_rom:char_rom_inst\|WideOr6~1135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { vga_IC:inst1|Add2~122 vga_IC:inst1|char_rom:char_rom_inst|WideOr6~1135 } "NODE_NAME" } } { "char_rom.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/char_rom.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.200 ns) 11.618 ns vga_IC:inst1\|char_rom:char_rom_inst\|WideOr4~1270 10 COMB LC_X3_Y4_N1 1 " "Info: 10: + IC(1.864 ns) + CELL(0.200 ns) = 11.618 ns; Loc. = LC_X3_Y4_N1; Fanout = 1; COMB Node = 'vga_IC:inst1\|char_rom:char_rom_inst\|WideOr4~1270'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { vga_IC:inst1|char_rom:char_rom_inst|WideOr6~1135 vga_IC:inst1|char_rom:char_rom_inst|WideOr4~1270 } "NODE_NAME" } } { "char_rom.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/char_rom.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.740 ns) 13.069 ns vga_IC:inst1\|Mux0~1009 11 COMB LC_X3_Y4_N7 1 " "Info: 11: + IC(0.711 ns) + CELL(0.740 ns) = 13.069 ns; Loc. = LC_X3_Y4_N7; Fanout = 1; COMB Node = 'vga_IC:inst1\|Mux0~1009'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { vga_IC:inst1|char_rom:char_rom_inst|WideOr4~1270 vga_IC:inst1|Mux0~1009 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.740 ns) 14.537 ns vga_IC:inst1\|Mux0~1010 12 COMB LC_X3_Y4_N9 1 " "Info: 12: + IC(0.728 ns) + CELL(0.740 ns) = 14.537 ns; Loc. = LC_X3_Y4_N9; Fanout = 1; COMB Node = 'vga_IC:inst1\|Mux0~1010'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { vga_IC:inst1|Mux0~1009 vga_IC:inst1|Mux0~1010 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.537 ns) + CELL(0.511 ns) 17.585 ns vga_IC:inst1\|Mux0~1013 13 COMB LC_X7_Y2_N8 1 " "Info: 13: + IC(2.537 ns) + CELL(0.511 ns) = 17.585 ns; Loc. = LC_X7_Y2_N8; Fanout = 1; COMB Node = 'vga_IC:inst1\|Mux0~1013'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { vga_IC:inst1|Mux0~1010 vga_IC:inst1|Mux0~1013 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 18.090 ns vga_IC:inst1\|Mux0~1017 14 COMB LC_X7_Y2_N9 1 " "Info: 14: + IC(0.305 ns) + CELL(0.200 ns) = 18.090 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'vga_IC:inst1\|Mux0~1017'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { vga_IC:inst1|Mux0~1013 vga_IC:inst1|Mux0~1017 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 19.014 ns vga_IC:inst1\|word~188 15 COMB LC_X7_Y2_N0 2 " "Info: 15: + IC(0.724 ns) + CELL(0.200 ns) = 19.014 ns; Loc. = LC_X7_Y2_N0; Fanout = 2; COMB Node = 'vga_IC:inst1\|word~188'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { vga_IC:inst1|Mux0~1017 vga_IC:inst1|word~188 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.200 ns) 20.923 ns vga_IC:inst1\|word~189 16 COMB LC_X7_Y3_N3 1 " "Info: 16: + IC(1.709 ns) + CELL(0.200 ns) = 20.923 ns; Loc. = LC_X7_Y3_N3; Fanout = 1; COMB Node = 'vga_IC:inst1\|word~189'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { vga_IC:inst1|word~188 vga_IC:inst1|word~189 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 21.428 ns vga_IC:inst1\|vga_r0~33 17 COMB LC_X7_Y3_N4 1 " "Info: 17: + IC(0.305 ns) + CELL(0.200 ns) = 21.428 ns; Loc. = LC_X7_Y3_N4; Fanout = 1; COMB Node = 'vga_IC:inst1\|vga_r0~33'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { vga_IC:inst1|word~189 vga_IC:inst1|vga_r0~33 } "NODE_NAME" } } { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(2.322 ns) 24.355 ns VGA_R 18 PIN PIN_67 0 " "Info: 18: + IC(0.605 ns) + CELL(2.322 ns) = 24.355 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'VGA_R'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { vga_IC:inst1|vga_r0~33 VGA_R } "NODE_NAME" } } { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { { 176 384 560 192 "VGA_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.077 ns ( 41.38 % ) " "Info: Total cell delay = 10.077 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.278 ns ( 58.62 % ) " "Info: Total interconnect delay = 14.278 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.355 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] vga_IC:inst1|Add0~202 vga_IC:inst1|Add0~204 vga_IC:inst1|Add0~200 vga_IC:inst1|Add0~207 vga_IC:inst1|Add2~131 vga_IC:inst1|Add2~129 vga_IC:inst1|Add2~122 vga_IC:inst1|char_rom:char_rom_inst|WideOr6~1135 vga_IC:inst1|char_rom:char_rom_inst|WideOr4~1270 vga_IC:inst1|Mux0~1009 vga_IC:inst1|Mux0~1010 vga_IC:inst1|Mux0~1013 vga_IC:inst1|Mux0~1017 vga_IC:inst1|word~188 vga_IC:inst1|word~189 vga_IC:inst1|vga_r0~33 VGA_R } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.355 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} vga_IC:inst1|Add0~202 {} vga_IC:inst1|Add0~204 {} vga_IC:inst1|Add0~200 {} vga_IC:inst1|Add0~207 {} vga_IC:inst1|Add2~131 {} vga_IC:inst1|Add2~129 {} vga_IC:inst1|Add2~122 {} vga_IC:inst1|char_rom:char_rom_inst|WideOr6~1135 {} vga_IC:inst1|char_rom:char_rom_inst|WideOr4~1270 {} vga_IC:inst1|Mux0~1009 {} vga_IC:inst1|Mux0~1010 {} vga_IC:inst1|Mux0~1013 {} vga_IC:inst1|Mux0~1017 {} vga_IC:inst1|word~188 {} vga_IC:inst1|word~189 {} vga_IC:inst1|vga_r0~33 {} VGA_R {} } { 0.000ns 2.152ns 0.000ns 0.000ns 0.000ns 1.882ns 0.000ns 0.000ns 0.756ns 1.864ns 0.711ns 0.728ns 2.537ns 0.305ns 0.724ns 1.709ns 0.305ns 0.605ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.978ns 0.261ns 0.975ns 0.511ns 0.200ns 0.740ns 0.740ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} } { 0.000ns 0.000ns 4.466ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.355 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] vga_IC:inst1|Add0~202 vga_IC:inst1|Add0~204 vga_IC:inst1|Add0~200 vga_IC:inst1|Add0~207 vga_IC:inst1|Add2~131 vga_IC:inst1|Add2~129 vga_IC:inst1|Add2~122 vga_IC:inst1|char_rom:char_rom_inst|WideOr6~1135 vga_IC:inst1|char_rom:char_rom_inst|WideOr4~1270 vga_IC:inst1|Mux0~1009 vga_IC:inst1|Mux0~1010 vga_IC:inst1|Mux0~1013 vga_IC:inst1|Mux0~1017 vga_IC:inst1|word~188 vga_IC:inst1|word~189 vga_IC:inst1|vga_r0~33 VGA_R } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.355 ns" { vga_IC:inst1|sync_gen_50m:sync_gen_50m_int|x_cnt[2] {} vga_IC:inst1|Add0~202 {} vga_IC:inst1|Add0~204 {} vga_IC:inst1|Add0~200 {} vga_IC:inst1|Add0~207 {} vga_IC:inst1|Add2~131 {} vga_IC:inst1|Add2~129 {} vga_IC:inst1|Add2~122 {} vga_IC:inst1|char_rom:char_rom_inst|WideOr6~1135 {} vga_IC:inst1|char_rom:char_rom_inst|WideOr4~1270 {} vga_IC:inst1|Mux0~1009 {} vga_IC:inst1|Mux0~1010 {} vga_IC:inst1|Mux0~1013 {} vga_IC:inst1|Mux0~1017 {} vga_IC:inst1|word~188 {} vga_IC:inst1|word~189 {} vga_IC:inst1|vga_r0~33 {} VGA_R {} } { 0.000ns 2.152ns 0.000ns 0.000ns 0.000ns 1.882ns 0.000ns 0.000ns 0.756ns 1.864ns 0.711ns 0.728ns 2.537ns 0.305ns 0.724ns 1.709ns 0.305ns 0.605ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.978ns 0.261ns 0.975ns 0.511ns 0.200ns 0.740ns 0.740ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:49:10 2011 " "Info: Processing ended: Sun Nov 27 16:49:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
