# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tpfinal_V2.0.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../tpfinal_V2.0.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../tpfinal_V2.0.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_bram_0/sim/system_axi_bram_ctrl_0_bram_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ipshared/e183/hdl/led_ip_v1_0_S_AXI.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ipshared/e183/src/lab3_user_logic.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ipshared/e183/hdl/led_ip_v1_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_led_ip_0_0/sim/system_led_ip_0_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ipshared/f153/hdl/inADC_v1_0_S_AXI.v" \
"../../../../tpfinal_V2.0.srcs/sources_1/tpfinal_V2.0/tpfinal_V2.0.srcs/sources_1/inADC_user_logic.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ipshared/f153/hdl/inADC_v1_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_inADC_0_1/sim/system_inADC_0_1.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../tpfinal_V2.0.ip_user_files/bd/system/ip/system_auto_pc_4/sim/system_auto_pc_4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
