
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020b8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00802000  000020b8  0000214c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  00802016  00802016  00002162  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002162  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000021c0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000208  00000000  00000000  00002208  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000983e  00000000  00000000  00002410  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004296  00000000  00000000  0000bc4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003b3a  00000000  00000000  0000fee4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000730  00000000  00000000  00013a20  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002fa55  00000000  00000000  00014150  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002528  00000000  00000000  00043ba5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f8  00000000  00000000  000460d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a654  00000000  00000000  000462c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	7e c1       	rjmp	.+764    	; 0x2fe <__ctors_end>
       2:	00 00       	nop
       4:	9c c1       	rjmp	.+824    	; 0x33e <__bad_interrupt>
       6:	00 00       	nop
       8:	9a c1       	rjmp	.+820    	; 0x33e <__bad_interrupt>
       a:	00 00       	nop
       c:	98 c1       	rjmp	.+816    	; 0x33e <__bad_interrupt>
       e:	00 00       	nop
      10:	96 c1       	rjmp	.+812    	; 0x33e <__bad_interrupt>
      12:	00 00       	nop
      14:	94 c1       	rjmp	.+808    	; 0x33e <__bad_interrupt>
      16:	00 00       	nop
      18:	92 c1       	rjmp	.+804    	; 0x33e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	90 c1       	rjmp	.+800    	; 0x33e <__bad_interrupt>
      1e:	00 00       	nop
      20:	8e c1       	rjmp	.+796    	; 0x33e <__bad_interrupt>
      22:	00 00       	nop
      24:	8c c1       	rjmp	.+792    	; 0x33e <__bad_interrupt>
      26:	00 00       	nop
      28:	8a c1       	rjmp	.+788    	; 0x33e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	88 c1       	rjmp	.+784    	; 0x33e <__bad_interrupt>
      2e:	00 00       	nop
      30:	86 c1       	rjmp	.+780    	; 0x33e <__bad_interrupt>
      32:	00 00       	nop
      34:	84 c1       	rjmp	.+776    	; 0x33e <__bad_interrupt>
      36:	00 00       	nop
      38:	82 c1       	rjmp	.+772    	; 0x33e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	80 c1       	rjmp	.+768    	; 0x33e <__bad_interrupt>
      3e:	00 00       	nop
      40:	7e c1       	rjmp	.+764    	; 0x33e <__bad_interrupt>
      42:	00 00       	nop
      44:	7c c1       	rjmp	.+760    	; 0x33e <__bad_interrupt>
      46:	00 00       	nop
      48:	7a c1       	rjmp	.+756    	; 0x33e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	78 c1       	rjmp	.+752    	; 0x33e <__bad_interrupt>
      4e:	00 00       	nop
      50:	76 c1       	rjmp	.+748    	; 0x33e <__bad_interrupt>
      52:	00 00       	nop
      54:	74 c1       	rjmp	.+744    	; 0x33e <__bad_interrupt>
      56:	00 00       	nop
      58:	72 c1       	rjmp	.+740    	; 0x33e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	70 c1       	rjmp	.+736    	; 0x33e <__bad_interrupt>
      5e:	00 00       	nop
      60:	6e c1       	rjmp	.+732    	; 0x33e <__bad_interrupt>
      62:	00 00       	nop
      64:	6c c1       	rjmp	.+728    	; 0x33e <__bad_interrupt>
      66:	00 00       	nop
      68:	6a c1       	rjmp	.+724    	; 0x33e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	68 c1       	rjmp	.+720    	; 0x33e <__bad_interrupt>
      6e:	00 00       	nop
      70:	66 c1       	rjmp	.+716    	; 0x33e <__bad_interrupt>
      72:	00 00       	nop
      74:	64 c1       	rjmp	.+712    	; 0x33e <__bad_interrupt>
      76:	00 00       	nop
      78:	62 c1       	rjmp	.+708    	; 0x33e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	60 c1       	rjmp	.+704    	; 0x33e <__bad_interrupt>
      7e:	00 00       	nop
      80:	5e c1       	rjmp	.+700    	; 0x33e <__bad_interrupt>
      82:	00 00       	nop
      84:	5c c1       	rjmp	.+696    	; 0x33e <__bad_interrupt>
      86:	00 00       	nop
      88:	5a c1       	rjmp	.+692    	; 0x33e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	58 c1       	rjmp	.+688    	; 0x33e <__bad_interrupt>
      8e:	00 00       	nop
      90:	56 c1       	rjmp	.+684    	; 0x33e <__bad_interrupt>
      92:	00 00       	nop
      94:	54 c1       	rjmp	.+680    	; 0x33e <__bad_interrupt>
      96:	00 00       	nop
      98:	52 c1       	rjmp	.+676    	; 0x33e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c4       	rjmp	.+2456   	; 0xa36 <__vector_39>
      9e:	00 00       	nop
      a0:	fc c4       	rjmp	.+2552   	; 0xa9a <__vector_40>
      a2:	00 00       	nop
      a4:	2c c5       	rjmp	.+2648   	; 0xafe <__vector_41>
      a6:	00 00       	nop
      a8:	5c c5       	rjmp	.+2744   	; 0xb62 <__vector_42>
      aa:	00 00       	nop
      ac:	48 c1       	rjmp	.+656    	; 0x33e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	46 c1       	rjmp	.+652    	; 0x33e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	44 c1       	rjmp	.+648    	; 0x33e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	42 c1       	rjmp	.+644    	; 0x33e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	40 c1       	rjmp	.+640    	; 0x33e <__bad_interrupt>
      be:	00 00       	nop
      c0:	3e c1       	rjmp	.+636    	; 0x33e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	3c c1       	rjmp	.+632    	; 0x33e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	3a c1       	rjmp	.+628    	; 0x33e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	38 c1       	rjmp	.+624    	; 0x33e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	36 c1       	rjmp	.+620    	; 0x33e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	34 c1       	rjmp	.+616    	; 0x33e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	32 c1       	rjmp	.+612    	; 0x33e <__bad_interrupt>
      da:	00 00       	nop
      dc:	30 c1       	rjmp	.+608    	; 0x33e <__bad_interrupt>
      de:	00 00       	nop
      e0:	2e c1       	rjmp	.+604    	; 0x33e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2c c1       	rjmp	.+600    	; 0x33e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	2a c1       	rjmp	.+596    	; 0x33e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	28 c1       	rjmp	.+592    	; 0x33e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	26 c1       	rjmp	.+588    	; 0x33e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	24 c1       	rjmp	.+584    	; 0x33e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	22 c1       	rjmp	.+580    	; 0x33e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	20 c1       	rjmp	.+576    	; 0x33e <__bad_interrupt>
      fe:	00 00       	nop
     100:	1e c1       	rjmp	.+572    	; 0x33e <__bad_interrupt>
     102:	00 00       	nop
     104:	1c c1       	rjmp	.+568    	; 0x33e <__bad_interrupt>
     106:	00 00       	nop
     108:	1a c1       	rjmp	.+564    	; 0x33e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	18 c1       	rjmp	.+560    	; 0x33e <__bad_interrupt>
     10e:	00 00       	nop
     110:	16 c1       	rjmp	.+556    	; 0x33e <__bad_interrupt>
     112:	00 00       	nop
     114:	14 c1       	rjmp	.+552    	; 0x33e <__bad_interrupt>
     116:	00 00       	nop
     118:	12 c1       	rjmp	.+548    	; 0x33e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	c4 c3       	rjmp	.+1928   	; 0x8a6 <__vector_71>
     11e:	00 00       	nop
     120:	f4 c3       	rjmp	.+2024   	; 0x90a <__vector_72>
     122:	00 00       	nop
     124:	24 c4       	rjmp	.+2120   	; 0x96e <__vector_73>
     126:	00 00       	nop
     128:	54 c4       	rjmp	.+2216   	; 0x9d2 <__vector_74>
     12a:	00 00       	nop
     12c:	08 c1       	rjmp	.+528    	; 0x33e <__bad_interrupt>
     12e:	00 00       	nop
     130:	06 c1       	rjmp	.+524    	; 0x33e <__bad_interrupt>
     132:	00 00       	nop
     134:	04 c1       	rjmp	.+520    	; 0x33e <__bad_interrupt>
     136:	00 00       	nop
     138:	02 c1       	rjmp	.+516    	; 0x33e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	00 c1       	rjmp	.+512    	; 0x33e <__bad_interrupt>
     13e:	00 00       	nop
     140:	fe c0       	rjmp	.+508    	; 0x33e <__bad_interrupt>
     142:	00 00       	nop
     144:	fc c0       	rjmp	.+504    	; 0x33e <__bad_interrupt>
     146:	00 00       	nop
     148:	fa c0       	rjmp	.+500    	; 0x33e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	f8 c0       	rjmp	.+496    	; 0x33e <__bad_interrupt>
     14e:	00 00       	nop
     150:	f6 c0       	rjmp	.+492    	; 0x33e <__bad_interrupt>
     152:	00 00       	nop
     154:	f4 c0       	rjmp	.+488    	; 0x33e <__bad_interrupt>
     156:	00 00       	nop
     158:	f2 c0       	rjmp	.+484    	; 0x33e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	f0 c0       	rjmp	.+480    	; 0x33e <__bad_interrupt>
     15e:	00 00       	nop
     160:	ee c0       	rjmp	.+476    	; 0x33e <__bad_interrupt>
     162:	00 00       	nop
     164:	ec c0       	rjmp	.+472    	; 0x33e <__bad_interrupt>
     166:	00 00       	nop
     168:	ea c0       	rjmp	.+468    	; 0x33e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	e8 c0       	rjmp	.+464    	; 0x33e <__bad_interrupt>
     16e:	00 00       	nop
     170:	e6 c0       	rjmp	.+460    	; 0x33e <__bad_interrupt>
     172:	00 00       	nop
     174:	e4 c0       	rjmp	.+456    	; 0x33e <__bad_interrupt>
     176:	00 00       	nop
     178:	e2 c0       	rjmp	.+452    	; 0x33e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	e0 c0       	rjmp	.+448    	; 0x33e <__bad_interrupt>
     17e:	00 00       	nop
     180:	de c0       	rjmp	.+444    	; 0x33e <__bad_interrupt>
     182:	00 00       	nop
     184:	dc c0       	rjmp	.+440    	; 0x33e <__bad_interrupt>
     186:	00 00       	nop
     188:	da c0       	rjmp	.+436    	; 0x33e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	d8 c0       	rjmp	.+432    	; 0x33e <__bad_interrupt>
     18e:	00 00       	nop
     190:	d6 c0       	rjmp	.+428    	; 0x33e <__bad_interrupt>
     192:	00 00       	nop
     194:	d4 c0       	rjmp	.+424    	; 0x33e <__bad_interrupt>
     196:	00 00       	nop
     198:	d2 c0       	rjmp	.+420    	; 0x33e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	d0 c0       	rjmp	.+416    	; 0x33e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	ce c0       	rjmp	.+412    	; 0x33e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	cc c0       	rjmp	.+408    	; 0x33e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	ca c0       	rjmp	.+404    	; 0x33e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	c8 c0       	rjmp	.+400    	; 0x33e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	c6 c0       	rjmp	.+396    	; 0x33e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	c4 c0       	rjmp	.+392    	; 0x33e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	c2 c0       	rjmp	.+388    	; 0x33e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	c0 c0       	rjmp	.+384    	; 0x33e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	be c0       	rjmp	.+380    	; 0x33e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	bc c0       	rjmp	.+376    	; 0x33e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	ba c0       	rjmp	.+372    	; 0x33e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	b8 c0       	rjmp	.+368    	; 0x33e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	b6 c0       	rjmp	.+364    	; 0x33e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	b4 c0       	rjmp	.+360    	; 0x33e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	b2 c0       	rjmp	.+356    	; 0x33e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	b0 c0       	rjmp	.+352    	; 0x33e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	ae c0       	rjmp	.+348    	; 0x33e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	ac c0       	rjmp	.+344    	; 0x33e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	aa c0       	rjmp	.+340    	; 0x33e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	a8 c0       	rjmp	.+336    	; 0x33e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	a6 c0       	rjmp	.+332    	; 0x33e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	a4 c0       	rjmp	.+328    	; 0x33e <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	a2 c0       	rjmp	.+324    	; 0x33e <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	6e 61       	ori	r22, 0x1E	; 30
     1fe:	6e 00       	.word	0x006e	; ????

00000200 <__c.2332>:
     200:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     210:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     220:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     230:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     240:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     250:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     260:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     270:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     280:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     290:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     2a0:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     2b0:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     2c0:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     2d0:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     2e0:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     2f0:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	cd bf       	out	0x3d, r28	; 61
     306:	df e5       	ldi	r29, 0x5F	; 95
     308:	de bf       	out	0x3e, r29	; 62
     30a:	00 e0       	ldi	r16, 0x00	; 0
     30c:	0c bf       	out	0x3c, r16	; 60

0000030e <__do_copy_data>:
     30e:	10 e2       	ldi	r17, 0x20	; 32
     310:	a0 e0       	ldi	r26, 0x00	; 0
     312:	b0 e2       	ldi	r27, 0x20	; 32
     314:	e8 eb       	ldi	r30, 0xB8	; 184
     316:	f0 e2       	ldi	r31, 0x20	; 32
     318:	00 e0       	ldi	r16, 0x00	; 0
     31a:	0b bf       	out	0x3b, r16	; 59
     31c:	02 c0       	rjmp	.+4      	; 0x322 <__do_copy_data+0x14>
     31e:	07 90       	elpm	r0, Z+
     320:	0d 92       	st	X+, r0
     322:	a6 31       	cpi	r26, 0x16	; 22
     324:	b1 07       	cpc	r27, r17
     326:	d9 f7       	brne	.-10     	; 0x31e <__do_copy_data+0x10>

00000328 <__do_clear_bss>:
     328:	20 e2       	ldi	r18, 0x20	; 32
     32a:	a6 e1       	ldi	r26, 0x16	; 22
     32c:	b0 e2       	ldi	r27, 0x20	; 32
     32e:	01 c0       	rjmp	.+2      	; 0x332 <.do_clear_bss_start>

00000330 <.do_clear_bss_loop>:
     330:	1d 92       	st	X+, r1

00000332 <.do_clear_bss_start>:
     332:	a2 33       	cpi	r26, 0x32	; 50
     334:	b2 07       	cpc	r27, r18
     336:	e1 f7       	brne	.-8      	; 0x330 <.do_clear_bss_loop>
     338:	dc d5       	rcall	.+3000   	; 0xef2 <main>
     33a:	0c 94 5a 10 	jmp	0x20b4	; 0x20b4 <_exit>

0000033e <__bad_interrupt>:
     33e:	60 ce       	rjmp	.-832    	; 0x0 <__vectors>

00000340 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     340:	cf 93       	push	r28
     342:	df 93       	push	r29
     344:	1f 92       	push	r1
     346:	cd b7       	in	r28, 0x3d	; 61
     348:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     34a:	80 91 20 20 	lds	r24, 0x2020	; 0x802020 <stdio_base>
     34e:	90 91 21 20 	lds	r25, 0x2021	; 0x802021 <stdio_base+0x1>
     352:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <ptr_get>
     356:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <ptr_get+0x1>
     35a:	be 01       	movw	r22, r28
     35c:	6f 5f       	subi	r22, 0xFF	; 255
     35e:	7f 4f       	sbci	r23, 0xFF	; 255
     360:	19 95       	eicall
	return c;
     362:	89 81       	ldd	r24, Y+1	; 0x01
}
     364:	08 2e       	mov	r0, r24
     366:	00 0c       	add	r0, r0
     368:	99 0b       	sbc	r25, r25
     36a:	0f 90       	pop	r0
     36c:	df 91       	pop	r29
     36e:	cf 91       	pop	r28
     370:	08 95       	ret

00000372 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     372:	81 15       	cp	r24, r1
     374:	22 e0       	ldi	r18, 0x02	; 2
     376:	92 07       	cpc	r25, r18
     378:	61 f4       	brne	.+24     	; 0x392 <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     37a:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <adca_enable_count>
     37e:	91 e0       	ldi	r25, 0x01	; 1
     380:	98 0f       	add	r25, r24
     382:	90 93 17 20 	sts	0x2017, r25	; 0x802017 <adca_enable_count>
     386:	81 11       	cpse	r24, r1
     388:	12 c0       	rjmp	.+36     	; 0x3ae <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     38a:	62 e0       	ldi	r22, 0x02	; 2
     38c:	81 e0       	ldi	r24, 0x01	; 1
     38e:	72 c5       	rjmp	.+2788   	; 0xe74 <sysclk_enable_module>
     390:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     392:	80 34       	cpi	r24, 0x40	; 64
     394:	92 40       	sbci	r25, 0x02	; 2
     396:	59 f4       	brne	.+22     	; 0x3ae <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     398:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <__data_end>
     39c:	91 e0       	ldi	r25, 0x01	; 1
     39e:	98 0f       	add	r25, r24
     3a0:	90 93 16 20 	sts	0x2016, r25	; 0x802016 <__data_end>
     3a4:	81 11       	cpse	r24, r1
     3a6:	03 c0       	rjmp	.+6      	; 0x3ae <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     3a8:	62 e0       	ldi	r22, 0x02	; 2
     3aa:	82 e0       	ldi	r24, 0x02	; 2
     3ac:	63 c5       	rjmp	.+2758   	; 0xe74 <sysclk_enable_module>
     3ae:	08 95       	ret

000003b0 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     3b0:	81 15       	cp	r24, r1
     3b2:	22 e0       	ldi	r18, 0x02	; 2
     3b4:	92 07       	cpc	r25, r18
     3b6:	59 f4       	brne	.+22     	; 0x3ce <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     3b8:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <adca_enable_count>
     3bc:	81 50       	subi	r24, 0x01	; 1
     3be:	80 93 17 20 	sts	0x2017, r24	; 0x802017 <adca_enable_count>
     3c2:	81 11       	cpse	r24, r1
     3c4:	11 c0       	rjmp	.+34     	; 0x3e8 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	81 e0       	ldi	r24, 0x01	; 1
     3ca:	6a c5       	rjmp	.+2772   	; 0xea0 <sysclk_disable_module>
     3cc:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     3ce:	80 34       	cpi	r24, 0x40	; 64
     3d0:	92 40       	sbci	r25, 0x02	; 2
     3d2:	51 f4       	brne	.+20     	; 0x3e8 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     3d4:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <__data_end>
     3d8:	81 50       	subi	r24, 0x01	; 1
     3da:	80 93 16 20 	sts	0x2016, r24	; 0x802016 <__data_end>
     3de:	81 11       	cpse	r24, r1
     3e0:	03 c0       	rjmp	.+6      	; 0x3e8 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     3e2:	62 e0       	ldi	r22, 0x02	; 2
     3e4:	82 e0       	ldi	r24, 0x02	; 2
     3e6:	5c c5       	rjmp	.+2744   	; 0xea0 <sysclk_disable_module>
     3e8:	08 95       	ret

000003ea <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     3ea:	ef 92       	push	r14
     3ec:	ff 92       	push	r15
     3ee:	1f 93       	push	r17
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
     3f4:	1f 92       	push	r1
     3f6:	1f 92       	push	r1
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
     3fc:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     3fe:	8f b7       	in	r24, 0x3f	; 63
     400:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     402:	f8 94       	cli
	return flags;
     404:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     406:	c7 01       	movw	r24, r14
     408:	b4 df       	rcall	.-152    	; 0x372 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     40a:	f7 01       	movw	r30, r14
     40c:	80 81       	ld	r24, Z
     40e:	81 60       	ori	r24, 0x01	; 1
     410:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     412:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     414:	80 91 23 20 	lds	r24, 0x2023	; 0x802023 <sleepmgr_locks+0x1>
     418:	8f 3f       	cpi	r24, 0xFF	; 255
     41a:	09 f4       	brne	.+2      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     41c:	ff cf       	rjmp	.-2      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     41e:	8f b7       	in	r24, 0x3f	; 63
     420:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     422:	f8 94       	cli
	return flags;
     424:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     426:	e2 e2       	ldi	r30, 0x22	; 34
     428:	f0 e2       	ldi	r31, 0x20	; 32
     42a:	81 81       	ldd	r24, Z+1	; 0x01
     42c:	8f 5f       	subi	r24, 0xFF	; 255
     42e:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     430:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
     436:	df 91       	pop	r29
     438:	cf 91       	pop	r28
     43a:	1f 91       	pop	r17
     43c:	ff 90       	pop	r15
     43e:	ef 90       	pop	r14
     440:	08 95       	ret

00000442 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     442:	fc 01       	movw	r30, r24
     444:	91 81       	ldd	r25, Z+1	; 0x01
     446:	95 ff       	sbrs	r25, 5
     448:	fd cf       	rjmp	.-6      	; 0x444 <usart_putchar+0x2>
     44a:	60 83       	st	Z, r22
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	08 95       	ret

00000452 <usart_getchar>:
     452:	fc 01       	movw	r30, r24
     454:	91 81       	ldd	r25, Z+1	; 0x01
     456:	99 23       	and	r25, r25
     458:	ec f7       	brge	.-6      	; 0x454 <usart_getchar+0x2>
     45a:	80 81       	ld	r24, Z
     45c:	08 95       	ret

0000045e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     45e:	4f 92       	push	r4
     460:	5f 92       	push	r5
     462:	6f 92       	push	r6
     464:	7f 92       	push	r7
     466:	8f 92       	push	r8
     468:	9f 92       	push	r9
     46a:	af 92       	push	r10
     46c:	bf 92       	push	r11
     46e:	ef 92       	push	r14
     470:	ff 92       	push	r15
     472:	0f 93       	push	r16
     474:	1f 93       	push	r17
     476:	cf 93       	push	r28
     478:	7c 01       	movw	r14, r24
     47a:	4a 01       	movw	r8, r20
     47c:	5b 01       	movw	r10, r22
     47e:	28 01       	movw	r4, r16
     480:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     482:	fc 01       	movw	r30, r24
     484:	84 81       	ldd	r24, Z+4	; 0x04
     486:	82 ff       	sbrs	r24, 2
     488:	16 c0       	rjmp	.+44     	; 0x4b6 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     48a:	d9 01       	movw	r26, r18
     48c:	c8 01       	movw	r24, r16
     48e:	68 94       	set
     490:	12 f8       	bld	r1, 2
     492:	b6 95       	lsr	r27
     494:	a7 95       	ror	r26
     496:	97 95       	ror	r25
     498:	87 95       	ror	r24
     49a:	16 94       	lsr	r1
     49c:	d1 f7       	brne	.-12     	; 0x492 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     49e:	b9 01       	movw	r22, r18
     4a0:	a8 01       	movw	r20, r16
     4a2:	03 2e       	mov	r0, r19
     4a4:	36 e1       	ldi	r19, 0x16	; 22
     4a6:	76 95       	lsr	r23
     4a8:	67 95       	ror	r22
     4aa:	57 95       	ror	r21
     4ac:	47 95       	ror	r20
     4ae:	3a 95       	dec	r19
     4b0:	d1 f7       	brne	.-12     	; 0x4a6 <usart_set_baudrate+0x48>
     4b2:	30 2d       	mov	r19, r0
     4b4:	15 c0       	rjmp	.+42     	; 0x4e0 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     4b6:	d9 01       	movw	r26, r18
     4b8:	c8 01       	movw	r24, r16
     4ba:	68 94       	set
     4bc:	13 f8       	bld	r1, 3
     4be:	b6 95       	lsr	r27
     4c0:	a7 95       	ror	r26
     4c2:	97 95       	ror	r25
     4c4:	87 95       	ror	r24
     4c6:	16 94       	lsr	r1
     4c8:	d1 f7       	brne	.-12     	; 0x4be <usart_set_baudrate+0x60>
		min_rate /= 2;
     4ca:	b9 01       	movw	r22, r18
     4cc:	a8 01       	movw	r20, r16
     4ce:	03 2e       	mov	r0, r19
     4d0:	37 e1       	ldi	r19, 0x17	; 23
     4d2:	76 95       	lsr	r23
     4d4:	67 95       	ror	r22
     4d6:	57 95       	ror	r21
     4d8:	47 95       	ror	r20
     4da:	3a 95       	dec	r19
     4dc:	d1 f7       	brne	.-12     	; 0x4d2 <usart_set_baudrate+0x74>
     4de:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     4e0:	88 15       	cp	r24, r8
     4e2:	99 05       	cpc	r25, r9
     4e4:	aa 05       	cpc	r26, r10
     4e6:	bb 05       	cpc	r27, r11
     4e8:	08 f4       	brcc	.+2      	; 0x4ec <usart_set_baudrate+0x8e>
     4ea:	a6 c0       	rjmp	.+332    	; 0x638 <usart_set_baudrate+0x1da>
     4ec:	84 16       	cp	r8, r20
     4ee:	95 06       	cpc	r9, r21
     4f0:	a6 06       	cpc	r10, r22
     4f2:	b7 06       	cpc	r11, r23
     4f4:	08 f4       	brcc	.+2      	; 0x4f8 <usart_set_baudrate+0x9a>
     4f6:	a2 c0       	rjmp	.+324    	; 0x63c <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     4f8:	f7 01       	movw	r30, r14
     4fa:	84 81       	ldd	r24, Z+4	; 0x04
     4fc:	82 fd       	sbrc	r24, 2
     4fe:	04 c0       	rjmp	.+8      	; 0x508 <usart_set_baudrate+0xaa>
		baud *= 2;
     500:	88 0c       	add	r8, r8
     502:	99 1c       	adc	r9, r9
     504:	aa 1c       	adc	r10, r10
     506:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     508:	c3 01       	movw	r24, r6
     50a:	b2 01       	movw	r22, r4
     50c:	a5 01       	movw	r20, r10
     50e:	94 01       	movw	r18, r8
     510:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     514:	2f 3f       	cpi	r18, 0xFF	; 255
     516:	31 05       	cpc	r19, r1
     518:	41 05       	cpc	r20, r1
     51a:	51 05       	cpc	r21, r1
     51c:	08 f4       	brcc	.+2      	; 0x520 <usart_set_baudrate+0xc2>
     51e:	90 c0       	rjmp	.+288    	; 0x640 <usart_set_baudrate+0x1e2>
     520:	8f ef       	ldi	r24, 0xFF	; 255
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	a0 e0       	ldi	r26, 0x00	; 0
     526:	b0 e0       	ldi	r27, 0x00	; 0
     528:	c9 ef       	ldi	r28, 0xF9	; 249
     52a:	05 c0       	rjmp	.+10     	; 0x536 <usart_set_baudrate+0xd8>
     52c:	28 17       	cp	r18, r24
     52e:	39 07       	cpc	r19, r25
     530:	4a 07       	cpc	r20, r26
     532:	5b 07       	cpc	r21, r27
     534:	58 f0       	brcs	.+22     	; 0x54c <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     536:	88 0f       	add	r24, r24
     538:	99 1f       	adc	r25, r25
     53a:	aa 1f       	adc	r26, r26
     53c:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     53e:	cd 3f       	cpi	r28, 0xFD	; 253
     540:	0c f4       	brge	.+2      	; 0x544 <usart_set_baudrate+0xe6>
			limit |= 1;
     542:	81 60       	ori	r24, 0x01	; 1
     544:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     546:	c7 30       	cpi	r28, 0x07	; 7
     548:	89 f7       	brne	.-30     	; 0x52c <usart_set_baudrate+0xce>
     54a:	4f c0       	rjmp	.+158    	; 0x5ea <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     54c:	cc 23       	and	r28, r28
     54e:	0c f0       	brlt	.+2      	; 0x552 <usart_set_baudrate+0xf4>
     550:	4c c0       	rjmp	.+152    	; 0x5ea <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     552:	d5 01       	movw	r26, r10
     554:	c4 01       	movw	r24, r8
     556:	88 0f       	add	r24, r24
     558:	99 1f       	adc	r25, r25
     55a:	aa 1f       	adc	r26, r26
     55c:	bb 1f       	adc	r27, r27
     55e:	88 0f       	add	r24, r24
     560:	99 1f       	adc	r25, r25
     562:	aa 1f       	adc	r26, r26
     564:	bb 1f       	adc	r27, r27
     566:	88 0f       	add	r24, r24
     568:	99 1f       	adc	r25, r25
     56a:	aa 1f       	adc	r26, r26
     56c:	bb 1f       	adc	r27, r27
     56e:	48 1a       	sub	r4, r24
     570:	59 0a       	sbc	r5, r25
     572:	6a 0a       	sbc	r6, r26
     574:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     576:	ce 3f       	cpi	r28, 0xFE	; 254
     578:	f4 f4       	brge	.+60     	; 0x5b6 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     57a:	8d ef       	ldi	r24, 0xFD	; 253
     57c:	9f ef       	ldi	r25, 0xFF	; 255
     57e:	8c 1b       	sub	r24, r28
     580:	91 09       	sbc	r25, r1
     582:	c7 fd       	sbrc	r28, 7
     584:	93 95       	inc	r25
     586:	04 c0       	rjmp	.+8      	; 0x590 <usart_set_baudrate+0x132>
     588:	44 0c       	add	r4, r4
     58a:	55 1c       	adc	r5, r5
     58c:	66 1c       	adc	r6, r6
     58e:	77 1c       	adc	r7, r7
     590:	8a 95       	dec	r24
     592:	d2 f7       	brpl	.-12     	; 0x588 <usart_set_baudrate+0x12a>
     594:	d5 01       	movw	r26, r10
     596:	c4 01       	movw	r24, r8
     598:	b6 95       	lsr	r27
     59a:	a7 95       	ror	r26
     59c:	97 95       	ror	r25
     59e:	87 95       	ror	r24
     5a0:	bc 01       	movw	r22, r24
     5a2:	cd 01       	movw	r24, r26
     5a4:	64 0d       	add	r22, r4
     5a6:	75 1d       	adc	r23, r5
     5a8:	86 1d       	adc	r24, r6
     5aa:	97 1d       	adc	r25, r7
     5ac:	a5 01       	movw	r20, r10
     5ae:	94 01       	movw	r18, r8
     5b0:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__udivmodsi4>
     5b4:	37 c0       	rjmp	.+110    	; 0x624 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     5b6:	83 e0       	ldi	r24, 0x03	; 3
     5b8:	8c 0f       	add	r24, r28
     5ba:	a5 01       	movw	r20, r10
     5bc:	94 01       	movw	r18, r8
     5be:	04 c0       	rjmp	.+8      	; 0x5c8 <usart_set_baudrate+0x16a>
     5c0:	22 0f       	add	r18, r18
     5c2:	33 1f       	adc	r19, r19
     5c4:	44 1f       	adc	r20, r20
     5c6:	55 1f       	adc	r21, r21
     5c8:	8a 95       	dec	r24
     5ca:	d2 f7       	brpl	.-12     	; 0x5c0 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     5cc:	da 01       	movw	r26, r20
     5ce:	c9 01       	movw	r24, r18
     5d0:	b6 95       	lsr	r27
     5d2:	a7 95       	ror	r26
     5d4:	97 95       	ror	r25
     5d6:	87 95       	ror	r24
     5d8:	bc 01       	movw	r22, r24
     5da:	cd 01       	movw	r24, r26
     5dc:	64 0d       	add	r22, r4
     5de:	75 1d       	adc	r23, r5
     5e0:	86 1d       	adc	r24, r6
     5e2:	97 1d       	adc	r25, r7
     5e4:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__udivmodsi4>
     5e8:	1d c0       	rjmp	.+58     	; 0x624 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     5ea:	83 e0       	ldi	r24, 0x03	; 3
     5ec:	8c 0f       	add	r24, r28
     5ee:	a5 01       	movw	r20, r10
     5f0:	94 01       	movw	r18, r8
     5f2:	04 c0       	rjmp	.+8      	; 0x5fc <usart_set_baudrate+0x19e>
     5f4:	22 0f       	add	r18, r18
     5f6:	33 1f       	adc	r19, r19
     5f8:	44 1f       	adc	r20, r20
     5fa:	55 1f       	adc	r21, r21
     5fc:	8a 95       	dec	r24
     5fe:	d2 f7       	brpl	.-12     	; 0x5f4 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     600:	da 01       	movw	r26, r20
     602:	c9 01       	movw	r24, r18
     604:	b6 95       	lsr	r27
     606:	a7 95       	ror	r26
     608:	97 95       	ror	r25
     60a:	87 95       	ror	r24
     60c:	bc 01       	movw	r22, r24
     60e:	cd 01       	movw	r24, r26
     610:	64 0d       	add	r22, r4
     612:	75 1d       	adc	r23, r5
     614:	86 1d       	adc	r24, r6
     616:	97 1d       	adc	r25, r7
     618:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__udivmodsi4>
     61c:	21 50       	subi	r18, 0x01	; 1
     61e:	31 09       	sbc	r19, r1
     620:	41 09       	sbc	r20, r1
     622:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     624:	83 2f       	mov	r24, r19
     626:	8f 70       	andi	r24, 0x0F	; 15
     628:	c2 95       	swap	r28
     62a:	c0 7f       	andi	r28, 0xF0	; 240
     62c:	c8 2b       	or	r28, r24
     62e:	f7 01       	movw	r30, r14
     630:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     632:	26 83       	std	Z+6, r18	; 0x06

	return true;
     634:	81 e0       	ldi	r24, 0x01	; 1
     636:	18 c0       	rjmp	.+48     	; 0x668 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	16 c0       	rjmp	.+44     	; 0x668 <usart_set_baudrate+0x20a>
     63c:	80 e0       	ldi	r24, 0x00	; 0
     63e:	14 c0       	rjmp	.+40     	; 0x668 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     640:	d5 01       	movw	r26, r10
     642:	c4 01       	movw	r24, r8
     644:	88 0f       	add	r24, r24
     646:	99 1f       	adc	r25, r25
     648:	aa 1f       	adc	r26, r26
     64a:	bb 1f       	adc	r27, r27
     64c:	88 0f       	add	r24, r24
     64e:	99 1f       	adc	r25, r25
     650:	aa 1f       	adc	r26, r26
     652:	bb 1f       	adc	r27, r27
     654:	88 0f       	add	r24, r24
     656:	99 1f       	adc	r25, r25
     658:	aa 1f       	adc	r26, r26
     65a:	bb 1f       	adc	r27, r27
     65c:	48 1a       	sub	r4, r24
     65e:	59 0a       	sbc	r5, r25
     660:	6a 0a       	sbc	r6, r26
     662:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     664:	c9 ef       	ldi	r28, 0xF9	; 249
     666:	89 cf       	rjmp	.-238    	; 0x57a <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     668:	cf 91       	pop	r28
     66a:	1f 91       	pop	r17
     66c:	0f 91       	pop	r16
     66e:	ff 90       	pop	r15
     670:	ef 90       	pop	r14
     672:	bf 90       	pop	r11
     674:	af 90       	pop	r10
     676:	9f 90       	pop	r9
     678:	8f 90       	pop	r8
     67a:	7f 90       	pop	r7
     67c:	6f 90       	pop	r6
     67e:	5f 90       	pop	r5
     680:	4f 90       	pop	r4
     682:	08 95       	ret

00000684 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     684:	0f 93       	push	r16
     686:	1f 93       	push	r17
     688:	cf 93       	push	r28
     68a:	df 93       	push	r29
     68c:	ec 01       	movw	r28, r24
     68e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     690:	00 97       	sbiw	r24, 0x00	; 0
     692:	09 f4       	brne	.+2      	; 0x696 <usart_init_rs232+0x12>
     694:	e6 c0       	rjmp	.+460    	; 0x862 <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     696:	80 3c       	cpi	r24, 0xC0	; 192
     698:	91 05       	cpc	r25, r1
     69a:	21 f4       	brne	.+8      	; 0x6a4 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     69c:	60 e1       	ldi	r22, 0x10	; 16
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	e9 d3       	rcall	.+2002   	; 0xe74 <sysclk_enable_module>
     6a2:	df c0       	rjmp	.+446    	; 0x862 <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     6a4:	c0 38       	cpi	r28, 0x80	; 128
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	d8 07       	cpc	r29, r24
     6aa:	21 f4       	brne	.+8      	; 0x6b4 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     6ac:	62 e0       	ldi	r22, 0x02	; 2
     6ae:	80 e0       	ldi	r24, 0x00	; 0
     6b0:	e1 d3       	rcall	.+1986   	; 0xe74 <sysclk_enable_module>
     6b2:	d7 c0       	rjmp	.+430    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     6b4:	c1 15       	cp	r28, r1
     6b6:	e1 e0       	ldi	r30, 0x01	; 1
     6b8:	de 07       	cpc	r29, r30
     6ba:	21 f4       	brne	.+8      	; 0x6c4 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     6bc:	61 e0       	ldi	r22, 0x01	; 1
     6be:	80 e0       	ldi	r24, 0x00	; 0
     6c0:	d9 d3       	rcall	.+1970   	; 0xe74 <sysclk_enable_module>
     6c2:	cf c0       	rjmp	.+414    	; 0x862 <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     6c4:	c0 38       	cpi	r28, 0x80	; 128
     6c6:	f3 e0       	ldi	r31, 0x03	; 3
     6c8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     6ca:	21 f4       	brne	.+8      	; 0x6d4 <usart_init_rs232+0x50>
     6cc:	61 e0       	ldi	r22, 0x01	; 1
     6ce:	81 e0       	ldi	r24, 0x01	; 1
     6d0:	d1 d3       	rcall	.+1954   	; 0xe74 <sysclk_enable_module>
     6d2:	c7 c0       	rjmp	.+398    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     6d4:	c0 39       	cpi	r28, 0x90	; 144
     6d6:	83 e0       	ldi	r24, 0x03	; 3
     6d8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     6da:	21 f4       	brne	.+8      	; 0x6e4 <usart_init_rs232+0x60>
     6dc:	61 e0       	ldi	r22, 0x01	; 1
     6de:	82 e0       	ldi	r24, 0x02	; 2
     6e0:	c9 d3       	rcall	.+1938   	; 0xe74 <sysclk_enable_module>
     6e2:	bf c0       	rjmp	.+382    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     6e4:	c1 15       	cp	r28, r1
     6e6:	e2 e0       	ldi	r30, 0x02	; 2
     6e8:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     6ea:	21 f4       	brne	.+8      	; 0x6f4 <usart_init_rs232+0x70>
     6ec:	62 e0       	ldi	r22, 0x02	; 2
     6ee:	81 e0       	ldi	r24, 0x01	; 1
     6f0:	c1 d3       	rcall	.+1922   	; 0xe74 <sysclk_enable_module>
     6f2:	b7 c0       	rjmp	.+366    	; 0x862 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     6f4:	c0 34       	cpi	r28, 0x40	; 64
     6f6:	f2 e0       	ldi	r31, 0x02	; 2
     6f8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     6fa:	21 f4       	brne	.+8      	; 0x704 <usart_init_rs232+0x80>
     6fc:	62 e0       	ldi	r22, 0x02	; 2
     6fe:	82 e0       	ldi	r24, 0x02	; 2
     700:	b9 d3       	rcall	.+1906   	; 0xe74 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     702:	af c0       	rjmp	.+350    	; 0x862 <usart_init_rs232+0x1de>
     704:	c0 32       	cpi	r28, 0x20	; 32
     706:	83 e0       	ldi	r24, 0x03	; 3
     708:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     70a:	21 f4       	brne	.+8      	; 0x714 <usart_init_rs232+0x90>
     70c:	64 e0       	ldi	r22, 0x04	; 4
     70e:	82 e0       	ldi	r24, 0x02	; 2
     710:	b1 d3       	rcall	.+1890   	; 0xe74 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     712:	a7 c0       	rjmp	.+334    	; 0x862 <usart_init_rs232+0x1de>
     714:	c1 15       	cp	r28, r1
     716:	e8 e0       	ldi	r30, 0x08	; 8
     718:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     71a:	21 f4       	brne	.+8      	; 0x724 <usart_init_rs232+0xa0>
     71c:	61 e0       	ldi	r22, 0x01	; 1
     71e:	83 e0       	ldi	r24, 0x03	; 3
     720:	a9 d3       	rcall	.+1874   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     722:	9f c0       	rjmp	.+318    	; 0x862 <usart_init_rs232+0x1de>
     724:	c1 15       	cp	r28, r1
     726:	f9 e0       	ldi	r31, 0x09	; 9
     728:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     72a:	21 f4       	brne	.+8      	; 0x734 <usart_init_rs232+0xb0>
     72c:	61 e0       	ldi	r22, 0x01	; 1
     72e:	84 e0       	ldi	r24, 0x04	; 4
     730:	a1 d3       	rcall	.+1858   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     732:	97 c0       	rjmp	.+302    	; 0x862 <usart_init_rs232+0x1de>
     734:	c1 15       	cp	r28, r1
     736:	8a e0       	ldi	r24, 0x0A	; 10
     738:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     73a:	21 f4       	brne	.+8      	; 0x744 <usart_init_rs232+0xc0>
     73c:	61 e0       	ldi	r22, 0x01	; 1
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	99 d3       	rcall	.+1842   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     742:	8f c0       	rjmp	.+286    	; 0x862 <usart_init_rs232+0x1de>
     744:	c1 15       	cp	r28, r1
     746:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     748:	de 07       	cpc	r29, r30
     74a:	21 f4       	brne	.+8      	; 0x754 <usart_init_rs232+0xd0>
     74c:	61 e0       	ldi	r22, 0x01	; 1
     74e:	86 e0       	ldi	r24, 0x06	; 6
     750:	91 d3       	rcall	.+1826   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     752:	87 c0       	rjmp	.+270    	; 0x862 <usart_init_rs232+0x1de>
     754:	c0 34       	cpi	r28, 0x40	; 64
     756:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     758:	df 07       	cpc	r29, r31
     75a:	21 f4       	brne	.+8      	; 0x764 <usart_init_rs232+0xe0>
     75c:	62 e0       	ldi	r22, 0x02	; 2
     75e:	83 e0       	ldi	r24, 0x03	; 3
     760:	89 d3       	rcall	.+1810   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     762:	7f c0       	rjmp	.+254    	; 0x862 <usart_init_rs232+0x1de>
     764:	c0 34       	cpi	r28, 0x40	; 64
     766:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     768:	d8 07       	cpc	r29, r24
     76a:	21 f4       	brne	.+8      	; 0x774 <usart_init_rs232+0xf0>
     76c:	62 e0       	ldi	r22, 0x02	; 2
     76e:	84 e0       	ldi	r24, 0x04	; 4
     770:	81 d3       	rcall	.+1794   	; 0xe74 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     772:	77 c0       	rjmp	.+238    	; 0x862 <usart_init_rs232+0x1de>
     774:	c0 34       	cpi	r28, 0x40	; 64
     776:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     778:	de 07       	cpc	r29, r30
     77a:	21 f4       	brne	.+8      	; 0x784 <usart_init_rs232+0x100>
     77c:	62 e0       	ldi	r22, 0x02	; 2
     77e:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     780:	79 d3       	rcall	.+1778   	; 0xe74 <sysclk_enable_module>
     782:	6f c0       	rjmp	.+222    	; 0x862 <usart_init_rs232+0x1de>
     784:	c0 39       	cpi	r28, 0x90	; 144
     786:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     788:	df 07       	cpc	r29, r31
     78a:	21 f4       	brne	.+8      	; 0x794 <usart_init_rs232+0x110>
     78c:	64 e0       	ldi	r22, 0x04	; 4
     78e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     790:	71 d3       	rcall	.+1762   	; 0xe74 <sysclk_enable_module>
     792:	67 c0       	rjmp	.+206    	; 0x862 <usart_init_rs232+0x1de>
     794:	c0 39       	cpi	r28, 0x90	; 144
     796:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     798:	d8 07       	cpc	r29, r24
     79a:	21 f4       	brne	.+8      	; 0x7a4 <usart_init_rs232+0x120>
     79c:	64 e0       	ldi	r22, 0x04	; 4
     79e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     7a0:	69 d3       	rcall	.+1746   	; 0xe74 <sysclk_enable_module>
     7a2:	5f c0       	rjmp	.+190    	; 0x862 <usart_init_rs232+0x1de>
     7a4:	c0 39       	cpi	r28, 0x90	; 144
     7a6:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     7a8:	de 07       	cpc	r29, r30
     7aa:	21 f4       	brne	.+8      	; 0x7b4 <usart_init_rs232+0x130>
     7ac:	64 e0       	ldi	r22, 0x04	; 4
     7ae:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     7b0:	61 d3       	rcall	.+1730   	; 0xe74 <sysclk_enable_module>
     7b2:	57 c0       	rjmp	.+174    	; 0x862 <usart_init_rs232+0x1de>
     7b4:	c0 39       	cpi	r28, 0x90	; 144
     7b6:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     7b8:	df 07       	cpc	r29, r31
     7ba:	21 f4       	brne	.+8      	; 0x7c4 <usart_init_rs232+0x140>
     7bc:	64 e0       	ldi	r22, 0x04	; 4
     7be:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     7c0:	59 d3       	rcall	.+1714   	; 0xe74 <sysclk_enable_module>
     7c2:	4f c0       	rjmp	.+158    	; 0x862 <usart_init_rs232+0x1de>
     7c4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     7c6:	88 e0       	ldi	r24, 0x08	; 8
     7c8:	d8 07       	cpc	r29, r24
     7ca:	21 f4       	brne	.+8      	; 0x7d4 <usart_init_rs232+0x150>
     7cc:	68 e0       	ldi	r22, 0x08	; 8
     7ce:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     7d0:	51 d3       	rcall	.+1698   	; 0xe74 <sysclk_enable_module>
     7d2:	47 c0       	rjmp	.+142    	; 0x862 <usart_init_rs232+0x1de>
     7d4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     7d6:	e9 e0       	ldi	r30, 0x09	; 9
     7d8:	de 07       	cpc	r29, r30
     7da:	21 f4       	brne	.+8      	; 0x7e4 <usart_init_rs232+0x160>
     7dc:	68 e0       	ldi	r22, 0x08	; 8
     7de:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     7e0:	49 d3       	rcall	.+1682   	; 0xe74 <sysclk_enable_module>
     7e2:	3f c0       	rjmp	.+126    	; 0x862 <usart_init_rs232+0x1de>
     7e4:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     7e6:	f8 e0       	ldi	r31, 0x08	; 8
     7e8:	df 07       	cpc	r29, r31
     7ea:	21 f4       	brne	.+8      	; 0x7f4 <usart_init_rs232+0x170>
     7ec:	60 e1       	ldi	r22, 0x10	; 16
     7ee:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     7f0:	41 d3       	rcall	.+1666   	; 0xe74 <sysclk_enable_module>
     7f2:	37 c0       	rjmp	.+110    	; 0x862 <usart_init_rs232+0x1de>
     7f4:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	d8 07       	cpc	r29, r24
     7fa:	21 f4       	brne	.+8      	; 0x804 <usart_init_rs232+0x180>
     7fc:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     7fe:	84 e0       	ldi	r24, 0x04	; 4
     800:	39 d3       	rcall	.+1650   	; 0xe74 <sysclk_enable_module>
     802:	2f c0       	rjmp	.+94     	; 0x862 <usart_init_rs232+0x1de>
     804:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     806:	ea e0       	ldi	r30, 0x0A	; 10
     808:	de 07       	cpc	r29, r30
     80a:	21 f4       	brne	.+8      	; 0x814 <usart_init_rs232+0x190>
     80c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     80e:	85 e0       	ldi	r24, 0x05	; 5
     810:	31 d3       	rcall	.+1634   	; 0xe74 <sysclk_enable_module>
     812:	27 c0       	rjmp	.+78     	; 0x862 <usart_init_rs232+0x1de>
     814:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     816:	fb e0       	ldi	r31, 0x0B	; 11
     818:	df 07       	cpc	r29, r31
     81a:	21 f4       	brne	.+8      	; 0x824 <usart_init_rs232+0x1a0>
     81c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     81e:	86 e0       	ldi	r24, 0x06	; 6
     820:	29 d3       	rcall	.+1618   	; 0xe74 <sysclk_enable_module>
     822:	1f c0       	rjmp	.+62     	; 0x862 <usart_init_rs232+0x1de>
     824:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     826:	88 e0       	ldi	r24, 0x08	; 8
     828:	d8 07       	cpc	r29, r24
     82a:	21 f4       	brne	.+8      	; 0x834 <usart_init_rs232+0x1b0>
     82c:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     82e:	83 e0       	ldi	r24, 0x03	; 3
     830:	21 d3       	rcall	.+1602   	; 0xe74 <sysclk_enable_module>
     832:	17 c0       	rjmp	.+46     	; 0x862 <usart_init_rs232+0x1de>
     834:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     836:	e9 e0       	ldi	r30, 0x09	; 9
     838:	de 07       	cpc	r29, r30
     83a:	21 f4       	brne	.+8      	; 0x844 <usart_init_rs232+0x1c0>
     83c:	60 e2       	ldi	r22, 0x20	; 32
     83e:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     840:	19 d3       	rcall	.+1586   	; 0xe74 <sysclk_enable_module>
     842:	0f c0       	rjmp	.+30     	; 0x862 <usart_init_rs232+0x1de>
     844:	c0 38       	cpi	r28, 0x80	; 128
     846:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     848:	df 07       	cpc	r29, r31
     84a:	21 f4       	brne	.+8      	; 0x854 <usart_init_rs232+0x1d0>
     84c:	60 e4       	ldi	r22, 0x40	; 64
     84e:	83 e0       	ldi	r24, 0x03	; 3
     850:	11 d3       	rcall	.+1570   	; 0xe74 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     852:	07 c0       	rjmp	.+14     	; 0x862 <usart_init_rs232+0x1de>
     854:	c0 3a       	cpi	r28, 0xA0	; 160
     856:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     858:	d8 07       	cpc	r29, r24
     85a:	19 f4       	brne	.+6      	; 0x862 <usart_init_rs232+0x1de>
     85c:	60 e4       	ldi	r22, 0x40	; 64
     85e:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     860:	09 d3       	rcall	.+1554   	; 0xe74 <sysclk_enable_module>
     862:	8d 81       	ldd	r24, Y+5	; 0x05
     864:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     866:	8d 83       	std	Y+5, r24	; 0x05
     868:	f8 01       	movw	r30, r16
     86a:	95 81       	ldd	r25, Z+5	; 0x05
     86c:	84 81       	ldd	r24, Z+4	; 0x04
     86e:	89 2b       	or	r24, r25
     870:	96 81       	ldd	r25, Z+6	; 0x06
     872:	91 11       	cpse	r25, r1
     874:	98 e0       	ldi	r25, 0x08	; 8
     876:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     878:	8d 83       	std	Y+5, r24	; 0x05
     87a:	f8 01       	movw	r30, r16
     87c:	40 81       	ld	r20, Z
     87e:	51 81       	ldd	r21, Z+1	; 0x01
     880:	62 81       	ldd	r22, Z+2	; 0x02
     882:	73 81       	ldd	r23, Z+3	; 0x03
     884:	00 e8       	ldi	r16, 0x80	; 128
     886:	14 e8       	ldi	r17, 0x84	; 132
     888:	2e e1       	ldi	r18, 0x1E	; 30
     88a:	30 e0       	ldi	r19, 0x00	; 0
     88c:	ce 01       	movw	r24, r28
     88e:	e7 dd       	rcall	.-1074   	; 0x45e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     890:	9c 81       	ldd	r25, Y+4	; 0x04
     892:	98 60       	ori	r25, 0x08	; 8
     894:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     896:	9c 81       	ldd	r25, Y+4	; 0x04
     898:	90 61       	ori	r25, 0x10	; 16
     89a:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     89c:	df 91       	pop	r29
     89e:	cf 91       	pop	r28
     8a0:	1f 91       	pop	r17
     8a2:	0f 91       	pop	r16
     8a4:	08 95       	ret

000008a6 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     8a6:	1f 92       	push	r1
     8a8:	0f 92       	push	r0
     8aa:	0f b6       	in	r0, 0x3f	; 63
     8ac:	0f 92       	push	r0
     8ae:	11 24       	eor	r1, r1
     8b0:	0b b6       	in	r0, 0x3b	; 59
     8b2:	0f 92       	push	r0
     8b4:	2f 93       	push	r18
     8b6:	3f 93       	push	r19
     8b8:	4f 93       	push	r20
     8ba:	5f 93       	push	r21
     8bc:	6f 93       	push	r22
     8be:	7f 93       	push	r23
     8c0:	8f 93       	push	r24
     8c2:	9f 93       	push	r25
     8c4:	af 93       	push	r26
     8c6:	bf 93       	push	r27
     8c8:	ef 93       	push	r30
     8ca:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     8cc:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x7be224>
     8d0:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x7be225>
     8d4:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     8d8:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     8dc:	61 e0       	ldi	r22, 0x01	; 1
     8de:	80 e0       	ldi	r24, 0x00	; 0
     8e0:	92 e0       	ldi	r25, 0x02	; 2
     8e2:	19 95       	eicall
}
     8e4:	ff 91       	pop	r31
     8e6:	ef 91       	pop	r30
     8e8:	bf 91       	pop	r27
     8ea:	af 91       	pop	r26
     8ec:	9f 91       	pop	r25
     8ee:	8f 91       	pop	r24
     8f0:	7f 91       	pop	r23
     8f2:	6f 91       	pop	r22
     8f4:	5f 91       	pop	r21
     8f6:	4f 91       	pop	r20
     8f8:	3f 91       	pop	r19
     8fa:	2f 91       	pop	r18
     8fc:	0f 90       	pop	r0
     8fe:	0b be       	out	0x3b, r0	; 59
     900:	0f 90       	pop	r0
     902:	0f be       	out	0x3f, r0	; 63
     904:	0f 90       	pop	r0
     906:	1f 90       	pop	r1
     908:	18 95       	reti

0000090a <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     90a:	1f 92       	push	r1
     90c:	0f 92       	push	r0
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	0f 92       	push	r0
     912:	11 24       	eor	r1, r1
     914:	0b b6       	in	r0, 0x3b	; 59
     916:	0f 92       	push	r0
     918:	2f 93       	push	r18
     91a:	3f 93       	push	r19
     91c:	4f 93       	push	r20
     91e:	5f 93       	push	r21
     920:	6f 93       	push	r22
     922:	7f 93       	push	r23
     924:	8f 93       	push	r24
     926:	9f 93       	push	r25
     928:	af 93       	push	r26
     92a:	bf 93       	push	r27
     92c:	ef 93       	push	r30
     92e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     930:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x7be22c>
     934:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x7be22d>
     938:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     93c:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     940:	62 e0       	ldi	r22, 0x02	; 2
     942:	80 e0       	ldi	r24, 0x00	; 0
     944:	92 e0       	ldi	r25, 0x02	; 2
     946:	19 95       	eicall
}
     948:	ff 91       	pop	r31
     94a:	ef 91       	pop	r30
     94c:	bf 91       	pop	r27
     94e:	af 91       	pop	r26
     950:	9f 91       	pop	r25
     952:	8f 91       	pop	r24
     954:	7f 91       	pop	r23
     956:	6f 91       	pop	r22
     958:	5f 91       	pop	r21
     95a:	4f 91       	pop	r20
     95c:	3f 91       	pop	r19
     95e:	2f 91       	pop	r18
     960:	0f 90       	pop	r0
     962:	0b be       	out	0x3b, r0	; 59
     964:	0f 90       	pop	r0
     966:	0f be       	out	0x3f, r0	; 63
     968:	0f 90       	pop	r0
     96a:	1f 90       	pop	r1
     96c:	18 95       	reti

0000096e <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     96e:	1f 92       	push	r1
     970:	0f 92       	push	r0
     972:	0f b6       	in	r0, 0x3f	; 63
     974:	0f 92       	push	r0
     976:	11 24       	eor	r1, r1
     978:	0b b6       	in	r0, 0x3b	; 59
     97a:	0f 92       	push	r0
     97c:	2f 93       	push	r18
     97e:	3f 93       	push	r19
     980:	4f 93       	push	r20
     982:	5f 93       	push	r21
     984:	6f 93       	push	r22
     986:	7f 93       	push	r23
     988:	8f 93       	push	r24
     98a:	9f 93       	push	r25
     98c:	af 93       	push	r26
     98e:	bf 93       	push	r27
     990:	ef 93       	push	r30
     992:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     994:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x7be234>
     998:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x7be235>
     99c:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     9a0:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     9a4:	64 e0       	ldi	r22, 0x04	; 4
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	92 e0       	ldi	r25, 0x02	; 2
     9aa:	19 95       	eicall
}
     9ac:	ff 91       	pop	r31
     9ae:	ef 91       	pop	r30
     9b0:	bf 91       	pop	r27
     9b2:	af 91       	pop	r26
     9b4:	9f 91       	pop	r25
     9b6:	8f 91       	pop	r24
     9b8:	7f 91       	pop	r23
     9ba:	6f 91       	pop	r22
     9bc:	5f 91       	pop	r21
     9be:	4f 91       	pop	r20
     9c0:	3f 91       	pop	r19
     9c2:	2f 91       	pop	r18
     9c4:	0f 90       	pop	r0
     9c6:	0b be       	out	0x3b, r0	; 59
     9c8:	0f 90       	pop	r0
     9ca:	0f be       	out	0x3f, r0	; 63
     9cc:	0f 90       	pop	r0
     9ce:	1f 90       	pop	r1
     9d0:	18 95       	reti

000009d2 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     9d2:	1f 92       	push	r1
     9d4:	0f 92       	push	r0
     9d6:	0f b6       	in	r0, 0x3f	; 63
     9d8:	0f 92       	push	r0
     9da:	11 24       	eor	r1, r1
     9dc:	0b b6       	in	r0, 0x3b	; 59
     9de:	0f 92       	push	r0
     9e0:	2f 93       	push	r18
     9e2:	3f 93       	push	r19
     9e4:	4f 93       	push	r20
     9e6:	5f 93       	push	r21
     9e8:	6f 93       	push	r22
     9ea:	7f 93       	push	r23
     9ec:	8f 93       	push	r24
     9ee:	9f 93       	push	r25
     9f0:	af 93       	push	r26
     9f2:	bf 93       	push	r27
     9f4:	ef 93       	push	r30
     9f6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     9f8:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x7be23c>
     9fc:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x7be23d>
     a00:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     a04:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     a08:	68 e0       	ldi	r22, 0x08	; 8
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	92 e0       	ldi	r25, 0x02	; 2
     a0e:	19 95       	eicall
}
     a10:	ff 91       	pop	r31
     a12:	ef 91       	pop	r30
     a14:	bf 91       	pop	r27
     a16:	af 91       	pop	r26
     a18:	9f 91       	pop	r25
     a1a:	8f 91       	pop	r24
     a1c:	7f 91       	pop	r23
     a1e:	6f 91       	pop	r22
     a20:	5f 91       	pop	r21
     a22:	4f 91       	pop	r20
     a24:	3f 91       	pop	r19
     a26:	2f 91       	pop	r18
     a28:	0f 90       	pop	r0
     a2a:	0b be       	out	0x3b, r0	; 59
     a2c:	0f 90       	pop	r0
     a2e:	0f be       	out	0x3f, r0	; 63
     a30:	0f 90       	pop	r0
     a32:	1f 90       	pop	r1
     a34:	18 95       	reti

00000a36 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     a36:	1f 92       	push	r1
     a38:	0f 92       	push	r0
     a3a:	0f b6       	in	r0, 0x3f	; 63
     a3c:	0f 92       	push	r0
     a3e:	11 24       	eor	r1, r1
     a40:	0b b6       	in	r0, 0x3b	; 59
     a42:	0f 92       	push	r0
     a44:	2f 93       	push	r18
     a46:	3f 93       	push	r19
     a48:	4f 93       	push	r20
     a4a:	5f 93       	push	r21
     a4c:	6f 93       	push	r22
     a4e:	7f 93       	push	r23
     a50:	8f 93       	push	r24
     a52:	9f 93       	push	r25
     a54:	af 93       	push	r26
     a56:	bf 93       	push	r27
     a58:	ef 93       	push	r30
     a5a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     a5c:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x7be264>
     a60:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x7be265>
     a64:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     a68:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     a6c:	61 e0       	ldi	r22, 0x01	; 1
     a6e:	80 e4       	ldi	r24, 0x40	; 64
     a70:	92 e0       	ldi	r25, 0x02	; 2
     a72:	19 95       	eicall
}
     a74:	ff 91       	pop	r31
     a76:	ef 91       	pop	r30
     a78:	bf 91       	pop	r27
     a7a:	af 91       	pop	r26
     a7c:	9f 91       	pop	r25
     a7e:	8f 91       	pop	r24
     a80:	7f 91       	pop	r23
     a82:	6f 91       	pop	r22
     a84:	5f 91       	pop	r21
     a86:	4f 91       	pop	r20
     a88:	3f 91       	pop	r19
     a8a:	2f 91       	pop	r18
     a8c:	0f 90       	pop	r0
     a8e:	0b be       	out	0x3b, r0	; 59
     a90:	0f 90       	pop	r0
     a92:	0f be       	out	0x3f, r0	; 63
     a94:	0f 90       	pop	r0
     a96:	1f 90       	pop	r1
     a98:	18 95       	reti

00000a9a <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     a9a:	1f 92       	push	r1
     a9c:	0f 92       	push	r0
     a9e:	0f b6       	in	r0, 0x3f	; 63
     aa0:	0f 92       	push	r0
     aa2:	11 24       	eor	r1, r1
     aa4:	0b b6       	in	r0, 0x3b	; 59
     aa6:	0f 92       	push	r0
     aa8:	2f 93       	push	r18
     aaa:	3f 93       	push	r19
     aac:	4f 93       	push	r20
     aae:	5f 93       	push	r21
     ab0:	6f 93       	push	r22
     ab2:	7f 93       	push	r23
     ab4:	8f 93       	push	r24
     ab6:	9f 93       	push	r25
     ab8:	af 93       	push	r26
     aba:	bf 93       	push	r27
     abc:	ef 93       	push	r30
     abe:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     ac0:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x7be26c>
     ac4:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x7be26d>
     ac8:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     acc:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     ad0:	62 e0       	ldi	r22, 0x02	; 2
     ad2:	80 e4       	ldi	r24, 0x40	; 64
     ad4:	92 e0       	ldi	r25, 0x02	; 2
     ad6:	19 95       	eicall
}
     ad8:	ff 91       	pop	r31
     ada:	ef 91       	pop	r30
     adc:	bf 91       	pop	r27
     ade:	af 91       	pop	r26
     ae0:	9f 91       	pop	r25
     ae2:	8f 91       	pop	r24
     ae4:	7f 91       	pop	r23
     ae6:	6f 91       	pop	r22
     ae8:	5f 91       	pop	r21
     aea:	4f 91       	pop	r20
     aec:	3f 91       	pop	r19
     aee:	2f 91       	pop	r18
     af0:	0f 90       	pop	r0
     af2:	0b be       	out	0x3b, r0	; 59
     af4:	0f 90       	pop	r0
     af6:	0f be       	out	0x3f, r0	; 63
     af8:	0f 90       	pop	r0
     afa:	1f 90       	pop	r1
     afc:	18 95       	reti

00000afe <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     afe:	1f 92       	push	r1
     b00:	0f 92       	push	r0
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	0f 92       	push	r0
     b06:	11 24       	eor	r1, r1
     b08:	0b b6       	in	r0, 0x3b	; 59
     b0a:	0f 92       	push	r0
     b0c:	2f 93       	push	r18
     b0e:	3f 93       	push	r19
     b10:	4f 93       	push	r20
     b12:	5f 93       	push	r21
     b14:	6f 93       	push	r22
     b16:	7f 93       	push	r23
     b18:	8f 93       	push	r24
     b1a:	9f 93       	push	r25
     b1c:	af 93       	push	r26
     b1e:	bf 93       	push	r27
     b20:	ef 93       	push	r30
     b22:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     b24:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x7be274>
     b28:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x7be275>
     b2c:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     b30:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     b34:	64 e0       	ldi	r22, 0x04	; 4
     b36:	80 e4       	ldi	r24, 0x40	; 64
     b38:	92 e0       	ldi	r25, 0x02	; 2
     b3a:	19 95       	eicall
}
     b3c:	ff 91       	pop	r31
     b3e:	ef 91       	pop	r30
     b40:	bf 91       	pop	r27
     b42:	af 91       	pop	r26
     b44:	9f 91       	pop	r25
     b46:	8f 91       	pop	r24
     b48:	7f 91       	pop	r23
     b4a:	6f 91       	pop	r22
     b4c:	5f 91       	pop	r21
     b4e:	4f 91       	pop	r20
     b50:	3f 91       	pop	r19
     b52:	2f 91       	pop	r18
     b54:	0f 90       	pop	r0
     b56:	0b be       	out	0x3b, r0	; 59
     b58:	0f 90       	pop	r0
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	0f 90       	pop	r0
     b5e:	1f 90       	pop	r1
     b60:	18 95       	reti

00000b62 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     b62:	1f 92       	push	r1
     b64:	0f 92       	push	r0
     b66:	0f b6       	in	r0, 0x3f	; 63
     b68:	0f 92       	push	r0
     b6a:	11 24       	eor	r1, r1
     b6c:	0b b6       	in	r0, 0x3b	; 59
     b6e:	0f 92       	push	r0
     b70:	2f 93       	push	r18
     b72:	3f 93       	push	r19
     b74:	4f 93       	push	r20
     b76:	5f 93       	push	r21
     b78:	6f 93       	push	r22
     b7a:	7f 93       	push	r23
     b7c:	8f 93       	push	r24
     b7e:	9f 93       	push	r25
     b80:	af 93       	push	r26
     b82:	bf 93       	push	r27
     b84:	ef 93       	push	r30
     b86:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     b88:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x7be27c>
     b8c:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x7be27d>
     b90:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     b94:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     b98:	68 e0       	ldi	r22, 0x08	; 8
     b9a:	80 e4       	ldi	r24, 0x40	; 64
     b9c:	92 e0       	ldi	r25, 0x02	; 2
     b9e:	19 95       	eicall
}
     ba0:	ff 91       	pop	r31
     ba2:	ef 91       	pop	r30
     ba4:	bf 91       	pop	r27
     ba6:	af 91       	pop	r26
     ba8:	9f 91       	pop	r25
     baa:	8f 91       	pop	r24
     bac:	7f 91       	pop	r23
     bae:	6f 91       	pop	r22
     bb0:	5f 91       	pop	r21
     bb2:	4f 91       	pop	r20
     bb4:	3f 91       	pop	r19
     bb6:	2f 91       	pop	r18
     bb8:	0f 90       	pop	r0
     bba:	0b be       	out	0x3b, r0	; 59
     bbc:	0f 90       	pop	r0
     bbe:	0f be       	out	0x3f, r0	; 63
     bc0:	0f 90       	pop	r0
     bc2:	1f 90       	pop	r1
     bc4:	18 95       	reti

00000bc6 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     bc6:	bf 92       	push	r11
     bc8:	cf 92       	push	r12
     bca:	df 92       	push	r13
     bcc:	ef 92       	push	r14
     bce:	ff 92       	push	r15
     bd0:	0f 93       	push	r16
     bd2:	1f 93       	push	r17
     bd4:	cf 93       	push	r28
     bd6:	df 93       	push	r29
     bd8:	1f 92       	push	r1
     bda:	cd b7       	in	r28, 0x3d	; 61
     bdc:	de b7       	in	r29, 0x3e	; 62
     bde:	8c 01       	movw	r16, r24
     be0:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     be2:	81 15       	cp	r24, r1
     be4:	22 e0       	ldi	r18, 0x02	; 2
     be6:	92 07       	cpc	r25, r18
     be8:	71 f4       	brne	.+28     	; 0xc06 <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     bea:	61 e2       	ldi	r22, 0x21	; 33
     bec:	70 e0       	ldi	r23, 0x00	; 0
     bee:	82 e0       	ldi	r24, 0x02	; 2
     bf0:	6c d1       	rcall	.+728    	; 0xeca <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     bf2:	c8 2e       	mov	r12, r24
     bf4:	d1 2c       	mov	r13, r1
     bf6:	60 e2       	ldi	r22, 0x20	; 32
     bf8:	70 e0       	ldi	r23, 0x00	; 0
     bfa:	82 e0       	ldi	r24, 0x02	; 2
     bfc:	66 d1       	rcall	.+716    	; 0xeca <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
     bfe:	dc 2c       	mov	r13, r12
     c00:	cc 24       	eor	r12, r12
     c02:	c8 2a       	or	r12, r24
     c04:	10 c0       	rjmp	.+32     	; 0xc26 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     c06:	80 34       	cpi	r24, 0x40	; 64
     c08:	92 40       	sbci	r25, 0x02	; 2
     c0a:	c1 f5       	brne	.+112    	; 0xc7c <adc_write_configuration+0xb6>
     c0c:	65 e2       	ldi	r22, 0x25	; 37
     c0e:	70 e0       	ldi	r23, 0x00	; 0
     c10:	82 e0       	ldi	r24, 0x02	; 2
     c12:	5b d1       	rcall	.+694    	; 0xeca <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
     c14:	c8 2e       	mov	r12, r24
     c16:	d1 2c       	mov	r13, r1
     c18:	64 e2       	ldi	r22, 0x24	; 36
     c1a:	70 e0       	ldi	r23, 0x00	; 0
     c1c:	82 e0       	ldi	r24, 0x02	; 2
     c1e:	55 d1       	rcall	.+682    	; 0xeca <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
     c20:	dc 2c       	mov	r13, r12
     c22:	cc 24       	eor	r12, r12
     c24:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c26:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     c28:	89 83       	std	Y+1, r24	; 0x01
	return flags;
     c2a:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     c2c:	b9 80       	ldd	r11, Y+1	; 0x01
     c2e:	c8 01       	movw	r24, r16
     c30:	a0 db       	rcall	.-2240   	; 0x372 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     c32:	f8 01       	movw	r30, r16
     c34:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
     c36:	92 e0       	ldi	r25, 0x02	; 2
     c38:	90 83       	st	Z, r25
	adc->CAL = cal;
     c3a:	c4 86       	std	Z+12, r12	; 0x0c
     c3c:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
     c3e:	f7 01       	movw	r30, r14
     c40:	25 81       	ldd	r18, Z+5	; 0x05
     c42:	36 81       	ldd	r19, Z+6	; 0x06
     c44:	f8 01       	movw	r30, r16
     c46:	20 8f       	std	Z+24, r18	; 0x18
     c48:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
     c4a:	f7 01       	movw	r30, r14
     c4c:	92 81       	ldd	r25, Z+2	; 0x02
     c4e:	f8 01       	movw	r30, r16
     c50:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
     c52:	f7 01       	movw	r30, r14
     c54:	94 81       	ldd	r25, Z+4	; 0x04
     c56:	f8 01       	movw	r30, r16
     c58:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
     c5a:	f7 01       	movw	r30, r14
     c5c:	93 81       	ldd	r25, Z+3	; 0x03
     c5e:	f8 01       	movw	r30, r16
     c60:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
     c62:	f7 01       	movw	r30, r14
     c64:	91 81       	ldd	r25, Z+1	; 0x01
     c66:	f8 01       	movw	r30, r16
     c68:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
     c6a:	81 70       	andi	r24, 0x01	; 1
     c6c:	f7 01       	movw	r30, r14
     c6e:	90 81       	ld	r25, Z
     c70:	89 2b       	or	r24, r25
     c72:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
     c74:	80 83       	st	Z, r24
     c76:	c8 01       	movw	r24, r16
     c78:	9b db       	rcall	.-2250   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c7a:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
     c7c:	0f 90       	pop	r0
     c7e:	df 91       	pop	r29
     c80:	cf 91       	pop	r28
     c82:	1f 91       	pop	r17
     c84:	0f 91       	pop	r16
     c86:	ff 90       	pop	r15
     c88:	ef 90       	pop	r14
     c8a:	df 90       	pop	r13
     c8c:	cf 90       	pop	r12
     c8e:	bf 90       	pop	r11
     c90:	08 95       	ret

00000c92 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     c92:	df 92       	push	r13
     c94:	ef 92       	push	r14
     c96:	ff 92       	push	r15
     c98:	0f 93       	push	r16
     c9a:	1f 93       	push	r17
     c9c:	cf 93       	push	r28
     c9e:	df 93       	push	r29
     ca0:	1f 92       	push	r1
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
     ca6:	8c 01       	movw	r16, r24
     ca8:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     caa:	8f b7       	in	r24, 0x3f	; 63
     cac:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     cae:	f8 94       	cli
	return flags;
     cb0:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     cb2:	c8 01       	movw	r24, r16
     cb4:	5e db       	rcall	.-2372   	; 0x372 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     cb6:	f8 01       	movw	r30, r16
     cb8:	80 81       	ld	r24, Z
     cba:	80 7c       	andi	r24, 0xC0	; 192
     cbc:	f7 01       	movw	r30, r14
     cbe:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     cc0:	f8 01       	movw	r30, r16
     cc2:	80 8d       	ldd	r24, Z+24	; 0x18
     cc4:	91 8d       	ldd	r25, Z+25	; 0x19
     cc6:	f7 01       	movw	r30, r14
     cc8:	85 83       	std	Z+5, r24	; 0x05
     cca:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     ccc:	f8 01       	movw	r30, r16
     cce:	82 81       	ldd	r24, Z+2	; 0x02
     cd0:	f7 01       	movw	r30, r14
     cd2:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     cd4:	f8 01       	movw	r30, r16
     cd6:	84 81       	ldd	r24, Z+4	; 0x04
     cd8:	f7 01       	movw	r30, r14
     cda:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     cdc:	f8 01       	movw	r30, r16
     cde:	83 81       	ldd	r24, Z+3	; 0x03
     ce0:	f7 01       	movw	r30, r14
     ce2:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     ce4:	f8 01       	movw	r30, r16
     ce6:	81 81       	ldd	r24, Z+1	; 0x01
     ce8:	f7 01       	movw	r30, r14
     cea:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
     cec:	c8 01       	movw	r24, r16
     cee:	60 db       	rcall	.-2368   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     cf0:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     cf2:	0f 90       	pop	r0
     cf4:	df 91       	pop	r29
     cf6:	cf 91       	pop	r28
     cf8:	1f 91       	pop	r17
     cfa:	0f 91       	pop	r16
     cfc:	ff 90       	pop	r15
     cfe:	ef 90       	pop	r14
     d00:	df 90       	pop	r13
     d02:	08 95       	ret

00000d04 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     d04:	af 92       	push	r10
     d06:	bf 92       	push	r11
     d08:	cf 92       	push	r12
     d0a:	df 92       	push	r13
     d0c:	ef 92       	push	r14
     d0e:	ff 92       	push	r15
     d10:	0f 93       	push	r16
     d12:	1f 93       	push	r17
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	1f 92       	push	r1
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
     d1e:	6c 01       	movw	r12, r24
     d20:	b6 2e       	mov	r11, r22
     d22:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d24:	86 2f       	mov	r24, r22
     d26:	83 70       	andi	r24, 0x03	; 3
     d28:	29 f4       	brne	.+10     	; 0xd34 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     d2a:	96 2f       	mov	r25, r22
     d2c:	96 95       	lsr	r25
     d2e:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     d30:	82 e0       	ldi	r24, 0x02	; 2
     d32:	02 c0       	rjmp	.+4      	; 0xd38 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d34:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     d36:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     d38:	90 ff       	sbrs	r25, 0
		index++;
     d3a:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     d3c:	86 01       	movw	r16, r12
     d3e:	00 5e       	subi	r16, 0xE0	; 224
     d40:	1f 4f       	sbci	r17, 0xFF	; 255
     d42:	98 e0       	ldi	r25, 0x08	; 8
     d44:	89 9f       	mul	r24, r25
     d46:	00 0d       	add	r16, r0
     d48:	11 1d       	adc	r17, r1
     d4a:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d4c:	8f b7       	in	r24, 0x3f	; 63
     d4e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     d50:	f8 94       	cli
	return flags;
     d52:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     d54:	c6 01       	movw	r24, r12
     d56:	0d db       	rcall	.-2534   	; 0x372 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     d58:	f7 01       	movw	r30, r14
     d5a:	80 81       	ld	r24, Z
     d5c:	f8 01       	movw	r30, r16
     d5e:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     d60:	f7 01       	movw	r30, r14
     d62:	82 81       	ldd	r24, Z+2	; 0x02
     d64:	f8 01       	movw	r30, r16
     d66:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     d68:	f7 01       	movw	r30, r14
     d6a:	81 81       	ldd	r24, Z+1	; 0x01
     d6c:	f8 01       	movw	r30, r16
     d6e:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     d70:	b0 fe       	sbrs	r11, 0
     d72:	04 c0       	rjmp	.+8      	; 0xd7c <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     d74:	f7 01       	movw	r30, r14
     d76:	83 81       	ldd	r24, Z+3	; 0x03
     d78:	f8 01       	movw	r30, r16
     d7a:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
     d7c:	c6 01       	movw	r24, r12
     d7e:	18 db       	rcall	.-2512   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d80:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     d82:	0f 90       	pop	r0
     d84:	df 91       	pop	r29
     d86:	cf 91       	pop	r28
     d88:	1f 91       	pop	r17
     d8a:	0f 91       	pop	r16
     d8c:	ff 90       	pop	r15
     d8e:	ef 90       	pop	r14
     d90:	df 90       	pop	r13
     d92:	cf 90       	pop	r12
     d94:	bf 90       	pop	r11
     d96:	af 90       	pop	r10
     d98:	08 95       	ret

00000d9a <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     d9a:	af 92       	push	r10
     d9c:	bf 92       	push	r11
     d9e:	cf 92       	push	r12
     da0:	df 92       	push	r13
     da2:	ef 92       	push	r14
     da4:	ff 92       	push	r15
     da6:	0f 93       	push	r16
     da8:	1f 93       	push	r17
     daa:	cf 93       	push	r28
     dac:	df 93       	push	r29
     dae:	1f 92       	push	r1
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
     db4:	6c 01       	movw	r12, r24
     db6:	b6 2e       	mov	r11, r22
     db8:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     dba:	86 2f       	mov	r24, r22
     dbc:	83 70       	andi	r24, 0x03	; 3
     dbe:	29 f4       	brne	.+10     	; 0xdca <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     dc0:	96 2f       	mov	r25, r22
     dc2:	96 95       	lsr	r25
     dc4:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     dc6:	82 e0       	ldi	r24, 0x02	; 2
     dc8:	02 c0       	rjmp	.+4      	; 0xdce <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     dca:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     dcc:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     dce:	90 ff       	sbrs	r25, 0
		index++;
     dd0:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     dd2:	86 01       	movw	r16, r12
     dd4:	00 5e       	subi	r16, 0xE0	; 224
     dd6:	1f 4f       	sbci	r17, 0xFF	; 255
     dd8:	98 e0       	ldi	r25, 0x08	; 8
     dda:	89 9f       	mul	r24, r25
     ddc:	00 0d       	add	r16, r0
     dde:	11 1d       	adc	r17, r1
     de0:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     de2:	8f b7       	in	r24, 0x3f	; 63
     de4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     de6:	f8 94       	cli
	return flags;
     de8:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     dea:	c6 01       	movw	r24, r12
     dec:	c2 da       	rcall	.-2684   	; 0x372 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     dee:	f8 01       	movw	r30, r16
     df0:	80 81       	ld	r24, Z
     df2:	f7 01       	movw	r30, r14
     df4:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     df6:	f8 01       	movw	r30, r16
     df8:	82 81       	ldd	r24, Z+2	; 0x02
     dfa:	f7 01       	movw	r30, r14
     dfc:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     dfe:	f8 01       	movw	r30, r16
     e00:	81 81       	ldd	r24, Z+1	; 0x01
     e02:	f7 01       	movw	r30, r14
     e04:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     e06:	b0 fe       	sbrs	r11, 0
     e08:	04 c0       	rjmp	.+8      	; 0xe12 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     e0a:	f8 01       	movw	r30, r16
     e0c:	86 81       	ldd	r24, Z+6	; 0x06
     e0e:	f7 01       	movw	r30, r14
     e10:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
     e12:	c6 01       	movw	r24, r12
     e14:	cd da       	rcall	.-2662   	; 0x3b0 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e16:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     e18:	0f 90       	pop	r0
     e1a:	df 91       	pop	r29
     e1c:	cf 91       	pop	r28
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	ff 90       	pop	r15
     e24:	ef 90       	pop	r14
     e26:	df 90       	pop	r13
     e28:	cf 90       	pop	r12
     e2a:	bf 90       	pop	r11
     e2c:	af 90       	pop	r10
     e2e:	08 95       	ret

00000e30 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     e30:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     e32:	80 91 20 20 	lds	r24, 0x2020	; 0x802020 <stdio_base>
     e36:	90 91 21 20 	lds	r25, 0x2021	; 0x802021 <stdio_base+0x1>
     e3a:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <ptr_put>
     e3e:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <ptr_put+0x1>
     e42:	19 95       	eicall
     e44:	99 23       	and	r25, r25
     e46:	1c f0       	brlt	.+6      	; 0xe4e <_write+0x1e>
		return -1;
	}
	return 1;
     e48:	81 e0       	ldi	r24, 0x01	; 1
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     e4e:	8f ef       	ldi	r24, 0xFF	; 255
     e50:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     e52:	08 95       	ret

00000e54 <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     e54:	8f ef       	ldi	r24, 0xFF	; 255
     e56:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
     e5a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
     e5e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
     e62:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
     e66:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
     e6a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
     e6e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
     e72:	08 95       	ret

00000e74 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     e74:	cf 93       	push	r28
     e76:	df 93       	push	r29
     e78:	1f 92       	push	r1
     e7a:	cd b7       	in	r28, 0x3d	; 61
     e7c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e7e:	9f b7       	in	r25, 0x3f	; 63
     e80:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     e82:	f8 94       	cli
	return flags;
     e84:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     e86:	e8 2f       	mov	r30, r24
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	e0 59       	subi	r30, 0x90	; 144
     e8c:	ff 4f       	sbci	r31, 0xFF	; 255
     e8e:	60 95       	com	r22
     e90:	80 81       	ld	r24, Z
     e92:	68 23       	and	r22, r24
     e94:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e96:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     e98:	0f 90       	pop	r0
     e9a:	df 91       	pop	r29
     e9c:	cf 91       	pop	r28
     e9e:	08 95       	ret

00000ea0 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     ea0:	cf 93       	push	r28
     ea2:	df 93       	push	r29
     ea4:	1f 92       	push	r1
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     eaa:	9f b7       	in	r25, 0x3f	; 63
     eac:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     eae:	f8 94       	cli
	return flags;
     eb0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     eb2:	e8 2f       	mov	r30, r24
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	e0 59       	subi	r30, 0x90	; 144
     eb8:	ff 4f       	sbci	r31, 0xFF	; 255
     eba:	80 81       	ld	r24, Z
     ebc:	68 2b       	or	r22, r24
     ebe:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ec0:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     ec2:	0f 90       	pop	r0
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	08 95       	ret

00000eca <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     eca:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
     ece:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     ed0:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     ed2:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
     ed6:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     ed8:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     edc:	08 95       	ret

00000ede <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     ede:	cf 93       	push	r28
     ee0:	df 93       	push	r29
     ee2:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     ee4:	b6 da       	rcall	.-2708   	; 0x452 <usart_getchar>
     ee6:	88 83       	st	Y, r24
}
     ee8:	df 91       	pop	r29
     eea:	cf 91       	pop	r28
     eec:	08 95       	ret

00000eee <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     eee:	a9 ca       	rjmp	.-2734   	; 0x442 <usart_putchar>
}
     ef0:	08 95       	ret

00000ef2 <main>:
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
     ef2:	cf 93       	push	r28
     ef4:	df 93       	push	r29
     ef6:	cd b7       	in	r28, 0x3d	; 61
     ef8:	de b7       	in	r29, 0x3e	; 62
     efa:	2b 97       	sbiw	r28, 0x0b	; 11
     efc:	cd bf       	out	0x3d, r28	; 61
     efe:	de bf       	out	0x3e, r29	; 62
	
	sysclk_init();
     f00:	a9 df       	rcall	.-174    	; 0xe54 <sysclk_init>
static void adc_init(void)
{
	struct adc_config adc_conf; //konfiguracja adc 
	struct adc_channel_config adcch_conf; //konfiguracja kanau adc  Channels in an ADC is the number of analog values that can be read at the same time.
	
	adc_read_configuration(&MY_ADC, &adc_conf); //czyta aktualn konfiguracje wskazanego adc i zapisuje j do bufora pod wskazanym adresem 
     f02:	be 01       	movw	r22, r28
     f04:	6f 5f       	subi	r22, 0xFF	; 255
     f06:	7f 4f       	sbci	r23, 0xFF	; 255
     f08:	80 e0       	ldi	r24, 0x00	; 0
     f0a:	92 e0       	ldi	r25, 0x02	; 2
     f0c:	c2 de       	rcall	.-636    	; 0xc92 <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf); //czyta aktualn konfiguracje wskazanego kanau adc i zapisuje j do bufora pod wskazanym adresem 
     f0e:	ae 01       	movw	r20, r28
     f10:	48 5f       	subi	r20, 0xF8	; 248
     f12:	5f 4f       	sbci	r21, 0xFF	; 255
     f14:	61 e0       	ldi	r22, 0x01	; 1
     f16:	80 e0       	ldi	r24, 0x00	; 0
     f18:	92 e0       	ldi	r25, 0x02	; 2
     f1a:	3f df       	rcall	.-386    	; 0xd9a <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     f1c:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     f1e:	9b 81       	ldd	r25, Y+3	; 0x03
     f20:	9f 78       	andi	r25, 0x8F	; 143
     f22:	9b 83       	std	Y+3, r25	; 0x03
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     f24:	81 7e       	andi	r24, 0xE1	; 225
     f26:	80 61       	ori	r24, 0x10	; 16
     f28:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
     f2a:	1c 82       	std	Y+4, r1	; 0x04
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     f2c:	1d 82       	std	Y+5, r1	; 0x05
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
     f2e:	82 e0       	ldi	r24, 0x02	; 2
     f30:	88 87       	std	Y+8, r24	; 0x08
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
     f32:	89 e2       	ldi	r24, 0x29	; 41
     f34:	89 87       	std	Y+9, r24	; 0x09
	ADC_REF_BANDGAP); //pod wskazan konfiguracj wpisujemy: wynik z znakiem, rozdzielczo 12 bitw,  vref = 1V; rozdzielczosc moze byc jeszcze 8 bitowa lub 12 left-adjusted, LSB = Vref/ 2^res = 0.24mV
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 2, 0); //ustawienia triggera, jest on rczny, liczba kanaw 1, kanaw wyzwalanych wydarzeniem - 0
	adc_set_clock_rate(&adc_conf, 500000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN5, ADCCH_NEG_PIN1, ADC_GAIN); 
	
	adc_write_configuration(&MY_ADC, &adc_conf);
     f36:	be 01       	movw	r22, r28
     f38:	6f 5f       	subi	r22, 0xFF	; 255
     f3a:	7f 4f       	sbci	r23, 0xFF	; 255
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	92 e0       	ldi	r25, 0x02	; 2
     f40:	42 de       	rcall	.-892    	; 0xbc6 <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
     f42:	ae 01       	movw	r20, r28
     f44:	48 5f       	subi	r20, 0xF8	; 248
     f46:	5f 4f       	sbci	r21, 0xFF	; 255
     f48:	61 e0       	ldi	r22, 0x01	; 1
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	92 e0       	ldi	r25, 0x02	; 2
     f4e:	da de       	rcall	.-588    	; 0xd04 <adcch_write_configuration>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     f50:	80 ea       	ldi	r24, 0xA0	; 160
     f52:	9a e0       	ldi	r25, 0x0A	; 10
     f54:	80 93 20 20 	sts	0x2020, r24	; 0x802020 <stdio_base>
     f58:	90 93 21 20 	sts	0x2021, r25	; 0x802021 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     f5c:	87 e7       	ldi	r24, 0x77	; 119
     f5e:	97 e0       	ldi	r25, 0x07	; 7
     f60:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <ptr_put>
     f64:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     f68:	8f e6       	ldi	r24, 0x6F	; 111
     f6a:	97 e0       	ldi	r25, 0x07	; 7
     f6c:	80 93 18 20 	sts	0x2018, r24	; 0x802018 <ptr_get>
     f70:	90 93 19 20 	sts	0x2019, r25	; 0x802019 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     f74:	e6 e0       	ldi	r30, 0x06	; 6
     f76:	f0 e2       	ldi	r31, 0x20	; 32
     f78:	84 81       	ldd	r24, Z+4	; 0x04
     f7a:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     f7c:	85 81       	ldd	r24, Z+5	; 0x05
     f7e:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     f80:	86 81       	ldd	r24, Z+6	; 0x06
     f82:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     f84:	80 81       	ld	r24, Z
     f86:	91 81       	ldd	r25, Z+1	; 0x01
     f88:	a2 81       	ldd	r26, Z+2	; 0x02
     f8a:	b3 81       	ldd	r27, Z+3	; 0x03
     f8c:	89 83       	std	Y+1, r24	; 0x01
     f8e:	9a 83       	std	Y+2, r25	; 0x02
     f90:	ab 83       	std	Y+3, r26	; 0x03
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     f92:	bc 83       	std	Y+4, r27	; 0x04
     f94:	60 e1       	ldi	r22, 0x10	; 16
     f96:	85 e0       	ldi	r24, 0x05	; 5
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     f98:	6d df       	rcall	.-294    	; 0xe74 <sysclk_enable_module>
     f9a:	be 01       	movw	r22, r28
     f9c:	6f 5f       	subi	r22, 0xFF	; 255
     f9e:	7f 4f       	sbci	r23, 0xFF	; 255
     fa0:	80 ea       	ldi	r24, 0xA0	; 160
     fa2:	9a e0       	ldi	r25, 0x0A	; 10
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     fa4:	6f db       	rcall	.-2338   	; 0x684 <usart_init_rs232>
     fa6:	60 ea       	ldi	r22, 0xA0	; 160
     fa8:	71 e0       	ldi	r23, 0x01	; 1
     faa:	88 e1       	ldi	r24, 0x18	; 24
     fac:	97 e0       	ldi	r25, 0x07	; 7
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     fae:	49 d6       	rcall	.+3218   	; 0x1c42 <fdevopen>
     fb0:	88 e0       	ldi	r24, 0x08	; 8
     fb2:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x7be681>
	stdio_serial_init(&USARTE0, &USART_SERIAL_OPTIONS);
	ioport_set_pin_dir(UART_TXPIN, IOPORT_DIR_OUTPUT);
	
	float result,result_mv;
	unsigned char ucRepCounter;
	adc_enable(&MY_ADC);
     fb6:	80 e0       	ldi	r24, 0x00	; 0
     fb8:	92 e0       	ldi	r25, 0x02	; 2
     fba:	17 da       	rcall	.-3026   	; 0x3ea <adc_enable>
		
	
	while(1) {
		result =0 ;
     fbc:	a1 2c       	mov	r10, r1
     fbe:	71 2c       	mov	r7, r1
     fc0:	51 2c       	mov	r5, r1
     fc2:	41 2c       	mov	r4, r1
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     fc4:	00 e0       	ldi	r16, 0x00	; 0
     fc6:	12 e0       	ldi	r17, 0x02	; 2
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     fc8:	bb 24       	eor	r11, r11
     fca:	b3 94       	inc	r11
			result +=  adc_get_signed_result(&MY_ADC, MY_ADC_CH);
			//delay_ms(250); 
		}
		result /= SAMPLES_PER_MEASUREMENT;
		result_mv = (result * ADC_REF_VOLTAGE_mV)/((ADC_TOP_VALUE+1)*ADC_GAIN);
		printf(" %f   \n\r" ,result_mv);
     fcc:	0f 2e       	mov	r0, r31
     fce:	fd e0       	ldi	r31, 0x0D	; 13
     fd0:	8f 2e       	mov	r8, r31
     fd2:	f0 e2       	ldi	r31, 0x20	; 32
     fd4:	9f 2e       	mov	r9, r31
     fd6:	f0 2d       	mov	r31, r0
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
     fd8:	68 94       	set
     fda:	66 24       	eor	r6, r6
     fdc:	64 f8       	bld	r6, 4
	unsigned char ucRepCounter;
	adc_enable(&MY_ADC);
		
	
	while(1) {
		result =0 ;
     fde:	ca 2c       	mov	r12, r10
     fe0:	d7 2c       	mov	r13, r7
     fe2:	e5 2c       	mov	r14, r5
     fe4:	f4 2c       	mov	r15, r4

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     fe6:	8f b7       	in	r24, 0x3f	; 63
     fe8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     fea:	f8 94       	cli
	return flags;
     fec:	99 81       	ldd	r25, Y+1	; 0x01
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     fee:	f8 01       	movw	r30, r16
     ff0:	80 81       	ld	r24, Z
     ff2:	84 60       	ori	r24, 0x04	; 4
     ff4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ff6:	9f bf       	out	0x3f, r25	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     ff8:	f8 01       	movw	r30, r16
     ffa:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     ffc:	80 ff       	sbrs	r24, 0
     ffe:	fc cf       	rjmp	.-8      	; 0xff8 <main+0x106>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    1000:	b6 82       	std	Z+6, r11	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1002:	8f b7       	in	r24, 0x3f	; 63
    1004:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
	return flags;
    1006:	f8 94       	cli
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
    1008:	88 85       	ldd	r24, Y+8	; 0x08
    100a:	64 a1       	ldd	r22, Z+36	; 0x24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    100c:	75 a1       	ldd	r23, Z+37	; 0x25
		for(ucRepCounter=0;ucRepCounter<SAMPLES_PER_MEASUREMENT; ucRepCounter++){
		
			adc_start_conversion(&MY_ADC, MY_ADC_CH);
			adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
			result +=  adc_get_signed_result(&MY_ADC, MY_ADC_CH);
    100e:	8f bf       	out	0x3f, r24	; 63
    1010:	07 2e       	mov	r0, r23
    1012:	00 0c       	add	r0, r0
    1014:	88 0b       	sbc	r24, r24
    1016:	99 0b       	sbc	r25, r25
    1018:	92 d0       	rcall	.+292    	; 0x113e <__floatsisf>
    101a:	9b 01       	movw	r18, r22
    101c:	ac 01       	movw	r20, r24
    101e:	6c 2d       	mov	r22, r12
    1020:	7d 2d       	mov	r23, r13
    1022:	8e 2d       	mov	r24, r14
    1024:	9f 2d       	mov	r25, r15
    1026:	25 d0       	rcall	.+74     	; 0x1072 <__addsf3>
    1028:	c6 2e       	mov	r12, r22
    102a:	d7 2e       	mov	r13, r23
    102c:	e8 2e       	mov	r14, r24
    102e:	f9 2e       	mov	r15, r25
	adc_enable(&MY_ADC);
		
	
	while(1) {
		result =0 ;
		for(ucRepCounter=0;ucRepCounter<SAMPLES_PER_MEASUREMENT; ucRepCounter++){
    1030:	6a 94       	dec	r6
			result +=  adc_get_signed_result(&MY_ADC, MY_ADC_CH);
			//delay_ms(250); 
		}
		result /= SAMPLES_PER_MEASUREMENT;
		result_mv = (result * ADC_REF_VOLTAGE_mV)/((ADC_TOP_VALUE+1)*ADC_GAIN);
		printf(" %f   \n\r" ,result_mv);
    1032:	61 10       	cpse	r6, r1
    1034:	d8 cf       	rjmp	.-80     	; 0xfe6 <main+0xf4>
    1036:	20 e0       	ldi	r18, 0x00	; 0
    1038:	30 e0       	ldi	r19, 0x00	; 0
    103a:	40 e8       	ldi	r20, 0x80	; 128
    103c:	5d e3       	ldi	r21, 0x3D	; 61
    103e:	0b d1       	rcall	.+534    	; 0x1256 <__mulsf3>
    1040:	20 e0       	ldi	r18, 0x00	; 0
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	4a e7       	ldi	r20, 0x7A	; 122
    1046:	54 e4       	ldi	r21, 0x44	; 68
    1048:	06 d1       	rcall	.+524    	; 0x1256 <__mulsf3>
    104a:	20 e0       	ldi	r18, 0x00	; 0
    104c:	30 e0       	ldi	r19, 0x00	; 0
    104e:	40 e0       	ldi	r20, 0x00	; 0
    1050:	5a e3       	ldi	r21, 0x3A	; 58
    1052:	01 d1       	rcall	.+514    	; 0x1256 <__mulsf3>
    1054:	9f 93       	push	r25
    1056:	8f 93       	push	r24
    1058:	7f 93       	push	r23
    105a:	6f 93       	push	r22
    105c:	9f 92       	push	r9
    105e:	8f 92       	push	r8
    1060:	76 d6       	rcall	.+3308   	; 0x1d4e <printf>
	}
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	0f 90       	pop	r0
    106e:	b4 cf       	rjmp	.-152    	; 0xfd8 <main+0xe6>

00001070 <__subsf3>:
    1070:	50 58       	subi	r21, 0x80	; 128

00001072 <__addsf3>:
    1072:	bb 27       	eor	r27, r27
    1074:	aa 27       	eor	r26, r26
    1076:	0e d0       	rcall	.+28     	; 0x1094 <__addsf3x>
    1078:	b4 c0       	rjmp	.+360    	; 0x11e2 <__fp_round>
    107a:	a5 d0       	rcall	.+330    	; 0x11c6 <__fp_pscA>
    107c:	30 f0       	brcs	.+12     	; 0x108a <__addsf3+0x18>
    107e:	aa d0       	rcall	.+340    	; 0x11d4 <__fp_pscB>
    1080:	20 f0       	brcs	.+8      	; 0x108a <__addsf3+0x18>
    1082:	31 f4       	brne	.+12     	; 0x1090 <__addsf3+0x1e>
    1084:	9f 3f       	cpi	r25, 0xFF	; 255
    1086:	11 f4       	brne	.+4      	; 0x108c <__addsf3+0x1a>
    1088:	1e f4       	brtc	.+6      	; 0x1090 <__addsf3+0x1e>
    108a:	9a c0       	rjmp	.+308    	; 0x11c0 <__fp_nan>
    108c:	0e f4       	brtc	.+2      	; 0x1090 <__addsf3+0x1e>
    108e:	e0 95       	com	r30
    1090:	e7 fb       	bst	r30, 7
    1092:	90 c0       	rjmp	.+288    	; 0x11b4 <__fp_inf>

00001094 <__addsf3x>:
    1094:	e9 2f       	mov	r30, r25
    1096:	b6 d0       	rcall	.+364    	; 0x1204 <__fp_split3>
    1098:	80 f3       	brcs	.-32     	; 0x107a <__addsf3+0x8>
    109a:	ba 17       	cp	r27, r26
    109c:	62 07       	cpc	r22, r18
    109e:	73 07       	cpc	r23, r19
    10a0:	84 07       	cpc	r24, r20
    10a2:	95 07       	cpc	r25, r21
    10a4:	18 f0       	brcs	.+6      	; 0x10ac <__addsf3x+0x18>
    10a6:	71 f4       	brne	.+28     	; 0x10c4 <__addsf3x+0x30>
    10a8:	9e f5       	brtc	.+102    	; 0x1110 <__addsf3x+0x7c>
    10aa:	ce c0       	rjmp	.+412    	; 0x1248 <__fp_zero>
    10ac:	0e f4       	brtc	.+2      	; 0x10b0 <__addsf3x+0x1c>
    10ae:	e0 95       	com	r30
    10b0:	0b 2e       	mov	r0, r27
    10b2:	ba 2f       	mov	r27, r26
    10b4:	a0 2d       	mov	r26, r0
    10b6:	0b 01       	movw	r0, r22
    10b8:	b9 01       	movw	r22, r18
    10ba:	90 01       	movw	r18, r0
    10bc:	0c 01       	movw	r0, r24
    10be:	ca 01       	movw	r24, r20
    10c0:	a0 01       	movw	r20, r0
    10c2:	11 24       	eor	r1, r1
    10c4:	ff 27       	eor	r31, r31
    10c6:	59 1b       	sub	r21, r25
    10c8:	99 f0       	breq	.+38     	; 0x10f0 <__addsf3x+0x5c>
    10ca:	59 3f       	cpi	r21, 0xF9	; 249
    10cc:	50 f4       	brcc	.+20     	; 0x10e2 <__addsf3x+0x4e>
    10ce:	50 3e       	cpi	r21, 0xE0	; 224
    10d0:	68 f1       	brcs	.+90     	; 0x112c <__addsf3x+0x98>
    10d2:	1a 16       	cp	r1, r26
    10d4:	f0 40       	sbci	r31, 0x00	; 0
    10d6:	a2 2f       	mov	r26, r18
    10d8:	23 2f       	mov	r18, r19
    10da:	34 2f       	mov	r19, r20
    10dc:	44 27       	eor	r20, r20
    10de:	58 5f       	subi	r21, 0xF8	; 248
    10e0:	f3 cf       	rjmp	.-26     	; 0x10c8 <__addsf3x+0x34>
    10e2:	46 95       	lsr	r20
    10e4:	37 95       	ror	r19
    10e6:	27 95       	ror	r18
    10e8:	a7 95       	ror	r26
    10ea:	f0 40       	sbci	r31, 0x00	; 0
    10ec:	53 95       	inc	r21
    10ee:	c9 f7       	brne	.-14     	; 0x10e2 <__addsf3x+0x4e>
    10f0:	7e f4       	brtc	.+30     	; 0x1110 <__addsf3x+0x7c>
    10f2:	1f 16       	cp	r1, r31
    10f4:	ba 0b       	sbc	r27, r26
    10f6:	62 0b       	sbc	r22, r18
    10f8:	73 0b       	sbc	r23, r19
    10fa:	84 0b       	sbc	r24, r20
    10fc:	ba f0       	brmi	.+46     	; 0x112c <__addsf3x+0x98>
    10fe:	91 50       	subi	r25, 0x01	; 1
    1100:	a1 f0       	breq	.+40     	; 0x112a <__addsf3x+0x96>
    1102:	ff 0f       	add	r31, r31
    1104:	bb 1f       	adc	r27, r27
    1106:	66 1f       	adc	r22, r22
    1108:	77 1f       	adc	r23, r23
    110a:	88 1f       	adc	r24, r24
    110c:	c2 f7       	brpl	.-16     	; 0x10fe <__addsf3x+0x6a>
    110e:	0e c0       	rjmp	.+28     	; 0x112c <__addsf3x+0x98>
    1110:	ba 0f       	add	r27, r26
    1112:	62 1f       	adc	r22, r18
    1114:	73 1f       	adc	r23, r19
    1116:	84 1f       	adc	r24, r20
    1118:	48 f4       	brcc	.+18     	; 0x112c <__addsf3x+0x98>
    111a:	87 95       	ror	r24
    111c:	77 95       	ror	r23
    111e:	67 95       	ror	r22
    1120:	b7 95       	ror	r27
    1122:	f7 95       	ror	r31
    1124:	9e 3f       	cpi	r25, 0xFE	; 254
    1126:	08 f0       	brcs	.+2      	; 0x112a <__addsf3x+0x96>
    1128:	b3 cf       	rjmp	.-154    	; 0x1090 <__addsf3+0x1e>
    112a:	93 95       	inc	r25
    112c:	88 0f       	add	r24, r24
    112e:	08 f0       	brcs	.+2      	; 0x1132 <__addsf3x+0x9e>
    1130:	99 27       	eor	r25, r25
    1132:	ee 0f       	add	r30, r30
    1134:	97 95       	ror	r25
    1136:	87 95       	ror	r24
    1138:	08 95       	ret

0000113a <__floatunsisf>:
    113a:	e8 94       	clt
    113c:	09 c0       	rjmp	.+18     	; 0x1150 <__floatsisf+0x12>

0000113e <__floatsisf>:
    113e:	97 fb       	bst	r25, 7
    1140:	3e f4       	brtc	.+14     	; 0x1150 <__floatsisf+0x12>
    1142:	90 95       	com	r25
    1144:	80 95       	com	r24
    1146:	70 95       	com	r23
    1148:	61 95       	neg	r22
    114a:	7f 4f       	sbci	r23, 0xFF	; 255
    114c:	8f 4f       	sbci	r24, 0xFF	; 255
    114e:	9f 4f       	sbci	r25, 0xFF	; 255
    1150:	99 23       	and	r25, r25
    1152:	a9 f0       	breq	.+42     	; 0x117e <__floatsisf+0x40>
    1154:	f9 2f       	mov	r31, r25
    1156:	96 e9       	ldi	r25, 0x96	; 150
    1158:	bb 27       	eor	r27, r27
    115a:	93 95       	inc	r25
    115c:	f6 95       	lsr	r31
    115e:	87 95       	ror	r24
    1160:	77 95       	ror	r23
    1162:	67 95       	ror	r22
    1164:	b7 95       	ror	r27
    1166:	f1 11       	cpse	r31, r1
    1168:	f8 cf       	rjmp	.-16     	; 0x115a <__floatsisf+0x1c>
    116a:	fa f4       	brpl	.+62     	; 0x11aa <__floatsisf+0x6c>
    116c:	bb 0f       	add	r27, r27
    116e:	11 f4       	brne	.+4      	; 0x1174 <__floatsisf+0x36>
    1170:	60 ff       	sbrs	r22, 0
    1172:	1b c0       	rjmp	.+54     	; 0x11aa <__floatsisf+0x6c>
    1174:	6f 5f       	subi	r22, 0xFF	; 255
    1176:	7f 4f       	sbci	r23, 0xFF	; 255
    1178:	8f 4f       	sbci	r24, 0xFF	; 255
    117a:	9f 4f       	sbci	r25, 0xFF	; 255
    117c:	16 c0       	rjmp	.+44     	; 0x11aa <__floatsisf+0x6c>
    117e:	88 23       	and	r24, r24
    1180:	11 f0       	breq	.+4      	; 0x1186 <__floatsisf+0x48>
    1182:	96 e9       	ldi	r25, 0x96	; 150
    1184:	11 c0       	rjmp	.+34     	; 0x11a8 <__floatsisf+0x6a>
    1186:	77 23       	and	r23, r23
    1188:	21 f0       	breq	.+8      	; 0x1192 <__floatsisf+0x54>
    118a:	9e e8       	ldi	r25, 0x8E	; 142
    118c:	87 2f       	mov	r24, r23
    118e:	76 2f       	mov	r23, r22
    1190:	05 c0       	rjmp	.+10     	; 0x119c <__floatsisf+0x5e>
    1192:	66 23       	and	r22, r22
    1194:	71 f0       	breq	.+28     	; 0x11b2 <__floatsisf+0x74>
    1196:	96 e8       	ldi	r25, 0x86	; 134
    1198:	86 2f       	mov	r24, r22
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	60 e0       	ldi	r22, 0x00	; 0
    119e:	2a f0       	brmi	.+10     	; 0x11aa <__floatsisf+0x6c>
    11a0:	9a 95       	dec	r25
    11a2:	66 0f       	add	r22, r22
    11a4:	77 1f       	adc	r23, r23
    11a6:	88 1f       	adc	r24, r24
    11a8:	da f7       	brpl	.-10     	; 0x11a0 <__floatsisf+0x62>
    11aa:	88 0f       	add	r24, r24
    11ac:	96 95       	lsr	r25
    11ae:	87 95       	ror	r24
    11b0:	97 f9       	bld	r25, 7
    11b2:	08 95       	ret

000011b4 <__fp_inf>:
    11b4:	97 f9       	bld	r25, 7
    11b6:	9f 67       	ori	r25, 0x7F	; 127
    11b8:	80 e8       	ldi	r24, 0x80	; 128
    11ba:	70 e0       	ldi	r23, 0x00	; 0
    11bc:	60 e0       	ldi	r22, 0x00	; 0
    11be:	08 95       	ret

000011c0 <__fp_nan>:
    11c0:	9f ef       	ldi	r25, 0xFF	; 255
    11c2:	80 ec       	ldi	r24, 0xC0	; 192
    11c4:	08 95       	ret

000011c6 <__fp_pscA>:
    11c6:	00 24       	eor	r0, r0
    11c8:	0a 94       	dec	r0
    11ca:	16 16       	cp	r1, r22
    11cc:	17 06       	cpc	r1, r23
    11ce:	18 06       	cpc	r1, r24
    11d0:	09 06       	cpc	r0, r25
    11d2:	08 95       	ret

000011d4 <__fp_pscB>:
    11d4:	00 24       	eor	r0, r0
    11d6:	0a 94       	dec	r0
    11d8:	12 16       	cp	r1, r18
    11da:	13 06       	cpc	r1, r19
    11dc:	14 06       	cpc	r1, r20
    11de:	05 06       	cpc	r0, r21
    11e0:	08 95       	ret

000011e2 <__fp_round>:
    11e2:	09 2e       	mov	r0, r25
    11e4:	03 94       	inc	r0
    11e6:	00 0c       	add	r0, r0
    11e8:	11 f4       	brne	.+4      	; 0x11ee <__fp_round+0xc>
    11ea:	88 23       	and	r24, r24
    11ec:	52 f0       	brmi	.+20     	; 0x1202 <__fp_round+0x20>
    11ee:	bb 0f       	add	r27, r27
    11f0:	40 f4       	brcc	.+16     	; 0x1202 <__fp_round+0x20>
    11f2:	bf 2b       	or	r27, r31
    11f4:	11 f4       	brne	.+4      	; 0x11fa <__fp_round+0x18>
    11f6:	60 ff       	sbrs	r22, 0
    11f8:	04 c0       	rjmp	.+8      	; 0x1202 <__fp_round+0x20>
    11fa:	6f 5f       	subi	r22, 0xFF	; 255
    11fc:	7f 4f       	sbci	r23, 0xFF	; 255
    11fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1200:	9f 4f       	sbci	r25, 0xFF	; 255
    1202:	08 95       	ret

00001204 <__fp_split3>:
    1204:	57 fd       	sbrc	r21, 7
    1206:	90 58       	subi	r25, 0x80	; 128
    1208:	44 0f       	add	r20, r20
    120a:	55 1f       	adc	r21, r21
    120c:	59 f0       	breq	.+22     	; 0x1224 <__fp_splitA+0x10>
    120e:	5f 3f       	cpi	r21, 0xFF	; 255
    1210:	71 f0       	breq	.+28     	; 0x122e <__fp_splitA+0x1a>
    1212:	47 95       	ror	r20

00001214 <__fp_splitA>:
    1214:	88 0f       	add	r24, r24
    1216:	97 fb       	bst	r25, 7
    1218:	99 1f       	adc	r25, r25
    121a:	61 f0       	breq	.+24     	; 0x1234 <__fp_splitA+0x20>
    121c:	9f 3f       	cpi	r25, 0xFF	; 255
    121e:	79 f0       	breq	.+30     	; 0x123e <__fp_splitA+0x2a>
    1220:	87 95       	ror	r24
    1222:	08 95       	ret
    1224:	12 16       	cp	r1, r18
    1226:	13 06       	cpc	r1, r19
    1228:	14 06       	cpc	r1, r20
    122a:	55 1f       	adc	r21, r21
    122c:	f2 cf       	rjmp	.-28     	; 0x1212 <__fp_split3+0xe>
    122e:	46 95       	lsr	r20
    1230:	f1 df       	rcall	.-30     	; 0x1214 <__fp_splitA>
    1232:	08 c0       	rjmp	.+16     	; 0x1244 <__fp_splitA+0x30>
    1234:	16 16       	cp	r1, r22
    1236:	17 06       	cpc	r1, r23
    1238:	18 06       	cpc	r1, r24
    123a:	99 1f       	adc	r25, r25
    123c:	f1 cf       	rjmp	.-30     	; 0x1220 <__fp_splitA+0xc>
    123e:	86 95       	lsr	r24
    1240:	71 05       	cpc	r23, r1
    1242:	61 05       	cpc	r22, r1
    1244:	08 94       	sec
    1246:	08 95       	ret

00001248 <__fp_zero>:
    1248:	e8 94       	clt

0000124a <__fp_szero>:
    124a:	bb 27       	eor	r27, r27
    124c:	66 27       	eor	r22, r22
    124e:	77 27       	eor	r23, r23
    1250:	cb 01       	movw	r24, r22
    1252:	97 f9       	bld	r25, 7
    1254:	08 95       	ret

00001256 <__mulsf3>:
    1256:	0b d0       	rcall	.+22     	; 0x126e <__mulsf3x>
    1258:	c4 cf       	rjmp	.-120    	; 0x11e2 <__fp_round>
    125a:	b5 df       	rcall	.-150    	; 0x11c6 <__fp_pscA>
    125c:	28 f0       	brcs	.+10     	; 0x1268 <__mulsf3+0x12>
    125e:	ba df       	rcall	.-140    	; 0x11d4 <__fp_pscB>
    1260:	18 f0       	brcs	.+6      	; 0x1268 <__mulsf3+0x12>
    1262:	95 23       	and	r25, r21
    1264:	09 f0       	breq	.+2      	; 0x1268 <__mulsf3+0x12>
    1266:	a6 cf       	rjmp	.-180    	; 0x11b4 <__fp_inf>
    1268:	ab cf       	rjmp	.-170    	; 0x11c0 <__fp_nan>
    126a:	11 24       	eor	r1, r1
    126c:	ee cf       	rjmp	.-36     	; 0x124a <__fp_szero>

0000126e <__mulsf3x>:
    126e:	ca df       	rcall	.-108    	; 0x1204 <__fp_split3>
    1270:	a0 f3       	brcs	.-24     	; 0x125a <__mulsf3+0x4>

00001272 <__mulsf3_pse>:
    1272:	95 9f       	mul	r25, r21
    1274:	d1 f3       	breq	.-12     	; 0x126a <__mulsf3+0x14>
    1276:	95 0f       	add	r25, r21
    1278:	50 e0       	ldi	r21, 0x00	; 0
    127a:	55 1f       	adc	r21, r21
    127c:	62 9f       	mul	r22, r18
    127e:	f0 01       	movw	r30, r0
    1280:	72 9f       	mul	r23, r18
    1282:	bb 27       	eor	r27, r27
    1284:	f0 0d       	add	r31, r0
    1286:	b1 1d       	adc	r27, r1
    1288:	63 9f       	mul	r22, r19
    128a:	aa 27       	eor	r26, r26
    128c:	f0 0d       	add	r31, r0
    128e:	b1 1d       	adc	r27, r1
    1290:	aa 1f       	adc	r26, r26
    1292:	64 9f       	mul	r22, r20
    1294:	66 27       	eor	r22, r22
    1296:	b0 0d       	add	r27, r0
    1298:	a1 1d       	adc	r26, r1
    129a:	66 1f       	adc	r22, r22
    129c:	82 9f       	mul	r24, r18
    129e:	22 27       	eor	r18, r18
    12a0:	b0 0d       	add	r27, r0
    12a2:	a1 1d       	adc	r26, r1
    12a4:	62 1f       	adc	r22, r18
    12a6:	73 9f       	mul	r23, r19
    12a8:	b0 0d       	add	r27, r0
    12aa:	a1 1d       	adc	r26, r1
    12ac:	62 1f       	adc	r22, r18
    12ae:	83 9f       	mul	r24, r19
    12b0:	a0 0d       	add	r26, r0
    12b2:	61 1d       	adc	r22, r1
    12b4:	22 1f       	adc	r18, r18
    12b6:	74 9f       	mul	r23, r20
    12b8:	33 27       	eor	r19, r19
    12ba:	a0 0d       	add	r26, r0
    12bc:	61 1d       	adc	r22, r1
    12be:	23 1f       	adc	r18, r19
    12c0:	84 9f       	mul	r24, r20
    12c2:	60 0d       	add	r22, r0
    12c4:	21 1d       	adc	r18, r1
    12c6:	82 2f       	mov	r24, r18
    12c8:	76 2f       	mov	r23, r22
    12ca:	6a 2f       	mov	r22, r26
    12cc:	11 24       	eor	r1, r1
    12ce:	9f 57       	subi	r25, 0x7F	; 127
    12d0:	50 40       	sbci	r21, 0x00	; 0
    12d2:	8a f0       	brmi	.+34     	; 0x12f6 <__mulsf3_pse+0x84>
    12d4:	e1 f0       	breq	.+56     	; 0x130e <__mulsf3_pse+0x9c>
    12d6:	88 23       	and	r24, r24
    12d8:	4a f0       	brmi	.+18     	; 0x12ec <__mulsf3_pse+0x7a>
    12da:	ee 0f       	add	r30, r30
    12dc:	ff 1f       	adc	r31, r31
    12de:	bb 1f       	adc	r27, r27
    12e0:	66 1f       	adc	r22, r22
    12e2:	77 1f       	adc	r23, r23
    12e4:	88 1f       	adc	r24, r24
    12e6:	91 50       	subi	r25, 0x01	; 1
    12e8:	50 40       	sbci	r21, 0x00	; 0
    12ea:	a9 f7       	brne	.-22     	; 0x12d6 <__mulsf3_pse+0x64>
    12ec:	9e 3f       	cpi	r25, 0xFE	; 254
    12ee:	51 05       	cpc	r21, r1
    12f0:	70 f0       	brcs	.+28     	; 0x130e <__mulsf3_pse+0x9c>
    12f2:	60 cf       	rjmp	.-320    	; 0x11b4 <__fp_inf>
    12f4:	aa cf       	rjmp	.-172    	; 0x124a <__fp_szero>
    12f6:	5f 3f       	cpi	r21, 0xFF	; 255
    12f8:	ec f3       	brlt	.-6      	; 0x12f4 <__mulsf3_pse+0x82>
    12fa:	98 3e       	cpi	r25, 0xE8	; 232
    12fc:	dc f3       	brlt	.-10     	; 0x12f4 <__mulsf3_pse+0x82>
    12fe:	86 95       	lsr	r24
    1300:	77 95       	ror	r23
    1302:	67 95       	ror	r22
    1304:	b7 95       	ror	r27
    1306:	f7 95       	ror	r31
    1308:	e7 95       	ror	r30
    130a:	9f 5f       	subi	r25, 0xFF	; 255
    130c:	c1 f7       	brne	.-16     	; 0x12fe <__mulsf3_pse+0x8c>
    130e:	fe 2b       	or	r31, r30
    1310:	88 0f       	add	r24, r24
    1312:	91 1d       	adc	r25, r1
    1314:	96 95       	lsr	r25
    1316:	87 95       	ror	r24
    1318:	97 f9       	bld	r25, 7
    131a:	08 95       	ret

0000131c <vfprintf>:
    131c:	2f 92       	push	r2
    131e:	3f 92       	push	r3
    1320:	4f 92       	push	r4
    1322:	5f 92       	push	r5
    1324:	6f 92       	push	r6
    1326:	7f 92       	push	r7
    1328:	8f 92       	push	r8
    132a:	9f 92       	push	r9
    132c:	af 92       	push	r10
    132e:	bf 92       	push	r11
    1330:	cf 92       	push	r12
    1332:	df 92       	push	r13
    1334:	ef 92       	push	r14
    1336:	ff 92       	push	r15
    1338:	0f 93       	push	r16
    133a:	1f 93       	push	r17
    133c:	cf 93       	push	r28
    133e:	df 93       	push	r29
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
    1344:	60 97       	sbiw	r28, 0x10	; 16
    1346:	cd bf       	out	0x3d, r28	; 61
    1348:	de bf       	out	0x3e, r29	; 62
    134a:	7c 01       	movw	r14, r24
    134c:	1b 01       	movw	r2, r22
    134e:	6a 01       	movw	r12, r20
    1350:	fc 01       	movw	r30, r24
    1352:	16 82       	std	Z+6, r1	; 0x06
    1354:	17 82       	std	Z+7, r1	; 0x07
    1356:	83 81       	ldd	r24, Z+3	; 0x03
    1358:	81 ff       	sbrs	r24, 1
    135a:	2a c3       	rjmp	.+1620   	; 0x19b0 <vfprintf+0x694>
    135c:	9e 01       	movw	r18, r28
    135e:	2f 5f       	subi	r18, 0xFF	; 255
    1360:	3f 4f       	sbci	r19, 0xFF	; 255
    1362:	39 01       	movw	r6, r18
    1364:	f7 01       	movw	r30, r14
    1366:	93 81       	ldd	r25, Z+3	; 0x03
    1368:	f1 01       	movw	r30, r2
    136a:	93 fd       	sbrc	r25, 3
    136c:	85 91       	lpm	r24, Z+
    136e:	93 ff       	sbrs	r25, 3
    1370:	81 91       	ld	r24, Z+
    1372:	1f 01       	movw	r2, r30
    1374:	88 23       	and	r24, r24
    1376:	09 f4       	brne	.+2      	; 0x137a <vfprintf+0x5e>
    1378:	17 c3       	rjmp	.+1582   	; 0x19a8 <vfprintf+0x68c>
    137a:	85 32       	cpi	r24, 0x25	; 37
    137c:	39 f4       	brne	.+14     	; 0x138c <vfprintf+0x70>
    137e:	93 fd       	sbrc	r25, 3
    1380:	85 91       	lpm	r24, Z+
    1382:	93 ff       	sbrs	r25, 3
    1384:	81 91       	ld	r24, Z+
    1386:	1f 01       	movw	r2, r30
    1388:	85 32       	cpi	r24, 0x25	; 37
    138a:	31 f4       	brne	.+12     	; 0x1398 <vfprintf+0x7c>
    138c:	b7 01       	movw	r22, r14
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	a2 d4       	rcall	.+2372   	; 0x1cd6 <fputc>
    1392:	56 01       	movw	r10, r12
    1394:	65 01       	movw	r12, r10
    1396:	e6 cf       	rjmp	.-52     	; 0x1364 <vfprintf+0x48>
    1398:	10 e0       	ldi	r17, 0x00	; 0
    139a:	51 2c       	mov	r5, r1
    139c:	91 2c       	mov	r9, r1
    139e:	ff e1       	ldi	r31, 0x1F	; 31
    13a0:	f9 15       	cp	r31, r9
    13a2:	d8 f0       	brcs	.+54     	; 0x13da <vfprintf+0xbe>
    13a4:	8b 32       	cpi	r24, 0x2B	; 43
    13a6:	79 f0       	breq	.+30     	; 0x13c6 <vfprintf+0xaa>
    13a8:	38 f4       	brcc	.+14     	; 0x13b8 <vfprintf+0x9c>
    13aa:	80 32       	cpi	r24, 0x20	; 32
    13ac:	79 f0       	breq	.+30     	; 0x13cc <vfprintf+0xb0>
    13ae:	83 32       	cpi	r24, 0x23	; 35
    13b0:	a1 f4       	brne	.+40     	; 0x13da <vfprintf+0xbe>
    13b2:	f9 2d       	mov	r31, r9
    13b4:	f0 61       	ori	r31, 0x10	; 16
    13b6:	2e c0       	rjmp	.+92     	; 0x1414 <vfprintf+0xf8>
    13b8:	8d 32       	cpi	r24, 0x2D	; 45
    13ba:	61 f0       	breq	.+24     	; 0x13d4 <vfprintf+0xb8>
    13bc:	80 33       	cpi	r24, 0x30	; 48
    13be:	69 f4       	brne	.+26     	; 0x13da <vfprintf+0xbe>
    13c0:	29 2d       	mov	r18, r9
    13c2:	21 60       	ori	r18, 0x01	; 1
    13c4:	2d c0       	rjmp	.+90     	; 0x1420 <vfprintf+0x104>
    13c6:	39 2d       	mov	r19, r9
    13c8:	32 60       	ori	r19, 0x02	; 2
    13ca:	93 2e       	mov	r9, r19
    13cc:	89 2d       	mov	r24, r9
    13ce:	84 60       	ori	r24, 0x04	; 4
    13d0:	98 2e       	mov	r9, r24
    13d2:	2a c0       	rjmp	.+84     	; 0x1428 <vfprintf+0x10c>
    13d4:	e9 2d       	mov	r30, r9
    13d6:	e8 60       	ori	r30, 0x08	; 8
    13d8:	15 c0       	rjmp	.+42     	; 0x1404 <vfprintf+0xe8>
    13da:	97 fc       	sbrc	r9, 7
    13dc:	2d c0       	rjmp	.+90     	; 0x1438 <vfprintf+0x11c>
    13de:	20 ed       	ldi	r18, 0xD0	; 208
    13e0:	28 0f       	add	r18, r24
    13e2:	2a 30       	cpi	r18, 0x0A	; 10
    13e4:	88 f4       	brcc	.+34     	; 0x1408 <vfprintf+0xec>
    13e6:	96 fe       	sbrs	r9, 6
    13e8:	06 c0       	rjmp	.+12     	; 0x13f6 <vfprintf+0xda>
    13ea:	3a e0       	ldi	r19, 0x0A	; 10
    13ec:	13 9f       	mul	r17, r19
    13ee:	20 0d       	add	r18, r0
    13f0:	11 24       	eor	r1, r1
    13f2:	12 2f       	mov	r17, r18
    13f4:	19 c0       	rjmp	.+50     	; 0x1428 <vfprintf+0x10c>
    13f6:	8a e0       	ldi	r24, 0x0A	; 10
    13f8:	58 9e       	mul	r5, r24
    13fa:	20 0d       	add	r18, r0
    13fc:	11 24       	eor	r1, r1
    13fe:	52 2e       	mov	r5, r18
    1400:	e9 2d       	mov	r30, r9
    1402:	e0 62       	ori	r30, 0x20	; 32
    1404:	9e 2e       	mov	r9, r30
    1406:	10 c0       	rjmp	.+32     	; 0x1428 <vfprintf+0x10c>
    1408:	8e 32       	cpi	r24, 0x2E	; 46
    140a:	31 f4       	brne	.+12     	; 0x1418 <vfprintf+0xfc>
    140c:	96 fc       	sbrc	r9, 6
    140e:	cc c2       	rjmp	.+1432   	; 0x19a8 <vfprintf+0x68c>
    1410:	f9 2d       	mov	r31, r9
    1412:	f0 64       	ori	r31, 0x40	; 64
    1414:	9f 2e       	mov	r9, r31
    1416:	08 c0       	rjmp	.+16     	; 0x1428 <vfprintf+0x10c>
    1418:	8c 36       	cpi	r24, 0x6C	; 108
    141a:	21 f4       	brne	.+8      	; 0x1424 <vfprintf+0x108>
    141c:	29 2d       	mov	r18, r9
    141e:	20 68       	ori	r18, 0x80	; 128
    1420:	92 2e       	mov	r9, r18
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <vfprintf+0x10c>
    1424:	88 36       	cpi	r24, 0x68	; 104
    1426:	41 f4       	brne	.+16     	; 0x1438 <vfprintf+0x11c>
    1428:	f1 01       	movw	r30, r2
    142a:	93 fd       	sbrc	r25, 3
    142c:	85 91       	lpm	r24, Z+
    142e:	93 ff       	sbrs	r25, 3
    1430:	81 91       	ld	r24, Z+
    1432:	1f 01       	movw	r2, r30
    1434:	81 11       	cpse	r24, r1
    1436:	b3 cf       	rjmp	.-154    	; 0x139e <vfprintf+0x82>
    1438:	9b eb       	ldi	r25, 0xBB	; 187
    143a:	98 0f       	add	r25, r24
    143c:	93 30       	cpi	r25, 0x03	; 3
    143e:	20 f4       	brcc	.+8      	; 0x1448 <vfprintf+0x12c>
    1440:	99 2d       	mov	r25, r9
    1442:	90 61       	ori	r25, 0x10	; 16
    1444:	80 5e       	subi	r24, 0xE0	; 224
    1446:	07 c0       	rjmp	.+14     	; 0x1456 <vfprintf+0x13a>
    1448:	9b e9       	ldi	r25, 0x9B	; 155
    144a:	98 0f       	add	r25, r24
    144c:	93 30       	cpi	r25, 0x03	; 3
    144e:	08 f0       	brcs	.+2      	; 0x1452 <vfprintf+0x136>
    1450:	59 c1       	rjmp	.+690    	; 0x1704 <vfprintf+0x3e8>
    1452:	99 2d       	mov	r25, r9
    1454:	9f 7e       	andi	r25, 0xEF	; 239
    1456:	96 ff       	sbrs	r25, 6
    1458:	16 e0       	ldi	r17, 0x06	; 6
    145a:	9f 73       	andi	r25, 0x3F	; 63
    145c:	99 2e       	mov	r9, r25
    145e:	85 36       	cpi	r24, 0x65	; 101
    1460:	19 f4       	brne	.+6      	; 0x1468 <vfprintf+0x14c>
    1462:	90 64       	ori	r25, 0x40	; 64
    1464:	99 2e       	mov	r9, r25
    1466:	08 c0       	rjmp	.+16     	; 0x1478 <vfprintf+0x15c>
    1468:	86 36       	cpi	r24, 0x66	; 102
    146a:	21 f4       	brne	.+8      	; 0x1474 <vfprintf+0x158>
    146c:	39 2f       	mov	r19, r25
    146e:	30 68       	ori	r19, 0x80	; 128
    1470:	93 2e       	mov	r9, r19
    1472:	02 c0       	rjmp	.+4      	; 0x1478 <vfprintf+0x15c>
    1474:	11 11       	cpse	r17, r1
    1476:	11 50       	subi	r17, 0x01	; 1
    1478:	97 fe       	sbrs	r9, 7
    147a:	07 c0       	rjmp	.+14     	; 0x148a <vfprintf+0x16e>
    147c:	1c 33       	cpi	r17, 0x3C	; 60
    147e:	50 f4       	brcc	.+20     	; 0x1494 <vfprintf+0x178>
    1480:	44 24       	eor	r4, r4
    1482:	43 94       	inc	r4
    1484:	41 0e       	add	r4, r17
    1486:	27 e0       	ldi	r18, 0x07	; 7
    1488:	0b c0       	rjmp	.+22     	; 0x14a0 <vfprintf+0x184>
    148a:	18 30       	cpi	r17, 0x08	; 8
    148c:	38 f0       	brcs	.+14     	; 0x149c <vfprintf+0x180>
    148e:	27 e0       	ldi	r18, 0x07	; 7
    1490:	17 e0       	ldi	r17, 0x07	; 7
    1492:	05 c0       	rjmp	.+10     	; 0x149e <vfprintf+0x182>
    1494:	27 e0       	ldi	r18, 0x07	; 7
    1496:	9c e3       	ldi	r25, 0x3C	; 60
    1498:	49 2e       	mov	r4, r25
    149a:	02 c0       	rjmp	.+4      	; 0x14a0 <vfprintf+0x184>
    149c:	21 2f       	mov	r18, r17
    149e:	41 2c       	mov	r4, r1
    14a0:	56 01       	movw	r10, r12
    14a2:	84 e0       	ldi	r24, 0x04	; 4
    14a4:	a8 0e       	add	r10, r24
    14a6:	b1 1c       	adc	r11, r1
    14a8:	f6 01       	movw	r30, r12
    14aa:	60 81       	ld	r22, Z
    14ac:	71 81       	ldd	r23, Z+1	; 0x01
    14ae:	82 81       	ldd	r24, Z+2	; 0x02
    14b0:	93 81       	ldd	r25, Z+3	; 0x03
    14b2:	04 2d       	mov	r16, r4
    14b4:	a3 01       	movw	r20, r6
    14b6:	d7 d2       	rcall	.+1454   	; 0x1a66 <__ftoa_engine>
    14b8:	6c 01       	movw	r12, r24
    14ba:	f9 81       	ldd	r31, Y+1	; 0x01
    14bc:	fc 87       	std	Y+12, r31	; 0x0c
    14be:	f0 ff       	sbrs	r31, 0
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <vfprintf+0x1aa>
    14c2:	f3 ff       	sbrs	r31, 3
    14c4:	06 c0       	rjmp	.+12     	; 0x14d2 <vfprintf+0x1b6>
    14c6:	91 fc       	sbrc	r9, 1
    14c8:	06 c0       	rjmp	.+12     	; 0x14d6 <vfprintf+0x1ba>
    14ca:	92 fe       	sbrs	r9, 2
    14cc:	06 c0       	rjmp	.+12     	; 0x14da <vfprintf+0x1be>
    14ce:	00 e2       	ldi	r16, 0x20	; 32
    14d0:	05 c0       	rjmp	.+10     	; 0x14dc <vfprintf+0x1c0>
    14d2:	0d e2       	ldi	r16, 0x2D	; 45
    14d4:	03 c0       	rjmp	.+6      	; 0x14dc <vfprintf+0x1c0>
    14d6:	0b e2       	ldi	r16, 0x2B	; 43
    14d8:	01 c0       	rjmp	.+2      	; 0x14dc <vfprintf+0x1c0>
    14da:	00 e0       	ldi	r16, 0x00	; 0
    14dc:	8c 85       	ldd	r24, Y+12	; 0x0c
    14de:	8c 70       	andi	r24, 0x0C	; 12
    14e0:	19 f0       	breq	.+6      	; 0x14e8 <vfprintf+0x1cc>
    14e2:	01 11       	cpse	r16, r1
    14e4:	43 c2       	rjmp	.+1158   	; 0x196c <vfprintf+0x650>
    14e6:	80 c2       	rjmp	.+1280   	; 0x19e8 <vfprintf+0x6cc>
    14e8:	97 fe       	sbrs	r9, 7
    14ea:	10 c0       	rjmp	.+32     	; 0x150c <vfprintf+0x1f0>
    14ec:	4c 0c       	add	r4, r12
    14ee:	fc 85       	ldd	r31, Y+12	; 0x0c
    14f0:	f4 ff       	sbrs	r31, 4
    14f2:	04 c0       	rjmp	.+8      	; 0x14fc <vfprintf+0x1e0>
    14f4:	8a 81       	ldd	r24, Y+2	; 0x02
    14f6:	81 33       	cpi	r24, 0x31	; 49
    14f8:	09 f4       	brne	.+2      	; 0x14fc <vfprintf+0x1e0>
    14fa:	4a 94       	dec	r4
    14fc:	14 14       	cp	r1, r4
    14fe:	74 f5       	brge	.+92     	; 0x155c <vfprintf+0x240>
    1500:	28 e0       	ldi	r18, 0x08	; 8
    1502:	24 15       	cp	r18, r4
    1504:	78 f5       	brcc	.+94     	; 0x1564 <vfprintf+0x248>
    1506:	88 e0       	ldi	r24, 0x08	; 8
    1508:	48 2e       	mov	r4, r24
    150a:	2c c0       	rjmp	.+88     	; 0x1564 <vfprintf+0x248>
    150c:	96 fc       	sbrc	r9, 6
    150e:	2a c0       	rjmp	.+84     	; 0x1564 <vfprintf+0x248>
    1510:	81 2f       	mov	r24, r17
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	8c 15       	cp	r24, r12
    1516:	9d 05       	cpc	r25, r13
    1518:	9c f0       	brlt	.+38     	; 0x1540 <vfprintf+0x224>
    151a:	3c ef       	ldi	r19, 0xFC	; 252
    151c:	c3 16       	cp	r12, r19
    151e:	3f ef       	ldi	r19, 0xFF	; 255
    1520:	d3 06       	cpc	r13, r19
    1522:	74 f0       	brlt	.+28     	; 0x1540 <vfprintf+0x224>
    1524:	89 2d       	mov	r24, r9
    1526:	80 68       	ori	r24, 0x80	; 128
    1528:	98 2e       	mov	r9, r24
    152a:	0a c0       	rjmp	.+20     	; 0x1540 <vfprintf+0x224>
    152c:	e2 e0       	ldi	r30, 0x02	; 2
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	ec 0f       	add	r30, r28
    1532:	fd 1f       	adc	r31, r29
    1534:	e1 0f       	add	r30, r17
    1536:	f1 1d       	adc	r31, r1
    1538:	80 81       	ld	r24, Z
    153a:	80 33       	cpi	r24, 0x30	; 48
    153c:	19 f4       	brne	.+6      	; 0x1544 <vfprintf+0x228>
    153e:	11 50       	subi	r17, 0x01	; 1
    1540:	11 11       	cpse	r17, r1
    1542:	f4 cf       	rjmp	.-24     	; 0x152c <vfprintf+0x210>
    1544:	97 fe       	sbrs	r9, 7
    1546:	0e c0       	rjmp	.+28     	; 0x1564 <vfprintf+0x248>
    1548:	44 24       	eor	r4, r4
    154a:	43 94       	inc	r4
    154c:	41 0e       	add	r4, r17
    154e:	81 2f       	mov	r24, r17
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	c8 16       	cp	r12, r24
    1554:	d9 06       	cpc	r13, r25
    1556:	2c f4       	brge	.+10     	; 0x1562 <vfprintf+0x246>
    1558:	1c 19       	sub	r17, r12
    155a:	04 c0       	rjmp	.+8      	; 0x1564 <vfprintf+0x248>
    155c:	44 24       	eor	r4, r4
    155e:	43 94       	inc	r4
    1560:	01 c0       	rjmp	.+2      	; 0x1564 <vfprintf+0x248>
    1562:	10 e0       	ldi	r17, 0x00	; 0
    1564:	97 fe       	sbrs	r9, 7
    1566:	06 c0       	rjmp	.+12     	; 0x1574 <vfprintf+0x258>
    1568:	1c 14       	cp	r1, r12
    156a:	1d 04       	cpc	r1, r13
    156c:	34 f4       	brge	.+12     	; 0x157a <vfprintf+0x25e>
    156e:	c6 01       	movw	r24, r12
    1570:	01 96       	adiw	r24, 0x01	; 1
    1572:	05 c0       	rjmp	.+10     	; 0x157e <vfprintf+0x262>
    1574:	85 e0       	ldi	r24, 0x05	; 5
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	02 c0       	rjmp	.+4      	; 0x157e <vfprintf+0x262>
    157a:	81 e0       	ldi	r24, 0x01	; 1
    157c:	90 e0       	ldi	r25, 0x00	; 0
    157e:	01 11       	cpse	r16, r1
    1580:	01 96       	adiw	r24, 0x01	; 1
    1582:	11 23       	and	r17, r17
    1584:	31 f0       	breq	.+12     	; 0x1592 <vfprintf+0x276>
    1586:	21 2f       	mov	r18, r17
    1588:	30 e0       	ldi	r19, 0x00	; 0
    158a:	2f 5f       	subi	r18, 0xFF	; 255
    158c:	3f 4f       	sbci	r19, 0xFF	; 255
    158e:	82 0f       	add	r24, r18
    1590:	93 1f       	adc	r25, r19
    1592:	25 2d       	mov	r18, r5
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	82 17       	cp	r24, r18
    1598:	93 07       	cpc	r25, r19
    159a:	14 f4       	brge	.+4      	; 0x15a0 <vfprintf+0x284>
    159c:	58 1a       	sub	r5, r24
    159e:	01 c0       	rjmp	.+2      	; 0x15a2 <vfprintf+0x286>
    15a0:	51 2c       	mov	r5, r1
    15a2:	89 2d       	mov	r24, r9
    15a4:	89 70       	andi	r24, 0x09	; 9
    15a6:	41 f4       	brne	.+16     	; 0x15b8 <vfprintf+0x29c>
    15a8:	55 20       	and	r5, r5
    15aa:	31 f0       	breq	.+12     	; 0x15b8 <vfprintf+0x29c>
    15ac:	b7 01       	movw	r22, r14
    15ae:	80 e2       	ldi	r24, 0x20	; 32
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	91 d3       	rcall	.+1826   	; 0x1cd6 <fputc>
    15b4:	5a 94       	dec	r5
    15b6:	f8 cf       	rjmp	.-16     	; 0x15a8 <vfprintf+0x28c>
    15b8:	00 23       	and	r16, r16
    15ba:	21 f0       	breq	.+8      	; 0x15c4 <vfprintf+0x2a8>
    15bc:	b7 01       	movw	r22, r14
    15be:	80 2f       	mov	r24, r16
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	89 d3       	rcall	.+1810   	; 0x1cd6 <fputc>
    15c4:	93 fc       	sbrc	r9, 3
    15c6:	08 c0       	rjmp	.+16     	; 0x15d8 <vfprintf+0x2bc>
    15c8:	55 20       	and	r5, r5
    15ca:	31 f0       	breq	.+12     	; 0x15d8 <vfprintf+0x2bc>
    15cc:	b7 01       	movw	r22, r14
    15ce:	80 e3       	ldi	r24, 0x30	; 48
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	81 d3       	rcall	.+1794   	; 0x1cd6 <fputc>
    15d4:	5a 94       	dec	r5
    15d6:	f8 cf       	rjmp	.-16     	; 0x15c8 <vfprintf+0x2ac>
    15d8:	97 fe       	sbrs	r9, 7
    15da:	4a c0       	rjmp	.+148    	; 0x1670 <vfprintf+0x354>
    15dc:	46 01       	movw	r8, r12
    15de:	d7 fe       	sbrs	r13, 7
    15e0:	02 c0       	rjmp	.+4      	; 0x15e6 <vfprintf+0x2ca>
    15e2:	81 2c       	mov	r8, r1
    15e4:	91 2c       	mov	r9, r1
    15e6:	c6 01       	movw	r24, r12
    15e8:	88 19       	sub	r24, r8
    15ea:	99 09       	sbc	r25, r9
    15ec:	f3 01       	movw	r30, r6
    15ee:	e8 0f       	add	r30, r24
    15f0:	f9 1f       	adc	r31, r25
    15f2:	ed 87       	std	Y+13, r30	; 0x0d
    15f4:	fe 87       	std	Y+14, r31	; 0x0e
    15f6:	96 01       	movw	r18, r12
    15f8:	24 19       	sub	r18, r4
    15fa:	31 09       	sbc	r19, r1
    15fc:	2f 87       	std	Y+15, r18	; 0x0f
    15fe:	38 8b       	std	Y+16, r19	; 0x10
    1600:	01 2f       	mov	r16, r17
    1602:	10 e0       	ldi	r17, 0x00	; 0
    1604:	11 95       	neg	r17
    1606:	01 95       	neg	r16
    1608:	11 09       	sbc	r17, r1
    160a:	3f ef       	ldi	r19, 0xFF	; 255
    160c:	83 16       	cp	r8, r19
    160e:	93 06       	cpc	r9, r19
    1610:	21 f4       	brne	.+8      	; 0x161a <vfprintf+0x2fe>
    1612:	b7 01       	movw	r22, r14
    1614:	8e e2       	ldi	r24, 0x2E	; 46
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	5e d3       	rcall	.+1724   	; 0x1cd6 <fputc>
    161a:	c8 14       	cp	r12, r8
    161c:	d9 04       	cpc	r13, r9
    161e:	4c f0       	brlt	.+18     	; 0x1632 <vfprintf+0x316>
    1620:	8f 85       	ldd	r24, Y+15	; 0x0f
    1622:	98 89       	ldd	r25, Y+16	; 0x10
    1624:	88 15       	cp	r24, r8
    1626:	99 05       	cpc	r25, r9
    1628:	24 f4       	brge	.+8      	; 0x1632 <vfprintf+0x316>
    162a:	ed 85       	ldd	r30, Y+13	; 0x0d
    162c:	fe 85       	ldd	r31, Y+14	; 0x0e
    162e:	81 81       	ldd	r24, Z+1	; 0x01
    1630:	01 c0       	rjmp	.+2      	; 0x1634 <vfprintf+0x318>
    1632:	80 e3       	ldi	r24, 0x30	; 48
    1634:	f1 e0       	ldi	r31, 0x01	; 1
    1636:	8f 1a       	sub	r8, r31
    1638:	91 08       	sbc	r9, r1
    163a:	2d 85       	ldd	r18, Y+13	; 0x0d
    163c:	3e 85       	ldd	r19, Y+14	; 0x0e
    163e:	2f 5f       	subi	r18, 0xFF	; 255
    1640:	3f 4f       	sbci	r19, 0xFF	; 255
    1642:	2d 87       	std	Y+13, r18	; 0x0d
    1644:	3e 87       	std	Y+14, r19	; 0x0e
    1646:	80 16       	cp	r8, r16
    1648:	91 06       	cpc	r9, r17
    164a:	24 f0       	brlt	.+8      	; 0x1654 <vfprintf+0x338>
    164c:	b7 01       	movw	r22, r14
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	42 d3       	rcall	.+1668   	; 0x1cd6 <fputc>
    1652:	db cf       	rjmp	.-74     	; 0x160a <vfprintf+0x2ee>
    1654:	c8 14       	cp	r12, r8
    1656:	d9 04       	cpc	r13, r9
    1658:	41 f4       	brne	.+16     	; 0x166a <vfprintf+0x34e>
    165a:	9a 81       	ldd	r25, Y+2	; 0x02
    165c:	96 33       	cpi	r25, 0x36	; 54
    165e:	20 f4       	brcc	.+8      	; 0x1668 <vfprintf+0x34c>
    1660:	95 33       	cpi	r25, 0x35	; 53
    1662:	19 f4       	brne	.+6      	; 0x166a <vfprintf+0x34e>
    1664:	3c 85       	ldd	r19, Y+12	; 0x0c
    1666:	34 ff       	sbrs	r19, 4
    1668:	81 e3       	ldi	r24, 0x31	; 49
    166a:	b7 01       	movw	r22, r14
    166c:	90 e0       	ldi	r25, 0x00	; 0
    166e:	48 c0       	rjmp	.+144    	; 0x1700 <vfprintf+0x3e4>
    1670:	8a 81       	ldd	r24, Y+2	; 0x02
    1672:	81 33       	cpi	r24, 0x31	; 49
    1674:	19 f0       	breq	.+6      	; 0x167c <vfprintf+0x360>
    1676:	9c 85       	ldd	r25, Y+12	; 0x0c
    1678:	9f 7e       	andi	r25, 0xEF	; 239
    167a:	9c 87       	std	Y+12, r25	; 0x0c
    167c:	b7 01       	movw	r22, r14
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	2a d3       	rcall	.+1620   	; 0x1cd6 <fputc>
    1682:	11 11       	cpse	r17, r1
    1684:	05 c0       	rjmp	.+10     	; 0x1690 <vfprintf+0x374>
    1686:	94 fc       	sbrc	r9, 4
    1688:	16 c0       	rjmp	.+44     	; 0x16b6 <vfprintf+0x39a>
    168a:	85 e6       	ldi	r24, 0x65	; 101
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	15 c0       	rjmp	.+42     	; 0x16ba <vfprintf+0x39e>
    1690:	b7 01       	movw	r22, r14
    1692:	8e e2       	ldi	r24, 0x2E	; 46
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	1f d3       	rcall	.+1598   	; 0x1cd6 <fputc>
    1698:	1e 5f       	subi	r17, 0xFE	; 254
    169a:	82 e0       	ldi	r24, 0x02	; 2
    169c:	01 e0       	ldi	r16, 0x01	; 1
    169e:	08 0f       	add	r16, r24
    16a0:	f3 01       	movw	r30, r6
    16a2:	e8 0f       	add	r30, r24
    16a4:	f1 1d       	adc	r31, r1
    16a6:	80 81       	ld	r24, Z
    16a8:	b7 01       	movw	r22, r14
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	14 d3       	rcall	.+1576   	; 0x1cd6 <fputc>
    16ae:	80 2f       	mov	r24, r16
    16b0:	01 13       	cpse	r16, r17
    16b2:	f4 cf       	rjmp	.-24     	; 0x169c <vfprintf+0x380>
    16b4:	e8 cf       	rjmp	.-48     	; 0x1686 <vfprintf+0x36a>
    16b6:	85 e4       	ldi	r24, 0x45	; 69
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	b7 01       	movw	r22, r14
    16bc:	0c d3       	rcall	.+1560   	; 0x1cd6 <fputc>
    16be:	d7 fc       	sbrc	r13, 7
    16c0:	06 c0       	rjmp	.+12     	; 0x16ce <vfprintf+0x3b2>
    16c2:	c1 14       	cp	r12, r1
    16c4:	d1 04       	cpc	r13, r1
    16c6:	41 f4       	brne	.+16     	; 0x16d8 <vfprintf+0x3bc>
    16c8:	ec 85       	ldd	r30, Y+12	; 0x0c
    16ca:	e4 ff       	sbrs	r30, 4
    16cc:	05 c0       	rjmp	.+10     	; 0x16d8 <vfprintf+0x3bc>
    16ce:	d1 94       	neg	r13
    16d0:	c1 94       	neg	r12
    16d2:	d1 08       	sbc	r13, r1
    16d4:	8d e2       	ldi	r24, 0x2D	; 45
    16d6:	01 c0       	rjmp	.+2      	; 0x16da <vfprintf+0x3be>
    16d8:	8b e2       	ldi	r24, 0x2B	; 43
    16da:	b7 01       	movw	r22, r14
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	fb d2       	rcall	.+1526   	; 0x1cd6 <fputc>
    16e0:	80 e3       	ldi	r24, 0x30	; 48
    16e2:	2a e0       	ldi	r18, 0x0A	; 10
    16e4:	c2 16       	cp	r12, r18
    16e6:	d1 04       	cpc	r13, r1
    16e8:	2c f0       	brlt	.+10     	; 0x16f4 <vfprintf+0x3d8>
    16ea:	8f 5f       	subi	r24, 0xFF	; 255
    16ec:	fa e0       	ldi	r31, 0x0A	; 10
    16ee:	cf 1a       	sub	r12, r31
    16f0:	d1 08       	sbc	r13, r1
    16f2:	f7 cf       	rjmp	.-18     	; 0x16e2 <vfprintf+0x3c6>
    16f4:	b7 01       	movw	r22, r14
    16f6:	90 e0       	ldi	r25, 0x00	; 0
    16f8:	ee d2       	rcall	.+1500   	; 0x1cd6 <fputc>
    16fa:	b7 01       	movw	r22, r14
    16fc:	c6 01       	movw	r24, r12
    16fe:	c0 96       	adiw	r24, 0x30	; 48
    1700:	ea d2       	rcall	.+1492   	; 0x1cd6 <fputc>
    1702:	49 c1       	rjmp	.+658    	; 0x1996 <vfprintf+0x67a>
    1704:	83 36       	cpi	r24, 0x63	; 99
    1706:	31 f0       	breq	.+12     	; 0x1714 <vfprintf+0x3f8>
    1708:	83 37       	cpi	r24, 0x73	; 115
    170a:	79 f0       	breq	.+30     	; 0x172a <vfprintf+0x40e>
    170c:	83 35       	cpi	r24, 0x53	; 83
    170e:	09 f0       	breq	.+2      	; 0x1712 <vfprintf+0x3f6>
    1710:	52 c0       	rjmp	.+164    	; 0x17b6 <vfprintf+0x49a>
    1712:	1f c0       	rjmp	.+62     	; 0x1752 <vfprintf+0x436>
    1714:	56 01       	movw	r10, r12
    1716:	32 e0       	ldi	r19, 0x02	; 2
    1718:	a3 0e       	add	r10, r19
    171a:	b1 1c       	adc	r11, r1
    171c:	f6 01       	movw	r30, r12
    171e:	80 81       	ld	r24, Z
    1720:	89 83       	std	Y+1, r24	; 0x01
    1722:	01 e0       	ldi	r16, 0x01	; 1
    1724:	10 e0       	ldi	r17, 0x00	; 0
    1726:	63 01       	movw	r12, r6
    1728:	11 c0       	rjmp	.+34     	; 0x174c <vfprintf+0x430>
    172a:	56 01       	movw	r10, r12
    172c:	f2 e0       	ldi	r31, 0x02	; 2
    172e:	af 0e       	add	r10, r31
    1730:	b1 1c       	adc	r11, r1
    1732:	f6 01       	movw	r30, r12
    1734:	c0 80       	ld	r12, Z
    1736:	d1 80       	ldd	r13, Z+1	; 0x01
    1738:	96 fe       	sbrs	r9, 6
    173a:	03 c0       	rjmp	.+6      	; 0x1742 <vfprintf+0x426>
    173c:	61 2f       	mov	r22, r17
    173e:	70 e0       	ldi	r23, 0x00	; 0
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <vfprintf+0x42a>
    1742:	6f ef       	ldi	r22, 0xFF	; 255
    1744:	7f ef       	ldi	r23, 0xFF	; 255
    1746:	c6 01       	movw	r24, r12
    1748:	71 d2       	rcall	.+1250   	; 0x1c2c <strnlen>
    174a:	8c 01       	movw	r16, r24
    174c:	f9 2d       	mov	r31, r9
    174e:	ff 77       	andi	r31, 0x7F	; 127
    1750:	13 c0       	rjmp	.+38     	; 0x1778 <vfprintf+0x45c>
    1752:	56 01       	movw	r10, r12
    1754:	22 e0       	ldi	r18, 0x02	; 2
    1756:	a2 0e       	add	r10, r18
    1758:	b1 1c       	adc	r11, r1
    175a:	f6 01       	movw	r30, r12
    175c:	c0 80       	ld	r12, Z
    175e:	d1 80       	ldd	r13, Z+1	; 0x01
    1760:	96 fe       	sbrs	r9, 6
    1762:	03 c0       	rjmp	.+6      	; 0x176a <vfprintf+0x44e>
    1764:	61 2f       	mov	r22, r17
    1766:	70 e0       	ldi	r23, 0x00	; 0
    1768:	02 c0       	rjmp	.+4      	; 0x176e <vfprintf+0x452>
    176a:	6f ef       	ldi	r22, 0xFF	; 255
    176c:	7f ef       	ldi	r23, 0xFF	; 255
    176e:	c6 01       	movw	r24, r12
    1770:	52 d2       	rcall	.+1188   	; 0x1c16 <strnlen_P>
    1772:	8c 01       	movw	r16, r24
    1774:	f9 2d       	mov	r31, r9
    1776:	f0 68       	ori	r31, 0x80	; 128
    1778:	9f 2e       	mov	r9, r31
    177a:	f3 fd       	sbrc	r31, 3
    177c:	18 c0       	rjmp	.+48     	; 0x17ae <vfprintf+0x492>
    177e:	85 2d       	mov	r24, r5
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	08 17       	cp	r16, r24
    1784:	19 07       	cpc	r17, r25
    1786:	98 f4       	brcc	.+38     	; 0x17ae <vfprintf+0x492>
    1788:	b7 01       	movw	r22, r14
    178a:	80 e2       	ldi	r24, 0x20	; 32
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	a3 d2       	rcall	.+1350   	; 0x1cd6 <fputc>
    1790:	5a 94       	dec	r5
    1792:	f5 cf       	rjmp	.-22     	; 0x177e <vfprintf+0x462>
    1794:	f6 01       	movw	r30, r12
    1796:	97 fc       	sbrc	r9, 7
    1798:	85 91       	lpm	r24, Z+
    179a:	97 fe       	sbrs	r9, 7
    179c:	81 91       	ld	r24, Z+
    179e:	6f 01       	movw	r12, r30
    17a0:	b7 01       	movw	r22, r14
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	98 d2       	rcall	.+1328   	; 0x1cd6 <fputc>
    17a6:	51 10       	cpse	r5, r1
    17a8:	5a 94       	dec	r5
    17aa:	01 50       	subi	r16, 0x01	; 1
    17ac:	11 09       	sbc	r17, r1
    17ae:	01 15       	cp	r16, r1
    17b0:	11 05       	cpc	r17, r1
    17b2:	81 f7       	brne	.-32     	; 0x1794 <vfprintf+0x478>
    17b4:	f0 c0       	rjmp	.+480    	; 0x1996 <vfprintf+0x67a>
    17b6:	84 36       	cpi	r24, 0x64	; 100
    17b8:	11 f0       	breq	.+4      	; 0x17be <vfprintf+0x4a2>
    17ba:	89 36       	cpi	r24, 0x69	; 105
    17bc:	59 f5       	brne	.+86     	; 0x1814 <vfprintf+0x4f8>
    17be:	56 01       	movw	r10, r12
    17c0:	97 fe       	sbrs	r9, 7
    17c2:	09 c0       	rjmp	.+18     	; 0x17d6 <vfprintf+0x4ba>
    17c4:	24 e0       	ldi	r18, 0x04	; 4
    17c6:	a2 0e       	add	r10, r18
    17c8:	b1 1c       	adc	r11, r1
    17ca:	f6 01       	movw	r30, r12
    17cc:	60 81       	ld	r22, Z
    17ce:	71 81       	ldd	r23, Z+1	; 0x01
    17d0:	82 81       	ldd	r24, Z+2	; 0x02
    17d2:	93 81       	ldd	r25, Z+3	; 0x03
    17d4:	0a c0       	rjmp	.+20     	; 0x17ea <vfprintf+0x4ce>
    17d6:	f2 e0       	ldi	r31, 0x02	; 2
    17d8:	af 0e       	add	r10, r31
    17da:	b1 1c       	adc	r11, r1
    17dc:	f6 01       	movw	r30, r12
    17de:	60 81       	ld	r22, Z
    17e0:	71 81       	ldd	r23, Z+1	; 0x01
    17e2:	07 2e       	mov	r0, r23
    17e4:	00 0c       	add	r0, r0
    17e6:	88 0b       	sbc	r24, r24
    17e8:	99 0b       	sbc	r25, r25
    17ea:	f9 2d       	mov	r31, r9
    17ec:	ff 76       	andi	r31, 0x6F	; 111
    17ee:	9f 2e       	mov	r9, r31
    17f0:	97 ff       	sbrs	r25, 7
    17f2:	09 c0       	rjmp	.+18     	; 0x1806 <vfprintf+0x4ea>
    17f4:	90 95       	com	r25
    17f6:	80 95       	com	r24
    17f8:	70 95       	com	r23
    17fa:	61 95       	neg	r22
    17fc:	7f 4f       	sbci	r23, 0xFF	; 255
    17fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1800:	9f 4f       	sbci	r25, 0xFF	; 255
    1802:	f0 68       	ori	r31, 0x80	; 128
    1804:	9f 2e       	mov	r9, r31
    1806:	2a e0       	ldi	r18, 0x0A	; 10
    1808:	30 e0       	ldi	r19, 0x00	; 0
    180a:	a3 01       	movw	r20, r6
    180c:	b3 d2       	rcall	.+1382   	; 0x1d74 <__ultoa_invert>
    180e:	c8 2e       	mov	r12, r24
    1810:	c6 18       	sub	r12, r6
    1812:	3e c0       	rjmp	.+124    	; 0x1890 <vfprintf+0x574>
    1814:	09 2d       	mov	r16, r9
    1816:	85 37       	cpi	r24, 0x75	; 117
    1818:	21 f4       	brne	.+8      	; 0x1822 <vfprintf+0x506>
    181a:	0f 7e       	andi	r16, 0xEF	; 239
    181c:	2a e0       	ldi	r18, 0x0A	; 10
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	1d c0       	rjmp	.+58     	; 0x185c <vfprintf+0x540>
    1822:	09 7f       	andi	r16, 0xF9	; 249
    1824:	8f 36       	cpi	r24, 0x6F	; 111
    1826:	91 f0       	breq	.+36     	; 0x184c <vfprintf+0x530>
    1828:	18 f4       	brcc	.+6      	; 0x1830 <vfprintf+0x514>
    182a:	88 35       	cpi	r24, 0x58	; 88
    182c:	59 f0       	breq	.+22     	; 0x1844 <vfprintf+0x528>
    182e:	bc c0       	rjmp	.+376    	; 0x19a8 <vfprintf+0x68c>
    1830:	80 37       	cpi	r24, 0x70	; 112
    1832:	19 f0       	breq	.+6      	; 0x183a <vfprintf+0x51e>
    1834:	88 37       	cpi	r24, 0x78	; 120
    1836:	11 f0       	breq	.+4      	; 0x183c <vfprintf+0x520>
    1838:	b7 c0       	rjmp	.+366    	; 0x19a8 <vfprintf+0x68c>
    183a:	00 61       	ori	r16, 0x10	; 16
    183c:	04 ff       	sbrs	r16, 4
    183e:	09 c0       	rjmp	.+18     	; 0x1852 <vfprintf+0x536>
    1840:	04 60       	ori	r16, 0x04	; 4
    1842:	07 c0       	rjmp	.+14     	; 0x1852 <vfprintf+0x536>
    1844:	94 fe       	sbrs	r9, 4
    1846:	08 c0       	rjmp	.+16     	; 0x1858 <vfprintf+0x53c>
    1848:	06 60       	ori	r16, 0x06	; 6
    184a:	06 c0       	rjmp	.+12     	; 0x1858 <vfprintf+0x53c>
    184c:	28 e0       	ldi	r18, 0x08	; 8
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	05 c0       	rjmp	.+10     	; 0x185c <vfprintf+0x540>
    1852:	20 e1       	ldi	r18, 0x10	; 16
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	02 c0       	rjmp	.+4      	; 0x185c <vfprintf+0x540>
    1858:	20 e1       	ldi	r18, 0x10	; 16
    185a:	32 e0       	ldi	r19, 0x02	; 2
    185c:	56 01       	movw	r10, r12
    185e:	07 ff       	sbrs	r16, 7
    1860:	09 c0       	rjmp	.+18     	; 0x1874 <vfprintf+0x558>
    1862:	84 e0       	ldi	r24, 0x04	; 4
    1864:	a8 0e       	add	r10, r24
    1866:	b1 1c       	adc	r11, r1
    1868:	f6 01       	movw	r30, r12
    186a:	60 81       	ld	r22, Z
    186c:	71 81       	ldd	r23, Z+1	; 0x01
    186e:	82 81       	ldd	r24, Z+2	; 0x02
    1870:	93 81       	ldd	r25, Z+3	; 0x03
    1872:	08 c0       	rjmp	.+16     	; 0x1884 <vfprintf+0x568>
    1874:	f2 e0       	ldi	r31, 0x02	; 2
    1876:	af 0e       	add	r10, r31
    1878:	b1 1c       	adc	r11, r1
    187a:	f6 01       	movw	r30, r12
    187c:	60 81       	ld	r22, Z
    187e:	71 81       	ldd	r23, Z+1	; 0x01
    1880:	80 e0       	ldi	r24, 0x00	; 0
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	a3 01       	movw	r20, r6
    1886:	76 d2       	rcall	.+1260   	; 0x1d74 <__ultoa_invert>
    1888:	c8 2e       	mov	r12, r24
    188a:	c6 18       	sub	r12, r6
    188c:	0f 77       	andi	r16, 0x7F	; 127
    188e:	90 2e       	mov	r9, r16
    1890:	96 fe       	sbrs	r9, 6
    1892:	0b c0       	rjmp	.+22     	; 0x18aa <vfprintf+0x58e>
    1894:	09 2d       	mov	r16, r9
    1896:	0e 7f       	andi	r16, 0xFE	; 254
    1898:	c1 16       	cp	r12, r17
    189a:	50 f4       	brcc	.+20     	; 0x18b0 <vfprintf+0x594>
    189c:	94 fe       	sbrs	r9, 4
    189e:	0a c0       	rjmp	.+20     	; 0x18b4 <vfprintf+0x598>
    18a0:	92 fc       	sbrc	r9, 2
    18a2:	08 c0       	rjmp	.+16     	; 0x18b4 <vfprintf+0x598>
    18a4:	09 2d       	mov	r16, r9
    18a6:	0e 7e       	andi	r16, 0xEE	; 238
    18a8:	05 c0       	rjmp	.+10     	; 0x18b4 <vfprintf+0x598>
    18aa:	dc 2c       	mov	r13, r12
    18ac:	09 2d       	mov	r16, r9
    18ae:	03 c0       	rjmp	.+6      	; 0x18b6 <vfprintf+0x59a>
    18b0:	dc 2c       	mov	r13, r12
    18b2:	01 c0       	rjmp	.+2      	; 0x18b6 <vfprintf+0x59a>
    18b4:	d1 2e       	mov	r13, r17
    18b6:	04 ff       	sbrs	r16, 4
    18b8:	0d c0       	rjmp	.+26     	; 0x18d4 <vfprintf+0x5b8>
    18ba:	fe 01       	movw	r30, r28
    18bc:	ec 0d       	add	r30, r12
    18be:	f1 1d       	adc	r31, r1
    18c0:	80 81       	ld	r24, Z
    18c2:	80 33       	cpi	r24, 0x30	; 48
    18c4:	11 f4       	brne	.+4      	; 0x18ca <vfprintf+0x5ae>
    18c6:	09 7e       	andi	r16, 0xE9	; 233
    18c8:	09 c0       	rjmp	.+18     	; 0x18dc <vfprintf+0x5c0>
    18ca:	02 ff       	sbrs	r16, 2
    18cc:	06 c0       	rjmp	.+12     	; 0x18da <vfprintf+0x5be>
    18ce:	d3 94       	inc	r13
    18d0:	d3 94       	inc	r13
    18d2:	04 c0       	rjmp	.+8      	; 0x18dc <vfprintf+0x5c0>
    18d4:	80 2f       	mov	r24, r16
    18d6:	86 78       	andi	r24, 0x86	; 134
    18d8:	09 f0       	breq	.+2      	; 0x18dc <vfprintf+0x5c0>
    18da:	d3 94       	inc	r13
    18dc:	03 fd       	sbrc	r16, 3
    18de:	10 c0       	rjmp	.+32     	; 0x1900 <vfprintf+0x5e4>
    18e0:	00 ff       	sbrs	r16, 0
    18e2:	06 c0       	rjmp	.+12     	; 0x18f0 <vfprintf+0x5d4>
    18e4:	1c 2d       	mov	r17, r12
    18e6:	d5 14       	cp	r13, r5
    18e8:	78 f4       	brcc	.+30     	; 0x1908 <vfprintf+0x5ec>
    18ea:	15 0d       	add	r17, r5
    18ec:	1d 19       	sub	r17, r13
    18ee:	0c c0       	rjmp	.+24     	; 0x1908 <vfprintf+0x5ec>
    18f0:	d5 14       	cp	r13, r5
    18f2:	50 f4       	brcc	.+20     	; 0x1908 <vfprintf+0x5ec>
    18f4:	b7 01       	movw	r22, r14
    18f6:	80 e2       	ldi	r24, 0x20	; 32
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	ed d1       	rcall	.+986    	; 0x1cd6 <fputc>
    18fc:	d3 94       	inc	r13
    18fe:	f8 cf       	rjmp	.-16     	; 0x18f0 <vfprintf+0x5d4>
    1900:	d5 14       	cp	r13, r5
    1902:	10 f4       	brcc	.+4      	; 0x1908 <vfprintf+0x5ec>
    1904:	5d 18       	sub	r5, r13
    1906:	01 c0       	rjmp	.+2      	; 0x190a <vfprintf+0x5ee>
    1908:	51 2c       	mov	r5, r1
    190a:	04 ff       	sbrs	r16, 4
    190c:	0f c0       	rjmp	.+30     	; 0x192c <vfprintf+0x610>
    190e:	b7 01       	movw	r22, r14
    1910:	80 e3       	ldi	r24, 0x30	; 48
    1912:	90 e0       	ldi	r25, 0x00	; 0
    1914:	e0 d1       	rcall	.+960    	; 0x1cd6 <fputc>
    1916:	02 ff       	sbrs	r16, 2
    1918:	16 c0       	rjmp	.+44     	; 0x1946 <vfprintf+0x62a>
    191a:	01 fd       	sbrc	r16, 1
    191c:	03 c0       	rjmp	.+6      	; 0x1924 <vfprintf+0x608>
    191e:	88 e7       	ldi	r24, 0x78	; 120
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	02 c0       	rjmp	.+4      	; 0x1928 <vfprintf+0x60c>
    1924:	88 e5       	ldi	r24, 0x58	; 88
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	b7 01       	movw	r22, r14
    192a:	0c c0       	rjmp	.+24     	; 0x1944 <vfprintf+0x628>
    192c:	80 2f       	mov	r24, r16
    192e:	86 78       	andi	r24, 0x86	; 134
    1930:	51 f0       	breq	.+20     	; 0x1946 <vfprintf+0x62a>
    1932:	01 ff       	sbrs	r16, 1
    1934:	02 c0       	rjmp	.+4      	; 0x193a <vfprintf+0x61e>
    1936:	8b e2       	ldi	r24, 0x2B	; 43
    1938:	01 c0       	rjmp	.+2      	; 0x193c <vfprintf+0x620>
    193a:	80 e2       	ldi	r24, 0x20	; 32
    193c:	07 fd       	sbrc	r16, 7
    193e:	8d e2       	ldi	r24, 0x2D	; 45
    1940:	b7 01       	movw	r22, r14
    1942:	90 e0       	ldi	r25, 0x00	; 0
    1944:	c8 d1       	rcall	.+912    	; 0x1cd6 <fputc>
    1946:	c1 16       	cp	r12, r17
    1948:	30 f4       	brcc	.+12     	; 0x1956 <vfprintf+0x63a>
    194a:	b7 01       	movw	r22, r14
    194c:	80 e3       	ldi	r24, 0x30	; 48
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	c2 d1       	rcall	.+900    	; 0x1cd6 <fputc>
    1952:	11 50       	subi	r17, 0x01	; 1
    1954:	f8 cf       	rjmp	.-16     	; 0x1946 <vfprintf+0x62a>
    1956:	ca 94       	dec	r12
    1958:	f3 01       	movw	r30, r6
    195a:	ec 0d       	add	r30, r12
    195c:	f1 1d       	adc	r31, r1
    195e:	80 81       	ld	r24, Z
    1960:	b7 01       	movw	r22, r14
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	b8 d1       	rcall	.+880    	; 0x1cd6 <fputc>
    1966:	c1 10       	cpse	r12, r1
    1968:	f6 cf       	rjmp	.-20     	; 0x1956 <vfprintf+0x63a>
    196a:	15 c0       	rjmp	.+42     	; 0x1996 <vfprintf+0x67a>
    196c:	f4 e0       	ldi	r31, 0x04	; 4
    196e:	f5 15       	cp	r31, r5
    1970:	50 f5       	brcc	.+84     	; 0x19c6 <vfprintf+0x6aa>
    1972:	84 e0       	ldi	r24, 0x04	; 4
    1974:	58 1a       	sub	r5, r24
    1976:	93 fe       	sbrs	r9, 3
    1978:	1e c0       	rjmp	.+60     	; 0x19b6 <vfprintf+0x69a>
    197a:	01 11       	cpse	r16, r1
    197c:	25 c0       	rjmp	.+74     	; 0x19c8 <vfprintf+0x6ac>
    197e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1980:	23 ff       	sbrs	r18, 3
    1982:	27 c0       	rjmp	.+78     	; 0x19d2 <vfprintf+0x6b6>
    1984:	0c ef       	ldi	r16, 0xFC	; 252
    1986:	11 e0       	ldi	r17, 0x01	; 1
    1988:	39 2d       	mov	r19, r9
    198a:	30 71       	andi	r19, 0x10	; 16
    198c:	93 2e       	mov	r9, r19
    198e:	f8 01       	movw	r30, r16
    1990:	84 91       	lpm	r24, Z
    1992:	81 11       	cpse	r24, r1
    1994:	21 c0       	rjmp	.+66     	; 0x19d8 <vfprintf+0x6bc>
    1996:	55 20       	and	r5, r5
    1998:	09 f4       	brne	.+2      	; 0x199c <vfprintf+0x680>
    199a:	fc cc       	rjmp	.-1544   	; 0x1394 <vfprintf+0x78>
    199c:	b7 01       	movw	r22, r14
    199e:	80 e2       	ldi	r24, 0x20	; 32
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	99 d1       	rcall	.+818    	; 0x1cd6 <fputc>
    19a4:	5a 94       	dec	r5
    19a6:	f7 cf       	rjmp	.-18     	; 0x1996 <vfprintf+0x67a>
    19a8:	f7 01       	movw	r30, r14
    19aa:	86 81       	ldd	r24, Z+6	; 0x06
    19ac:	97 81       	ldd	r25, Z+7	; 0x07
    19ae:	23 c0       	rjmp	.+70     	; 0x19f6 <vfprintf+0x6da>
    19b0:	8f ef       	ldi	r24, 0xFF	; 255
    19b2:	9f ef       	ldi	r25, 0xFF	; 255
    19b4:	20 c0       	rjmp	.+64     	; 0x19f6 <vfprintf+0x6da>
    19b6:	b7 01       	movw	r22, r14
    19b8:	80 e2       	ldi	r24, 0x20	; 32
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	8c d1       	rcall	.+792    	; 0x1cd6 <fputc>
    19be:	5a 94       	dec	r5
    19c0:	51 10       	cpse	r5, r1
    19c2:	f9 cf       	rjmp	.-14     	; 0x19b6 <vfprintf+0x69a>
    19c4:	da cf       	rjmp	.-76     	; 0x197a <vfprintf+0x65e>
    19c6:	51 2c       	mov	r5, r1
    19c8:	b7 01       	movw	r22, r14
    19ca:	80 2f       	mov	r24, r16
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	83 d1       	rcall	.+774    	; 0x1cd6 <fputc>
    19d0:	d6 cf       	rjmp	.-84     	; 0x197e <vfprintf+0x662>
    19d2:	00 e0       	ldi	r16, 0x00	; 0
    19d4:	12 e0       	ldi	r17, 0x02	; 2
    19d6:	d8 cf       	rjmp	.-80     	; 0x1988 <vfprintf+0x66c>
    19d8:	91 10       	cpse	r9, r1
    19da:	80 52       	subi	r24, 0x20	; 32
    19dc:	b7 01       	movw	r22, r14
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	7a d1       	rcall	.+756    	; 0x1cd6 <fputc>
    19e2:	0f 5f       	subi	r16, 0xFF	; 255
    19e4:	1f 4f       	sbci	r17, 0xFF	; 255
    19e6:	d3 cf       	rjmp	.-90     	; 0x198e <vfprintf+0x672>
    19e8:	23 e0       	ldi	r18, 0x03	; 3
    19ea:	25 15       	cp	r18, r5
    19ec:	10 f4       	brcc	.+4      	; 0x19f2 <vfprintf+0x6d6>
    19ee:	83 e0       	ldi	r24, 0x03	; 3
    19f0:	c1 cf       	rjmp	.-126    	; 0x1974 <vfprintf+0x658>
    19f2:	51 2c       	mov	r5, r1
    19f4:	c4 cf       	rjmp	.-120    	; 0x197e <vfprintf+0x662>
    19f6:	60 96       	adiw	r28, 0x10	; 16
    19f8:	cd bf       	out	0x3d, r28	; 61
    19fa:	de bf       	out	0x3e, r29	; 62
    19fc:	df 91       	pop	r29
    19fe:	cf 91       	pop	r28
    1a00:	1f 91       	pop	r17
    1a02:	0f 91       	pop	r16
    1a04:	ff 90       	pop	r15
    1a06:	ef 90       	pop	r14
    1a08:	df 90       	pop	r13
    1a0a:	cf 90       	pop	r12
    1a0c:	bf 90       	pop	r11
    1a0e:	af 90       	pop	r10
    1a10:	9f 90       	pop	r9
    1a12:	8f 90       	pop	r8
    1a14:	7f 90       	pop	r7
    1a16:	6f 90       	pop	r6
    1a18:	5f 90       	pop	r5
    1a1a:	4f 90       	pop	r4
    1a1c:	3f 90       	pop	r3
    1a1e:	2f 90       	pop	r2
    1a20:	08 95       	ret

00001a22 <__udivmodsi4>:
    1a22:	a1 e2       	ldi	r26, 0x21	; 33
    1a24:	1a 2e       	mov	r1, r26
    1a26:	aa 1b       	sub	r26, r26
    1a28:	bb 1b       	sub	r27, r27
    1a2a:	fd 01       	movw	r30, r26
    1a2c:	0d c0       	rjmp	.+26     	; 0x1a48 <__udivmodsi4_ep>

00001a2e <__udivmodsi4_loop>:
    1a2e:	aa 1f       	adc	r26, r26
    1a30:	bb 1f       	adc	r27, r27
    1a32:	ee 1f       	adc	r30, r30
    1a34:	ff 1f       	adc	r31, r31
    1a36:	a2 17       	cp	r26, r18
    1a38:	b3 07       	cpc	r27, r19
    1a3a:	e4 07       	cpc	r30, r20
    1a3c:	f5 07       	cpc	r31, r21
    1a3e:	20 f0       	brcs	.+8      	; 0x1a48 <__udivmodsi4_ep>
    1a40:	a2 1b       	sub	r26, r18
    1a42:	b3 0b       	sbc	r27, r19
    1a44:	e4 0b       	sbc	r30, r20
    1a46:	f5 0b       	sbc	r31, r21

00001a48 <__udivmodsi4_ep>:
    1a48:	66 1f       	adc	r22, r22
    1a4a:	77 1f       	adc	r23, r23
    1a4c:	88 1f       	adc	r24, r24
    1a4e:	99 1f       	adc	r25, r25
    1a50:	1a 94       	dec	r1
    1a52:	69 f7       	brne	.-38     	; 0x1a2e <__udivmodsi4_loop>
    1a54:	60 95       	com	r22
    1a56:	70 95       	com	r23
    1a58:	80 95       	com	r24
    1a5a:	90 95       	com	r25
    1a5c:	9b 01       	movw	r18, r22
    1a5e:	ac 01       	movw	r20, r24
    1a60:	bd 01       	movw	r22, r26
    1a62:	cf 01       	movw	r24, r30
    1a64:	08 95       	ret

00001a66 <__ftoa_engine>:
    1a66:	28 30       	cpi	r18, 0x08	; 8
    1a68:	08 f0       	brcs	.+2      	; 0x1a6c <__ftoa_engine+0x6>
    1a6a:	27 e0       	ldi	r18, 0x07	; 7
    1a6c:	33 27       	eor	r19, r19
    1a6e:	da 01       	movw	r26, r20
    1a70:	99 0f       	add	r25, r25
    1a72:	31 1d       	adc	r19, r1
    1a74:	87 fd       	sbrc	r24, 7
    1a76:	91 60       	ori	r25, 0x01	; 1
    1a78:	00 96       	adiw	r24, 0x00	; 0
    1a7a:	61 05       	cpc	r22, r1
    1a7c:	71 05       	cpc	r23, r1
    1a7e:	39 f4       	brne	.+14     	; 0x1a8e <__ftoa_engine+0x28>
    1a80:	32 60       	ori	r19, 0x02	; 2
    1a82:	2e 5f       	subi	r18, 0xFE	; 254
    1a84:	3d 93       	st	X+, r19
    1a86:	30 e3       	ldi	r19, 0x30	; 48
    1a88:	2a 95       	dec	r18
    1a8a:	e1 f7       	brne	.-8      	; 0x1a84 <__ftoa_engine+0x1e>
    1a8c:	08 95       	ret
    1a8e:	9f 3f       	cpi	r25, 0xFF	; 255
    1a90:	30 f0       	brcs	.+12     	; 0x1a9e <__ftoa_engine+0x38>
    1a92:	80 38       	cpi	r24, 0x80	; 128
    1a94:	71 05       	cpc	r23, r1
    1a96:	61 05       	cpc	r22, r1
    1a98:	09 f0       	breq	.+2      	; 0x1a9c <__ftoa_engine+0x36>
    1a9a:	3c 5f       	subi	r19, 0xFC	; 252
    1a9c:	3c 5f       	subi	r19, 0xFC	; 252
    1a9e:	3d 93       	st	X+, r19
    1aa0:	91 30       	cpi	r25, 0x01	; 1
    1aa2:	08 f0       	brcs	.+2      	; 0x1aa6 <__ftoa_engine+0x40>
    1aa4:	80 68       	ori	r24, 0x80	; 128
    1aa6:	91 1d       	adc	r25, r1
    1aa8:	df 93       	push	r29
    1aaa:	cf 93       	push	r28
    1aac:	1f 93       	push	r17
    1aae:	0f 93       	push	r16
    1ab0:	ff 92       	push	r15
    1ab2:	ef 92       	push	r14
    1ab4:	19 2f       	mov	r17, r25
    1ab6:	98 7f       	andi	r25, 0xF8	; 248
    1ab8:	96 95       	lsr	r25
    1aba:	e9 2f       	mov	r30, r25
    1abc:	96 95       	lsr	r25
    1abe:	96 95       	lsr	r25
    1ac0:	e9 0f       	add	r30, r25
    1ac2:	ff 27       	eor	r31, r31
    1ac4:	e2 5a       	subi	r30, 0xA2	; 162
    1ac6:	fd 4f       	sbci	r31, 0xFD	; 253
    1ac8:	99 27       	eor	r25, r25
    1aca:	33 27       	eor	r19, r19
    1acc:	ee 24       	eor	r14, r14
    1ace:	ff 24       	eor	r15, r15
    1ad0:	a7 01       	movw	r20, r14
    1ad2:	e7 01       	movw	r28, r14
    1ad4:	05 90       	lpm	r0, Z+
    1ad6:	08 94       	sec
    1ad8:	07 94       	ror	r0
    1ada:	28 f4       	brcc	.+10     	; 0x1ae6 <__ftoa_engine+0x80>
    1adc:	36 0f       	add	r19, r22
    1ade:	e7 1e       	adc	r14, r23
    1ae0:	f8 1e       	adc	r15, r24
    1ae2:	49 1f       	adc	r20, r25
    1ae4:	51 1d       	adc	r21, r1
    1ae6:	66 0f       	add	r22, r22
    1ae8:	77 1f       	adc	r23, r23
    1aea:	88 1f       	adc	r24, r24
    1aec:	99 1f       	adc	r25, r25
    1aee:	06 94       	lsr	r0
    1af0:	a1 f7       	brne	.-24     	; 0x1ada <__ftoa_engine+0x74>
    1af2:	05 90       	lpm	r0, Z+
    1af4:	07 94       	ror	r0
    1af6:	28 f4       	brcc	.+10     	; 0x1b02 <__ftoa_engine+0x9c>
    1af8:	e7 0e       	add	r14, r23
    1afa:	f8 1e       	adc	r15, r24
    1afc:	49 1f       	adc	r20, r25
    1afe:	56 1f       	adc	r21, r22
    1b00:	c1 1d       	adc	r28, r1
    1b02:	77 0f       	add	r23, r23
    1b04:	88 1f       	adc	r24, r24
    1b06:	99 1f       	adc	r25, r25
    1b08:	66 1f       	adc	r22, r22
    1b0a:	06 94       	lsr	r0
    1b0c:	a1 f7       	brne	.-24     	; 0x1af6 <__ftoa_engine+0x90>
    1b0e:	05 90       	lpm	r0, Z+
    1b10:	07 94       	ror	r0
    1b12:	28 f4       	brcc	.+10     	; 0x1b1e <__ftoa_engine+0xb8>
    1b14:	f8 0e       	add	r15, r24
    1b16:	49 1f       	adc	r20, r25
    1b18:	56 1f       	adc	r21, r22
    1b1a:	c7 1f       	adc	r28, r23
    1b1c:	d1 1d       	adc	r29, r1
    1b1e:	88 0f       	add	r24, r24
    1b20:	99 1f       	adc	r25, r25
    1b22:	66 1f       	adc	r22, r22
    1b24:	77 1f       	adc	r23, r23
    1b26:	06 94       	lsr	r0
    1b28:	a1 f7       	brne	.-24     	; 0x1b12 <__ftoa_engine+0xac>
    1b2a:	05 90       	lpm	r0, Z+
    1b2c:	07 94       	ror	r0
    1b2e:	20 f4       	brcc	.+8      	; 0x1b38 <__ftoa_engine+0xd2>
    1b30:	49 0f       	add	r20, r25
    1b32:	56 1f       	adc	r21, r22
    1b34:	c7 1f       	adc	r28, r23
    1b36:	d8 1f       	adc	r29, r24
    1b38:	99 0f       	add	r25, r25
    1b3a:	66 1f       	adc	r22, r22
    1b3c:	77 1f       	adc	r23, r23
    1b3e:	88 1f       	adc	r24, r24
    1b40:	06 94       	lsr	r0
    1b42:	a9 f7       	brne	.-22     	; 0x1b2e <__ftoa_engine+0xc8>
    1b44:	84 91       	lpm	r24, Z
    1b46:	10 95       	com	r17
    1b48:	17 70       	andi	r17, 0x07	; 7
    1b4a:	41 f0       	breq	.+16     	; 0x1b5c <__ftoa_engine+0xf6>
    1b4c:	d6 95       	lsr	r29
    1b4e:	c7 95       	ror	r28
    1b50:	57 95       	ror	r21
    1b52:	47 95       	ror	r20
    1b54:	f7 94       	ror	r15
    1b56:	e7 94       	ror	r14
    1b58:	1a 95       	dec	r17
    1b5a:	c1 f7       	brne	.-16     	; 0x1b4c <__ftoa_engine+0xe6>
    1b5c:	e4 e0       	ldi	r30, 0x04	; 4
    1b5e:	f2 e0       	ldi	r31, 0x02	; 2
    1b60:	68 94       	set
    1b62:	15 90       	lpm	r1, Z+
    1b64:	15 91       	lpm	r17, Z+
    1b66:	35 91       	lpm	r19, Z+
    1b68:	65 91       	lpm	r22, Z+
    1b6a:	95 91       	lpm	r25, Z+
    1b6c:	05 90       	lpm	r0, Z+
    1b6e:	7f e2       	ldi	r23, 0x2F	; 47
    1b70:	73 95       	inc	r23
    1b72:	e1 18       	sub	r14, r1
    1b74:	f1 0a       	sbc	r15, r17
    1b76:	43 0b       	sbc	r20, r19
    1b78:	56 0b       	sbc	r21, r22
    1b7a:	c9 0b       	sbc	r28, r25
    1b7c:	d0 09       	sbc	r29, r0
    1b7e:	c0 f7       	brcc	.-16     	; 0x1b70 <__ftoa_engine+0x10a>
    1b80:	e1 0c       	add	r14, r1
    1b82:	f1 1e       	adc	r15, r17
    1b84:	43 1f       	adc	r20, r19
    1b86:	56 1f       	adc	r21, r22
    1b88:	c9 1f       	adc	r28, r25
    1b8a:	d0 1d       	adc	r29, r0
    1b8c:	7e f4       	brtc	.+30     	; 0x1bac <__ftoa_engine+0x146>
    1b8e:	70 33       	cpi	r23, 0x30	; 48
    1b90:	11 f4       	brne	.+4      	; 0x1b96 <__ftoa_engine+0x130>
    1b92:	8a 95       	dec	r24
    1b94:	e6 cf       	rjmp	.-52     	; 0x1b62 <__ftoa_engine+0xfc>
    1b96:	e8 94       	clt
    1b98:	01 50       	subi	r16, 0x01	; 1
    1b9a:	30 f0       	brcs	.+12     	; 0x1ba8 <__ftoa_engine+0x142>
    1b9c:	08 0f       	add	r16, r24
    1b9e:	0a f4       	brpl	.+2      	; 0x1ba2 <__ftoa_engine+0x13c>
    1ba0:	00 27       	eor	r16, r16
    1ba2:	02 17       	cp	r16, r18
    1ba4:	08 f4       	brcc	.+2      	; 0x1ba8 <__ftoa_engine+0x142>
    1ba6:	20 2f       	mov	r18, r16
    1ba8:	23 95       	inc	r18
    1baa:	02 2f       	mov	r16, r18
    1bac:	7a 33       	cpi	r23, 0x3A	; 58
    1bae:	28 f0       	brcs	.+10     	; 0x1bba <__ftoa_engine+0x154>
    1bb0:	79 e3       	ldi	r23, 0x39	; 57
    1bb2:	7d 93       	st	X+, r23
    1bb4:	2a 95       	dec	r18
    1bb6:	e9 f7       	brne	.-6      	; 0x1bb2 <__ftoa_engine+0x14c>
    1bb8:	10 c0       	rjmp	.+32     	; 0x1bda <__ftoa_engine+0x174>
    1bba:	7d 93       	st	X+, r23
    1bbc:	2a 95       	dec	r18
    1bbe:	89 f6       	brne	.-94     	; 0x1b62 <__ftoa_engine+0xfc>
    1bc0:	06 94       	lsr	r0
    1bc2:	97 95       	ror	r25
    1bc4:	67 95       	ror	r22
    1bc6:	37 95       	ror	r19
    1bc8:	17 95       	ror	r17
    1bca:	17 94       	ror	r1
    1bcc:	e1 18       	sub	r14, r1
    1bce:	f1 0a       	sbc	r15, r17
    1bd0:	43 0b       	sbc	r20, r19
    1bd2:	56 0b       	sbc	r21, r22
    1bd4:	c9 0b       	sbc	r28, r25
    1bd6:	d0 09       	sbc	r29, r0
    1bd8:	98 f0       	brcs	.+38     	; 0x1c00 <__ftoa_engine+0x19a>
    1bda:	23 95       	inc	r18
    1bdc:	7e 91       	ld	r23, -X
    1bde:	73 95       	inc	r23
    1be0:	7a 33       	cpi	r23, 0x3A	; 58
    1be2:	08 f0       	brcs	.+2      	; 0x1be6 <__ftoa_engine+0x180>
    1be4:	70 e3       	ldi	r23, 0x30	; 48
    1be6:	7c 93       	st	X, r23
    1be8:	20 13       	cpse	r18, r16
    1bea:	b8 f7       	brcc	.-18     	; 0x1bda <__ftoa_engine+0x174>
    1bec:	7e 91       	ld	r23, -X
    1bee:	70 61       	ori	r23, 0x10	; 16
    1bf0:	7d 93       	st	X+, r23
    1bf2:	30 f0       	brcs	.+12     	; 0x1c00 <__ftoa_engine+0x19a>
    1bf4:	83 95       	inc	r24
    1bf6:	71 e3       	ldi	r23, 0x31	; 49
    1bf8:	7d 93       	st	X+, r23
    1bfa:	70 e3       	ldi	r23, 0x30	; 48
    1bfc:	2a 95       	dec	r18
    1bfe:	e1 f7       	brne	.-8      	; 0x1bf8 <__ftoa_engine+0x192>
    1c00:	11 24       	eor	r1, r1
    1c02:	ef 90       	pop	r14
    1c04:	ff 90       	pop	r15
    1c06:	0f 91       	pop	r16
    1c08:	1f 91       	pop	r17
    1c0a:	cf 91       	pop	r28
    1c0c:	df 91       	pop	r29
    1c0e:	99 27       	eor	r25, r25
    1c10:	87 fd       	sbrc	r24, 7
    1c12:	90 95       	com	r25
    1c14:	08 95       	ret

00001c16 <strnlen_P>:
    1c16:	fc 01       	movw	r30, r24
    1c18:	05 90       	lpm	r0, Z+
    1c1a:	61 50       	subi	r22, 0x01	; 1
    1c1c:	70 40       	sbci	r23, 0x00	; 0
    1c1e:	01 10       	cpse	r0, r1
    1c20:	d8 f7       	brcc	.-10     	; 0x1c18 <strnlen_P+0x2>
    1c22:	80 95       	com	r24
    1c24:	90 95       	com	r25
    1c26:	8e 0f       	add	r24, r30
    1c28:	9f 1f       	adc	r25, r31
    1c2a:	08 95       	ret

00001c2c <strnlen>:
    1c2c:	fc 01       	movw	r30, r24
    1c2e:	61 50       	subi	r22, 0x01	; 1
    1c30:	70 40       	sbci	r23, 0x00	; 0
    1c32:	01 90       	ld	r0, Z+
    1c34:	01 10       	cpse	r0, r1
    1c36:	d8 f7       	brcc	.-10     	; 0x1c2e <strnlen+0x2>
    1c38:	80 95       	com	r24
    1c3a:	90 95       	com	r25
    1c3c:	8e 0f       	add	r24, r30
    1c3e:	9f 1f       	adc	r25, r31
    1c40:	08 95       	ret

00001c42 <fdevopen>:
    1c42:	0f 93       	push	r16
    1c44:	1f 93       	push	r17
    1c46:	cf 93       	push	r28
    1c48:	df 93       	push	r29
    1c4a:	00 97       	sbiw	r24, 0x00	; 0
    1c4c:	31 f4       	brne	.+12     	; 0x1c5a <fdevopen+0x18>
    1c4e:	61 15       	cp	r22, r1
    1c50:	71 05       	cpc	r23, r1
    1c52:	19 f4       	brne	.+6      	; 0x1c5a <fdevopen+0x18>
    1c54:	80 e0       	ldi	r24, 0x00	; 0
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	39 c0       	rjmp	.+114    	; 0x1ccc <fdevopen+0x8a>
    1c5a:	8b 01       	movw	r16, r22
    1c5c:	ec 01       	movw	r28, r24
    1c5e:	6e e0       	ldi	r22, 0x0E	; 14
    1c60:	70 e0       	ldi	r23, 0x00	; 0
    1c62:	81 e0       	ldi	r24, 0x01	; 1
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	e4 d0       	rcall	.+456    	; 0x1e30 <calloc>
    1c68:	fc 01       	movw	r30, r24
    1c6a:	89 2b       	or	r24, r25
    1c6c:	99 f3       	breq	.-26     	; 0x1c54 <fdevopen+0x12>
    1c6e:	80 e8       	ldi	r24, 0x80	; 128
    1c70:	83 83       	std	Z+3, r24	; 0x03
    1c72:	01 15       	cp	r16, r1
    1c74:	11 05       	cpc	r17, r1
    1c76:	71 f0       	breq	.+28     	; 0x1c94 <fdevopen+0x52>
    1c78:	02 87       	std	Z+10, r16	; 0x0a
    1c7a:	13 87       	std	Z+11, r17	; 0x0b
    1c7c:	81 e8       	ldi	r24, 0x81	; 129
    1c7e:	83 83       	std	Z+3, r24	; 0x03
    1c80:	80 91 28 20 	lds	r24, 0x2028	; 0x802028 <__iob>
    1c84:	90 91 29 20 	lds	r25, 0x2029	; 0x802029 <__iob+0x1>
    1c88:	89 2b       	or	r24, r25
    1c8a:	21 f4       	brne	.+8      	; 0x1c94 <fdevopen+0x52>
    1c8c:	e0 93 28 20 	sts	0x2028, r30	; 0x802028 <__iob>
    1c90:	f0 93 29 20 	sts	0x2029, r31	; 0x802029 <__iob+0x1>
    1c94:	20 97       	sbiw	r28, 0x00	; 0
    1c96:	c9 f0       	breq	.+50     	; 0x1cca <fdevopen+0x88>
    1c98:	c0 87       	std	Z+8, r28	; 0x08
    1c9a:	d1 87       	std	Z+9, r29	; 0x09
    1c9c:	83 81       	ldd	r24, Z+3	; 0x03
    1c9e:	82 60       	ori	r24, 0x02	; 2
    1ca0:	83 83       	std	Z+3, r24	; 0x03
    1ca2:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__iob+0x2>
    1ca6:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <__iob+0x3>
    1caa:	89 2b       	or	r24, r25
    1cac:	71 f4       	brne	.+28     	; 0x1cca <fdevopen+0x88>
    1cae:	e0 93 2a 20 	sts	0x202A, r30	; 0x80202a <__iob+0x2>
    1cb2:	f0 93 2b 20 	sts	0x202B, r31	; 0x80202b <__iob+0x3>
    1cb6:	80 91 2c 20 	lds	r24, 0x202C	; 0x80202c <__iob+0x4>
    1cba:	90 91 2d 20 	lds	r25, 0x202D	; 0x80202d <__iob+0x5>
    1cbe:	89 2b       	or	r24, r25
    1cc0:	21 f4       	brne	.+8      	; 0x1cca <fdevopen+0x88>
    1cc2:	e0 93 2c 20 	sts	0x202C, r30	; 0x80202c <__iob+0x4>
    1cc6:	f0 93 2d 20 	sts	0x202D, r31	; 0x80202d <__iob+0x5>
    1cca:	cf 01       	movw	r24, r30
    1ccc:	df 91       	pop	r29
    1cce:	cf 91       	pop	r28
    1cd0:	1f 91       	pop	r17
    1cd2:	0f 91       	pop	r16
    1cd4:	08 95       	ret

00001cd6 <fputc>:
    1cd6:	0f 93       	push	r16
    1cd8:	1f 93       	push	r17
    1cda:	cf 93       	push	r28
    1cdc:	df 93       	push	r29
    1cde:	fb 01       	movw	r30, r22
    1ce0:	23 81       	ldd	r18, Z+3	; 0x03
    1ce2:	21 fd       	sbrc	r18, 1
    1ce4:	03 c0       	rjmp	.+6      	; 0x1cec <fputc+0x16>
    1ce6:	8f ef       	ldi	r24, 0xFF	; 255
    1ce8:	9f ef       	ldi	r25, 0xFF	; 255
    1cea:	2c c0       	rjmp	.+88     	; 0x1d44 <fputc+0x6e>
    1cec:	22 ff       	sbrs	r18, 2
    1cee:	16 c0       	rjmp	.+44     	; 0x1d1c <fputc+0x46>
    1cf0:	46 81       	ldd	r20, Z+6	; 0x06
    1cf2:	57 81       	ldd	r21, Z+7	; 0x07
    1cf4:	24 81       	ldd	r18, Z+4	; 0x04
    1cf6:	35 81       	ldd	r19, Z+5	; 0x05
    1cf8:	42 17       	cp	r20, r18
    1cfa:	53 07       	cpc	r21, r19
    1cfc:	44 f4       	brge	.+16     	; 0x1d0e <fputc+0x38>
    1cfe:	a0 81       	ld	r26, Z
    1d00:	b1 81       	ldd	r27, Z+1	; 0x01
    1d02:	9d 01       	movw	r18, r26
    1d04:	2f 5f       	subi	r18, 0xFF	; 255
    1d06:	3f 4f       	sbci	r19, 0xFF	; 255
    1d08:	20 83       	st	Z, r18
    1d0a:	31 83       	std	Z+1, r19	; 0x01
    1d0c:	8c 93       	st	X, r24
    1d0e:	26 81       	ldd	r18, Z+6	; 0x06
    1d10:	37 81       	ldd	r19, Z+7	; 0x07
    1d12:	2f 5f       	subi	r18, 0xFF	; 255
    1d14:	3f 4f       	sbci	r19, 0xFF	; 255
    1d16:	26 83       	std	Z+6, r18	; 0x06
    1d18:	37 83       	std	Z+7, r19	; 0x07
    1d1a:	14 c0       	rjmp	.+40     	; 0x1d44 <fputc+0x6e>
    1d1c:	8b 01       	movw	r16, r22
    1d1e:	ec 01       	movw	r28, r24
    1d20:	fb 01       	movw	r30, r22
    1d22:	00 84       	ldd	r0, Z+8	; 0x08
    1d24:	f1 85       	ldd	r31, Z+9	; 0x09
    1d26:	e0 2d       	mov	r30, r0
    1d28:	19 95       	eicall
    1d2a:	89 2b       	or	r24, r25
    1d2c:	e1 f6       	brne	.-72     	; 0x1ce6 <fputc+0x10>
    1d2e:	d8 01       	movw	r26, r16
    1d30:	16 96       	adiw	r26, 0x06	; 6
    1d32:	8d 91       	ld	r24, X+
    1d34:	9c 91       	ld	r25, X
    1d36:	17 97       	sbiw	r26, 0x07	; 7
    1d38:	01 96       	adiw	r24, 0x01	; 1
    1d3a:	16 96       	adiw	r26, 0x06	; 6
    1d3c:	8d 93       	st	X+, r24
    1d3e:	9c 93       	st	X, r25
    1d40:	17 97       	sbiw	r26, 0x07	; 7
    1d42:	ce 01       	movw	r24, r28
    1d44:	df 91       	pop	r29
    1d46:	cf 91       	pop	r28
    1d48:	1f 91       	pop	r17
    1d4a:	0f 91       	pop	r16
    1d4c:	08 95       	ret

00001d4e <printf>:
    1d4e:	cf 93       	push	r28
    1d50:	df 93       	push	r29
    1d52:	cd b7       	in	r28, 0x3d	; 61
    1d54:	de b7       	in	r29, 0x3e	; 62
    1d56:	ae 01       	movw	r20, r28
    1d58:	4a 5f       	subi	r20, 0xFA	; 250
    1d5a:	5f 4f       	sbci	r21, 0xFF	; 255
    1d5c:	fa 01       	movw	r30, r20
    1d5e:	61 91       	ld	r22, Z+
    1d60:	71 91       	ld	r23, Z+
    1d62:	af 01       	movw	r20, r30
    1d64:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__iob+0x2>
    1d68:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <__iob+0x3>
    1d6c:	d7 da       	rcall	.-2642   	; 0x131c <vfprintf>
    1d6e:	df 91       	pop	r29
    1d70:	cf 91       	pop	r28
    1d72:	08 95       	ret

00001d74 <__ultoa_invert>:
    1d74:	fa 01       	movw	r30, r20
    1d76:	aa 27       	eor	r26, r26
    1d78:	28 30       	cpi	r18, 0x08	; 8
    1d7a:	51 f1       	breq	.+84     	; 0x1dd0 <__ultoa_invert+0x5c>
    1d7c:	20 31       	cpi	r18, 0x10	; 16
    1d7e:	81 f1       	breq	.+96     	; 0x1de0 <__ultoa_invert+0x6c>
    1d80:	e8 94       	clt
    1d82:	6f 93       	push	r22
    1d84:	6e 7f       	andi	r22, 0xFE	; 254
    1d86:	6e 5f       	subi	r22, 0xFE	; 254
    1d88:	7f 4f       	sbci	r23, 0xFF	; 255
    1d8a:	8f 4f       	sbci	r24, 0xFF	; 255
    1d8c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d8e:	af 4f       	sbci	r26, 0xFF	; 255
    1d90:	b1 e0       	ldi	r27, 0x01	; 1
    1d92:	3e d0       	rcall	.+124    	; 0x1e10 <__ultoa_invert+0x9c>
    1d94:	b4 e0       	ldi	r27, 0x04	; 4
    1d96:	3c d0       	rcall	.+120    	; 0x1e10 <__ultoa_invert+0x9c>
    1d98:	67 0f       	add	r22, r23
    1d9a:	78 1f       	adc	r23, r24
    1d9c:	89 1f       	adc	r24, r25
    1d9e:	9a 1f       	adc	r25, r26
    1da0:	a1 1d       	adc	r26, r1
    1da2:	68 0f       	add	r22, r24
    1da4:	79 1f       	adc	r23, r25
    1da6:	8a 1f       	adc	r24, r26
    1da8:	91 1d       	adc	r25, r1
    1daa:	a1 1d       	adc	r26, r1
    1dac:	6a 0f       	add	r22, r26
    1dae:	71 1d       	adc	r23, r1
    1db0:	81 1d       	adc	r24, r1
    1db2:	91 1d       	adc	r25, r1
    1db4:	a1 1d       	adc	r26, r1
    1db6:	20 d0       	rcall	.+64     	; 0x1df8 <__ultoa_invert+0x84>
    1db8:	09 f4       	brne	.+2      	; 0x1dbc <__ultoa_invert+0x48>
    1dba:	68 94       	set
    1dbc:	3f 91       	pop	r19
    1dbe:	2a e0       	ldi	r18, 0x0A	; 10
    1dc0:	26 9f       	mul	r18, r22
    1dc2:	11 24       	eor	r1, r1
    1dc4:	30 19       	sub	r19, r0
    1dc6:	30 5d       	subi	r19, 0xD0	; 208
    1dc8:	31 93       	st	Z+, r19
    1dca:	de f6       	brtc	.-74     	; 0x1d82 <__ultoa_invert+0xe>
    1dcc:	cf 01       	movw	r24, r30
    1dce:	08 95       	ret
    1dd0:	46 2f       	mov	r20, r22
    1dd2:	47 70       	andi	r20, 0x07	; 7
    1dd4:	40 5d       	subi	r20, 0xD0	; 208
    1dd6:	41 93       	st	Z+, r20
    1dd8:	b3 e0       	ldi	r27, 0x03	; 3
    1dda:	0f d0       	rcall	.+30     	; 0x1dfa <__ultoa_invert+0x86>
    1ddc:	c9 f7       	brne	.-14     	; 0x1dd0 <__ultoa_invert+0x5c>
    1dde:	f6 cf       	rjmp	.-20     	; 0x1dcc <__ultoa_invert+0x58>
    1de0:	46 2f       	mov	r20, r22
    1de2:	4f 70       	andi	r20, 0x0F	; 15
    1de4:	40 5d       	subi	r20, 0xD0	; 208
    1de6:	4a 33       	cpi	r20, 0x3A	; 58
    1de8:	18 f0       	brcs	.+6      	; 0x1df0 <__ultoa_invert+0x7c>
    1dea:	49 5d       	subi	r20, 0xD9	; 217
    1dec:	31 fd       	sbrc	r19, 1
    1dee:	40 52       	subi	r20, 0x20	; 32
    1df0:	41 93       	st	Z+, r20
    1df2:	02 d0       	rcall	.+4      	; 0x1df8 <__ultoa_invert+0x84>
    1df4:	a9 f7       	brne	.-22     	; 0x1de0 <__ultoa_invert+0x6c>
    1df6:	ea cf       	rjmp	.-44     	; 0x1dcc <__ultoa_invert+0x58>
    1df8:	b4 e0       	ldi	r27, 0x04	; 4
    1dfa:	a6 95       	lsr	r26
    1dfc:	97 95       	ror	r25
    1dfe:	87 95       	ror	r24
    1e00:	77 95       	ror	r23
    1e02:	67 95       	ror	r22
    1e04:	ba 95       	dec	r27
    1e06:	c9 f7       	brne	.-14     	; 0x1dfa <__ultoa_invert+0x86>
    1e08:	00 97       	sbiw	r24, 0x00	; 0
    1e0a:	61 05       	cpc	r22, r1
    1e0c:	71 05       	cpc	r23, r1
    1e0e:	08 95       	ret
    1e10:	9b 01       	movw	r18, r22
    1e12:	ac 01       	movw	r20, r24
    1e14:	0a 2e       	mov	r0, r26
    1e16:	06 94       	lsr	r0
    1e18:	57 95       	ror	r21
    1e1a:	47 95       	ror	r20
    1e1c:	37 95       	ror	r19
    1e1e:	27 95       	ror	r18
    1e20:	ba 95       	dec	r27
    1e22:	c9 f7       	brne	.-14     	; 0x1e16 <__ultoa_invert+0xa2>
    1e24:	62 0f       	add	r22, r18
    1e26:	73 1f       	adc	r23, r19
    1e28:	84 1f       	adc	r24, r20
    1e2a:	95 1f       	adc	r25, r21
    1e2c:	a0 1d       	adc	r26, r0
    1e2e:	08 95       	ret

00001e30 <calloc>:
    1e30:	0f 93       	push	r16
    1e32:	1f 93       	push	r17
    1e34:	cf 93       	push	r28
    1e36:	df 93       	push	r29
    1e38:	86 9f       	mul	r24, r22
    1e3a:	80 01       	movw	r16, r0
    1e3c:	87 9f       	mul	r24, r23
    1e3e:	10 0d       	add	r17, r0
    1e40:	96 9f       	mul	r25, r22
    1e42:	10 0d       	add	r17, r0
    1e44:	11 24       	eor	r1, r1
    1e46:	c8 01       	movw	r24, r16
    1e48:	0d d0       	rcall	.+26     	; 0x1e64 <malloc>
    1e4a:	ec 01       	movw	r28, r24
    1e4c:	00 97       	sbiw	r24, 0x00	; 0
    1e4e:	21 f0       	breq	.+8      	; 0x1e58 <calloc+0x28>
    1e50:	a8 01       	movw	r20, r16
    1e52:	60 e0       	ldi	r22, 0x00	; 0
    1e54:	70 e0       	ldi	r23, 0x00	; 0
    1e56:	27 d1       	rcall	.+590    	; 0x20a6 <memset>
    1e58:	ce 01       	movw	r24, r28
    1e5a:	df 91       	pop	r29
    1e5c:	cf 91       	pop	r28
    1e5e:	1f 91       	pop	r17
    1e60:	0f 91       	pop	r16
    1e62:	08 95       	ret

00001e64 <malloc>:
    1e64:	0f 93       	push	r16
    1e66:	1f 93       	push	r17
    1e68:	cf 93       	push	r28
    1e6a:	df 93       	push	r29
    1e6c:	82 30       	cpi	r24, 0x02	; 2
    1e6e:	91 05       	cpc	r25, r1
    1e70:	10 f4       	brcc	.+4      	; 0x1e76 <malloc+0x12>
    1e72:	82 e0       	ldi	r24, 0x02	; 2
    1e74:	90 e0       	ldi	r25, 0x00	; 0
    1e76:	e0 91 30 20 	lds	r30, 0x2030	; 0x802030 <__flp>
    1e7a:	f0 91 31 20 	lds	r31, 0x2031	; 0x802031 <__flp+0x1>
    1e7e:	20 e0       	ldi	r18, 0x00	; 0
    1e80:	30 e0       	ldi	r19, 0x00	; 0
    1e82:	a0 e0       	ldi	r26, 0x00	; 0
    1e84:	b0 e0       	ldi	r27, 0x00	; 0
    1e86:	30 97       	sbiw	r30, 0x00	; 0
    1e88:	19 f1       	breq	.+70     	; 0x1ed0 <malloc+0x6c>
    1e8a:	40 81       	ld	r20, Z
    1e8c:	51 81       	ldd	r21, Z+1	; 0x01
    1e8e:	02 81       	ldd	r16, Z+2	; 0x02
    1e90:	13 81       	ldd	r17, Z+3	; 0x03
    1e92:	48 17       	cp	r20, r24
    1e94:	59 07       	cpc	r21, r25
    1e96:	c8 f0       	brcs	.+50     	; 0x1eca <malloc+0x66>
    1e98:	84 17       	cp	r24, r20
    1e9a:	95 07       	cpc	r25, r21
    1e9c:	69 f4       	brne	.+26     	; 0x1eb8 <malloc+0x54>
    1e9e:	10 97       	sbiw	r26, 0x00	; 0
    1ea0:	31 f0       	breq	.+12     	; 0x1eae <malloc+0x4a>
    1ea2:	12 96       	adiw	r26, 0x02	; 2
    1ea4:	0c 93       	st	X, r16
    1ea6:	12 97       	sbiw	r26, 0x02	; 2
    1ea8:	13 96       	adiw	r26, 0x03	; 3
    1eaa:	1c 93       	st	X, r17
    1eac:	27 c0       	rjmp	.+78     	; 0x1efc <malloc+0x98>
    1eae:	00 93 30 20 	sts	0x2030, r16	; 0x802030 <__flp>
    1eb2:	10 93 31 20 	sts	0x2031, r17	; 0x802031 <__flp+0x1>
    1eb6:	22 c0       	rjmp	.+68     	; 0x1efc <malloc+0x98>
    1eb8:	21 15       	cp	r18, r1
    1eba:	31 05       	cpc	r19, r1
    1ebc:	19 f0       	breq	.+6      	; 0x1ec4 <malloc+0x60>
    1ebe:	42 17       	cp	r20, r18
    1ec0:	53 07       	cpc	r21, r19
    1ec2:	18 f4       	brcc	.+6      	; 0x1eca <malloc+0x66>
    1ec4:	9a 01       	movw	r18, r20
    1ec6:	bd 01       	movw	r22, r26
    1ec8:	ef 01       	movw	r28, r30
    1eca:	df 01       	movw	r26, r30
    1ecc:	f8 01       	movw	r30, r16
    1ece:	db cf       	rjmp	.-74     	; 0x1e86 <malloc+0x22>
    1ed0:	21 15       	cp	r18, r1
    1ed2:	31 05       	cpc	r19, r1
    1ed4:	f9 f0       	breq	.+62     	; 0x1f14 <malloc+0xb0>
    1ed6:	28 1b       	sub	r18, r24
    1ed8:	39 0b       	sbc	r19, r25
    1eda:	24 30       	cpi	r18, 0x04	; 4
    1edc:	31 05       	cpc	r19, r1
    1ede:	80 f4       	brcc	.+32     	; 0x1f00 <malloc+0x9c>
    1ee0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee2:	9b 81       	ldd	r25, Y+3	; 0x03
    1ee4:	61 15       	cp	r22, r1
    1ee6:	71 05       	cpc	r23, r1
    1ee8:	21 f0       	breq	.+8      	; 0x1ef2 <malloc+0x8e>
    1eea:	fb 01       	movw	r30, r22
    1eec:	82 83       	std	Z+2, r24	; 0x02
    1eee:	93 83       	std	Z+3, r25	; 0x03
    1ef0:	04 c0       	rjmp	.+8      	; 0x1efa <malloc+0x96>
    1ef2:	80 93 30 20 	sts	0x2030, r24	; 0x802030 <__flp>
    1ef6:	90 93 31 20 	sts	0x2031, r25	; 0x802031 <__flp+0x1>
    1efa:	fe 01       	movw	r30, r28
    1efc:	32 96       	adiw	r30, 0x02	; 2
    1efe:	44 c0       	rjmp	.+136    	; 0x1f88 <malloc+0x124>
    1f00:	fe 01       	movw	r30, r28
    1f02:	e2 0f       	add	r30, r18
    1f04:	f3 1f       	adc	r31, r19
    1f06:	81 93       	st	Z+, r24
    1f08:	91 93       	st	Z+, r25
    1f0a:	22 50       	subi	r18, 0x02	; 2
    1f0c:	31 09       	sbc	r19, r1
    1f0e:	28 83       	st	Y, r18
    1f10:	39 83       	std	Y+1, r19	; 0x01
    1f12:	3a c0       	rjmp	.+116    	; 0x1f88 <malloc+0x124>
    1f14:	20 91 2e 20 	lds	r18, 0x202E	; 0x80202e <__brkval>
    1f18:	30 91 2f 20 	lds	r19, 0x202F	; 0x80202f <__brkval+0x1>
    1f1c:	23 2b       	or	r18, r19
    1f1e:	41 f4       	brne	.+16     	; 0x1f30 <malloc+0xcc>
    1f20:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    1f24:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    1f28:	20 93 2e 20 	sts	0x202E, r18	; 0x80202e <__brkval>
    1f2c:	30 93 2f 20 	sts	0x202F, r19	; 0x80202f <__brkval+0x1>
    1f30:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    1f34:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    1f38:	21 15       	cp	r18, r1
    1f3a:	31 05       	cpc	r19, r1
    1f3c:	41 f4       	brne	.+16     	; 0x1f4e <malloc+0xea>
    1f3e:	2d b7       	in	r18, 0x3d	; 61
    1f40:	3e b7       	in	r19, 0x3e	; 62
    1f42:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    1f46:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    1f4a:	24 1b       	sub	r18, r20
    1f4c:	35 0b       	sbc	r19, r21
    1f4e:	e0 91 2e 20 	lds	r30, 0x202E	; 0x80202e <__brkval>
    1f52:	f0 91 2f 20 	lds	r31, 0x202F	; 0x80202f <__brkval+0x1>
    1f56:	e2 17       	cp	r30, r18
    1f58:	f3 07       	cpc	r31, r19
    1f5a:	a0 f4       	brcc	.+40     	; 0x1f84 <malloc+0x120>
    1f5c:	2e 1b       	sub	r18, r30
    1f5e:	3f 0b       	sbc	r19, r31
    1f60:	28 17       	cp	r18, r24
    1f62:	39 07       	cpc	r19, r25
    1f64:	78 f0       	brcs	.+30     	; 0x1f84 <malloc+0x120>
    1f66:	ac 01       	movw	r20, r24
    1f68:	4e 5f       	subi	r20, 0xFE	; 254
    1f6a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f6c:	24 17       	cp	r18, r20
    1f6e:	35 07       	cpc	r19, r21
    1f70:	48 f0       	brcs	.+18     	; 0x1f84 <malloc+0x120>
    1f72:	4e 0f       	add	r20, r30
    1f74:	5f 1f       	adc	r21, r31
    1f76:	40 93 2e 20 	sts	0x202E, r20	; 0x80202e <__brkval>
    1f7a:	50 93 2f 20 	sts	0x202F, r21	; 0x80202f <__brkval+0x1>
    1f7e:	81 93       	st	Z+, r24
    1f80:	91 93       	st	Z+, r25
    1f82:	02 c0       	rjmp	.+4      	; 0x1f88 <malloc+0x124>
    1f84:	e0 e0       	ldi	r30, 0x00	; 0
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	cf 01       	movw	r24, r30
    1f8a:	df 91       	pop	r29
    1f8c:	cf 91       	pop	r28
    1f8e:	1f 91       	pop	r17
    1f90:	0f 91       	pop	r16
    1f92:	08 95       	ret

00001f94 <free>:
    1f94:	cf 93       	push	r28
    1f96:	df 93       	push	r29
    1f98:	00 97       	sbiw	r24, 0x00	; 0
    1f9a:	09 f4       	brne	.+2      	; 0x1f9e <free+0xa>
    1f9c:	81 c0       	rjmp	.+258    	; 0x20a0 <free+0x10c>
    1f9e:	fc 01       	movw	r30, r24
    1fa0:	32 97       	sbiw	r30, 0x02	; 2
    1fa2:	12 82       	std	Z+2, r1	; 0x02
    1fa4:	13 82       	std	Z+3, r1	; 0x03
    1fa6:	a0 91 30 20 	lds	r26, 0x2030	; 0x802030 <__flp>
    1faa:	b0 91 31 20 	lds	r27, 0x2031	; 0x802031 <__flp+0x1>
    1fae:	10 97       	sbiw	r26, 0x00	; 0
    1fb0:	81 f4       	brne	.+32     	; 0x1fd2 <free+0x3e>
    1fb2:	20 81       	ld	r18, Z
    1fb4:	31 81       	ldd	r19, Z+1	; 0x01
    1fb6:	82 0f       	add	r24, r18
    1fb8:	93 1f       	adc	r25, r19
    1fba:	20 91 2e 20 	lds	r18, 0x202E	; 0x80202e <__brkval>
    1fbe:	30 91 2f 20 	lds	r19, 0x202F	; 0x80202f <__brkval+0x1>
    1fc2:	28 17       	cp	r18, r24
    1fc4:	39 07       	cpc	r19, r25
    1fc6:	51 f5       	brne	.+84     	; 0x201c <free+0x88>
    1fc8:	e0 93 2e 20 	sts	0x202E, r30	; 0x80202e <__brkval>
    1fcc:	f0 93 2f 20 	sts	0x202F, r31	; 0x80202f <__brkval+0x1>
    1fd0:	67 c0       	rjmp	.+206    	; 0x20a0 <free+0x10c>
    1fd2:	ed 01       	movw	r28, r26
    1fd4:	20 e0       	ldi	r18, 0x00	; 0
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	ce 17       	cp	r28, r30
    1fda:	df 07       	cpc	r29, r31
    1fdc:	40 f4       	brcc	.+16     	; 0x1fee <free+0x5a>
    1fde:	4a 81       	ldd	r20, Y+2	; 0x02
    1fe0:	5b 81       	ldd	r21, Y+3	; 0x03
    1fe2:	9e 01       	movw	r18, r28
    1fe4:	41 15       	cp	r20, r1
    1fe6:	51 05       	cpc	r21, r1
    1fe8:	f1 f0       	breq	.+60     	; 0x2026 <free+0x92>
    1fea:	ea 01       	movw	r28, r20
    1fec:	f5 cf       	rjmp	.-22     	; 0x1fd8 <free+0x44>
    1fee:	c2 83       	std	Z+2, r28	; 0x02
    1ff0:	d3 83       	std	Z+3, r29	; 0x03
    1ff2:	40 81       	ld	r20, Z
    1ff4:	51 81       	ldd	r21, Z+1	; 0x01
    1ff6:	84 0f       	add	r24, r20
    1ff8:	95 1f       	adc	r25, r21
    1ffa:	c8 17       	cp	r28, r24
    1ffc:	d9 07       	cpc	r29, r25
    1ffe:	59 f4       	brne	.+22     	; 0x2016 <free+0x82>
    2000:	88 81       	ld	r24, Y
    2002:	99 81       	ldd	r25, Y+1	; 0x01
    2004:	84 0f       	add	r24, r20
    2006:	95 1f       	adc	r25, r21
    2008:	02 96       	adiw	r24, 0x02	; 2
    200a:	80 83       	st	Z, r24
    200c:	91 83       	std	Z+1, r25	; 0x01
    200e:	8a 81       	ldd	r24, Y+2	; 0x02
    2010:	9b 81       	ldd	r25, Y+3	; 0x03
    2012:	82 83       	std	Z+2, r24	; 0x02
    2014:	93 83       	std	Z+3, r25	; 0x03
    2016:	21 15       	cp	r18, r1
    2018:	31 05       	cpc	r19, r1
    201a:	29 f4       	brne	.+10     	; 0x2026 <free+0x92>
    201c:	e0 93 30 20 	sts	0x2030, r30	; 0x802030 <__flp>
    2020:	f0 93 31 20 	sts	0x2031, r31	; 0x802031 <__flp+0x1>
    2024:	3d c0       	rjmp	.+122    	; 0x20a0 <free+0x10c>
    2026:	e9 01       	movw	r28, r18
    2028:	ea 83       	std	Y+2, r30	; 0x02
    202a:	fb 83       	std	Y+3, r31	; 0x03
    202c:	49 91       	ld	r20, Y+
    202e:	59 91       	ld	r21, Y+
    2030:	c4 0f       	add	r28, r20
    2032:	d5 1f       	adc	r29, r21
    2034:	ec 17       	cp	r30, r28
    2036:	fd 07       	cpc	r31, r29
    2038:	61 f4       	brne	.+24     	; 0x2052 <free+0xbe>
    203a:	80 81       	ld	r24, Z
    203c:	91 81       	ldd	r25, Z+1	; 0x01
    203e:	84 0f       	add	r24, r20
    2040:	95 1f       	adc	r25, r21
    2042:	02 96       	adiw	r24, 0x02	; 2
    2044:	e9 01       	movw	r28, r18
    2046:	88 83       	st	Y, r24
    2048:	99 83       	std	Y+1, r25	; 0x01
    204a:	82 81       	ldd	r24, Z+2	; 0x02
    204c:	93 81       	ldd	r25, Z+3	; 0x03
    204e:	8a 83       	std	Y+2, r24	; 0x02
    2050:	9b 83       	std	Y+3, r25	; 0x03
    2052:	e0 e0       	ldi	r30, 0x00	; 0
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	12 96       	adiw	r26, 0x02	; 2
    2058:	8d 91       	ld	r24, X+
    205a:	9c 91       	ld	r25, X
    205c:	13 97       	sbiw	r26, 0x03	; 3
    205e:	00 97       	sbiw	r24, 0x00	; 0
    2060:	19 f0       	breq	.+6      	; 0x2068 <free+0xd4>
    2062:	fd 01       	movw	r30, r26
    2064:	dc 01       	movw	r26, r24
    2066:	f7 cf       	rjmp	.-18     	; 0x2056 <free+0xc2>
    2068:	8d 91       	ld	r24, X+
    206a:	9c 91       	ld	r25, X
    206c:	11 97       	sbiw	r26, 0x01	; 1
    206e:	9d 01       	movw	r18, r26
    2070:	2e 5f       	subi	r18, 0xFE	; 254
    2072:	3f 4f       	sbci	r19, 0xFF	; 255
    2074:	82 0f       	add	r24, r18
    2076:	93 1f       	adc	r25, r19
    2078:	20 91 2e 20 	lds	r18, 0x202E	; 0x80202e <__brkval>
    207c:	30 91 2f 20 	lds	r19, 0x202F	; 0x80202f <__brkval+0x1>
    2080:	28 17       	cp	r18, r24
    2082:	39 07       	cpc	r19, r25
    2084:	69 f4       	brne	.+26     	; 0x20a0 <free+0x10c>
    2086:	30 97       	sbiw	r30, 0x00	; 0
    2088:	29 f4       	brne	.+10     	; 0x2094 <free+0x100>
    208a:	10 92 30 20 	sts	0x2030, r1	; 0x802030 <__flp>
    208e:	10 92 31 20 	sts	0x2031, r1	; 0x802031 <__flp+0x1>
    2092:	02 c0       	rjmp	.+4      	; 0x2098 <free+0x104>
    2094:	12 82       	std	Z+2, r1	; 0x02
    2096:	13 82       	std	Z+3, r1	; 0x03
    2098:	a0 93 2e 20 	sts	0x202E, r26	; 0x80202e <__brkval>
    209c:	b0 93 2f 20 	sts	0x202F, r27	; 0x80202f <__brkval+0x1>
    20a0:	df 91       	pop	r29
    20a2:	cf 91       	pop	r28
    20a4:	08 95       	ret

000020a6 <memset>:
    20a6:	dc 01       	movw	r26, r24
    20a8:	01 c0       	rjmp	.+2      	; 0x20ac <memset+0x6>
    20aa:	6d 93       	st	X+, r22
    20ac:	41 50       	subi	r20, 0x01	; 1
    20ae:	50 40       	sbci	r21, 0x00	; 0
    20b0:	e0 f7       	brcc	.-8      	; 0x20aa <memset+0x4>
    20b2:	08 95       	ret

000020b4 <_exit>:
    20b4:	f8 94       	cli

000020b6 <__stop_program>:
    20b6:	ff cf       	rjmp	.-2      	; 0x20b6 <__stop_program>
