// Seed: 150566164
module module_0 (
    output wor  id_0,
    output wand id_1
);
  tri  id_3 = -1;
  wire id_4 = id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd11,
    parameter id_3  = 32'd28,
    parameter id_4  = 32'd29,
    parameter id_7  = 32'd76
) (
    output logic id_0,
    output tri id_1,
    output wand id_2,
    input uwire _id_3,
    input tri0 _id_4,
    input supply1 id_5,
    output wand id_6,
    input wand _id_7,
    input wand id_8,
    input supply0 id_9,
    output tri1 id_10
);
  logic [-1 : (  id_3  )  *  id_3] _id_12;
  assign id_10 = id_7;
  assign id_0  = 1;
  module_0 modCall_1 (
      id_10,
      id_6
  );
  assign modCall_1.id_1 = 0;
  if (-1) begin : LABEL_0
    wire [id_12 : ""] id_13;
  end else begin : LABEL_1
    parameter [1  +  (  id_4  ) : 1] id_14 = 1;
    wire id_15;
    assign #id_16 id_2 = id_8;
    wire [id_4 : 1] id_17;
    wire id_18;
    ;
  end
  always begin : LABEL_2
    id_0 <= id_5;
  end
  wire [id_7 : id_7] id_19;
endmodule
