Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 11:25:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_13_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 Delay1No65_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.878ns (27.090%)  route 2.363ns (72.910%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 7.085 - 4.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.759ns (routing 1.382ns, distribution 1.377ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.256ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=25237, routed)       2.759     3.790    Delay1No65_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X199Y172       FDCE                                         r  Delay1No65_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y172       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.869 r  Delay1No65_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.594     4.463    Delay1No64_instance/Y_reg[33]_0[5]
    SLICE_X180Y175       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     4.561 r  Delay1No64_instance/geqOp_carry_i_14__5/O
                         net (fo=1, routed)           0.021     4.582    Add11_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X180Y175       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.743 r  Add11_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.769    Add11_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X180Y176       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.784 r  Add11_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.810    Add11_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X180Y177       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.862 r  Add11_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.312     5.174    Delay1No65_instance/CO[0]
    SLICE_X178Y178       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     5.284 f  Delay1No65_instance/shiftedFracY_d1[12]_i_4__5/O
                         net (fo=3, routed)           0.272     5.556    Delay1No64_instance/Y_reg[23]_0[0]
    SLICE_X176Y177       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.706 f  Delay1No64_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.184     5.890    Delay1No64_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X177Y176       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.940 r  Delay1No64_instance/shiftedFracY_d1[45]_i_4__5/O
                         net (fo=31, routed)          0.301     6.241    Delay1No65_instance/Y_reg[23]_0
    SLICE_X176Y170       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     6.280 r  Delay1No65_instance/shiftedFracY_d1[17]_i_3__5/O
                         net (fo=5, routed)           0.277     6.557    Delay1No65_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X173Y172       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     6.681 r  Delay1No65_instance/shiftedFracY_d1[9]_i_1__5/O
                         net (fo=2, routed)           0.350     7.031    Add11_impl_instance/FPAddSubOp_instance/level4__0__0[9]
    SLICE_X175Y171       FDRE                                         r  Add11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=25237, routed)       2.346     7.085    Add11_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X175Y171       FDRE                                         r  Add11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/C
                         clock pessimism              0.487     7.572    
                         clock uncertainty           -0.035     7.537    
    SLICE_X175Y171       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.562    Add11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  0.530    




