

================================================================
== Vitis HLS Report for 'conv2_Pipeline_BW5'
================================================================
* Date:           Sat Nov  4 17:39:46 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.350 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem4788 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem4788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul4786 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul4786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_3 = alloca i32 1"   --->   Operation 6 'alloca' 'w_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln64_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln64"   --->   Operation 22 'read' 'add_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w_3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul4786"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem4788"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1.i.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%w = load i8 %w_3" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 27 'load' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%icmp_ln62_1 = icmp_eq  i8 %w, i8 255" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 29 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln62_1 = add i8 %w, i8 1" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 30 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %for.inc.1.i.i.split, void %for.inc.2.i.i.preheader.exitStub" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 31 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_urem4788_load_1 = load i8 %phi_urem4788" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 32 'load' 'phi_urem4788_load_1' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul4786_load = load i17 %phi_mul4786" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 33 'load' 'phi_mul4786_load' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 35 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln64_1 = add i8 %add_ln64_read, i8 %phi_urem4788_load_1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 36 'add' 'add_ln64_1' <Predicate = (!icmp_ln62_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %add_ln64_1" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 37 'zext' 'zext_ln64' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 38 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 39 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 40 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 41 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 42 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_60 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_9, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 43 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_60' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_61 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 44 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_61' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_62 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 45 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_63 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 46 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_63' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_64 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 47 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_64' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_65 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 48 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_65' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_66 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 49 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_66' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_67 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 50 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_67' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_68 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 51 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_68' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_69 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 52 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_69' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%add_ln62 = add i17 %phi_mul4786_load, i17 482" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 53 'add' 'add_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul4786_load, i32 13, i32 16" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 54 'partselect' 'trunc_ln62_1' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%switch_ln64 = switch i4 %trunc_ln62_1, void %arrayidx1223.1.i.i.case.14, i4 0, void %arrayidx1223.1.i.i.case.0, i4 1, void %arrayidx1223.1.i.i.case.1, i4 2, void %arrayidx1223.1.i.i.case.2, i4 3, void %arrayidx1223.1.i.i.case.3, i4 4, void %arrayidx1223.1.i.i.case.4, i4 5, void %arrayidx1223.1.i.i.case.5, i4 6, void %arrayidx1223.1.i.i.case.6, i4 7, void %arrayidx1223.1.i.i.case.7, i4 8, void %arrayidx1223.1.i.i.case.8, i4 9, void %arrayidx1223.1.i.i.case.9, i4 10, void %arrayidx1223.1.i.i.case.10, i4 11, void %arrayidx1223.1.i.i.case.11, i4 12, void %arrayidx1223.1.i.i.case.12, i4 13, void %arrayidx1223.1.i.i.case.13" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 55 'switch' 'switch_ln64' <Predicate = (!icmp_ln62_1)> <Delay = 0.74>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 56 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 57 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 58 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 59 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 60 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 61 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 11)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 62 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 63 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_63" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 64 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 65 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 9)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_62" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 66 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 67 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_61" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 68 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 69 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 7)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_69" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 70 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 71 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_68" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 72 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 73 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_67" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 74 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 75 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_66" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 76 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 77 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_65" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 78 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 79 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_64" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 80 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 81 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_60" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 82 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 83 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 0)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln64 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 84 'store' 'store_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 15) | (!icmp_ln62_1 & trunc_ln62_1 == 14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:64->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 85 'br' 'br_ln64' <Predicate = (!icmp_ln62_1 & trunc_ln62_1 == 15) | (!icmp_ln62_1 & trunc_ln62_1 == 14)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%phi_urem4788_load = load i8 %phi_urem4788" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 86 'load' 'phi_urem4788_load' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%add_ln62_3 = add i8 %phi_urem4788_load, i8 1" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 87 'add' 'add_ln62_3' <Predicate = (!icmp_ln62_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.76ns)   --->   "%icmp_ln62 = icmp_ult  i8 %add_ln62_3, i8 17" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 88 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.39ns)   --->   "%select_ln62 = select i1 %icmp_ln62, i8 %add_ln62_3, i8 0" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 89 'select' 'select_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln62 = store i8 %add_ln62_1, i8 %w_3" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 90 'store' 'store_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln62 = store i17 %add_ln62, i17 %phi_mul4786" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 91 'store' 'store_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln62 = store i8 %select_ln62, i8 %phi_urem4788" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 92 'store' 'store_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc.1.i.i" [src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52]   --->   Operation 93 'br' 'br_ln62' <Predicate = (!icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln62_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('w') [19]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'w' [36]  (0.427 ns)

 <State 2>: 2.350ns
The critical path consists of the following:
	'load' operation ('phi_urem4788_load', src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52) on local variable 'phi_urem4788' [117]  (0.000 ns)
	'add' operation ('add_ln62_3', src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52) [118]  (0.765 ns)
	'icmp' operation ('icmp_ln62', src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52) [119]  (0.765 ns)
	'select' operation ('select_ln62', src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52) [120]  (0.393 ns)
	'store' operation ('store_ln62', src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52) of variable 'select_ln62', src/conv2.cpp:62->src/conv2.cpp:122->src/conv2.cpp:52 on local variable 'phi_urem4788' [123]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
