// Seed: 2371873136
module module_0 #(
    parameter id_4 = 32'd5,
    parameter id_4 = 32'd25
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  parameter id_4 = 1;
  wire id_5;
  assign id_5 = id_1;
  logic [-1 : id_4] id_6[-1 : -1];
  ;
  wire id_7;
  wire id_8;
  assign id_7 = id_6;
  defparam id_4.id_4 = id_4, id_4.id_4 = 1, id_4.id_4 = -1, id_4.id_4 = "", id_4.id_4 = id_4,
      id_4.id_4 = id_4, id_4.id_4 = -1'h0 < id_4;
  always force id_3 = id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  inout wire _id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  logic id_9;
  wire  id_10 = 1;
  assign id_3[id_7] = id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  logic id_11;
endmodule
