{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735116178333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735116178333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 16:42:58 2024 " "Processing started: Wed Dec 25 16:42:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735116178333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735116178333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735116178333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735116178679 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 tetris.sv(454) " "Verilog HDL Expression warning at tetris.sv(454): truncated literal to match 2 bits" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 454 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1735116178736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.sv 4 4 " "Found 4 design units, including 4 entities, in source file tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116178738 ""} { "Info" "ISGN_ENTITY_NAME" "2 Timer2 " "Found entity 2: Timer2" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116178738 ""} { "Info" "ISGN_ENTITY_NAME" "3 Timer25 " "Found entity 3: Timer25" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116178738 ""} { "Info" "ISGN_ENTITY_NAME" "4 TimerRefresh " "Found entity 4: TimerRefresh" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116178738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116178738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer2 tetris.sv(92) " "Verilog HDL Implicit Net warning at tetris.sv(92): created implicit net for \"timer2\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116178738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer25 tetris.sv(93) " "Verilog HDL Implicit Net warning at tetris.sv(93): created implicit net for \"timer25\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116178738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "refresh tetris.sv(94) " "Verilog HDL Implicit Net warning at tetris.sv(94): created implicit net for \"refresh\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116178738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tetris " "Elaborating entity \"tetris\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735116178776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 tetris.sv(153) " "Verilog HDL assignment warning at tetris.sv(153): truncated value with size 8 to match size of target (1)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178786 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tetris.sv(161) " "Verilog HDL assignment warning at tetris.sv(161): truncated value with size 32 to match size of target (5)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178789 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tetris.sv(174) " "Verilog HDL assignment warning at tetris.sv(174): truncated value with size 32 to match size of target (4)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178789 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tetris.sv(176) " "Verilog HDL assignment warning at tetris.sv(176): truncated value with size 32 to match size of target (4)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178790 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tetris.sv(183) " "Verilog HDL assignment warning at tetris.sv(183): truncated value with size 32 to match size of target (8)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178790 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tetris.sv(191) " "Verilog HDL assignment warning at tetris.sv(191): truncated value with size 32 to match size of target (4)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178790 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tetris.sv(196) " "Verilog HDL assignment warning at tetris.sv(196): truncated value with size 32 to match size of target (6)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178790 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tetris.sv(198) " "Verilog HDL assignment warning at tetris.sv(198): truncated value with size 32 to match size of target (6)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178791 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tetris.sv(217) " "Verilog HDL assignment warning at tetris.sv(217): truncated value with size 4 to match size of target (2)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178793 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 tetris.sv(234) " "Verilog HDL assignment warning at tetris.sv(234): truncated value with size 32 to match size of target (9)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178794 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tetris.sv(256) " "Verilog HDL assignment warning at tetris.sv(256): truncated value with size 32 to match size of target (5)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178799 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tetris.sv(281) " "Verilog HDL assignment warning at tetris.sv(281): truncated value with size 32 to match size of target (2)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178800 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tetris.sv(282) " "Verilog HDL assignment warning at tetris.sv(282): truncated value with size 32 to match size of target (6)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178801 "|tetris"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "tetris.sv(284) " "Verilog HDL or VHDL warning at the tetris.sv(284): index expression is not wide enough to address all of the elements in the array" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 284 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1735116178801 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tetris.sv(284) " "Verilog HDL assignment warning at tetris.sv(284): truncated value with size 32 to match size of target (6)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178801 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(345) " "Verilog HDL assignment warning at tetris.sv(345): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178812 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(361) " "Verilog HDL assignment warning at tetris.sv(361): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178817 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(366) " "Verilog HDL assignment warning at tetris.sv(366): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178817 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(371) " "Verilog HDL assignment warning at tetris.sv(371): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178818 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(376) " "Verilog HDL assignment warning at tetris.sv(376): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178818 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(381) " "Verilog HDL assignment warning at tetris.sv(381): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178818 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(386) " "Verilog HDL assignment warning at tetris.sv(386): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178819 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 tetris.sv(391) " "Verilog HDL assignment warning at tetris.sv(391): truncated value with size 32 to match size of target (7)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178819 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tetris.sv(414) " "Verilog HDL assignment warning at tetris.sv(414): truncated value with size 32 to match size of target (6)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178826 "|tetris"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tetris.sv(419) " "Verilog HDL assignment warning at tetris.sv(419): truncated value with size 32 to match size of target (6)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178826 "|tetris"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shapes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shapes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1735116178918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shapesH " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shapesH\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1735116178918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "digits " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"digits\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1735116178918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer2 Timer2:T2 " "Elaborating entity \"Timer2\" for hierarchy \"Timer2:T2\"" {  } { { "tetris.sv" "T2" { Text "E:/logic2024/tetris/tetris.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116178950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tetris.sv(484) " "Verilog HDL assignment warning at tetris.sv(484): truncated value with size 32 to match size of target (25)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178950 "|tetris|Timer2:T2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer25 Timer25:T25 " "Elaborating entity \"Timer25\" for hierarchy \"Timer25:T25\"" {  } { { "tetris.sv" "T25" { Text "E:/logic2024/tetris/tetris.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116178955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tetris.sv(499) " "Verilog HDL assignment warning at tetris.sv(499): truncated value with size 32 to match size of target (25)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178956 "|tetris|Timer25:T25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerRefresh TimerRefresh:TFR " "Elaborating entity \"TimerRefresh\" for hierarchy \"TimerRefresh:TFR\"" {  } { { "tetris.sv" "TFR" { Text "E:/logic2024/tetris/tetris.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116178962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tetris.sv(514) " "Verilog HDL assignment warning at tetris.sv(514): truncated value with size 32 to match size of target (25)" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735116178963 "|tetris|TimerRefresh:TFR"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "tetris.sv" "Div0" { Text "E:/logic2024/tetris/tetris.sv" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116180351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "tetris.sv" "Mod1" { Text "E:/logic2024/tetris/tetris.sv" 284 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116180351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "tetris.sv" "Mod0" { Text "E:/logic2024/tetris/tetris.sv" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116180351 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1735116180351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 291 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116180411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180411 ""}  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 291 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735116180411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "E:/logic2024/tetris/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/logic2024/tetris/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/logic2024/tetris/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/logic2024/tetris/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/logic2024/tetris/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 284 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116180643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180643 ""}  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 284 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735116180643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "E:/logic2024/tetris/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/logic2024/tetris/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "E:/logic2024/tetris/db/alt_u_div_03f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 282 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116180744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735116180744 ""}  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 282 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735116180744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "E:/logic2024/tetris/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/logic2024/tetris/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "E:/logic2024/tetris/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116180840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116180840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[0\] VCC " "Pin \"DATA_G\[0\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[1\] VCC " "Pin \"DATA_G\[1\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[2\] VCC " "Pin \"DATA_G\[2\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[3\] VCC " "Pin \"DATA_G\[3\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[4\] VCC " "Pin \"DATA_G\[4\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[5\] VCC " "Pin \"DATA_G\[5\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[6\] VCC " "Pin \"DATA_G\[6\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_G\[7\] VCC " "Pin \"DATA_G\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[0\] VCC " "Pin \"DATA_B\[0\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[1\] VCC " "Pin \"DATA_B\[1\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[2\] VCC " "Pin \"DATA_B\[2\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[3\] VCC " "Pin \"DATA_B\[3\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[4\] VCC " "Pin \"DATA_B\[4\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[5\] VCC " "Pin \"DATA_B\[5\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[6\] VCC " "Pin \"DATA_B\[6\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[7\] VCC " "Pin \"DATA_B\[7\]\" is stuck at VCC" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|DATA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Pin \"sel\[1\]\" is stuck at GND" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Pin \"sel\[2\]\" is stuck at GND" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735116182125 "|tetris|sel[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1735116182125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735116182282 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1735116183290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735116183831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116183831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1299 " "Implemented 1299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735116183991 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735116183991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1250 " "Implemented 1250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735116183991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735116183991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735116184041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 16:43:04 2024 " "Processing ended: Wed Dec 25 16:43:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735116184041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735116184041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735116184041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735116184041 ""}
