#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11e02ee30 .scope module, "enhanced_cpu_system" "enhanced_cpu_system" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "system_clock";
    .port_info 1 /INPUT 1 "system_reset";
    .port_info 2 /INPUT 8 "uart_receive_data";
    .port_info 3 /OUTPUT 8 "uart_transmit_data";
    .port_info 4 /OUTPUT 1 "uart_transmit_valid";
    .port_info 5 /INPUT 1 "uart_receive_valid";
    .port_info 6 /OUTPUT 32 "cpu_debug_information";
    .port_info 7 /OUTPUT 16 "cpu_debug_address";
    .port_info 8 /OUTPUT 1 "cpu_debug_enable";
    .port_info 9 /INOUT 16 "memory_external_interface";
v0x11e045a50_0 .net "cpu_debug_address", 15 0, L_0x11e047280;  1 drivers
v0x11e045b20_0 .net "cpu_debug_enable", 0 0, L_0x11e047360;  1 drivers
v0x11e045bb0_0 .net "cpu_debug_information", 31 0, L_0x11e047210;  1 drivers
v0x11e045c60_0 .net "memory_external_interface", 15 0, L_0x11e047470;  1 drivers
o0x120040070 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e045d10_0 .net "system_clock", 0 0, o0x120040070;  0 drivers
o0x1200402e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e045e60_0 .net "system_reset", 0 0, o0x1200402e0;  0 drivers
o0x120040c40 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x11e045f70_0 .net "uart_receive_data", 7 0, o0x120040c40;  0 drivers
o0x120040c70 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e046000_0 .net "uart_receive_valid", 0 0, o0x120040c70;  0 drivers
v0x11e046090_0 .net "uart_transmit_data", 7 0, v0x11e045680_0;  1 drivers
v0x11e0461a0_0 .net "uart_transmit_valid", 0 0, v0x11e045870_0;  1 drivers
v0x11e046230_0 .net "w_cache_ctrl_cpu_data_out_to_cpu_core_data_in", 31 0, v0x11e0427a0_0;  1 drivers
v0x11e0462c0_0 .net "w_cache_ctrl_cpu_ready_to_cpu_core_cache_ready", 0 0, v0x11e0428f0_0;  1 drivers
v0x11e046390_0 .net "w_cache_ctrl_mem_addr_out_to_main_memory_addr_in", 15 0, L_0x11e047640;  1 drivers
v0x11e046460_0 .net "w_cache_ctrl_mem_data_out_to_main_memory_data_in", 31 0, L_0x11e047550;  1 drivers
v0x11e046530_0 .net "w_cache_ctrl_mem_read_en_to_main_memory_read_enable", 0 0, L_0x11e047820;  1 drivers
v0x11e046600_0 .net "w_cache_ctrl_mem_write_en_to_main_memory_write_enable", 0 0, L_0x11e047890;  1 drivers
v0x11e0466d0_0 .net "w_cpu_core_addr_out_to_cache_ctrl_cpu_addr_in", 15 0, L_0x11e046fb0;  1 drivers
v0x11e0468a0_0 .net "w_cpu_core_data_out_to_cache_ctrl_cpu_data_in", 31 0, L_0x11e046f40;  1 drivers
v0x11e046930_0 .net "w_cpu_core_read_enable_to_cache_ctrl_cpu_read_en", 0 0, v0x11e043c50_0;  1 drivers
v0x11e0469c0_0 .net "w_cpu_core_uart_tx_data_to_uart_if_tx_data_in", 7 0, L_0x11e047050;  1 drivers
v0x11e046a50_0 .net "w_cpu_core_uart_tx_valid_to_uart_if_tx_valid_in", 0 0, L_0x11e0470f0;  1 drivers
v0x11e046b20_0 .net "w_cpu_core_write_enable_to_cache_ctrl_cpu_write_en", 0 0, v0x11e043ff0_0;  1 drivers
v0x11e046bf0_0 .net "w_main_memory_data_out_to_cache_ctrl_mem_data_in", 31 0, v0x11e044820_0;  1 drivers
v0x11e046cc0_0 .net "w_main_memory_ready_to_cache_ctrl_mem_ready", 0 0, v0x11e044ad0_0;  1 drivers
v0x11e046d90_0 .net "w_uart_if_rx_data_out_to_cpu_core_uart_rx_data", 7 0, v0x11e045400_0;  1 drivers
v0x11e046e20_0 .net "w_uart_if_rx_valid_out_to_cpu_core_uart_rx_valid", 0 0, v0x11e045530_0;  1 drivers
S_0x11e02e590 .scope module, "cache_ctrl" "cache" 2 110, 3 1 0, S_0x11e02ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "cpu_data_in";
    .port_info 3 /INPUT 16 "cpu_addr_in";
    .port_info 4 /INPUT 1 "cpu_read_en";
    .port_info 5 /INPUT 1 "cpu_write_en";
    .port_info 6 /OUTPUT 32 "cpu_data_out";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 32 "mem_data_out";
    .port_info 9 /OUTPUT 16 "mem_addr_out";
    .port_info 10 /OUTPUT 1 "mem_read_en";
    .port_info 11 /OUTPUT 1 "mem_write_en";
    .port_info 12 /INPUT 32 "mem_data_in";
    .port_info 13 /INPUT 1 "mem_ready";
P_0x11e02de60 .param/l "CACHE_SIZE" 0 3 19, +C4<00000000000000000000010000000000>;
P_0x11e02dea0 .param/l "LINE_SIZE" 0 3 20, +C4<00000000000000000000000001000000>;
L_0x11e047550 .functor BUFZ 32, L_0x11e046f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e047640 .functor BUFZ 16, L_0x11e046fb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x11e0477b0 .functor NOT 1, v0x11e042530_0, C4<0>, C4<0>, C4<0>;
L_0x11e047820 .functor AND 1, v0x11e043c50_0, L_0x11e0477b0, C4<1>, C4<1>;
L_0x11e047890 .functor BUFZ 1, v0x11e043ff0_0, C4<0>, C4<0>, C4<0>;
v0x11e02e8e0_0 .net *"_ivl_4", 0 0, L_0x11e0477b0;  1 drivers
v0x11e042490 .array "cache_data", 1023 0, 31 0;
v0x11e042530_0 .var "cache_hit", 0 0;
v0x11e0425c0_0 .net "clk", 0 0, o0x120040070;  alias, 0 drivers
v0x11e042650_0 .net "cpu_addr_in", 15 0, L_0x11e046fb0;  alias, 1 drivers
v0x11e0426f0_0 .net "cpu_data_in", 31 0, L_0x11e046f40;  alias, 1 drivers
v0x11e0427a0_0 .var "cpu_data_out", 31 0;
v0x11e042850_0 .net "cpu_read_en", 0 0, v0x11e043c50_0;  alias, 1 drivers
v0x11e0428f0_0 .var "cpu_ready", 0 0;
v0x11e042a00_0 .net "cpu_write_en", 0 0, v0x11e043ff0_0;  alias, 1 drivers
v0x11e042a90_0 .net "mem_addr_out", 15 0, L_0x11e047640;  alias, 1 drivers
v0x11e042b40_0 .net "mem_data_in", 31 0, v0x11e044820_0;  alias, 1 drivers
v0x11e042bf0_0 .net "mem_data_out", 31 0, L_0x11e047550;  alias, 1 drivers
v0x11e042ca0_0 .net "mem_read_en", 0 0, L_0x11e047820;  alias, 1 drivers
v0x11e042d40_0 .net "mem_ready", 0 0, v0x11e044ad0_0;  alias, 1 drivers
v0x11e042de0_0 .net "mem_write_en", 0 0, L_0x11e047890;  alias, 1 drivers
v0x11e042e80_0 .net "reset", 0 0, o0x1200402e0;  alias, 0 drivers
E_0x11e010690 .event posedge, v0x11e0425c0_0;
S_0x11e043130 .scope module, "cpu_core" "cpu" 2 80, 4 1 0, S_0x11e02ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /OUTPUT 16 "addr_out";
    .port_info 5 /OUTPUT 1 "read_enable";
    .port_info 6 /OUTPUT 1 "write_enable";
    .port_info 7 /INPUT 1 "cache_ready";
    .port_info 8 /OUTPUT 8 "uart_tx_data";
    .port_info 9 /OUTPUT 1 "uart_tx_valid";
    .port_info 10 /INPUT 8 "uart_rx_data";
    .port_info 11 /INPUT 1 "uart_rx_valid";
    .port_info 12 /OUTPUT 32 "debug_data";
    .port_info 13 /OUTPUT 16 "debug_addr";
    .port_info 14 /OUTPUT 1 "debug_valid";
P_0x11e0432a0 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x11e0432e0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x11e046f40 .functor BUFZ 32, v0x11e043b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e047210 .functor BUFZ 32, v0x11e043b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11e043590_0 .net "addr_out", 15 0, L_0x11e046fb0;  alias, 1 drivers
v0x11e043660_0 .net "cache_ready", 0 0, v0x11e0428f0_0;  alias, 1 drivers
v0x11e043710_0 .net "clk", 0 0, o0x120040070;  alias, 0 drivers
v0x11e0437e0_0 .net "data_in", 31 0, v0x11e0427a0_0;  alias, 1 drivers
v0x11e043890_0 .net "data_out", 31 0, L_0x11e046f40;  alias, 1 drivers
v0x11e043960_0 .net "debug_addr", 15 0, L_0x11e047280;  alias, 1 drivers
v0x11e0439f0_0 .net "debug_data", 31 0, L_0x11e047210;  alias, 1 drivers
v0x11e043a80_0 .net "debug_valid", 0 0, L_0x11e047360;  alias, 1 drivers
v0x11e043b20_0 .var "internal_reg", 31 0;
v0x11e043c50_0 .var "read_enable", 0 0;
v0x11e043d00_0 .net "reset", 0 0, o0x1200402e0;  alias, 0 drivers
v0x11e043d90_0 .net "uart_rx_data", 7 0, v0x11e045400_0;  alias, 1 drivers
v0x11e043e20_0 .net "uart_rx_valid", 0 0, v0x11e045530_0;  alias, 1 drivers
v0x11e043eb0_0 .net "uart_tx_data", 7 0, L_0x11e047050;  alias, 1 drivers
v0x11e043f50_0 .net "uart_tx_valid", 0 0, L_0x11e0470f0;  alias, 1 drivers
v0x11e043ff0_0 .var "write_enable", 0 0;
E_0x11e043550 .event posedge, v0x11e042e80_0, v0x11e0425c0_0;
L_0x11e046fb0 .part v0x11e043b20_0, 0, 16;
L_0x11e047050 .part v0x11e043b20_0, 0, 8;
L_0x11e0470f0 .reduce/or v0x11e043b20_0;
L_0x11e047280 .part v0x11e043b20_0, 0, 16;
L_0x11e047360 .reduce/or v0x11e043b20_0;
S_0x11e044200 .scope module, "main_memory" "memory" 2 98, 5 1 0, S_0x11e02ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 16 "addr_in";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 16 "external_bus";
P_0x11e043320 .param/l "MEM_SIZE" 0 5 15, +C4<00000000000000010000000000000000>;
o0x120040a00 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x11e0445b0_0 name=_ivl_0
v0x11e044660_0 .net "addr_in", 15 0, L_0x11e047640;  alias, 1 drivers
v0x11e044700_0 .net "clk", 0 0, o0x120040070;  alias, 0 drivers
v0x11e044790_0 .net "data_in", 31 0, L_0x11e047550;  alias, 1 drivers
v0x11e044820_0 .var "data_out", 31 0;
v0x11e0448f0_0 .net "external_bus", 15 0, L_0x11e047470;  alias, 1 drivers
v0x11e044980 .array "mem_array", 65535 0, 31 0;
v0x11e044a20_0 .net "read_enable", 0 0, L_0x11e047820;  alias, 1 drivers
v0x11e044ad0_0 .var "ready", 0 0;
v0x11e044c00_0 .net "reset", 0 0, o0x1200402e0;  alias, 0 drivers
v0x11e044c90_0 .net "write_enable", 0 0, L_0x11e047890;  alias, 1 drivers
L_0x11e047470 .functor MUXZ 16, o0x120040a00, L_0x11e047640, L_0x11e047890, C4<>;
S_0x11e044dd0 .scope module, "uart_if" "uart" 2 127, 6 1 0, S_0x11e02ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_valid_in";
    .port_info 4 /OUTPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_valid";
    .port_info 6 /INPUT 8 "rx_data";
    .port_info 7 /INPUT 1 "rx_valid";
    .port_info 8 /OUTPUT 8 "rx_data_out";
    .port_info 9 /OUTPUT 1 "rx_valid_out";
P_0x11e044f40 .param/l "BAUD_RATE" 0 6 15, +C4<00000000000000011100001000000000>;
v0x11e0451a0_0 .net "clk", 0 0, o0x120040070;  alias, 0 drivers
v0x11e045240_0 .net "reset", 0 0, o0x1200402e0;  alias, 0 drivers
v0x11e0452e0_0 .var "rx_buffer", 7 0;
v0x11e045370_0 .net "rx_data", 7 0, o0x120040c40;  alias, 0 drivers
v0x11e045400_0 .var "rx_data_out", 7 0;
v0x11e0454a0_0 .net "rx_valid", 0 0, o0x120040c70;  alias, 0 drivers
v0x11e045530_0 .var "rx_valid_out", 0 0;
v0x11e0455e0_0 .var "tx_buffer", 7 0;
v0x11e045680_0 .var "tx_data", 7 0;
v0x11e0457b0_0 .net "tx_data_in", 7 0, L_0x11e047050;  alias, 1 drivers
v0x11e045870_0 .var "tx_valid", 0 0;
v0x11e045900_0 .net "tx_valid_in", 0 0, L_0x11e0470f0;  alias, 1 drivers
    .scope S_0x11e043130;
T_0 ;
    %wait E_0x11e043550;
    %load/vec4 v0x11e043d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e043b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e043c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e043ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11e043660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x11e0437e0_0;
    %assign/vec4 v0x11e043b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e043c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e043ff0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e043c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e043ff0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11e044200;
T_1 ;
    %wait E_0x11e010690;
    %load/vec4 v0x11e044c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e044820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e044ad0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11e044c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x11e044790_0;
    %load/vec4 v0x11e044660_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e044980, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e044ad0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x11e044a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x11e044660_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x11e044980, 4;
    %assign/vec4 v0x11e044820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e044ad0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e044ad0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11e02e590;
T_2 ;
    %wait E_0x11e010690;
    %load/vec4 v0x11e042e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e0427a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e0428f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e042530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11e042850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x11e042650_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x11e042490, 4;
    %assign/vec4 v0x11e0427a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e0428f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x11e042a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x11e0426f0_0;
    %load/vec4 v0x11e042650_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e042490, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e0428f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e0428f0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11e044dd0;
T_3 ;
    %wait E_0x11e010690;
    %load/vec4 v0x11e045240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e045680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e045870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e045400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e045530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e0455e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e0452e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11e045900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11e0457b0_0;
    %assign/vec4 v0x11e0455e0_0, 0;
    %load/vec4 v0x11e0457b0_0;
    %assign/vec4 v0x11e045680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e045870_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e045870_0, 0;
T_3.3 ;
    %load/vec4 v0x11e0454a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x11e045370_0;
    %assign/vec4 v0x11e0452e0_0, 0;
    %load/vec4 v0x11e045370_0;
    %assign/vec4 v0x11e045400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e045530_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e045530_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "final_cpu_system_top.v";
    "cache.v";
    "cpu.v";
    "memory.v";
    "uart.v";
