============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Thu Jan 30 14:36:32 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.022665s wall, 0.670804s user + 0.062400s system = 0.733205s CPU (71.7%)

RUN-1004 : used memory is 73 MB, reserved memory is 53 MB, peak memory is 74 MB
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  1.074747s wall, 0.374402s user + 0.031200s system = 0.405603s CPU (37.7%)

RUN-1004 : used memory is 122 MB, reserved memory is 86 MB, peak memory is 144 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.209340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4999.4, overlap = 0
PHY-3002 : Step(2): len = 3637, overlap = 0
PHY-3002 : Step(3): len = 3184.6, overlap = 0
PHY-3002 : Step(4): len = 2915, overlap = 0
PHY-3002 : Step(5): len = 2785.9, overlap = 0
PHY-3002 : Step(6): len = 2747.6, overlap = 0
PHY-3002 : Step(7): len = 2781.6, overlap = 0
PHY-3002 : Step(8): len = 2765.4, overlap = 0
PHY-3002 : Step(9): len = 2768.3, overlap = 0
PHY-3002 : Step(10): len = 2730.8, overlap = 0
PHY-3002 : Step(11): len = 2592.6, overlap = 0
PHY-3002 : Step(12): len = 2600.3, overlap = 0
PHY-3002 : Step(13): len = 2505.5, overlap = 0
PHY-3002 : Step(14): len = 2334.2, overlap = 0
PHY-3002 : Step(15): len = 2305.1, overlap = 0
PHY-3002 : Step(16): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(17): len = 2288.1, overlap = 0
PHY-3002 : Step(18): len = 2290.3, overlap = 0
PHY-3002 : Step(19): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(20): len = 2273.9, overlap = 1.75
PHY-3002 : Step(21): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(22): len = 2291.9, overlap = 1.75
PHY-3002 : Step(23): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(24): len = 2335.2, overlap = 1.75
PHY-3002 : Step(25): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010159s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (153.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(26): len = 2752.3, overlap = 0
PHY-3002 : Step(27): len = 2721.8, overlap = 0.25
PHY-3002 : Step(28): len = 2707.8, overlap = 1
PHY-3002 : Step(29): len = 2698.2, overlap = 1
PHY-3002 : Step(30): len = 2653.5, overlap = 1
PHY-3002 : Step(31): len = 2653.5, overlap = 1
PHY-3002 : Step(32): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(33): len = 2658.7, overlap = 1
PHY-3002 : Step(34): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(35): len = 2657.6, overlap = 1
PHY-3002 : Step(36): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003003s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.041513s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (75.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007479s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (208.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.136341s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (103.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.323753s wall, 2.230814s user + 0.031200s system = 2.262014s CPU (97.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.425815s wall, 2.324415s user + 0.046800s system = 2.371215s CPU (97.7%)

RUN-1004 : used memory is 168 MB, reserved memory is 130 MB, peak memory is 227 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.303863s wall, 0.936006s user + 0.062400s system = 0.998406s CPU (76.6%)

RUN-1004 : used memory is 278 MB, reserved memory is 240 MB, peak memory is 281 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.586284s wall, 3.073220s user + 0.452403s system = 3.525623s CPU (11.5%)

RUN-1004 : used memory is 279 MB, reserved memory is 241 MB, peak memory is 282 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.191785s wall, 0.312002s user + 0.202801s system = 0.514803s CPU (7.2%)

RUN-1004 : used memory is 224 MB, reserved memory is 185 MB, peak memory is 282 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.388150s wall, 4.711230s user + 0.842405s system = 5.553636s CPU (13.8%)

RUN-1004 : used memory is 194 MB, reserved memory is 155 MB, peak memory is 282 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.828285s wall, 3.978026s user + 0.592804s system = 4.570829s CPU (14.8%)

RUN-1004 : used memory is 281 MB, reserved memory is 242 MB, peak memory is 283 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.179886s wall, 0.358802s user + 0.156001s system = 0.514803s CPU (7.2%)

RUN-1004 : used memory is 223 MB, reserved memory is 185 MB, peak memory is 283 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.214657s wall, 5.725237s user + 0.795605s system = 6.520842s CPU (16.2%)

RUN-1004 : used memory is 197 MB, reserved memory is 158 MB, peak memory is 283 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.634656s wall, 3.416422s user + 0.546003s system = 3.962425s CPU (12.9%)

RUN-1004 : used memory is 281 MB, reserved memory is 243 MB, peak memory is 283 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.190270s wall, 0.405603s user + 0.124801s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 225 MB, reserved memory is 186 MB, peak memory is 283 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.996451s wall, 5.179233s user + 0.748805s system = 5.928038s CPU (14.8%)

RUN-1004 : used memory is 199 MB, reserved memory is 160 MB, peak memory is 283 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(37): len = 4999.4, overlap = 0
PHY-3002 : Step(38): len = 3637, overlap = 0
PHY-3002 : Step(39): len = 3184.6, overlap = 0
PHY-3002 : Step(40): len = 2915, overlap = 0
PHY-3002 : Step(41): len = 2785.9, overlap = 0
PHY-3002 : Step(42): len = 2747.6, overlap = 0
PHY-3002 : Step(43): len = 2781.6, overlap = 0
PHY-3002 : Step(44): len = 2765.4, overlap = 0
PHY-3002 : Step(45): len = 2768.3, overlap = 0
PHY-3002 : Step(46): len = 2730.8, overlap = 0
PHY-3002 : Step(47): len = 2592.6, overlap = 0
PHY-3002 : Step(48): len = 2600.3, overlap = 0
PHY-3002 : Step(49): len = 2505.5, overlap = 0
PHY-3002 : Step(50): len = 2334.2, overlap = 0
PHY-3002 : Step(51): len = 2305.1, overlap = 0
PHY-3002 : Step(52): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(53): len = 2288.1, overlap = 0
PHY-3002 : Step(54): len = 2290.3, overlap = 0
PHY-3002 : Step(55): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(56): len = 2273.9, overlap = 1.75
PHY-3002 : Step(57): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(58): len = 2291.9, overlap = 1.75
PHY-3002 : Step(59): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(60): len = 2335.2, overlap = 1.75
PHY-3002 : Step(61): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011205s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(62): len = 2752.3, overlap = 0
PHY-3002 : Step(63): len = 2721.8, overlap = 0.25
PHY-3002 : Step(64): len = 2707.8, overlap = 1
PHY-3002 : Step(65): len = 2698.2, overlap = 1
PHY-3002 : Step(66): len = 2653.5, overlap = 1
PHY-3002 : Step(67): len = 2653.5, overlap = 1
PHY-3002 : Step(68): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(69): len = 2658.7, overlap = 1
PHY-3002 : Step(70): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(71): len = 2657.6, overlap = 1
PHY-3002 : Step(72): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004694s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025963s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (180.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.133705s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (128.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.493742s wall, 0.514803s user + 0.078001s system = 0.592804s CPU (120.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.010691s wall, 0.967206s user + 0.046800s system = 1.014007s CPU (100.3%)

RUN-1004 : used memory is 291 MB, reserved memory is 252 MB, peak memory is 294 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.494507s wall, 3.182420s user + 0.421203s system = 3.603623s CPU (11.8%)

RUN-1004 : used memory is 293 MB, reserved memory is 253 MB, peak memory is 295 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.168449s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 236 MB, reserved memory is 197 MB, peak memory is 295 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.829926s wall, 4.914032s user + 0.670804s system = 5.584836s CPU (14.0%)

RUN-1004 : used memory is 207 MB, reserved memory is 168 MB, peak memory is 295 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006555s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(73): len = 4999.4, overlap = 0
PHY-3002 : Step(74): len = 3637, overlap = 0
PHY-3002 : Step(75): len = 3184.6, overlap = 0
PHY-3002 : Step(76): len = 2915, overlap = 0
PHY-3002 : Step(77): len = 2785.9, overlap = 0
PHY-3002 : Step(78): len = 2747.6, overlap = 0
PHY-3002 : Step(79): len = 2781.6, overlap = 0
PHY-3002 : Step(80): len = 2765.4, overlap = 0
PHY-3002 : Step(81): len = 2768.3, overlap = 0
PHY-3002 : Step(82): len = 2730.8, overlap = 0
PHY-3002 : Step(83): len = 2592.6, overlap = 0
PHY-3002 : Step(84): len = 2600.3, overlap = 0
PHY-3002 : Step(85): len = 2505.5, overlap = 0
PHY-3002 : Step(86): len = 2334.2, overlap = 0
PHY-3002 : Step(87): len = 2305.1, overlap = 0
PHY-3002 : Step(88): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001580s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1975.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(89): len = 2288.1, overlap = 0
PHY-3002 : Step(90): len = 2290.3, overlap = 0
PHY-3002 : Step(91): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(92): len = 2273.9, overlap = 1.75
PHY-3002 : Step(93): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(94): len = 2291.9, overlap = 1.75
PHY-3002 : Step(95): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(96): len = 2335.2, overlap = 1.75
PHY-3002 : Step(97): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009821s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (158.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(98): len = 2752.3, overlap = 0
PHY-3002 : Step(99): len = 2721.8, overlap = 0.25
PHY-3002 : Step(100): len = 2707.8, overlap = 1
PHY-3002 : Step(101): len = 2698.2, overlap = 1
PHY-3002 : Step(102): len = 2653.5, overlap = 1
PHY-3002 : Step(103): len = 2653.5, overlap = 1
PHY-3002 : Step(104): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(105): len = 2658.7, overlap = 1
PHY-3002 : Step(106): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(107): len = 2657.6, overlap = 1
PHY-3002 : Step(108): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004477s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (697.0%)

PHY-1001 : End global routing;  0.024857s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (125.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007595s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (205.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.118579s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (105.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.480306s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.009399s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (97.4%)

RUN-1004 : used memory is 294 MB, reserved memory is 254 MB, peak memory is 297 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.482272s wall, 3.400822s user + 0.530403s system = 3.931225s CPU (12.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 256 MB, peak memory is 297 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.191846s wall, 0.312002s user + 0.109201s system = 0.421203s CPU (5.9%)

RUN-1004 : used memory is 239 MB, reserved memory is 200 MB, peak memory is 297 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.913787s wall, 5.116833s user + 0.748805s system = 5.865638s CPU (14.7%)

RUN-1004 : used memory is 211 MB, reserved memory is 172 MB, peak memory is 297 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.009061s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (344.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(109): len = 4999.4, overlap = 0
PHY-3002 : Step(110): len = 3637, overlap = 0
PHY-3002 : Step(111): len = 3184.6, overlap = 0
PHY-3002 : Step(112): len = 2915, overlap = 0
PHY-3002 : Step(113): len = 2785.9, overlap = 0
PHY-3002 : Step(114): len = 2747.6, overlap = 0
PHY-3002 : Step(115): len = 2781.6, overlap = 0
PHY-3002 : Step(116): len = 2765.4, overlap = 0
PHY-3002 : Step(117): len = 2768.3, overlap = 0
PHY-3002 : Step(118): len = 2730.8, overlap = 0
PHY-3002 : Step(119): len = 2592.6, overlap = 0
PHY-3002 : Step(120): len = 2600.3, overlap = 0
PHY-3002 : Step(121): len = 2505.5, overlap = 0
PHY-3002 : Step(122): len = 2334.2, overlap = 0
PHY-3002 : Step(123): len = 2305.1, overlap = 0
PHY-3002 : Step(124): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(125): len = 2288.1, overlap = 0
PHY-3002 : Step(126): len = 2290.3, overlap = 0
PHY-3002 : Step(127): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(128): len = 2273.9, overlap = 1.75
PHY-3002 : Step(129): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(130): len = 2291.9, overlap = 1.75
PHY-3002 : Step(131): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(132): len = 2335.2, overlap = 1.75
PHY-3002 : Step(133): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012019s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(134): len = 2752.3, overlap = 0
PHY-3002 : Step(135): len = 2721.8, overlap = 0.25
PHY-3002 : Step(136): len = 2707.8, overlap = 1
PHY-3002 : Step(137): len = 2698.2, overlap = 1
PHY-3002 : Step(138): len = 2653.5, overlap = 1
PHY-3002 : Step(139): len = 2653.5, overlap = 1
PHY-3002 : Step(140): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(141): len = 2658.7, overlap = 1
PHY-3002 : Step(142): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(143): len = 2657.6, overlap = 1
PHY-3002 : Step(144): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.027644s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (169.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006311s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.133808s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (93.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.512384s wall, 0.546003s user + 0.062400s system = 0.608404s CPU (118.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.031554s wall, 0.982806s user + 0.046800s system = 1.029607s CPU (99.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 261 MB, peak memory is 300 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.183625s wall, 2.761218s user + 0.327602s system = 3.088820s CPU (10.2%)

RUN-1004 : used memory is 299 MB, reserved memory is 263 MB, peak memory is 301 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.120408s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 242 MB, reserved memory is 207 MB, peak memory is 301 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.522114s wall, 4.492829s user + 0.499203s system = 4.992032s CPU (12.6%)

RUN-1004 : used memory is 215 MB, reserved memory is 178 MB, peak memory is 301 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006492s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(145): len = 4999.4, overlap = 0
PHY-3002 : Step(146): len = 3637, overlap = 0
PHY-3002 : Step(147): len = 3184.6, overlap = 0
PHY-3002 : Step(148): len = 2915, overlap = 0
PHY-3002 : Step(149): len = 2785.9, overlap = 0
PHY-3002 : Step(150): len = 2747.6, overlap = 0
PHY-3002 : Step(151): len = 2781.6, overlap = 0
PHY-3002 : Step(152): len = 2765.4, overlap = 0
PHY-3002 : Step(153): len = 2768.3, overlap = 0
PHY-3002 : Step(154): len = 2730.8, overlap = 0
PHY-3002 : Step(155): len = 2592.6, overlap = 0
PHY-3002 : Step(156): len = 2600.3, overlap = 0
PHY-3002 : Step(157): len = 2505.5, overlap = 0
PHY-3002 : Step(158): len = 2334.2, overlap = 0
PHY-3002 : Step(159): len = 2305.1, overlap = 0
PHY-3002 : Step(160): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001588s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1964.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(161): len = 2288.1, overlap = 0
PHY-3002 : Step(162): len = 2290.3, overlap = 0
PHY-3002 : Step(163): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(164): len = 2273.9, overlap = 1.75
PHY-3002 : Step(165): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(166): len = 2291.9, overlap = 1.75
PHY-3002 : Step(167): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(168): len = 2335.2, overlap = 1.75
PHY-3002 : Step(169): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(170): len = 2752.3, overlap = 0
PHY-3002 : Step(171): len = 2721.8, overlap = 0.25
PHY-3002 : Step(172): len = 2707.8, overlap = 1
PHY-3002 : Step(173): len = 2698.2, overlap = 1
PHY-3002 : Step(174): len = 2653.5, overlap = 1
PHY-3002 : Step(175): len = 2653.5, overlap = 1
PHY-3002 : Step(176): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(177): len = 2658.7, overlap = 1
PHY-3002 : Step(178): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(179): len = 2657.6, overlap = 1
PHY-3002 : Step(180): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003648s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (427.6%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.030297s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (154.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007622s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.155461s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (130.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.535402s wall, 0.561604s user + 0.062400s system = 0.624004s CPU (116.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.022751s wall, 0.998406s user + 0.031200s system = 1.029607s CPU (100.7%)

RUN-1004 : used memory is 299 MB, reserved memory is 263 MB, peak memory is 302 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.879768s wall, 2.511616s user + 0.421203s system = 2.932819s CPU (9.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 265 MB, peak memory is 303 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.162561s wall, 0.390002s user + 0.156001s system = 0.546003s CPU (7.6%)

RUN-1004 : used memory is 244 MB, reserved memory is 209 MB, peak memory is 303 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.226295s wall, 4.290027s user + 0.733205s system = 5.023232s CPU (12.8%)

RUN-1004 : used memory is 216 MB, reserved memory is 181 MB, peak memory is 303 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007637s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 4999.4, overlap = 0
PHY-3002 : Step(182): len = 3637, overlap = 0
PHY-3002 : Step(183): len = 3184.6, overlap = 0
PHY-3002 : Step(184): len = 2915, overlap = 0
PHY-3002 : Step(185): len = 2785.9, overlap = 0
PHY-3002 : Step(186): len = 2747.6, overlap = 0
PHY-3002 : Step(187): len = 2781.6, overlap = 0
PHY-3002 : Step(188): len = 2765.4, overlap = 0
PHY-3002 : Step(189): len = 2768.3, overlap = 0
PHY-3002 : Step(190): len = 2730.8, overlap = 0
PHY-3002 : Step(191): len = 2592.6, overlap = 0
PHY-3002 : Step(192): len = 2600.3, overlap = 0
PHY-3002 : Step(193): len = 2505.5, overlap = 0
PHY-3002 : Step(194): len = 2334.2, overlap = 0
PHY-3002 : Step(195): len = 2305.1, overlap = 0
PHY-3002 : Step(196): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001832s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 2288.1, overlap = 0
PHY-3002 : Step(198): len = 2290.3, overlap = 0
PHY-3002 : Step(199): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(200): len = 2273.9, overlap = 1.75
PHY-3002 : Step(201): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(202): len = 2291.9, overlap = 1.75
PHY-3002 : Step(203): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(204): len = 2335.2, overlap = 1.75
PHY-3002 : Step(205): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011301s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (138.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(206): len = 2752.3, overlap = 0
PHY-3002 : Step(207): len = 2721.8, overlap = 0.25
PHY-3002 : Step(208): len = 2707.8, overlap = 1
PHY-3002 : Step(209): len = 2698.2, overlap = 1
PHY-3002 : Step(210): len = 2653.5, overlap = 1
PHY-3002 : Step(211): len = 2653.5, overlap = 1
PHY-3002 : Step(212): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(213): len = 2658.7, overlap = 1
PHY-3002 : Step(214): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(215): len = 2657.6, overlap = 1
PHY-3002 : Step(216): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004191s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026372s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.128221s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (109.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.499424s wall, 0.483603s user + 0.062400s system = 0.546003s CPU (109.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.063463s wall, 0.982806s user + 0.078001s system = 1.060807s CPU (99.8%)

RUN-1004 : used memory is 302 MB, reserved memory is 266 MB, peak memory is 305 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.092677s wall, 2.948419s user + 0.265202s system = 3.213621s CPU (10.7%)

RUN-1004 : used memory is 303 MB, reserved memory is 268 MB, peak memory is 305 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.215289s wall, 0.312002s user + 0.156001s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 247 MB, reserved memory is 211 MB, peak memory is 305 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.546212s wall, 4.664430s user + 0.608404s system = 5.272834s CPU (13.3%)

RUN-1004 : used memory is 219 MB, reserved memory is 183 MB, peak memory is 305 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007630s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (408.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 4999.4, overlap = 0
PHY-3002 : Step(218): len = 3637, overlap = 0
PHY-3002 : Step(219): len = 3184.6, overlap = 0
PHY-3002 : Step(220): len = 2915, overlap = 0
PHY-3002 : Step(221): len = 2785.9, overlap = 0
PHY-3002 : Step(222): len = 2747.6, overlap = 0
PHY-3002 : Step(223): len = 2781.6, overlap = 0
PHY-3002 : Step(224): len = 2765.4, overlap = 0
PHY-3002 : Step(225): len = 2768.3, overlap = 0
PHY-3002 : Step(226): len = 2730.8, overlap = 0
PHY-3002 : Step(227): len = 2592.6, overlap = 0
PHY-3002 : Step(228): len = 2600.3, overlap = 0
PHY-3002 : Step(229): len = 2505.5, overlap = 0
PHY-3002 : Step(230): len = 2334.2, overlap = 0
PHY-3002 : Step(231): len = 2305.1, overlap = 0
PHY-3002 : Step(232): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001534s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 2288.1, overlap = 0
PHY-3002 : Step(234): len = 2290.3, overlap = 0
PHY-3002 : Step(235): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(236): len = 2273.9, overlap = 1.75
PHY-3002 : Step(237): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(238): len = 2291.9, overlap = 1.75
PHY-3002 : Step(239): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(240): len = 2335.2, overlap = 1.75
PHY-3002 : Step(241): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(242): len = 2752.3, overlap = 0
PHY-3002 : Step(243): len = 2721.8, overlap = 0.25
PHY-3002 : Step(244): len = 2707.8, overlap = 1
PHY-3002 : Step(245): len = 2698.2, overlap = 1
PHY-3002 : Step(246): len = 2653.5, overlap = 1
PHY-3002 : Step(247): len = 2653.5, overlap = 1
PHY-3002 : Step(248): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(249): len = 2658.7, overlap = 1
PHY-3002 : Step(250): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(251): len = 2657.6, overlap = 1
PHY-3002 : Step(252): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003768s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004319s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026261s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (59.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006494s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.131134s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.484263s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 4999.4, overlap = 0
PHY-3002 : Step(254): len = 3637, overlap = 0
PHY-3002 : Step(255): len = 3184.6, overlap = 0
PHY-3002 : Step(256): len = 2915, overlap = 0
PHY-3002 : Step(257): len = 2785.9, overlap = 0
PHY-3002 : Step(258): len = 2747.6, overlap = 0
PHY-3002 : Step(259): len = 2781.6, overlap = 0
PHY-3002 : Step(260): len = 2765.4, overlap = 0
PHY-3002 : Step(261): len = 2768.3, overlap = 0
PHY-3002 : Step(262): len = 2730.8, overlap = 0
PHY-3002 : Step(263): len = 2592.6, overlap = 0
PHY-3002 : Step(264): len = 2600.3, overlap = 0
PHY-3002 : Step(265): len = 2505.5, overlap = 0
PHY-3002 : Step(266): len = 2334.2, overlap = 0
PHY-3002 : Step(267): len = 2305.1, overlap = 0
PHY-3002 : Step(268): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 2288.1, overlap = 0
PHY-3002 : Step(270): len = 2290.3, overlap = 0
PHY-3002 : Step(271): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(272): len = 2273.9, overlap = 1.75
PHY-3002 : Step(273): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(274): len = 2291.9, overlap = 1.75
PHY-3002 : Step(275): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(276): len = 2335.2, overlap = 1.75
PHY-3002 : Step(277): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(278): len = 2752.3, overlap = 0
PHY-3002 : Step(279): len = 2721.8, overlap = 0.25
PHY-3002 : Step(280): len = 2707.8, overlap = 1
PHY-3002 : Step(281): len = 2698.2, overlap = 1
PHY-3002 : Step(282): len = 2653.5, overlap = 1
PHY-3002 : Step(283): len = 2653.5, overlap = 1
PHY-3002 : Step(284): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(285): len = 2658.7, overlap = 1
PHY-3002 : Step(286): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(287): len = 2657.6, overlap = 1
PHY-3002 : Step(288): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005293s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (589.5%)

PHY-1001 : End global routing;  0.029361s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (159.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007885s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (197.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122643s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.483291s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (100.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.052408s wall, 1.029607s user + 0.062400s system = 1.092007s CPU (103.8%)

RUN-1004 : used memory is 305 MB, reserved memory is 269 MB, peak memory is 308 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.676935s wall, 2.386815s user + 0.280802s system = 2.667617s CPU (9.0%)

RUN-1004 : used memory is 306 MB, reserved memory is 271 MB, peak memory is 309 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.168741s wall, 0.358802s user + 0.171601s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 215 MB, peak memory is 309 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.042151s wall, 4.180827s user + 0.577204s system = 4.758031s CPU (12.2%)

RUN-1004 : used memory is 222 MB, reserved memory is 187 MB, peak memory is 309 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(289): len = 4999.4, overlap = 0
PHY-3002 : Step(290): len = 3637, overlap = 0
PHY-3002 : Step(291): len = 3184.6, overlap = 0
PHY-3002 : Step(292): len = 2915, overlap = 0
PHY-3002 : Step(293): len = 2785.9, overlap = 0
PHY-3002 : Step(294): len = 2747.6, overlap = 0
PHY-3002 : Step(295): len = 2781.6, overlap = 0
PHY-3002 : Step(296): len = 2765.4, overlap = 0
PHY-3002 : Step(297): len = 2768.3, overlap = 0
PHY-3002 : Step(298): len = 2730.8, overlap = 0
PHY-3002 : Step(299): len = 2592.6, overlap = 0
PHY-3002 : Step(300): len = 2600.3, overlap = 0
PHY-3002 : Step(301): len = 2505.5, overlap = 0
PHY-3002 : Step(302): len = 2334.2, overlap = 0
PHY-3002 : Step(303): len = 2305.1, overlap = 0
PHY-3002 : Step(304): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001735s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(305): len = 2288.1, overlap = 0
PHY-3002 : Step(306): len = 2290.3, overlap = 0
PHY-3002 : Step(307): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(308): len = 2273.9, overlap = 1.75
PHY-3002 : Step(309): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(310): len = 2291.9, overlap = 1.75
PHY-3002 : Step(311): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(312): len = 2335.2, overlap = 1.75
PHY-3002 : Step(313): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009630s wall, 0.000000s user + 0.046800s system = 0.046800s CPU (486.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(314): len = 2752.3, overlap = 0
PHY-3002 : Step(315): len = 2721.8, overlap = 0.25
PHY-3002 : Step(316): len = 2707.8, overlap = 1
PHY-3002 : Step(317): len = 2698.2, overlap = 1
PHY-3002 : Step(318): len = 2653.5, overlap = 1
PHY-3002 : Step(319): len = 2653.5, overlap = 1
PHY-3002 : Step(320): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(321): len = 2658.7, overlap = 1
PHY-3002 : Step(322): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(323): len = 2657.6, overlap = 1
PHY-3002 : Step(324): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.028924s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (161.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006645s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (234.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.129994s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (108.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.495435s wall, 0.499203s user + 0.046800s system = 0.546003s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.033959s wall, 0.967206s user + 0.062400s system = 1.029607s CPU (99.6%)

RUN-1004 : used memory is 306 MB, reserved memory is 271 MB, peak memory is 309 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.670006s wall, 2.371215s user + 0.280802s system = 2.652017s CPU (8.9%)

RUN-1004 : used memory is 308 MB, reserved memory is 273 MB, peak memory is 310 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.158227s wall, 0.343202s user + 0.062400s system = 0.405603s CPU (5.7%)

RUN-1004 : used memory is 252 MB, reserved memory is 216 MB, peak memory is 310 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.119563s wall, 4.149627s user + 0.655204s system = 4.804831s CPU (12.3%)

RUN-1004 : used memory is 223 MB, reserved memory is 187 MB, peak memory is 310 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007421s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (420.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(325): len = 4999.4, overlap = 0
PHY-3002 : Step(326): len = 3637, overlap = 0
PHY-3002 : Step(327): len = 3184.6, overlap = 0
PHY-3002 : Step(328): len = 2915, overlap = 0
PHY-3002 : Step(329): len = 2785.9, overlap = 0
PHY-3002 : Step(330): len = 2747.6, overlap = 0
PHY-3002 : Step(331): len = 2781.6, overlap = 0
PHY-3002 : Step(332): len = 2765.4, overlap = 0
PHY-3002 : Step(333): len = 2768.3, overlap = 0
PHY-3002 : Step(334): len = 2730.8, overlap = 0
PHY-3002 : Step(335): len = 2592.6, overlap = 0
PHY-3002 : Step(336): len = 2600.3, overlap = 0
PHY-3002 : Step(337): len = 2505.5, overlap = 0
PHY-3002 : Step(338): len = 2334.2, overlap = 0
PHY-3002 : Step(339): len = 2305.1, overlap = 0
PHY-3002 : Step(340): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001520s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(341): len = 2288.1, overlap = 0
PHY-3002 : Step(342): len = 2290.3, overlap = 0
PHY-3002 : Step(343): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(344): len = 2273.9, overlap = 1.75
PHY-3002 : Step(345): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(346): len = 2291.9, overlap = 1.75
PHY-3002 : Step(347): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(348): len = 2335.2, overlap = 1.75
PHY-3002 : Step(349): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010924s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (285.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(350): len = 2752.3, overlap = 0
PHY-3002 : Step(351): len = 2721.8, overlap = 0.25
PHY-3002 : Step(352): len = 2707.8, overlap = 1
PHY-3002 : Step(353): len = 2698.2, overlap = 1
PHY-3002 : Step(354): len = 2653.5, overlap = 1
PHY-3002 : Step(355): len = 2653.5, overlap = 1
PHY-3002 : Step(356): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(357): len = 2658.7, overlap = 1
PHY-3002 : Step(358): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(359): len = 2657.6, overlap = 1
PHY-3002 : Step(360): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026799s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (116.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006562s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (475.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.132430s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (106.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.496373s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.745682s wall, 2.652017s user + 0.280802s system = 2.932819s CPU (9.9%)

RUN-1004 : used memory is 309 MB, reserved memory is 274 MB, peak memory is 311 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.126136s wall, 0.405603s user + 0.156001s system = 0.561604s CPU (7.9%)

RUN-1004 : used memory is 252 MB, reserved memory is 217 MB, peak memory is 311 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.043501s wall, 4.414828s user + 0.546003s system = 4.960832s CPU (12.7%)

RUN-1004 : used memory is 223 MB, reserved memory is 187 MB, peak memory is 311 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007239s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (431.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(361): len = 4999.4, overlap = 0
PHY-3002 : Step(362): len = 3637, overlap = 0
PHY-3002 : Step(363): len = 3184.6, overlap = 0
PHY-3002 : Step(364): len = 2915, overlap = 0
PHY-3002 : Step(365): len = 2785.9, overlap = 0
PHY-3002 : Step(366): len = 2747.6, overlap = 0
PHY-3002 : Step(367): len = 2781.6, overlap = 0
PHY-3002 : Step(368): len = 2765.4, overlap = 0
PHY-3002 : Step(369): len = 2768.3, overlap = 0
PHY-3002 : Step(370): len = 2730.8, overlap = 0
PHY-3002 : Step(371): len = 2592.6, overlap = 0
PHY-3002 : Step(372): len = 2600.3, overlap = 0
PHY-3002 : Step(373): len = 2505.5, overlap = 0
PHY-3002 : Step(374): len = 2334.2, overlap = 0
PHY-3002 : Step(375): len = 2305.1, overlap = 0
PHY-3002 : Step(376): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(377): len = 2288.1, overlap = 0
PHY-3002 : Step(378): len = 2290.3, overlap = 0
PHY-3002 : Step(379): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(380): len = 2273.9, overlap = 1.75
PHY-3002 : Step(381): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(382): len = 2291.9, overlap = 1.75
PHY-3002 : Step(383): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(384): len = 2335.2, overlap = 1.75
PHY-3002 : Step(385): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(386): len = 2752.3, overlap = 0
PHY-3002 : Step(387): len = 2721.8, overlap = 0.25
PHY-3002 : Step(388): len = 2707.8, overlap = 1
PHY-3002 : Step(389): len = 2698.2, overlap = 1
PHY-3002 : Step(390): len = 2653.5, overlap = 1
PHY-3002 : Step(391): len = 2653.5, overlap = 1
PHY-3002 : Step(392): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(393): len = 2658.7, overlap = 1
PHY-3002 : Step(394): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(395): len = 2657.6, overlap = 1
PHY-3002 : Step(396): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.036324s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (214.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007918s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.192046s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (97.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.601041s wall, 0.577204s user + 0.031200s system = 0.608404s CPU (101.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.905238s wall, 2.823618s user + 0.249602s system = 3.073220s CPU (10.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 276 MB, peak memory is 313 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.122721s wall, 0.327602s user + 0.078001s system = 0.405603s CPU (5.7%)

RUN-1004 : used memory is 254 MB, reserved memory is 219 MB, peak memory is 313 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.173098s wall, 4.539629s user + 0.468003s system = 5.007632s CPU (12.8%)

RUN-1004 : used memory is 225 MB, reserved memory is 190 MB, peak memory is 313 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007914s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (394.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(397): len = 4999.4, overlap = 0
PHY-3002 : Step(398): len = 3637, overlap = 0
PHY-3002 : Step(399): len = 3184.6, overlap = 0
PHY-3002 : Step(400): len = 2915, overlap = 0
PHY-3002 : Step(401): len = 2785.9, overlap = 0
PHY-3002 : Step(402): len = 2747.6, overlap = 0
PHY-3002 : Step(403): len = 2781.6, overlap = 0
PHY-3002 : Step(404): len = 2765.4, overlap = 0
PHY-3002 : Step(405): len = 2768.3, overlap = 0
PHY-3002 : Step(406): len = 2730.8, overlap = 0
PHY-3002 : Step(407): len = 2592.6, overlap = 0
PHY-3002 : Step(408): len = 2600.3, overlap = 0
PHY-3002 : Step(409): len = 2505.5, overlap = 0
PHY-3002 : Step(410): len = 2334.2, overlap = 0
PHY-3002 : Step(411): len = 2305.1, overlap = 0
PHY-3002 : Step(412): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001582s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(413): len = 2288.1, overlap = 0
PHY-3002 : Step(414): len = 2290.3, overlap = 0
PHY-3002 : Step(415): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(416): len = 2273.9, overlap = 1.75
PHY-3002 : Step(417): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(418): len = 2291.9, overlap = 1.75
PHY-3002 : Step(419): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(420): len = 2335.2, overlap = 1.75
PHY-3002 : Step(421): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010224s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (152.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(422): len = 2752.3, overlap = 0
PHY-3002 : Step(423): len = 2721.8, overlap = 0.25
PHY-3002 : Step(424): len = 2707.8, overlap = 1
PHY-3002 : Step(425): len = 2698.2, overlap = 1
PHY-3002 : Step(426): len = 2653.5, overlap = 1
PHY-3002 : Step(427): len = 2653.5, overlap = 1
PHY-3002 : Step(428): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(429): len = 2658.7, overlap = 1
PHY-3002 : Step(430): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(431): len = 2657.6, overlap = 1
PHY-3002 : Step(432): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003580s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005217s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.028088s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (111.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007305s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.130017s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (120.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.497627s wall, 0.499203s user + 0.078001s system = 0.577204s CPU (116.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.831590s wall, 2.792418s user + 0.265202s system = 3.057620s CPU (10.2%)

RUN-1004 : used memory is 311 MB, reserved memory is 277 MB, peak memory is 313 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.163782s wall, 0.390002s user + 0.140401s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 255 MB, reserved memory is 219 MB, peak memory is 313 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.135013s wall, 4.524029s user + 0.483603s system = 5.007632s CPU (12.8%)

RUN-1004 : used memory is 225 MB, reserved memory is 189 MB, peak memory is 313 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012558s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (248.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(433): len = 4999.4, overlap = 0
PHY-3002 : Step(434): len = 3637, overlap = 0
PHY-3002 : Step(435): len = 3184.6, overlap = 0
PHY-3002 : Step(436): len = 2915, overlap = 0
PHY-3002 : Step(437): len = 2785.9, overlap = 0
PHY-3002 : Step(438): len = 2747.6, overlap = 0
PHY-3002 : Step(439): len = 2781.6, overlap = 0
PHY-3002 : Step(440): len = 2765.4, overlap = 0
PHY-3002 : Step(441): len = 2768.3, overlap = 0
PHY-3002 : Step(442): len = 2730.8, overlap = 0
PHY-3002 : Step(443): len = 2592.6, overlap = 0
PHY-3002 : Step(444): len = 2600.3, overlap = 0
PHY-3002 : Step(445): len = 2505.5, overlap = 0
PHY-3002 : Step(446): len = 2334.2, overlap = 0
PHY-3002 : Step(447): len = 2305.1, overlap = 0
PHY-3002 : Step(448): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(449): len = 2288.1, overlap = 0
PHY-3002 : Step(450): len = 2290.3, overlap = 0
PHY-3002 : Step(451): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(452): len = 2273.9, overlap = 1.75
PHY-3002 : Step(453): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(454): len = 2291.9, overlap = 1.75
PHY-3002 : Step(455): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(456): len = 2335.2, overlap = 1.75
PHY-3002 : Step(457): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(458): len = 2752.3, overlap = 0
PHY-3002 : Step(459): len = 2721.8, overlap = 0.25
PHY-3002 : Step(460): len = 2707.8, overlap = 1
PHY-3002 : Step(461): len = 2698.2, overlap = 1
PHY-3002 : Step(462): len = 2653.5, overlap = 1
PHY-3002 : Step(463): len = 2653.5, overlap = 1
PHY-3002 : Step(464): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(465): len = 2658.7, overlap = 1
PHY-3002 : Step(466): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(467): len = 2657.6, overlap = 1
PHY-3002 : Step(468): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004847s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.027336s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (114.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006503s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (239.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.129732s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (96.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.493801s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.411724s wall, 3.088820s user + 0.592804s system = 3.681624s CPU (12.1%)

RUN-1004 : used memory is 313 MB, reserved memory is 279 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.165165s wall, 0.436803s user + 0.156001s system = 0.592804s CPU (8.3%)

RUN-1004 : used memory is 257 MB, reserved memory is 221 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.792325s wall, 4.929632s user + 0.858005s system = 5.787637s CPU (14.5%)

RUN-1004 : used memory is 228 MB, reserved memory is 191 MB, peak memory is 315 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007911s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(469): len = 4999.4, overlap = 0
PHY-3002 : Step(470): len = 3637, overlap = 0
PHY-3002 : Step(471): len = 3184.6, overlap = 0
PHY-3002 : Step(472): len = 2915, overlap = 0
PHY-3002 : Step(473): len = 2785.9, overlap = 0
PHY-3002 : Step(474): len = 2747.6, overlap = 0
PHY-3002 : Step(475): len = 2781.6, overlap = 0
PHY-3002 : Step(476): len = 2765.4, overlap = 0
PHY-3002 : Step(477): len = 2768.3, overlap = 0
PHY-3002 : Step(478): len = 2730.8, overlap = 0
PHY-3002 : Step(479): len = 2592.6, overlap = 0
PHY-3002 : Step(480): len = 2600.3, overlap = 0
PHY-3002 : Step(481): len = 2505.5, overlap = 0
PHY-3002 : Step(482): len = 2334.2, overlap = 0
PHY-3002 : Step(483): len = 2305.1, overlap = 0
PHY-3002 : Step(484): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(485): len = 2288.1, overlap = 0
PHY-3002 : Step(486): len = 2290.3, overlap = 0
PHY-3002 : Step(487): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(488): len = 2273.9, overlap = 1.75
PHY-3002 : Step(489): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(490): len = 2291.9, overlap = 1.75
PHY-3002 : Step(491): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(492): len = 2335.2, overlap = 1.75
PHY-3002 : Step(493): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009077s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (171.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(494): len = 2752.3, overlap = 0
PHY-3002 : Step(495): len = 2721.8, overlap = 0.25
PHY-3002 : Step(496): len = 2707.8, overlap = 1
PHY-3002 : Step(497): len = 2698.2, overlap = 1
PHY-3002 : Step(498): len = 2653.5, overlap = 1
PHY-3002 : Step(499): len = 2653.5, overlap = 1
PHY-3002 : Step(500): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(501): len = 2658.7, overlap = 1
PHY-3002 : Step(502): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(503): len = 2657.6, overlap = 1
PHY-3002 : Step(504): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005703s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (273.5%)

PHY-1001 : End global routing;  0.033235s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007919s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (197.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.173358s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (108.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.575904s wall, 0.546003s user + 0.062400s system = 0.608404s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.003131s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (99.5%)

RUN-1004 : used memory is 313 MB, reserved memory is 279 MB, peak memory is 316 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.089571s wall, 2.932819s user + 0.358802s system = 3.291621s CPU (10.9%)

RUN-1004 : used memory is 315 MB, reserved memory is 280 MB, peak memory is 317 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.202190s wall, 0.312002s user + 0.109201s system = 0.421203s CPU (5.8%)

RUN-1004 : used memory is 258 MB, reserved memory is 223 MB, peak memory is 317 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.476503s wall, 4.617630s user + 0.592804s system = 5.210433s CPU (13.2%)

RUN-1004 : used memory is 229 MB, reserved memory is 193 MB, peak memory is 317 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006818s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (457.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(505): len = 4999.4, overlap = 0
PHY-3002 : Step(506): len = 3637, overlap = 0
PHY-3002 : Step(507): len = 3184.6, overlap = 0
PHY-3002 : Step(508): len = 2915, overlap = 0
PHY-3002 : Step(509): len = 2785.9, overlap = 0
PHY-3002 : Step(510): len = 2747.6, overlap = 0
PHY-3002 : Step(511): len = 2781.6, overlap = 0
PHY-3002 : Step(512): len = 2765.4, overlap = 0
PHY-3002 : Step(513): len = 2768.3, overlap = 0
PHY-3002 : Step(514): len = 2730.8, overlap = 0
PHY-3002 : Step(515): len = 2592.6, overlap = 0
PHY-3002 : Step(516): len = 2600.3, overlap = 0
PHY-3002 : Step(517): len = 2505.5, overlap = 0
PHY-3002 : Step(518): len = 2334.2, overlap = 0
PHY-3002 : Step(519): len = 2305.1, overlap = 0
PHY-3002 : Step(520): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(521): len = 2288.1, overlap = 0
PHY-3002 : Step(522): len = 2290.3, overlap = 0
PHY-3002 : Step(523): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(524): len = 2273.9, overlap = 1.75
PHY-3002 : Step(525): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(526): len = 2291.9, overlap = 1.75
PHY-3002 : Step(527): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(528): len = 2335.2, overlap = 1.75
PHY-3002 : Step(529): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010422s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (299.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(530): len = 2752.3, overlap = 0
PHY-3002 : Step(531): len = 2721.8, overlap = 0.25
PHY-3002 : Step(532): len = 2707.8, overlap = 1
PHY-3002 : Step(533): len = 2698.2, overlap = 1
PHY-3002 : Step(534): len = 2653.5, overlap = 1
PHY-3002 : Step(535): len = 2653.5, overlap = 1
PHY-3002 : Step(536): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(537): len = 2658.7, overlap = 1
PHY-3002 : Step(538): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(539): len = 2657.6, overlap = 1
PHY-3002 : Step(540): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004184s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (745.6%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.027920s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (167.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.124764s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (125.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.478392s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.851911s wall, 2.558416s user + 0.280802s system = 2.839218s CPU (9.5%)

RUN-1004 : used memory is 316 MB, reserved memory is 282 MB, peak memory is 319 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.141502s wall, 0.468003s user + 0.109201s system = 0.577204s CPU (8.1%)

RUN-1004 : used memory is 260 MB, reserved memory is 225 MB, peak memory is 319 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.187798s wall, 4.430428s user + 0.546003s system = 4.976432s CPU (12.7%)

RUN-1004 : used memory is 249 MB, reserved memory is 215 MB, peak memory is 319 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007128s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (437.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(541): len = 4999.4, overlap = 0
PHY-3002 : Step(542): len = 3637, overlap = 0
PHY-3002 : Step(543): len = 3184.6, overlap = 0
PHY-3002 : Step(544): len = 2915, overlap = 0
PHY-3002 : Step(545): len = 2785.9, overlap = 0
PHY-3002 : Step(546): len = 2747.6, overlap = 0
PHY-3002 : Step(547): len = 2781.6, overlap = 0
PHY-3002 : Step(548): len = 2765.4, overlap = 0
PHY-3002 : Step(549): len = 2768.3, overlap = 0
PHY-3002 : Step(550): len = 2730.8, overlap = 0
PHY-3002 : Step(551): len = 2592.6, overlap = 0
PHY-3002 : Step(552): len = 2600.3, overlap = 0
PHY-3002 : Step(553): len = 2505.5, overlap = 0
PHY-3002 : Step(554): len = 2334.2, overlap = 0
PHY-3002 : Step(555): len = 2305.1, overlap = 0
PHY-3002 : Step(556): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001570s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(557): len = 2288.1, overlap = 0
PHY-3002 : Step(558): len = 2290.3, overlap = 0
PHY-3002 : Step(559): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(560): len = 2273.9, overlap = 1.75
PHY-3002 : Step(561): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(562): len = 2291.9, overlap = 1.75
PHY-3002 : Step(563): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(564): len = 2335.2, overlap = 1.75
PHY-3002 : Step(565): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(566): len = 2752.3, overlap = 0
PHY-3002 : Step(567): len = 2721.8, overlap = 0.25
PHY-3002 : Step(568): len = 2707.8, overlap = 1
PHY-3002 : Step(569): len = 2698.2, overlap = 1
PHY-3002 : Step(570): len = 2653.5, overlap = 1
PHY-3002 : Step(571): len = 2653.5, overlap = 1
PHY-3002 : Step(572): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(573): len = 2658.7, overlap = 1
PHY-3002 : Step(574): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(575): len = 2657.6, overlap = 1
PHY-3002 : Step(576): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003764s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (414.4%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005177s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (904.0%)

PHY-1001 : End global routing;  0.027115s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (230.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.129361s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (120.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.480080s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.198249s wall, 2.808018s user + 0.483603s system = 3.291621s CPU (10.9%)

RUN-1004 : used memory is 318 MB, reserved memory is 283 MB, peak memory is 320 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.190946s wall, 0.421203s user + 0.109201s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 261 MB, reserved memory is 226 MB, peak memory is 320 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.527337s wall, 4.570829s user + 0.670804s system = 5.241634s CPU (13.3%)

RUN-1004 : used memory is 250 MB, reserved memory is 216 MB, peak memory is 320 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007659s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(577): len = 4999.4, overlap = 0
PHY-3002 : Step(578): len = 3637, overlap = 0
PHY-3002 : Step(579): len = 3184.6, overlap = 0
PHY-3002 : Step(580): len = 2915, overlap = 0
PHY-3002 : Step(581): len = 2785.9, overlap = 0
PHY-3002 : Step(582): len = 2747.6, overlap = 0
PHY-3002 : Step(583): len = 2781.6, overlap = 0
PHY-3002 : Step(584): len = 2765.4, overlap = 0
PHY-3002 : Step(585): len = 2768.3, overlap = 0
PHY-3002 : Step(586): len = 2730.8, overlap = 0
PHY-3002 : Step(587): len = 2592.6, overlap = 0
PHY-3002 : Step(588): len = 2600.3, overlap = 0
PHY-3002 : Step(589): len = 2505.5, overlap = 0
PHY-3002 : Step(590): len = 2334.2, overlap = 0
PHY-3002 : Step(591): len = 2305.1, overlap = 0
PHY-3002 : Step(592): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(593): len = 2288.1, overlap = 0
PHY-3002 : Step(594): len = 2290.3, overlap = 0
PHY-3002 : Step(595): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(596): len = 2273.9, overlap = 1.75
PHY-3002 : Step(597): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(598): len = 2291.9, overlap = 1.75
PHY-3002 : Step(599): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(600): len = 2335.2, overlap = 1.75
PHY-3002 : Step(601): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010823s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (144.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(602): len = 2752.3, overlap = 0
PHY-3002 : Step(603): len = 2721.8, overlap = 0.25
PHY-3002 : Step(604): len = 2707.8, overlap = 1
PHY-3002 : Step(605): len = 2698.2, overlap = 1
PHY-3002 : Step(606): len = 2653.5, overlap = 1
PHY-3002 : Step(607): len = 2653.5, overlap = 1
PHY-3002 : Step(608): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(609): len = 2658.7, overlap = 1
PHY-3002 : Step(610): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(611): len = 2657.6, overlap = 1
PHY-3002 : Step(612): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004186s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005496s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.028551s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.010134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.165694s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (94.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.627286s wall, 0.655204s user + 0.046800s system = 0.702005s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.854314s wall, 2.480416s user + 0.249602s system = 2.730018s CPU (9.1%)

RUN-1004 : used memory is 319 MB, reserved memory is 285 MB, peak memory is 322 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.125774s wall, 0.249602s user + 0.093601s system = 0.343202s CPU (4.8%)

RUN-1004 : used memory is 263 MB, reserved memory is 228 MB, peak memory is 322 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.143870s wall, 4.134027s user + 0.405603s system = 4.539629s CPU (11.6%)

RUN-1004 : used memory is 252 MB, reserved memory is 216 MB, peak memory is 322 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007310s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(613): len = 4999.4, overlap = 0
PHY-3002 : Step(614): len = 3637, overlap = 0
PHY-3002 : Step(615): len = 3184.6, overlap = 0
PHY-3002 : Step(616): len = 2915, overlap = 0
PHY-3002 : Step(617): len = 2785.9, overlap = 0
PHY-3002 : Step(618): len = 2747.6, overlap = 0
PHY-3002 : Step(619): len = 2781.6, overlap = 0
PHY-3002 : Step(620): len = 2765.4, overlap = 0
PHY-3002 : Step(621): len = 2768.3, overlap = 0
PHY-3002 : Step(622): len = 2730.8, overlap = 0
PHY-3002 : Step(623): len = 2592.6, overlap = 0
PHY-3002 : Step(624): len = 2600.3, overlap = 0
PHY-3002 : Step(625): len = 2505.5, overlap = 0
PHY-3002 : Step(626): len = 2334.2, overlap = 0
PHY-3002 : Step(627): len = 2305.1, overlap = 0
PHY-3002 : Step(628): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(629): len = 2288.1, overlap = 0
PHY-3002 : Step(630): len = 2290.3, overlap = 0
PHY-3002 : Step(631): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(632): len = 2273.9, overlap = 1.75
PHY-3002 : Step(633): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(634): len = 2291.9, overlap = 1.75
PHY-3002 : Step(635): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(636): len = 2335.2, overlap = 1.75
PHY-3002 : Step(637): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010955s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(638): len = 2752.3, overlap = 0
PHY-3002 : Step(639): len = 2721.8, overlap = 0.25
PHY-3002 : Step(640): len = 2707.8, overlap = 1
PHY-3002 : Step(641): len = 2698.2, overlap = 1
PHY-3002 : Step(642): len = 2653.5, overlap = 1
PHY-3002 : Step(643): len = 2653.5, overlap = 1
PHY-3002 : Step(644): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(645): len = 2658.7, overlap = 1
PHY-3002 : Step(646): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(647): len = 2657.6, overlap = 1
PHY-3002 : Step(648): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.028612s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (163.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006699s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000105s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.132179s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (141.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.502627s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (111.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.635045s wall, 2.418016s user + 0.312002s system = 2.730018s CPU (9.2%)

RUN-1004 : used memory is 321 MB, reserved memory is 286 MB, peak memory is 323 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.053105s wall, 0.234002s user + 0.078001s system = 0.312002s CPU (4.4%)

RUN-1004 : used memory is 264 MB, reserved memory is 228 MB, peak memory is 323 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.841137s wall, 4.024826s user + 0.468003s system = 4.492829s CPU (11.6%)

RUN-1004 : used memory is 253 MB, reserved memory is 217 MB, peak memory is 323 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006612s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (471.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(649): len = 4999.4, overlap = 0
PHY-3002 : Step(650): len = 3637, overlap = 0
PHY-3002 : Step(651): len = 3184.6, overlap = 0
PHY-3002 : Step(652): len = 2915, overlap = 0
PHY-3002 : Step(653): len = 2785.9, overlap = 0
PHY-3002 : Step(654): len = 2747.6, overlap = 0
PHY-3002 : Step(655): len = 2781.6, overlap = 0
PHY-3002 : Step(656): len = 2765.4, overlap = 0
PHY-3002 : Step(657): len = 2768.3, overlap = 0
PHY-3002 : Step(658): len = 2730.8, overlap = 0
PHY-3002 : Step(659): len = 2592.6, overlap = 0
PHY-3002 : Step(660): len = 2600.3, overlap = 0
PHY-3002 : Step(661): len = 2505.5, overlap = 0
PHY-3002 : Step(662): len = 2334.2, overlap = 0
PHY-3002 : Step(663): len = 2305.1, overlap = 0
PHY-3002 : Step(664): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(665): len = 2288.1, overlap = 0
PHY-3002 : Step(666): len = 2290.3, overlap = 0
PHY-3002 : Step(667): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(668): len = 2273.9, overlap = 1.75
PHY-3002 : Step(669): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(670): len = 2291.9, overlap = 1.75
PHY-3002 : Step(671): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(672): len = 2335.2, overlap = 1.75
PHY-3002 : Step(673): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008457s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(674): len = 2752.3, overlap = 0
PHY-3002 : Step(675): len = 2721.8, overlap = 0.25
PHY-3002 : Step(676): len = 2707.8, overlap = 1
PHY-3002 : Step(677): len = 2698.2, overlap = 1
PHY-3002 : Step(678): len = 2653.5, overlap = 1
PHY-3002 : Step(679): len = 2653.5, overlap = 1
PHY-3002 : Step(680): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(681): len = 2658.7, overlap = 1
PHY-3002 : Step(682): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(683): len = 2657.6, overlap = 1
PHY-3002 : Step(684): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003760s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.028179s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (166.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.125009s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (99.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.485294s wall, 0.468003s user + 0.046800s system = 0.514803s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.493898s wall, 2.418016s user + 0.093601s system = 2.511616s CPU (8.5%)

RUN-1004 : used memory is 325 MB, reserved memory is 290 MB, peak memory is 327 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.096750s wall, 0.249602s user + 0.093601s system = 0.343202s CPU (4.8%)

RUN-1004 : used memory is 268 MB, reserved memory is 233 MB, peak memory is 327 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.751326s wall, 4.071626s user + 0.312002s system = 4.383628s CPU (11.3%)

RUN-1004 : used memory is 258 MB, reserved memory is 223 MB, peak memory is 327 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007488s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(685): len = 4999.4, overlap = 0
PHY-3002 : Step(686): len = 3637, overlap = 0
PHY-3002 : Step(687): len = 3184.6, overlap = 0
PHY-3002 : Step(688): len = 2915, overlap = 0
PHY-3002 : Step(689): len = 2785.9, overlap = 0
PHY-3002 : Step(690): len = 2747.6, overlap = 0
PHY-3002 : Step(691): len = 2781.6, overlap = 0
PHY-3002 : Step(692): len = 2765.4, overlap = 0
PHY-3002 : Step(693): len = 2768.3, overlap = 0
PHY-3002 : Step(694): len = 2730.8, overlap = 0
PHY-3002 : Step(695): len = 2592.6, overlap = 0
PHY-3002 : Step(696): len = 2600.3, overlap = 0
PHY-3002 : Step(697): len = 2505.5, overlap = 0
PHY-3002 : Step(698): len = 2334.2, overlap = 0
PHY-3002 : Step(699): len = 2305.1, overlap = 0
PHY-3002 : Step(700): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001625s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1920.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(701): len = 2288.1, overlap = 0
PHY-3002 : Step(702): len = 2290.3, overlap = 0
PHY-3002 : Step(703): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(704): len = 2273.9, overlap = 1.75
PHY-3002 : Step(705): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(706): len = 2291.9, overlap = 1.75
PHY-3002 : Step(707): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(708): len = 2335.2, overlap = 1.75
PHY-3002 : Step(709): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010002s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(710): len = 2752.3, overlap = 0
PHY-3002 : Step(711): len = 2721.8, overlap = 0.25
PHY-3002 : Step(712): len = 2707.8, overlap = 1
PHY-3002 : Step(713): len = 2698.2, overlap = 1
PHY-3002 : Step(714): len = 2653.5, overlap = 1
PHY-3002 : Step(715): len = 2653.5, overlap = 1
PHY-3002 : Step(716): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(717): len = 2658.7, overlap = 1
PHY-3002 : Step(718): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(719): len = 2657.6, overlap = 1
PHY-3002 : Step(720): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004130s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (377.7%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023467s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (133.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006316s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (494.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.127329s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (110.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.493875s wall, 0.530403s user + 0.031200s system = 0.561604s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.962685s wall, 2.527216s user + 0.312002s system = 2.839218s CPU (9.5%)

RUN-1004 : used memory is 326 MB, reserved memory is 291 MB, peak memory is 328 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.136988s wall, 0.327602s user + 0.062400s system = 0.390002s CPU (5.5%)

RUN-1004 : used memory is 268 MB, reserved memory is 233 MB, peak memory is 328 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.191597s wall, 4.196427s user + 0.483603s system = 4.680030s CPU (11.9%)

RUN-1004 : used memory is 257 MB, reserved memory is 221 MB, peak memory is 328 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007876s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (396.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(721): len = 4999.4, overlap = 0
PHY-3002 : Step(722): len = 3637, overlap = 0
PHY-3002 : Step(723): len = 3184.6, overlap = 0
PHY-3002 : Step(724): len = 2915, overlap = 0
PHY-3002 : Step(725): len = 2785.9, overlap = 0
PHY-3002 : Step(726): len = 2747.6, overlap = 0
PHY-3002 : Step(727): len = 2781.6, overlap = 0
PHY-3002 : Step(728): len = 2765.4, overlap = 0
PHY-3002 : Step(729): len = 2768.3, overlap = 0
PHY-3002 : Step(730): len = 2730.8, overlap = 0
PHY-3002 : Step(731): len = 2592.6, overlap = 0
PHY-3002 : Step(732): len = 2600.3, overlap = 0
PHY-3002 : Step(733): len = 2505.5, overlap = 0
PHY-3002 : Step(734): len = 2334.2, overlap = 0
PHY-3002 : Step(735): len = 2305.1, overlap = 0
PHY-3002 : Step(736): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(737): len = 2288.1, overlap = 0
PHY-3002 : Step(738): len = 2290.3, overlap = 0
PHY-3002 : Step(739): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(740): len = 2273.9, overlap = 1.75
PHY-3002 : Step(741): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(742): len = 2291.9, overlap = 1.75
PHY-3002 : Step(743): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(744): len = 2335.2, overlap = 1.75
PHY-3002 : Step(745): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008320s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(746): len = 2752.3, overlap = 0
PHY-3002 : Step(747): len = 2721.8, overlap = 0.25
PHY-3002 : Step(748): len = 2707.8, overlap = 1
PHY-3002 : Step(749): len = 2698.2, overlap = 1
PHY-3002 : Step(750): len = 2653.5, overlap = 1
PHY-3002 : Step(751): len = 2653.5, overlap = 1
PHY-3002 : Step(752): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(753): len = 2658.7, overlap = 1
PHY-3002 : Step(754): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(755): len = 2657.6, overlap = 1
PHY-3002 : Step(756): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003674s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026314s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (177.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005981s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (521.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.132674s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (117.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.483722s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.242578s wall, 1.934412s user + 0.202801s system = 2.137214s CPU (7.3%)

RUN-1004 : used memory is 326 MB, reserved memory is 292 MB, peak memory is 328 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.155283s wall, 0.296402s user + 0.062400s system = 0.358802s CPU (5.0%)

RUN-1004 : used memory is 270 MB, reserved memory is 234 MB, peak memory is 328 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.529486s wall, 3.572423s user + 0.327602s system = 3.900025s CPU (10.1%)

RUN-1004 : used memory is 258 MB, reserved memory is 223 MB, peak memory is 328 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.264597s wall, 2.932819s user + 0.374402s system = 3.307221s CPU (10.9%)

RUN-1004 : used memory is 330 MB, reserved memory is 295 MB, peak memory is 332 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.090161s wall, 0.234002s user + 0.093601s system = 0.327602s CPU (4.6%)

RUN-1004 : used memory is 273 MB, reserved memory is 238 MB, peak memory is 332 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.486858s wall, 4.555229s user + 0.592804s system = 5.148033s CPU (13.0%)

RUN-1004 : used memory is 261 MB, reserved memory is 225 MB, peak memory is 332 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  1.003300s wall, 2.464816s user + 0.078001s system = 2.542816s CPU (253.4%)

RUN-1004 : used memory is 243 MB, reserved memory is 207 MB, peak memory is 332 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.054365s wall, 1.029607s user + 0.062400s system = 1.092007s CPU (103.6%)

RUN-1004 : used memory is 332 MB, reserved memory is 296 MB, peak memory is 335 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.022083s wall, 2.542816s user + 0.280802s system = 2.823618s CPU (9.4%)

RUN-1004 : used memory is 333 MB, reserved memory is 297 MB, peak memory is 335 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.113847s wall, 0.249602s user + 0.124801s system = 0.374402s CPU (5.3%)

RUN-1004 : used memory is 276 MB, reserved memory is 241 MB, peak memory is 335 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.335919s wall, 4.165227s user + 0.577204s system = 4.742430s CPU (12.1%)

RUN-1004 : used memory is 266 MB, reserved memory is 230 MB, peak memory is 335 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006806s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(757): len = 4999.4, overlap = 0
PHY-3002 : Step(758): len = 3637, overlap = 0
PHY-3002 : Step(759): len = 3184.6, overlap = 0
PHY-3002 : Step(760): len = 2915, overlap = 0
PHY-3002 : Step(761): len = 2785.9, overlap = 0
PHY-3002 : Step(762): len = 2747.6, overlap = 0
PHY-3002 : Step(763): len = 2781.6, overlap = 0
PHY-3002 : Step(764): len = 2765.4, overlap = 0
PHY-3002 : Step(765): len = 2768.3, overlap = 0
PHY-3002 : Step(766): len = 2730.8, overlap = 0
PHY-3002 : Step(767): len = 2592.6, overlap = 0
PHY-3002 : Step(768): len = 2600.3, overlap = 0
PHY-3002 : Step(769): len = 2505.5, overlap = 0
PHY-3002 : Step(770): len = 2334.2, overlap = 0
PHY-3002 : Step(771): len = 2305.1, overlap = 0
PHY-3002 : Step(772): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001528s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(773): len = 2288.1, overlap = 0
PHY-3002 : Step(774): len = 2290.3, overlap = 0
PHY-3002 : Step(775): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(776): len = 2273.9, overlap = 1.75
PHY-3002 : Step(777): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(778): len = 2291.9, overlap = 1.75
PHY-3002 : Step(779): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(780): len = 2335.2, overlap = 1.75
PHY-3002 : Step(781): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008223s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (189.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(782): len = 2752.3, overlap = 0
PHY-3002 : Step(783): len = 2721.8, overlap = 0.25
PHY-3002 : Step(784): len = 2707.8, overlap = 1
PHY-3002 : Step(785): len = 2698.2, overlap = 1
PHY-3002 : Step(786): len = 2653.5, overlap = 1
PHY-3002 : Step(787): len = 2653.5, overlap = 1
PHY-3002 : Step(788): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(789): len = 2658.7, overlap = 1
PHY-3002 : Step(790): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(791): len = 2657.6, overlap = 1
PHY-3002 : Step(792): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003911s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004364s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026824s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (116.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007401s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (210.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.126918s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.478218s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.000480s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (98.2%)

RUN-1004 : used memory is 339 MB, reserved memory is 303 MB, peak memory is 342 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.991750s wall, 2.901619s user + 0.296402s system = 3.198021s CPU (10.7%)

RUN-1004 : used memory is 341 MB, reserved memory is 305 MB, peak memory is 343 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.132698s wall, 0.312002s user + 0.093601s system = 0.405603s CPU (5.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 250 MB, peak memory is 343 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.310786s wall, 4.633230s user + 0.514803s system = 5.148033s CPU (13.1%)

RUN-1004 : used memory is 274 MB, reserved memory is 240 MB, peak memory is 343 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008753s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (356.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(793): len = 4999.4, overlap = 0
PHY-3002 : Step(794): len = 3637, overlap = 0
PHY-3002 : Step(795): len = 3184.6, overlap = 0
PHY-3002 : Step(796): len = 2915, overlap = 0
PHY-3002 : Step(797): len = 2785.9, overlap = 0
PHY-3002 : Step(798): len = 2747.6, overlap = 0
PHY-3002 : Step(799): len = 2781.6, overlap = 0
PHY-3002 : Step(800): len = 2765.4, overlap = 0
PHY-3002 : Step(801): len = 2768.3, overlap = 0
PHY-3002 : Step(802): len = 2730.8, overlap = 0
PHY-3002 : Step(803): len = 2592.6, overlap = 0
PHY-3002 : Step(804): len = 2600.3, overlap = 0
PHY-3002 : Step(805): len = 2505.5, overlap = 0
PHY-3002 : Step(806): len = 2334.2, overlap = 0
PHY-3002 : Step(807): len = 2305.1, overlap = 0
PHY-3002 : Step(808): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(809): len = 2288.1, overlap = 0
PHY-3002 : Step(810): len = 2290.3, overlap = 0
PHY-3002 : Step(811): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(812): len = 2273.9, overlap = 1.75
PHY-3002 : Step(813): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(814): len = 2291.9, overlap = 1.75
PHY-3002 : Step(815): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(816): len = 2335.2, overlap = 1.75
PHY-3002 : Step(817): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009538s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (163.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(818): len = 2752.3, overlap = 0
PHY-3002 : Step(819): len = 2721.8, overlap = 0.25
PHY-3002 : Step(820): len = 2707.8, overlap = 1
PHY-3002 : Step(821): len = 2698.2, overlap = 1
PHY-3002 : Step(822): len = 2653.5, overlap = 1
PHY-3002 : Step(823): len = 2653.5, overlap = 1
PHY-3002 : Step(824): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(825): len = 2658.7, overlap = 1
PHY-3002 : Step(826): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(827): len = 2657.6, overlap = 1
PHY-3002 : Step(828): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004921s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (317.0%)

PHY-1001 : End global routing;  0.026944s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007196s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (216.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.123216s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.473923s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (105.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.963682s wall, 2.776818s user + 0.280802s system = 3.057620s CPU (10.2%)

RUN-1004 : used memory is 340 MB, reserved memory is 304 MB, peak memory is 343 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.102329s wall, 0.280802s user + 0.093601s system = 0.374402s CPU (5.3%)

RUN-1004 : used memory is 283 MB, reserved memory is 247 MB, peak memory is 343 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.224850s wall, 4.508429s user + 0.452403s system = 4.960832s CPU (12.6%)

RUN-1004 : used memory is 271 MB, reserved memory is 235 MB, peak memory is 343 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007761s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(829): len = 4999.4, overlap = 0
PHY-3002 : Step(830): len = 3637, overlap = 0
PHY-3002 : Step(831): len = 3184.6, overlap = 0
PHY-3002 : Step(832): len = 2915, overlap = 0
PHY-3002 : Step(833): len = 2785.9, overlap = 0
PHY-3002 : Step(834): len = 2747.6, overlap = 0
PHY-3002 : Step(835): len = 2781.6, overlap = 0
PHY-3002 : Step(836): len = 2765.4, overlap = 0
PHY-3002 : Step(837): len = 2768.3, overlap = 0
PHY-3002 : Step(838): len = 2730.8, overlap = 0
PHY-3002 : Step(839): len = 2592.6, overlap = 0
PHY-3002 : Step(840): len = 2600.3, overlap = 0
PHY-3002 : Step(841): len = 2505.5, overlap = 0
PHY-3002 : Step(842): len = 2334.2, overlap = 0
PHY-3002 : Step(843): len = 2305.1, overlap = 0
PHY-3002 : Step(844): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001606s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(845): len = 2288.1, overlap = 0
PHY-3002 : Step(846): len = 2290.3, overlap = 0
PHY-3002 : Step(847): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(848): len = 2273.9, overlap = 1.75
PHY-3002 : Step(849): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(850): len = 2291.9, overlap = 1.75
PHY-3002 : Step(851): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(852): len = 2335.2, overlap = 1.75
PHY-3002 : Step(853): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011412s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (273.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(854): len = 2752.3, overlap = 0
PHY-3002 : Step(855): len = 2721.8, overlap = 0.25
PHY-3002 : Step(856): len = 2707.8, overlap = 1
PHY-3002 : Step(857): len = 2698.2, overlap = 1
PHY-3002 : Step(858): len = 2653.5, overlap = 1
PHY-3002 : Step(859): len = 2653.5, overlap = 1
PHY-3002 : Step(860): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(861): len = 2658.7, overlap = 1
PHY-3002 : Step(862): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(863): len = 2657.6, overlap = 1
PHY-3002 : Step(864): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003653s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026770s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (116.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006943s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (224.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.129402s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.492559s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.313370s wall, 1.887612s user + 0.202801s system = 2.090413s CPU (7.1%)

RUN-1004 : used memory is 340 MB, reserved memory is 305 MB, peak memory is 343 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.060443s wall, 0.312002s user + 0.093601s system = 0.405603s CPU (5.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 248 MB, peak memory is 343 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.515056s wall, 3.650423s user + 0.343202s system = 3.993626s CPU (10.4%)

RUN-1004 : used memory is 273 MB, reserved memory is 238 MB, peak memory is 343 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007119s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (438.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(865): len = 4999.4, overlap = 0
PHY-3002 : Step(866): len = 3637, overlap = 0
PHY-3002 : Step(867): len = 3184.6, overlap = 0
PHY-3002 : Step(868): len = 2915, overlap = 0
PHY-3002 : Step(869): len = 2785.9, overlap = 0
PHY-3002 : Step(870): len = 2747.6, overlap = 0
PHY-3002 : Step(871): len = 2781.6, overlap = 0
PHY-3002 : Step(872): len = 2765.4, overlap = 0
PHY-3002 : Step(873): len = 2768.3, overlap = 0
PHY-3002 : Step(874): len = 2730.8, overlap = 0
PHY-3002 : Step(875): len = 2592.6, overlap = 0
PHY-3002 : Step(876): len = 2600.3, overlap = 0
PHY-3002 : Step(877): len = 2505.5, overlap = 0
PHY-3002 : Step(878): len = 2334.2, overlap = 0
PHY-3002 : Step(879): len = 2305.1, overlap = 0
PHY-3002 : Step(880): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(881): len = 2288.1, overlap = 0
PHY-3002 : Step(882): len = 2290.3, overlap = 0
PHY-3002 : Step(883): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(884): len = 2273.9, overlap = 1.75
PHY-3002 : Step(885): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(886): len = 2291.9, overlap = 1.75
PHY-3002 : Step(887): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(888): len = 2335.2, overlap = 1.75
PHY-3002 : Step(889): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009515s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (164.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(890): len = 2752.3, overlap = 0
PHY-3002 : Step(891): len = 2721.8, overlap = 0.25
PHY-3002 : Step(892): len = 2707.8, overlap = 1
PHY-3002 : Step(893): len = 2698.2, overlap = 1
PHY-3002 : Step(894): len = 2653.5, overlap = 1
PHY-3002 : Step(895): len = 2653.5, overlap = 1
PHY-3002 : Step(896): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(897): len = 2658.7, overlap = 1
PHY-3002 : Step(898): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(899): len = 2657.6, overlap = 1
PHY-3002 : Step(900): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004769s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (654.2%)

PHY-1001 : End global routing;  0.026598s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (117.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007815s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (199.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.139420s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.502887s wall, 0.499203s user + 0.046800s system = 0.546003s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.417340s wall, 2.745618s user + 0.312002s system = 3.057620s CPU (10.1%)

RUN-1004 : used memory is 342 MB, reserved memory is 306 MB, peak memory is 344 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.239840s wall, 0.452403s user + 0.093601s system = 0.546003s CPU (7.5%)

RUN-1004 : used memory is 284 MB, reserved memory is 248 MB, peak memory is 344 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.826938s wall, 4.570829s user + 0.530403s system = 5.101233s CPU (12.8%)

RUN-1004 : used memory is 274 MB, reserved memory is 238 MB, peak memory is 344 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(901): len = 4999.4, overlap = 0
PHY-3002 : Step(902): len = 3637, overlap = 0
PHY-3002 : Step(903): len = 3184.6, overlap = 0
PHY-3002 : Step(904): len = 2915, overlap = 0
PHY-3002 : Step(905): len = 2785.9, overlap = 0
PHY-3002 : Step(906): len = 2747.6, overlap = 0
PHY-3002 : Step(907): len = 2781.6, overlap = 0
PHY-3002 : Step(908): len = 2765.4, overlap = 0
PHY-3002 : Step(909): len = 2768.3, overlap = 0
PHY-3002 : Step(910): len = 2730.8, overlap = 0
PHY-3002 : Step(911): len = 2592.6, overlap = 0
PHY-3002 : Step(912): len = 2600.3, overlap = 0
PHY-3002 : Step(913): len = 2505.5, overlap = 0
PHY-3002 : Step(914): len = 2334.2, overlap = 0
PHY-3002 : Step(915): len = 2305.1, overlap = 0
PHY-3002 : Step(916): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(917): len = 2288.1, overlap = 0
PHY-3002 : Step(918): len = 2290.3, overlap = 0
PHY-3002 : Step(919): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(920): len = 2273.9, overlap = 1.75
PHY-3002 : Step(921): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(922): len = 2291.9, overlap = 1.75
PHY-3002 : Step(923): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(924): len = 2335.2, overlap = 1.75
PHY-3002 : Step(925): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010994s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (283.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(926): len = 2752.3, overlap = 0
PHY-3002 : Step(927): len = 2721.8, overlap = 0.25
PHY-3002 : Step(928): len = 2707.8, overlap = 1
PHY-3002 : Step(929): len = 2698.2, overlap = 1
PHY-3002 : Step(930): len = 2653.5, overlap = 1
PHY-3002 : Step(931): len = 2653.5, overlap = 1
PHY-3002 : Step(932): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(933): len = 2658.7, overlap = 1
PHY-3002 : Step(934): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(935): len = 2657.6, overlap = 1
PHY-3002 : Step(936): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004391s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004399s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025396s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (122.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.127884s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (109.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.486505s wall, 0.514803s user + 0.046800s system = 0.561604s CPU (115.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.173386s wall, 2.948419s user + 0.421203s system = 3.369622s CPU (11.2%)

RUN-1004 : used memory is 342 MB, reserved memory is 306 MB, peak memory is 344 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.104422s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (4.6%)

RUN-1004 : used memory is 285 MB, reserved memory is 250 MB, peak memory is 344 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.375469s wall, 4.539629s user + 0.577204s system = 5.116833s CPU (13.0%)

RUN-1004 : used memory is 275 MB, reserved memory is 240 MB, peak memory is 344 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(937): len = 4999.4, overlap = 0
PHY-3002 : Step(938): len = 3637, overlap = 0
PHY-3002 : Step(939): len = 3184.6, overlap = 0
PHY-3002 : Step(940): len = 2915, overlap = 0
PHY-3002 : Step(941): len = 2785.9, overlap = 0
PHY-3002 : Step(942): len = 2747.6, overlap = 0
PHY-3002 : Step(943): len = 2781.6, overlap = 0
PHY-3002 : Step(944): len = 2765.4, overlap = 0
PHY-3002 : Step(945): len = 2768.3, overlap = 0
PHY-3002 : Step(946): len = 2730.8, overlap = 0
PHY-3002 : Step(947): len = 2592.6, overlap = 0
PHY-3002 : Step(948): len = 2600.3, overlap = 0
PHY-3002 : Step(949): len = 2505.5, overlap = 0
PHY-3002 : Step(950): len = 2334.2, overlap = 0
PHY-3002 : Step(951): len = 2305.1, overlap = 0
PHY-3002 : Step(952): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(953): len = 2288.1, overlap = 0
PHY-3002 : Step(954): len = 2290.3, overlap = 0
PHY-3002 : Step(955): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(956): len = 2273.9, overlap = 1.75
PHY-3002 : Step(957): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(958): len = 2291.9, overlap = 1.75
PHY-3002 : Step(959): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(960): len = 2335.2, overlap = 1.75
PHY-3002 : Step(961): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010895s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (286.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(962): len = 2752.3, overlap = 0
PHY-3002 : Step(963): len = 2721.8, overlap = 0.25
PHY-3002 : Step(964): len = 2707.8, overlap = 1
PHY-3002 : Step(965): len = 2698.2, overlap = 1
PHY-3002 : Step(966): len = 2653.5, overlap = 1
PHY-3002 : Step(967): len = 2653.5, overlap = 1
PHY-3002 : Step(968): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(969): len = 2658.7, overlap = 1
PHY-3002 : Step(970): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(971): len = 2657.6, overlap = 1
PHY-3002 : Step(972): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005900s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (528.8%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005976s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (261.0%)

PHY-1001 : End global routing;  0.038326s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (162.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007761s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (201.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.139817s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.507327s wall, 0.468003s user + 0.046800s system = 0.514803s CPU (101.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.891557s wall, 2.558416s user + 0.280802s system = 2.839218s CPU (9.5%)

RUN-1004 : used memory is 344 MB, reserved memory is 308 MB, peak memory is 346 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.121122s wall, 0.280802s user + 0.124801s system = 0.405603s CPU (5.7%)

RUN-1004 : used memory is 286 MB, reserved memory is 251 MB, peak memory is 346 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.104497s wall, 4.149627s user + 0.436803s system = 4.586429s CPU (11.7%)

RUN-1004 : used memory is 274 MB, reserved memory is 240 MB, peak memory is 346 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007352s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (424.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(973): len = 4999.4, overlap = 0
PHY-3002 : Step(974): len = 3637, overlap = 0
PHY-3002 : Step(975): len = 3184.6, overlap = 0
PHY-3002 : Step(976): len = 2915, overlap = 0
PHY-3002 : Step(977): len = 2785.9, overlap = 0
PHY-3002 : Step(978): len = 2747.6, overlap = 0
PHY-3002 : Step(979): len = 2781.6, overlap = 0
PHY-3002 : Step(980): len = 2765.4, overlap = 0
PHY-3002 : Step(981): len = 2768.3, overlap = 0
PHY-3002 : Step(982): len = 2730.8, overlap = 0
PHY-3002 : Step(983): len = 2592.6, overlap = 0
PHY-3002 : Step(984): len = 2600.3, overlap = 0
PHY-3002 : Step(985): len = 2505.5, overlap = 0
PHY-3002 : Step(986): len = 2334.2, overlap = 0
PHY-3002 : Step(987): len = 2305.1, overlap = 0
PHY-3002 : Step(988): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(989): len = 2288.1, overlap = 0
PHY-3002 : Step(990): len = 2290.3, overlap = 0
PHY-3002 : Step(991): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(992): len = 2273.9, overlap = 1.75
PHY-3002 : Step(993): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(994): len = 2291.9, overlap = 1.75
PHY-3002 : Step(995): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(996): len = 2335.2, overlap = 1.75
PHY-3002 : Step(997): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010810s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (144.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(998): len = 2752.3, overlap = 0
PHY-3002 : Step(999): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1000): len = 2707.8, overlap = 1
PHY-3002 : Step(1001): len = 2698.2, overlap = 1
PHY-3002 : Step(1002): len = 2653.5, overlap = 1
PHY-3002 : Step(1003): len = 2653.5, overlap = 1
PHY-3002 : Step(1004): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1005): len = 2658.7, overlap = 1
PHY-3002 : Step(1006): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1007): len = 2657.6, overlap = 1
PHY-3002 : Step(1008): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003877s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026131s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (119.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006338s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.120895s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.473975s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.287411s wall, 2.917219s user + 0.390002s system = 3.307221s CPU (10.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 310 MB, peak memory is 348 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.116470s wall, 0.156001s user + 0.109201s system = 0.265202s CPU (3.7%)

RUN-1004 : used memory is 288 MB, reserved memory is 253 MB, peak memory is 348 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.533601s wall, 4.461629s user + 0.639604s system = 5.101233s CPU (12.9%)

RUN-1004 : used memory is 278 MB, reserved memory is 243 MB, peak memory is 348 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.009415s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (165.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1009): len = 4999.4, overlap = 0
PHY-3002 : Step(1010): len = 3637, overlap = 0
PHY-3002 : Step(1011): len = 3184.6, overlap = 0
PHY-3002 : Step(1012): len = 2915, overlap = 0
PHY-3002 : Step(1013): len = 2785.9, overlap = 0
PHY-3002 : Step(1014): len = 2747.6, overlap = 0
PHY-3002 : Step(1015): len = 2781.6, overlap = 0
PHY-3002 : Step(1016): len = 2765.4, overlap = 0
PHY-3002 : Step(1017): len = 2768.3, overlap = 0
PHY-3002 : Step(1018): len = 2730.8, overlap = 0
PHY-3002 : Step(1019): len = 2592.6, overlap = 0
PHY-3002 : Step(1020): len = 2600.3, overlap = 0
PHY-3002 : Step(1021): len = 2505.5, overlap = 0
PHY-3002 : Step(1022): len = 2334.2, overlap = 0
PHY-3002 : Step(1023): len = 2305.1, overlap = 0
PHY-3002 : Step(1024): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1025): len = 2288.1, overlap = 0
PHY-3002 : Step(1026): len = 2290.3, overlap = 0
PHY-3002 : Step(1027): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1028): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1029): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1030): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1031): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1032): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1033): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009621s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (162.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1034): len = 2752.3, overlap = 0
PHY-3002 : Step(1035): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1036): len = 2707.8, overlap = 1
PHY-3002 : Step(1037): len = 2698.2, overlap = 1
PHY-3002 : Step(1038): len = 2653.5, overlap = 1
PHY-3002 : Step(1039): len = 2653.5, overlap = 1
PHY-3002 : Step(1040): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1041): len = 2658.7, overlap = 1
PHY-3002 : Step(1042): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1043): len = 2657.6, overlap = 1
PHY-3002 : Step(1044): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003750s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004759s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (655.6%)

PHY-1001 : End global routing;  0.026170s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (178.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007152s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (218.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.139872s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.541106s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (100.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.925234s wall, 2.714417s user + 0.280802s system = 2.995219s CPU (10.0%)

RUN-1004 : used memory is 347 MB, reserved memory is 311 MB, peak memory is 349 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.131711s wall, 0.358802s user + 0.078001s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 289 MB, reserved memory is 253 MB, peak memory is 349 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.202011s wall, 4.446028s user + 0.390002s system = 4.836031s CPU (12.3%)

RUN-1004 : used memory is 278 MB, reserved memory is 243 MB, peak memory is 349 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007696s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1045): len = 4999.4, overlap = 0
PHY-3002 : Step(1046): len = 3637, overlap = 0
PHY-3002 : Step(1047): len = 3184.6, overlap = 0
PHY-3002 : Step(1048): len = 2915, overlap = 0
PHY-3002 : Step(1049): len = 2785.9, overlap = 0
PHY-3002 : Step(1050): len = 2747.6, overlap = 0
PHY-3002 : Step(1051): len = 2781.6, overlap = 0
PHY-3002 : Step(1052): len = 2765.4, overlap = 0
PHY-3002 : Step(1053): len = 2768.3, overlap = 0
PHY-3002 : Step(1054): len = 2730.8, overlap = 0
PHY-3002 : Step(1055): len = 2592.6, overlap = 0
PHY-3002 : Step(1056): len = 2600.3, overlap = 0
PHY-3002 : Step(1057): len = 2505.5, overlap = 0
PHY-3002 : Step(1058): len = 2334.2, overlap = 0
PHY-3002 : Step(1059): len = 2305.1, overlap = 0
PHY-3002 : Step(1060): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1061): len = 2288.1, overlap = 0
PHY-3002 : Step(1062): len = 2290.3, overlap = 0
PHY-3002 : Step(1063): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1064): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1065): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1066): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1067): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1068): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1069): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009218s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (169.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1070): len = 2752.3, overlap = 0
PHY-3002 : Step(1071): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1072): len = 2707.8, overlap = 1
PHY-3002 : Step(1073): len = 2698.2, overlap = 1
PHY-3002 : Step(1074): len = 2653.5, overlap = 1
PHY-3002 : Step(1075): len = 2653.5, overlap = 1
PHY-3002 : Step(1076): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1077): len = 2658.7, overlap = 1
PHY-3002 : Step(1078): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1079): len = 2657.6, overlap = 1
PHY-3002 : Step(1080): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.029151s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (160.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.133135s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (93.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.542756s wall, 0.483603s user + 0.093601s system = 0.577204s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.228401s wall, 2.698817s user + 0.327602s system = 3.026419s CPU (10.0%)

RUN-1004 : used memory is 349 MB, reserved memory is 313 MB, peak memory is 351 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.160525s wall, 0.312002s user + 0.062400s system = 0.374402s CPU (5.2%)

RUN-1004 : used memory is 293 MB, reserved memory is 258 MB, peak memory is 351 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.578668s wall, 4.368028s user + 0.577204s system = 4.945232s CPU (12.5%)

RUN-1004 : used memory is 282 MB, reserved memory is 247 MB, peak memory is 351 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006623s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1081): len = 4999.4, overlap = 0
PHY-3002 : Step(1082): len = 3637, overlap = 0
PHY-3002 : Step(1083): len = 3184.6, overlap = 0
PHY-3002 : Step(1084): len = 2915, overlap = 0
PHY-3002 : Step(1085): len = 2785.9, overlap = 0
PHY-3002 : Step(1086): len = 2747.6, overlap = 0
PHY-3002 : Step(1087): len = 2781.6, overlap = 0
PHY-3002 : Step(1088): len = 2765.4, overlap = 0
PHY-3002 : Step(1089): len = 2768.3, overlap = 0
PHY-3002 : Step(1090): len = 2730.8, overlap = 0
PHY-3002 : Step(1091): len = 2592.6, overlap = 0
PHY-3002 : Step(1092): len = 2600.3, overlap = 0
PHY-3002 : Step(1093): len = 2505.5, overlap = 0
PHY-3002 : Step(1094): len = 2334.2, overlap = 0
PHY-3002 : Step(1095): len = 2305.1, overlap = 0
PHY-3002 : Step(1096): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001538s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1097): len = 2288.1, overlap = 0
PHY-3002 : Step(1098): len = 2290.3, overlap = 0
PHY-3002 : Step(1099): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1100): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1101): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1102): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1103): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1104): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1105): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010536s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (296.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1106): len = 2752.3, overlap = 0
PHY-3002 : Step(1107): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1108): len = 2707.8, overlap = 1
PHY-3002 : Step(1109): len = 2698.2, overlap = 1
PHY-3002 : Step(1110): len = 2653.5, overlap = 1
PHY-3002 : Step(1111): len = 2653.5, overlap = 1
PHY-3002 : Step(1112): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1113): len = 2658.7, overlap = 1
PHY-3002 : Step(1114): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1115): len = 2657.6, overlap = 1
PHY-3002 : Step(1116): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003992s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004861s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (320.9%)

PHY-1001 : End global routing;  0.028277s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.133768s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (139.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.514208s wall, 0.546003s user + 0.046800s system = 0.592804s CPU (115.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.515202s wall, 2.355615s user + 0.124801s system = 2.480416s CPU (8.4%)

RUN-1004 : used memory is 348 MB, reserved memory is 314 MB, peak memory is 351 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.093844s wall, 0.358802s user + 0.078001s system = 0.436803s CPU (6.2%)

RUN-1004 : used memory is 292 MB, reserved memory is 257 MB, peak memory is 351 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.732860s wall, 4.087226s user + 0.234002s system = 4.321228s CPU (11.2%)

RUN-1004 : used memory is 282 MB, reserved memory is 246 MB, peak memory is 351 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008039s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (388.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1117): len = 4999.4, overlap = 0
PHY-3002 : Step(1118): len = 3637, overlap = 0
PHY-3002 : Step(1119): len = 3184.6, overlap = 0
PHY-3002 : Step(1120): len = 2915, overlap = 0
PHY-3002 : Step(1121): len = 2785.9, overlap = 0
PHY-3002 : Step(1122): len = 2747.6, overlap = 0
PHY-3002 : Step(1123): len = 2781.6, overlap = 0
PHY-3002 : Step(1124): len = 2765.4, overlap = 0
PHY-3002 : Step(1125): len = 2768.3, overlap = 0
PHY-3002 : Step(1126): len = 2730.8, overlap = 0
PHY-3002 : Step(1127): len = 2592.6, overlap = 0
PHY-3002 : Step(1128): len = 2600.3, overlap = 0
PHY-3002 : Step(1129): len = 2505.5, overlap = 0
PHY-3002 : Step(1130): len = 2334.2, overlap = 0
PHY-3002 : Step(1131): len = 2305.1, overlap = 0
PHY-3002 : Step(1132): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1133): len = 2288.1, overlap = 0
PHY-3002 : Step(1134): len = 2290.3, overlap = 0
PHY-3002 : Step(1135): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1136): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1137): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1138): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1139): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1140): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1141): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1142): len = 2752.3, overlap = 0
PHY-3002 : Step(1143): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1144): len = 2707.8, overlap = 1
PHY-3002 : Step(1145): len = 2698.2, overlap = 1
PHY-3002 : Step(1146): len = 2653.5, overlap = 1
PHY-3002 : Step(1147): len = 2653.5, overlap = 1
PHY-3002 : Step(1148): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1149): len = 2658.7, overlap = 1
PHY-3002 : Step(1150): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1151): len = 2657.6, overlap = 1
PHY-3002 : Step(1152): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004584s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.042315s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (184.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.008529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.152665s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (122.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.613393s wall, 0.592804s user + 0.062400s system = 0.655204s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  1.087738s wall, 2.792418s user + 0.062400s system = 2.854818s CPU (262.5%)

RUN-1004 : used memory is 266 MB, reserved memory is 233 MB, peak memory is 351 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.144537s wall, 1.045207s user + 0.078001s system = 1.123207s CPU (98.1%)

RUN-1004 : used memory is 349 MB, reserved memory is 314 MB, peak memory is 352 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.444020s wall, 1.528810s user + 0.093601s system = 1.622410s CPU (5.5%)

RUN-1004 : used memory is 351 MB, reserved memory is 316 MB, peak memory is 353 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.003553s wall, 0.109201s user + 0.093601s system = 0.202801s CPU (2.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 260 MB, peak memory is 353 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.790219s wall, 3.042019s user + 0.421203s system = 3.463222s CPU (8.9%)

RUN-1004 : used memory is 285 MB, reserved memory is 249 MB, peak memory is 353 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012204s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (255.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1153): len = 4999.4, overlap = 0
PHY-3002 : Step(1154): len = 3637, overlap = 0
PHY-3002 : Step(1155): len = 3184.6, overlap = 0
PHY-3002 : Step(1156): len = 2915, overlap = 0
PHY-3002 : Step(1157): len = 2785.9, overlap = 0
PHY-3002 : Step(1158): len = 2747.6, overlap = 0
PHY-3002 : Step(1159): len = 2781.6, overlap = 0
PHY-3002 : Step(1160): len = 2765.4, overlap = 0
PHY-3002 : Step(1161): len = 2768.3, overlap = 0
PHY-3002 : Step(1162): len = 2730.8, overlap = 0
PHY-3002 : Step(1163): len = 2592.6, overlap = 0
PHY-3002 : Step(1164): len = 2600.3, overlap = 0
PHY-3002 : Step(1165): len = 2505.5, overlap = 0
PHY-3002 : Step(1166): len = 2334.2, overlap = 0
PHY-3002 : Step(1167): len = 2305.1, overlap = 0
PHY-3002 : Step(1168): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1169): len = 2288.1, overlap = 0
PHY-3002 : Step(1170): len = 2290.3, overlap = 0
PHY-3002 : Step(1171): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1172): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1173): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1174): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1175): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1176): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1177): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011585s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (134.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1178): len = 2752.3, overlap = 0
PHY-3002 : Step(1179): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1180): len = 2707.8, overlap = 1
PHY-3002 : Step(1181): len = 2698.2, overlap = 1
PHY-3002 : Step(1182): len = 2653.5, overlap = 1
PHY-3002 : Step(1183): len = 2653.5, overlap = 1
PHY-3002 : Step(1184): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1185): len = 2658.7, overlap = 1
PHY-3002 : Step(1186): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1187): len = 2657.6, overlap = 1
PHY-3002 : Step(1188): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005772s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (270.3%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.028465s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (219.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006991s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (223.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.166892s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (112.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.629874s wall, 0.624004s user + 0.046800s system = 0.670804s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.153642s wall, 1.014007s user + 0.109201s system = 1.123207s CPU (97.4%)

RUN-1004 : used memory is 352 MB, reserved memory is 316 MB, peak memory is 355 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.457544s wall, 1.528810s user + 0.078001s system = 1.606810s CPU (5.5%)

RUN-1004 : used memory is 354 MB, reserved memory is 318 MB, peak memory is 356 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.991332s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (1.3%)

RUN-1004 : used memory is 300 MB, reserved memory is 265 MB, peak memory is 356 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.797045s wall, 3.042019s user + 0.280802s system = 3.322821s CPU (8.6%)

RUN-1004 : used memory is 289 MB, reserved memory is 255 MB, peak memory is 356 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007470s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (417.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1189): len = 4999.4, overlap = 0
PHY-3002 : Step(1190): len = 3637, overlap = 0
PHY-3002 : Step(1191): len = 3184.6, overlap = 0
PHY-3002 : Step(1192): len = 2915, overlap = 0
PHY-3002 : Step(1193): len = 2785.9, overlap = 0
PHY-3002 : Step(1194): len = 2747.6, overlap = 0
PHY-3002 : Step(1195): len = 2781.6, overlap = 0
PHY-3002 : Step(1196): len = 2765.4, overlap = 0
PHY-3002 : Step(1197): len = 2768.3, overlap = 0
PHY-3002 : Step(1198): len = 2730.8, overlap = 0
PHY-3002 : Step(1199): len = 2592.6, overlap = 0
PHY-3002 : Step(1200): len = 2600.3, overlap = 0
PHY-3002 : Step(1201): len = 2505.5, overlap = 0
PHY-3002 : Step(1202): len = 2334.2, overlap = 0
PHY-3002 : Step(1203): len = 2305.1, overlap = 0
PHY-3002 : Step(1204): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1205): len = 2288.1, overlap = 0
PHY-3002 : Step(1206): len = 2290.3, overlap = 0
PHY-3002 : Step(1207): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1208): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1209): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1210): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1211): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1212): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1213): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009880s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (315.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1214): len = 2752.3, overlap = 0
PHY-3002 : Step(1215): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1216): len = 2707.8, overlap = 1
PHY-3002 : Step(1217): len = 2698.2, overlap = 1
PHY-3002 : Step(1218): len = 2653.5, overlap = 1
PHY-3002 : Step(1219): len = 2653.5, overlap = 1
PHY-3002 : Step(1220): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1221): len = 2658.7, overlap = 1
PHY-3002 : Step(1222): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1223): len = 2657.6, overlap = 1
PHY-3002 : Step(1224): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004007s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (778.6%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005744s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (543.2%)

PHY-1001 : End global routing;  0.032637s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (143.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006700s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (232.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.144610s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.553723s wall, 0.530403s user + 0.062400s system = 0.592804s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.116790s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (102.0%)

RUN-1004 : used memory is 351 MB, reserved memory is 317 MB, peak memory is 356 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.806029s wall, 1.981213s user + 0.187201s system = 2.168414s CPU (7.0%)

RUN-1004 : used memory is 353 MB, reserved memory is 318 MB, peak memory is 356 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.082756s wall, 0.265202s user + 0.046800s system = 0.312002s CPU (4.4%)

RUN-1004 : used memory is 297 MB, reserved memory is 261 MB, peak memory is 356 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.185448s wall, 3.806424s user + 0.296402s system = 4.102826s CPU (10.2%)

RUN-1004 : used memory is 287 MB, reserved memory is 252 MB, peak memory is 356 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008924s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1225): len = 4999.4, overlap = 0
PHY-3002 : Step(1226): len = 3637, overlap = 0
PHY-3002 : Step(1227): len = 3184.6, overlap = 0
PHY-3002 : Step(1228): len = 2915, overlap = 0
PHY-3002 : Step(1229): len = 2785.9, overlap = 0
PHY-3002 : Step(1230): len = 2747.6, overlap = 0
PHY-3002 : Step(1231): len = 2781.6, overlap = 0
PHY-3002 : Step(1232): len = 2765.4, overlap = 0
PHY-3002 : Step(1233): len = 2768.3, overlap = 0
PHY-3002 : Step(1234): len = 2730.8, overlap = 0
PHY-3002 : Step(1235): len = 2592.6, overlap = 0
PHY-3002 : Step(1236): len = 2600.3, overlap = 0
PHY-3002 : Step(1237): len = 2505.5, overlap = 0
PHY-3002 : Step(1238): len = 2334.2, overlap = 0
PHY-3002 : Step(1239): len = 2305.1, overlap = 0
PHY-3002 : Step(1240): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001519s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1241): len = 2288.1, overlap = 0
PHY-3002 : Step(1242): len = 2290.3, overlap = 0
PHY-3002 : Step(1243): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1244): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1245): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1246): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1247): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1248): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1249): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010326s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (151.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1250): len = 2752.3, overlap = 0
PHY-3002 : Step(1251): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1252): len = 2707.8, overlap = 1
PHY-3002 : Step(1253): len = 2698.2, overlap = 1
PHY-3002 : Step(1254): len = 2653.5, overlap = 1
PHY-3002 : Step(1255): len = 2653.5, overlap = 1
PHY-3002 : Step(1256): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1257): len = 2658.7, overlap = 1
PHY-3002 : Step(1258): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1259): len = 2657.6, overlap = 1
PHY-3002 : Step(1260): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005993s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (260.3%)

PHY-1001 : End global routing;  0.032649s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009081s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (171.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.151492s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (133.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.586797s wall, 0.561604s user + 0.078001s system = 0.639604s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.224240s wall, 1.123207s user + 0.062400s system = 1.185608s CPU (96.8%)

RUN-1004 : used memory is 354 MB, reserved memory is 318 MB, peak memory is 357 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  31.205838s wall, 1.794012s user + 0.202801s system = 1.996813s CPU (6.4%)

RUN-1004 : used memory is 355 MB, reserved memory is 320 MB, peak memory is 358 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.065547s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (3.8%)

RUN-1004 : used memory is 298 MB, reserved memory is 262 MB, peak memory is 358 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.678751s wall, 3.572423s user + 0.343202s system = 3.915625s CPU (9.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 252 MB, peak memory is 358 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008833s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (353.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1261): len = 4999.4, overlap = 0
PHY-3002 : Step(1262): len = 3637, overlap = 0
PHY-3002 : Step(1263): len = 3184.6, overlap = 0
PHY-3002 : Step(1264): len = 2915, overlap = 0
PHY-3002 : Step(1265): len = 2785.9, overlap = 0
PHY-3002 : Step(1266): len = 2747.6, overlap = 0
PHY-3002 : Step(1267): len = 2781.6, overlap = 0
PHY-3002 : Step(1268): len = 2765.4, overlap = 0
PHY-3002 : Step(1269): len = 2768.3, overlap = 0
PHY-3002 : Step(1270): len = 2730.8, overlap = 0
PHY-3002 : Step(1271): len = 2592.6, overlap = 0
PHY-3002 : Step(1272): len = 2600.3, overlap = 0
PHY-3002 : Step(1273): len = 2505.5, overlap = 0
PHY-3002 : Step(1274): len = 2334.2, overlap = 0
PHY-3002 : Step(1275): len = 2305.1, overlap = 0
PHY-3002 : Step(1276): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1277): len = 2288.1, overlap = 0
PHY-3002 : Step(1278): len = 2290.3, overlap = 0
PHY-3002 : Step(1279): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1280): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1281): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1282): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1283): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1284): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1285): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013049s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (239.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1286): len = 2752.3, overlap = 0
PHY-3002 : Step(1287): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1288): len = 2707.8, overlap = 1
PHY-3002 : Step(1289): len = 2698.2, overlap = 1
PHY-3002 : Step(1290): len = 2653.5, overlap = 1
PHY-3002 : Step(1291): len = 2653.5, overlap = 1
PHY-3002 : Step(1292): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1293): len = 2658.7, overlap = 1
PHY-3002 : Step(1294): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1295): len = 2657.6, overlap = 1
PHY-3002 : Step(1296): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007297s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (427.6%)

PHY-1001 : End global routing;  0.034262s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (227.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.152190s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (92.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.561156s wall, 0.561604s user + 0.046800s system = 0.608404s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.166149s wall, 1.045207s user + 0.109201s system = 1.154407s CPU (99.0%)

RUN-1004 : used memory is 356 MB, reserved memory is 320 MB, peak memory is 359 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.888885s wall, 1.996813s user + 0.202801s system = 2.199614s CPU (7.4%)

RUN-1004 : used memory is 357 MB, reserved memory is 322 MB, peak memory is 360 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.006060s wall, 0.187201s user + 0.093601s system = 0.280802s CPU (4.0%)

RUN-1004 : used memory is 301 MB, reserved memory is 265 MB, peak memory is 360 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.228842s wall, 3.634823s user + 0.530403s system = 4.165227s CPU (10.6%)

RUN-1004 : used memory is 290 MB, reserved memory is 255 MB, peak memory is 360 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  1.078672s wall, 2.667617s user + 0.093601s system = 2.761218s CPU (256.0%)

RUN-1004 : used memory is 273 MB, reserved memory is 237 MB, peak memory is 360 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.165760s wall, 1.060807s user + 0.078001s system = 1.138807s CPU (97.7%)

RUN-1004 : used memory is 357 MB, reserved memory is 321 MB, peak memory is 360 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.989522s wall, 2.106013s user + 0.202801s system = 2.308815s CPU (7.7%)

RUN-1004 : used memory is 359 MB, reserved memory is 323 MB, peak memory is 361 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.018571s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (3.6%)

RUN-1004 : used memory is 303 MB, reserved memory is 266 MB, peak memory is 361 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.371366s wall, 3.806424s user + 0.483603s system = 4.290027s CPU (10.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 256 MB, peak memory is 361 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1297): len = 4999.4, overlap = 0
PHY-3002 : Step(1298): len = 3637, overlap = 0
PHY-3002 : Step(1299): len = 3184.6, overlap = 0
PHY-3002 : Step(1300): len = 2915, overlap = 0
PHY-3002 : Step(1301): len = 2785.9, overlap = 0
PHY-3002 : Step(1302): len = 2747.6, overlap = 0
PHY-3002 : Step(1303): len = 2781.6, overlap = 0
PHY-3002 : Step(1304): len = 2765.4, overlap = 0
PHY-3002 : Step(1305): len = 2768.3, overlap = 0
PHY-3002 : Step(1306): len = 2730.8, overlap = 0
PHY-3002 : Step(1307): len = 2592.6, overlap = 0
PHY-3002 : Step(1308): len = 2600.3, overlap = 0
PHY-3002 : Step(1309): len = 2505.5, overlap = 0
PHY-3002 : Step(1310): len = 2334.2, overlap = 0
PHY-3002 : Step(1311): len = 2305.1, overlap = 0
PHY-3002 : Step(1312): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001999s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1313): len = 2288.1, overlap = 0
PHY-3002 : Step(1314): len = 2290.3, overlap = 0
PHY-3002 : Step(1315): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1316): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1317): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1318): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1319): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1320): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1321): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010200s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (152.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1322): len = 2752.3, overlap = 0
PHY-3002 : Step(1323): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1324): len = 2707.8, overlap = 1
PHY-3002 : Step(1325): len = 2698.2, overlap = 1
PHY-3002 : Step(1326): len = 2653.5, overlap = 1
PHY-3002 : Step(1327): len = 2653.5, overlap = 1
PHY-3002 : Step(1328): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1329): len = 2658.7, overlap = 1
PHY-3002 : Step(1330): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1331): len = 2657.6, overlap = 1
PHY-3002 : Step(1332): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.031113s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (150.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007234s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.154764s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (110.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.597279s wall, 0.624004s user + 0.046800s system = 0.670804s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  1.021392s wall, 2.792418s user + 0.015600s system = 2.808018s CPU (274.9%)

RUN-1004 : used memory is 280 MB, reserved memory is 245 MB, peak memory is 361 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.168515s wall, 1.092007s user + 0.062400s system = 1.154407s CPU (98.8%)

RUN-1004 : used memory is 359 MB, reserved memory is 323 MB, peak memory is 362 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.707902s wall, 1.591210s user + 0.218401s system = 1.809612s CPU (6.1%)

RUN-1004 : used memory is 361 MB, reserved memory is 325 MB, peak memory is 363 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.021155s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (4.0%)

RUN-1004 : used memory is 305 MB, reserved memory is 269 MB, peak memory is 363 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.055147s wall, 3.307221s user + 0.374402s system = 3.681624s CPU (9.4%)

RUN-1004 : used memory is 294 MB, reserved memory is 259 MB, peak memory is 363 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/INTC_Keil/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.205531s wall, 1.138807s user + 0.078001s system = 1.216808s CPU (100.9%)

RUN-1004 : used memory is 361 MB, reserved memory is 324 MB, peak memory is 364 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.819699s wall, 1.669211s user + 0.202801s system = 1.872012s CPU (6.3%)

RUN-1004 : used memory is 363 MB, reserved memory is 326 MB, peak memory is 365 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.005834s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (1.8%)

RUN-1004 : used memory is 306 MB, reserved memory is 270 MB, peak memory is 365 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.227155s wall, 3.291621s user + 0.405603s system = 3.697224s CPU (9.4%)

RUN-1004 : used memory is 294 MB, reserved memory is 259 MB, peak memory is 365 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.168631s wall, 1.076407s user + 0.093601s system = 1.170008s CPU (100.1%)

RUN-1004 : used memory is 361 MB, reserved memory is 325 MB, peak memory is 365 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.775426s wall, 1.606810s user + 0.140401s system = 1.747211s CPU (5.9%)

RUN-1004 : used memory is 363 MB, reserved memory is 327 MB, peak memory is 365 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.149045s wall, 0.249602s user + 0.046800s system = 0.296402s CPU (4.1%)

RUN-1004 : used memory is 307 MB, reserved memory is 270 MB, peak memory is 365 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.259678s wall, 3.385222s user + 0.436803s system = 3.822024s CPU (9.7%)

RUN-1004 : used memory is 296 MB, reserved memory is 260 MB, peak memory is 365 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007070s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (441.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1333): len = 4999.4, overlap = 0
PHY-3002 : Step(1334): len = 3637, overlap = 0
PHY-3002 : Step(1335): len = 3184.6, overlap = 0
PHY-3002 : Step(1336): len = 2915, overlap = 0
PHY-3002 : Step(1337): len = 2785.9, overlap = 0
PHY-3002 : Step(1338): len = 2747.6, overlap = 0
PHY-3002 : Step(1339): len = 2781.6, overlap = 0
PHY-3002 : Step(1340): len = 2765.4, overlap = 0
PHY-3002 : Step(1341): len = 2768.3, overlap = 0
PHY-3002 : Step(1342): len = 2730.8, overlap = 0
PHY-3002 : Step(1343): len = 2592.6, overlap = 0
PHY-3002 : Step(1344): len = 2600.3, overlap = 0
PHY-3002 : Step(1345): len = 2505.5, overlap = 0
PHY-3002 : Step(1346): len = 2334.2, overlap = 0
PHY-3002 : Step(1347): len = 2305.1, overlap = 0
PHY-3002 : Step(1348): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1349): len = 2288.1, overlap = 0
PHY-3002 : Step(1350): len = 2290.3, overlap = 0
PHY-3002 : Step(1351): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1352): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1353): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1354): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1355): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1356): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1357): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009470s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (164.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1358): len = 2752.3, overlap = 0
PHY-3002 : Step(1359): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1360): len = 2707.8, overlap = 1
PHY-3002 : Step(1361): len = 2698.2, overlap = 1
PHY-3002 : Step(1362): len = 2653.5, overlap = 1
PHY-3002 : Step(1363): len = 2653.5, overlap = 1
PHY-3002 : Step(1364): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1365): len = 2658.7, overlap = 1
PHY-3002 : Step(1366): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1367): len = 2657.6, overlap = 1
PHY-3002 : Step(1368): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003607s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005516s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (848.5%)

PHY-1001 : End global routing;  0.033946s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (183.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.135550s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (103.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.500143s wall, 0.530403s user + 0.031200s system = 0.561604s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.047272s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (102.8%)

RUN-1004 : used memory is 367 MB, reserved memory is 330 MB, peak memory is 370 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.393149s wall, 1.981213s user + 0.171601s system = 2.152814s CPU (7.3%)

RUN-1004 : used memory is 368 MB, reserved memory is 332 MB, peak memory is 370 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.983801s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (2.7%)

RUN-1004 : used memory is 313 MB, reserved memory is 276 MB, peak memory is 370 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.568657s wall, 3.681624s user + 0.218401s system = 3.900025s CPU (10.1%)

RUN-1004 : used memory is 302 MB, reserved memory is 266 MB, peak memory is 370 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1369): len = 4999.4, overlap = 0
PHY-3002 : Step(1370): len = 3637, overlap = 0
PHY-3002 : Step(1371): len = 3184.6, overlap = 0
PHY-3002 : Step(1372): len = 2915, overlap = 0
PHY-3002 : Step(1373): len = 2785.9, overlap = 0
PHY-3002 : Step(1374): len = 2747.6, overlap = 0
PHY-3002 : Step(1375): len = 2781.6, overlap = 0
PHY-3002 : Step(1376): len = 2765.4, overlap = 0
PHY-3002 : Step(1377): len = 2768.3, overlap = 0
PHY-3002 : Step(1378): len = 2730.8, overlap = 0
PHY-3002 : Step(1379): len = 2592.6, overlap = 0
PHY-3002 : Step(1380): len = 2600.3, overlap = 0
PHY-3002 : Step(1381): len = 2505.5, overlap = 0
PHY-3002 : Step(1382): len = 2334.2, overlap = 0
PHY-3002 : Step(1383): len = 2305.1, overlap = 0
PHY-3002 : Step(1384): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1385): len = 2288.1, overlap = 0
PHY-3002 : Step(1386): len = 2290.3, overlap = 0
PHY-3002 : Step(1387): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1388): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1389): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1390): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1391): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1392): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1393): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010964s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (142.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1394): len = 2752.3, overlap = 0
PHY-3002 : Step(1395): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1396): len = 2707.8, overlap = 1
PHY-3002 : Step(1397): len = 2698.2, overlap = 1
PHY-3002 : Step(1398): len = 2653.5, overlap = 1
PHY-3002 : Step(1399): len = 2653.5, overlap = 1
PHY-3002 : Step(1400): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1401): len = 2658.7, overlap = 1
PHY-3002 : Step(1402): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1403): len = 2657.6, overlap = 1
PHY-3002 : Step(1404): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003751s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (415.8%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005806s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (537.4%)

PHY-1001 : End global routing;  0.026309s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (177.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122537s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (127.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.485542s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.833250s wall, 2.574016s user + 0.187201s system = 2.761218s CPU (9.3%)

RUN-1004 : used memory is 369 MB, reserved memory is 332 MB, peak memory is 371 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.141340s wall, 0.312002s user + 0.156001s system = 0.468003s CPU (6.6%)

RUN-1004 : used memory is 312 MB, reserved memory is 276 MB, peak memory is 371 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.131246s wall, 4.180827s user + 0.468003s system = 4.648830s CPU (11.9%)

RUN-1004 : used memory is 302 MB, reserved memory is 266 MB, peak memory is 371 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008413s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (370.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1405): len = 4999.4, overlap = 0
PHY-3002 : Step(1406): len = 3637, overlap = 0
PHY-3002 : Step(1407): len = 3184.6, overlap = 0
PHY-3002 : Step(1408): len = 2915, overlap = 0
PHY-3002 : Step(1409): len = 2785.9, overlap = 0
PHY-3002 : Step(1410): len = 2747.6, overlap = 0
PHY-3002 : Step(1411): len = 2781.6, overlap = 0
PHY-3002 : Step(1412): len = 2765.4, overlap = 0
PHY-3002 : Step(1413): len = 2768.3, overlap = 0
PHY-3002 : Step(1414): len = 2730.8, overlap = 0
PHY-3002 : Step(1415): len = 2592.6, overlap = 0
PHY-3002 : Step(1416): len = 2600.3, overlap = 0
PHY-3002 : Step(1417): len = 2505.5, overlap = 0
PHY-3002 : Step(1418): len = 2334.2, overlap = 0
PHY-3002 : Step(1419): len = 2305.1, overlap = 0
PHY-3002 : Step(1420): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1421): len = 2288.1, overlap = 0
PHY-3002 : Step(1422): len = 2290.3, overlap = 0
PHY-3002 : Step(1423): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1424): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1425): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1426): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1427): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1428): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1429): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010007s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (311.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1430): len = 2752.3, overlap = 0
PHY-3002 : Step(1431): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1432): len = 2707.8, overlap = 1
PHY-3002 : Step(1433): len = 2698.2, overlap = 1
PHY-3002 : Step(1434): len = 2653.5, overlap = 1
PHY-3002 : Step(1435): len = 2653.5, overlap = 1
PHY-3002 : Step(1436): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1437): len = 2658.7, overlap = 1
PHY-3002 : Step(1438): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1439): len = 2657.6, overlap = 1
PHY-3002 : Step(1440): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004996s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (312.3%)

PHY-1001 : End global routing;  0.027596s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.130431s wall, 0.140401s user + 0.031200s system = 0.171601s CPU (131.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.495683s wall, 0.483603s user + 0.046800s system = 0.530403s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.782049s wall, 2.496016s user + 0.249602s system = 2.745618s CPU (9.2%)

RUN-1004 : used memory is 370 MB, reserved memory is 333 MB, peak memory is 372 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.110856s wall, 0.280802s user + 0.062400s system = 0.343202s CPU (4.8%)

RUN-1004 : used memory is 314 MB, reserved memory is 278 MB, peak memory is 372 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.016153s wall, 4.134027s user + 0.374402s system = 4.508429s CPU (11.6%)

RUN-1004 : used memory is 303 MB, reserved memory is 267 MB, peak memory is 372 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1441): len = 4999.4, overlap = 0
PHY-3002 : Step(1442): len = 3637, overlap = 0
PHY-3002 : Step(1443): len = 3184.6, overlap = 0
PHY-3002 : Step(1444): len = 2915, overlap = 0
PHY-3002 : Step(1445): len = 2785.9, overlap = 0
PHY-3002 : Step(1446): len = 2747.6, overlap = 0
PHY-3002 : Step(1447): len = 2781.6, overlap = 0
PHY-3002 : Step(1448): len = 2765.4, overlap = 0
PHY-3002 : Step(1449): len = 2768.3, overlap = 0
PHY-3002 : Step(1450): len = 2730.8, overlap = 0
PHY-3002 : Step(1451): len = 2592.6, overlap = 0
PHY-3002 : Step(1452): len = 2600.3, overlap = 0
PHY-3002 : Step(1453): len = 2505.5, overlap = 0
PHY-3002 : Step(1454): len = 2334.2, overlap = 0
PHY-3002 : Step(1455): len = 2305.1, overlap = 0
PHY-3002 : Step(1456): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001689s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1457): len = 2288.1, overlap = 0
PHY-3002 : Step(1458): len = 2290.3, overlap = 0
PHY-3002 : Step(1459): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1460): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1461): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1462): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1463): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1464): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1465): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1466): len = 2752.3, overlap = 0
PHY-3002 : Step(1467): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1468): len = 2707.8, overlap = 1
PHY-3002 : Step(1469): len = 2698.2, overlap = 1
PHY-3002 : Step(1470): len = 2653.5, overlap = 1
PHY-3002 : Step(1471): len = 2653.5, overlap = 1
PHY-3002 : Step(1472): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1473): len = 2658.7, overlap = 1
PHY-3002 : Step(1474): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1475): len = 2657.6, overlap = 1
PHY-3002 : Step(1476): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003879s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.029316s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (159.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007526s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.123188s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (101.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.491079s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.713706s wall, 2.324415s user + 0.218401s system = 2.542816s CPU (8.6%)

RUN-1004 : used memory is 371 MB, reserved memory is 334 MB, peak memory is 373 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.178911s wall, 0.343202s user + 0.187201s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 278 MB, peak memory is 373 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.049386s wall, 4.009226s user + 0.514803s system = 4.524029s CPU (11.6%)

RUN-1004 : used memory is 304 MB, reserved memory is 268 MB, peak memory is 373 MB
GUI-1001 : Download success!
