Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 17:11:03 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : paj_boundtop_hierarchy_no_mem
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_5/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[5]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_4/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[6]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_3/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[7]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_2/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[8]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_1/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[9]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_10/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[0]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_9/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[1]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_8/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[2]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_7/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[3]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.356ns (27.208%)  route 0.952ns (72.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 3.087 - 1.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.466     1.751    offsettable/clk
                                                                      r  offsettable/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 r  offsettable/FSM_sequential_state_reg[0]/Q
                         net (fo=19, unplaced)        0.486     2.470    offsettable/state[0]
                                                                      r  offsettable/ramblock_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.593 r  offsettable/ramblock_i_6/O
                         net (fo=1, unplaced)         0.466     3.060    offsettable/ramblock/single_port_ram/address_a[4]
                         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     2.118 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.561    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     2.644 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=763, unplaced)       0.443     3.087    offsettable/ramblock/single_port_ram/clock0
                                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.141     3.228    
                         clock uncertainty           -0.035     3.193    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     2.777    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                 -0.283    




