

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Wed Oct  2 09:48:38 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     1.541|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |    4|    5|    4|    4| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "br label %rewind_header" [axi_interfaces.c:64]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %For_Loop ], [ true, %1 ]"   --->   Operation 21 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_01 = phi i5 [ 0, %0 ], [ %empty_2, %For_Loop ], [ 0, %1 ]" [axi_interfaces.c:64]   --->   Operation 22 'phi' 'i_0_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %For_Loop"   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %i_0_01 to i6" [axi_interfaces.c:64]   --->   Operation 24 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_0_load = load i32* @acc_0, align 16" [axi_interfaces.c:66]   --->   Operation 25 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)" [axi_interfaces.c:66]   --->   Operation 26 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %d_i_0_read to i32" [axi_interfaces.c:66]   --->   Operation 27 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %acc_0_load to i16" [axi_interfaces.c:66]   --->   Operation 28 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%add_ln66 = add nsw i32 %sext_ln66, %acc_0_load" [axi_interfaces.c:66]   --->   Operation 29 'add' 'add_ln66' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %add_ln66, i32* @acc_0, align 16" [axi_interfaces.c:66]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln67 = add i16 %trunc_ln66, %d_i_0_read" [axi_interfaces.c:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %add_ln67)" [axi_interfaces.c:67]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%acc_1_load = load i32* @acc_1, align 4" [axi_interfaces.c:66]   --->   Operation 33 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)" [axi_interfaces.c:66]   --->   Operation 34 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %d_i_1_read to i32" [axi_interfaces.c:66]   --->   Operation 35 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %acc_1_load to i16" [axi_interfaces.c:66]   --->   Operation 36 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%add_ln66_1 = add nsw i32 %sext_ln66_1, %acc_1_load" [axi_interfaces.c:66]   --->   Operation 37 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %add_ln66_1, i32* @acc_1, align 4" [axi_interfaces.c:66]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i16 %trunc_ln66_1, %d_i_1_read" [axi_interfaces.c:67]   --->   Operation 39 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %add_ln67_1)" [axi_interfaces.c:67]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_2_load = load i32* @acc_2, align 8" [axi_interfaces.c:66]   --->   Operation 41 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)" [axi_interfaces.c:66]   --->   Operation 42 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %d_i_2_read to i32" [axi_interfaces.c:66]   --->   Operation 43 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i32 %acc_2_load to i16" [axi_interfaces.c:66]   --->   Operation 44 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%add_ln66_2 = add nsw i32 %sext_ln66_2, %acc_2_load" [axi_interfaces.c:66]   --->   Operation 45 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %add_ln66_2, i32* @acc_2, align 8" [axi_interfaces.c:66]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i16 %trunc_ln66_2, %d_i_2_read" [axi_interfaces.c:67]   --->   Operation 47 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %add_ln67_2)" [axi_interfaces.c:67]   --->   Operation 48 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_3_load = load i32* @acc_3, align 4" [axi_interfaces.c:66]   --->   Operation 49 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)" [axi_interfaces.c:66]   --->   Operation 50 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %d_i_3_read to i32" [axi_interfaces.c:66]   --->   Operation 51 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i32 %acc_3_load to i16" [axi_interfaces.c:66]   --->   Operation 52 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln66_3 = add nsw i32 %sext_ln66_3, %acc_3_load" [axi_interfaces.c:66]   --->   Operation 53 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %add_ln66_3, i32* @acc_3, align 4" [axi_interfaces.c:66]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.12ns)   --->   "%add_ln67_3 = add i16 %trunc_ln66_3, %d_i_3_read" [axi_interfaces.c:67]   --->   Operation 55 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %add_ln67_3)" [axi_interfaces.c:67]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_4_load = load i32* @acc_4, align 16" [axi_interfaces.c:66]   --->   Operation 57 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)" [axi_interfaces.c:66]   --->   Operation 58 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %d_i_4_read to i32" [axi_interfaces.c:66]   --->   Operation 59 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i32 %acc_4_load to i16" [axi_interfaces.c:66]   --->   Operation 60 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln66_4 = add nsw i32 %sext_ln66_4, %acc_4_load" [axi_interfaces.c:66]   --->   Operation 61 'add' 'add_ln66_4' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %add_ln66_4, i32* @acc_4, align 16" [axi_interfaces.c:66]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.12ns)   --->   "%add_ln67_4 = add i16 %trunc_ln66_4, %d_i_4_read" [axi_interfaces.c:67]   --->   Operation 63 'add' 'add_ln67_4' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %add_ln67_4)" [axi_interfaces.c:67]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%acc_5_load = load i32* @acc_5, align 4" [axi_interfaces.c:66]   --->   Operation 65 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)" [axi_interfaces.c:66]   --->   Operation 66 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %d_i_5_read to i32" [axi_interfaces.c:66]   --->   Operation 67 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i32 %acc_5_load to i16" [axi_interfaces.c:66]   --->   Operation 68 'trunc' 'trunc_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln66_5 = add nsw i32 %sext_ln66_5, %acc_5_load" [axi_interfaces.c:66]   --->   Operation 69 'add' 'add_ln66_5' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %add_ln66_5, i32* @acc_5, align 4" [axi_interfaces.c:66]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i16 %trunc_ln66_5, %d_i_5_read" [axi_interfaces.c:67]   --->   Operation 71 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %add_ln67_5)" [axi_interfaces.c:67]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%acc_6_load = load i32* @acc_6, align 8" [axi_interfaces.c:66]   --->   Operation 73 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)" [axi_interfaces.c:66]   --->   Operation 74 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %d_i_6_read to i32" [axi_interfaces.c:66]   --->   Operation 75 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = trunc i32 %acc_6_load to i16" [axi_interfaces.c:66]   --->   Operation 76 'trunc' 'trunc_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.14ns)   --->   "%add_ln66_6 = add nsw i32 %sext_ln66_6, %acc_6_load" [axi_interfaces.c:66]   --->   Operation 77 'add' 'add_ln66_6' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %add_ln66_6, i32* @acc_6, align 8" [axi_interfaces.c:66]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i16 %trunc_ln66_6, %d_i_6_read" [axi_interfaces.c:67]   --->   Operation 79 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %add_ln67_6)" [axi_interfaces.c:67]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%acc_7_load = load i32* @acc_7, align 4" [axi_interfaces.c:66]   --->   Operation 81 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)" [axi_interfaces.c:66]   --->   Operation 82 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %d_i_7_read to i32" [axi_interfaces.c:66]   --->   Operation 83 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = trunc i32 %acc_7_load to i16" [axi_interfaces.c:66]   --->   Operation 84 'trunc' 'trunc_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.14ns)   --->   "%add_ln66_7 = add nsw i32 %sext_ln66_7, %acc_7_load" [axi_interfaces.c:66]   --->   Operation 85 'add' 'add_ln66_7' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %add_ln66_7, i32* @acc_7, align 4" [axi_interfaces.c:66]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.12ns)   --->   "%add_ln67_7 = add i16 %trunc_ln66_7, %d_i_7_read" [axi_interfaces.c:67]   --->   Operation 87 'add' 'add_ln67_7' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %add_ln67_7)" [axi_interfaces.c:67]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 89 [1/1] (0.82ns)   --->   "%add_ln64 = add i6 8, %zext_ln64" [axi_interfaces.c:64]   --->   Operation 89 'add' 'add_ln64' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %add_ln64 to i5" [axi_interfaces.c:64]   --->   Operation 90 'trunc' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.71ns)   --->   "%icmp_ln64 = icmp eq i6 %add_ln64, -32" [axi_interfaces.c:64]   --->   Operation 91 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %1, label %rewind_header" [axi_interfaces.c:64]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %rewind_header" [axi_interfaces.c:69]   --->   Operation 93 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !7"   --->   Operation 94 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !13"   --->   Operation 95 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !19"   --->   Operation 96 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !25"   --->   Operation 97 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !31"   --->   Operation 98 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !37"   --->   Operation 99 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !43"   --->   Operation 100 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !49"   --->   Operation 101 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !55"   --->   Operation 102 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !59"   --->   Operation 103 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !63"   --->   Operation 104 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !67"   --->   Operation 105 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !71"   --->   Operation 106 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !75"   --->   Operation 107 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !79"   --->   Operation 108 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !83"   --->   Operation 109 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind"   --->   Operation 110 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %For_Loop" [axi_interfaces.c:64]   --->   Operation 111 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [axi_interfaces.c:64]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [axi_interfaces.c:64]   --->   Operation 113 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [axi_interfaces.c:65]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %add_ln67)" [axi_interfaces.c:67]   --->   Operation 115 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp) nounwind" [axi_interfaces.c:68]   --->   Operation 116 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %add_ln67_1)" [axi_interfaces.c:67]   --->   Operation 117 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 118 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %add_ln67_2)" [axi_interfaces.c:67]   --->   Operation 118 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 119 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %add_ln67_3)" [axi_interfaces.c:67]   --->   Operation 119 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %add_ln67_4)" [axi_interfaces.c:67]   --->   Operation 120 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 121 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %add_ln67_5)" [axi_interfaces.c:67]   --->   Operation 121 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %add_ln67_6)" [axi_interfaces.c:67]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 123 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %add_ln67_7)" [axi_interfaces.c:67]   --->   Operation 123 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 124 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [axi_interfaces.c:69]   --->   Operation 125 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
br_ln64           (br               ) [ 0111]
do_init           (phi              ) [ 0011]
i_0_01            (phi              ) [ 0011]
br_ln0            (br               ) [ 0000]
zext_ln64         (zext             ) [ 0000]
acc_0_load        (load             ) [ 0000]
d_i_0_read        (read             ) [ 0000]
sext_ln66         (sext             ) [ 0000]
trunc_ln66        (trunc            ) [ 0000]
add_ln66          (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67          (add              ) [ 0011]
acc_1_load        (load             ) [ 0000]
d_i_1_read        (read             ) [ 0000]
sext_ln66_1       (sext             ) [ 0000]
trunc_ln66_1      (trunc            ) [ 0000]
add_ln66_1        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_1        (add              ) [ 0011]
acc_2_load        (load             ) [ 0000]
d_i_2_read        (read             ) [ 0000]
sext_ln66_2       (sext             ) [ 0000]
trunc_ln66_2      (trunc            ) [ 0000]
add_ln66_2        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_2        (add              ) [ 0011]
acc_3_load        (load             ) [ 0000]
d_i_3_read        (read             ) [ 0000]
sext_ln66_3       (sext             ) [ 0000]
trunc_ln66_3      (trunc            ) [ 0000]
add_ln66_3        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_3        (add              ) [ 0011]
acc_4_load        (load             ) [ 0000]
d_i_4_read        (read             ) [ 0000]
sext_ln66_4       (sext             ) [ 0000]
trunc_ln66_4      (trunc            ) [ 0000]
add_ln66_4        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_4        (add              ) [ 0011]
acc_5_load        (load             ) [ 0000]
d_i_5_read        (read             ) [ 0000]
sext_ln66_5       (sext             ) [ 0000]
trunc_ln66_5      (trunc            ) [ 0000]
add_ln66_5        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_5        (add              ) [ 0011]
acc_6_load        (load             ) [ 0000]
d_i_6_read        (read             ) [ 0000]
sext_ln66_6       (sext             ) [ 0000]
trunc_ln66_6      (trunc            ) [ 0000]
add_ln66_6        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_6        (add              ) [ 0011]
acc_7_load        (load             ) [ 0000]
d_i_7_read        (read             ) [ 0000]
sext_ln66_7       (sext             ) [ 0000]
trunc_ln66_7      (trunc            ) [ 0000]
add_ln66_7        (add              ) [ 0000]
store_ln66        (store            ) [ 0000]
add_ln67_7        (add              ) [ 0011]
add_ln64          (add              ) [ 0000]
empty_2           (trunc            ) [ 0111]
icmp_ln64         (icmp             ) [ 0011]
br_ln64           (br               ) [ 0111]
br_ln69           (br               ) [ 0111]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
br_ln64           (br               ) [ 0000]
specloopname_ln64 (specloopname     ) [ 0000]
tmp               (specregionbegin  ) [ 0000]
specpipeline_ln65 (specpipeline     ) [ 0000]
write_ln67        (write            ) [ 0000]
empty             (specregionend    ) [ 0000]
write_ln67        (write            ) [ 0000]
write_ln67        (write            ) [ 0000]
write_ln67        (write            ) [ 0000]
write_ln67        (write            ) [ 0000]
write_ln67        (write            ) [ 0000]
write_ln67        (write            ) [ 0000]
write_ln67        (write            ) [ 0000]
empty_3           (speclooptripcount) [ 0000]
return_ln69       (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="d_i_0_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="d_i_1_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="16" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="d_i_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="d_i_3_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="d_i_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="d_i_5_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="d_i_6_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="d_i_7_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="do_init_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="do_init_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_0_01_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_01 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_0_01_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="0"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_01/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln64_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="acc_0_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln66_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln66_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln66_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln66_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln67_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="acc_1_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln66_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln66_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln66_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln66_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln67_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="acc_2_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln66_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln66_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln66_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln66_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln67_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="acc_3_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln66_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_3/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln66_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln66_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln66_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln67_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="acc_4_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln66_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_4/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln66_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_4/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln66_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_4/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln66_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln67_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="acc_5_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln66_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_5/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln66_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_5/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln66_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_5/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln66_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln67_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="acc_6_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln66_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_6/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln66_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_6/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln66_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_6/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln66_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln67_6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="acc_7_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln66_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_7/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln66_7_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_7/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln66_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_7/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln66_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln67_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_7/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln64_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="empty_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln64_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="return_ln69_fu_498">
<pin_list>
<pin id="499" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln69/3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln67_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln67_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln67_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="add_ln67_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln67_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln67_5_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_5 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln67_6_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_6 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln67_7_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_7 "/>
</bind>
</comp>

<comp id="540" class="1005" name="empty_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln64_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="215"><net_src comp="204" pin="6"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="233"><net_src comp="220" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="96" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="242" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="96" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="109" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="265" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="265" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="273" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="109" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="122" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="296" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="296" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="122" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="135" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="327" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="327" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="335" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="135" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="148" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="358" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="366" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="148" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="161" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="393" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="389" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="397" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="161" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="413" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="174" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="420" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="424" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="420" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="428" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="174" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="444" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="187" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="451" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="455" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="459" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="187" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="475" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="230" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="482" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="258" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="508"><net_src comp="289" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="513"><net_src comp="320" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="518"><net_src comp="351" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="523"><net_src comp="382" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="528"><net_src comp="413" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="533"><net_src comp="444" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="538"><net_src comp="475" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="543"><net_src comp="488" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="548"><net_src comp="492" pin="2"/><net_sink comp="545" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 }
	Port: d_o_1 | {3 }
	Port: d_o_2 | {3 }
	Port: d_o_3 | {3 }
	Port: d_o_4 | {3 }
	Port: d_o_5 | {3 }
	Port: d_o_6 | {3 }
	Port: d_o_7 | {3 }
	Port: acc_0 | {2 }
	Port: acc_1 | {2 }
	Port: acc_2 | {2 }
	Port: acc_3 | {2 }
	Port: acc_4 | {2 }
	Port: acc_5 | {2 }
	Port: acc_6 | {2 }
	Port: acc_7 | {2 }
 - Input state : 
	Port: axi_interfaces : d_i_0 | {2 }
	Port: axi_interfaces : d_i_1 | {2 }
	Port: axi_interfaces : d_i_2 | {2 }
	Port: axi_interfaces : d_i_3 | {2 }
	Port: axi_interfaces : d_i_4 | {2 }
	Port: axi_interfaces : d_i_5 | {2 }
	Port: axi_interfaces : d_i_6 | {2 }
	Port: axi_interfaces : d_i_7 | {2 }
	Port: axi_interfaces : acc_0 | {2 }
	Port: axi_interfaces : acc_1 | {2 }
	Port: axi_interfaces : acc_2 | {2 }
	Port: axi_interfaces : acc_3 | {2 }
	Port: axi_interfaces : acc_4 | {2 }
	Port: axi_interfaces : acc_5 | {2 }
	Port: axi_interfaces : acc_6 | {2 }
	Port: axi_interfaces : acc_7 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln64 : 1
		trunc_ln66 : 1
		add_ln66 : 1
		store_ln66 : 2
		add_ln67 : 2
		write_ln67 : 3
		trunc_ln66_1 : 1
		add_ln66_1 : 1
		store_ln66 : 2
		add_ln67_1 : 2
		write_ln67 : 3
		trunc_ln66_2 : 1
		add_ln66_2 : 1
		store_ln66 : 2
		add_ln67_2 : 2
		write_ln67 : 3
		trunc_ln66_3 : 1
		add_ln66_3 : 1
		store_ln66 : 2
		add_ln67_3 : 2
		write_ln67 : 3
		trunc_ln66_4 : 1
		add_ln66_4 : 1
		store_ln66 : 2
		add_ln67_4 : 2
		write_ln67 : 3
		trunc_ln66_5 : 1
		add_ln66_5 : 1
		store_ln66 : 2
		add_ln67_5 : 2
		write_ln67 : 3
		trunc_ln66_6 : 1
		add_ln66_6 : 1
		store_ln66 : 2
		add_ln67_6 : 2
		write_ln67 : 3
		trunc_ln66_7 : 1
		add_ln66_7 : 1
		store_ln66 : 2
		add_ln67_7 : 2
		write_ln67 : 3
		add_ln64 : 2
		empty_2 : 3
		icmp_ln64 : 3
		br_ln64 : 4
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln66_fu_246    |    0    |    39   |
|          |     add_ln67_fu_258    |    0    |    23   |
|          |    add_ln66_1_fu_277   |    0    |    39   |
|          |    add_ln67_1_fu_289   |    0    |    23   |
|          |    add_ln66_2_fu_308   |    0    |    39   |
|          |    add_ln67_2_fu_320   |    0    |    23   |
|          |    add_ln66_3_fu_339   |    0    |    39   |
|          |    add_ln67_3_fu_351   |    0    |    23   |
|    add   |    add_ln66_4_fu_370   |    0    |    39   |
|          |    add_ln67_4_fu_382   |    0    |    23   |
|          |    add_ln66_5_fu_401   |    0    |    39   |
|          |    add_ln67_5_fu_413   |    0    |    23   |
|          |    add_ln66_6_fu_432   |    0    |    39   |
|          |    add_ln67_6_fu_444   |    0    |    23   |
|          |    add_ln66_7_fu_463   |    0    |    39   |
|          |    add_ln67_7_fu_475   |    0    |    23   |
|          |     add_ln64_fu_482    |    0    |    15   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln64_fu_492    |    0    |    11   |
|----------|------------------------|---------|---------|
|          |  d_i_0_read_read_fu_96 |    0    |    0    |
|          | d_i_1_read_read_fu_109 |    0    |    0    |
|          | d_i_2_read_read_fu_122 |    0    |    0    |
|   read   | d_i_3_read_read_fu_135 |    0    |    0    |
|          | d_i_4_read_read_fu_148 |    0    |    0    |
|          | d_i_5_read_read_fu_161 |    0    |    0    |
|          | d_i_6_read_read_fu_174 |    0    |    0    |
|          | d_i_7_read_read_fu_187 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    grp_write_fu_102    |    0    |    0    |
|          |    grp_write_fu_115    |    0    |    0    |
|          |    grp_write_fu_128    |    0    |    0    |
|   write  |    grp_write_fu_141    |    0    |    0    |
|          |    grp_write_fu_154    |    0    |    0    |
|          |    grp_write_fu_167    |    0    |    0    |
|          |    grp_write_fu_180    |    0    |    0    |
|          |    grp_write_fu_193    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln64_fu_230    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln66_fu_238    |    0    |    0    |
|          |   sext_ln66_1_fu_269   |    0    |    0    |
|          |   sext_ln66_2_fu_300   |    0    |    0    |
|   sext   |   sext_ln66_3_fu_331   |    0    |    0    |
|          |   sext_ln66_4_fu_362   |    0    |    0    |
|          |   sext_ln66_5_fu_393   |    0    |    0    |
|          |   sext_ln66_6_fu_424   |    0    |    0    |
|          |   sext_ln66_7_fu_455   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln66_fu_242   |    0    |    0    |
|          |   trunc_ln66_1_fu_273  |    0    |    0    |
|          |   trunc_ln66_2_fu_304  |    0    |    0    |
|          |   trunc_ln66_3_fu_335  |    0    |    0    |
|   trunc  |   trunc_ln66_4_fu_366  |    0    |    0    |
|          |   trunc_ln66_5_fu_397  |    0    |    0    |
|          |   trunc_ln66_6_fu_428  |    0    |    0    |
|          |   trunc_ln66_7_fu_459  |    0    |    0    |
|          |     empty_2_fu_488     |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |   return_ln69_fu_498   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   522   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln67_1_reg_505|   16   |
|add_ln67_2_reg_510|   16   |
|add_ln67_3_reg_515|   16   |
|add_ln67_4_reg_520|   16   |
|add_ln67_5_reg_525|   16   |
|add_ln67_6_reg_530|   16   |
|add_ln67_7_reg_535|   16   |
| add_ln67_reg_500 |   16   |
|  do_init_reg_200 |    1   |
|  empty_2_reg_540 |    5   |
|  i_0_01_reg_216  |    5   |
| icmp_ln64_reg_545|    1   |
+------------------+--------+
|       Total      |   140  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_115 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_128 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_141 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_154 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_167 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_180 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_193 |  p2  |   2  |  16  |   32   ||    9    |
|  do_init_reg_200 |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  6.624  ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   522  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   81   |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   140  |   603  |
+-----------+--------+--------+--------+
