INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sources_1/imports/lab1/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sources_1/imports/lab1/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sources_1/imports/lab1/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sources_1/imports/lab1/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sources_1/new/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sources_1/new/transmitter.sv:98]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.srcs/sim_1/new/transmitter_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
