

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_s'
================================================================
* Date:           Sun Nov  3 13:41:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652                     |pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1                     |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660                    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678  |pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691                    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10                    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_4_VITIS_LOOP_140_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_141_6_VITIS_LOOP_142_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 62 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 
62 --> 63 
63 --> 64 61 
64 --> 65 68 
65 --> 66 
66 --> 67 
67 --> 64 
68 --> 63 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%buf = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 69 'alloca' 'buf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%buf_1 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 70 'alloca' 'buf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%buf_2 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 71 'alloca' 'buf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%buf_3 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 72 'alloca' 'buf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 73 [1/1] (2.32ns)   --->   "%acc = alloca i64 1" [./../hw_library/pool.h:121]   --->   Operation 73 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%valIn_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:70]   --->   Operation 74 'read' 'valIn_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (3.58ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_4" [./../hw_library/pool.h:72]   --->   Operation 75 'write' 'write_ln72' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 76 [1/1] (3.63ns)   --->   "%valIn_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:74]   --->   Operation 76 'read' 'valIn_5' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (3.58ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_5" [./../hw_library/pool.h:76]   --->   Operation 77 'write' 'write_ln76' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 78 [1/1] (3.63ns)   --->   "%valIn_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:78]   --->   Operation 78 'read' 'valIn_6' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (3.58ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_6" [./../hw_library/pool.h:80]   --->   Operation 79 'write' 'write_ln80' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 80 [1/1] (3.63ns)   --->   "%valIn_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:82]   --->   Operation 80 'read' 'valIn_7' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (3.58ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_7" [./../hw_library/pool.h:84]   --->   Operation 81 'write' 'write_ln84' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 82 [1/1] (3.63ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:86]   --->   Operation 82 'read' 'valIn' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (3.58ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn" [./../hw_library/pool.h:88]   --->   Operation 83 'write' 'write_ln88' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 84 [1/1] (3.63ns)   --->   "%valIn_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:90]   --->   Operation 84 'read' 'valIn_8' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 85 [1/1] (3.58ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_8" [./../hw_library/pool.h:92]   --->   Operation 85 'write' 'write_ln92' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 86 [1/1] (3.63ns)   --->   "%valIn_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:94]   --->   Operation 86 'read' 'valIn_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 87 [1/1] (3.58ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_9" [./../hw_library/pool.h:96]   --->   Operation 87 'write' 'write_ln96' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (3.63ns)   --->   "%valIn_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:98]   --->   Operation 90 'read' 'valIn_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 91 [1/1] (3.58ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_3" [./../hw_library/pool.h:100]   --->   Operation 91 'write' 'write_ln100' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %valIn_4, i32 2" [./../hw_library/pool.h:109]   --->   Operation 92 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %if.end, void %if.then" [./../hw_library/pool.h:109]   --->   Operation 93 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %valIn_8, i32 %IFMCH_curr" [./../hw_library/pool.h:111]   --->   Operation 94 'store' 'store_ln111' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln112 = store i32 %valIn_9, i32 %IFMDim_curr" [./../hw_library/pool.h:112]   --->   Operation 95 'store' 'store_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end" [./../hw_library/pool.h:114]   --->   Operation 96 'br' 'br_ln114' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [./../hw_library/pool.h:132]   --->   Operation 98 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr" [./../hw_library/pool.h:132]   --->   Operation 99 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 100 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %valIn_4, i32 0" [./../hw_library/pool.h:137]   --->   Operation 100 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 1" [./../hw_library/pool.h:132]   --->   Operation 102 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_1" [./../hw_library/pool.h:132]   --->   Operation 103 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 2" [./../hw_library/pool.h:132]   --->   Operation 104 'getelementptr' 'acc_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_2" [./../hw_library/pool.h:132]   --->   Operation 105 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 3" [./../hw_library/pool.h:132]   --->   Operation 106 'getelementptr' 'acc_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_3" [./../hw_library/pool.h:132]   --->   Operation 107 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr i32 %acc, i64 0, i64 4" [./../hw_library/pool.h:132]   --->   Operation 108 'getelementptr' 'acc_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_4" [./../hw_library/pool.h:132]   --->   Operation 109 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr i32 %acc, i64 0, i64 5" [./../hw_library/pool.h:132]   --->   Operation 110 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_5" [./../hw_library/pool.h:132]   --->   Operation 111 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr i32 %acc, i64 0, i64 6" [./../hw_library/pool.h:132]   --->   Operation 112 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_6" [./../hw_library/pool.h:132]   --->   Operation 113 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr i32 %acc, i64 0, i64 7" [./../hw_library/pool.h:132]   --->   Operation 114 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_7" [./../hw_library/pool.h:132]   --->   Operation 115 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr i32 %acc, i64 0, i64 8" [./../hw_library/pool.h:132]   --->   Operation 116 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_8" [./../hw_library/pool.h:132]   --->   Operation 117 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr i32 %acc, i64 0, i64 9" [./../hw_library/pool.h:132]   --->   Operation 118 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_9" [./../hw_library/pool.h:132]   --->   Operation 119 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr i32 %acc, i64 0, i64 10" [./../hw_library/pool.h:132]   --->   Operation 120 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_10" [./../hw_library/pool.h:132]   --->   Operation 121 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr i32 %acc, i64 0, i64 11" [./../hw_library/pool.h:132]   --->   Operation 122 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_11" [./../hw_library/pool.h:132]   --->   Operation 123 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr i32 %acc, i64 0, i64 12" [./../hw_library/pool.h:132]   --->   Operation 124 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_12" [./../hw_library/pool.h:132]   --->   Operation 125 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr i32 %acc, i64 0, i64 13" [./../hw_library/pool.h:132]   --->   Operation 126 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_13" [./../hw_library/pool.h:132]   --->   Operation 127 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr i32 %acc, i64 0, i64 14" [./../hw_library/pool.h:132]   --->   Operation 128 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_14" [./../hw_library/pool.h:132]   --->   Operation 129 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr i32 %acc, i64 0, i64 15" [./../hw_library/pool.h:132]   --->   Operation 130 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_15" [./../hw_library/pool.h:132]   --->   Operation 131 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr i32 %acc, i64 0, i64 16" [./../hw_library/pool.h:132]   --->   Operation 132 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_16" [./../hw_library/pool.h:132]   --->   Operation 133 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr i32 %acc, i64 0, i64 17" [./../hw_library/pool.h:132]   --->   Operation 134 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_17" [./../hw_library/pool.h:132]   --->   Operation 135 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr i32 %acc, i64 0, i64 18" [./../hw_library/pool.h:132]   --->   Operation 136 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_18" [./../hw_library/pool.h:132]   --->   Operation 137 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr i32 %acc, i64 0, i64 19" [./../hw_library/pool.h:132]   --->   Operation 138 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_19" [./../hw_library/pool.h:132]   --->   Operation 139 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr i32 %acc, i64 0, i64 20" [./../hw_library/pool.h:132]   --->   Operation 140 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_20" [./../hw_library/pool.h:132]   --->   Operation 141 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr i32 %acc, i64 0, i64 21" [./../hw_library/pool.h:132]   --->   Operation 142 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_21" [./../hw_library/pool.h:132]   --->   Operation 143 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 144 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr i32 %acc, i64 0, i64 22" [./../hw_library/pool.h:132]   --->   Operation 144 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_22" [./../hw_library/pool.h:132]   --->   Operation 145 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 146 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr i32 %acc, i64 0, i64 23" [./../hw_library/pool.h:132]   --->   Operation 146 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_23" [./../hw_library/pool.h:132]   --->   Operation 147 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr i32 %acc, i64 0, i64 24" [./../hw_library/pool.h:132]   --->   Operation 148 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_24" [./../hw_library/pool.h:132]   --->   Operation 149 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr i32 %acc, i64 0, i64 25" [./../hw_library/pool.h:132]   --->   Operation 150 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_25" [./../hw_library/pool.h:132]   --->   Operation 151 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr i32 %acc, i64 0, i64 26" [./../hw_library/pool.h:132]   --->   Operation 152 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_26" [./../hw_library/pool.h:132]   --->   Operation 153 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr i32 %acc, i64 0, i64 27" [./../hw_library/pool.h:132]   --->   Operation 154 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_27" [./../hw_library/pool.h:132]   --->   Operation 155 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr i32 %acc, i64 0, i64 28" [./../hw_library/pool.h:132]   --->   Operation 156 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_28" [./../hw_library/pool.h:132]   --->   Operation 157 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr i32 %acc, i64 0, i64 29" [./../hw_library/pool.h:132]   --->   Operation 158 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_29" [./../hw_library/pool.h:132]   --->   Operation 159 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr i32 %acc, i64 0, i64 30" [./../hw_library/pool.h:132]   --->   Operation 160 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_30" [./../hw_library/pool.h:132]   --->   Operation 161 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr i32 %acc, i64 0, i64 31" [./../hw_library/pool.h:132]   --->   Operation 162 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_31" [./../hw_library/pool.h:132]   --->   Operation 163 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 164 [1/1] (0.00ns)   --->   "%acc_addr_32 = getelementptr i32 %acc, i64 0, i64 32" [./../hw_library/pool.h:132]   --->   Operation 164 'getelementptr' 'acc_addr_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_32" [./../hw_library/pool.h:132]   --->   Operation 165 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 166 [1/1] (0.00ns)   --->   "%acc_addr_33 = getelementptr i32 %acc, i64 0, i64 33" [./../hw_library/pool.h:132]   --->   Operation 166 'getelementptr' 'acc_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_33" [./../hw_library/pool.h:132]   --->   Operation 167 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 168 [1/1] (0.00ns)   --->   "%acc_addr_34 = getelementptr i32 %acc, i64 0, i64 34" [./../hw_library/pool.h:132]   --->   Operation 168 'getelementptr' 'acc_addr_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_34" [./../hw_library/pool.h:132]   --->   Operation 169 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 170 [1/1] (0.00ns)   --->   "%acc_addr_35 = getelementptr i32 %acc, i64 0, i64 35" [./../hw_library/pool.h:132]   --->   Operation 170 'getelementptr' 'acc_addr_35' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_35" [./../hw_library/pool.h:132]   --->   Operation 171 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 172 [1/1] (0.00ns)   --->   "%acc_addr_36 = getelementptr i32 %acc, i64 0, i64 36" [./../hw_library/pool.h:132]   --->   Operation 172 'getelementptr' 'acc_addr_36' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_36" [./../hw_library/pool.h:132]   --->   Operation 173 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 174 [1/1] (0.00ns)   --->   "%acc_addr_37 = getelementptr i32 %acc, i64 0, i64 37" [./../hw_library/pool.h:132]   --->   Operation 174 'getelementptr' 'acc_addr_37' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_37" [./../hw_library/pool.h:132]   --->   Operation 175 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 176 [1/1] (0.00ns)   --->   "%acc_addr_38 = getelementptr i32 %acc, i64 0, i64 38" [./../hw_library/pool.h:132]   --->   Operation 176 'getelementptr' 'acc_addr_38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_38" [./../hw_library/pool.h:132]   --->   Operation 177 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 47 <SV = 46> <Delay = 2.32>
ST_47 : Operation 178 [1/1] (0.00ns)   --->   "%acc_addr_39 = getelementptr i32 %acc, i64 0, i64 39" [./../hw_library/pool.h:132]   --->   Operation 178 'getelementptr' 'acc_addr_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_39" [./../hw_library/pool.h:132]   --->   Operation 179 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 180 [1/1] (0.00ns)   --->   "%acc_addr_40 = getelementptr i32 %acc, i64 0, i64 40" [./../hw_library/pool.h:132]   --->   Operation 180 'getelementptr' 'acc_addr_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_40" [./../hw_library/pool.h:132]   --->   Operation 181 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 49 <SV = 48> <Delay = 2.32>
ST_49 : Operation 182 [1/1] (0.00ns)   --->   "%acc_addr_41 = getelementptr i32 %acc, i64 0, i64 41" [./../hw_library/pool.h:132]   --->   Operation 182 'getelementptr' 'acc_addr_41' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_41" [./../hw_library/pool.h:132]   --->   Operation 183 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 50 <SV = 49> <Delay = 2.32>
ST_50 : Operation 184 [1/1] (0.00ns)   --->   "%acc_addr_42 = getelementptr i32 %acc, i64 0, i64 42" [./../hw_library/pool.h:132]   --->   Operation 184 'getelementptr' 'acc_addr_42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_42" [./../hw_library/pool.h:132]   --->   Operation 185 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 51 <SV = 50> <Delay = 2.32>
ST_51 : Operation 186 [1/1] (0.00ns)   --->   "%acc_addr_43 = getelementptr i32 %acc, i64 0, i64 43" [./../hw_library/pool.h:132]   --->   Operation 186 'getelementptr' 'acc_addr_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_43" [./../hw_library/pool.h:132]   --->   Operation 187 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 52 <SV = 51> <Delay = 2.32>
ST_52 : Operation 188 [1/1] (0.00ns)   --->   "%acc_addr_44 = getelementptr i32 %acc, i64 0, i64 44" [./../hw_library/pool.h:132]   --->   Operation 188 'getelementptr' 'acc_addr_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_44" [./../hw_library/pool.h:132]   --->   Operation 189 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 53 <SV = 52> <Delay = 2.32>
ST_53 : Operation 190 [1/1] (0.00ns)   --->   "%acc_addr_45 = getelementptr i32 %acc, i64 0, i64 45" [./../hw_library/pool.h:132]   --->   Operation 190 'getelementptr' 'acc_addr_45' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_45" [./../hw_library/pool.h:132]   --->   Operation 191 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 54 <SV = 53> <Delay = 2.32>
ST_54 : Operation 192 [1/1] (0.00ns)   --->   "%acc_addr_46 = getelementptr i32 %acc, i64 0, i64 46" [./../hw_library/pool.h:132]   --->   Operation 192 'getelementptr' 'acc_addr_46' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_46" [./../hw_library/pool.h:132]   --->   Operation 193 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 55 <SV = 54> <Delay = 2.32>
ST_55 : Operation 194 [1/1] (0.00ns)   --->   "%acc_addr_47 = getelementptr i32 %acc, i64 0, i64 47" [./../hw_library/pool.h:132]   --->   Operation 194 'getelementptr' 'acc_addr_47' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_47" [./../hw_library/pool.h:132]   --->   Operation 195 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 56 <SV = 55> <Delay = 2.32>
ST_56 : Operation 196 [1/1] (0.00ns)   --->   "%acc_addr_48 = getelementptr i32 %acc, i64 0, i64 48" [./../hw_library/pool.h:132]   --->   Operation 196 'getelementptr' 'acc_addr_48' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_48" [./../hw_library/pool.h:132]   --->   Operation 197 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 57 <SV = 56> <Delay = 12.5>
ST_57 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 198 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 199 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 200 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 201 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:122]   --->   Operation 202 'specmemcore' 'specmemcore_ln122' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 203 [1/1] (0.00ns)   --->   "%acc_addr_49 = getelementptr i32 %acc, i64 0, i64 49" [./../hw_library/pool.h:132]   --->   Operation 203 'getelementptr' 'acc_addr_49' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_49" [./../hw_library/pool.h:132]   --->   Operation 204 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_57 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %fpga_resource_hint.if.else267.33, void %if.then62" [./../hw_library/pool.h:137]   --->   Operation 205 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 206 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_8, i32 %valIn_6" [./../hw_library/pool.h:188]   --->   Operation 206 'mul' 'KER_size_0' <Predicate = (!icmp_ln137)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 207 [1/1] (0.00ns)   --->   "%specfucore_ln191 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:191]   --->   Operation 207 'specfucore' 'specfucore_ln191' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 208 [1/1] (0.00ns)   --->   "%empty_79 = wait i32 @_ssdm_op_Wait"   --->   Operation 208 'wait' 'empty_79' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 209 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 210 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32 %IFMDim_curr" [./../hw_library/pool.h:138]   --->   Operation 210 'load' 'IFMDim_curr_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_load, i32 1, i32 31" [./../hw_library/pool.h:138]   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 212 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32 %IFMCH_curr"   --->   Operation 212 'load' 'IFMCH_curr_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i31 %trunc_ln" [./../hw_library/pool.h:138]   --->   Operation 213 'zext' 'zext_ln138' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i32 %IFMCH_curr_load" [./../hw_library/pool.h:138]   --->   Operation 214 'zext' 'zext_ln138_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 215 [2/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_1" [./../hw_library/pool.h:138]   --->   Operation 215 'mul' 'mul_ln138' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i32 %valIn_5" [./../hw_library/pool.h:138]   --->   Operation 216 'zext' 'zext_ln138_2' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 217 [2/2] (6.91ns)   --->   "%mul_ln138_1 = mul i63 %zext_ln138_2, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 217 'mul' 'mul_ln138_1' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 218 'store' 'store_ln0' <Predicate = (icmp_ln137)> <Delay = 1.58>

State 58 <SV = 57> <Delay = 12.5>
ST_58 : Operation 219 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_6, i32 %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 219 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln192 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:192]   --->   Operation 220 'specfucore' 'specfucore_ln192' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 12.5>
ST_59 : Operation 221 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_7, i32 %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 221 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 222 [1/1] (0.00ns)   --->   "%specfucore_ln193 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:193]   --->   Operation 222 'specfucore' 'specfucore_ln193' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 4.14>
ST_60 : Operation 223 [2/2] (4.14ns)   --->   "%call_ln190 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_5, i32 %connect_6" [./../hw_library/pool.h:190]   --->   Operation 223 'call' 'call_ln190' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 224 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [./../hw_library/pool.h:188]   --->   Operation 224 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 225 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin8" [./../hw_library/pool.h:188]   --->   Operation 225 'specregionend' 'rend9' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 226 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [./../hw_library/pool.h:189]   --->   Operation 226 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 227 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin6" [./../hw_library/pool.h:189]   --->   Operation 227 'specregionend' 'rend7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 228 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [./../hw_library/pool.h:190]   --->   Operation 228 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 229 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin" [./../hw_library/pool.h:190]   --->   Operation 229 'specregionend' 'rend' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln190 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_5, i32 %connect_6" [./../hw_library/pool.h:190]   --->   Operation 230 'call' 'call_ln190' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [./../hw_library/pool.h:201]   --->   Operation 232 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>

State 62 <SV = 57> <Delay = 6.91>
ST_62 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_load, i1 0" [./../hw_library/pool.h:138]   --->   Operation 233 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln, i1 0" [./../hw_library/pool.h:138]   --->   Operation 234 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 235 [1/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_1" [./../hw_library/pool.h:138]   --->   Operation 235 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 236 [1/2] (6.91ns)   --->   "%mul_ln138_1 = mul i63 %zext_ln138_2, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 236 'mul' 'mul_ln138_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:139]   --->   Operation 237 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 63 <SV = 58> <Delay = 3.49>
ST_63 : Operation 238 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 238 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 239 [1/1] (3.49ns)   --->   "%icmp_ln139 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln138_1" [./../hw_library/pool.h:139]   --->   Operation 239 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 240 [1/1] (3.49ns)   --->   "%add_ln139 = add i63 %indvar_flatten20_load, i63 1" [./../hw_library/pool.h:139]   --->   Operation 240 'add' 'add_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc264.loopexit, void %if.end279.loopexit" [./../hw_library/pool.h:139]   --->   Operation 241 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_4_VITIS_LOOP_140_5_str"   --->   Operation 242 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_63 : Operation 243 [1/1] (1.58ns)   --->   "%br_ln141 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:141]   --->   Operation 243 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_63 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 244 'br' 'br_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 64 <SV = 59> <Delay = 5.77>
ST_64 : Operation 245 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc264.loopexit, i32 %add_ln141, void %for.inc171" [./../hw_library/pool.h:141]   --->   Operation 245 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 246 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc264.loopexit, i31 %add_ln142, void %for.inc171" [./../hw_library/pool.h:142]   --->   Operation 246 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 247 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_4" [./../hw_library/pool.h:141]   --->   Operation 247 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 248 [1/1] (2.55ns)   --->   "%add_ln141 = add i32 %indvar_flatten6, i32 1" [./../hw_library/pool.h:141]   --->   Operation 248 'add' 'add_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc171, void %for.inc255.preheader" [./../hw_library/pool.h:141]   --->   Operation 249 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 250 [1/1] (2.52ns)   --->   "%icmp_ln142 = icmp_eq  i31 %xp, i31 %trunc_ln" [./../hw_library/pool.h:142]   --->   Operation 250 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 251 [1/1] (0.73ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i31 0, i31 %xp" [./../hw_library/pool.h:141]   --->   Operation 251 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 252 [1/1] (0.00ns)   --->   "%empty_78 = wait i32 @_ssdm_op_Wait"   --->   Operation 252 'wait' 'empty_78' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_64 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_2, i32 %IFMCH_curr_load, i32 %connect_5, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 253 'call' 'call_ln138' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i31 %select_ln141" [./../hw_library/pool.h:142]   --->   Operation 254 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_64 : Operation 255 [1/1] (2.52ns)   --->   "%add_ln142 = add i31 %select_ln141, i31 1" [./../hw_library/pool.h:142]   --->   Operation 255 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 256 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 256 'wait' 'empty' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_64 : Operation 257 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_load, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_6" [./../hw_library/pool.h:138]   --->   Operation 257 'call' 'call_ln138' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 258 [1/1] (1.58ns)   --->   "%store_ln139 = store i63 %add_ln139, i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 258 'store' 'store_ln139' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 65 <SV = 60> <Delay = 0.00>
ST_65 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_2, i32 %IFMCH_curr_load, i32 %connect_5, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 259 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 61> <Delay = 1.86>
ST_66 : Operation 260 [2/2] (1.86ns)   --->   "%call_ln142 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i2 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 260 'call' 'call_ln142' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 62> <Delay = 0.00>
ST_67 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_6_VITIS_LOOP_142_7_str"   --->   Operation 261 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 262 [1/2] (0.00ns)   --->   "%call_ln142 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i2 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 262 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln142 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:142]   --->   Operation 263 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 68 <SV = 60> <Delay = 0.00>
ST_68 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_load, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_6" [./../hw_library/pool.h:138]   --->   Operation 264 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:140]   --->   Operation 265 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IFMCH_curr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                   (alloca         ) [ 001111111111111111111111111111111111111111111111111111111100001111111]
buf_1                 (alloca         ) [ 001111111111111111111111111111111111111111111111111111111100001111111]
buf_2                 (alloca         ) [ 001111111111111111111111111111111111111111111111111111111100001111111]
buf_3                 (alloca         ) [ 001111111111111111111111111111111111111111111111111111111100001111111]
acc                   (alloca         ) [ 001111111111111111111111111111111111111111111111111111111100001111111]
valIn_4               (read           ) [ 001111111000000000000000000000000000000000000000000000000000000000000]
write_ln72            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn_5               (read           ) [ 000111111111111111111111111111111111111111111111111111111100000000000]
write_ln76            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn_6               (read           ) [ 000011111111111111111111111111111111111111111111111111111110000000000]
write_ln80            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn_7               (read           ) [ 000001111111111111111111111111111111111111111111111111111111000000000]
write_ln84            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn                 (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
write_ln88            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn_8               (read           ) [ 000000011111111111111111111111111111111111111111111111111100000000000]
write_ln92            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn_9               (read           ) [ 000000001000000000000000000000000000000000000000000000000000000000000]
write_ln96            (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
valIn_3               (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
write_ln100           (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln109            (icmp           ) [ 000000001000000000000000000000000000000000000000000000000000000000000]
br_ln109              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln111           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln112           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln114              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr              (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln137            (icmp           ) [ 000000000111111111111111111111111111111111111111111111111111111111111]
call_ln0              (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_1            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_2            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_3            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_4            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_5            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_6            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_7            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_8            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_9            (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_10           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_11           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_12           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_13           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_14           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_15           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_16           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_17           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_18           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_19           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_20           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_21           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_22           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_23           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_24           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_25           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_26           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_27           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_28           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_29           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_30           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_31           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_32           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_33           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_34           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_35           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_36           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_37           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_38           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_39           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_40           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_41           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_42           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_43           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_44           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_45           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_46           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_47           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_48           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln122     (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_49           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln137              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
KER_size_0            (mul            ) [ 000000000000000000000000000000000000000000000000000000000010000000000]
specfucore_ln191      (specfucore     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_79              (wait           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten20      (alloca         ) [ 000000000000000000000000000000000000000000000000000000000100001111111]
IFMDim_curr_load      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln              (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000001111111]
IFMCH_curr_load       (load           ) [ 000000000000000000000000000000000000000000000000000000000000001111111]
zext_ln138            (zext           ) [ 000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln138_1          (zext           ) [ 000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln138_2          (zext           ) [ 000000000000000000000000000000000000000000000000000000000000001000000]
store_ln0             (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
KER_size_1            (mul            ) [ 000000000000000000000000000000000000000000000000000000000001000000000]
specfucore_ln192      (specfucore     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
KER_bound             (mul            ) [ 000000000000000000000000000000000000000000000000000000000000110000000]
specfucore_ln193      (specfucore     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
rbegin8               (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000]
rend9                 (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
rbegin6               (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000]
rend7                 (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
rbegin                (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000]
rend                  (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln190            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln201             (ret            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                 (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
tmp_4                 (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
mul_ln138             (mul            ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
mul_ln138_1           (mul            ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
br_ln139              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten20_load (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln139            (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
add_ln139             (add            ) [ 000000000000000000000000000000000000000000000000000000000000000011110]
br_ln139              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln141              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
br_ln0                (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten6       (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000010000]
xp                    (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000010000]
icmp_ln141            (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
add_ln141             (add            ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
br_ln141              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln142            (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
select_ln141          (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_78              (wait           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln142           (trunc          ) [ 000000000000000000000000000000000000000000000000000000000000000001110]
add_ln142             (add            ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
empty                 (wait           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln139           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln138            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln142            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln142              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000111111]
call_ln138            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln140              (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_139_4_VITIS_LOOP_140_5_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_141_6_VITIS_LOOP_142_7_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="buf_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buf_1_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_2_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_3_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="acc_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten20_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/57 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_4/1 valIn_5/2 valIn_6/3 valIn_7/4 valIn/5 valIn_8/6 valIn_9/7 valIn_3/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/1 write_ln76/2 write_ln80/3 write_ln84/4 write_ln88/5 write_ln92/6 write_ln96/7 write_ln100/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="acc_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="0"/>
<pin id="232" dir="0" index="4" bw="6" slack="0"/>
<pin id="233" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="235" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/8 store_ln132/9 store_ln132/10 store_ln132/11 store_ln132/12 store_ln132/13 store_ln132/14 store_ln132/15 store_ln132/16 store_ln132/17 store_ln132/18 store_ln132/19 store_ln132/20 store_ln132/21 store_ln132/22 store_ln132/23 store_ln132/24 store_ln132/25 store_ln132/26 store_ln132/27 store_ln132/28 store_ln132/29 store_ln132/30 store_ln132/31 store_ln132/32 store_ln132/33 store_ln132/34 store_ln132/35 store_ln132/36 store_ln132/37 store_ln132/38 store_ln132/39 store_ln132/40 store_ln132/41 store_ln132/42 store_ln132/43 store_ln132/44 store_ln132/45 store_ln132/46 store_ln132/47 store_ln132/48 store_ln132/49 store_ln132/50 store_ln132/51 store_ln132/52 store_ln132/53 store_ln132/54 store_ln132/55 store_ln132/56 store_ln132/57 "/>
</bind>
</comp>

<comp id="238" class="1004" name="acc_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_1/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="acc_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_2/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="acc_addr_3_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_3/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="acc_addr_4_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_4/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="acc_addr_5_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_5/13 "/>
</bind>
</comp>

<comp id="278" class="1004" name="acc_addr_6_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_6/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="acc_addr_7_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_7/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="acc_addr_8_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_8/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="acc_addr_9_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_9/17 "/>
</bind>
</comp>

<comp id="310" class="1004" name="acc_addr_10_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_10/18 "/>
</bind>
</comp>

<comp id="318" class="1004" name="acc_addr_11_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_11/19 "/>
</bind>
</comp>

<comp id="326" class="1004" name="acc_addr_12_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_12/20 "/>
</bind>
</comp>

<comp id="334" class="1004" name="acc_addr_13_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_13/21 "/>
</bind>
</comp>

<comp id="342" class="1004" name="acc_addr_14_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_14/22 "/>
</bind>
</comp>

<comp id="350" class="1004" name="acc_addr_15_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_15/23 "/>
</bind>
</comp>

<comp id="358" class="1004" name="acc_addr_16_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_16/24 "/>
</bind>
</comp>

<comp id="366" class="1004" name="acc_addr_17_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_17/25 "/>
</bind>
</comp>

<comp id="374" class="1004" name="acc_addr_18_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_18/26 "/>
</bind>
</comp>

<comp id="382" class="1004" name="acc_addr_19_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_19/27 "/>
</bind>
</comp>

<comp id="390" class="1004" name="acc_addr_20_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_20/28 "/>
</bind>
</comp>

<comp id="398" class="1004" name="acc_addr_21_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_21/29 "/>
</bind>
</comp>

<comp id="406" class="1004" name="acc_addr_22_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_22/30 "/>
</bind>
</comp>

<comp id="414" class="1004" name="acc_addr_23_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_23/31 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_addr_24_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_24/32 "/>
</bind>
</comp>

<comp id="430" class="1004" name="acc_addr_25_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_25/33 "/>
</bind>
</comp>

<comp id="438" class="1004" name="acc_addr_26_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_26/34 "/>
</bind>
</comp>

<comp id="446" class="1004" name="acc_addr_27_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_27/35 "/>
</bind>
</comp>

<comp id="454" class="1004" name="acc_addr_28_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_28/36 "/>
</bind>
</comp>

<comp id="462" class="1004" name="acc_addr_29_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_29/37 "/>
</bind>
</comp>

<comp id="470" class="1004" name="acc_addr_30_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_30/38 "/>
</bind>
</comp>

<comp id="478" class="1004" name="acc_addr_31_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="6" slack="0"/>
<pin id="482" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_31/39 "/>
</bind>
</comp>

<comp id="486" class="1004" name="acc_addr_32_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_32/40 "/>
</bind>
</comp>

<comp id="494" class="1004" name="acc_addr_33_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="7" slack="0"/>
<pin id="498" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_33/41 "/>
</bind>
</comp>

<comp id="502" class="1004" name="acc_addr_34_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_34/42 "/>
</bind>
</comp>

<comp id="510" class="1004" name="acc_addr_35_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_35/43 "/>
</bind>
</comp>

<comp id="518" class="1004" name="acc_addr_36_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_36/44 "/>
</bind>
</comp>

<comp id="526" class="1004" name="acc_addr_37_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_37/45 "/>
</bind>
</comp>

<comp id="534" class="1004" name="acc_addr_38_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_38/46 "/>
</bind>
</comp>

<comp id="542" class="1004" name="acc_addr_39_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_39/47 "/>
</bind>
</comp>

<comp id="550" class="1004" name="acc_addr_40_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="7" slack="0"/>
<pin id="554" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_40/48 "/>
</bind>
</comp>

<comp id="558" class="1004" name="acc_addr_41_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_41/49 "/>
</bind>
</comp>

<comp id="566" class="1004" name="acc_addr_42_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_42/50 "/>
</bind>
</comp>

<comp id="574" class="1004" name="acc_addr_43_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="7" slack="0"/>
<pin id="578" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_43/51 "/>
</bind>
</comp>

<comp id="582" class="1004" name="acc_addr_44_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="7" slack="0"/>
<pin id="586" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_44/52 "/>
</bind>
</comp>

<comp id="590" class="1004" name="acc_addr_45_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="7" slack="0"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_45/53 "/>
</bind>
</comp>

<comp id="598" class="1004" name="acc_addr_46_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_46/54 "/>
</bind>
</comp>

<comp id="606" class="1004" name="acc_addr_47_gep_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_47/55 "/>
</bind>
</comp>

<comp id="614" class="1004" name="acc_addr_48_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="7" slack="0"/>
<pin id="618" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_48/56 "/>
</bind>
</comp>

<comp id="622" class="1004" name="acc_addr_49_gep_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="7" slack="0"/>
<pin id="626" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_49/57 "/>
</bind>
</comp>

<comp id="630" class="1005" name="indvar_flatten6_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="indvar_flatten6_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/64 "/>
</bind>
</comp>

<comp id="641" class="1005" name="xp_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="31" slack="1"/>
<pin id="643" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="645" class="1004" name="xp_phi_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="648" dir="0" index="2" bw="31" slack="0"/>
<pin id="649" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="650" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/64 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="0" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="658" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="0" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="1"/>
<pin id="663" dir="0" index="2" bw="32" slack="0"/>
<pin id="664" dir="0" index="3" bw="32" slack="0"/>
<pin id="665" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln190/60 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="0" slack="0"/>
<pin id="671" dir="0" index="1" bw="33" slack="2"/>
<pin id="672" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="3" bw="32" slack="0"/>
<pin id="674" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="675" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/64 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="0" slack="0"/>
<pin id="680" dir="0" index="1" bw="63" slack="2"/>
<pin id="681" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="8" bw="32" slack="0"/>
<pin id="688" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/64 "/>
</bind>
</comp>

<comp id="691" class="1004" name="grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="0" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="697" dir="0" index="5" bw="2" slack="2"/>
<pin id="698" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="699" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln142/66 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="31" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/57 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="31" slack="0"/>
<pin id="708" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138_1/57 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln109_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="7"/>
<pin id="711" dir="0" index="1" bw="3" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln111_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="2"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln112_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln137_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="7"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="KER_size_0_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="51"/>
<pin id="731" dir="0" index="1" bw="32" slack="54"/>
<pin id="732" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/57 "/>
</bind>
</comp>

<comp id="733" class="1004" name="IFMDim_curr_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_load/57 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="31" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/57 "/>
</bind>
</comp>

<comp id="747" class="1004" name="IFMCH_curr_load_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_load/57 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln138_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="31" slack="0"/>
<pin id="753" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/57 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln138_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/57 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln138_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="55"/>
<pin id="764" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/57 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln0_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="63" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/57 "/>
</bind>
</comp>

<comp id="771" class="1004" name="KER_size_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="55"/>
<pin id="773" dir="0" index="1" bw="32" slack="1"/>
<pin id="774" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/58 "/>
</bind>
</comp>

<comp id="775" class="1004" name="KER_bound_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="55"/>
<pin id="777" dir="0" index="1" bw="32" slack="1"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/59 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="33" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/62 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="0" index="1" bw="31" slack="1"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/62 "/>
</bind>
</comp>

<comp id="793" class="1004" name="indvar_flatten20_load_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="63" slack="2"/>
<pin id="795" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/63 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln139_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="63" slack="0"/>
<pin id="798" dir="0" index="1" bw="63" slack="1"/>
<pin id="799" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/63 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln139_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="63" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/63 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln141_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="2"/>
<pin id="810" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/64 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln141_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/64 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_ln142_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="31" slack="0"/>
<pin id="820" dir="0" index="1" bw="31" slack="3"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/64 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln141_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="0" index="2" bw="31" slack="0"/>
<pin id="827" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/64 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln142_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="31" slack="0"/>
<pin id="833" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/64 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln142_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="31" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/64 "/>
</bind>
</comp>

<comp id="841" class="1004" name="store_ln139_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="63" slack="1"/>
<pin id="843" dir="0" index="1" bw="63" slack="3"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/64 "/>
</bind>
</comp>

<comp id="845" class="1005" name="valIn_4_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="7"/>
<pin id="847" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="valIn_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="valIn_5_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="55"/>
<pin id="853" dir="1" index="1" bw="32" slack="55"/>
</pin_list>
<bind>
<opset="valIn_5 "/>
</bind>
</comp>

<comp id="856" class="1005" name="valIn_6_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="54"/>
<pin id="858" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="valIn_6 "/>
</bind>
</comp>

<comp id="862" class="1005" name="valIn_7_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="55"/>
<pin id="864" dir="1" index="1" bw="32" slack="55"/>
</pin_list>
<bind>
<opset="valIn_7 "/>
</bind>
</comp>

<comp id="867" class="1005" name="valIn_8_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="2"/>
<pin id="869" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_8 "/>
</bind>
</comp>

<comp id="873" class="1005" name="valIn_9_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_9 "/>
</bind>
</comp>

<comp id="881" class="1005" name="icmp_ln137_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="49"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="885" class="1005" name="KER_size_0_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="890" class="1005" name="indvar_flatten20_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="63" slack="0"/>
<pin id="892" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="31" slack="1"/>
<pin id="899" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="906" class="1005" name="zext_ln138_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="63" slack="1"/>
<pin id="908" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="912" class="1005" name="zext_ln138_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="63" slack="1"/>
<pin id="914" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="zext_ln138_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="63" slack="1"/>
<pin id="919" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="KER_size_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="KER_bound_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="33" slack="2"/>
<pin id="934" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_4_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="2"/>
<pin id="939" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="942" class="1005" name="mul_ln138_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="63" slack="2"/>
<pin id="944" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln138 "/>
</bind>
</comp>

<comp id="947" class="1005" name="mul_ln138_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="63" slack="1"/>
<pin id="949" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln138_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="add_ln139_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="63" slack="1"/>
<pin id="957" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln141_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="968" class="1005" name="trunc_ln142_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="2" slack="2"/>
<pin id="970" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln142 "/>
</bind>
</comp>

<comp id="973" class="1005" name="add_ln142_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="31" slack="0"/>
<pin id="975" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="138" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="237"><net_src comp="220" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="54" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="443"><net_src comp="28" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="459"><net_src comp="28" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="467"><net_src comp="28" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="507"><net_src comp="28" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="509"><net_src comp="502" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="515"><net_src comp="28" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="98" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="517"><net_src comp="510" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="523"><net_src comp="28" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="100" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="525"><net_src comp="518" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="531"><net_src comp="28" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="104" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="106" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="555"><net_src comp="28" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="108" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="557"><net_src comp="550" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="563"><net_src comp="28" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="112" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="579"><net_src comp="28" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="114" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="588"><net_src comp="116" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="595"><net_src comp="28" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="118" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="120" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="605"><net_src comp="598" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="122" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="613"><net_src comp="606" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="619"><net_src comp="28" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="124" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="621"><net_src comp="614" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="627"><net_src comp="28" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="132" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="629"><net_src comp="622" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="633"><net_src comp="18" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="170" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="659"><net_src comp="26" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="666"><net_src comp="146" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="0" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="2" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="676"><net_src comp="172" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="0" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="689"><net_src comp="176" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="690"><net_src comp="2" pin="0"/><net_sink comp="678" pin=8"/></net>

<net id="700"><net_src comp="178" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="713"><net_src comp="24" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="4" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="6" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="18" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="736"><net_src comp="6" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="743"><net_src comp="140" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="138" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="142" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="750"><net_src comp="4" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="737" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="760"><net_src comp="747" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="765"><net_src comp="762" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="770"><net_src comp="144" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="784"><net_src comp="158" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="160" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="162" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="160" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="793" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="164" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="634" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="634" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="138" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="645" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="170" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="645" pin="4"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="823" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="174" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="848"><net_src comp="206" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="854"><net_src comp="206" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="859"><net_src comp="206" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="865"><net_src comp="206" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="870"><net_src comp="206" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="876"><net_src comp="206" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="884"><net_src comp="724" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="729" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="893"><net_src comp="202" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="900"><net_src comp="737" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="909"><net_src comp="751" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="915"><net_src comp="757" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="920"><net_src comp="762" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="925"><net_src comp="771" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="930"><net_src comp="775" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="935"><net_src comp="779" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="940"><net_src comp="786" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="945"><net_src comp="701" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="950"><net_src comp="705" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="958"><net_src comp="801" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="966"><net_src comp="812" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="971"><net_src comp="831" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="691" pin=5"/></net>

<net id="976"><net_src comp="835" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="645" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_6 | {1 2 3 4 5 6 7 8 60 61 64 68 }
	Port: IFMCH_curr | {8 }
	Port: IFMDim_curr | {8 }
 - Input state : 
	Port: pool<2u, 50u, 8u> : connect_5 | {1 2 3 4 5 6 7 8 60 61 64 65 }
	Port: pool<2u, 50u, 8u> : IFMCH_curr | {57 }
	Port: pool<2u, 50u, 8u> : IFMDim_curr | {57 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		br_ln109 : 1
		store_ln132 : 1
	State 9
		store_ln132 : 1
	State 10
		store_ln132 : 1
	State 11
		store_ln132 : 1
	State 12
		store_ln132 : 1
	State 13
		store_ln132 : 1
	State 14
		store_ln132 : 1
	State 15
		store_ln132 : 1
	State 16
		store_ln132 : 1
	State 17
		store_ln132 : 1
	State 18
		store_ln132 : 1
	State 19
		store_ln132 : 1
	State 20
		store_ln132 : 1
	State 21
		store_ln132 : 1
	State 22
		store_ln132 : 1
	State 23
		store_ln132 : 1
	State 24
		store_ln132 : 1
	State 25
		store_ln132 : 1
	State 26
		store_ln132 : 1
	State 27
		store_ln132 : 1
	State 28
		store_ln132 : 1
	State 29
		store_ln132 : 1
	State 30
		store_ln132 : 1
	State 31
		store_ln132 : 1
	State 32
		store_ln132 : 1
	State 33
		store_ln132 : 1
	State 34
		store_ln132 : 1
	State 35
		store_ln132 : 1
	State 36
		store_ln132 : 1
	State 37
		store_ln132 : 1
	State 38
		store_ln132 : 1
	State 39
		store_ln132 : 1
	State 40
		store_ln132 : 1
	State 41
		store_ln132 : 1
	State 42
		store_ln132 : 1
	State 43
		store_ln132 : 1
	State 44
		store_ln132 : 1
	State 45
		store_ln132 : 1
	State 46
		store_ln132 : 1
	State 47
		store_ln132 : 1
	State 48
		store_ln132 : 1
	State 49
		store_ln132 : 1
	State 50
		store_ln132 : 1
	State 51
		store_ln132 : 1
	State 52
		store_ln132 : 1
	State 53
		store_ln132 : 1
	State 54
		store_ln132 : 1
	State 55
		store_ln132 : 1
	State 56
		store_ln132 : 1
	State 57
		store_ln132 : 1
		specfucore_ln191 : 1
		trunc_ln : 1
		zext_ln138 : 2
		zext_ln138_1 : 1
		mul_ln138 : 3
		mul_ln138_1 : 3
		store_ln0 : 1
	State 58
		specfucore_ln192 : 1
	State 59
		specfucore_ln193 : 1
	State 60
	State 61
		rend9 : 1
		rend7 : 1
		rend : 1
	State 62
	State 63
		icmp_ln139 : 1
		add_ln139 : 1
		br_ln139 : 2
	State 64
		icmp_ln141 : 1
		add_ln141 : 1
		br_ln141 : 2
		icmp_ln142 : 1
		select_ln141 : 2
		trunc_ln142 : 3
		add_ln142 : 3
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               grp_fu_701                               |    4    |    0    |   165   |    50   |
|          |                               grp_fu_705                               |    4    |    0    |   165   |    50   |
|    mul   |                            KER_size_0_fu_729                           |    0    |    0    |    0    |   1042  |
|          |                            KER_size_1_fu_771                           |    0    |    0    |    0    |   1042  |
|          |                            KER_bound_fu_775                            |    0    |    0    |    0    |   1042  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652          |    0    |    0    |    6    |    28   |
|          |          grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660          |    0    |    0    |    32   |    78   |
|   call   |  grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669  |    0    |    0    |   266   |   364   |
|          | grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678 |    0    |  6.352  |   280   |   375   |
|          |          grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691          |    0    |   7.94  |   103   |   164   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            icmp_ln109_fu_709                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln137_fu_724                           |    0    |    0    |    0    |    39   |
|   icmp   |                            icmp_ln139_fu_796                           |    0    |    0    |    0    |    70   |
|          |                            icmp_ln141_fu_807                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln142_fu_818                           |    0    |    0    |    0    |    38   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            add_ln139_fu_801                            |    0    |    0    |    0    |    70   |
|    add   |                            add_ln141_fu_812                            |    0    |    0    |    0    |    39   |
|          |                            add_ln142_fu_835                            |    0    |    0    |    0    |    38   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln141_fu_823                          |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                             grp_read_fu_206                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            grp_write_fu_212                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             trunc_ln_fu_737                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln138_fu_751                           |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln138_1_fu_757                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln138_2_fu_762                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                              tmp_2_fu_779                              |    0    |    0    |    0    |    0    |
|          |                              tmp_4_fu_786                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                           trunc_ln142_fu_831                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    8    |  14.292 |   1017  |   4638  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+
|     |   FF   |   LUT  |
+-----+--------+--------+
| acc |   64   |   25   |
| buf |   64   |   25   |
|buf_1|   64   |   25   |
|buf_2|   64   |   25   |
|buf_3|   64   |   25   |
+-----+--------+--------+
|Total|   320  |   125  |
+-----+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    KER_bound_reg_927   |   32   |
|   KER_size_0_reg_885   |   32   |
|   KER_size_1_reg_922   |   32   |
|    add_ln139_reg_955   |   63   |
|    add_ln141_reg_963   |   32   |
|    add_ln142_reg_973   |   31   |
|   icmp_ln137_reg_881   |    1   |
|indvar_flatten20_reg_890|   63   |
| indvar_flatten6_reg_630|   32   |
|   mul_ln138_1_reg_947  |   63   |
|    mul_ln138_reg_942   |   63   |
|      tmp_2_reg_932     |   33   |
|      tmp_4_reg_937     |   32   |
|   trunc_ln142_reg_968  |    2   |
|    trunc_ln_reg_897    |   31   |
|     valIn_4_reg_845    |   32   |
|     valIn_5_reg_851    |   32   |
|     valIn_6_reg_856    |   32   |
|     valIn_7_reg_862    |   32   |
|     valIn_8_reg_867    |   32   |
|     valIn_9_reg_873    |   32   |
|       xp_reg_641       |   31   |
|  zext_ln138_1_reg_912  |   63   |
|  zext_ln138_2_reg_917  |   63   |
|   zext_ln138_reg_906   |   63   |
+------------------------+--------+
|          Total         |   954  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_227 |  p2  |  50  |   0  |    0   ||   217   |
|     grp_fu_701    |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_701    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_705    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_705    |  p1  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   252  || 9.52825 ||   253   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |   14   |  1017  |  4638  |
|   Memory  |    -   |    -   |   320  |   125  |
|Multiplexer|    -   |    9   |    -   |   253  |
|  Register |    -   |    -   |   954  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   23   |  2291  |  5016  |
+-----------+--------+--------+--------+--------+
