INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_And_Execute
INFO: [VRFC 10-311] analyzing module Or_8to1
INFO: [VRFC 10-311] analyzing module AndSelect_4bits
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-311] analyzing module Sub
INFO: [VRFC 10-311] analyzing module BitwiseInvt
INFO: [VRFC 10-311] analyzing module BitwiseOr
INFO: [VRFC 10-311] analyzing module BitwiseAnd
INFO: [VRFC 10-311] analyzing module RightShift
INFO: [VRFC 10-311] analyzing module LeftShift
INFO: [VRFC 10-311] analyzing module CompareLT
INFO: [VRFC 10-311] analyzing module CLT_4bits
INFO: [VRFC 10-311] analyzing module CLT_1bit
INFO: [VRFC 10-311] analyzing module CompareEQ
INFO: [VRFC 10-311] analyzing module CompareEQ_3bits
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-311] analyzing module Copy
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Nand
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Nor
INFO: [VRFC 10-311] analyzing module Xor
INFO: [VRFC 10-311] analyzing module Xnor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Universal_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Universal_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_111060013_Decode_And_Execute_t
