

================================================================
== Vivado HLS Report for 'dct_1d'
================================================================
* Date:           Fri Mar 13 21:50:53 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution3
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   35|   35|         8|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      5|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       -|      -|
|Memory           |        8|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|     426|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      8|     426|    140|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |dct_mul_16s_14ns_29_3_U1  |dct_mul_16s_14ns_29_3  |        0|      1|  0|   0|
    |dct_mul_16s_15s_29_3_U2   |dct_mul_16s_15s_29_3   |        0|      1|  0|   0|
    |dct_mul_16s_15s_29_3_U3   |dct_mul_16s_15s_29_3   |        0|      1|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|      3|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * Memory: 
    +---------------------+--------------------------+---------+------+-----+------+-------------+
    |        Memory       |          Module          | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------+---------+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d_dct_coeff_table_0  |        1|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d_dct_coeff_table_1  |        1|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d_dct_coeff_table_2  |        1|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d_dct_coeff_table_3  |        1|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d_dct_coeff_table_4  |        1|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d_dct_coeff_table_5  |        1|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d_dct_coeff_table_6  |        1|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d_dct_coeff_table_7  |        1|     8|   15|     1|          120|
    +---------------------+--------------------------+---------+------+-----+------+-------------+
    |Total                |                          |        8|    64|  119|     8|          952|
    +---------------------+--------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_8_1_fu_442_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_2_fu_469_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_4_fu_500_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_6_fu_513_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_7_fu_536_p2    |     *    |      1|  0|   0|          16|          15|
    |k_1_fu_388_p2        |     +    |      0|  0|   4|           4|           1|
    |p_addr_fu_415_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp1_fu_524_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp4_fu_557_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp_2_fu_562_p2      |     +    |      0|  0|  29|          29|          29|
    |exitcond1_fu_382_p2  |   icmp   |      0|  0|   5|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      5|  0| 104|         183|         176|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |k_phi_fu_265_p4  |   4|          2|    4|          8|
    |k_reg_261        |   4|          2|    4|          8|
    |reg_273          |  16|          2|   16|         32|
    |src_address0     |   6|          5|    6|         30|
    |src_address1     |   6|          5|    6|         30|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  36|         16|   36|        108|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_626_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_p_addr_reg_655_pp0_it1     |   8|    8|          0|
    |dct_coeff_table_1_load_reg_670          |  15|   15|          0|
    |dct_coeff_table_2_load_reg_710          |  15|   15|          0|
    |dct_coeff_table_4_load_reg_725          |  15|   15|          0|
    |dct_coeff_table_5_load_reg_730          |  15|   15|          0|
    |dct_coeff_table_6_load_reg_735          |  15|   15|          0|
    |dct_coeff_table_7_load_reg_740          |  15|   15|          0|
    |exitcond1_reg_626                       |   1|    1|          0|
    |k_1_reg_630                             |   4|    4|          0|
    |k_reg_261                               |   4|    4|          0|
    |p_addr_reg_655                          |   8|    8|          0|
    |reg_273                                 |  16|   16|          0|
    |src_addr_1_reg_591                      |   3|    6|          3|
    |src_addr_2_reg_596                      |   3|    6|          3|
    |src_addr_3_reg_601                      |   3|    6|          3|
    |src_addr_4_reg_606                      |   3|    6|          3|
    |src_addr_5_reg_611                      |   3|    6|          3|
    |src_addr_6_reg_616                      |   3|    6|          3|
    |src_addr_7_reg_621                      |   3|    6|          3|
    |src_addr_reg_586                        |   3|    6|          3|
    |tmp1_reg_775                            |  29|   29|          0|
    |tmp2_reg_760                            |  29|   29|          0|
    |tmp4_reg_790                            |  29|   29|          0|
    |tmp5_reg_780                            |  29|   29|          0|
    |tmp7_reg_785                            |  29|   29|          0|
    |tmp_8_1_reg_705                         |  29|   29|          0|
    |tmp_8_2_reg_745                         |  29|   29|          0|
    |tmp_8_4_reg_765                         |  29|   29|          0|
    |tmp_8_6_reg_770                         |  29|   29|          0|
    |tmp_reg_635                             |   4|   64|         60|
    +----------------------------------------+----+-----+-----------+
    |Total                                   | 426|  510|         84|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|tmp_1         |  in |    4|   ap_none  |     tmp_1    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_11        |  in |    4|   ap_none  |    tmp_11    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

