<?xml version="1.0" encoding="UTF-8"?>
<module id="nvic" HW_revision="">
    <register id="INT_TYPE" width="32" offset="0x4" description="Interrupt Controller Type Reg">
    </register>
    <register id="ACTLR" width="32" offset="0x8" description="Auxiliary Control">
    </register>
    <register id="ST_CTRL" width="32" offset="0x10" description="SysTick Control and Status Register">
    </register>
    <register id="ST_RELOAD" width="32" offset="0x14" description="SysTick Reload Value Register">
    </register>
    <register id="ST_CURRENT" width="32" offset="0x18" description="SysTick Current Value Register">
    </register>
    <register id="ST_CAL" width="32" offset="0x1C" description="SysTick Calibration Value Reg">
    </register>
    <register id="EN0" width="32" offset="0x100" description="Interrupt 0-31 Set Enable">
    </register>
    <register id="EN1" width="32" offset="0x104" description="Interrupt 32-54 Set Enable">
    </register>
    <register id="EN2" width="32" offset="0x108" description="Interrupt 64-95 Set Enable">
    </register>
    <register id="EN3" width="32" offset="0x10C" description="Interrupt 96-127 Set Enable">
    </register>
    <register id="EN4" width="32" offset="0x110" description="Interrupt 128-131 Set Enable">
    </register>
    <register id="EN5" width="32" offset="0x114" description="Interrupt 160-191 Set Enable">
    </register>
    <register id="DIS0" width="32" offset="0x180" description="Interrupt 0-31 Clear Enable">
    </register>
    <register id="DIS1" width="32" offset="0x184" description="Interrupt 32-54 Clear Enable">
    </register>
    <register id="DIS2" width="32" offset="0x188" description="Interrupt 64-95 Clear Enable">
    </register>
    <register id="DIS3" width="32" offset="0x18C" description="Interrupt 96-127 Clear Enable">
    </register>
    <register id="DIS4" width="32" offset="0x190" description="Interrupt 128-131 Clear Enable">
    </register>
    <register id="DIS5" width="32" offset="0x194" description="Interrupt 160-191 Clear Enable">
    </register>
    <register id="PEND0" width="32" offset="0x200" description="Interrupt 0-31 Set Pending">
    </register>
    <register id="PEND1" width="32" offset="0x204" description="Interrupt 32-54 Set Pending">
    </register>
    <register id="PEND2" width="32" offset="0x208" description="Interrupt 64-95 Set Pending">
    </register>
    <register id="PEND3" width="32" offset="0x20C" description="Interrupt 96-127 Set Pending">
    </register>
    <register id="PEND4" width="32" offset="0x210" description="Interrupt 128-131 Set Pending">
    </register>
    <register id="PEND5" width="32" offset="0x214" description="Interrupt 160-191 Set Pending">
    </register>
    <register id="UNPEND0" width="32" offset="0x280" description="Interrupt 0-31 Clear Pending">
    </register>
    <register id="UNPEND1" width="32" offset="0x284" description="Interrupt 32-54 Clear Pending">
    </register>
    <register id="UNPEND2" width="32" offset="0x288" description="Interrupt 64-95 Clear Pending">
    </register>
    <register id="UNPEND3" width="32" offset="0x28C" description="Interrupt 96-127 Clear Pending">
    </register>
    <register id="UNPEND4" width="32" offset="0x290" description="Interrupt 128-131 Clear Pending">
    </register>
    <register id="UNPEND5" width="32" offset="0x294" description="Interrupt 160-191 Clear Pending">
    </register>
    <register id="ACTIVE0" width="32" offset="0x300" description="Interrupt 0-31 Active Bit">
    </register>
    <register id="ACTIVE1" width="32" offset="0x304" description="Interrupt 32-54 Active Bit">
    </register>
    <register id="ACTIVE2" width="32" offset="0x308" description="Interrupt 64-95 Active Bit">
    </register>
    <register id="ACTIVE3" width="32" offset="0x30C" description="Interrupt 96-127 Active Bit">
    </register>
    <register id="ACTIVE4" width="32" offset="0x310" description="Interrupt 128-131 Active Bit">
    </register>
    <register id="ACTIVE5" width="32" offset="0x314" description="Interrupt 160-191 Active Bit">
    </register>
    <register id="PRI0" width="32" offset="0x400" description="Interrupt 0-3 Priority">
    </register>
    <register id="PRI1" width="32" offset="0x404" description="Interrupt 4-7 Priority">
    </register>
    <register id="PRI2" width="32" offset="0x408" description="Interrupt 8-11 Priority">
    </register>
    <register id="PRI3" width="32" offset="0x40C" description="Interrupt 12-15 Priority">
    </register>
    <register id="PRI4" width="32" offset="0x410" description="Interrupt 16-19 Priority">
    </register>
    <register id="PRI5" width="32" offset="0x414" description="Interrupt 20-23 Priority">
    </register>
    <register id="PRI6" width="32" offset="0x418" description="Interrupt 24-27 Priority">
    </register>
    <register id="PRI7" width="32" offset="0x41C" description="Interrupt 28-31 Priority">
    </register>
    <register id="PRI8" width="32" offset="0x420" description="Interrupt 32-35 Priority">
    </register>
    <register id="PRI9" width="32" offset="0x424" description="Interrupt 36-39 Priority">
    </register>
    <register id="PRI10" width="32" offset="0x428" description="Interrupt 40-43 Priority">
    </register>
    <register id="PRI11" width="32" offset="0x42C" description="Interrupt 44-47 Priority">
    </register>
    <register id="PRI12" width="32" offset="0x430" description="Interrupt 48-51 Priority">
    </register>
    <register id="PRI13" width="32" offset="0x434" description="Interrupt 52-53 Priority">
    </register>
    <register id="PRI14" width="32" offset="0x438" description="Interrupt 56-59 Priority">
    </register>
    <register id="PRI15" width="32" offset="0x43C" description="Interrupt 60-63 Priority">
    </register>
    <register id="PRI16" width="32" offset="0x440" description="Interrupt 64-67 Priority">
    </register>
    <register id="PRI17" width="32" offset="0x444" description="Interrupt 68-71 Priority">
    </register>
    <register id="PRI18" width="32" offset="0x448" description="Interrupt 72-75 Priority">
    </register>
    <register id="PRI19" width="32" offset="0x44C" description="Interrupt 76-79 Priority">
    </register>
    <register id="PRI20" width="32" offset="0x450" description="Interrupt 80-83 Priority">
    </register>
    <register id="PRI21" width="32" offset="0x454" description="Interrupt 84-87 Priority">
    </register>
    <register id="PRI22" width="32" offset="0x458" description="Interrupt 88-91 Priority">
    </register>
    <register id="PRI23" width="32" offset="0x45C" description="Interrupt 92-95 Priority">
    </register>
    <register id="PRI24" width="32" offset="0x460" description="Interrupt 96-99 Priority">
    </register>
    <register id="PRI25" width="32" offset="0x464" description="Interrupt 100-103 Priority">
    </register>
    <register id="PRI26" width="32" offset="0x468" description="Interrupt 104-107 Priority">
    </register>
    <register id="PRI27" width="32" offset="0x46C" description="Interrupt 108-111 Priority">
    </register>
    <register id="PRI28" width="32" offset="0x470" description="Interrupt 112-115 Priority">
    </register>
    <register id="PRI29" width="32" offset="0x474" description="Interrupt 116-119 Priority">
    </register>
    <register id="PRI30" width="32" offset="0x478" description="Interrupt 120-123 Priority">
    </register>
    <register id="PRI31" width="32" offset="0x47C" description="Interrupt 124-127 Priority">
    </register>
    <register id="PRI32" width="32" offset="0x480" description="Interrupt 128-131 Priority">
    </register>
    <register id="PRI33" width="32" offset="0x484" description="Interrupt 132-135 Priority">
    </register>
    <register id="PRI34" width="32" offset="0x488" description="Interrupt 136-139 Priority">
    </register>
    <register id="PRI35" width="32" offset="0x48C" description="Interrupt 140-143 Priority">
    </register>
    <register id="PRI36" width="32" offset="0x490" description="Interrupt 144-147 Priority">
    </register>
    <register id="PRI37" width="32" offset="0x494" description="Interrupt 148-151 Priority">
    </register>
    <register id="PRI38" width="32" offset="0x498" description="Interrupt 152-155 Priority">
    </register>
    <register id="PRI39" width="32" offset="0x49C" description="Interrupt 156-159 Priority">
    </register>
    <register id="PRI40" width="32" offset="0x4A0" description="Interrupt 160-163 Priority">
    </register>
    <register id="PRI41" width="32" offset="0x4A4" description="Interrupt 164-167 Priority">
    </register>
    <register id="PRI42" width="32" offset="0x4A8" description="Interrupt 168-171 Priority">
    </register>
    <register id="PRI43" width="32" offset="0x4AC" description="Interrupt 172-175 Priority">
    </register>
    <register id="PRI44" width="32" offset="0x4B0" description="Interrupt 176-179 Priority">
    </register>
    <register id="PRI45" width="32" offset="0x4B4" description="Interrupt 180-183 Priority">
    </register>
    <register id="PRI46" width="32" offset="0x4B8" description="Interrupt 184-187 Priority">
    </register>
    <register id="PRI47" width="32" offset="0x4BC" description="Interrupt 188-191 Priority">
    </register>
    <register id="PRI48" width="32" offset="0x4C0" description="Interrupt 192-195 Priority">
    </register>
    <register id="CPUID" width="32" offset="0xD00" description="CPU ID Base">
    </register>
    <register id="INT_CTRL" width="32" offset="0xD04" description="Interrupt Control and State">
    </register>
    <register id="VTABLE" width="32" offset="0xD08" description="Vector Table Offset">
    </register>
    <register id="APINT" width="32" offset="0xD0C" description="Application Interrupt and Reset Control">
    </register>
    <register id="SYS_CTRL" width="32" offset="0xD10" description="System Control">
    </register>
    <register id="CFG_CTRL" width="32" offset="0xD14" description="Configuration and Control">
    </register>
    <register id="SYS_PRI1" width="32" offset="0xD18" description="System Handler Priority 1">
    </register>
    <register id="SYS_PRI2" width="32" offset="0xD1C" description="System Handler Priority 2">
    </register>
    <register id="SYS_PRI3" width="32" offset="0xD20" description="System Handler Priority 3">
    </register>
    <register id="SYS_HND_CTRL" width="32" offset="0xD24" description="System Handler Control and State">
    </register>
    <register id="FAULT_STAT" width="32" offset="0xD28" description="Configurable Fault Status">
    </register>
    <register id="HFAULT_STAT" width="32" offset="0xD2C" description="Hard Fault Status">
    </register>
    <register id="DEBUG_STAT" width="32" offset="0xD30" description="Debug Status Register">
    </register>
    <register id="MM_ADDR" width="32" offset="0xD34" description="Memory Management Fault Address">
    </register>
    <register id="FAULT_ADDR" width="32" offset="0xD38" description="Bus Fault Address">
    </register>
    <register id="MPU_TYPE" width="32" offset="0xD90" description="MPU Type">
    </register>
    <register id="MPU_CTRL" width="32" offset="0xD94" description="MPU Control">
    </register>
    <register id="MPU_NUMBER" width="32" offset="0xD98" description="MPU Region Number">
    </register>
    <register id="MPU_BASE" width="32" offset="0xD9C" description="MPU Region Base Address">
    </register>
    <register id="MPU_ATTR" width="32" offset="0xDA0" description="MPU Region Attribute and Size">
    </register>
    <register id="MPU_BASE1" width="32" offset="0xDA4" description="MPU Region Base Address Alias 1">
    </register>
    <register id="MPU_ATTR1" width="32" offset="0xDA8" description="MPU Region Attribute and Size Alias 1">
    </register>
    <register id="MPU_BASE2" width="32" offset="0xDAC" description="MPU Region Base Address Alias 2">
    </register>
    <register id="MPU_ATTR2" width="32" offset="0xDB0" description="MPU Region Attribute and Size Alias 2">
    </register>
    <register id="MPU_BASE3" width="32" offset="0xDB4" description="MPU Region Base Address Alias 3">
    </register>
    <register id="MPU_ATTR3" width="32" offset="0xDB8" description="MPU Region Attribute and Size Alias 3">
    </register>
    <register id="DBG_CTRL" width="32" offset="0xDF0" description="Debug Control and Status Reg">
    </register>
    <register id="DBG_XFER" width="32" offset="0xDF4" description="Debug Core Reg. Transfer Select">
    </register>
    <register id="DBG_DATA" width="32" offset="0xDF8" description="Debug Core Register Data">
    </register>
    <register id="DBG_INT" width="32" offset="0xDFC" description="Debug Reset Interrupt Control">
    </register>
    <register id="SW_TRIG" width="32" offset="0xF00" description="Software Trigger Interrupt ***************************************************************************">
    </register>
</module>
