("D_flip_flop:/\tD_flip_flop 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder D_flip_flop layout }:a"))) (((-13.644 -9.9625) (13.644 10.0005)) "a" "Layout" 17))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder layout }:a"))) (((2.0565 -1.3655) (2.0585 -1.3645)) "a" "Layout" 15))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic }:a"))) (((-3.36875 -22.425) (47.55625 2.31875)) "a" "Schematics" 7))("inverter_test:/\tinverter_test inverter schematic" (("open" (nil hierarchy "/{inverter inverter_test schematic }:a"))) (((-0.8125 -2.2875) (7.6875 1.8375)) "a" "Schematics" 12))("sim_1_bit_mirror_full_adder:/\tsim_1_bit_mirror_full_adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder sim_1_bit_mirror_full_adder schematic }:a"))) (((-3.3625 -1.06875) (4.54375 2.56875)) "a" "analogArtist-Schematic" 9))("sim_8_Bit_CSL_Adder:/\tsim_8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder sim_8_Bit_CSL_Adder schematic }:a"))) (((-4.96875 -3.21875) (6.25625 2.2375)) "a" "Schematics" 17))("2-to-1-mux:/\t2-to-1-mux 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 2-to-1-mux schematic }:a"))) (((-4.95625 -2.825) (1.84375 1.3625)) "a" "Schematics" 48))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder symbol" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder symbol }:a"))) (((-3.0375 -4.2) (7.2875 0.85)) "a" "Symbol" 37))("1_bit_mirror_full_adder:/\t1_bit_mirror_full_adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 1_bit_mirror_full_adder schematic }:a"))) (((-5.675 -5.2125) (9.15 2.0125)) "a" "Schematics" 26))("sim_2-to-1-mux:/\tsim_2-to-1-mux 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder sim_2-to-1-mux schematic }:a"))) (((0.1125 -0.7125) (3.8625 1.1125)) "a" "Schematics" 20))