

================================================================
== Vivado HLS Report for 'subconv_1x1_32'
================================================================
* Date:           Tue Dec 11 23:52:38 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6735409|  6735409|  6735409|  6735409|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6735408|  6735408|    280642|          -|          -|    24|    no    |
        | + Loop 1.1          |   280640|   280640|      8770|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1      |     8768|     8768|       274|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1  |      264|      264|        11|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	16  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:38
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_10, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:38
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_10 (10)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:38
.loopexit:3  %co_10 = add i5 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
.preheader5.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.preheader5.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.preheader5.preheader:2  %p_shl_cast = zext i10 %tmp_s to i11

ST_2: tmp_116 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:38
.preheader5.preheader:3  %tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
.preheader5.preheader:4  %p_shl1_cast = zext i8 %tmp_116 to i11

ST_2: tmp_117 (18)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:43
.preheader5.preheader:5  %tmp_117 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: bias_addr (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
.preheader5.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_37 (20)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:39
.preheader5.preheader:7  br label %.preheader5

ST_2: StgValue_38 (87)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:51
:0  ret void


 <State 3>: 3.88ns
ST_3: h (22)  [1/1] 0.00ns
.preheader5:0  %h = phi i6 [ 0, %.preheader5.preheader ], [ %h_10, %.preheader5.loopexit ]

ST_3: exitcond2 (23)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:39
.preheader5:1  %exitcond2 = icmp eq i6 %h, -32

ST_3: empty_53 (24)  [1/1] 0.00ns
.preheader5:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: h_10 (25)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:39
.preheader5:3  %h_10 = add i6 %h, 1

ST_3: StgValue_43 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:39
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader4.preheader:0  %tmp_cast = zext i6 %h to i11

ST_3: tmp_118 (29)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:46
.preheader4.preheader:1  %tmp_118 = add i11 %tmp_cast, %p_shl_cast

ST_3: tmp_177_cast (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:40
.preheader4.preheader:2  %tmp_177_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_118, i5 0)

ST_3: StgValue_47 (31)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:40
.preheader4.preheader:3  br label %.preheader4

ST_3: StgValue_48 (85)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (33)  [1/1] 0.00ns
.preheader4:0  %w = phi i6 [ %w_10, %2 ], [ 0, %.preheader4.preheader ]

ST_4: exitcond1 (34)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:40
.preheader4:1  %exitcond1 = icmp eq i6 %w, -32

ST_4: empty_54 (35)  [1/1] 0.00ns
.preheader4:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: w_10 (36)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:40
.preheader4:3  %w_10 = add i6 %w, 1

ST_4: StgValue_53 (37)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:40
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: tmp_88_cast (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:0  %tmp_88_cast = zext i6 %w to i16

ST_4: tmp_119 (40)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:1  %tmp_119 = add i16 %tmp_177_cast, %tmp_88_cast

ST_4: tmp_178_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:2  %tmp_178_cast = zext i16 %tmp_119 to i64

ST_4: ShuffleConvs_0_Downs (42)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46
.preheader.preheader:3  %ShuffleConvs_0_Downs = getelementptr [24576 x float]* @ShuffleConvs_0_Downs, i64 0, i64 %tmp_178_cast

ST_4: StgValue_58 (43)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:42
.preheader.preheader:4  br label %.preheader

ST_4: StgValue_59 (83)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.97ns
ST_5: sum (45)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_11, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (46)  [1/1] 0.00ns
.preheader:1  %ci = phi i5 [ %ci_4, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (47)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:42
.preheader:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_55 (48)  [1/1] 0.00ns
.preheader:3  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_4 (49)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:42
.preheader:4  %ci_4 = add i5 %ci, 1

ST_5: StgValue_65 (50)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_89_cast (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:0  %tmp_89_cast = zext i5 %ci to i11

ST_5: tmp_120 (53)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:43
:1  %tmp_120 = add i11 %tmp_89_cast, %tmp_117

ST_5: tmp_179_cast (54)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:2  %tmp_179_cast = sext i11 %tmp_120 to i64

ST_5: weight_addr (55)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:3  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_179_cast

ST_5: tmp_121 (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
:4  %tmp_121 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

ST_5: tmp_181_cast (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:5  %tmp_181_cast = zext i10 %tmp_121 to i11

ST_5: tmp_122 (58)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:43
:6  %tmp_122 = add i11 %tmp_cast, %tmp_181_cast

ST_5: tmp_184_cast (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:7  %tmp_184_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_122, i5 0)

ST_5: tmp_123 (60)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:43
:8  %tmp_123 = add i16 %tmp_88_cast, %tmp_184_cast

ST_5: tmp_185_cast (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:9  %tmp_185_cast = zext i16 %tmp_123 to i64

ST_5: conv1_output_addr (62)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:43
:10  %conv1_output_addr = getelementptr [24576 x float]* @conv1_output, i64 0, i64 %tmp_185_cast

ST_5: weight_load (63)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:11  %weight_load = load float* %weight_addr, align 4

ST_5: conv1_output_load (64)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:12  %conv1_output_load = load float* %conv1_output_addr, align 4

ST_5: bias_load (69)  [2/2] 2.32ns  loc: accelerator_hls/components.cpp:45
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 3.25ns
ST_6: weight_load (63)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:11  %weight_load = load float* %weight_addr, align 4

ST_6: conv1_output_load (64)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:43
:12  %conv1_output_load = load float* %conv1_output_addr, align 4


 <State 7>: 5.70ns
ST_7: tmp_90 (65)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load


 <State 8>: 5.70ns
ST_8: tmp_90 (65)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load


 <State 9>: 5.70ns
ST_9: tmp_90 (65)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load


 <State 10>: 5.70ns
ST_10: tmp_90 (65)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:43
:13  %tmp_90 = fmul float %weight_load, %conv1_output_load


 <State 11>: 7.26ns
ST_11: sum_11 (66)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 12>: 7.26ns
ST_12: sum_11 (66)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 13>: 7.26ns
ST_13: sum_11 (66)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 14>: 7.26ns
ST_14: sum_11 (66)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90


 <State 15>: 7.26ns
ST_15: sum_11 (66)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:43
:14  %sum_11 = fadd float %sum, %tmp_90

ST_15: StgValue_91 (67)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:42
:15  br label %.preheader


 <State 16>: 2.32ns
ST_16: bias_load (69)  [1/2] 2.32ns  loc: accelerator_hls/components.cpp:45
:0  %bias_load = load float* %bias_addr, align 4


 <State 17>: 7.26ns
ST_17: result (70)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 18>: 7.26ns
ST_18: result (70)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (70)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (70)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (70)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:45
:1  %result = fadd float %sum, %bias_load


 <State 22>: 6.79ns
ST_22: tmp_19 (77)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:46
:8  %tmp_19 = fcmp ogt float %result, 0.000000e+00


 <State 23>: 8.53ns
ST_23: result_to_int (71)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
:2  %result_to_int = bitcast float %result to i32

ST_23: tmp_16 (72)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_23: tmp_91 (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45
:4  %tmp_91 = trunc i32 %result_to_int to i23

ST_23: notlhs (74)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:45
:5  %notlhs = icmp ne i8 %tmp_16, -1

ST_23: notrhs (75)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:45
:6  %notrhs = icmp eq i23 %tmp_91, 0

ST_23: tmp_18 (76)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:45 (grouped into LUT with out node result_4)
:7  %tmp_18 = or i1 %notrhs, %notlhs

ST_23: tmp_20 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:46 (grouped into LUT with out node result_4)
:9  %tmp_20 = and i1 %tmp_18, %tmp_19

ST_23: result_4 (79)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:46 (out node of the LUT)
:10  %result_4 = select i1 %tmp_20, float %result, float 0.000000e+00

ST_23: StgValue_107 (80)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:46
:11  store float %result_4, float* %ShuffleConvs_0_Downs, align 4

ST_23: StgValue_108 (81)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:40
:12  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_0_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24          (br               ) [ 011111111111111111111111]
co                   (phi              ) [ 001000000000000000000000]
exitcond3            (icmp             ) [ 001111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000]
co_10                (add              ) [ 011111111111111111111111]
StgValue_29          (br               ) [ 000000000000000000000000]
tmp                  (zext             ) [ 000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast           (zext             ) [ 000111111111111111111111]
tmp_116              (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000000000000]
tmp_117              (sub              ) [ 000111111111111111111111]
bias_addr            (getelementptr    ) [ 000111111111111111111111]
StgValue_37          (br               ) [ 001111111111111111111111]
StgValue_38          (ret              ) [ 000000000000000000000000]
h                    (phi              ) [ 000100000000000000000000]
exitcond2            (icmp             ) [ 001111111111111111111111]
empty_53             (speclooptripcount) [ 000000000000000000000000]
h_10                 (add              ) [ 001111111111111111111111]
StgValue_43          (br               ) [ 000000000000000000000000]
tmp_cast             (zext             ) [ 000011111111111111111111]
tmp_118              (add              ) [ 000000000000000000000000]
tmp_177_cast         (bitconcatenate   ) [ 000011111111111111111111]
StgValue_47          (br               ) [ 001111111111111111111111]
StgValue_48          (br               ) [ 011111111111111111111111]
w                    (phi              ) [ 000010000000000000000000]
exitcond1            (icmp             ) [ 001111111111111111111111]
empty_54             (speclooptripcount) [ 000000000000000000000000]
w_10                 (add              ) [ 001111111111111111111111]
StgValue_53          (br               ) [ 000000000000000000000000]
tmp_88_cast          (zext             ) [ 000001111111111100000000]
tmp_119              (add              ) [ 000000000000000000000000]
tmp_178_cast         (zext             ) [ 000000000000000000000000]
ShuffleConvs_0_Downs (getelementptr    ) [ 000001111111111111111111]
StgValue_58          (br               ) [ 001111111111111111111111]
StgValue_59          (br               ) [ 001111111111111111111111]
sum                  (phi              ) [ 000001111111111111111100]
ci                   (phi              ) [ 000001000000000000000000]
exitcond             (icmp             ) [ 001111111111111111111111]
empty_55             (speclooptripcount) [ 000000000000000000000000]
ci_4                 (add              ) [ 001111111111111111111111]
StgValue_65          (br               ) [ 000000000000000000000000]
tmp_89_cast          (zext             ) [ 000000000000000000000000]
tmp_120              (add              ) [ 000000000000000000000000]
tmp_179_cast         (sext             ) [ 000000000000000000000000]
weight_addr          (getelementptr    ) [ 000000100000000000000000]
tmp_121              (bitconcatenate   ) [ 000000000000000000000000]
tmp_181_cast         (zext             ) [ 000000000000000000000000]
tmp_122              (add              ) [ 000000000000000000000000]
tmp_184_cast         (bitconcatenate   ) [ 000000000000000000000000]
tmp_123              (add              ) [ 000000000000000000000000]
tmp_185_cast         (zext             ) [ 000000000000000000000000]
conv1_output_addr    (getelementptr    ) [ 000000100000000000000000]
weight_load          (load             ) [ 000000011110000000000000]
conv1_output_load    (load             ) [ 000000011110000000000000]
tmp_90               (fmul             ) [ 000000000001111100000000]
sum_11               (fadd             ) [ 001111111111111111111111]
StgValue_91          (br               ) [ 001111111111111111111111]
bias_load            (load             ) [ 000000000000000001111100]
result               (fadd             ) [ 000000000000000000000011]
tmp_19               (fcmp             ) [ 000000000000000000000001]
result_to_int        (bitcast          ) [ 000000000000000000000000]
tmp_16               (partselect       ) [ 000000000000000000000000]
tmp_91               (trunc            ) [ 000000000000000000000000]
notlhs               (icmp             ) [ 000000000000000000000000]
notrhs               (icmp             ) [ 000000000000000000000000]
tmp_18               (or               ) [ 000000000000000000000000]
tmp_20               (and              ) [ 000000000000000000000000]
result_4             (select           ) [ 000000000000000000000000]
StgValue_107         (store            ) [ 000000000000000000000000]
StgValue_108         (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_0_Downs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_0_Downs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="bias_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="ShuffleConvs_0_Downs_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="16" slack="0"/>
<pin id="59" dir="1" index="3" bw="15" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_0_Downs/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="weight_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="11" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="conv1_output_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="16" slack="0"/>
<pin id="73" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="3"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_107_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="9"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/23 "/>
</bind>
</comp>

<comp id="94" class="1005" name="co_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="co_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="h_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="h_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="w_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="w_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="sum_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="sum_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="ci_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="ci_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11/11 result/17 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_90/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_19_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/22 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="co_10_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_10/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_shl_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_116_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_116/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl1_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_117_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_117/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="h_10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_10/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_118_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="1"/>
<pin id="230" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_177_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_177_cast/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="exitcond1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="w_10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_10/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_88_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_119_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_178_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_178_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ci_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_4/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_89_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_120_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="3"/>
<pin id="285" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_179_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_179_cast/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_121_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_181_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_181_cast/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_122_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="2"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_184_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_184_cast/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_123_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_185_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_185_cast/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="result_to_int_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/23 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_16_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/23 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_91_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/23 "/>
</bind>
</comp>

<comp id="344" class="1004" name="notlhs_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="350" class="1004" name="notrhs_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="23" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_18_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/23 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_20_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/23 "/>
</bind>
</comp>

<comp id="367" class="1004" name="result_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_4/23 "/>
</bind>
</comp>

<comp id="378" class="1005" name="co_10_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_10 "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_shl_cast_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="1"/>
<pin id="385" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_shl_cast "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_117_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="3"/>
<pin id="390" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="393" class="1005" name="bias_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="3"/>
<pin id="395" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="h_10_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h_10 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_cast_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="2"/>
<pin id="408" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_177_cast_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_177_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="w_10_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w_10 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_88_cast_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88_cast "/>
</bind>
</comp>

<comp id="429" class="1005" name="ShuffleConvs_0_Downs_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="15" slack="9"/>
<pin id="431" dir="1" index="1" bw="15" slack="9"/>
</pin_list>
<bind>
<opset="ShuffleConvs_0_Downs "/>
</bind>
</comp>

<comp id="437" class="1005" name="ci_4_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="weight_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="conv1_output_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="1"/>
<pin id="449" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="weight_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="conv1_output_load_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_load "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_90_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="467" class="1005" name="sum_11_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11 "/>
</bind>
</comp>

<comp id="472" class="1005" name="bias_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="result_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_19_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="69" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="127" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="98" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="98" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="98" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="98" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="98" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="189" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="109" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="109" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="109" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="120" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="120" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="120" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="270"><net_src comp="143" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="143" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="143" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="143" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="8" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="327" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="330" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="340" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="381"><net_src comp="170" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="386"><net_src comp="189" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="391"><net_src comp="205" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="396"><net_src comp="48" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="404"><net_src comp="217" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="409"><net_src comp="223" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="414"><net_src comp="232" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="422"><net_src comp="246" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="427"><net_src comp="252" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="432"><net_src comp="55" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="440"><net_src comp="272" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="445"><net_src comp="62" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="450"><net_src comp="69" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="455"><net_src comp="76" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="460"><net_src comp="81" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="465"><net_src comp="155" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="470"><net_src comp="150" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="475"><net_src comp="86" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="480"><net_src comp="150" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="487"><net_src comp="159" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="362" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ShuffleConvs_0_Downs | {23 }
 - Input state : 
	Port: subconv_1x1_32 : weight | {5 6 }
	Port: subconv_1x1_32 : bias | {5 16 }
	Port: subconv_1x1_32 : conv1_output | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_10 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_116 : 1
		p_shl1_cast : 2
		tmp_117 : 3
		bias_addr : 2
	State 3
		exitcond2 : 1
		h_10 : 1
		StgValue_43 : 2
		tmp_cast : 1
		tmp_118 : 2
		tmp_177_cast : 3
	State 4
		exitcond1 : 1
		w_10 : 1
		StgValue_53 : 2
		tmp_88_cast : 1
		tmp_119 : 2
		tmp_178_cast : 3
		ShuffleConvs_0_Downs : 4
	State 5
		exitcond : 1
		ci_4 : 1
		StgValue_65 : 2
		tmp_89_cast : 1
		tmp_120 : 2
		tmp_179_cast : 3
		weight_addr : 4
		tmp_121 : 1
		tmp_181_cast : 2
		tmp_122 : 3
		tmp_184_cast : 4
		tmp_123 : 5
		tmp_185_cast : 6
		conv1_output_addr : 7
		weight_load : 5
		conv1_output_load : 8
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_16 : 1
		tmp_91 : 1
		notlhs : 2
		notrhs : 2
		tmp_18 : 3
		tmp_20 : 3
		result_4 : 3
		StgValue_107 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_150     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_155     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |     co_10_fu_170    |    0    |    20   |    10   |
|          |     h_10_fu_217     |    0    |    23   |    11   |
|          |    tmp_118_fu_227   |    0    |    35   |    15   |
|          |     w_10_fu_246     |    0    |    23   |    11   |
|    add   |    tmp_119_fu_256   |    0    |    53   |    21   |
|          |     ci_4_fu_272     |    0    |    20   |    10   |
|          |    tmp_120_fu_282   |    0    |    38   |    16   |
|          |    tmp_122_fu_304   |    0    |    35   |    15   |
|          |    tmp_123_fu_317   |    0    |    53   |    21   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_19_fu_159    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_117_fu_205   |    0    |    35   |    15   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_4_fu_367   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_164  |    0    |    0    |    2    |
|          |   exitcond2_fu_211  |    0    |    0    |    3    |
|   icmp   |   exitcond1_fu_240  |    0    |    0    |    3    |
|          |   exitcond_fu_266   |    0    |    0    |    2    |
|          |    notlhs_fu_344    |    0    |    0    |    4    |
|          |    notrhs_fu_350    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_18_fu_356    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_20_fu_362    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_176     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_189  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_201 |    0    |    0    |    0    |
|          |   tmp_cast_fu_223   |    0    |    0    |    0    |
|   zext   |  tmp_88_cast_fu_252 |    0    |    0    |    0    |
|          | tmp_178_cast_fu_261 |    0    |    0    |    0    |
|          |  tmp_89_cast_fu_278 |    0    |    0    |    0    |
|          | tmp_181_cast_fu_300 |    0    |    0    |    0    |
|          | tmp_185_cast_fu_322 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_181    |    0    |    0    |    0    |
|          |    tmp_116_fu_193   |    0    |    0    |    0    |
|bitconcatenate| tmp_177_cast_fu_232 |    0    |    0    |    0    |
|          |    tmp_121_fu_292   |    0    |    0    |    0    |
|          | tmp_184_cast_fu_309 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | tmp_179_cast_fu_287 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_16_fu_330    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_91_fu_340    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   749   |   1158  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|ShuffleConvs_0_Downs_reg_429|   15   |
|      bias_addr_reg_393     |    5   |
|      bias_load_reg_472     |   32   |
|        ci_4_reg_437        |    5   |
|         ci_reg_139         |    5   |
|        co_10_reg_378       |    5   |
|          co_reg_94         |    5   |
|  conv1_output_addr_reg_447 |   15   |
|  conv1_output_load_reg_457 |   32   |
|        h_10_reg_401        |    6   |
|          h_reg_105         |    6   |
|     p_shl_cast_reg_383     |   11   |
|       result_reg_477       |   32   |
|       sum_11_reg_467       |   32   |
|         sum_reg_127        |   32   |
|       tmp_117_reg_388      |   11   |
|    tmp_177_cast_reg_411    |   16   |
|       tmp_19_reg_484       |    1   |
|     tmp_88_cast_reg_424    |   16   |
|       tmp_90_reg_462       |   32   |
|      tmp_cast_reg_406      |   11   |
|        w_10_reg_419        |    6   |
|          w_reg_116         |    6   |
|     weight_addr_reg_442    |   10   |
|     weight_load_reg_452    |   32   |
+----------------------------+--------+
|            Total           |   379  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_81 |  p0  |   2  |  15  |   30   ||    9    |
|    sum_reg_127   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_150    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   178  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   749  |  1158  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   379  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1128  |  1194  |
+-----------+--------+--------+--------+--------+
