# ğŸ”¢ Full Adder â€“ FPGA Implementation using Vivado (Arty S7-25)

This project demonstrates the design, simulation, synthesis, and FPGA hardware implementation of a **1-bit Full Adder** using **Verilog HDL** on the **Arty S7-25 FPGA board**. The design uses two levels of logic with a `half_adder` and `full_adder` module and is verified through simulation and tested on real hardware using switches and LEDs.

---

## ğŸ¥ Demo Video

<p align="center">
  <a href="https://youtu.be/F-l0RDR43Ho" target="_blank">
    <img src="https://img.youtube.com/vi/F-l0RDR43Ho/0.jpg" alt="Full Adder FPGA Demo" width="600"/>
  </a>
</p>

---

## ğŸ“ Design Overview

- **Modules Used**:
  - `half_adder.v` â€“ Handles basic sum and carry
  - `full_adder.v` â€“ Instantiates two half adders to build the full adder logic

- **Testbench**:  
  RTL testbench written to verify all combinations of inputs for the full adder.

- **Target Device**: Arty S7-25 (Spartan-7 FPGA)  
- **Toolchain**: Xilinx Vivado  
- **Simulation Tool**: Vivado XSim

---

## ğŸ“ Source Files

- ğŸ”¸ **RTL Code** is located in:  
  `Full_Adder.srcs/sources_1/new/`

- ğŸ”¸ **Testbench** is located in:  
  `Full_Adder.srcs/sim_1/new/`

---

## ğŸ§ª Key Results

| Image | Description |
|-------|-------------|
| ![Half Adder Testbench](Half_adder_testbench_behaviour_Simulation.png) | Testbench simulation for the half adder |
| ![RTL Schematic](RTL_Elaborated_design_schematic_HA.png) | RTL schematic of the half adder |
| ![Synthesis Full Adder](SYNTHESIZED_SCHEMATIC_FA.png) | Synthesized schematic of the full adder |
| ![Implementation Full Adder](Implemented_design_FA.png) | Implemented design on FPGA |

---

## ğŸ”Œ FPGA Pin Mapping

| Signal  | Pin | Component | IO Standard |
|---------|-----|-----------|-------------|
| `x`     | H18 | Switch    | LVCMOS33    |
| `y`     | G18 | Switch    | LVCMOS33    |
| `c_in`  | H14 | Switch    | LVCMOS33    |
| `s`     | F13 | LED       | LVCMOS33    |
| `c_out` | E18 | LED       | LVCMOS33    |

---

## âœ… Features

- Modular design using half adders
- Fully functional testbench for pre-synthesis verification
- Verified on FPGA hardware using switches (inputs) and LEDs (outputs)
- Clear visual proof through simulation and implementation schematics

---

## ğŸ‘¨â€ğŸ’» Author

**Ram Tripathi** 

