<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bujbdmjimdisffpwqi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="myDesign.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="myDesign.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="myDesign.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="myDesign.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="myDesign.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="myDesign.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="myDesign.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="myDesign.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="myDesign.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="myDesign.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myDesign.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="myDesign.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="myDesign.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="myDesign.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="myDesign.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="myDesign.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="myDesign.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="myDesign.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="myDesign.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="myDesign.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="myDesign_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="myDesign_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="myDesign_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="myDesign_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="myDesign_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="myDesign_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="myDesign_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="myDesign_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="myDesign_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="myDesign_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="myDesign_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="myDesign_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="myDesign_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="myDesign_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mydesign.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mydesign.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mydesign.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2057126763545972693" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1483278134477639133" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5034856013301572105" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555460" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6787019285245468775" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555474" xil_pn:in_ck="-737515759107000305" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-660615674919189830" xil_pn:start_ts="1648555460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="myDesign.lso"/>
      <outfile xil_pn:name="myDesign.ngc"/>
      <outfile xil_pn:name="myDesign.ngr"/>
      <outfile xil_pn:name="myDesign.prj"/>
      <outfile xil_pn:name="myDesign.stx"/>
      <outfile xil_pn:name="myDesign.syr"/>
      <outfile xil_pn:name="myDesign.xst"/>
      <outfile xil_pn:name="myDesign_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1648555845" xil_pn:in_ck="5697713736311256300" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893945233442338" xil_pn:start_ts="1648555845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555855" xil_pn:in_ck="539115834595800466" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6385235544510614094" xil_pn:start_ts="1648555845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="myDesign.bld"/>
      <outfile xil_pn:name="myDesign.ngd"/>
      <outfile xil_pn:name="myDesign_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1648555887" xil_pn:in_ck="2207005349548785427" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1648555855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="myDesign.pcf"/>
      <outfile xil_pn:name="myDesign_map.map"/>
      <outfile xil_pn:name="myDesign_map.mrp"/>
      <outfile xil_pn:name="myDesign_map.ncd"/>
      <outfile xil_pn:name="myDesign_map.ngm"/>
      <outfile xil_pn:name="myDesign_map.xrpt"/>
      <outfile xil_pn:name="myDesign_summary.xml"/>
      <outfile xil_pn:name="myDesign_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1648555923" xil_pn:in_ck="2310882081804054316" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1648555887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="myDesign.ncd"/>
      <outfile xil_pn:name="myDesign.pad"/>
      <outfile xil_pn:name="myDesign.par"/>
      <outfile xil_pn:name="myDesign.ptwx"/>
      <outfile xil_pn:name="myDesign.unroutes"/>
      <outfile xil_pn:name="myDesign.xpi"/>
      <outfile xil_pn:name="myDesign_pad.csv"/>
      <outfile xil_pn:name="myDesign_pad.txt"/>
      <outfile xil_pn:name="myDesign_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1648555955" xil_pn:in_ck="5697713736311248675" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1648555923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="myDesign.ut"/>
      <outfile xil_pn:name="mydesign.bgn"/>
      <outfile xil_pn:name="mydesign.bit"/>
      <outfile xil_pn:name="mydesign.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1648556001" xil_pn:in_ck="5699198903812098317" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1648556001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648555923" xil_pn:in_ck="3406518260269389967" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1648555909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="myDesign.twr"/>
      <outfile xil_pn:name="myDesign.twx"/>
    </transform>
  </transforms>

</generated_project>
