{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE128",
      "SVE256"
    ],
    "DisabledHostFeatures": [
      "FCMA"
    ]
  },
  "Instructions": {
    "vmovups xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "SVE 128-bit load already zero's the upper bits",
        "Spurious move afterwards",
        "Map 1 0b00 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovups ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Doesn't load directly in to destination",
        "Map 1 0b00 0x10 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovupd xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "SVE 128-bit load already zero's the upper bits",
        "Spurious move afterwards",
        "Map 1 0b01 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovupd ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Doesn't load directly in to destination",
        "Map 1 0b01 0x10 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovss xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "32-bit vector load already zero's the upper bits",
        "Spurious move afterwards",
        "Map 1 0b10 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr s4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b10 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovsd xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "32-bit vector load already zero's the upper bits",
        "Spurious move afterwards",
        "Map 1 0b11 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b11 0x10 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovups [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovups [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x11 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vmovupd [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovupd [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x11 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vmovss [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str s4, [x4]"
      ]
    },
    "db 0xc5, 0xf2, 0x11, 0xc2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "vmovss xmm2, xmm1, xmm0",
        "Need to manually encode since nasm won't encode this",
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b10 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z16.d",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z18.d, p7/m, z4.d"
      ]
    },
    "vmovsd [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str d4, [x4]"
      ]
    },
    "db 0xc5, 0xf3, 0x11, 0xc2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "vmovsd xmm2, xmm1, xmm0",
        "Need to manually encode since nasm won't encode this",
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b11 0x11 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z16.d",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z18.d, p7/m, z4.d"
      ]
    },
    "vmovlps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b00 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ldr q5, [x4]",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovlpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b01 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ldr q5, [x4]",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovsldup xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "trn1 v4.4s, v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovsldup ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x12 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "trn1 z4.s, z4.s, z4.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovddup xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x12 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x4]",
        "dup v4.2d, v4.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovddup ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x12 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "trn1 z4.d, z4.d, z4.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovlps [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x13 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str d4, [x4]"
      ]
    },
    "vmovlpd [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x13 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str d4, [x4]"
      ]
    },
    "vunpcklps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x14 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ldr q5, [x4]",
        "zip1 v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpcklps ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x14 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ld1b {z5.b}, p7/z, [x4]",
        "zip1 z6.s, z4.s, z5.s",
        "zip2 z4.s, z4.s, z5.s",
        "mov z1.q, q4",
        "mov z4.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpcklpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x14 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ldr q5, [x4]",
        "zip1 v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpcklpd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x14 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ld1b {z5.b}, p7/z, [x4]",
        "zip1 z6.d, z4.d, z5.d",
        "zip2 z4.d, z4.d, z5.d",
        "mov z1.q, q4",
        "mov z4.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpckhps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x15 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ldr q5, [x4]",
        "zip2 v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpckhps ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x15 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ld1b {z5.b}, p7/z, [x4]",
        "zip1 z6.s, z4.s, z5.s",
        "zip2 z4.s, z4.s, z5.s",
        "mov z1.q, z6.q[1]",
        "mov z4.b, p6/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpckhpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x15 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ldr q5, [x4]",
        "zip2 v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vunpckhpd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x15 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "ld1b {z5.b}, p7/z, [x4]",
        "zip1 z6.d, z4.d, z5.d",
        "zip2 z4.d, z4.d, z5.d",
        "mov z1.q, z6.q[1]",
        "mov z4.b, p6/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovhps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v4.8b, v4.8b",
        "ldr d5, [x4]",
        "mov v4.d[1], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovhpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v4.8b, v4.8b",
        "ldr d5, [x4]",
        "mov v4.d[1], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovshdup xmm0, [rax]": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "trn2 v4.4s, v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovshdup ymm0, [rax]": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x16 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "trn2 z4.s, z4.s, z4.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovhps [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x17 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov v4.d[0], v4.d[1]",
        "str d4, [x4]"
      ]
    },
    "vmovhpd [rax], xmm0": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x17 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov v4.d[0], v4.d[1]",
        "str d4, [x4]"
      ]
    },
    "vmovmskps rax, xmm0": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x50 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "ushr v4.4s, v4.4s, #31",
        "index z5.s, #0, #1",
        "ushl v4.4s, v4.4s, v5.4s",
        "addv s4, v4.4s",
        "mov w4, v4.s[0]"
      ]
    },
    "vmovmskps rax, ymm0": {
      "ExpectedInstructionCount": 42,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x50 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov w20, #0x0",
        "mov w21, v4.s[0]",
        "ubfx x21, x21, #31, #1",
        "orr x20, x20, x21",
        "mov w21, v4.s[1]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #1",
        "orr x20, x20, x21",
        "mov w21, v4.s[2]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #2",
        "orr x20, x20, x21",
        "mov w21, v4.s[3]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #3",
        "orr x20, x20, x21",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z4.d",
        "mov w21, v4.s[0]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #4",
        "orr x20, x20, x21",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z4.d",
        "mov w21, v4.s[1]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #5",
        "orr x20, x20, x21",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z4.d",
        "mov w21, v4.s[2]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #6",
        "orr x20, x20, x21",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z4.d",
        "mov w21, v4.s[3]",
        "ubfx x21, x21, #31, #1",
        "lsl w21, w21, #7",
        "orr x20, x20, x21",
        "ubfx x4, x20, #0, #32"
      ]
    },
    "vmovmskpd rax, xmm0": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x50 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "uzp2 v4.4s, v4.4s, v4.4s",
        "mov x20, v4.d[0]",
        "bfi x20, x20, #31, #32",
        "lsr x4, x20, #62"
      ]
    },
    "vmovmskpd rax, ymm0": {
      "ExpectedInstructionCount": 22,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x50 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov w20, #0x0",
        "mov x21, v4.d[0]",
        "lsr x21, x21, #63",
        "orr x20, x20, x21",
        "mov x21, v4.d[1]",
        "lsr x21, x21, #63",
        "lsl x21, x21, #1",
        "orr x20, x20, x21",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z4.d",
        "mov x21, v4.d[0]",
        "lsr x21, x21, #63",
        "lsl x21, x21, #2",
        "orr x20, x20, x21",
        "not p0.b, p7/z, p6.b",
        "compact z0.d, p0, z4.d",
        "mov x21, v4.d[1]",
        "lsr x21, x21, #63",
        "lsl x21, x21, #3",
        "orr x20, x20, x21",
        "ubfx x4, x20, #0, #32"
      ]
    },
    "vsqrtps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fsqrt v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsqrtps ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x51 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fsqrt z4.s, p7/m, z4.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsqrtpd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fsqrt v4.2d, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsqrtpd ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x51 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fsqrt z4.d, p7/m, z4.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsqrtss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b10 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z18.d",
        "mov z5.d, p7/m, z17.d",
        "fsqrt s4, s4",
        "mov v0.16b, v5.16b",
        "mov v0.s[0], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsqrtsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Insert in to first element could be more optimal, which is the common case.",
        "Map 1 0b11 0x51 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z18.d",
        "mov z5.d, p7/m, z17.d",
        "fsqrt d4, d4",
        "mov v0.16b, v5.16b",
        "mov v0.d[0], v4.d[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrsqrtps xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "Map 1 0b00 0x52 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fmov v0.4s, #0x70 (1.0000)",
        "fsqrt v1.4s, v4.4s",
        "fdiv v4.4s, v0.4s, v1.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrsqrtps ymm0, ymm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "Map 1 0b00 0x52 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fsqrt z0.s, p7/m, z4.s",
        "fmov z4.s, #0x70 (1.0000)",
        "fdiv z4.s, p7/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrsqrtss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 10,
      "Optimal": "No",
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "Map 1 0b10 0x52 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z18.d",
        "mov z5.d, p7/m, z17.d",
        "fmov s0, #0x70 (1.0000)",
        "fsqrt s1, s4",
        "fdiv s4, s0, s1",
        "mov v0.16b, v5.16b",
        "mov v0.s[0], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrcpps xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "Map 1 0b00 0x53 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fmov v0.4s, #0x70 (1.0000)",
        "fdiv v4.4s, v0.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrcpps ymm0, ymm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "Map 1 0b00 0x53 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fmov z0.s, #0x70 (1.0000)",
        "fdiv z0.s, p7/m, z0.s, z4.s",
        "mov z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vrcpss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "Map 1 0b10 0x53 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z18.d",
        "mov z5.d, p7/m, z17.d",
        "fmov s0, #0x70 (1.0000)",
        "fdiv s4, s0, s4",
        "mov v0.16b, v5.16b",
        "mov v0.s[0], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandps xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x54 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "and v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x54 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "and z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandpd xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x54 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "and v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x54 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "and z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnps xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x55 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "bic v4.16b, v5.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x55 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "bic z4.d, z5.d, z4.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnpd xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x55 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "bic v4.16b, v5.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vandnpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x55 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "bic z4.d, z5.d, z4.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorps xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x56 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "orr v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x56 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "orr z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorpd xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x56 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "orr v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vorpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x56 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "orr z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorps xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x57 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "eor v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorps ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x57 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "eor z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorpd xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x57 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "eor v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vxorpd ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x57 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "eor z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklbw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x60 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklbw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x60 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.b, z4.b, z5.b",
        "zip2 z4.b, z4.b, z5.b",
        "mov z1.q, q4",
        "mov z4.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklwd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x61 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklwd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x61 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.h, z4.h, z5.h",
        "zip2 z4.h, z4.h, z5.h",
        "mov z1.q, q4",
        "mov z4.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckldq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x62 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckldq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x62 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.s, z4.s, z5.s",
        "zip2 z4.s, z4.s, z5.s",
        "mov z1.q, q4",
        "mov z4.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpacksswb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x63 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqxtn v4.8b, v4.8h",
        "sqxtn2 v4.16b, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpacksswb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 18,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x63 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqxtnb z1.b, z5.h",
        "uzp1 z1.b, z1.b, z1.b",
        "sqxtnb z4.b, z4.h",
        "uzp1 z4.b, z4.b, z4.b",
        "splice z4.b, p6, z4.b, z1.b",
        "mov z1.d, z4.d[1]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x64 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmgt v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x64 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmpgt p0.b, p7/z, z4.b, z5.b",
        "not z0.b, p0/m, z4.b",
        "movprfx z4.b, p0/z, z4.b",
        "orr z4.b, p0/m, z4.b, z0.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x65 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmgt v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x65 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmpgt p0.h, p7/z, z4.h, z5.h",
        "not z0.h, p0/m, z4.h",
        "movprfx z4.h, p0/z, z4.h",
        "orr z4.h, p0/m, z4.h, z0.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x66 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmgt v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpgtd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x66 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmpgt p0.s, p7/z, z4.s, z5.s",
        "not z0.s, p0/m, z4.s",
        "movprfx z4.s, p0/z, z4.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackuswb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x67 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqxtun v4.8b, v4.8h",
        "sqxtun2 v4.16b, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackuswb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 18,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x67 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqxtunb z1.b, z5.h",
        "uzp1 z1.b, z1.b, z1.b",
        "sqxtunb z4.b, z4.h",
        "uzp1 z4.b, z4.b, z4.b",
        "splice z4.b, p6, z4.b, z1.b",
        "mov z1.d, z4.d[1]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[0]",
        "mov v5.16b, v0.16b",
        "mov v5.s[1], v4.s[0]",
        "mov v5.s[2], v4.s[0]",
        "mov v0.16b, v5.16b",
        "mov v0.s[3], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[1]",
        "mov v5.16b, v0.16b",
        "mov v5.s[1], v4.s[0]",
        "mov v5.s[2], v4.s[0]",
        "mov v0.16b, v5.16b",
        "mov v0.s[3], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[2]",
        "mov v5.16b, v0.16b",
        "mov v5.s[1], v4.s[0]",
        "mov v5.s[2], v4.s[0]",
        "mov v0.16b, v5.16b",
        "mov v0.s[3], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[3]",
        "mov v5.16b, v0.16b",
        "mov v5.s[1], v4.s[0]",
        "mov v5.s[2], v4.s[0]",
        "mov v0.16b, v5.16b",
        "mov v0.s[3], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 00b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.s, s4",
        "mov z5.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z5.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 01b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.s, z4.s[1]",
        "mov z5.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[5]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z5.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 10b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.s, z4.s[2]",
        "mov z5.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[6]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z5.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufd ymm0, ymm1, 11b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.s, z4.s[3]",
        "mov z5.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[7]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z5.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z5.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[4], v4.h[4]",
        "mov v5.16b, v0.16b",
        "mov v5.h[5], v4.h[4]",
        "mov v5.h[6], v4.h[4]",
        "mov v0.16b, v5.16b",
        "mov v0.h[7], v4.h[4]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[4], v4.h[5]",
        "mov v5.16b, v0.16b",
        "mov v5.h[5], v4.h[4]",
        "mov v5.h[6], v4.h[4]",
        "mov v0.16b, v5.16b",
        "mov v0.h[7], v4.h[4]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[4], v4.h[6]",
        "mov v5.16b, v0.16b",
        "mov v5.h[5], v4.h[4]",
        "mov v5.h[6], v4.h[4]",
        "mov v0.16b, v5.16b",
        "mov v0.h[7], v4.h[4]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[4], v4.h[7]",
        "mov v5.16b, v0.16b",
        "mov v5.h[5], v4.h[4]",
        "mov v5.h[6], v4.h[4]",
        "mov v0.16b, v5.16b",
        "mov v0.h[7], v4.h[4]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 00b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[4]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 01b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[5]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[13]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 10b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[6]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[14]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshufhw ymm0, ymm1, 11b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[7]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[15]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #4",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-3",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[4]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[12]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #7",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 00b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[0], v4.h[0]",
        "mov v5.16b, v0.16b",
        "mov v5.h[1], v4.h[0]",
        "mov v5.h[2], v4.h[0]",
        "mov v0.16b, v5.16b",
        "mov v0.h[3], v4.h[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 01b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[0], v4.h[1]",
        "mov v5.16b, v0.16b",
        "mov v5.h[1], v4.h[0]",
        "mov v5.h[2], v4.h[0]",
        "mov v0.16b, v5.16b",
        "mov v0.h[3], v4.h[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 10b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[0], v4.h[2]",
        "mov v5.16b, v0.16b",
        "mov v5.h[1], v4.h[0]",
        "mov v5.h[2], v4.h[0]",
        "mov v0.16b, v5.16b",
        "mov v0.h[3], v4.h[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw xmm0, xmm1, 11b": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v0.16b, v4.16b",
        "mov v0.h[0], v4.h[3]",
        "mov v5.16b, v0.16b",
        "mov v5.h[1], v4.h[0]",
        "mov v5.h[2], v4.h[0]",
        "mov v0.16b, v5.16b",
        "mov v0.h[3], v4.h[0]",
        "mov v4.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 00b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, h4",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 01b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[1]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[9]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 10b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[2]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[10]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpshuflw ymm0, ymm1, 11b": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x70 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z1.h, z4.h[3]",
        "mov z5.d, z4.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-8",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[11]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #0",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-7",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #1",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-6",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #2",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, h4",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #-5",
        "mov z5.h, p0/m, z1.h",
        "mov z1.h, z4.h[8]",
        "mov z4.d, z5.d",
        "index z0.h, #-8, #1",
        "cmpeq p0.h, p7/z, z0.h, #3",
        "mov z4.h, p0/m, z1.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x74 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmeq v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x74 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmpeq p0.b, p7/z, z4.b, z5.b",
        "not z0.b, p0/m, z4.b",
        "movprfx z4.b, p0/z, z4.b",
        "orr z4.b, p0/m, z4.b, z0.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x75 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmeq v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x75 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmpeq p0.h, p7/z, z4.h, z5.h",
        "not z0.h, p0/m, z4.h",
        "movprfx z4.h, p0/z, z4.h",
        "orr z4.h, p0/m, z4.h, z0.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x76 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmeq v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpcmpeqd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x76 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "cmpeq p0.s, p7/z, z4.s, z5.s",
        "not z0.s, p0/m, z4.s",
        "movprfx z4.s, p0/z, z4.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vzeroupper": {
      "ExpectedInstructionCount": 48,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x77 L=0"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d",
        "mov z4.d, p7/m, z17.d",
        "mov v4.16b, v4.16b",
        "mov z17.d, p7/m, z4.d",
        "mov z4.d, p7/m, z18.d",
        "mov v4.16b, v4.16b",
        "mov z18.d, p7/m, z4.d",
        "mov z4.d, p7/m, z19.d",
        "mov v4.16b, v4.16b",
        "mov z19.d, p7/m, z4.d",
        "mov z4.d, p7/m, z20.d",
        "mov v4.16b, v4.16b",
        "mov z20.d, p7/m, z4.d",
        "mov z4.d, p7/m, z21.d",
        "mov v4.16b, v4.16b",
        "mov z21.d, p7/m, z4.d",
        "mov z4.d, p7/m, z22.d",
        "mov v4.16b, v4.16b",
        "mov z22.d, p7/m, z4.d",
        "mov z4.d, p7/m, z23.d",
        "mov v4.16b, v4.16b",
        "mov z23.d, p7/m, z4.d",
        "mov z4.d, p7/m, z24.d",
        "mov v4.16b, v4.16b",
        "mov z24.d, p7/m, z4.d",
        "mov z4.d, p7/m, z25.d",
        "mov v4.16b, v4.16b",
        "mov z25.d, p7/m, z4.d",
        "mov z4.d, p7/m, z26.d",
        "mov v4.16b, v4.16b",
        "mov z26.d, p7/m, z4.d",
        "mov z4.d, p7/m, z27.d",
        "mov v4.16b, v4.16b",
        "mov z27.d, p7/m, z4.d",
        "mov z4.d, p7/m, z28.d",
        "mov v4.16b, v4.16b",
        "mov z28.d, p7/m, z4.d",
        "mov z4.d, p7/m, z29.d",
        "mov v4.16b, v4.16b",
        "mov z29.d, p7/m, z4.d",
        "mov z4.d, p7/m, z30.d",
        "mov v4.16b, v4.16b",
        "mov z30.d, p7/m, z4.d",
        "mov z4.d, p7/m, z31.d",
        "mov v4.16b, v4.16b",
        "mov z31.d, p7/m, z4.d"
      ]
    },
    "vzeroall": {
      "ExpectedInstructionCount": 17,
      "Optimal": "No",
      "Comment": [
        "Should use movi for all registers",
        "Map 1 0b01 0x77 L=1"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, #0",
        "mov z16.d, p7/m, z4.d",
        "mov z17.d, p7/m, z4.d",
        "mov z18.d, p7/m, z4.d",
        "mov z19.d, p7/m, z4.d",
        "mov z20.d, p7/m, z4.d",
        "mov z21.d, p7/m, z4.d",
        "mov z22.d, p7/m, z4.d",
        "mov z23.d, p7/m, z4.d",
        "mov z24.d, p7/m, z4.d",
        "mov z25.d, p7/m, z4.d",
        "mov z26.d, p7/m, z4.d",
        "mov z27.d, p7/m, z4.d",
        "mov z28.d, p7/m, z4.d",
        "mov z29.d, p7/m, z4.d",
        "mov z30.d, p7/m, z4.d",
        "mov z31.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x00": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq p0.s, p7/z, z4.s, z5.s",
        "not z0.s, p0/m, z4.s",
        "movprfx z4.s, p0/z, z4.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v4.4s, v5.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x01": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z5.s, z4.s",
        "not z0.s, p0/m, z5.s",
        "movprfx z4.s, p0/z, z5.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v4.4s, v5.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x02": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge p0.s, p7/z, z5.s, z4.s",
        "not z0.s, p0/m, z5.s",
        "movprfx z4.s, p0/z, z5.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v0.4s, v4.4s, v5.4s",
        "fcmgt v1.4s, v5.4s, v4.4s",
        "orr v4.16b, v0.16b, v1.16b",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x03": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmuo p0.s, p7/z, z4.s, z5.s",
        "not z0.s, p0/m, z4.s",
        "movprfx z4.s, p0/z, z4.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq v4.4s, v4.4s, v5.4s",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmne p0.s, p7/z, z4.s, z5.s",
        "not z0.s, p0/m, z4.s",
        "movprfx z4.s, p0/z, z4.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v4.4s, v5.4s, v4.4s",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x05": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z5.s, z4.s",
        "not z0.s, p0/m, z5.s",
        "movprfx z4.s, p0/z, z5.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "not z4.b, p7/m, z4.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v4.4s, v5.4s, v4.4s",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x06": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge p0.s, p7/z, z5.s, z4.s",
        "not z0.s, p0/m, z5.s",
        "movprfx z4.s, p0/z, z5.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "not z4.b, p7/m, z4.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v0.4s, v4.4s, v5.4s",
        "fcmgt v1.4s, v5.4s, v4.4s",
        "orr v4.16b, v0.16b, v1.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpps ymm0, ymm1, ymm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmuo p0.s, p7/z, z4.s, z5.s",
        "not p0.b, p7/z, p0.b",
        "not z0.s, p0/m, z4.s",
        "movprfx z4.s, p0/z, z4.s",
        "orr z4.s, p0/m, z4.s, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x00": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq p0.d, p7/z, z4.d, z5.d",
        "not z0.d, p0/m, z4.d",
        "movprfx z4.d, p0/z, z4.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v4.2d, v5.2d, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x01": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z5.d, z4.d",
        "not z0.d, p0/m, z5.d",
        "movprfx z4.d, p0/z, z5.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v4.2d, v5.2d, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x02": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge p0.d, p7/z, z5.d, z4.d",
        "not z0.d, p0/m, z5.d",
        "movprfx z4.d, p0/z, z5.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v0.2d, v4.2d, v5.2d",
        "fcmgt v1.2d, v5.2d, v4.2d",
        "orr v4.16b, v0.16b, v1.16b",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x03": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmuo p0.d, p7/z, z4.d, z5.d",
        "not z0.d, p0/m, z4.d",
        "movprfx z4.d, p0/z, z4.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq v4.2d, v4.2d, v5.2d",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmne p0.d, p7/z, z4.d, z5.d",
        "not z0.d, p0/m, z4.d",
        "movprfx z4.d, p0/z, z4.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v4.2d, v5.2d, v4.2d",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x05": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z5.d, z4.d",
        "not z0.d, p0/m, z5.d",
        "movprfx z4.d, p0/z, z5.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "not z4.b, p7/m, z4.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v4.2d, v5.2d, v4.2d",
        "mvn v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x06": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge p0.d, p7/z, z5.d, z4.d",
        "not z0.d, p0/m, z5.d",
        "movprfx z4.d, p0/z, z5.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "not z4.b, p7/m, z4.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge v0.2d, v4.2d, v5.2d",
        "fcmgt v1.2d, v5.2d, v4.2d",
        "orr v4.16b, v0.16b, v1.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmppd ymm0, ymm1, ymm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmuo p0.d, p7/z, z4.d, z5.d",
        "not p0.b, p7/z, p0.b",
        "not z0.d, p0/m, z4.d",
        "movprfx z4.d, p0/z, z4.d",
        "orr z4.d, p0/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq s5, s4, s5",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt s5, s5, s4",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge s5, s5, s4",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge s0, s4, s5",
        "fcmgt s1, s5, s4",
        "orr v5.8b, v0.8b, v1.8b",
        "mvn v5.8b, v5.8b",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq s5, s4, s5",
        "mvn v5.8b, v5.8b",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt s5, s5, s4",
        "mvn v5.16b, v5.16b",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge s5, s5, s4",
        "mvn v5.16b, v5.16b",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpss xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge s0, s4, s5",
        "fcmgt s1, s5, s4",
        "orr v5.8b, v0.8b, v1.8b",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x00": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq d5, d4, d5",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x01": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt d5, d5, d4",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x02": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge d5, d5, d4",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x03": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge d0, d4, d5",
        "fcmgt d1, d5, d4",
        "orr v5.8b, v0.8b, v1.8b",
        "mvn v5.8b, v5.8b",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x04": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmeq d5, d4, d5",
        "mvn v5.8b, v5.8b",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x05": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt d5, d5, d4",
        "mvn v5.16b, v5.16b",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x06": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge d5, d5, d4",
        "mvn v5.16b, v5.16b",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcmpsd xmm0, xmm1, xmm2, 0x07": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xC2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmge d0, d4, d5",
        "fcmgt d1, d5, d4",
        "orr v5.8b, v0.8b, v1.8b",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpinsrw xmm0, xmm1, eax, 000b": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "uxth x20, w4",
        "mov z4.d, p7/m, z17.d",
        "mov v4.h[0], w20",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpinsrw xmm0, xmm1, eax, 001b": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "uxth x20, w4",
        "mov z4.d, p7/m, z17.d",
        "mov v4.h[1], w20",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpinsrw xmm0, xmm1, eax, 111b": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "uxth x20, w4",
        "mov z4.d, p7/m, z17.d",
        "mov v4.h[7], w20",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpextrw eax, xmm0, 000b": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "umov w20, v4.h[0]",
        "uxth x4, w20"
      ]
    },
    "vpextrw eax, xmm0, 001b": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "umov w20, v4.h[1]",
        "uxth x4, w20"
      ]
    },
    "vpextrw eax, xmm0, 111b": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "umov w20, v4.h[7]",
        "uxth x4, w20"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 00b": {
      "ExpectedInstructionCount": 12,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[0]",
        "mov v6.16b, v0.16b",
        "mov v0.16b, v6.16b",
        "mov v0.s[1], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.s[2], v5.s[0]",
        "mov v4.s[3], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 00b": {
      "ExpectedInstructionCount": 37,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z1.s, s4",
        "mov z6.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z6.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 01b": {
      "ExpectedInstructionCount": 12,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[1]",
        "mov v6.16b, v0.16b",
        "mov v0.16b, v6.16b",
        "mov v0.s[1], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.s[2], v5.s[0]",
        "mov v4.s[3], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 01b": {
      "ExpectedInstructionCount": 37,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z1.s, z4.s[1]",
        "mov z6.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[5]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z6.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 10b": {
      "ExpectedInstructionCount": 12,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[2]",
        "mov v6.16b, v0.16b",
        "mov v0.16b, v6.16b",
        "mov v0.s[1], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.s[2], v5.s[0]",
        "mov v4.s[3], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 10b": {
      "ExpectedInstructionCount": 37,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z1.s, z4.s[2]",
        "mov z6.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[6]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z6.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps xmm0, xmm1, xmm2, 11b": {
      "ExpectedInstructionCount": 12,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v0.16b, v4.16b",
        "mov v0.s[0], v4.s[3]",
        "mov v6.16b, v0.16b",
        "mov v0.16b, v6.16b",
        "mov v0.s[1], v4.s[0]",
        "mov v4.16b, v0.16b",
        "mov v4.s[2], v5.s[0]",
        "mov v4.s[3], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufps ymm0, ymm1, ymm2, 11b": {
      "ExpectedInstructionCount": 37,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z1.s, z4.s[3]",
        "mov z6.d, z4.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-4",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[7]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #0",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, s4",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-3",
        "mov z6.s, p0/m, z1.s",
        "mov z1.s, z4.s[4]",
        "mov z4.d, z6.d",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #2",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, s5",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #-1",
        "mov z4.s, p0/m, z1.s",
        "mov z1.s, z5.s[4]",
        "index z0.s, #-4, #1",
        "cmpeq p0.s, p7/z, z0.s, #3",
        "mov z4.s, p0/m, z1.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd xmm0, xmm1, xmm2, 0b": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v4.d[0], v4.d[0]",
        "mov v4.d[1], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd ymm0, ymm1, ymm2, 0b": {
      "ExpectedInstructionCount": 21,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z1.d, d4",
        "mov z6.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-2",
        "mov z6.d, p0/m, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z4.d, z6.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "mov z1.d, d5",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z1.d, z5.d[2]",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #1",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd xmm0, xmm1, xmm2, 1b": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov v4.d[0], v4.d[1]",
        "mov v4.d[1], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vshufpd ymm0, ymm1, ymm2, 1b": {
      "ExpectedInstructionCount": 21,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xC6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z1.d, z4.d[1]",
        "mov z6.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-2",
        "mov z6.d, p0/m, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z4.d, z6.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "mov z1.d, d5",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z1.d, z5.d[2]",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #1",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovaps xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x28 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovaps ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x28 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovaps xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovaps ymm0, ymm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovapd xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x28 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovapd ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x28 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovapd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovapd ymm0, ymm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovaps [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovaps [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vmovapd [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x29 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovapd [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x29 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vcvtsi2ss xmm0, xmm1, eax": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "scvtf s5, w4",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtsi2ss xmm0, xmm1, rax": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "scvtf s5, x4",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtsi2sd xmm0, xmm1, eax": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "scvtf d5, w4",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtsi2sd xmm0, xmm1, rax": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x2A 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "scvtf d5, x4",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovntps [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x2B 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovntps [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x2B 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vmovntpd [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x2B 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovntpd [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x2B 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vcvttss2si eax, xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "fcvtzs w4, s4"
      ]
    },
    "vcvttss2si rax, xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "fcvtzs x4, s4"
      ]
    },
    "vcvttsd2si eax, xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "fcvtzs w4, d4"
      ]
    },
    "vcvttsd2si rax, xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "fcvtzs x4, d4"
      ]
    },
    "vcvtss2si eax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "frinti s0, s4",
        "fcvtzs w4, s0"
      ]
    },
    "vcvtss2si rax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "frinti s0, s4",
        "fcvtzs x4, s0"
      ]
    },
    "vcvtsd2si eax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "frinti d0, d4",
        "fcvtzs x4, d0"
      ]
    },
    "vcvtsd2si rax, xmm0": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "frinti d0, d4",
        "fcvtzs x4, d0"
      ]
    },
    "vucomiss xmm0, xmm1": {
      "ExpectedInstructionCount": 23,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "fcmp s4, s5",
        "cset x20, eq",
        "csinc x20, x20, xzr, vc",
        "cset x1, lt",
        "bfi x20, x1, #1, #1",
        "cset x1, vs",
        "bfi x20, x1, #2, #1",
        "ubfx x21, x20, #1, #1",
        "ubfx x22, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "ldr w23, [x28, #728]",
        "mov w0, w23",
        "bfi w0, w21, #29, #1",
        "mov w21, w0",
        "bfi w21, w22, #30, #1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w22, #0x90000000",
        "bic w21, w21, w22",
        "strb w20, [x28, #708]",
        "str w21, [x28, #728]"
      ]
    },
    "vucomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 23,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "fcmp d4, d5",
        "cset x20, eq",
        "csinc x20, x20, xzr, vc",
        "cset x1, lt",
        "bfi x20, x1, #1, #1",
        "cset x1, vs",
        "bfi x20, x1, #2, #1",
        "ubfx x21, x20, #1, #1",
        "ubfx x22, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "ldr w23, [x28, #728]",
        "mov w0, w23",
        "bfi w0, w21, #29, #1",
        "mov w21, w0",
        "bfi w21, w22, #30, #1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w22, #0x90000000",
        "bic w21, w21, w22",
        "strb w20, [x28, #708]",
        "str w21, [x28, #728]"
      ]
    },
    "vcomiss xmm0, xmm1": {
      "ExpectedInstructionCount": 23,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "fcmp s4, s5",
        "cset x20, eq",
        "csinc x20, x20, xzr, vc",
        "cset x1, lt",
        "bfi x20, x1, #1, #1",
        "cset x1, vs",
        "bfi x20, x1, #2, #1",
        "ubfx x21, x20, #1, #1",
        "ubfx x22, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "ldr w23, [x28, #728]",
        "mov w0, w23",
        "bfi w0, w21, #29, #1",
        "mov w21, w0",
        "bfi w21, w22, #30, #1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w22, #0x90000000",
        "bic w21, w21, w22",
        "strb w20, [x28, #708]",
        "str w21, [x28, #728]"
      ]
    },
    "vcomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 23,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov z5.d, p7/m, z17.d",
        "fcmp d4, d5",
        "cset x20, eq",
        "csinc x20, x20, xzr, vc",
        "cset x1, lt",
        "bfi x20, x1, #1, #1",
        "cset x1, vs",
        "bfi x20, x1, #2, #1",
        "ubfx x21, x20, #1, #1",
        "ubfx x22, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "ldr w23, [x28, #728]",
        "mov w0, w23",
        "bfi w0, w21, #29, #1",
        "mov w21, w0",
        "bfi w21, w22, #30, #1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w22, #0x90000000",
        "bic w21, w21, w22",
        "strb w20, [x28, #708]",
        "str w21, [x28, #728]"
      ]
    },
    "vaddps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fadd v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x58 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fadd z4.s, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fadd v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x58 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fadd z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fadd s5, s4, s5",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x58 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fadd d5, d4, d5",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fmul v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x59 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fmul z4.s, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fmul v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x59 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fmul z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fmul s5, s4, s5",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmulsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x59 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fmul d5, d4, d5",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtps2pd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtl v4.2d, v4.2s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtpd2ps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtn v4.2s, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtss2sd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcvt d5, s5",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtsd2ss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x5a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcvt s5, d5",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtdq2ps xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "scvtf v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtdq2ps ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "scvtf z4.s, p7/m, z4.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtps2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "frinti v4.4s, v4.4s",
        "fcvtzs v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtps2dq ymm0, ymm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "frinti z4.s, p7/m, z4.s",
        "fcvtzs z4.s, p7/m, z4.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvttps2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtzs v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvttps2dq ymm0, ymm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtzs z4.s, p7/m, z4.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fsub v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fsub z4.s, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fsub v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fsub z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fsub s5, s4, s5",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vsubsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x5c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fsub d5, d4, d5",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v0.4s, v5.4s, v4.4s",
        "bif v4.16b, v5.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z5.s, z4.s",
        "not p0.b, p7/z, p0.b",
        "mov z4.s, p0/m, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v0.2d, v5.2d, v4.2d",
        "bif v4.16b, v5.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z5.d, z4.d",
        "not p0.b, p7/z, p0.b",
        "mov z4.d, p0/m, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmp s4, s5",
        "fcsel s5, s4, s5, mi",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vminsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x5d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmp d4, d5",
        "fcsel d5, d4, d5, mi",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fdiv v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fdiv z4.s, p7/m, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fdiv v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fdiv z4.d, p7/m, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fdiv s5, s4, s5",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vdivsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x5e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fdiv d5, d4, d5",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v0.4s, v5.4s, v4.4s",
        "bit v4.16b, v5.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x5f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.s, p7/z, z5.s, z4.s",
        "mov z4.s, p0/m, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt v0.2d, v5.2d, v4.2d",
        "bit v4.16b, v5.16b, v0.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x5f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmgt p0.d, p7/z, z5.d, z4.d",
        "mov z4.d, p0/m, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxss xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmp s4, s5",
        "fcsel s5, s5, s4, mi",
        "mov v4.s[0], v5.s[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaxsd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x5f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "fcmp d4, d5",
        "fcsel d5, d5, d4, mi",
        "mov v4.d[0], v5.d[0]",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhbw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x68 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip2 v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhbw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x68 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.b, z4.b, z5.b",
        "zip2 z4.b, z4.b, z5.b",
        "mov z1.q, z6.q[1]",
        "mov z4.b, p6/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhwd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x69 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip2 v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhwd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x69 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.h, z4.h, z5.h",
        "zip2 z4.h, z4.h, z5.h",
        "mov z1.q, z6.q[1]",
        "mov z4.b, p6/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhdq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6a 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip2 v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhdq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6a 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.s, z4.s, z5.s",
        "zip2 z4.s, z4.s, z5.s",
        "mov z1.q, z6.q[1]",
        "mov z4.b, p6/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackssdw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6b 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqxtn v4.4h, v4.4s",
        "sqxtn2 v4.8h, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpackssdw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 18,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6b 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqxtnb z1.h, z5.s",
        "uzp1 z1.h, z1.h, z1.h",
        "sqxtnb z4.h, z4.s",
        "uzp1 z4.h, z4.h, z4.h",
        "splice z4.h, p6, z4.h, z1.h",
        "mov z1.d, z4.d[1]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklqdq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpcklqdq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.d, z4.d, z5.d",
        "zip2 z4.d, z4.d, z5.d",
        "mov z1.q, q4",
        "mov z4.d, z6.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhqdq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip2 v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpunpckhqdq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "zip1 z6.d, z4.d, z5.d",
        "zip2 z4.d, z4.d, z5.d",
        "mov z1.q, z6.q[1]",
        "mov z4.b, p6/m, z1.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovd xmm0, dword [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr s4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovq xmm0, qword [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovdqa xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovdqa [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovdqu xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovdqu [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x6f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vhaddpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "faddp v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhaddpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 18,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "movprfx z0, z4",
        "faddp z0.d, p7/m, z0.d, z5.d",
        "uzp1 z4.d, z0.d, z0.d",
        "uzp2 z1.d, z0.d, z0.d",
        "splice z4.d, p6, z4.d, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[1]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhaddps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x7c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "faddp v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhaddps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 18,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x7c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "movprfx z0, z4",
        "faddp z0.s, p7/m, z0.s, z5.s",
        "uzp1 z4.s, z0.s, z0.s",
        "uzp2 z1.s, z0.s, z0.s",
        "splice z4.d, p6, z4.d, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[1]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhsubpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uzp1 v6.2d, v4.2d, v5.2d",
        "uzp2 v4.2d, v4.2d, v5.2d",
        "fsub v4.2d, v6.2d, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhsubpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 16,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uzp1 z6.d, z4.d, z5.d",
        "uzp2 z4.d, z4.d, z5.d",
        "fsub z4.d, z6.d, z4.d",
        "mov z1.d, z4.d[2]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[1]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhsubps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x7d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uzp1 v6.4s, v4.4s, v5.4s",
        "uzp2 v4.4s, v4.4s, v5.4s",
        "fsub v4.4s, v6.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vhsubps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 16,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0x7d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uzp1 z6.s, z4.s, z5.s",
        "uzp2 z4.s, z4.s, z5.s",
        "fsub z4.s, z6.s, z4.s",
        "mov z1.d, z4.d[2]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[1]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovd dword [rax], xmm0": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "movi v0.2d, #0x0",
        "mov v0.s[0], v4.s[0]",
        "mov v4.16b, v0.16b",
        "str s4, [x4]"
      ]
    },
    "vmovq qword [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str d4, [x4]"
      ]
    },
    "vmovdqa ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovdqa [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vmovdqu ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovdqu [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0x7f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vaddsubpd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "ldr x0, [x28, #1584]",
        "ldr q6, [x0]",
        "eor v5.16b, v5.16b, v6.16b",
        "fadd v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddsubpd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "ldr x0, [x28, #1584]",
        "ld1b {z6.b}, p7/z, [x0]",
        "eor z5.d, z5.d, z6.d",
        "fadd z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddsubps xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xd0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "ldr x0, [x28, #1568]",
        "ldr q6, [x0]",
        "eor v5.16b, v5.16b, v6.16b",
        "fadd v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vaddsubps ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xd0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "ldr x0, [x28, #1568]",
        "ld1b {z6.b}, p7/z, [x0]",
        "eor z5.d, z5.d, z6.d",
        "fadd z4.s, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrlw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd1 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsr z4.h, p6/m, z4.h, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrlw ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd1 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsr z4.h, p7/m, z4.h, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrld xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsr z4.s, p6/m, z4.s, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrld ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsr z4.s, p7/m, z4.s, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrlq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd3 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsr z4.d, p6/m, z4.d, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrlq ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsr z4.d, p7/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmullw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mul v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmullw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mul z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovq [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str d4, [x4]"
      ]
    },
    "vpmovmskb rax, xmm0": {
      "ExpectedInstructionCount": 12,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov x20, #0x201",
        "movk x20, #0x804, lsl #16",
        "movk x20, #0x2010, lsl #32",
        "movk x20, #0x8040, lsl #48",
        "dup v5.2d, x20",
        "cmlt v4.16b, v4.16b, #0",
        "and v4.16b, v4.16b, v5.16b",
        "addp v4.16b, v4.16b, v4.16b",
        "addp v4.8b, v4.8b, v4.8b",
        "addp v4.8b, v4.8b, v4.8b",
        "umov w4, v4.h[0]"
      ]
    },
    "vpmovmskb rax, ymm0": {
      "ExpectedInstructionCount": 20,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "mov x20, #0x201",
        "movk x20, #0x804, lsl #16",
        "movk x20, #0x2010, lsl #32",
        "movk x20, #0x8040, lsl #48",
        "mov z5.d, x20",
        "mov z0.d, #0",
        "cmplt p0.b, p7/z, z4.b, #0",
        "not z0.b, p0/m, z4.b",
        "orr z0.b, p0/m, z0.b, z4.b",
        "mov z4.d, z0.d",
        "and z4.d, z4.d, z5.d",
        "movprfx z0, z4",
        "addp z0.b, p7/m, z0.b, z4.b",
        "uzp1 z4.b, z0.b, z0.b",
        "uzp2 z1.b, z0.b, z0.b",
        "splice z4.d, p6, z4.d, z1.d",
        "addp v4.16b, v4.16b, v4.16b",
        "addp v4.8b, v4.8b, v4.8b",
        "mov w4, v4.s[0]"
      ]
    },
    "vpsubusb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd8 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqsub v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubusb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd8 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqsub z4.b, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubusw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd9 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqsub v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubusw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd9 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqsub z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminub xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xda 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "umin v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminub ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xda 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "umin z4.b, p7/m, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpand xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdb 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "and v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpand ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdb 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "and z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdc 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqadd v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdc 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqadd z4.b, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdd 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqadd v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddusw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdd 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uqadd z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxub xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdd 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "umax v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxub ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xde 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "umax z4.b, p7/m, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpandn xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdf 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "bic v4.16b, v5.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpandn ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xdf 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "bic z4.d, z5.d, z4.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "urhadd v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "urhadd z4.b, p7/m, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsraw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe1 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "asr z4.h, p6/m, z4.h, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsraw ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe1 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "asr z4.h, p7/m, z4.h, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrad xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "asr z4.s, p6/m, z4.s, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsrad ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "asr z4.s, p7/m, z4.s, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe3 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "urhadd v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpavgw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "urhadd z4.h, p7/m, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmulhuw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "umulh z4.h, p6/m, z4.h, z5.h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmulhuw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "umulh z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmulhw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smulh z4.h, p6/m, z4.h, z5.h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmulhw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe5 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smulh z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvttpd2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtn v4.2s, v4.2d",
        "fcvtzs v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvttpd2dq xmm0, ymm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtnt z4.s, p7/m, z4.d",
        "uzp2 z4.s, z4.s, z4.s",
        "fcvtzs z4.s, p7/m, z4.s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtdq2pd xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xe6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "sxtl v4.2d, v4.2s",
        "scvtf v4.2d, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtdq2pd ymm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b10 0xe6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "sunpklo z4.d, z4.s",
        "scvtf z4.d, p7/m, z4.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtpd2dq xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xe6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtn v4.2s, v4.2d",
        "frinti v4.4s, v4.4s",
        "fcvtzs v4.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vcvtpd2dq xmm0, ymm1": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xe6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "fcvtnt z4.s, p7/m, z4.d",
        "uzp2 z4.s, z4.s, z4.s",
        "frinti z4.s, p7/m, z4.s",
        "fcvtzs z4.s, p7/m, z4.s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmovntdq [rax], xmm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe7 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "str q4, [x4]"
      ]
    },
    "vmovntdq [rax], ymm0": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z16.d",
        "st1b {z4.b}, p7, [x4]"
      ]
    },
    "vpsubsb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe8 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqsub v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubsb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe8 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqsub z4.b, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe9 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqsub v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xe9 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqsub z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xea 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smin v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpminsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xea 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smin z4.h, p7/m, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpor xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xeb 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "orr v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpor ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xeb 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "orr z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xec 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqadd v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xec 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqadd z4.b, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xed 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqadd v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xed 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sqadd z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxsw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xee 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smax v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaxsw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xee 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smax z4.h, p7/m, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpxor xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xef 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "eor v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpxor ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xef 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "eor z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vlddqu xmm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xf0 128-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q4, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vlddqu ymm0, [rax]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b11 0xf0 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ld1b {z4.b}, p7/z, [x4]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsllw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf1 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsl z4.h, p6/m, z4.h, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsllw ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf1 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsl z4.h, p7/m, z4.h, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpslld xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf2 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsl z4.s, p6/m, z4.s, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpslld ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf2 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsl z4.s, p7/m, z4.s, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsllq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf3 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsl z4.d, p6/m, z4.d, z0.d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsllq ymm0, ymm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf3 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "mov z0.d, d5",
        "lsl z4.d, p7/m, z4.d, z0.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmuludq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf4 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uzp1 v4.4s, v4.4s, v4.4s",
        "uzp1 v5.4s, v5.4s, v5.4s",
        "umull v4.2d, v4.2s, v5.2s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmuludq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf4 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uzp1 z4.s, z4.s, z4.s",
        "uzp1 z5.s, z5.s, z5.s",
        "umullb z0.d, z4.s, z5.s",
        "umullt z1.d, z4.s, z5.s",
        "zip1 z4.d, z0.d, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaddwd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf5 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smull v6.4s, v4.4h, v5.4h",
        "smull2 v4.4s, v4.8h, v5.8h",
        "addp v4.4s, v6.4s, v4.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpmaddwd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 14,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf5 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "smullb z0.s, z4.h, z5.h",
        "smullt z1.s, z4.h, z5.h",
        "zip1 z6.s, z0.s, z1.s",
        "smullb z0.s, z4.h, z5.h",
        "smullt z1.s, z4.h, z5.h",
        "zip2 z4.s, z0.s, z1.s",
        "movprfx z0, z6",
        "addp z0.s, p7/m, z0.s, z4.s",
        "uzp1 z4.s, z0.s, z0.s",
        "uzp2 z1.s, z0.s, z0.s",
        "splice z4.d, p6, z4.d, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsadbw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf6 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uabdl v6.8h, v4.8b, v5.8b",
        "uabdl2 v4.8h, v4.16b, v5.16b",
        "addv h5, v6.8h",
        "addv h4, v4.8h",
        "zip1 v4.2d, v5.2d, v4.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsadbw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 35,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf6 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "uabdlb z0.h, z4.b, z5.b",
        "uabdlt z1.h, z4.b, z5.b",
        "zip1 z6.h, z0.h, z1.h",
        "uabdlb z0.h, z4.b, z5.b",
        "uabdlt z1.h, z4.b, z5.b",
        "zip2 z4.h, z0.h, z1.h",
        "addv h5, v6.8h",
        "addv h7, v4.8h",
        "zip1 z5.d, z5.d, z7.d",
        "mov z6.q, z6.q[1]",
        "mov z4.q, z4.q[1]",
        "addv h6, v6.8h",
        "addv h4, v4.8h",
        "mov z1.d, d4",
        "mov z4.d, z6.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z1.q, q4",
        "mov z4.d, z5.d",
        "not p0.b, p7/z, p6.b",
        "mov z4.b, p0/m, z1.b",
        "mov z1.d, z4.d[1]",
        "mov z5.d, z4.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #0",
        "mov z5.d, p0/m, z1.d",
        "mov z1.d, z4.d[2]",
        "mov z4.d, z5.d",
        "index z0.d, #-2, #1",
        "cmpeq p0.d, p7/z, z0.d, #-1",
        "mov z4.d, p0/m, z1.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vmaskmovdqu xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf7 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "cmlt v4.16b, v4.16b, #0",
        "mov z5.d, p7/m, z16.d",
        "ldr q6, [x11]",
        "bsl v4.16b, v5.16b, v6.16b",
        "str q4, [x11]"
      ]
    },
    "vpsubb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf8 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf8 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub z4.b, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf9 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xf9 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfa 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfa 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub z4.s, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubq xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfb 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub v4.2d, v4.2d, v5.2d",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpsubq ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfb 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "sub z4.d, z4.d, z5.d",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddb xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfc 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add v4.16b, v4.16b, v5.16b",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddb ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfc 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add z4.b, z4.b, z5.b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddw xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfd 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add v4.8h, v4.8h, v5.8h",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddw ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfd 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add z4.h, z4.h, z5.h",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddd xmm0, xmm1, xmm2": {
      "ExpectedInstructionCount": 5,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfe 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add v4.4s, v4.4s, v5.4s",
        "mov v4.16b, v4.16b",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "vpaddd ymm0, ymm1, ymm2": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xfe 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov z4.d, p7/m, z17.d",
        "mov z5.d, p7/m, z18.d",
        "add z4.s, z4.s, z5.s",
        "mov z16.d, p7/m, z4.d"
      ]
    }
  }
}
