
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9d4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800eae8  0800eae8  0001eae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800efc0  0800efc0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800efc0  0800efc0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800efc0  0800efc0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800efc0  0800efc0  0001efc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800efc8  0800efc8  0001efc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800efd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d90  20000078  0800f044  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000e08  0800f044  00020e08  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024683  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000434c  00000000  00000000  00044720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  00048a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001360  00000000  00000000  00049f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d27b  00000000  00000000  0004b260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017329  00000000  00000000  000684db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000969b6  00000000  00000000  0007f804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001161ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065f0  00000000  00000000  00116210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800eacc 	.word	0x0800eacc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800eacc 	.word	0x0800eacc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmpun>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001078:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800107c:	d102      	bne.n	8001084 <__aeabi_fcmpun+0x14>
 800107e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001082:	d108      	bne.n	8001096 <__aeabi_fcmpun+0x26>
 8001084:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001088:	d102      	bne.n	8001090 <__aeabi_fcmpun+0x20>
 800108a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108e:	d102      	bne.n	8001096 <__aeabi_fcmpun+0x26>
 8001090:	f04f 0000 	mov.w	r0, #0
 8001094:	4770      	bx	lr
 8001096:	f04f 0001 	mov.w	r0, #1
 800109a:	4770      	bx	lr

0800109c <__aeabi_f2iz>:
 800109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010a4:	d30f      	bcc.n	80010c6 <__aeabi_f2iz+0x2a>
 80010a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ae:	d90d      	bls.n	80010cc <__aeabi_f2iz+0x30>
 80010b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010bc:	fa23 f002 	lsr.w	r0, r3, r2
 80010c0:	bf18      	it	ne
 80010c2:	4240      	negne	r0, r0
 80010c4:	4770      	bx	lr
 80010c6:	f04f 0000 	mov.w	r0, #0
 80010ca:	4770      	bx	lr
 80010cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d0:	d101      	bne.n	80010d6 <__aeabi_f2iz+0x3a>
 80010d2:	0242      	lsls	r2, r0, #9
 80010d4:	d105      	bne.n	80010e2 <__aeabi_f2iz+0x46>
 80010d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010da:	bf08      	it	eq
 80010dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010e0:	4770      	bx	lr
 80010e2:	f04f 0000 	mov.w	r0, #0
 80010e6:	4770      	bx	lr

080010e8 <__aeabi_f2uiz>:
 80010e8:	0042      	lsls	r2, r0, #1
 80010ea:	d20e      	bcs.n	800110a <__aeabi_f2uiz+0x22>
 80010ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f0:	d30b      	bcc.n	800110a <__aeabi_f2uiz+0x22>
 80010f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fa:	d409      	bmi.n	8001110 <__aeabi_f2uiz+0x28>
 80010fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001100:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	4770      	bx	lr
 800110a:	f04f 0000 	mov.w	r0, #0
 800110e:	4770      	bx	lr
 8001110:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001114:	d101      	bne.n	800111a <__aeabi_f2uiz+0x32>
 8001116:	0242      	lsls	r2, r0, #9
 8001118:	d102      	bne.n	8001120 <__aeabi_f2uiz+0x38>
 800111a:	f04f 30ff 	mov.w	r0, #4294967295
 800111e:	4770      	bx	lr
 8001120:	f04f 0000 	mov.w	r0, #0
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop

08001128 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001132:	2300      	movs	r3, #0
 8001134:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 8001136:	2301      	movs	r3, #1
 8001138:	9302      	str	r3, [sp, #8]
 800113a:	2301      	movs	r3, #1
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	1dbb      	adds	r3, r7, #6
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2301      	movs	r3, #1
 8001144:	22d0      	movs	r2, #208	; 0xd0
 8001146:	21ef      	movs	r1, #239	; 0xef
 8001148:	4806      	ldr	r0, [pc, #24]	; (8001164 <read_chip_id+0x3c>)
 800114a:	f004 f82b 	bl	80051a4 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 800114e:	79bb      	ldrb	r3, [r7, #6]
 8001150:	2b55      	cmp	r3, #85	; 0x55
 8001152:	d001      	beq.n	8001158 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8001154:	2301      	movs	r3, #1
 8001156:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8001158:	79fb      	ldrb	r3, [r7, #7]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	2000009c 	.word	0x2000009c

08001168 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af04      	add	r7, sp, #16
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8001174:	2300      	movs	r3, #0
 8001176:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 8001178:	78fb      	ldrb	r3, [r7, #3]
 800117a:	2b03      	cmp	r3, #3
 800117c:	d81a      	bhi.n	80011b4 <set_oss+0x4c>
 800117e:	a201      	add	r2, pc, #4	; (adr r2, 8001184 <set_oss+0x1c>)
 8001180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001184:	08001195 	.word	0x08001195
 8001188:	0800119d 	.word	0x0800119d
 800118c:	080011a5 	.word	0x080011a5
 8001190:	080011ad 	.word	0x080011ad
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2205      	movs	r2, #5
 8001198:	705a      	strb	r2, [r3, #1]
			break;
 800119a:	e00f      	b.n	80011bc <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2208      	movs	r2, #8
 80011a0:	705a      	strb	r2, [r3, #1]
			break;
 80011a2:	e00b      	b.n	80011bc <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	220e      	movs	r2, #14
 80011a8:	705a      	strb	r2, [r3, #1]
			break;
 80011aa:	e007      	b.n	80011bc <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	221a      	movs	r2, #26
 80011b0:	705a      	strb	r2, [r3, #1]
			break;
 80011b2:	e003      	b.n	80011bc <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2208      	movs	r2, #8
 80011b8:	705a      	strb	r2, [r3, #1]
			break;
 80011ba:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	78fa      	ldrb	r2, [r7, #3]
 80011c0:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	019b      	lsls	r3, r3, #6
 80011c6:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80011cc:	2301      	movs	r3, #1
 80011ce:	9302      	str	r3, [sp, #8]
 80011d0:	2302      	movs	r3, #2
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	2301      	movs	r3, #1
 80011dc:	22f4      	movs	r2, #244	; 0xf4
 80011de:	21ee      	movs	r1, #238	; 0xee
 80011e0:	4803      	ldr	r0, [pc, #12]	; (80011f0 <set_oss+0x88>)
 80011e2:	f003 fee5 	bl	8004fb0 <HAL_I2C_Mem_Write>
}
 80011e6:	bf00      	nop
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	2000009c 	.word	0x2000009c

080011f4 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08e      	sub	sp, #56	; 0x38
 80011f8:	af04      	add	r7, sp, #16
 80011fa:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 80011fc:	2300      	movs	r3, #0
 80011fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	f107 0310 	add.w	r3, r7, #16
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
 8001214:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 800121c:	2301      	movs	r3, #1
 800121e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001222:	2301      	movs	r3, #1
 8001224:	9302      	str	r3, [sp, #8]
 8001226:	2316      	movs	r3, #22
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	f107 030c 	add.w	r3, r7, #12
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	2301      	movs	r3, #1
 8001232:	22aa      	movs	r2, #170	; 0xaa
 8001234:	21ef      	movs	r1, #239	; 0xef
 8001236:	4828      	ldr	r0, [pc, #160]	; (80012d8 <read_calib_data+0xe4>)
 8001238:	f003 ffb4 	bl	80051a4 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 800123c:	2300      	movs	r3, #0
 800123e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001242:	e03e      	b.n	80012c2 <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001244:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800124e:	4413      	add	r3, r2
 8001250:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	b219      	sxth	r1, r3
 8001258:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800125c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001260:	4413      	add	r3, r2
 8001262:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001266:	b21a      	sxth	r2, r3
 8001268:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	4403      	add	r3, r0
 8001272:	430a      	orrs	r2, r1
 8001274:	b212      	sxth	r2, r2
 8001276:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 8001278:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001286:	2b00      	cmp	r3, #0
 8001288:	bf0c      	ite	eq
 800128a:	2301      	moveq	r3, #1
 800128c:	2300      	movne	r3, #0
 800128e:	b2da      	uxtb	r2, r3
 8001290:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	440b      	add	r3, r1
 800129a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800129e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a2:	bf0c      	ite	eq
 80012a4:	2301      	moveq	r3, #1
 80012a6:	2300      	movne	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	4313      	orrs	r3, r2
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 80012b2:	2302      	movs	r3, #2
 80012b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80012b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012bc:	3301      	adds	r3, #1
 80012be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80012c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012c6:	2b0b      	cmp	r3, #11
 80012c8:	d9bc      	bls.n	8001244 <read_calib_data+0x50>
		}
	}

	return ret_val;
 80012ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3728      	adds	r7, #40	; 0x28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	2000009c 	.word	0x2000009c

080012dc <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2204      	movs	r2, #4
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f00d fade 	bl	800e8ac <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80012f0:	687c      	ldr	r4, [r7, #4]
 80012f2:	f7ff ff19 	bl	8001128 <read_chip_id>
 80012f6:	4603      	mov	r3, r0
 80012f8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	687c      	ldr	r4, [r7, #4]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff77 	bl	80011f4 <read_calib_data>
 8001306:	4603      	mov	r3, r0
 8001308:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3338      	adds	r3, #56	; 0x38
 8001310:	2101      	movs	r1, #1
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ff28 	bl	8001168 <set_oss>
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	bd90      	pop	{r4, r7, pc}

08001320 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 8001326:	232e      	movs	r3, #46	; 0x2e
 8001328:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800132a:	2301      	movs	r3, #1
 800132c:	9302      	str	r3, [sp, #8]
 800132e:	2301      	movs	r3, #1
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2301      	movs	r3, #1
 8001338:	22f4      	movs	r2, #244	; 0xf4
 800133a:	21ee      	movs	r1, #238	; 0xee
 800133c:	4803      	ldr	r0, [pc, #12]	; (800134c <write_ut+0x2c>)
 800133e:	f003 fe37 	bl	8004fb0 <HAL_I2C_Mem_Write>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000009c 	.word	0x2000009c

08001350 <read_ut>:

int32_t read_ut (void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 8001356:	2301      	movs	r3, #1
 8001358:	9302      	str	r3, [sp, #8]
 800135a:	2302      	movs	r3, #2
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2301      	movs	r3, #1
 8001364:	22f6      	movs	r2, #246	; 0xf6
 8001366:	21ef      	movs	r1, #239	; 0xef
 8001368:	4805      	ldr	r0, [pc, #20]	; (8001380 <read_ut+0x30>)
 800136a:	f003 ff1b 	bl	80051a4 <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 800136e:	793b      	ldrb	r3, [r7, #4]
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	797a      	ldrb	r2, [r7, #5]
 8001374:	4313      	orrs	r3, r2
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	2000009c 	.word	0x2000009c

08001384 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
	float temp = 0;
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff fe7c 	bl	800109c <__aeabi_f2iz>
 80013a4:	4602      	mov	r2, r0
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	895b      	ldrh	r3, [r3, #10]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	8912      	ldrh	r2, [r2, #8]
 80013b0:	fb02 f303 	mul.w	r3, r2, r3
 80013b4:	13db      	asrs	r3, r3, #15
 80013b6:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80013be:	02da      	lsls	r2, r3, #11
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80013c6:	4619      	mov	r1, r3
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	440b      	add	r3, r1
 80013cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80013d0:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	441a      	add	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e0:	3308      	adds	r3, #8
 80013e2:	111b      	asrs	r3, r3, #4
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fc29 	bl	8000c3c <__aeabi_i2f>
 80013ea:	4603      	mov	r3, r0
 80013ec:	490e      	ldr	r1, [pc, #56]	; (8001428 <get_temp+0xa4>)
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fc78 	bl	8000ce4 <__aeabi_fmul>
 80013f4:	4603      	mov	r3, r0
 80013f6:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 80013f8:	490c      	ldr	r1, [pc, #48]	; (800142c <get_temp+0xa8>)
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	f7ff fe1a 	bl	8001034 <__aeabi_fcmple>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d106      	bne.n	8001414 <get_temp+0x90>
 8001406:	490a      	ldr	r1, [pc, #40]	; (8001430 <get_temp+0xac>)
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f7ff fe1d 	bl	8001048 <__aeabi_fcmpge>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2203      	movs	r2, #3
 8001418:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 800141c:	68fb      	ldr	r3, [r7, #12]
}
 800141e:	4618      	mov	r0, r3
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	3dcccccd 	.word	0x3dcccccd
 800142c:	c2200000 	.word	0xc2200000
 8001430:	42aa0000 	.word	0x42aa0000

08001434 <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <write_up+0x38>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	803b      	strh	r3, [r7, #0]
 8001440:	2300      	movs	r3, #0
 8001442:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 8001448:	2334      	movs	r3, #52	; 0x34
 800144a:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800144c:	2301      	movs	r3, #1
 800144e:	9302      	str	r3, [sp, #8]
 8001450:	2301      	movs	r3, #1
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	463b      	mov	r3, r7
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2301      	movs	r3, #1
 800145a:	22f4      	movs	r2, #244	; 0xf4
 800145c:	21ee      	movs	r1, #238	; 0xee
 800145e:	4804      	ldr	r0, [pc, #16]	; (8001470 <write_up+0x3c>)
 8001460:	f003 fda6 	bl	8004fb0 <HAL_I2C_Mem_Write>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	0800eae8 	.word	0x0800eae8
 8001470:	2000009c 	.word	0x2000009c

08001474 <read_up>:

int32_t read_up (oss_t oss)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af04      	add	r7, sp, #16
 800147a:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <read_up+0x54>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	813b      	strh	r3, [r7, #8]
 8001482:	2300      	movs	r3, #0
 8001484:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 800148a:	2301      	movs	r3, #1
 800148c:	9302      	str	r3, [sp, #8]
 800148e:	2303      	movs	r3, #3
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	f107 0308 	add.w	r3, r7, #8
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	2301      	movs	r3, #1
 800149a:	22f6      	movs	r2, #246	; 0xf6
 800149c:	21ef      	movs	r1, #239	; 0xef
 800149e:	480b      	ldr	r0, [pc, #44]	; (80014cc <read_up+0x58>)
 80014a0:	f003 fe80 	bl	80051a4 <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80014a4:	7a3b      	ldrb	r3, [r7, #8]
 80014a6:	041a      	lsls	r2, r3, #16
 80014a8:	7a7b      	ldrb	r3, [r7, #9]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	4413      	add	r3, r2
 80014ae:	7aba      	ldrb	r2, [r7, #10]
 80014b0:	441a      	add	r2, r3
 80014b2:	793b      	ldrb	r3, [r7, #4]
 80014b4:	f1c3 0308 	rsb	r3, r3, #8
 80014b8:	fa42 f303 	asr.w	r3, r2, r3
 80014bc:	60fb      	str	r3, [r7, #12]
	return up;
 80014be:	68fb      	ldr	r3, [r7, #12]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	0800eae8 	.word	0x0800eae8
 80014cc:	2000009c 	.word	0x2000009c

080014d0 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80014d0:	b084      	sub	sp, #16
 80014d2:	b480      	push	{r7}
 80014d4:	b089      	sub	sp, #36	; 0x24
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80014dc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 80014e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014ea:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80014ee:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 80014f0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80014f4:	461a      	mov	r2, r3
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	fb03 f303 	mul.w	r3, r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	da01      	bge.n	8001504 <get_pressure+0x34>
 8001500:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001504:	131b      	asrs	r3, r3, #12
 8001506:	fb03 f302 	mul.w	r3, r3, r2
 800150a:	2b00      	cmp	r3, #0
 800150c:	da01      	bge.n	8001512 <get_pressure+0x42>
 800150e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001512:	12db      	asrs	r3, r3, #11
 8001514:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 8001516:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800151a:	461a      	mov	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	fb03 f302 	mul.w	r3, r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	da01      	bge.n	800152a <get_pressure+0x5a>
 8001526:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800152a:	12db      	asrs	r3, r3, #11
 800152c:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4413      	add	r3, r2
 8001534:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 8001536:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800153a:	009a      	lsls	r2, r3, #2
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	4413      	add	r3, r2
 8001540:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8001544:	4093      	lsls	r3, r2
 8001546:	3302      	adds	r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	da00      	bge.n	800154e <get_pressure+0x7e>
 800154c:	3303      	adds	r3, #3
 800154e:	109b      	asrs	r3, r3, #2
 8001550:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 8001552:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001556:	461a      	mov	r2, r3
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	fb03 f302 	mul.w	r3, r3, r2
 800155e:	2b00      	cmp	r3, #0
 8001560:	da02      	bge.n	8001568 <get_pressure+0x98>
 8001562:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8001566:	331f      	adds	r3, #31
 8001568:	135b      	asrs	r3, r3, #13
 800156a:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 800156c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001570:	461a      	mov	r2, r3
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	fb03 f303 	mul.w	r3, r3, r3
 8001578:	2b00      	cmp	r3, #0
 800157a:	da01      	bge.n	8001580 <get_pressure+0xb0>
 800157c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001580:	131b      	asrs	r3, r3, #12
 8001582:	fb03 f302 	mul.w	r3, r3, r2
 8001586:	2b00      	cmp	r3, #0
 8001588:	da02      	bge.n	8001590 <get_pressure+0xc0>
 800158a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800158e:	33ff      	adds	r3, #255	; 0xff
 8001590:	141b      	asrs	r3, r3, #16
 8001592:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4413      	add	r3, r2
 800159a:	3302      	adds	r3, #2
 800159c:	2b00      	cmp	r3, #0
 800159e:	da00      	bge.n	80015a2 <get_pressure+0xd2>
 80015a0:	3303      	adds	r3, #3
 80015a2:	109b      	asrs	r3, r3, #2
 80015a4:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80015a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80015a8:	461a      	mov	r2, r3
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015b0:	fb03 f302 	mul.w	r3, r3, r2
 80015b4:	0bdb      	lsrs	r3, r3, #15
 80015b6:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80015b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015ba:	461a      	mov	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80015c4:	4611      	mov	r1, r2
 80015c6:	f24c 3250 	movw	r2, #50000	; 0xc350
 80015ca:	410a      	asrs	r2, r1
 80015cc:	fb02 f303 	mul.w	r3, r2, r3
 80015d0:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	db06      	blt.n	80015e6 <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	005a      	lsls	r2, r3, #1
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e2:	61fb      	str	r3, [r7, #28]
 80015e4:	e005      	b.n	80015f2 <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	da00      	bge.n	80015fa <get_pressure+0x12a>
 80015f8:	33ff      	adds	r3, #255	; 0xff
 80015fa:	121b      	asrs	r3, r3, #8
 80015fc:	461a      	mov	r2, r3
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	2b00      	cmp	r3, #0
 8001602:	da00      	bge.n	8001606 <get_pressure+0x136>
 8001604:	33ff      	adds	r3, #255	; 0xff
 8001606:	121b      	asrs	r3, r3, #8
 8001608:	fb03 f302 	mul.w	r3, r3, r2
 800160c:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	f640 32de 	movw	r2, #3038	; 0xbde
 8001614:	fb02 f303 	mul.w	r3, r2, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	da02      	bge.n	8001622 <get_pressure+0x152>
 800161c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001620:	33ff      	adds	r3, #255	; 0xff
 8001622:	141b      	asrs	r3, r3, #16
 8001624:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	4a0e      	ldr	r2, [pc, #56]	; (8001664 <get_pressure+0x194>)
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	da02      	bge.n	8001638 <get_pressure+0x168>
 8001632:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001636:	33ff      	adds	r3, #255	; 0xff
 8001638:	141b      	asrs	r3, r3, #16
 800163a:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	4413      	add	r3, r2
 8001642:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001646:	2b00      	cmp	r3, #0
 8001648:	da00      	bge.n	800164c <get_pressure+0x17c>
 800164a:	330f      	adds	r3, #15
 800164c:	111b      	asrs	r3, r3, #4
 800164e:	461a      	mov	r2, r3
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	4413      	add	r3, r2
 8001654:	61fb      	str	r3, [r7, #28]

	return p;
 8001656:	69fb      	ldr	r3, [r7, #28]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3724      	adds	r7, #36	; 0x24
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	b004      	add	sp, #16
 8001662:	4770      	bx	lr
 8001664:	ffffe343 	.word	0xffffe343

08001668 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fade 	bl	8000c3c <__aeabi_i2f>
 8001680:	4603      	mov	r3, r0
 8001682:	4923      	ldr	r1, [pc, #140]	; (8001710 <get_altitude+0xa8>)
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fbe1 	bl	8000e4c <__aeabi_fdiv>
 800168a:	4603      	mov	r3, r0
 800168c:	4618      	mov	r0, r3
 800168e:	f7fe fec3 	bl	8000418 <__aeabi_f2d>
 8001692:	a31b      	add	r3, pc, #108	; (adr r3, 8001700 <get_altitude+0x98>)
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f00b f990 	bl	800c9bc <pow>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	f04f 0000 	mov.w	r0, #0
 80016a4:	491b      	ldr	r1, [pc, #108]	; (8001714 <get_altitude+0xac>)
 80016a6:	f7fe fd57 	bl	8000158 <__aeabi_dsub>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4610      	mov	r0, r2
 80016b0:	4619      	mov	r1, r3
 80016b2:	a315      	add	r3, pc, #84	; (adr r3, 8001708 <get_altitude+0xa0>)
 80016b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b8:	f7fe ff06 	bl	80004c8 <__aeabi_dmul>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff f9b0 	bl	8000a28 <__aeabi_d2f>
 80016c8:	4603      	mov	r3, r0
 80016ca:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 80016cc:	4912      	ldr	r1, [pc, #72]	; (8001718 <get_altitude+0xb0>)
 80016ce:	68f8      	ldr	r0, [r7, #12]
 80016d0:	f7ff fcb0 	bl	8001034 <__aeabi_fcmple>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d106      	bne.n	80016e8 <get_altitude+0x80>
 80016da:	4910      	ldr	r1, [pc, #64]	; (800171c <get_altitude+0xb4>)
 80016dc:	68f8      	ldr	r0, [r7, #12]
 80016de:	f7ff fcb3 	bl	8001048 <__aeabi_fcmpge>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2205      	movs	r2, #5
 80016ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 80016f0:	68fb      	ldr	r3, [r7, #12]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	f3af 8000 	nop.w
 8001700:	ccd9456c 	.word	0xccd9456c
 8001704:	3fc85b95 	.word	0x3fc85b95
 8001708:	00000000 	.word	0x00000000
 800170c:	40e5a540 	.word	0x40e5a540
 8001710:	47c5e680 	.word	0x47c5e680
 8001714:	3ff00000 	.word	0x3ff00000
 8001718:	c3fa0000 	.word	0xc3fa0000
 800171c:	460ca000 	.word	0x460ca000

08001720 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
	return b_counter;
 8001724:	4b02      	ldr	r3, [pc, #8]	; (8001730 <get_b_counter+0x10>)
 8001726:	681b      	ldr	r3, [r3, #0]
}
 8001728:	4618      	mov	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	20000094 	.word	0x20000094

08001734 <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

	b_counter++;
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <set_b_counter+0x30>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	4a08      	ldr	r2, [pc, #32]	; (8001764 <set_b_counter+0x30>)
 8001744:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 8001746:	4b07      	ldr	r3, [pc, #28]	; (8001764 <set_b_counter+0x30>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	461a      	mov	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4293      	cmp	r3, r2
 8001750:	d202      	bcs.n	8001758 <set_b_counter+0x24>
		b_counter = 0;
 8001752:	4b04      	ldr	r3, [pc, #16]	; (8001764 <set_b_counter+0x30>)
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
	}
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	20000094 	.word	0x20000094

08001768 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 800176e:	2351      	movs	r3, #81	; 0x51
 8001770:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8001772:	1dba      	adds	r2, r7, #6
 8001774:	2364      	movs	r3, #100	; 0x64
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2301      	movs	r3, #1
 800177a:	21e0      	movs	r1, #224	; 0xe0
 800177c:	4805      	ldr	r0, [pc, #20]	; (8001794 <request_range+0x2c>)
 800177e:	f003 f8b9 	bl	80048f4 <HAL_I2C_Master_Transmit>
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 8001786:	4b04      	ldr	r3, [pc, #16]	; (8001798 <request_range+0x30>)
 8001788:	2200      	movs	r2, #0
 800178a:	701a      	strb	r2, [r3, #0]

}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	2000009c 	.word	0x2000009c
 8001798:	20000000 	.word	0x20000000

0800179c <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <getRange+0x34>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
			write = 1;
 80017a8:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <getRange+0x38>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 80017ae:	1d3a      	adds	r2, r7, #4
 80017b0:	2364      	movs	r3, #100	; 0x64
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	2302      	movs	r3, #2
 80017b6:	21e1      	movs	r1, #225	; 0xe1
 80017b8:	4807      	ldr	r0, [pc, #28]	; (80017d8 <getRange+0x3c>)
 80017ba:	f003 f999 	bl	8004af0 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 80017be:	793b      	ldrb	r3, [r7, #4]
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	797a      	ldrb	r2, [r7, #5]
 80017c4:	4313      	orrs	r3, r2



	//return -1;

}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000df0 	.word	0x20000df0
 80017d4:	20000000 	.word	0x20000000
 80017d8:	2000009c 	.word	0x2000009c

080017dc <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

	u_counter++;
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <set_ucounter+0x30>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3301      	adds	r3, #1
 80017ea:	4a08      	ldr	r2, [pc, #32]	; (800180c <set_ucounter+0x30>)
 80017ec:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 80017ee:	4b07      	ldr	r3, [pc, #28]	; (800180c <set_ucounter+0x30>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	461a      	mov	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d202      	bcs.n	8001800 <set_ucounter+0x24>
		u_counter = 0;
 80017fa:	4b04      	ldr	r3, [pc, #16]	; (800180c <set_ucounter+0x30>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
	}
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	20000098 	.word	0x20000098

08001810 <get_ucounter>:

int get_ucounter(void) {
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
	return u_counter;
 8001814:	4b02      	ldr	r3, [pc, #8]	; (8001820 <get_ucounter+0x10>)
 8001816:	681b      	ldr	r3, [r3, #0]
}
 8001818:	4618      	mov	r0, r3
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr
 8001820:	20000098 	.word	0x20000098

08001824 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001832:	4618      	mov	r0, r3
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr

0800183c <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f00b f84f 	bl	800c8e8 <cosf>
 800184a:	4603      	mov	r3, r0
 800184c:	4618      	mov	r0, r3
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f00b f877 	bl	800c950 <sinf>
 8001862:	4603      	mov	r3, r0
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f001 fcc2 	bl	80031fe <_ZNSaIfED1Ev>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4618      	mov	r0, r3
 8001890:	f001 fca5 	bl	80031de <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_ZNSt6vectorIfSaIfEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffeb 	bl	8001884 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4618      	mov	r0, r3
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018bc:	f002 f99e 	bl	8003bfc <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 80018c0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018c4:	f002 f9fc 	bl	8003cc0 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c8:	f000 f8d4 	bl	8001a74 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018cc:	f000 fbe0 	bl	8002090 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80018d0:	f000 fbc0 	bl	8002054 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80018d4:	f000 f91e 	bl	8001b14 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 80018d8:	f000 fa1a 	bl	8001d10 <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 80018dc:	f000 f94e 	bl	8001b7c <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 80018e0:	f000 fb88 	bl	8001ff4 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 80018e4:	f000 fa70 	bl	8001dc8 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 80018e8:	f000 faf8 	bl	8001edc <_ZL12MX_TIM4_Initv>
  MX_USART1_UART_Init();
 80018ec:	f000 fb54 	bl	8001f98 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 80018f0:	2209      	movs	r2, #9
 80018f2:	4951      	ldr	r1, [pc, #324]	; (8001a38 <main+0x180>)
 80018f4:	4851      	ldr	r0, [pc, #324]	; (8001a3c <main+0x184>)
 80018f6:	f006 fc4f 	bl	8008198 <HAL_UART_Receive_DMA>
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
  MPU6050_Baslat();
 80018fa:	f000 fc4d 	bl	8002198 <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 80018fe:	4850      	ldr	r0, [pc, #320]	; (8001a40 <main+0x188>)
 8001900:	f7ff fcec 	bl	80012dc <bmp_init>
  //Gyro kalibrasyon hatalarını hesapla.
  HAL_Delay(2000);
 8001904:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001908:	f002 f9da 	bl	8003cc0 <HAL_Delay>
  //EKF.roll_bias=GyroErr(GYRO_X_ADDR)/14.375; EKF.pitch_bias=-1*GyroErr(GYRO_Y_ADDR)/14.375;
  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 800190c:	201d      	movs	r0, #29
 800190e:	f000 ff59 	bl	80027c4 <_Z7GyroErrh>
 8001912:	4603      	mov	r3, r0
 8001914:	4a4b      	ldr	r2, [pc, #300]	; (8001a44 <main+0x18c>)
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	201f      	movs	r0, #31
 800191a:	f000 ff53 	bl	80027c4 <_Z7GyroErrh>
 800191e:	4603      	mov	r3, r0
 8001920:	4a49      	ldr	r2, [pc, #292]	; (8001a48 <main+0x190>)
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	2021      	movs	r0, #33	; 0x21
 8001926:	f000 ff4d 	bl	80027c4 <_Z7GyroErrh>
 800192a:	4603      	mov	r3, r0
 800192c:	4a47      	ldr	r2, [pc, #284]	; (8001a4c <main+0x194>)
 800192e:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* .0078; AccYh = AccErr(ACC_Y_ADDR)* .0078; AccZh = AccErr(ACC_Z_ADDR)* .0078;
 8001930:	2032      	movs	r0, #50	; 0x32
 8001932:	f000 ff75 	bl	8002820 <_Z6AccErrh>
 8001936:	4603      	mov	r3, r0
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fd6d 	bl	8000418 <__aeabi_f2d>
 800193e:	a33c      	add	r3, pc, #240	; (adr r3, 8001a30 <main+0x178>)
 8001940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001944:	f7fe fdc0 	bl	80004c8 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7ff f86a 	bl	8000a28 <__aeabi_d2f>
 8001954:	4603      	mov	r3, r0
 8001956:	4a3e      	ldr	r2, [pc, #248]	; (8001a50 <main+0x198>)
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	2034      	movs	r0, #52	; 0x34
 800195c:	f000 ff60 	bl	8002820 <_Z6AccErrh>
 8001960:	4603      	mov	r3, r0
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fd58 	bl	8000418 <__aeabi_f2d>
 8001968:	a331      	add	r3, pc, #196	; (adr r3, 8001a30 <main+0x178>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	f7fe fdab 	bl	80004c8 <__aeabi_dmul>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f7ff f855 	bl	8000a28 <__aeabi_d2f>
 800197e:	4603      	mov	r3, r0
 8001980:	4a34      	ldr	r2, [pc, #208]	; (8001a54 <main+0x19c>)
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	2036      	movs	r0, #54	; 0x36
 8001986:	f000 ff4b 	bl	8002820 <_Z6AccErrh>
 800198a:	4603      	mov	r3, r0
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe fd43 	bl	8000418 <__aeabi_f2d>
 8001992:	a327      	add	r3, pc, #156	; (adr r3, 8001a30 <main+0x178>)
 8001994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001998:	f7fe fd96 	bl	80004c8 <__aeabi_dmul>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4610      	mov	r0, r2
 80019a2:	4619      	mov	r1, r3
 80019a4:	f7ff f840 	bl	8000a28 <__aeabi_d2f>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4a2b      	ldr	r2, [pc, #172]	; (8001a58 <main+0x1a0>)
 80019ac:	6013      	str	r3, [r2, #0]
  //AccYh = 0.96009*AccYh - 0.42592*AccXh + 0.0091315*AccZh + 0.042165;
  //AccZh = 0.0091315*AccYh - 0.072464*AccXh + 0.98549*AccZh + 0.08443;

  //İvmeölçer degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 80019ae:	2032      	movs	r0, #50	; 0x32
 80019b0:	f000 fe8e 	bl	80026d0 <_Z6AccOkuh>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff f940 	bl	8000c3c <__aeabi_i2f>
 80019bc:	4603      	mov	r3, r0
 80019be:	4a27      	ldr	r2, [pc, #156]	; (8001a5c <main+0x1a4>)
 80019c0:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 80019c2:	2034      	movs	r0, #52	; 0x34
 80019c4:	f000 fe84 	bl	80026d0 <_Z6AccOkuh>
 80019c8:	4603      	mov	r3, r0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff f936 	bl	8000c3c <__aeabi_i2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a23      	ldr	r2, [pc, #140]	; (8001a60 <main+0x1a8>)
 80019d4:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 80019d6:	2036      	movs	r0, #54	; 0x36
 80019d8:	f000 fe7a 	bl	80026d0 <_Z6AccOkuh>
 80019dc:	4603      	mov	r3, r0
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff f92c 	bl	8000c3c <__aeabi_i2f>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4a1f      	ldr	r2, [pc, #124]	; (8001a64 <main+0x1ac>)
 80019e8:	6013      	str	r3, [r2, #0]
  EKF.PITCH_OFFSET = -1 * asin(accX/acctop)*rad2deg;
  EKF.ROLL_OFFSET  = -1 * asin(accY/acctop)*rad2deg;
  */

  //Kontrolcü Timer'ı
  HAL_TIM_Base_Start_IT(&htim2);
 80019ea:	481f      	ldr	r0, [pc, #124]	; (8001a68 <main+0x1b0>)
 80019ec:	f004 ffa0 	bl	8006930 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 80019f0:	481e      	ldr	r0, [pc, #120]	; (8001a6c <main+0x1b4>)
 80019f2:	f004 ff53 	bl	800689c <HAL_TIM_Base_Start>


  //PWM çıkış timer'ları
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80019f6:	2100      	movs	r1, #0
 80019f8:	481d      	ldr	r0, [pc, #116]	; (8001a70 <main+0x1b8>)
 80019fa:	f005 f83b 	bl	8006a74 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80019fe:	2104      	movs	r1, #4
 8001a00:	481b      	ldr	r0, [pc, #108]	; (8001a70 <main+0x1b8>)
 8001a02:	f006 f967 	bl	8007cd4 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001a06:	2108      	movs	r1, #8
 8001a08:	4819      	ldr	r0, [pc, #100]	; (8001a70 <main+0x1b8>)
 8001a0a:	f006 f963 	bl	8007cd4 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001a0e:	210c      	movs	r1, #12
 8001a10:	4817      	ldr	r0, [pc, #92]	; (8001a70 <main+0x1b8>)
 8001a12:	f005 f82f 	bl	8006a74 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanalları
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8001a16:	2108      	movs	r1, #8
 8001a18:	4814      	ldr	r0, [pc, #80]	; (8001a6c <main+0x1b4>)
 8001a1a:	f005 f925 	bl	8006c68 <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SendTelem();
 8001a1e:	f000 fe0b 	bl	8002638 <_Z9SendTelemv>
	  Check_Arm();
 8001a22:	f000 fc49 	bl	80022b8 <_Z9Check_Armv>
	  Check_Disarm();
 8001a26:	f000 fcb3 	bl	8002390 <_Z12Check_Disarmv>
	  SendTelem();
 8001a2a:	e7f8      	b.n	8001a1e <main+0x166>
 8001a2c:	f3af 8000 	nop.w
 8001a30:	8e8a71de 	.word	0x8e8a71de
 8001a34:	3f7ff2e4 	.word	0x3f7ff2e4
 8001a38:	20000dc8 	.word	0x20000dc8
 8001a3c:	20000210 	.word	0x20000210
 8001a40:	20000d8c 	.word	0x20000d8c
 8001a44:	20000304 	.word	0x20000304
 8001a48:	20000308 	.word	0x20000308
 8001a4c:	2000030c 	.word	0x2000030c
 8001a50:	20000310 	.word	0x20000310
 8001a54:	20000314 	.word	0x20000314
 8001a58:	20000318 	.word	0x20000318
 8001a5c:	200002e0 	.word	0x200002e0
 8001a60:	200002e4 	.word	0x200002e4
 8001a64:	200002e8 	.word	0x200002e8
 8001a68:	20000138 	.word	0x20000138
 8001a6c:	20000180 	.word	0x20000180
 8001a70:	200000f0 	.word	0x200000f0

08001a74 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b090      	sub	sp, #64	; 0x40
 8001a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7a:	f107 0318 	add.w	r3, r7, #24
 8001a7e:	2228      	movs	r2, #40	; 0x28
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f00c ff12 	bl	800e8ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a88:	1d3b      	adds	r3, r7, #4
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
 8001a94:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a96:	2301      	movs	r3, #1
 8001a98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ab0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ab2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab8:	f107 0318 	add.w	r3, r7, #24
 8001abc:	4618      	mov	r0, r3
 8001abe:	f004 fa83 	bl	8005fc8 <HAL_RCC_OscConfig>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	bf14      	ite	ne
 8001ac8:	2301      	movne	r3, #1
 8001aca:	2300      	moveq	r3, #0
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001ad2:	f001 fb7f 	bl	80031d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ad6:	230f      	movs	r3, #15
 8001ad8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ada:	2302      	movs	r3, #2
 8001adc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	2102      	movs	r1, #2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f004 fce9 	bl	80064c8 <HAL_RCC_ClockConfig>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	bf14      	ite	ne
 8001afc:	2301      	movne	r3, #1
 8001afe:	2300      	moveq	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001b06:	f001 fb65 	bl	80031d4 <Error_Handler>
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	3740      	adds	r7, #64	; 0x40
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b18:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b1a:	4a16      	ldr	r2, [pc, #88]	; (8001b74 <_ZL12MX_I2C1_Initv+0x60>)
 8001b1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001b1e:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b20:	4a15      	ldr	r2, [pc, #84]	; (8001b78 <_ZL12MX_I2C1_Initv+0x64>)
 8001b22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b38:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b50:	4807      	ldr	r0, [pc, #28]	; (8001b70 <_ZL12MX_I2C1_Initv+0x5c>)
 8001b52:	f002 fd8b 	bl	800466c <HAL_I2C_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	bf14      	ite	ne
 8001b5c:	2301      	movne	r3, #1
 8001b5e:	2300      	moveq	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001b66:	f001 fb35 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	2000009c 	.word	0x2000009c
 8001b74:	40005400 	.word	0x40005400
 8001b78:	00061a80 	.word	0x00061a80

08001b7c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b092      	sub	sp, #72	; 0x48
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
 8001b9c:	615a      	str	r2, [r3, #20]
 8001b9e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f00c fe80 	bl	800e8ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bac:	4b56      	ldr	r3, [pc, #344]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bae:	4a57      	ldr	r2, [pc, #348]	; (8001d0c <_ZL12MX_TIM1_Initv+0x190>)
 8001bb0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001bb2:	4b55      	ldr	r3, [pc, #340]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bb4:	2247      	movs	r2, #71	; 0x47
 8001bb6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb8:	4b53      	ldr	r3, [pc, #332]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8001bbe:	4b52      	ldr	r3, [pc, #328]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bc0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001bc4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc6:	4b50      	ldr	r3, [pc, #320]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bcc:	4b4e      	ldr	r3, [pc, #312]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd2:	4b4d      	ldr	r3, [pc, #308]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001bd8:	484b      	ldr	r0, [pc, #300]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001bda:	f004 fefb 	bl	80069d4 <HAL_TIM_PWM_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	bf14      	ite	ne
 8001be4:	2301      	movne	r3, #1
 8001be6:	2300      	moveq	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8001bee:	f001 faf1 	bl	80031d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bfa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4841      	ldr	r0, [pc, #260]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c02:	f006 f905 	bl	8007e10 <HAL_TIMEx_MasterConfigSynchronization>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	bf14      	ite	ne
 8001c0c:	2301      	movne	r3, #1
 8001c0e:	2300      	moveq	r3, #0
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001c16:	f001 fadd 	bl	80031d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c1a:	2360      	movs	r3, #96	; 0x60
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c26:	2300      	movs	r3, #0
 8001c28:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c32:	2300      	movs	r3, #0
 8001c34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4832      	ldr	r0, [pc, #200]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c40:	f005 fab4 	bl	80071ac <HAL_TIM_PWM_ConfigChannel>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	bf14      	ite	ne
 8001c4a:	2301      	movne	r3, #1
 8001c4c:	2300      	moveq	r3, #0
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8001c54:	f001 fabe 	bl	80031d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c5c:	2204      	movs	r2, #4
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4829      	ldr	r0, [pc, #164]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c62:	f005 faa3 	bl	80071ac <HAL_TIM_PWM_ConfigChannel>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	bf14      	ite	ne
 8001c6c:	2301      	movne	r3, #1
 8001c6e:	2300      	moveq	r3, #0
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8001c76:	f001 faad 	bl	80031d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c7e:	2208      	movs	r2, #8
 8001c80:	4619      	mov	r1, r3
 8001c82:	4821      	ldr	r0, [pc, #132]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001c84:	f005 fa92 	bl	80071ac <HAL_TIM_PWM_ConfigChannel>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	bf14      	ite	ne
 8001c8e:	2301      	movne	r3, #1
 8001c90:	2300      	moveq	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8001c98:	f001 fa9c 	bl	80031d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca0:	220c      	movs	r2, #12
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4818      	ldr	r0, [pc, #96]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001ca6:	f005 fa81 	bl	80071ac <HAL_TIM_PWM_ConfigChannel>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	bf14      	ite	ne
 8001cb0:	2301      	movne	r3, #1
 8001cb2:	2300      	moveq	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8001cba:	f001 fa8b 	bl	80031d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cd6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4809      	ldr	r0, [pc, #36]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001ce2:	f006 f8f3 	bl	8007ecc <HAL_TIMEx_ConfigBreakDeadTime>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	bf14      	ite	ne
 8001cec:	2301      	movne	r3, #1
 8001cee:	2300      	moveq	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8001cf6:	f001 fa6d 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cfa:	4803      	ldr	r0, [pc, #12]	; (8001d08 <_ZL12MX_TIM1_Initv+0x18c>)
 8001cfc:	f001 fdb6 	bl	800386c <HAL_TIM_MspPostInit>

}
 8001d00:	bf00      	nop
 8001d02:	3748      	adds	r7, #72	; 0x48
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200000f0 	.word	0x200000f0
 8001d0c:	40012c00 	.word	0x40012c00

08001d10 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	609a      	str	r2, [r3, #8]
 8001d22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d24:	463b      	mov	r3, r7
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001d34:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d36:	2247      	movs	r2, #71	; 0x47
 8001d38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3a:	4b22      	ldr	r3, [pc, #136]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1250;
 8001d40:	4b20      	ldr	r3, [pc, #128]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d42:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8001d46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d48:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d54:	481b      	ldr	r0, [pc, #108]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d56:	f004 fd51 	bl	80067fc <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	bf14      	ite	ne
 8001d60:	2301      	movne	r3, #1
 8001d62:	2300      	moveq	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001d6a:	f001 fa33 	bl	80031d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4812      	ldr	r0, [pc, #72]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001d7c:	f005 fad4 	bl	8007328 <HAL_TIM_ConfigClockSource>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	bf14      	ite	ne
 8001d86:	2301      	movne	r3, #1
 8001d88:	2300      	moveq	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001d90:	f001 fa20 	bl	80031d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4808      	ldr	r0, [pc, #32]	; (8001dc4 <_ZL12MX_TIM2_Initv+0xb4>)
 8001da2:	f006 f835 	bl	8007e10 <HAL_TIMEx_MasterConfigSynchronization>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	bf14      	ite	ne
 8001dac:	2301      	movne	r3, #1
 8001dae:	2300      	moveq	r3, #0
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001db6:	f001 fa0d 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000138 	.word	0x20000138

08001dc8 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dce:	f107 0318 	add.w	r3, r7, #24
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
 8001dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ddc:	f107 0310 	add.w	r3, r7, #16
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001de6:	463b      	mov	r3, r7
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001df2:	4b38      	ldr	r3, [pc, #224]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001df4:	4a38      	ldr	r2, [pc, #224]	; (8001ed8 <_ZL12MX_TIM3_Initv+0x110>)
 8001df6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001df8:	4b36      	ldr	r3, [pc, #216]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001dfa:	2247      	movs	r2, #71	; 0x47
 8001dfc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfe:	4b35      	ldr	r3, [pc, #212]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001e04:	4b33      	ldr	r3, [pc, #204]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e0a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0c:	4b31      	ldr	r3, [pc, #196]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e12:	4b30      	ldr	r3, [pc, #192]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e18:	482e      	ldr	r0, [pc, #184]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e1a:	f004 fcef 	bl	80067fc <HAL_TIM_Base_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bf14      	ite	ne
 8001e24:	2301      	movne	r3, #1
 8001e26:	2300      	moveq	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 8001e2e:	f001 f9d1 	bl	80031d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e36:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e38:	f107 0318 	add.w	r3, r7, #24
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4825      	ldr	r0, [pc, #148]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e40:	f005 fa72 	bl	8007328 <HAL_TIM_ConfigClockSource>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	bf14      	ite	ne
 8001e4a:	2301      	movne	r3, #1
 8001e4c:	2300      	moveq	r3, #0
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 8001e54:	f001 f9be 	bl	80031d4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001e58:	481e      	ldr	r0, [pc, #120]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e5a:	f004 fead 	bl	8006bb8 <HAL_TIM_IC_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	bf14      	ite	ne
 8001e64:	2301      	movne	r3, #1
 8001e66:	2300      	moveq	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8001e6e:	f001 f9b1 	bl	80031d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e7a:	f107 0310 	add.w	r3, r7, #16
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4814      	ldr	r0, [pc, #80]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001e82:	f005 ffc5 	bl	8007e10 <HAL_TIMEx_MasterConfigSynchronization>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf14      	ite	ne
 8001e8c:	2301      	movne	r3, #1
 8001e8e:	2300      	moveq	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 8001e96:	f001 f99d 	bl	80031d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001eaa:	463b      	mov	r3, r7
 8001eac:	2208      	movs	r2, #8
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4808      	ldr	r0, [pc, #32]	; (8001ed4 <_ZL12MX_TIM3_Initv+0x10c>)
 8001eb2:	f005 f8e7 	bl	8007084 <HAL_TIM_IC_ConfigChannel>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	bf14      	ite	ne
 8001ebc:	2301      	movne	r3, #1
 8001ebe:	2300      	moveq	r3, #0
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 8001ec6:	f001 f985 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	3728      	adds	r7, #40	; 0x28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000180 	.word	0x20000180
 8001ed8:	40000400 	.word	0x40000400

08001edc <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ee2:	f107 0308 	add.w	r3, r7, #8
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001efa:	4a26      	ldr	r2, [pc, #152]	; (8001f94 <_ZL12MX_TIM4_Initv+0xb8>)
 8001efc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 8001efe:	4b24      	ldr	r3, [pc, #144]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f00:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001f04:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f06:	4b22      	ldr	r3, [pc, #136]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001f0c:	4b20      	ldr	r3, [pc, #128]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f12:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f14:	4b1e      	ldr	r3, [pc, #120]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f20:	481b      	ldr	r0, [pc, #108]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f22:	f004 fc6b 	bl	80067fc <HAL_TIM_Base_Init>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf14      	ite	ne
 8001f2c:	2301      	movne	r3, #1
 8001f2e:	2300      	moveq	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8001f36:	f001 f94d 	bl	80031d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f40:	f107 0308 	add.w	r3, r7, #8
 8001f44:	4619      	mov	r1, r3
 8001f46:	4812      	ldr	r0, [pc, #72]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f48:	f005 f9ee 	bl	8007328 <HAL_TIM_ConfigClockSource>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	bf14      	ite	ne
 8001f52:	2301      	movne	r3, #1
 8001f54:	2300      	moveq	r3, #0
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 8001f5c:	f001 f93a 	bl	80031d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f60:	2300      	movs	r3, #0
 8001f62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4808      	ldr	r0, [pc, #32]	; (8001f90 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f6e:	f005 ff4f 	bl	8007e10 <HAL_TIMEx_MasterConfigSynchronization>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	bf14      	ite	ne
 8001f78:	2301      	movne	r3, #1
 8001f7a:	2300      	moveq	r3, #0
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 8001f82:	f001 f927 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f86:	bf00      	nop
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200001c8 	.word	0x200001c8
 8001f94:	40000800 	.word	0x40000800

08001f98 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f9c:	4b13      	ldr	r3, [pc, #76]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001f9e:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001fa0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fa4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fa8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fce:	4807      	ldr	r0, [pc, #28]	; (8001fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fd0:	f006 f803 	bl	8007fda <HAL_UART_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	bf14      	ite	ne
 8001fda:	2301      	movne	r3, #1
 8001fdc:	2300      	moveq	r3, #0
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001fe4:	f001 f8f6 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000210 	.word	0x20000210
 8001ff0:	40013800 	.word	0x40013800

08001ff4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ff8:	4b13      	ldr	r3, [pc, #76]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ffa:	4a14      	ldr	r2, [pc, #80]	; (800204c <_ZL19MX_USART2_UART_Initv+0x58>)
 8001ffc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001ffe:	4b12      	ldr	r3, [pc, #72]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002000:	4a13      	ldr	r2, [pc, #76]	; (8002050 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8002002:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002004:	4b10      	ldr	r3, [pc, #64]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800200a:	4b0f      	ldr	r3, [pc, #60]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 800200c:	2200      	movs	r2, #0
 800200e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002010:	4b0d      	ldr	r3, [pc, #52]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002012:	2200      	movs	r2, #0
 8002014:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002016:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002018:	220c      	movs	r2, #12
 800201a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201c:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 800201e:	2200      	movs	r2, #0
 8002020:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002022:	4b09      	ldr	r3, [pc, #36]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002024:	2200      	movs	r2, #0
 8002026:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002028:	4807      	ldr	r0, [pc, #28]	; (8002048 <_ZL19MX_USART2_UART_Initv+0x54>)
 800202a:	f005 ffd6 	bl	8007fda <HAL_UART_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	bf14      	ite	ne
 8002034:	2301      	movne	r3, #1
 8002036:	2300      	moveq	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 800203e:	f001 f8c9 	bl	80031d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000250 	.word	0x20000250
 800204c:	40004400 	.word	0x40004400
 8002050:	000f4240 	.word	0x000f4240

08002054 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800205a:	4b0c      	ldr	r3, [pc, #48]	; (800208c <_ZL11MX_DMA_Initv+0x38>)
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	4a0b      	ldr	r2, [pc, #44]	; (800208c <_ZL11MX_DMA_Initv+0x38>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6153      	str	r3, [r2, #20]
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <_ZL11MX_DMA_Initv+0x38>)
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	607b      	str	r3, [r7, #4]
 8002070:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	200f      	movs	r0, #15
 8002078:	f001 ff1d 	bl	8003eb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800207c:	200f      	movs	r0, #15
 800207e:	f001 ff36 	bl	8003eee <HAL_NVIC_EnableIRQ>

}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000

08002090 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002096:	f107 0310 	add.w	r3, r7, #16
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a4:	4b38      	ldr	r3, [pc, #224]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	4a37      	ldr	r2, [pc, #220]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020aa:	f043 0310 	orr.w	r3, r3, #16
 80020ae:	6193      	str	r3, [r2, #24]
 80020b0:	4b35      	ldr	r3, [pc, #212]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	f003 0310 	and.w	r3, r3, #16
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020bc:	4b32      	ldr	r3, [pc, #200]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	4a31      	ldr	r2, [pc, #196]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020c2:	f043 0320 	orr.w	r3, r3, #32
 80020c6:	6193      	str	r3, [r2, #24]
 80020c8:	4b2f      	ldr	r3, [pc, #188]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	f003 0320 	and.w	r3, r3, #32
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d4:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	4a2b      	ldr	r2, [pc, #172]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020da:	f043 0304 	orr.w	r3, r3, #4
 80020de:	6193      	str	r3, [r2, #24]
 80020e0:	4b29      	ldr	r3, [pc, #164]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ec:	4b26      	ldr	r3, [pc, #152]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	4a25      	ldr	r2, [pc, #148]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020f2:	f043 0308 	orr.w	r3, r3, #8
 80020f6:	6193      	str	r3, [r2, #24]
 80020f8:	4b23      	ldr	r3, [pc, #140]	; (8002188 <_ZL12MX_GPIO_Initv+0xf8>)
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f003 0308 	and.w	r3, r3, #8
 8002100:	603b      	str	r3, [r7, #0]
 8002102:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002104:	2200      	movs	r2, #0
 8002106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800210a:	4820      	ldr	r0, [pc, #128]	; (800218c <_ZL12MX_GPIO_Initv+0xfc>)
 800210c:	f002 fa7c 	bl	8004608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002110:	2200      	movs	r2, #0
 8002112:	2102      	movs	r1, #2
 8002114:	481e      	ldr	r0, [pc, #120]	; (8002190 <_ZL12MX_GPIO_Initv+0x100>)
 8002116:	f002 fa77 	bl	8004608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800211a:	2200      	movs	r2, #0
 800211c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002120:	481c      	ldr	r0, [pc, #112]	; (8002194 <_ZL12MX_GPIO_Initv+0x104>)
 8002122:	f002 fa71 	bl	8004608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800212a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800212c:	2301      	movs	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002134:	2302      	movs	r3, #2
 8002136:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	4619      	mov	r1, r3
 800213e:	4813      	ldr	r0, [pc, #76]	; (800218c <_ZL12MX_GPIO_Initv+0xfc>)
 8002140:	f002 f8de 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002144:	2302      	movs	r3, #2
 8002146:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002148:	2301      	movs	r3, #1
 800214a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002150:	2302      	movs	r3, #2
 8002152:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002154:	f107 0310 	add.w	r3, r7, #16
 8002158:	4619      	mov	r1, r3
 800215a:	480d      	ldr	r0, [pc, #52]	; (8002190 <_ZL12MX_GPIO_Initv+0x100>)
 800215c:	f002 f8d0 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002160:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002164:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002166:	2301      	movs	r3, #1
 8002168:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2302      	movs	r3, #2
 8002170:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002172:	f107 0310 	add.w	r3, r7, #16
 8002176:	4619      	mov	r1, r3
 8002178:	4806      	ldr	r0, [pc, #24]	; (8002194 <_ZL12MX_GPIO_Initv+0x104>)
 800217a:	f002 f8c1 	bl	8004300 <HAL_GPIO_Init>

}
 800217e:	bf00      	nop
 8002180:	3720      	adds	r7, #32
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000
 800218c:	40011000 	.word	0x40011000
 8002190:	40010c00 	.word	0x40010c00
 8002194:	40010800 	.word	0x40010800

08002198 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 800219e:	2300      	movs	r3, #0
 80021a0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //Güç registerını aktif et
 80021a2:	2305      	movs	r3, #5
 80021a4:	9302      	str	r3, [sp, #8]
 80021a6:	2301      	movs	r3, #1
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	1dfb      	adds	r3, r7, #7
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	2301      	movs	r3, #1
 80021b0:	223e      	movs	r2, #62	; 0x3e
 80021b2:	21d0      	movs	r1, #208	; 0xd0
 80021b4:	4826      	ldr	r0, [pc, #152]	; (8002250 <_Z14MPU6050_Baslatv+0xb8>)
 80021b6:	f002 fefb 	bl	8004fb0 <HAL_I2C_Mem_Write>
	config = 0x18;
 80021ba:	2318      	movs	r3, #24
 80021bc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 80021be:	2305      	movs	r3, #5
 80021c0:	9302      	str	r3, [sp, #8]
 80021c2:	2301      	movs	r3, #1
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	1dfb      	adds	r3, r7, #7
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	2301      	movs	r3, #1
 80021cc:	2216      	movs	r2, #22
 80021ce:	21d0      	movs	r1, #208	; 0xd0
 80021d0:	481f      	ldr	r0, [pc, #124]	; (8002250 <_Z14MPU6050_Baslatv+0xb8>)
 80021d2:	f002 feed 	bl	8004fb0 <HAL_I2C_Mem_Write>
	config = 0x00;
 80021d6:	2300      	movs	r3, #0
 80021d8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80021da:	2305      	movs	r3, #5
 80021dc:	9302      	str	r3, [sp, #8]
 80021de:	2301      	movs	r3, #1
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	1dfb      	adds	r3, r7, #7
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	2301      	movs	r3, #1
 80021e8:	222d      	movs	r2, #45	; 0x2d
 80021ea:	21a6      	movs	r1, #166	; 0xa6
 80021ec:	4818      	ldr	r0, [pc, #96]	; (8002250 <_Z14MPU6050_Baslatv+0xb8>)
 80021ee:	f002 fedf 	bl	8004fb0 <HAL_I2C_Mem_Write>
	config = 0x08;
 80021f2:	2308      	movs	r3, #8
 80021f4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80021f6:	2305      	movs	r3, #5
 80021f8:	9302      	str	r3, [sp, #8]
 80021fa:	2301      	movs	r3, #1
 80021fc:	9301      	str	r3, [sp, #4]
 80021fe:	1dfb      	adds	r3, r7, #7
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	2301      	movs	r3, #1
 8002204:	222d      	movs	r2, #45	; 0x2d
 8002206:	21a6      	movs	r1, #166	; 0xa6
 8002208:	4811      	ldr	r0, [pc, #68]	; (8002250 <_Z14MPU6050_Baslatv+0xb8>)
 800220a:	f002 fed1 	bl	8004fb0 <HAL_I2C_Mem_Write>
	config = 0x0D;
 800220e:	230d      	movs	r3, #13
 8002210:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8002212:	2305      	movs	r3, #5
 8002214:	9302      	str	r3, [sp, #8]
 8002216:	2301      	movs	r3, #1
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2301      	movs	r3, #1
 8002220:	222c      	movs	r2, #44	; 0x2c
 8002222:	21a6      	movs	r1, #166	; 0xa6
 8002224:	480a      	ldr	r0, [pc, #40]	; (8002250 <_Z14MPU6050_Baslatv+0xb8>)
 8002226:	f002 fec3 	bl	8004fb0 <HAL_I2C_Mem_Write>
	config = 0x01;
 800222a:	2301      	movs	r3, #1
 800222c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800222e:	2305      	movs	r3, #5
 8002230:	9302      	str	r3, [sp, #8]
 8002232:	2301      	movs	r3, #1
 8002234:	9301      	str	r3, [sp, #4]
 8002236:	1dfb      	adds	r3, r7, #7
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	2301      	movs	r3, #1
 800223c:	2231      	movs	r2, #49	; 0x31
 800223e:	21a6      	movs	r1, #166	; 0xa6
 8002240:	4803      	ldr	r0, [pc, #12]	; (8002250 <_Z14MPU6050_Baslatv+0xb8>)
 8002242:	f002 feb5 	bl	8004fb0 <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarlandı


}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	2000009c 	.word	0x2000009c

08002254 <_Z9checkModei>:

void checkMode(int mod_ch) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8002262:	da0d      	bge.n	8002280 <_Z9checkModei+0x2c>

		  controller.mod = STABILIZE;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <_Z9checkModei+0x58>)
 8002266:	2200      	movs	r2, #0
 8002268:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
		  controller.z0 = EKF.alt_gnd;
 800226c:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <_Z9checkModei+0x5c>)
 800226e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8002272:	4a0e      	ldr	r2, [pc, #56]	; (80022ac <_Z9checkModei+0x58>)
 8002274:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
		  controller.p_alt.reset();
 8002278:	480e      	ldr	r0, [pc, #56]	; (80022b4 <_Z9checkModei+0x60>)
 800227a:	f00a f901 	bl	800c480 <_ZN3PID5resetEv>
	  }

	  else {
		  controller.mod = ALT_HOLD;
	  }
}
 800227e:	e011      	b.n	80022a4 <_Z9checkModei+0x50>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8002286:	db09      	blt.n	800229c <_Z9checkModei+0x48>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800228e:	4293      	cmp	r3, r2
 8002290:	dc04      	bgt.n	800229c <_Z9checkModei+0x48>
		  controller.mod = ALT_HOLD;
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <_Z9checkModei+0x58>)
 8002294:	2201      	movs	r2, #1
 8002296:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 800229a:	e003      	b.n	80022a4 <_Z9checkModei+0x50>
		  controller.mod = ALT_HOLD;
 800229c:	4b03      	ldr	r3, [pc, #12]	; (80022ac <_Z9checkModei+0x58>)
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 80022a4:	bf00      	nop
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000758 	.word	0x20000758
 80022b0:	200004d0 	.word	0x200004d0
 80022b4:	20000af8 	.word	0x20000af8

080022b8 <_Z9Check_Armv>:

void Check_Arm() {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
	if(!armed) {
 80022bc:	4b29      	ldr	r3, [pc, #164]	; (8002364 <_Z9Check_Armv+0xac>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	f083 0301 	eor.w	r3, r3, #1
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d049      	beq.n	800235e <_Z9Check_Armv+0xa6>
		if((ch[2] < 1100) && (ch[3] > 1700)) {
 80022ca:	4b27      	ldr	r3, [pc, #156]	; (8002368 <_Z9Check_Armv+0xb0>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f240 424b 	movw	r2, #1099	; 0x44b
 80022d2:	4293      	cmp	r3, r2
 80022d4:	dc3f      	bgt.n	8002356 <_Z9Check_Armv+0x9e>
 80022d6:	4b24      	ldr	r3, [pc, #144]	; (8002368 <_Z9Check_Armv+0xb0>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80022de:	4293      	cmp	r3, r2
 80022e0:	dd39      	ble.n	8002356 <_Z9Check_Armv+0x9e>
				if(!arm_start){
 80022e2:	4b22      	ldr	r3, [pc, #136]	; (800236c <_Z9Check_Armv+0xb4>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	f083 0301 	eor.w	r3, r3, #1
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 80022f0:	f001 fcdc 	bl	8003cac <HAL_GetTick>
 80022f4:	4603      	mov	r3, r0
 80022f6:	461a      	mov	r2, r3
 80022f8:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <_Z9Check_Armv+0xb8>)
 80022fa:	601a      	str	r2, [r3, #0]
					arm_start = true;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	; (800236c <_Z9Check_Armv+0xb4>)
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8002302:	f001 fcd3 	bl	8003cac <HAL_GetTick>
 8002306:	4603      	mov	r3, r0
 8002308:	4a19      	ldr	r2, [pc, #100]	; (8002370 <_Z9Check_Armv+0xb8>)
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	1a9b      	subs	r3, r3, r2
 800230e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002312:	4293      	cmp	r3, r2
 8002314:	bf8c      	ite	hi
 8002316:	2301      	movhi	r3, #1
 8002318:	2300      	movls	r3, #0
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d01e      	beq.n	800235e <_Z9Check_Armv+0xa6>
					controller.pid_roll.reset();
 8002320:	4814      	ldr	r0, [pc, #80]	; (8002374 <_Z9Check_Armv+0xbc>)
 8002322:	f00a f8ad 	bl	800c480 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8002326:	4814      	ldr	r0, [pc, #80]	; (8002378 <_Z9Check_Armv+0xc0>)
 8002328:	f00a f8aa 	bl	800c480 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 800232c:	4813      	ldr	r0, [pc, #76]	; (800237c <_Z9Check_Armv+0xc4>)
 800232e:	f00a f8a7 	bl	800c480 <_ZN3PID5resetEv>
					armed = true;
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <_Z9Check_Armv+0xac>)
 8002334:	2201      	movs	r2, #1
 8002336:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8002338:	2201      	movs	r2, #1
 800233a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800233e:	4810      	ldr	r0, [pc, #64]	; (8002380 <_Z9Check_Armv+0xc8>)
 8002340:	f002 f962 	bl	8004608 <HAL_GPIO_WritePin>
					EKF.sb = 1e-3;
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <_Z9Check_Armv+0xcc>)
 8002346:	4a10      	ldr	r2, [pc, #64]	; (8002388 <_Z9Check_Armv+0xd0>)
 8002348:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
					EKF.Qa = 100;
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <_Z9Check_Armv+0xcc>)
 800234e:	4a0f      	ldr	r2, [pc, #60]	; (800238c <_Z9Check_Armv+0xd4>)
 8002350:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
				if(HAL_GetTick() - arm_timer > 3000) {
 8002354:	e003      	b.n	800235e <_Z9Check_Armv+0xa6>
				}

		}

		else {
			arm_start = false;
 8002356:	4b05      	ldr	r3, [pc, #20]	; (800236c <_Z9Check_Armv+0xb4>)
 8002358:	2200      	movs	r2, #0
 800235a:	701a      	strb	r2, [r3, #0]
		}
	}

}
 800235c:	e7ff      	b.n	800235e <_Z9Check_Armv+0xa6>
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20000d61 	.word	0x20000d61
 8002368:	20000d2c 	.word	0x20000d2c
 800236c:	20000d60 	.word	0x20000d60
 8002370:	20000d54 	.word	0x20000d54
 8002374:	20000900 	.word	0x20000900
 8002378:	200009a8 	.word	0x200009a8
 800237c:	20000a50 	.word	0x20000a50
 8002380:	40010800 	.word	0x40010800
 8002384:	200004d0 	.word	0x200004d0
 8002388:	3a83126f 	.word	0x3a83126f
 800238c:	42c80000 	.word	0x42c80000

08002390 <_Z12Check_Disarmv>:

void Check_Disarm() {
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
	if(armed) {
 8002394:	4b1f      	ldr	r3, [pc, #124]	; (8002414 <_Z12Check_Disarmv+0x84>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d038      	beq.n	800240e <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 800239c:	4b1e      	ldr	r3, [pc, #120]	; (8002418 <_Z12Check_Disarmv+0x88>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f240 424b 	movw	r2, #1099	; 0x44b
 80023a4:	4293      	cmp	r3, r2
 80023a6:	dc2e      	bgt.n	8002406 <_Z12Check_Disarmv+0x76>
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <_Z12Check_Disarmv+0x88>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f240 424b 	movw	r2, #1099	; 0x44b
 80023b0:	4293      	cmp	r3, r2
 80023b2:	dc28      	bgt.n	8002406 <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 80023b4:	4b19      	ldr	r3, [pc, #100]	; (800241c <_Z12Check_Disarmv+0x8c>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	f083 0301 	eor.w	r3, r3, #1
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d008      	beq.n	80023d4 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 80023c2:	f001 fc73 	bl	8003cac <HAL_GetTick>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b15      	ldr	r3, [pc, #84]	; (8002420 <_Z12Check_Disarmv+0x90>)
 80023cc:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 80023ce:	4b13      	ldr	r3, [pc, #76]	; (800241c <_Z12Check_Disarmv+0x8c>)
 80023d0:	2201      	movs	r2, #1
 80023d2:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 80023d4:	f001 fc6a 	bl	8003cac <HAL_GetTick>
 80023d8:	4603      	mov	r3, r0
 80023da:	4a11      	ldr	r2, [pc, #68]	; (8002420 <_Z12Check_Disarmv+0x90>)
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80023e4:	4293      	cmp	r3, r2
 80023e6:	bf8c      	ite	hi
 80023e8:	2301      	movhi	r3, #1
 80023ea:	2300      	movls	r3, #0
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00d      	beq.n	800240e <_Z12Check_Disarmv+0x7e>
					armed = false;
 80023f2:	4b08      	ldr	r3, [pc, #32]	; (8002414 <_Z12Check_Disarmv+0x84>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80023f8:	2200      	movs	r2, #0
 80023fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023fe:	4809      	ldr	r0, [pc, #36]	; (8002424 <_Z12Check_Disarmv+0x94>)
 8002400:	f002 f902 	bl	8004608 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8002404:	e003      	b.n	800240e <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 8002406:	4b05      	ldr	r3, [pc, #20]	; (800241c <_Z12Check_Disarmv+0x8c>)
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800240c:	e7ff      	b.n	800240e <_Z12Check_Disarmv+0x7e>
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000d61 	.word	0x20000d61
 8002418:	20000d2c 	.word	0x20000d2c
 800241c:	20000d63 	.word	0x20000d63
 8002420:	20000d58 	.word	0x20000d58
 8002424:	40010800 	.word	0x40010800

08002428 <_Z9TelemPackv>:

void TelemPack() {
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 800242c:	4b75      	ldr	r3, [pc, #468]	; (8002604 <_Z9TelemPackv+0x1dc>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a75      	ldr	r2, [pc, #468]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002432:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8002434:	4b73      	ldr	r3, [pc, #460]	; (8002604 <_Z9TelemPackv+0x1dc>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4a73      	ldr	r2, [pc, #460]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800243a:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 800243c:	4b71      	ldr	r3, [pc, #452]	; (8002604 <_Z9TelemPackv+0x1dc>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a71      	ldr	r2, [pc, #452]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002442:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 8002444:	4b71      	ldr	r3, [pc, #452]	; (800260c <_Z9TelemPackv+0x1e4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	b29a      	uxth	r2, r3
 800244a:	4b6f      	ldr	r3, [pc, #444]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800244c:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 800244e:	4b6f      	ldr	r3, [pc, #444]	; (800260c <_Z9TelemPackv+0x1e4>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	b29a      	uxth	r2, r3
 8002454:	4b6c      	ldr	r3, [pc, #432]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002456:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8002458:	4b6c      	ldr	r3, [pc, #432]	; (800260c <_Z9TelemPackv+0x1e4>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	b29a      	uxth	r2, r3
 800245e:	4b6a      	ldr	r3, [pc, #424]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002460:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 8002462:	4b6a      	ldr	r3, [pc, #424]	; (800260c <_Z9TelemPackv+0x1e4>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	b29a      	uxth	r2, r3
 8002468:	4b67      	ldr	r3, [pc, #412]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800246a:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 800246c:	4b68      	ldr	r3, [pc, #416]	; (8002610 <_Z9TelemPackv+0x1e8>)
 800246e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002472:	4a65      	ldr	r2, [pc, #404]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002474:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 8002476:	4b66      	ldr	r3, [pc, #408]	; (8002610 <_Z9TelemPackv+0x1e8>)
 8002478:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800247c:	4a62      	ldr	r2, [pc, #392]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800247e:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = 0;
 8002480:	4b61      	ldr	r3, [pc, #388]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	615a      	str	r2, [r3, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 8002488:	4b5e      	ldr	r3, [pc, #376]	; (8002604 <_Z9TelemPackv+0x1dc>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4a5e      	ldr	r2, [pc, #376]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800248e:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 8002490:	4b5c      	ldr	r3, [pc, #368]	; (8002604 <_Z9TelemPackv+0x1dc>)
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	4a5c      	ldr	r2, [pc, #368]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002496:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 8002498:	4b5a      	ldr	r3, [pc, #360]	; (8002604 <_Z9TelemPackv+0x1dc>)
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	4a5a      	ldr	r2, [pc, #360]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800249e:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 80024a0:	4b5c      	ldr	r3, [pc, #368]	; (8002614 <_Z9TelemPackv+0x1ec>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	4a58      	ldr	r2, [pc, #352]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024a6:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 80024a8:	4b5a      	ldr	r3, [pc, #360]	; (8002614 <_Z9TelemPackv+0x1ec>)
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	4a56      	ldr	r2, [pc, #344]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024ae:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 80024b0:	4b59      	ldr	r3, [pc, #356]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80024b2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80024b6:	4a54      	ldr	r2, [pc, #336]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024b8:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 80024ba:	4b57      	ldr	r3, [pc, #348]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80024bc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80024c0:	4a51      	ldr	r2, [pc, #324]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024c2:	63d3      	str	r3, [r2, #60]	; 0x3c

	  telem_pack.ekf.roll_gyro  = gyroX;
 80024c4:	4b55      	ldr	r3, [pc, #340]	; (800261c <_Z9TelemPackv+0x1f4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a4f      	ldr	r2, [pc, #316]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024ca:	6413      	str	r3, [r2, #64]	; 0x40
	  telem_pack.ekf.pitch_gyro = gyroY;
 80024cc:	4b54      	ldr	r3, [pc, #336]	; (8002620 <_Z9TelemPackv+0x1f8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a4d      	ldr	r2, [pc, #308]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024d2:	6453      	str	r3, [r2, #68]	; 0x44

	  telem_pack.ekf.roll_comp =  EKF.roll_comp;
 80024d4:	4b50      	ldr	r3, [pc, #320]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80024d6:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80024da:	4a4b      	ldr	r2, [pc, #300]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024dc:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_comp;
 80024de:	4b4e      	ldr	r3, [pc, #312]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80024e0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80024e4:	4a48      	ldr	r2, [pc, #288]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024e6:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 80024e8:	4b4b      	ldr	r3, [pc, #300]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80024ea:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80024ee:	4a46      	ldr	r2, [pc, #280]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024f0:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 80024f2:	4b49      	ldr	r3, [pc, #292]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80024f4:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80024f8:	4a43      	ldr	r2, [pc, #268]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80024fa:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 80024fc:	4b44      	ldr	r3, [pc, #272]	; (8002610 <_Z9TelemPackv+0x1e8>)
 80024fe:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8002502:	4a41      	ldr	r2, [pc, #260]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002504:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8002506:	4b42      	ldr	r3, [pc, #264]	; (8002610 <_Z9TelemPackv+0x1e8>)
 8002508:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 800250c:	4a3e      	ldr	r2, [pc, #248]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800250e:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8002510:	4b3f      	ldr	r3, [pc, #252]	; (8002610 <_Z9TelemPackv+0x1e8>)
 8002512:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 8002516:	4a3c      	ldr	r2, [pc, #240]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002518:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 800251a:	4b3d      	ldr	r3, [pc, #244]	; (8002610 <_Z9TelemPackv+0x1e8>)
 800251c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002520:	4a39      	ldr	r2, [pc, #228]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002522:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 8002524:	4b3a      	ldr	r3, [pc, #232]	; (8002610 <_Z9TelemPackv+0x1e8>)
 8002526:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 800252a:	4a37      	ldr	r2, [pc, #220]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800252c:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 800252e:	4b38      	ldr	r3, [pc, #224]	; (8002610 <_Z9TelemPackv+0x1e8>)
 8002530:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 8002534:	4a34      	ldr	r2, [pc, #208]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002536:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8002538:	4b35      	ldr	r3, [pc, #212]	; (8002610 <_Z9TelemPackv+0x1e8>)
 800253a:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 800253e:	4a32      	ldr	r2, [pc, #200]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002540:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 8002542:	4b33      	ldr	r3, [pc, #204]	; (8002610 <_Z9TelemPackv+0x1e8>)
 8002544:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8002548:	4a2f      	ldr	r2, [pc, #188]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800254a:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = EKF.sonar_alt;
 800254c:	4b32      	ldr	r3, [pc, #200]	; (8002618 <_Z9TelemPackv+0x1f0>)
 800254e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8002552:	4a2d      	ldr	r2, [pc, #180]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002554:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.velocity_body.z = EKF.vz;
 8002556:	4b30      	ldr	r3, [pc, #192]	; (8002618 <_Z9TelemPackv+0x1f0>)
 8002558:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800255c:	4a2a      	ldr	r2, [pc, #168]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800255e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  telem_pack.position_body.z = EKF.alt_gnd;
 8002562:	4b2d      	ldr	r3, [pc, #180]	; (8002618 <_Z9TelemPackv+0x1f0>)
 8002564:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8002568:	4a27      	ldr	r2, [pc, #156]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800256a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	  telem_pack.cam_data.detected = cam_data_20.detected;
 800256e:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <_Z9TelemPackv+0x1fc>)
 8002570:	781a      	ldrb	r2, [r3, #0]
 8002572:	4b25      	ldr	r3, [pc, #148]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002574:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	  telem_pack.cam_data.x = cam_data_20.x;
 8002578:	4b2a      	ldr	r3, [pc, #168]	; (8002624 <_Z9TelemPackv+0x1fc>)
 800257a:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 800257e:	b21a      	sxth	r2, r3
 8002580:	4b21      	ldr	r3, [pc, #132]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002582:	f8a3 209d 	strh.w	r2, [r3, #157]	; 0x9d
	  telem_pack.cam_data.y = cam_data_20.y;
 8002586:	4b27      	ldr	r3, [pc, #156]	; (8002624 <_Z9TelemPackv+0x1fc>)
 8002588:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800258c:	b21a      	sxth	r2, r3
 800258e:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <_Z9TelemPackv+0x1e0>)
 8002590:	f8a3 209f 	strh.w	r2, [r3, #159]	; 0x9f
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 8002594:	4b23      	ldr	r3, [pc, #140]	; (8002624 <_Z9TelemPackv+0x1fc>)
 8002596:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 800259a:	b21a      	sxth	r2, r3
 800259c:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <_Z9TelemPackv+0x1e0>)
 800259e:	f8a3 20a1 	strh.w	r2, [r3, #161]	; 0xa1


	  telem_pack.position_body.x = EKF.xpos;
 80025a2:	4b1d      	ldr	r3, [pc, #116]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80025a4:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80025a8:	4a17      	ldr	r2, [pc, #92]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025aa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.x = EKF.vx;
 80025ae:	4b1a      	ldr	r3, [pc, #104]	; (8002618 <_Z9TelemPackv+0x1f0>)
 80025b0:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 80025b4:	4a14      	ldr	r2, [pc, #80]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025b6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	  //telem_pack.position_body.y = EKF.ypos;

	  telem_pack.alt_thr = controller.alt_thr;
 80025ba:	4b15      	ldr	r3, [pc, #84]	; (8002610 <_Z9TelemPackv+0x1e8>)
 80025bc:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
 80025c0:	4a11      	ldr	r2, [pc, #68]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025c2:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.time_millis = HAL_GetTick();
 80025c4:	f001 fb72 	bl	8003cac <HAL_GetTick>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4a0f      	ldr	r2, [pc, #60]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	  telem_pack.acc.x = accXc;
 80025d0:	4b15      	ldr	r3, [pc, #84]	; (8002628 <_Z9TelemPackv+0x200>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b0c      	ldr	r3, [pc, #48]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025d6:	f8c3 20a5 	str.w	r2, [r3, #165]	; 0xa5
	  telem_pack.acc.y = accYc;
 80025da:	4b14      	ldr	r3, [pc, #80]	; (800262c <_Z9TelemPackv+0x204>)
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025e0:	f8c3 20a9 	str.w	r2, [r3, #169]	; 0xa9
	  telem_pack.acc.z = accZc;
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <_Z9TelemPackv+0x208>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4b07      	ldr	r3, [pc, #28]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025ea:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 80025ee:	4a11      	ldr	r2, [pc, #68]	; (8002634 <_Z9TelemPackv+0x20c>)
 80025f0:	4b05      	ldr	r3, [pc, #20]	; (8002608 <_Z9TelemPackv+0x1e0>)
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	23b1      	movs	r3, #177	; 0xb1
 80025f8:	461a      	mov	r2, r3
 80025fa:	f00c f92f 	bl	800e85c <memcpy>
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000340 	.word	0x20000340
 8002608:	20000364 	.word	0x20000364
 800260c:	20000cf8 	.word	0x20000cf8
 8002610:	20000758 	.word	0x20000758
 8002614:	2000031c 	.word	0x2000031c
 8002618:	200004d0 	.word	0x200004d0
 800261c:	200002d4 	.word	0x200002d4
 8002620:	200002d8 	.word	0x200002d8
 8002624:	20000dd4 	.word	0x20000dd4
 8002628:	200002ec 	.word	0x200002ec
 800262c:	200002f0 	.word	0x200002f0
 8002630:	200002f4 	.word	0x200002f4
 8002634:	20000418 	.word	0x20000418

08002638 <_Z9SendTelemv>:

void SendTelem() {
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
	  TelemPack();
 800263e:	f7ff fef3 	bl	8002428 <_Z9TelemPackv>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 100);
 8002642:	2364      	movs	r3, #100	; 0x64
 8002644:	22b1      	movs	r2, #177	; 0xb1
 8002646:	490e      	ldr	r1, [pc, #56]	; (8002680 <_Z9SendTelemv+0x48>)
 8002648:	480e      	ldr	r0, [pc, #56]	; (8002684 <_Z9SendTelemv+0x4c>)
 800264a:	f005 fd13 	bl	8008074 <HAL_UART_Transmit>
	  char end_char = '@';
 800264e:	2340      	movs	r3, #64	; 0x40
 8002650:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8002652:	1df9      	adds	r1, r7, #7
 8002654:	2364      	movs	r3, #100	; 0x64
 8002656:	2201      	movs	r2, #1
 8002658:	480a      	ldr	r0, [pc, #40]	; (8002684 <_Z9SendTelemv+0x4c>)
 800265a:	f005 fd0b 	bl	8008074 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 800265e:	1df9      	adds	r1, r7, #7
 8002660:	2364      	movs	r3, #100	; 0x64
 8002662:	2201      	movs	r2, #1
 8002664:	4807      	ldr	r0, [pc, #28]	; (8002684 <_Z9SendTelemv+0x4c>)
 8002666:	f005 fd05 	bl	8008074 <HAL_UART_Transmit>
	  sent_time = HAL_GetTick();
 800266a:	f001 fb1f 	bl	8003cac <HAL_GetTick>
 800266e:	4603      	mov	r3, r0
 8002670:	461a      	mov	r2, r3
 8002672:	4b05      	ldr	r3, [pc, #20]	; (8002688 <_Z9SendTelemv+0x50>)
 8002674:	601a      	str	r2, [r3, #0]


}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000418 	.word	0x20000418
 8002684:	20000250 	.word	0x20000250
 8002688:	20000d5c 	.word	0x20000d5c

0800268c <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 800268c:	b580      	push	{r7, lr}
 800268e:	b088      	sub	sp, #32
 8002690:	af04      	add	r7, sp, #16
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	b29a      	uxth	r2, r3
 800269a:	2301      	movs	r3, #1
 800269c:	9302      	str	r3, [sp, #8]
 800269e:	2302      	movs	r3, #2
 80026a0:	9301      	str	r3, [sp, #4]
 80026a2:	f107 030c 	add.w	r3, r7, #12
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	2301      	movs	r3, #1
 80026aa:	21d1      	movs	r1, #209	; 0xd1
 80026ac:	4807      	ldr	r0, [pc, #28]	; (80026cc <_Z7GyroOkuh+0x40>)
 80026ae:	f002 fd79 	bl	80051a4 <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 80026b2:	7b3b      	ldrb	r3, [r7, #12]
 80026b4:	021b      	lsls	r3, r3, #8
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	7b7b      	ldrb	r3, [r7, #13]
 80026ba:	b21b      	sxth	r3, r3
 80026bc:	4313      	orrs	r3, r2
 80026be:	81fb      	strh	r3, [r7, #14]
	return gyro;
 80026c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	2000009c 	.word	0x2000009c

080026d0 <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b088      	sub	sp, #32
 80026d4:	af04      	add	r7, sp, #16
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	b29a      	uxth	r2, r3
 80026de:	2301      	movs	r3, #1
 80026e0:	9302      	str	r3, [sp, #8]
 80026e2:	2302      	movs	r3, #2
 80026e4:	9301      	str	r3, [sp, #4]
 80026e6:	f107 030c 	add.w	r3, r7, #12
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	2301      	movs	r3, #1
 80026ee:	21a7      	movs	r1, #167	; 0xa7
 80026f0:	4807      	ldr	r0, [pc, #28]	; (8002710 <_Z6AccOkuh+0x40>)
 80026f2:	f002 fd57 	bl	80051a4 <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 80026f6:	7b7b      	ldrb	r3, [r7, #13]
 80026f8:	021b      	lsls	r3, r3, #8
 80026fa:	b21a      	sxth	r2, r3
 80026fc:	7b3b      	ldrb	r3, [r7, #12]
 80026fe:	b21b      	sxth	r3, r3
 8002700:	4313      	orrs	r3, r2
 8002702:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8002704:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	2000009c 	.word	0x2000009c

08002714 <_Z6PWMYazv>:

void PWMYaz() {
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
	  if(armed) {
 8002718:	4b25      	ldr	r3, [pc, #148]	; (80027b0 <_Z6PWMYazv+0x9c>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d045      	beq.n	80027ac <_Z6PWMYazv+0x98>

		  if(!motor_start) {
 8002720:	4b24      	ldr	r3, [pc, #144]	; (80027b4 <_Z6PWMYazv+0xa0>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	f083 0301 	eor.w	r3, r3, #1
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d004      	beq.n	8002738 <_Z6PWMYazv+0x24>
		  	  MotorBaslat();
 800272e:	f000 f8a5 	bl	800287c <_Z11MotorBaslatv>
		  	  motor_start = true;
 8002732:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <_Z6PWMYazv+0xa0>)
 8002734:	2201      	movs	r2, #1
 8002736:	701a      	strb	r2, [r3, #0]
		  }

		  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > 1050) {
 8002738:	4b1f      	ldr	r3, [pc, #124]	; (80027b8 <_Z6PWMYazv+0xa4>)
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	f240 52db 	movw	r2, #1499	; 0x5db
 8002740:	4293      	cmp	r3, r2
 8002742:	dc1b      	bgt.n	800277c <_Z6PWMYazv+0x68>
 8002744:	4b1c      	ldr	r3, [pc, #112]	; (80027b8 <_Z6PWMYazv+0xa4>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f240 421a 	movw	r2, #1050	; 0x41a
 800274c:	4293      	cmp	r3, r2
 800274e:	dd15      	ble.n	800277c <_Z6PWMYazv+0x68>


			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8002750:	4b1a      	ldr	r3, [pc, #104]	; (80027bc <_Z6PWMYazv+0xa8>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4b1a      	ldr	r3, [pc, #104]	; (80027c0 <_Z6PWMYazv+0xac>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 800275a:	4b18      	ldr	r3, [pc, #96]	; (80027bc <_Z6PWMYazv+0xa8>)
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	4b18      	ldr	r3, [pc, #96]	; (80027c0 <_Z6PWMYazv+0xac>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 8002764:	4b15      	ldr	r3, [pc, #84]	; (80027bc <_Z6PWMYazv+0xa8>)
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <_Z6PWMYazv+0xac>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 800276e:	4b13      	ldr	r3, [pc, #76]	; (80027bc <_Z6PWMYazv+0xa8>)
 8002770:	68da      	ldr	r2, [r3, #12]
 8002772:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <_Z6PWMYazv+0xac>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	641a      	str	r2, [r3, #64]	; 0x40
 8002778:	bf00      	nop
		  }
	  }



}
 800277a:	e017      	b.n	80027ac <_Z6PWMYazv+0x98>
		  else if(motor_start) {
 800277c:	4b0d      	ldr	r3, [pc, #52]	; (80027b4 <_Z6PWMYazv+0xa0>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d013      	beq.n	80027ac <_Z6PWMYazv+0x98>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <_Z6PWMYazv+0xac>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800278c:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800278e:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <_Z6PWMYazv+0xac>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002796:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8002798:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <_Z6PWMYazv+0xac>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027a0:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80027a2:	4b07      	ldr	r3, [pc, #28]	; (80027c0 <_Z6PWMYazv+0xac>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027aa:	641a      	str	r2, [r3, #64]	; 0x40
}
 80027ac:	bf00      	nop
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000d61 	.word	0x20000d61
 80027b4:	20000d62 	.word	0x20000d62
 80027b8:	20000d2c 	.word	0x20000d2c
 80027bc:	20000cf8 	.word	0x20000cf8
 80027c0:	200000f0 	.word	0x200000f0

080027c4 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80027d4:	2300      	movs	r3, #0
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80027de:	da12      	bge.n	8002806 <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ff52 	bl	800268c <_Z7GyroOkuh>
 80027e8:	4603      	mov	r3, r0
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fa26 	bl	8000c3c <__aeabi_i2f>
 80027f0:	4603      	mov	r3, r0
 80027f2:	4619      	mov	r1, r3
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f7fe f96d 	bl	8000ad4 <__addsf3>
 80027fa:	4603      	mov	r3, r0
 80027fc:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	3301      	adds	r3, #1
 8002802:	60bb      	str	r3, [r7, #8]
 8002804:	e7e8      	b.n	80027d8 <_Z7GyroErrh+0x14>

	} //Haberleşmeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan değeri 2000'e böl.
 8002806:	4905      	ldr	r1, [pc, #20]	; (800281c <_Z7GyroErrh+0x58>)
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f7fe fb1f 	bl	8000e4c <__aeabi_fdiv>
 800280e:	4603      	mov	r3, r0
 8002810:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 8002812:	68fb      	ldr	r3, [r7, #12]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	44fa0000 	.word	0x44fa0000

08002820 <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 800282a:	f04f 0300 	mov.w	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8002830:	2300      	movs	r3, #0
 8002832:	60bb      	str	r3, [r7, #8]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800283a:	da12      	bge.n	8002862 <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff ff46 	bl	80026d0 <_Z6AccOkuh>
 8002844:	4603      	mov	r3, r0
 8002846:	4618      	mov	r0, r3
 8002848:	f7fe f9f8 	bl	8000c3c <__aeabi_i2f>
 800284c:	4603      	mov	r3, r0
 800284e:	4619      	mov	r1, r3
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f7fe f93f 	bl	8000ad4 <__addsf3>
 8002856:	4603      	mov	r3, r0
 8002858:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3301      	adds	r3, #1
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	e7e8      	b.n	8002834 <_Z6AccErrh+0x14>

	} //Haberleşmeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan değeri 2000'e böl.
 8002862:	4905      	ldr	r1, [pc, #20]	; (8002878 <_Z6AccErrh+0x58>)
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f7fe faf1 	bl	8000e4c <__aeabi_fdiv>
 800286a:	4603      	mov	r3, r0
 800286c:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800286e:	68fb      	ldr	r3, [r7, #12]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	44fa0000 	.word	0x44fa0000

0800287c <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8002880:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <_Z11MotorBaslatv+0x38>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002888:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800288a:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <_Z11MotorBaslatv+0x38>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002892:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8002894:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <_Z11MotorBaslatv+0x38>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800289c:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 800289e:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <_Z11MotorBaslatv+0x38>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 80028a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80028ac:	f001 fa08 	bl	8003cc0 <HAL_Delay>
}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	200000f0 	.word	0x200000f0

080028b8 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 80028b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ba:	b099      	sub	sp, #100	; 0x64
 80028bc:	af0c      	add	r7, sp, #48	; 0x30
 80028be:	6078      	str	r0, [r7, #4]

	if(htim == &htim2) {
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a9d      	ldr	r2, [pc, #628]	; (8002b38 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	f040 83c2 	bne.w	800304e <HAL_TIM_PeriodElapsedCallback+0x796>
		//1.25 ms || 800 Hz


		set_ucounter(SONAR_CLOCK_RATE);
 80028ca:	2050      	movs	r0, #80	; 0x50
 80028cc:	f7fe ff86 	bl	80017dc <set_ucounter>
		set_b_counter(12);
 80028d0:	200c      	movs	r0, #12
 80028d2:	f7fe ff2f 	bl	8001734 <set_b_counter>

		controller_counter++;
 80028d6:	4b99      	ldr	r3, [pc, #612]	; (8002b3c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	3301      	adds	r3, #1
 80028dc:	b29a      	uxth	r2, r3
 80028de:	4b97      	ldr	r3, [pc, #604]	; (8002b3c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80028e0:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 80028e2:	4b97      	ldr	r3, [pc, #604]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	3301      	adds	r3, #1
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	4b95      	ldr	r3, [pc, #596]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80028ec:	801a      	strh	r2, [r3, #0]

		if(camera_counter == 40) {
 80028ee:	4b94      	ldr	r3, [pc, #592]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	2b28      	cmp	r3, #40	; 0x28
 80028f4:	d125      	bne.n	8002942 <HAL_TIM_PeriodElapsedCallback+0x8a>
			  camera_counter = 0;
 80028f6:	4b92      	ldr	r3, [pc, #584]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 80028fc:	4b91      	ldr	r3, [pc, #580]	; (8002b44 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80028fe:	4a92      	ldr	r2, [pc, #584]	; (8002b48 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002900:	ca07      	ldmia	r2, {r0, r1, r2}
 8002902:	c303      	stmia	r3!, {r0, r1}
 8002904:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 8002906:	4b90      	ldr	r3, [pc, #576]	; (8002b48 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002908:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800290c:	b21b      	sxth	r3, r3
 800290e:	4618      	mov	r0, r3
 8002910:	f7fe f994 	bl	8000c3c <__aeabi_i2f>
 8002914:	4603      	mov	r3, r0
 8002916:	498d      	ldr	r1, [pc, #564]	; (8002b4c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002918:	4618      	mov	r0, r3
 800291a:	f7fe fa97 	bl	8000e4c <__aeabi_fdiv>
 800291e:	4603      	mov	r3, r0
 8002920:	461a      	mov	r2, r3
 8002922:	4b8b      	ldr	r3, [pc, #556]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002924:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

			  if(!cam_data.detected) {
 8002928:	4b87      	ldr	r3, [pc, #540]	; (8002b48 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d104      	bne.n	800293a <HAL_TIM_PeriodElapsedCallback+0x82>
				  EKF.Qc = 9e9;
 8002930:	4b87      	ldr	r3, [pc, #540]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002932:	4a88      	ldr	r2, [pc, #544]	; (8002b54 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002934:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
 8002938:	e003      	b.n	8002942 <HAL_TIM_PeriodElapsedCallback+0x8a>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 800293a:	4b85      	ldr	r3, [pc, #532]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800293c:	4a86      	ldr	r2, [pc, #536]	; (8002b58 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800293e:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			  }
		}

		if(get_ucounter() == 1) {
 8002942:	f7fe ff65 	bl	8001810 <get_ucounter>
 8002946:	4603      	mov	r3, r0
 8002948:	2b01      	cmp	r3, #1
 800294a:	bf0c      	ite	eq
 800294c:	2301      	moveq	r3, #1
 800294e:	2300      	movne	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d002      	beq.n	800295c <HAL_TIM_PeriodElapsedCallback+0xa4>
			request_range();
 8002956:	f7fe ff07 	bl	8001768 <request_range>
 800295a:	e0c0      	b.n	8002ade <HAL_TIM_PeriodElapsedCallback+0x226>
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 800295c:	f7fe ff58 	bl	8001810 <get_ucounter>
 8002960:	4603      	mov	r3, r0
 8002962:	2b50      	cmp	r3, #80	; 0x50
 8002964:	bf0c      	ite	eq
 8002966:	2301      	moveq	r3, #1
 8002968:	2300      	movne	r3, #0
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 80b6 	beq.w	8002ade <HAL_TIM_PeriodElapsedCallback+0x226>
		  sonar_range = getRange();
 8002972:	f7fe ff13 	bl	800179c <getRange>
 8002976:	4603      	mov	r3, r0
 8002978:	461a      	mov	r2, r3
 800297a:	4b78      	ldr	r3, [pc, #480]	; (8002b5c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800297c:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 800297e:	4b78      	ldr	r3, [pc, #480]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a78      	ldr	r2, [pc, #480]	; (8002b64 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002984:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 8002986:	4b78      	ldr	r3, [pc, #480]	; (8002b68 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a78      	ldr	r2, [pc, #480]	; (8002b6c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800298c:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 800298e:	4b78      	ldr	r3, [pc, #480]	; (8002b70 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4978      	ldr	r1, [pc, #480]	; (8002b74 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002994:	4618      	mov	r0, r3
 8002996:	f7fe f9a5 	bl	8000ce4 <__aeabi_fmul>
 800299a:	4603      	mov	r3, r0
 800299c:	4618      	mov	r0, r3
 800299e:	f7fe ff41 	bl	8001824 <_ZSt3absf>
 80029a2:	62f8      	str	r0, [r7, #44]	; 0x2c
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 80029a4:	4b72      	ldr	r3, [pc, #456]	; (8002b70 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	4972      	ldr	r1, [pc, #456]	; (8002b74 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fe f99a 	bl	8000ce4 <__aeabi_fmul>
 80029b0:	4603      	mov	r3, r0
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fe ff36 	bl	8001824 <_ZSt3absf>
 80029b8:	62b8      	str	r0, [r7, #40]	; 0x28
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 80029ba:	4b68      	ldr	r3, [pc, #416]	; (8002b5c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe f938 	bl	8000c34 <__aeabi_ui2f>
 80029c4:	4603      	mov	r3, r0
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fd fd26 	bl	8000418 <__aeabi_f2d>
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	4b69      	ldr	r3, [pc, #420]	; (8002b78 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80029d2:	f7fd fea3 	bl	800071c <__aeabi_ddiv>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4614      	mov	r4, r2
 80029dc:	461d      	mov	r5, r3
 80029de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80029e0:	f7fe ff2c 	bl	800183c <_ZSt3cosf>
 80029e4:	4603      	mov	r3, r0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7fd fd16 	bl	8000418 <__aeabi_f2d>
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	4620      	mov	r0, r4
 80029f2:	4629      	mov	r1, r5
 80029f4:	f7fd fd68 	bl	80004c8 <__aeabi_dmul>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4614      	mov	r4, r2
 80029fe:	461d      	mov	r5, r3
 8002a00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a02:	f7fe ff1b 	bl	800183c <_ZSt3cosf>
 8002a06:	4603      	mov	r3, r0
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7fd fd05 	bl	8000418 <__aeabi_f2d>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	4620      	mov	r0, r4
 8002a14:	4629      	mov	r1, r5
 8002a16:	f7fd fd57 	bl	80004c8 <__aeabi_dmul>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4610      	mov	r0, r2
 8002a20:	4619      	mov	r1, r3
 8002a22:	f7fe f801 	bl	8000a28 <__aeabi_d2f>
 8002a26:	4603      	mov	r3, r0
 8002a28:	4a4d      	ldr	r2, [pc, #308]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002a2a:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 8002a2c:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 8002a32:	4b4b      	ldr	r3, [pc, #300]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a4b      	ldr	r2, [pc, #300]	; (8002b64 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002a38:	6812      	ldr	r2, [r2, #0]
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7fe f847 	bl	8000ad0 <__aeabi_fsub>
 8002a42:	4603      	mov	r3, r0
 8002a44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe fa00 	bl	8000e4c <__aeabi_fdiv>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4b45      	ldr	r3, [pc, #276]	; (8002b68 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002a52:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 8002a54:	4b44      	ldr	r3, [pc, #272]	; (8002b68 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe fee3 	bl	8001824 <_ZSt3absf>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2201      	movs	r2, #1
 8002a62:	4614      	mov	r4, r2
 8002a64:	4945      	ldr	r1, [pc, #276]	; (8002b7c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe faf8 	bl	800105c <__aeabi_fcmpgt>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_TIM_PeriodElapsedCallback+0x1be>
 8002a72:	2300      	movs	r3, #0
 8002a74:	461c      	mov	r4, r3
 8002a76:	b2e3      	uxtb	r3, r4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d007      	beq.n	8002a8c <HAL_TIM_PeriodElapsedCallback+0x1d4>
			  sonar_alt = sonar_alt_;
 8002a7c:	4b39      	ldr	r3, [pc, #228]	; (8002b64 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a37      	ldr	r2, [pc, #220]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002a82:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8002a84:	4b39      	ldr	r3, [pc, #228]	; (8002b6c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a37      	ldr	r2, [pc, #220]	; (8002b68 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002a8a:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 8002a8c:	4b34      	ldr	r3, [pc, #208]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	493b      	ldr	r1, [pc, #236]	; (8002b80 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe fae2 	bl	800105c <__aeabi_fcmpgt>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10c      	bne.n	8002ab8 <HAL_TIM_PeriodElapsedCallback+0x200>
 8002a9e:	4b30      	ldr	r3, [pc, #192]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fd fcb8 	bl	8000418 <__aeabi_f2d>
 8002aa8:	a321      	add	r3, pc, #132	; (adr r3, 8002b30 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8002aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aae:	f7fd ff7d 	bl	80009ac <__aeabi_dcmplt>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d008      	beq.n	8002aca <HAL_TIM_PeriodElapsedCallback+0x212>
			  EKF.Qs = 9e9;
 8002ab8:	4b25      	ldr	r3, [pc, #148]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002aba:	4a26      	ldr	r2, [pc, #152]	; (8002b54 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002abc:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			  EKF.salt = 50;
 8002ac0:	4b23      	ldr	r3, [pc, #140]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002ac2:	4a30      	ldr	r2, [pc, #192]	; (8002b84 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002ac4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 8002ac8:	e009      	b.n	8002ade <HAL_TIM_PeriodElapsedCallback+0x226>
		  }

		  else {
			  EKF.Qs = 0.25;
 8002aca:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002acc:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8002ad0:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			  EKF.salt = 1;
 8002ad4:	4b1e      	ldr	r3, [pc, #120]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002ad6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ada:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
		  }


		}

		if(get_b_counter() == 1) {
 8002ade:	f7fe fe1f 	bl	8001720 <get_b_counter>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	bf0c      	ite	eq
 8002ae8:	2301      	moveq	r3, #1
 8002aea:	2300      	movne	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d002      	beq.n	8002af8 <HAL_TIM_PeriodElapsedCallback+0x240>
			write_ut();
 8002af2:	f7fe fc15 	bl	8001320 <write_ut>
 8002af6:	e077      	b.n	8002be8 <HAL_TIM_PeriodElapsedCallback+0x330>
		}

		else if(get_b_counter() == 5) { //5 ms
 8002af8:	f7fe fe12 	bl	8001720 <get_b_counter>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b05      	cmp	r3, #5
 8002b00:	bf0c      	ite	eq
 8002b02:	2301      	moveq	r3, #1
 8002b04:	2300      	movne	r3, #0
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d03f      	beq.n	8002b8c <HAL_TIM_PeriodElapsedCallback+0x2d4>
			bmp.uncomp.temp = read_ut ();
 8002b0c:	f7fe fc20 	bl	8001350 <read_ut>
 8002b10:	4603      	mov	r3, r0
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe f892 	bl	8000c3c <__aeabi_i2f>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4a1b      	ldr	r2, [pc, #108]	; (8002b88 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002b1c:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 8002b1e:	481a      	ldr	r0, [pc, #104]	; (8002b88 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002b20:	f7fe fc30 	bl	8001384 <get_temp>
 8002b24:	4603      	mov	r3, r0
 8002b26:	4a18      	ldr	r2, [pc, #96]	; (8002b88 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002b28:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 8002b2a:	f7fe fc83 	bl	8001434 <write_up>
 8002b2e:	e05b      	b.n	8002be8 <HAL_TIM_PeriodElapsedCallback+0x330>
 8002b30:	33333333 	.word	0x33333333
 8002b34:	3fd33333 	.word	0x3fd33333
 8002b38:	20000138 	.word	0x20000138
 8002b3c:	20000d88 	.word	0x20000d88
 8002b40:	20000d8a 	.word	0x20000d8a
 8002b44:	20000dd4 	.word	0x20000dd4
 8002b48:	20000dc8 	.word	0x20000dc8
 8002b4c:	42c80000 	.word	0x42c80000
 8002b50:	200004d0 	.word	0x200004d0
 8002b54:	50061c46 	.word	0x50061c46
 8002b58:	3cdd2f1b 	.word	0x3cdd2f1b
 8002b5c:	20000d84 	.word	0x20000d84
 8002b60:	20000d74 	.word	0x20000d74
 8002b64:	20000d78 	.word	0x20000d78
 8002b68:	20000d7c 	.word	0x20000d7c
 8002b6c:	20000d80 	.word	0x20000d80
 8002b70:	20000340 	.word	0x20000340
 8002b74:	3c8e8a72 	.word	0x3c8e8a72
 8002b78:	40590000 	.word	0x40590000
 8002b7c:	40e00000 	.word	0x40e00000
 8002b80:	40c00000 	.word	0x40c00000
 8002b84:	42480000 	.word	0x42480000
 8002b88:	20000d8c 	.word	0x20000d8c
		}

		else if(get_b_counter() == 12) { //
 8002b8c:	f7fe fdc8 	bl	8001720 <get_b_counter>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b0c      	cmp	r3, #12
 8002b94:	bf0c      	ite	eq
 8002b96:	2301      	moveq	r3, #1
 8002b98:	2300      	movne	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d023      	beq.n	8002be8 <HAL_TIM_PeriodElapsedCallback+0x330>
			bmp.uncomp.press = read_up (bmp.oss);
 8002ba0:	4bab      	ldr	r3, [pc, #684]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002ba2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ba4:	f7fe fc66 	bl	8001474 <read_up>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4aa9      	ldr	r2, [pc, #676]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002bac:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 8002bae:	4ea8      	ldr	r6, [pc, #672]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002bb0:	466d      	mov	r5, sp
 8002bb2:	f106 0410 	add.w	r4, r6, #16
 8002bb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bbe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002bc2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002bc6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002bca:	f7fe fc81 	bl	80014d0 <get_pressure>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4a9f      	ldr	r2, [pc, #636]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8002bd4:	489e      	ldr	r0, [pc, #632]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002bd6:	f7fe fd47 	bl	8001668 <get_altitude>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	4a9c      	ldr	r2, [pc, #624]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002bde:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 8002be0:	4b9b      	ldr	r3, [pc, #620]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be4:	4a9b      	ldr	r2, [pc, #620]	; (8002e54 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8002be6:	6013      	str	r3, [r2, #0]

		}

		//}

		if(controller_counter == 2) { //2.5 ms || 400 Hz
 8002be8:	4b9b      	ldr	r3, [pc, #620]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8002bea:	881b      	ldrh	r3, [r3, #0]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	f040 822e 	bne.w	800304e <HAL_TIM_PeriodElapsedCallback+0x796>

		  controller_counter = 0;
 8002bf2:	4b99      	ldr	r3, [pc, #612]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	801a      	strh	r2, [r3, #0]



		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 8002bf8:	201d      	movs	r0, #29
 8002bfa:	f7ff fd47 	bl	800268c <_Z7GyroOkuh>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fe f81b 	bl	8000c3c <__aeabi_i2f>
 8002c06:	4602      	mov	r2, r0
 8002c08:	4b94      	ldr	r3, [pc, #592]	; (8002e5c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4610      	mov	r0, r2
 8002c10:	f7fd ff5e 	bl	8000ad0 <__aeabi_fsub>
 8002c14:	4603      	mov	r3, r0
 8002c16:	4992      	ldr	r1, [pc, #584]	; (8002e60 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7fe f917 	bl	8000e4c <__aeabi_fdiv>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b90      	ldr	r3, [pc, #576]	; (8002e64 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002c24:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 8002c26:	201f      	movs	r0, #31
 8002c28:	f7ff fd30 	bl	800268c <_Z7GyroOkuh>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fe f804 	bl	8000c3c <__aeabi_i2f>
 8002c34:	4602      	mov	r2, r0
 8002c36:	4b8c      	ldr	r3, [pc, #560]	; (8002e68 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4610      	mov	r0, r2
 8002c3e:	f7fd ff47 	bl	8000ad0 <__aeabi_fsub>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4986      	ldr	r1, [pc, #536]	; (8002e60 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe f900 	bl	8000e4c <__aeabi_fdiv>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4b86      	ldr	r3, [pc, #536]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8002c52:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 8002c54:	2021      	movs	r0, #33	; 0x21
 8002c56:	f7ff fd19 	bl	800268c <_Z7GyroOkuh>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7fd ffed 	bl	8000c3c <__aeabi_i2f>
 8002c62:	4602      	mov	r2, r0
 8002c64:	4b82      	ldr	r3, [pc, #520]	; (8002e70 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4610      	mov	r0, r2
 8002c6c:	f7fd ff30 	bl	8000ad0 <__aeabi_fsub>
 8002c70:	4603      	mov	r3, r0
 8002c72:	497b      	ldr	r1, [pc, #492]	; (8002e60 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fe f8e9 	bl	8000e4c <__aeabi_fdiv>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b7d      	ldr	r3, [pc, #500]	; (8002e74 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002c80:	601a      	str	r2, [r3, #0]
		  //gyroX_a += gyroX_a_x * st;



		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 8002c82:	4b78      	ldr	r3, [pc, #480]	; (8002e64 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a7c      	ldr	r2, [pc, #496]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002c88:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
		  EKF.gyro[1] = -1*gyroY;
 8002c8c:	4b77      	ldr	r3, [pc, #476]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002c94:	4a78      	ldr	r2, [pc, #480]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002c96:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
		  EKF.gyro[2] = gyroZ;
 8002c9a:	4b76      	ldr	r3, [pc, #472]	; (8002e74 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a76      	ldr	r2, [pc, #472]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002ca0:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

		  //İvmeölçer degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8002ca4:	2032      	movs	r0, #50	; 0x32
 8002ca6:	f7ff fd13 	bl	80026d0 <_Z6AccOkuh>
 8002caa:	4603      	mov	r3, r0
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fd ffc5 	bl	8000c3c <__aeabi_i2f>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	4a71      	ldr	r2, [pc, #452]	; (8002e7c <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8002cb6:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8002cb8:	2034      	movs	r0, #52	; 0x34
 8002cba:	f7ff fd09 	bl	80026d0 <_Z6AccOkuh>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fd ffbb 	bl	8000c3c <__aeabi_i2f>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	4a6d      	ldr	r2, [pc, #436]	; (8002e80 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002cca:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 8002ccc:	2036      	movs	r0, #54	; 0x36
 8002cce:	f7ff fcff 	bl	80026d0 <_Z6AccOkuh>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fd ffb1 	bl	8000c3c <__aeabi_i2f>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	4a69      	ldr	r2, [pc, #420]	; (8002e84 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002cde:	6013      	str	r3, [r2, #0]

		  accXs = (float)accX* 0.0078;
 8002ce0:	4b66      	ldr	r3, [pc, #408]	; (8002e7c <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fd fb97 	bl	8000418 <__aeabi_f2d>
 8002cea:	a357      	add	r3, pc, #348	; (adr r3, 8002e48 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8002cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf0:	f7fd fbea 	bl	80004c8 <__aeabi_dmul>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f7fd fe94 	bl	8000a28 <__aeabi_d2f>
 8002d00:	4603      	mov	r3, r0
 8002d02:	4a61      	ldr	r2, [pc, #388]	; (8002e88 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002d04:	6013      	str	r3, [r2, #0]
		  accYs = (float)accY* 0.0078;
 8002d06:	4b5e      	ldr	r3, [pc, #376]	; (8002e80 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fd fb84 	bl	8000418 <__aeabi_f2d>
 8002d10:	a34d      	add	r3, pc, #308	; (adr r3, 8002e48 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8002d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d16:	f7fd fbd7 	bl	80004c8 <__aeabi_dmul>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	4610      	mov	r0, r2
 8002d20:	4619      	mov	r1, r3
 8002d22:	f7fd fe81 	bl	8000a28 <__aeabi_d2f>
 8002d26:	4603      	mov	r3, r0
 8002d28:	4a58      	ldr	r2, [pc, #352]	; (8002e8c <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8002d2a:	6013      	str	r3, [r2, #0]
		  accZs = (float)accZ* 0.0078;
 8002d2c:	4b55      	ldr	r3, [pc, #340]	; (8002e84 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fd fb71 	bl	8000418 <__aeabi_f2d>
 8002d36:	a344      	add	r3, pc, #272	; (adr r3, 8002e48 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8002d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3c:	f7fd fbc4 	bl	80004c8 <__aeabi_dmul>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	f7fd fe6e 	bl	8000a28 <__aeabi_d2f>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	4a50      	ldr	r2, [pc, #320]	; (8002e90 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8002d50:	6013      	str	r3, [r2, #0]
		  /*
		  accXc = 0.815*accXs - 0.42592*accYs - 0.072464*accZs + 0.001334;
		  accYc = 0.96009*accYs - 0.42592*accXs + 0.0091315*accZs + 0.042165;
		  accZc = 0.0091315*accYs - 0.072464*accXs + 0.98549*accZs + 0.08443;
		  */
		  accXc = accXs;
 8002d52:	4b4d      	ldr	r3, [pc, #308]	; (8002e88 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a4f      	ldr	r2, [pc, #316]	; (8002e94 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8002d58:	6013      	str	r3, [r2, #0]
		  accYc = accYs;
 8002d5a:	4b4c      	ldr	r3, [pc, #304]	; (8002e8c <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a4e      	ldr	r2, [pc, #312]	; (8002e98 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8002d60:	6013      	str	r3, [r2, #0]
		  accZc = accZs;
 8002d62:	4b4b      	ldr	r3, [pc, #300]	; (8002e90 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a4d      	ldr	r2, [pc, #308]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8002d68:	6013      	str	r3, [r2, #0]

		  //float acc[3];
		  EKF.acc[0] = accXc;// - AccXh;
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	; (8002e94 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a42      	ldr	r2, [pc, #264]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002d70:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
		  EKF.acc[1] = accYc;// - AccYh;
 8002d74:	4b48      	ldr	r3, [pc, #288]	; (8002e98 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a3f      	ldr	r2, [pc, #252]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002d7a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
		  EKF.acc[2] = accZc;// - AccZh;
 8002d7e:	4b47      	ldr	r3, [pc, #284]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a3d      	ldr	r2, [pc, #244]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002d84:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

		  //float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
		 // pitch_acc=asin(accY/acctop)*57.324;					//İvme ölçerden hesaplanan pitch açısı

		  float g = 9.81;
 8002d88:	4b45      	ldr	r3, [pc, #276]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8002d8a:	623b      	str	r3, [r7, #32]
		  EKF.acc_vert = (accZc - 1.0)  * g;
 8002d8c:	4b43      	ldr	r3, [pc, #268]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fd fb41 	bl	8000418 <__aeabi_f2d>
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	4b42      	ldr	r3, [pc, #264]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8002d9c:	f7fd f9dc 	bl	8000158 <__aeabi_dsub>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4614      	mov	r4, r2
 8002da6:	461d      	mov	r5, r3
 8002da8:	6a38      	ldr	r0, [r7, #32]
 8002daa:	f7fd fb35 	bl	8000418 <__aeabi_f2d>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4620      	mov	r0, r4
 8002db4:	4629      	mov	r1, r5
 8002db6:	f7fd fb87 	bl	80004c8 <__aeabi_dmul>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	f7fd fe31 	bl	8000a28 <__aeabi_d2f>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	4a2b      	ldr	r2, [pc, #172]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002dca:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154

		  float ax_b = (accXc-AccXh);
 8002dce:	4b31      	ldr	r3, [pc, #196]	; (8002e94 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a35      	ldr	r2, [pc, #212]	; (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fd fe79 	bl	8000ad0 <__aeabi_fsub>
 8002dde:	4603      	mov	r3, r0
 8002de0:	61fb      	str	r3, [r7, #28]
		  ax_b = ax_b - 1 * sin(deg2rad*EKF.state.angles[1]);
 8002de2:	4b25      	ldr	r3, [pc, #148]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002de4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002de8:	4930      	ldr	r1, [pc, #192]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fd ff7a 	bl	8000ce4 <__aeabi_fmul>
 8002df0:	4603      	mov	r3, r0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fe fd2e 	bl	8001854 <_ZSt3sinf>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	69f8      	ldr	r0, [r7, #28]
 8002dfe:	f7fd fe67 	bl	8000ad0 <__aeabi_fsub>
 8002e02:	4603      	mov	r3, r0
 8002e04:	61fb      	str	r3, [r7, #28]
		  ax_b = ax_b * cos(deg2rad*EKF.state.angles[1]);
 8002e06:	4b1c      	ldr	r3, [pc, #112]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002e08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002e0c:	4927      	ldr	r1, [pc, #156]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7fd ff68 	bl	8000ce4 <__aeabi_fmul>
 8002e14:	4603      	mov	r3, r0
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe fd10 	bl	800183c <_ZSt3cosf>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	4619      	mov	r1, r3
 8002e20:	69f8      	ldr	r0, [r7, #28]
 8002e22:	f7fd ff5f 	bl	8000ce4 <__aeabi_fmul>
 8002e26:	4603      	mov	r3, r0
 8002e28:	61fb      	str	r3, [r7, #28]
		  float accXm = ax_b  * g;
 8002e2a:	6a39      	ldr	r1, [r7, #32]
 8002e2c:	69f8      	ldr	r0, [r7, #28]
 8002e2e:	f7fd ff59 	bl	8000ce4 <__aeabi_fmul>
 8002e32:	4603      	mov	r3, r0
 8002e34:	61bb      	str	r3, [r7, #24]
		  float accYm = (accYc-AccYh)  * g;
 8002e36:	4b18      	ldr	r3, [pc, #96]	; (8002e98 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a1d      	ldr	r2, [pc, #116]	; (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	4611      	mov	r1, r2
 8002e40:	e038      	b.n	8002eb4 <HAL_TIM_PeriodElapsedCallback+0x5fc>
 8002e42:	bf00      	nop
 8002e44:	f3af 8000 	nop.w
 8002e48:	8e8a71de 	.word	0x8e8a71de
 8002e4c:	3f7ff2e4 	.word	0x3f7ff2e4
 8002e50:	20000d8c 	.word	0x20000d8c
 8002e54:	20000d70 	.word	0x20000d70
 8002e58:	20000d88 	.word	0x20000d88
 8002e5c:	20000304 	.word	0x20000304
 8002e60:	41660000 	.word	0x41660000
 8002e64:	200002d4 	.word	0x200002d4
 8002e68:	20000308 	.word	0x20000308
 8002e6c:	200002d8 	.word	0x200002d8
 8002e70:	2000030c 	.word	0x2000030c
 8002e74:	200002dc 	.word	0x200002dc
 8002e78:	200004d0 	.word	0x200004d0
 8002e7c:	200002e0 	.word	0x200002e0
 8002e80:	200002e4 	.word	0x200002e4
 8002e84:	200002e8 	.word	0x200002e8
 8002e88:	200002f8 	.word	0x200002f8
 8002e8c:	200002fc 	.word	0x200002fc
 8002e90:	20000300 	.word	0x20000300
 8002e94:	200002ec 	.word	0x200002ec
 8002e98:	200002f0 	.word	0x200002f0
 8002e9c:	200002f4 	.word	0x200002f4
 8002ea0:	411cf5c3 	.word	0x411cf5c3
 8002ea4:	3ff00000 	.word	0x3ff00000
 8002ea8:	20000310 	.word	0x20000310
 8002eac:	3c8e8a72 	.word	0x3c8e8a72
 8002eb0:	20000314 	.word	0x20000314
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7fd fe0b 	bl	8000ad0 <__aeabi_fsub>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	6a38      	ldr	r0, [r7, #32]
 8002ec0:	f7fd ff10 	bl	8000ce4 <__aeabi_fmul>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	617b      	str	r3, [r7, #20]

		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
 8002ec8:	4a63      	ldr	r2, [pc, #396]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
		  EKF.accYm = accYm;
 8002ed0:	4a61      	ldr	r2, [pc, #388]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170


		  EKF.sonar_alt = sonar_alt;
 8002ed8:	4b60      	ldr	r3, [pc, #384]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a5e      	ldr	r2, [pc, #376]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002ede:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
		  EKF.baro_alt = baro_alt;
 8002ee2:	4b5f      	ldr	r3, [pc, #380]	; (8003060 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a5c      	ldr	r2, [pc, #368]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002ee8:	f8c2 3164 	str.w	r3, [r2, #356]	; 0x164

		  EKF.Run();
 8002eec:	485a      	ldr	r0, [pc, #360]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002eee:	f006 fb83 	bl	80095f8 <_ZN15Kalman_Filtresi3RunEv>
			  Qs = 1e4;
		  }
*/


		  state.angles[0]  	  = EKF.state.angles[0];
 8002ef2:	4b59      	ldr	r3, [pc, #356]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002ef4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002ef8:	4a5a      	ldr	r2, [pc, #360]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002efa:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8002efc:	4b56      	ldr	r3, [pc, #344]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002efe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f02:	4a58      	ldr	r2, [pc, #352]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002f04:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 8002f06:	4b54      	ldr	r3, [pc, #336]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002f0c:	4a55      	ldr	r2, [pc, #340]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002f0e:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 8002f10:	4b51      	ldr	r3, [pc, #324]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f16:	4a53      	ldr	r2, [pc, #332]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002f18:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8002f1a:	4b4f      	ldr	r3, [pc, #316]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002f20:	4a50      	ldr	r2, [pc, #320]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002f22:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 8002f24:	4b4c      	ldr	r3, [pc, #304]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f2a:	4a4e      	ldr	r2, [pc, #312]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002f2c:	6153      	str	r3, [r2, #20]


		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));

			checkMode(ch[MOD_CH-1]);
 8002f2e:	4b4e      	ldr	r3, [pc, #312]	; (8003068 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff f98e 	bl	8002254 <_Z9checkModei>

			controller.z_vel = EKF.vz;
 8002f38:	4b47      	ldr	r3, [pc, #284]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f3a:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8002f3e:	4a4b      	ldr	r2, [pc, #300]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002f40:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178
			controller.vx	 = EKF.vx;
 8002f44:	4b44      	ldr	r3, [pc, #272]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f46:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8002f4a:	4a48      	ldr	r2, [pc, #288]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002f4c:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
			controller.x     = EKF.xpos;
 8002f50:	4b41      	ldr	r3, [pc, #260]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f52:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8002f56:	4a45      	ldr	r2, [pc, #276]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002f58:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
			//controller.z0 = z0;
			controller.z = EKF.alt_gnd;
 8002f5c:	4b3e      	ldr	r3, [pc, #248]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8002f5e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8002f62:	4a42      	ldr	r2, [pc, #264]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002f64:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180

		  controller.state = state;
 8002f68:	4b40      	ldr	r3, [pc, #256]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002f6a:	4a3e      	ldr	r2, [pc, #248]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8002f6c:	f503 7498 	add.w	r4, r3, #304	; 0x130
 8002f70:	4615      	mov	r5, r2
 8002f72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f7a:	682b      	ldr	r3, [r5, #0]
 8002f7c:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 8002f7e:	4b3b      	ldr	r3, [pc, #236]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002f80:	4a3b      	ldr	r2, [pc, #236]	; (8003070 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8002f82:	f503 74aa 	add.w	r4, r3, #340	; 0x154
 8002f86:	4615      	mov	r5, r2
 8002f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f90:	682b      	ldr	r3, [r5, #0]
 8002f92:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 8002f94:	4b34      	ldr	r3, [pc, #208]	; (8003068 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fd fe4f 	bl	8000c3c <__aeabi_i2f>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	4a32      	ldr	r2, [pc, #200]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002fa2:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184

		  controller_output_ang = controller.Run();
 8002fa6:	f107 0308 	add.w	r3, r7, #8
 8002faa:	4930      	ldr	r1, [pc, #192]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002fac:	4618      	mov	r0, r3
 8002fae:	f005 fc09 	bl	80087c4 <_ZN10Controller3RunEv>
 8002fb2:	f107 0308 	add.w	r3, r7, #8
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	482e      	ldr	r0, [pc, #184]	; (8003074 <HAL_TIM_PeriodElapsedCallback+0x7bc>)
 8002fba:	f000 f960 	bl	800327e <_ZNSt6vectorIfSaIfEEaSEOS1_>
 8002fbe:	f107 0308 	add.w	r3, r7, #8
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 f940 	bl	8003248 <_ZNSt6vectorIfSaIfEED1Ev>

		  controller_output[0] = controller.controller_output_pwm[0];
 8002fc8:	4b28      	ldr	r3, [pc, #160]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002fca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002fce:	4a2a      	ldr	r2, [pc, #168]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8002fd0:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 8002fd2:	4b26      	ldr	r3, [pc, #152]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002fd4:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002fd8:	4a27      	ldr	r2, [pc, #156]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8002fda:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 8002fdc:	4b23      	ldr	r3, [pc, #140]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002fde:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002fe2:	4a25      	ldr	r2, [pc, #148]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8002fe4:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 8002fe6:	4b21      	ldr	r3, [pc, #132]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002fe8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002fec:	4a22      	ldr	r2, [pc, #136]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8002fee:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 8002ff0:	4b1e      	ldr	r3, [pc, #120]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002ff2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002ff6:	4a1e      	ldr	r2, [pc, #120]	; (8003070 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8002ff8:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8002ffa:	4b1c      	ldr	r3, [pc, #112]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8002ffc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8003000:	4a1b      	ldr	r2, [pc, #108]	; (8003070 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8003002:	6113      	str	r3, [r2, #16]

		  //ie_roll_sat = controller.pid_roll.ie_roll_sat;

		  w_ang = controller.pd_roll;
 8003004:	4b19      	ldr	r3, [pc, #100]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8003006:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800300a:	4618      	mov	r0, r3
 800300c:	f7fd fa04 	bl	8000418 <__aeabi_f2d>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4919      	ldr	r1, [pc, #100]	; (800307c <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8003016:	e9c1 2300 	strd	r2, r3, [r1]


		  w1 = controller_output[0];
 800301a:	4b17      	ldr	r3, [pc, #92]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	b29a      	uxth	r2, r3
 8003020:	4b17      	ldr	r3, [pc, #92]	; (8003080 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 8003022:	801a      	strh	r2, [r3, #0]
		  w2 = controller_output[1];
 8003024:	4b14      	ldr	r3, [pc, #80]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	b29a      	uxth	r2, r3
 800302a:	4b16      	ldr	r3, [pc, #88]	; (8003084 <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 800302c:	801a      	strh	r2, [r3, #0]
		  w3 = controller_output[2];
 800302e:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	b29a      	uxth	r2, r3
 8003034:	4b14      	ldr	r3, [pc, #80]	; (8003088 <HAL_TIM_PeriodElapsedCallback+0x7d0>)
 8003036:	801a      	strh	r2, [r3, #0]
		  w4 = controller_output[3];
 8003038:	4b0f      	ldr	r3, [pc, #60]	; (8003078 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	b29a      	uxth	r2, r3
 800303e:	4b13      	ldr	r3, [pc, #76]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8003040:	801a      	strh	r2, [r3, #0]


		  PWMYaz();
 8003042:	f7ff fb67 	bl	8002714 <_Z6PWMYazv>


		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8003046:	2102      	movs	r1, #2
 8003048:	4811      	ldr	r0, [pc, #68]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 800304a:	f001 faf5 	bl	8004638 <HAL_GPIO_TogglePin>
		}
		}
	}
 800304e:	bf00      	nop
 8003050:	3734      	adds	r7, #52	; 0x34
 8003052:	46bd      	mov	sp, r7
 8003054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003056:	bf00      	nop
 8003058:	200004d0 	.word	0x200004d0
 800305c:	20000d74 	.word	0x20000d74
 8003060:	20000d70 	.word	0x20000d70
 8003064:	20000340 	.word	0x20000340
 8003068:	20000d2c 	.word	0x20000d2c
 800306c:	20000758 	.word	0x20000758
 8003070:	2000031c 	.word	0x2000031c
 8003074:	20000d08 	.word	0x20000d08
 8003078:	20000cf8 	.word	0x20000cf8
 800307c:	20000d68 	.word	0x20000d68
 8003080:	20000d14 	.word	0x20000d14
 8003084:	20000d16 	.word	0x20000d16
 8003088:	20000d18 	.word	0x20000d18
 800308c:	20000d1a 	.word	0x20000d1a
 8003090:	40010c00 	.word	0x40010c00

08003094 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a43      	ldr	r2, [pc, #268]	; (80031ac <HAL_TIM_IC_CaptureCallback+0x118>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d17f      	bne.n	80031a4 <HAL_TIM_IC_CaptureCallback+0x110>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	7f1b      	ldrb	r3, [r3, #28]
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d17b      	bne.n	80031a4 <HAL_TIM_IC_CaptureCallback+0x110>
	{
				IC_Val1 = IC_Val2;
 80030ac:	4b40      	ldr	r3, [pc, #256]	; (80031b0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a40      	ldr	r2, [pc, #256]	; (80031b4 <HAL_TIM_IC_CaptureCallback+0x120>)
 80030b2:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80030b4:	2108      	movs	r1, #8
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f004 f9fa 	bl	80074b0 <HAL_TIM_ReadCapturedValue>
 80030bc:	4603      	mov	r3, r0
 80030be:	461a      	mov	r2, r3
 80030c0:	4b3b      	ldr	r3, [pc, #236]	; (80031b0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80030c2:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 80030c4:	4b3a      	ldr	r3, [pc, #232]	; (80031b0 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	4b3a      	ldr	r3, [pc, #232]	; (80031b4 <HAL_TIM_IC_CaptureCallback+0x120>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	4a3a      	ldr	r2, [pc, #232]	; (80031b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80030d0:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 80030d2:	4b39      	ldr	r3, [pc, #228]	; (80031b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	0fdb      	lsrs	r3, r3, #31
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d006      	beq.n	80030ec <HAL_TIM_IC_CaptureCallback+0x58>
					Diff+=65535;
 80030de:	4b36      	ldr	r3, [pc, #216]	; (80031b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80030e6:	33ff      	adds	r3, #255	; 0xff
 80030e8:	4a33      	ldr	r2, [pc, #204]	; (80031b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80030ea:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
				ch[i] = Diff;
 80030ec:	4b33      	ldr	r3, [pc, #204]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 80030ee:	881b      	ldrh	r3, [r3, #0]
 80030f0:	b21b      	sxth	r3, r3
 80030f2:	4619      	mov	r1, r3
 80030f4:	4b30      	ldr	r3, [pc, #192]	; (80031b8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a31      	ldr	r2, [pc, #196]	; (80031c0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80030fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				if(1) {
					if(ch[i] > CH0) {
 80030fe:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	b21b      	sxth	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	4b2e      	ldr	r3, [pc, #184]	; (80031c0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8003108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800310c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003110:	4293      	cmp	r3, r2
 8003112:	bfcc      	ite	gt
 8003114:	2301      	movgt	r3, #1
 8003116:	2300      	movle	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d006      	beq.n	800312c <HAL_TIM_IC_CaptureCallback+0x98>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800311e:	4b27      	ldr	r3, [pc, #156]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 8003120:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003124:	801a      	strh	r2, [r3, #0]
						sync = 1;
 8003126:	4b27      	ldr	r3, [pc, #156]	; (80031c4 <HAL_TIM_IC_CaptureCallback+0x130>)
 8003128:	2201      	movs	r2, #1
 800312a:	801a      	strh	r2, [r3, #0]
					}
				}



				state_des.angles[0] =  pid.pwm2ang(ch[0]);
 800312c:	4b24      	ldr	r3, [pc, #144]	; (80031c0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	b29b      	uxth	r3, r3
 8003132:	4619      	mov	r1, r3
 8003134:	4824      	ldr	r0, [pc, #144]	; (80031c8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8003136:	f009 fa47 	bl	800c5c8 <_ZN3PID7pwm2angEt>
 800313a:	4603      	mov	r3, r0
 800313c:	4a23      	ldr	r2, [pc, #140]	; (80031cc <HAL_TIM_IC_CaptureCallback+0x138>)
 800313e:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pid.pwm2ang(ch[1]);
 8003140:	4b1f      	ldr	r3, [pc, #124]	; (80031c0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	b29b      	uxth	r3, r3
 8003146:	4619      	mov	r1, r3
 8003148:	481f      	ldr	r0, [pc, #124]	; (80031c8 <HAL_TIM_IC_CaptureCallback+0x134>)
 800314a:	f009 fa3d 	bl	800c5c8 <_ZN3PID7pwm2angEt>
 800314e:	4603      	mov	r3, r0
 8003150:	4a1e      	ldr	r2, [pc, #120]	; (80031cc <HAL_TIM_IC_CaptureCallback+0x138>)
 8003152:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8003154:	4b1d      	ldr	r3, [pc, #116]	; (80031cc <HAL_TIM_IC_CaptureCallback+0x138>)
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pid.pwm2rate(ch[3]);
 800315c:	4b18      	ldr	r3, [pc, #96]	; (80031c0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	b29b      	uxth	r3, r3
 8003162:	4619      	mov	r1, r3
 8003164:	4818      	ldr	r0, [pc, #96]	; (80031c8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8003166:	f009 fa6c 	bl	800c642 <_ZN3PID8pwm2rateEt>
 800316a:	4603      	mov	r3, r0
 800316c:	4a17      	ldr	r2, [pc, #92]	; (80031cc <HAL_TIM_IC_CaptureCallback+0x138>)
 800316e:	6153      	str	r3, [r2, #20]

				i++;
 8003170:	4b12      	ldr	r3, [pc, #72]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	b21b      	sxth	r3, r3
 8003176:	b29b      	uxth	r3, r3
 8003178:	3301      	adds	r3, #1
 800317a:	b29b      	uxth	r3, r3
 800317c:	b21a      	sxth	r2, r3
 800317e:	4b0f      	ldr	r3, [pc, #60]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 8003180:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 8003182:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 8003184:	881b      	ldrh	r3, [r3, #0]
 8003186:	b21b      	sxth	r3, r3
 8003188:	4619      	mov	r1, r3
 800318a:	4b11      	ldr	r3, [pc, #68]	; (80031d0 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800318c:	fb83 2301 	smull	r2, r3, r3, r1
 8003190:	105a      	asrs	r2, r3, #1
 8003192:	17cb      	asrs	r3, r1, #31
 8003194:	1ad2      	subs	r2, r2, r3
 8003196:	4613      	mov	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4413      	add	r3, r2
 800319c:	1aca      	subs	r2, r1, r3
 800319e:	b212      	sxth	r2, r2
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_TIM_IC_CaptureCallback+0x128>)
 80031a2:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000180 	.word	0x20000180
 80031b0:	20000d1c 	.word	0x20000d1c
 80031b4:	20000d20 	.word	0x20000d20
 80031b8:	20000d24 	.word	0x20000d24
 80031bc:	20000d28 	.word	0x20000d28
 80031c0:	20000d2c 	.word	0x20000d2c
 80031c4:	20000d50 	.word	0x20000d50
 80031c8:	200006b0 	.word	0x200006b0
 80031cc:	2000031c 	.word	0x2000031c
 80031d0:	38e38e39 	.word	0x38e38e39

080031d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031d8:	b672      	cpsid	i
}
 80031da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031dc:	e7fe      	b.n	80031dc <Error_Handler+0x8>

080031de <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80031de:	b580      	push	{r7, lr}
 80031e0:	b082      	sub	sp, #8
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 f85e 	bl	80032a8 <_ZNSaIfEC1Ev>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 f866 	bl	80032c0 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <_ZNSaIfED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 80031fe:	b580      	push	{r7, lr}
 8003200:	b082      	sub	sp, #8
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f86d 	bl	80032e6 <_ZN9__gnu_cxx13new_allocatorIfED1Ev>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <_ZNSt12_Vector_baseIfSaIfEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8003216:	b580      	push	{r7, lr}
 8003218:	b082      	sub	sp, #8
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 800322e:	461a      	mov	r2, r3
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f862 	bl	80032fa <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      }
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4618      	mov	r0, r3
 800323a:	f7fe fb17 	bl	800186c <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <_ZNSt6vectorIfSaIfEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8003248:	b5b0      	push	{r4, r5, r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681c      	ldr	r4, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4618      	mov	r0, r3
 800325c:	f000 f860 	bl	8003320 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003260:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003262:	461a      	mov	r2, r3
 8003264:	4629      	mov	r1, r5
 8003266:	4620      	mov	r0, r4
 8003268:	f000 f864 	bl	8003334 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff ffd1 	bl	8003216 <_ZNSt12_Vector_baseIfSaIfEED1Ev>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bdb0      	pop	{r4, r5, r7, pc}

0800327e <_ZNSt6vectorIfSaIfEEaSEOS1_>:
       *  Afterwards @a __x is a valid, but unspecified %vector.
       *
       *  Whether the allocator is moved depends on the allocator traits.
       */
      vector&
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 800327e:	b590      	push	{r4, r7, lr}
 8003280:	b085      	sub	sp, #20
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
 8003286:	6039      	str	r1, [r7, #0]
      {
	constexpr bool __move_storage =
 8003288:	2301      	movs	r3, #1
 800328a:	73fb      	strb	r3, [r7, #15]
	  _Alloc_traits::_S_propagate_on_move_assign()
	  || _Alloc_traits::_S_always_equal();
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 800328c:	6838      	ldr	r0, [r7, #0]
 800328e:	f000 f85f 	bl	8003350 <_ZSt4moveIRSt6vectorIfSaIfEEEONSt16remove_referenceIT_E4typeEOS5_>
 8003292:	4603      	mov	r3, r0
 8003294:	4622      	mov	r2, r4
 8003296:	4619      	mov	r1, r3
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 f863 	bl	8003364 <_ZNSt6vectorIfSaIfEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 800329e:	687b      	ldr	r3, [r7, #4]
      }
 80032a0:	4618      	mov	r0, r3
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd90      	pop	{r4, r7, pc}

080032a8 <_ZNSaIfEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f895 	bl	80033e0 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4618      	mov	r0, r3
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	605a      	str	r2, [r3, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	609a      	str	r2, [r3, #8]
	{ }
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4618      	mov	r0, r3
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <_ZN9__gnu_cxx13new_allocatorIfED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr

080032fa <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>:
      _M_deallocate(pointer __p, size_t __n)
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b084      	sub	sp, #16
 80032fe:	af00      	add	r7, sp, #0
 8003300:	60f8      	str	r0, [r7, #12]
 8003302:	60b9      	str	r1, [r7, #8]
 8003304:	607a      	str	r2, [r7, #4]
	if (__p)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	4618      	mov	r0, r3
 8003314:	f000 f86e 	bl	80033f4 <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>
      }
 8003318:	bf00      	nop
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr

08003334 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8003340:	68b9      	ldr	r1, [r7, #8]
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f000 f865 	bl	8003412 <_ZSt8_DestroyIPfEvT_S1_>
    }
 8003348:	bf00      	nop
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <_ZSt4moveIRSt6vectorIfSaIfEEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4618      	mov	r0, r3
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr

08003364 <_ZNSt6vectorIfSaIfEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 8003364:	b590      	push	{r4, r7, lr}
 8003366:	b089      	sub	sp, #36	; 0x24
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	f107 031c 	add.w	r3, r7, #28
 8003376:	4611      	mov	r1, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f000 f857 	bl	800342c <_ZNKSt12_Vector_baseIfSaIfEE13get_allocatorEv>
 800337e:	f107 021c 	add.w	r2, r7, #28
 8003382:	f107 0310 	add.w	r3, r7, #16
 8003386:	4611      	mov	r1, r2
 8003388:	4618      	mov	r0, r3
 800338a:	f000 f860 	bl	800344e <_ZNSt6vectorIfSaIfEEC1ERKS0_>
 800338e:	f107 031c 	add.w	r3, r7, #28
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff33 	bl	80031fe <_ZNSaIfED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	4611      	mov	r1, r2
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 f864 	bl	800346c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	f107 0310 	add.w	r3, r7, #16
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f000 f85d 	bl	800346c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff ffb3 	bl	8003320 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80033ba:	4604      	mov	r4, r0
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ffae 	bl	8003320 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80033c4:	4603      	mov	r3, r0
 80033c6:	4619      	mov	r1, r3
 80033c8:	4620      	mov	r0, r4
 80033ca:	f000 f86d 	bl	80034a8 <_ZSt15__alloc_on_moveISaIfEEvRT_S2_>
	vector __tmp(get_allocator());
 80033ce:	f107 0310 	add.w	r3, r7, #16
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff ff38 	bl	8003248 <_ZNSt6vectorIfSaIfEED1Ev>
      }
 80033d8:	bf00      	nop
 80033da:	3724      	adds	r7, #36	; 0x24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd90      	pop	{r4, r7, pc}

080033e0 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4618      	mov	r0, r3
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr

080033f4 <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	68b9      	ldr	r1, [r7, #8]
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 f85d 	bl	80034c4 <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>
 800340a:	bf00      	nop
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <_ZSt8_DestroyIPfEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 800341c:	6839      	ldr	r1, [r7, #0]
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f85d 	bl	80034de <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>
    }
 8003424:	bf00      	nop
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <_ZNKSt12_Vector_baseIfSaIfEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 8003436:	6838      	ldr	r0, [r7, #0]
 8003438:	f000 f85b 	bl	80034f2 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800343c:	4603      	mov	r3, r0
 800343e:	4619      	mov	r1, r3
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 f860 	bl	8003506 <_ZNSaIfEC1ERKS_>
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <_ZNSt6vectorIfSaIfEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800344e:	b580      	push	{r7, lr}
 8003450:	b082      	sub	sp, #8
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6839      	ldr	r1, [r7, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f000 f860 	bl	8003522 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4618      	mov	r0, r3
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 8003476:	f107 030c 	add.w	r3, r7, #12
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff ff20 	bl	80032c0 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 8003480:	f107 030c 	add.w	r3, r7, #12
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4618      	mov	r0, r3
 8003488:	f000 f85a 	bl	8003540 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  _M_copy_data(__x);
 800348c:	6839      	ldr	r1, [r7, #0]
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f856 	bl	8003540 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  __x._M_copy_data(__tmp);
 8003494:	f107 030c 	add.w	r3, r7, #12
 8003498:	4619      	mov	r1, r3
 800349a:	6838      	ldr	r0, [r7, #0]
 800349c:	f000 f850 	bl	8003540 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	}
 80034a0:	bf00      	nop
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <_ZSt15__alloc_on_moveISaIfEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 80034b2:	461a      	mov	r2, r3
 80034b4:	6839      	ldr	r1, [r7, #0]
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 f858 	bl	800356c <_ZSt18__do_alloc_on_moveISaIfEEvRT_S2_St17integral_constantIbLb1EE>
    }
 80034bc:	bf00      	nop
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 80034d0:	68b8      	ldr	r0, [r7, #8]
 80034d2:	f009 f9e8 	bl	800c8a6 <_ZdlPv>
      }
 80034d6:	bf00      	nop
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
 80034e6:	6039      	str	r1, [r7, #0]
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bc80      	pop	{r7}
 80034f0:	4770      	bx	lr

080034f2 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4618      	mov	r0, r3
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr

08003506 <_ZNSaIfEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003510:	6839      	ldr	r1, [r7, #0]
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f837 	bl	8003586 <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6839      	ldr	r1, [r7, #0]
 8003530:	4618      	mov	r0, r3
 8003532:	f000 f833 	bl	800359c <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	609a      	str	r2, [r3, #8]
	}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr

0800356c <_ZSt18__do_alloc_on_moveISaIfEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 8003578:	68b8      	ldr	r0, [r7, #8]
 800357a:	f000 f821 	bl	80035c0 <_ZSt4moveIRSaIfEEONSt16remove_referenceIT_E4typeEOS3_>
 800357e:	bf00      	nop
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8003586:	b480      	push	{r7}
 8003588:	b083      	sub	sp, #12
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	6039      	str	r1, [r7, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr

0800359c <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 80035a6:	6839      	ldr	r1, [r7, #0]
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ffac 	bl	8003506 <_ZNSaIfEC1ERKS_>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff fe85 	bl	80032c0 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4618      	mov	r0, r3
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <_ZSt4moveIRSaIfEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4618      	mov	r0, r3
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr

080035d4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d110      	bne.n	8003606 <_Z41__static_initialization_and_destruction_0ii+0x32>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d10b      	bne.n	8003606 <_Z41__static_initialization_and_destruction_0ii+0x32>
Kalman_Filtresi EKF;
 80035ee:	4812      	ldr	r0, [pc, #72]	; (8003638 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80035f0:	f005 ff32 	bl	8009458 <_ZN15Kalman_FiltresiC1Ev>
PID pid;
 80035f4:	4811      	ldr	r0, [pc, #68]	; (800363c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80035f6:	f008 fc67 	bl	800bec8 <_ZN3PIDC1Ev>
Controller controller;
 80035fa:	4811      	ldr	r0, [pc, #68]	; (8003640 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80035fc:	f005 f800 	bl	8008600 <_ZN10ControllerC1Ev>
std::vector<float> controller_output_ang;
 8003600:	4810      	ldr	r0, [pc, #64]	; (8003644 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003602:	f7fe f94c 	bl	800189e <_ZNSt6vectorIfSaIfEEC1Ev>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d110      	bne.n	800362e <_Z41__static_initialization_and_destruction_0ii+0x5a>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003612:	4293      	cmp	r3, r2
 8003614:	d10b      	bne.n	800362e <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8003616:	480b      	ldr	r0, [pc, #44]	; (8003644 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003618:	f7ff fe16 	bl	8003248 <_ZNSt6vectorIfSaIfEED1Ev>
Controller controller;
 800361c:	4808      	ldr	r0, [pc, #32]	; (8003640 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800361e:	f005 fca5 	bl	8008f6c <_ZN10ControllerD1Ev>
PID pid;
 8003622:	4806      	ldr	r0, [pc, #24]	; (800363c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8003624:	f009 f8b6 	bl	800c794 <_ZN3PIDD1Ev>
Kalman_Filtresi EKF;
 8003628:	4803      	ldr	r0, [pc, #12]	; (8003638 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800362a:	f008 fc35 	bl	800be98 <_ZN15Kalman_FiltresiD1Ev>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	200004d0 	.word	0x200004d0
 800363c:	200006b0 	.word	0x200006b0
 8003640:	20000758 	.word	0x20000758
 8003644:	20000d08 	.word	0x20000d08

08003648 <_GLOBAL__sub_I_hi2c1>:
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
 800364c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003650:	2001      	movs	r0, #1
 8003652:	f7ff ffbf 	bl	80035d4 <_Z41__static_initialization_and_destruction_0ii>
 8003656:	bd80      	pop	{r7, pc}

08003658 <_GLOBAL__sub_D_hi2c1>:
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
 800365c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003660:	2000      	movs	r0, #0
 8003662:	f7ff ffb7 	bl	80035d4 <_Z41__static_initialization_and_destruction_0ii>
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800366e:	4b15      	ldr	r3, [pc, #84]	; (80036c4 <HAL_MspInit+0x5c>)
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	4a14      	ldr	r2, [pc, #80]	; (80036c4 <HAL_MspInit+0x5c>)
 8003674:	f043 0301 	orr.w	r3, r3, #1
 8003678:	6193      	str	r3, [r2, #24]
 800367a:	4b12      	ldr	r3, [pc, #72]	; (80036c4 <HAL_MspInit+0x5c>)
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003686:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <HAL_MspInit+0x5c>)
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	4a0e      	ldr	r2, [pc, #56]	; (80036c4 <HAL_MspInit+0x5c>)
 800368c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003690:	61d3      	str	r3, [r2, #28]
 8003692:	4b0c      	ldr	r3, [pc, #48]	; (80036c4 <HAL_MspInit+0x5c>)
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369a:	607b      	str	r3, [r7, #4]
 800369c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800369e:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <HAL_MspInit+0x60>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80036aa:	60fb      	str	r3, [r7, #12]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	4a04      	ldr	r2, [pc, #16]	; (80036c8 <HAL_MspInit+0x60>)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036ba:	bf00      	nop
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	40021000 	.word	0x40021000
 80036c8:	40010000 	.word	0x40010000

080036cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b088      	sub	sp, #32
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d4:	f107 0310 	add.w	r3, r7, #16
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	605a      	str	r2, [r3, #4]
 80036de:	609a      	str	r2, [r3, #8]
 80036e0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a15      	ldr	r2, [pc, #84]	; (800373c <HAL_I2C_MspInit+0x70>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d123      	bne.n	8003734 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ec:	4b14      	ldr	r3, [pc, #80]	; (8003740 <HAL_I2C_MspInit+0x74>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	4a13      	ldr	r2, [pc, #76]	; (8003740 <HAL_I2C_MspInit+0x74>)
 80036f2:	f043 0308 	orr.w	r3, r3, #8
 80036f6:	6193      	str	r3, [r2, #24]
 80036f8:	4b11      	ldr	r3, [pc, #68]	; (8003740 <HAL_I2C_MspInit+0x74>)
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003704:	23c0      	movs	r3, #192	; 0xc0
 8003706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003708:	2312      	movs	r3, #18
 800370a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800370c:	2303      	movs	r3, #3
 800370e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003710:	f107 0310 	add.w	r3, r7, #16
 8003714:	4619      	mov	r1, r3
 8003716:	480b      	ldr	r0, [pc, #44]	; (8003744 <HAL_I2C_MspInit+0x78>)
 8003718:	f000 fdf2 	bl	8004300 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800371c:	4b08      	ldr	r3, [pc, #32]	; (8003740 <HAL_I2C_MspInit+0x74>)
 800371e:	69db      	ldr	r3, [r3, #28]
 8003720:	4a07      	ldr	r2, [pc, #28]	; (8003740 <HAL_I2C_MspInit+0x74>)
 8003722:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003726:	61d3      	str	r3, [r2, #28]
 8003728:	4b05      	ldr	r3, [pc, #20]	; (8003740 <HAL_I2C_MspInit+0x74>)
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003734:	bf00      	nop
 8003736:	3720      	adds	r7, #32
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40005400 	.word	0x40005400
 8003740:	40021000 	.word	0x40021000
 8003744:	40010c00 	.word	0x40010c00

08003748 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a09      	ldr	r2, [pc, #36]	; (800377c <HAL_TIM_PWM_MspInit+0x34>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d10b      	bne.n	8003772 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800375a:	4b09      	ldr	r3, [pc, #36]	; (8003780 <HAL_TIM_PWM_MspInit+0x38>)
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	4a08      	ldr	r2, [pc, #32]	; (8003780 <HAL_TIM_PWM_MspInit+0x38>)
 8003760:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003764:	6193      	str	r3, [r2, #24]
 8003766:	4b06      	ldr	r3, [pc, #24]	; (8003780 <HAL_TIM_PWM_MspInit+0x38>)
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003772:	bf00      	nop
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr
 800377c:	40012c00 	.word	0x40012c00
 8003780:	40021000 	.word	0x40021000

08003784 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08a      	sub	sp, #40	; 0x28
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800378c:	f107 0318 	add.w	r3, r7, #24
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	605a      	str	r2, [r3, #4]
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037a2:	d114      	bne.n	80037ce <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037a4:	4b2d      	ldr	r3, [pc, #180]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	4a2c      	ldr	r2, [pc, #176]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	61d3      	str	r3, [r2, #28]
 80037b0:	4b2a      	ldr	r3, [pc, #168]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	617b      	str	r3, [r7, #20]
 80037ba:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80037bc:	2200      	movs	r2, #0
 80037be:	2101      	movs	r1, #1
 80037c0:	201c      	movs	r0, #28
 80037c2:	f000 fb78 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80037c6:	201c      	movs	r0, #28
 80037c8:	f000 fb91 	bl	8003eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80037cc:	e042      	b.n	8003854 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a23      	ldr	r2, [pc, #140]	; (8003860 <HAL_TIM_Base_MspInit+0xdc>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d12c      	bne.n	8003832 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037d8:	4b20      	ldr	r3, [pc, #128]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	4a1f      	ldr	r2, [pc, #124]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037de:	f043 0302 	orr.w	r3, r3, #2
 80037e2:	61d3      	str	r3, [r2, #28]
 80037e4:	4b1d      	ldr	r3, [pc, #116]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037e6:	69db      	ldr	r3, [r3, #28]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	613b      	str	r3, [r7, #16]
 80037ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f0:	4b1a      	ldr	r3, [pc, #104]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	4a19      	ldr	r2, [pc, #100]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037f6:	f043 0308 	orr.w	r3, r3, #8
 80037fa:	6193      	str	r3, [r2, #24]
 80037fc:	4b17      	ldr	r3, [pc, #92]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003808:	2301      	movs	r3, #1
 800380a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003810:	2300      	movs	r3, #0
 8003812:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003814:	f107 0318 	add.w	r3, r7, #24
 8003818:	4619      	mov	r1, r3
 800381a:	4812      	ldr	r0, [pc, #72]	; (8003864 <HAL_TIM_Base_MspInit+0xe0>)
 800381c:	f000 fd70 	bl	8004300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003820:	2200      	movs	r2, #0
 8003822:	2100      	movs	r1, #0
 8003824:	201d      	movs	r0, #29
 8003826:	f000 fb46 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800382a:	201d      	movs	r0, #29
 800382c:	f000 fb5f 	bl	8003eee <HAL_NVIC_EnableIRQ>
}
 8003830:	e010      	b.n	8003854 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a0c      	ldr	r2, [pc, #48]	; (8003868 <HAL_TIM_Base_MspInit+0xe4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d10b      	bne.n	8003854 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800383c:	4b07      	ldr	r3, [pc, #28]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	4a06      	ldr	r2, [pc, #24]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 8003842:	f043 0304 	orr.w	r3, r3, #4
 8003846:	61d3      	str	r3, [r2, #28]
 8003848:	4b04      	ldr	r3, [pc, #16]	; (800385c <HAL_TIM_Base_MspInit+0xd8>)
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	f003 0304 	and.w	r3, r3, #4
 8003850:	60bb      	str	r3, [r7, #8]
 8003852:	68bb      	ldr	r3, [r7, #8]
}
 8003854:	bf00      	nop
 8003856:	3728      	adds	r7, #40	; 0x28
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000
 8003860:	40000400 	.word	0x40000400
 8003864:	40010c00 	.word	0x40010c00
 8003868:	40000800 	.word	0x40000800

0800386c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003874:	f107 0310 	add.w	r3, r7, #16
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a1c      	ldr	r2, [pc, #112]	; (80038f8 <HAL_TIM_MspPostInit+0x8c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d131      	bne.n	80038f0 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800388c:	4b1b      	ldr	r3, [pc, #108]	; (80038fc <HAL_TIM_MspPostInit+0x90>)
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	4a1a      	ldr	r2, [pc, #104]	; (80038fc <HAL_TIM_MspPostInit+0x90>)
 8003892:	f043 0308 	orr.w	r3, r3, #8
 8003896:	6193      	str	r3, [r2, #24]
 8003898:	4b18      	ldr	r3, [pc, #96]	; (80038fc <HAL_TIM_MspPostInit+0x90>)
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f003 0308 	and.w	r3, r3, #8
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a4:	4b15      	ldr	r3, [pc, #84]	; (80038fc <HAL_TIM_MspPostInit+0x90>)
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	4a14      	ldr	r2, [pc, #80]	; (80038fc <HAL_TIM_MspPostInit+0x90>)
 80038aa:	f043 0304 	orr.w	r3, r3, #4
 80038ae:	6193      	str	r3, [r2, #24]
 80038b0:	4b12      	ldr	r3, [pc, #72]	; (80038fc <HAL_TIM_MspPostInit+0x90>)
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	60bb      	str	r3, [r7, #8]
 80038ba:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80038bc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80038c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c2:	2302      	movs	r3, #2
 80038c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038c6:	2302      	movs	r3, #2
 80038c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ca:	f107 0310 	add.w	r3, r7, #16
 80038ce:	4619      	mov	r1, r3
 80038d0:	480b      	ldr	r0, [pc, #44]	; (8003900 <HAL_TIM_MspPostInit+0x94>)
 80038d2:	f000 fd15 	bl	8004300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80038d6:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80038da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038dc:	2302      	movs	r3, #2
 80038de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038e0:	2302      	movs	r3, #2
 80038e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038e4:	f107 0310 	add.w	r3, r7, #16
 80038e8:	4619      	mov	r1, r3
 80038ea:	4806      	ldr	r0, [pc, #24]	; (8003904 <HAL_TIM_MspPostInit+0x98>)
 80038ec:	f000 fd08 	bl	8004300 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80038f0:	bf00      	nop
 80038f2:	3720      	adds	r7, #32
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40012c00 	.word	0x40012c00
 80038fc:	40021000 	.word	0x40021000
 8003900:	40010c00 	.word	0x40010c00
 8003904:	40010800 	.word	0x40010800

08003908 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08a      	sub	sp, #40	; 0x28
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003910:	f107 0318 	add.w	r3, r7, #24
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	605a      	str	r2, [r3, #4]
 800391a:	609a      	str	r2, [r3, #8]
 800391c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a4b      	ldr	r2, [pc, #300]	; (8003a50 <HAL_UART_MspInit+0x148>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d159      	bne.n	80039dc <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003928:	4b4a      	ldr	r3, [pc, #296]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	4a49      	ldr	r2, [pc, #292]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 800392e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003932:	6193      	str	r3, [r2, #24]
 8003934:	4b47      	ldr	r3, [pc, #284]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003940:	4b44      	ldr	r3, [pc, #272]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	4a43      	ldr	r2, [pc, #268]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 8003946:	f043 0304 	orr.w	r3, r3, #4
 800394a:	6193      	str	r3, [r2, #24]
 800394c:	4b41      	ldr	r3, [pc, #260]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	f003 0304 	and.w	r3, r3, #4
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003958:	f44f 7300 	mov.w	r3, #512	; 0x200
 800395c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800395e:	2302      	movs	r3, #2
 8003960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003962:	2303      	movs	r3, #3
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003966:	f107 0318 	add.w	r3, r7, #24
 800396a:	4619      	mov	r1, r3
 800396c:	483a      	ldr	r0, [pc, #232]	; (8003a58 <HAL_UART_MspInit+0x150>)
 800396e:	f000 fcc7 	bl	8004300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003978:	2300      	movs	r3, #0
 800397a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397c:	2300      	movs	r3, #0
 800397e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003980:	f107 0318 	add.w	r3, r7, #24
 8003984:	4619      	mov	r1, r3
 8003986:	4834      	ldr	r0, [pc, #208]	; (8003a58 <HAL_UART_MspInit+0x150>)
 8003988:	f000 fcba 	bl	8004300 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800398c:	4b33      	ldr	r3, [pc, #204]	; (8003a5c <HAL_UART_MspInit+0x154>)
 800398e:	4a34      	ldr	r2, [pc, #208]	; (8003a60 <HAL_UART_MspInit+0x158>)
 8003990:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003992:	4b32      	ldr	r3, [pc, #200]	; (8003a5c <HAL_UART_MspInit+0x154>)
 8003994:	2200      	movs	r2, #0
 8003996:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003998:	4b30      	ldr	r3, [pc, #192]	; (8003a5c <HAL_UART_MspInit+0x154>)
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800399e:	4b2f      	ldr	r3, [pc, #188]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039a0:	2280      	movs	r2, #128	; 0x80
 80039a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039a4:	4b2d      	ldr	r3, [pc, #180]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039aa:	4b2c      	ldr	r3, [pc, #176]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80039b0:	4b2a      	ldr	r3, [pc, #168]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039b2:	2220      	movs	r2, #32
 80039b4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80039b6:	4b29      	ldr	r3, [pc, #164]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80039be:	4827      	ldr	r0, [pc, #156]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039c0:	f000 fab0 	bl	8003f24 <HAL_DMA_Init>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80039ca:	f7ff fc03 	bl	80031d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a22      	ldr	r2, [pc, #136]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039d2:	635a      	str	r2, [r3, #52]	; 0x34
 80039d4:	4a21      	ldr	r2, [pc, #132]	; (8003a5c <HAL_UART_MspInit+0x154>)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80039da:	e034      	b.n	8003a46 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a20      	ldr	r2, [pc, #128]	; (8003a64 <HAL_UART_MspInit+0x15c>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d12f      	bne.n	8003a46 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80039e6:	4b1b      	ldr	r3, [pc, #108]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	4a1a      	ldr	r2, [pc, #104]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 80039ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039f0:	61d3      	str	r3, [r2, #28]
 80039f2:	4b18      	ldr	r3, [pc, #96]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039fe:	4b15      	ldr	r3, [pc, #84]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	4a14      	ldr	r2, [pc, #80]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 8003a04:	f043 0304 	orr.w	r3, r3, #4
 8003a08:	6193      	str	r3, [r2, #24]
 8003a0a:	4b12      	ldr	r3, [pc, #72]	; (8003a54 <HAL_UART_MspInit+0x14c>)
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a16:	2304      	movs	r3, #4
 8003a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a22:	f107 0318 	add.w	r3, r7, #24
 8003a26:	4619      	mov	r1, r3
 8003a28:	480b      	ldr	r0, [pc, #44]	; (8003a58 <HAL_UART_MspInit+0x150>)
 8003a2a:	f000 fc69 	bl	8004300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a2e:	2308      	movs	r3, #8
 8003a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a32:	2300      	movs	r3, #0
 8003a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a36:	2300      	movs	r3, #0
 8003a38:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a3a:	f107 0318 	add.w	r3, r7, #24
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4805      	ldr	r0, [pc, #20]	; (8003a58 <HAL_UART_MspInit+0x150>)
 8003a42:	f000 fc5d 	bl	8004300 <HAL_GPIO_Init>
}
 8003a46:	bf00      	nop
 8003a48:	3728      	adds	r7, #40	; 0x28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40013800 	.word	0x40013800
 8003a54:	40021000 	.word	0x40021000
 8003a58:	40010800 	.word	0x40010800
 8003a5c:	20000290 	.word	0x20000290
 8003a60:	40020058 	.word	0x40020058
 8003a64:	40004400 	.word	0x40004400

08003a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a6c:	e7fe      	b.n	8003a6c <NMI_Handler+0x4>

08003a6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a72:	e7fe      	b.n	8003a72 <HardFault_Handler+0x4>

08003a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a78:	e7fe      	b.n	8003a78 <MemManage_Handler+0x4>

08003a7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a7e:	e7fe      	b.n	8003a7e <BusFault_Handler+0x4>

08003a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a84:	e7fe      	b.n	8003a84 <UsageFault_Handler+0x4>

08003a86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a92:	b480      	push	{r7}
 8003a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bc80      	pop	{r7}
 8003a9c:	4770      	bx	lr

08003a9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aa2:	bf00      	nop
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bc80      	pop	{r7}
 8003aa8:	4770      	bx	lr

08003aaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003aae:	f000 f8eb 	bl	8003c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ab2:	bf00      	nop
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003abc:	4802      	ldr	r0, [pc, #8]	; (8003ac8 <DMA1_Channel5_IRQHandler+0x10>)
 8003abe:	f000 faeb 	bl	8004098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000290 	.word	0x20000290

08003acc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ad0:	4802      	ldr	r0, [pc, #8]	; (8003adc <TIM2_IRQHandler+0x10>)
 8003ad2:	f003 f9cf 	bl	8006e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	20000138 	.word	0x20000138

08003ae0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003ae4:	4802      	ldr	r0, [pc, #8]	; (8003af0 <TIM3_IRQHandler+0x10>)
 8003ae6:	f003 f9c5 	bl	8006e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003aea:	bf00      	nop
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	20000180 	.word	0x20000180

08003af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
	return 1;
 8003af8:	2301      	movs	r3, #1
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc80      	pop	{r7}
 8003b00:	4770      	bx	lr

08003b02 <_kill>:

int _kill(int pid, int sig)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b082      	sub	sp, #8
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003b0c:	f00a fe6c 	bl	800e7e8 <__errno>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2216      	movs	r2, #22
 8003b14:	601a      	str	r2, [r3, #0]
	return -1;
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <_exit>:

void _exit (int status)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b082      	sub	sp, #8
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003b2a:	f04f 31ff 	mov.w	r1, #4294967295
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7ff ffe7 	bl	8003b02 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003b34:	e7fe      	b.n	8003b34 <_exit+0x12>
	...

08003b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b40:	4a14      	ldr	r2, [pc, #80]	; (8003b94 <_sbrk+0x5c>)
 8003b42:	4b15      	ldr	r3, [pc, #84]	; (8003b98 <_sbrk+0x60>)
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b4c:	4b13      	ldr	r3, [pc, #76]	; (8003b9c <_sbrk+0x64>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d102      	bne.n	8003b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b54:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <_sbrk+0x64>)
 8003b56:	4a12      	ldr	r2, [pc, #72]	; (8003ba0 <_sbrk+0x68>)
 8003b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b5a:	4b10      	ldr	r3, [pc, #64]	; (8003b9c <_sbrk+0x64>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4413      	add	r3, r2
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d207      	bcs.n	8003b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b68:	f00a fe3e 	bl	800e7e8 <__errno>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	220c      	movs	r2, #12
 8003b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b72:	f04f 33ff 	mov.w	r3, #4294967295
 8003b76:	e009      	b.n	8003b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b78:	4b08      	ldr	r3, [pc, #32]	; (8003b9c <_sbrk+0x64>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b7e:	4b07      	ldr	r3, [pc, #28]	; (8003b9c <_sbrk+0x64>)
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4413      	add	r3, r2
 8003b86:	4a05      	ldr	r2, [pc, #20]	; (8003b9c <_sbrk+0x64>)
 8003b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3718      	adds	r7, #24
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	20005000 	.word	0x20005000
 8003b98:	00000400 	.word	0x00000400
 8003b9c:	20000de0 	.word	0x20000de0
 8003ba0:	20000e08 	.word	0x20000e08

08003ba4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bc80      	pop	{r7}
 8003bae:	4770      	bx	lr

08003bb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003bb0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003bb2:	e003      	b.n	8003bbc <LoopCopyDataInit>

08003bb4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003bb6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003bb8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003bba:	3104      	adds	r1, #4

08003bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003bbc:	480a      	ldr	r0, [pc, #40]	; (8003be8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003bbe:	4b0b      	ldr	r3, [pc, #44]	; (8003bec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003bc0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003bc2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003bc4:	d3f6      	bcc.n	8003bb4 <CopyDataInit>
  ldr r2, =_sbss
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	; (8003bf0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003bc8:	e002      	b.n	8003bd0 <LoopFillZerobss>

08003bca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003bca:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003bcc:	f842 3b04 	str.w	r3, [r2], #4

08003bd0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003bd0:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003bd2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003bd4:	d3f9      	bcc.n	8003bca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003bd6:	f7ff ffe5 	bl	8003ba4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bda:	f00a fe0b 	bl	800e7f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bde:	f7fd fe6b 	bl	80018b8 <main>
  bx lr
 8003be2:	4770      	bx	lr
  ldr r3, =_sidata
 8003be4:	0800efd0 	.word	0x0800efd0
  ldr r0, =_sdata
 8003be8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003bec:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8003bf0:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8003bf4:	20000e08 	.word	0x20000e08

08003bf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bf8:	e7fe      	b.n	8003bf8 <ADC1_2_IRQHandler>
	...

08003bfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c00:	4b08      	ldr	r3, [pc, #32]	; (8003c24 <HAL_Init+0x28>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a07      	ldr	r2, [pc, #28]	; (8003c24 <HAL_Init+0x28>)
 8003c06:	f043 0310 	orr.w	r3, r3, #16
 8003c0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c0c:	2003      	movs	r0, #3
 8003c0e:	f000 f947 	bl	8003ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f000 f808 	bl	8003c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c18:	f7ff fd26 	bl	8003668 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	40022000 	.word	0x40022000

08003c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c30:	4b12      	ldr	r3, [pc, #72]	; (8003c7c <HAL_InitTick+0x54>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b12      	ldr	r3, [pc, #72]	; (8003c80 <HAL_InitTick+0x58>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 f95f 	bl	8003f0a <HAL_SYSTICK_Config>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e00e      	b.n	8003c74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b0f      	cmp	r3, #15
 8003c5a:	d80a      	bhi.n	8003c72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	f04f 30ff 	mov.w	r0, #4294967295
 8003c64:	f000 f927 	bl	8003eb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c68:	4a06      	ldr	r2, [pc, #24]	; (8003c84 <HAL_InitTick+0x5c>)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	e000      	b.n	8003c74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20000004 	.word	0x20000004
 8003c80:	2000000c 	.word	0x2000000c
 8003c84:	20000008 	.word	0x20000008

08003c88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c8c:	4b05      	ldr	r3, [pc, #20]	; (8003ca4 <HAL_IncTick+0x1c>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <HAL_IncTick+0x20>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4413      	add	r3, r2
 8003c98:	4a03      	ldr	r2, [pc, #12]	; (8003ca8 <HAL_IncTick+0x20>)
 8003c9a:	6013      	str	r3, [r2, #0]
}
 8003c9c:	bf00      	nop
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bc80      	pop	{r7}
 8003ca2:	4770      	bx	lr
 8003ca4:	2000000c 	.word	0x2000000c
 8003ca8:	20000df4 	.word	0x20000df4

08003cac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return uwTick;
 8003cb0:	4b02      	ldr	r3, [pc, #8]	; (8003cbc <HAL_GetTick+0x10>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr
 8003cbc:	20000df4 	.word	0x20000df4

08003cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cc8:	f7ff fff0 	bl	8003cac <HAL_GetTick>
 8003ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd8:	d005      	beq.n	8003ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cda:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <HAL_Delay+0x44>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ce6:	bf00      	nop
 8003ce8:	f7ff ffe0 	bl	8003cac <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d8f7      	bhi.n	8003ce8 <HAL_Delay+0x28>
  {
  }
}
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	2000000c 	.word	0x2000000c

08003d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d18:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <__NVIC_SetPriorityGrouping+0x44>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d24:	4013      	ands	r3, r2
 8003d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d3a:	4a04      	ldr	r2, [pc, #16]	; (8003d4c <__NVIC_SetPriorityGrouping+0x44>)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	60d3      	str	r3, [r2, #12]
}
 8003d40:	bf00      	nop
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bc80      	pop	{r7}
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	e000ed00 	.word	0xe000ed00

08003d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d54:	4b04      	ldr	r3, [pc, #16]	; (8003d68 <__NVIC_GetPriorityGrouping+0x18>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	0a1b      	lsrs	r3, r3, #8
 8003d5a:	f003 0307 	and.w	r3, r3, #7
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bc80      	pop	{r7}
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	e000ed00 	.word	0xe000ed00

08003d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	4603      	mov	r3, r0
 8003d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	db0b      	blt.n	8003d96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	f003 021f 	and.w	r2, r3, #31
 8003d84:	4906      	ldr	r1, [pc, #24]	; (8003da0 <__NVIC_EnableIRQ+0x34>)
 8003d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8a:	095b      	lsrs	r3, r3, #5
 8003d8c:	2001      	movs	r0, #1
 8003d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr
 8003da0:	e000e100 	.word	0xe000e100

08003da4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	6039      	str	r1, [r7, #0]
 8003dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	db0a      	blt.n	8003dce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	490c      	ldr	r1, [pc, #48]	; (8003df0 <__NVIC_SetPriority+0x4c>)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	0112      	lsls	r2, r2, #4
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	440b      	add	r3, r1
 8003dc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dcc:	e00a      	b.n	8003de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	4908      	ldr	r1, [pc, #32]	; (8003df4 <__NVIC_SetPriority+0x50>)
 8003dd4:	79fb      	ldrb	r3, [r7, #7]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	3b04      	subs	r3, #4
 8003ddc:	0112      	lsls	r2, r2, #4
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	440b      	add	r3, r1
 8003de2:	761a      	strb	r2, [r3, #24]
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	e000e100 	.word	0xe000e100
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b089      	sub	sp, #36	; 0x24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f1c3 0307 	rsb	r3, r3, #7
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	bf28      	it	cs
 8003e16:	2304      	movcs	r3, #4
 8003e18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	2b06      	cmp	r3, #6
 8003e20:	d902      	bls.n	8003e28 <NVIC_EncodePriority+0x30>
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	3b03      	subs	r3, #3
 8003e26:	e000      	b.n	8003e2a <NVIC_EncodePriority+0x32>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	43da      	mvns	r2, r3
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	401a      	ands	r2, r3
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e40:	f04f 31ff 	mov.w	r1, #4294967295
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4a:	43d9      	mvns	r1, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e50:	4313      	orrs	r3, r2
         );
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3724      	adds	r7, #36	; 0x24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bc80      	pop	{r7}
 8003e5a:	4770      	bx	lr

08003e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3b01      	subs	r3, #1
 8003e68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e6c:	d301      	bcc.n	8003e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e00f      	b.n	8003e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e72:	4a0a      	ldr	r2, [pc, #40]	; (8003e9c <SysTick_Config+0x40>)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e7a:	210f      	movs	r1, #15
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	f7ff ff90 	bl	8003da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <SysTick_Config+0x40>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e8a:	4b04      	ldr	r3, [pc, #16]	; (8003e9c <SysTick_Config+0x40>)
 8003e8c:	2207      	movs	r2, #7
 8003e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	e000e010 	.word	0xe000e010

08003ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff ff2d 	bl	8003d08 <__NVIC_SetPriorityGrouping>
}
 8003eae:	bf00      	nop
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b086      	sub	sp, #24
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
 8003ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ec8:	f7ff ff42 	bl	8003d50 <__NVIC_GetPriorityGrouping>
 8003ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	68b9      	ldr	r1, [r7, #8]
 8003ed2:	6978      	ldr	r0, [r7, #20]
 8003ed4:	f7ff ff90 	bl	8003df8 <NVIC_EncodePriority>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff ff5f 	bl	8003da4 <__NVIC_SetPriority>
}
 8003ee6:	bf00      	nop
 8003ee8:	3718      	adds	r7, #24
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b082      	sub	sp, #8
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ff35 	bl	8003d6c <__NVIC_EnableIRQ>
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b082      	sub	sp, #8
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff ffa2 	bl	8003e5c <SysTick_Config>
 8003f18:	4603      	mov	r3, r0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
	...

08003f24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e043      	b.n	8003fc2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	4b22      	ldr	r3, [pc, #136]	; (8003fcc <HAL_DMA_Init+0xa8>)
 8003f42:	4413      	add	r3, r2
 8003f44:	4a22      	ldr	r2, [pc, #136]	; (8003fd0 <HAL_DMA_Init+0xac>)
 8003f46:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4a:	091b      	lsrs	r3, r3, #4
 8003f4c:	009a      	lsls	r2, r3, #2
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a1f      	ldr	r2, [pc, #124]	; (8003fd4 <HAL_DMA_Init+0xb0>)
 8003f56:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f6e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003f72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr
 8003fcc:	bffdfff8 	.word	0xbffdfff8
 8003fd0:	cccccccd 	.word	0xcccccccd
 8003fd4:	40020000 	.word	0x40020000

08003fd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d101      	bne.n	8003ff8 <HAL_DMA_Start_IT+0x20>
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	e04a      	b.n	800408e <HAL_DMA_Start_IT+0xb6>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004006:	2b01      	cmp	r3, #1
 8004008:	d13a      	bne.n	8004080 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2202      	movs	r2, #2
 800400e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0201 	bic.w	r2, r2, #1
 8004026:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	68b9      	ldr	r1, [r7, #8]
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f938 	bl	80042a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 020e 	orr.w	r2, r2, #14
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	e00f      	b.n	800406e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0204 	bic.w	r2, r2, #4
 800405c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f042 020a 	orr.w	r2, r2, #10
 800406c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	e005      	b.n	800408c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004088:	2302      	movs	r3, #2
 800408a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800408c:	7dfb      	ldrb	r3, [r7, #23]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3718      	adds	r7, #24
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b4:	2204      	movs	r2, #4
 80040b6:	409a      	lsls	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	4013      	ands	r3, r2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d04f      	beq.n	8004160 <HAL_DMA_IRQHandler+0xc8>
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f003 0304 	and.w	r3, r3, #4
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d04a      	beq.n	8004160 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d107      	bne.n	80040e8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0204 	bic.w	r2, r2, #4
 80040e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a66      	ldr	r2, [pc, #408]	; (8004288 <HAL_DMA_IRQHandler+0x1f0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d029      	beq.n	8004146 <HAL_DMA_IRQHandler+0xae>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a65      	ldr	r2, [pc, #404]	; (800428c <HAL_DMA_IRQHandler+0x1f4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d022      	beq.n	8004142 <HAL_DMA_IRQHandler+0xaa>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a63      	ldr	r2, [pc, #396]	; (8004290 <HAL_DMA_IRQHandler+0x1f8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d01a      	beq.n	800413c <HAL_DMA_IRQHandler+0xa4>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a62      	ldr	r2, [pc, #392]	; (8004294 <HAL_DMA_IRQHandler+0x1fc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d012      	beq.n	8004136 <HAL_DMA_IRQHandler+0x9e>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a60      	ldr	r2, [pc, #384]	; (8004298 <HAL_DMA_IRQHandler+0x200>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d00a      	beq.n	8004130 <HAL_DMA_IRQHandler+0x98>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a5f      	ldr	r2, [pc, #380]	; (800429c <HAL_DMA_IRQHandler+0x204>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d102      	bne.n	800412a <HAL_DMA_IRQHandler+0x92>
 8004124:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004128:	e00e      	b.n	8004148 <HAL_DMA_IRQHandler+0xb0>
 800412a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800412e:	e00b      	b.n	8004148 <HAL_DMA_IRQHandler+0xb0>
 8004130:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004134:	e008      	b.n	8004148 <HAL_DMA_IRQHandler+0xb0>
 8004136:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800413a:	e005      	b.n	8004148 <HAL_DMA_IRQHandler+0xb0>
 800413c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004140:	e002      	b.n	8004148 <HAL_DMA_IRQHandler+0xb0>
 8004142:	2340      	movs	r3, #64	; 0x40
 8004144:	e000      	b.n	8004148 <HAL_DMA_IRQHandler+0xb0>
 8004146:	2304      	movs	r3, #4
 8004148:	4a55      	ldr	r2, [pc, #340]	; (80042a0 <HAL_DMA_IRQHandler+0x208>)
 800414a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 8094 	beq.w	800427e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800415e:	e08e      	b.n	800427e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	2202      	movs	r2, #2
 8004166:	409a      	lsls	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	4013      	ands	r3, r2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d056      	beq.n	800421e <HAL_DMA_IRQHandler+0x186>
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d051      	beq.n	800421e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0320 	and.w	r3, r3, #32
 8004184:	2b00      	cmp	r3, #0
 8004186:	d10b      	bne.n	80041a0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 020a 	bic.w	r2, r2, #10
 8004196:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a38      	ldr	r2, [pc, #224]	; (8004288 <HAL_DMA_IRQHandler+0x1f0>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d029      	beq.n	80041fe <HAL_DMA_IRQHandler+0x166>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a37      	ldr	r2, [pc, #220]	; (800428c <HAL_DMA_IRQHandler+0x1f4>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d022      	beq.n	80041fa <HAL_DMA_IRQHandler+0x162>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a35      	ldr	r2, [pc, #212]	; (8004290 <HAL_DMA_IRQHandler+0x1f8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d01a      	beq.n	80041f4 <HAL_DMA_IRQHandler+0x15c>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a34      	ldr	r2, [pc, #208]	; (8004294 <HAL_DMA_IRQHandler+0x1fc>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d012      	beq.n	80041ee <HAL_DMA_IRQHandler+0x156>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a32      	ldr	r2, [pc, #200]	; (8004298 <HAL_DMA_IRQHandler+0x200>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00a      	beq.n	80041e8 <HAL_DMA_IRQHandler+0x150>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a31      	ldr	r2, [pc, #196]	; (800429c <HAL_DMA_IRQHandler+0x204>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d102      	bne.n	80041e2 <HAL_DMA_IRQHandler+0x14a>
 80041dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80041e0:	e00e      	b.n	8004200 <HAL_DMA_IRQHandler+0x168>
 80041e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041e6:	e00b      	b.n	8004200 <HAL_DMA_IRQHandler+0x168>
 80041e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041ec:	e008      	b.n	8004200 <HAL_DMA_IRQHandler+0x168>
 80041ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041f2:	e005      	b.n	8004200 <HAL_DMA_IRQHandler+0x168>
 80041f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041f8:	e002      	b.n	8004200 <HAL_DMA_IRQHandler+0x168>
 80041fa:	2320      	movs	r3, #32
 80041fc:	e000      	b.n	8004200 <HAL_DMA_IRQHandler+0x168>
 80041fe:	2302      	movs	r3, #2
 8004200:	4a27      	ldr	r2, [pc, #156]	; (80042a0 <HAL_DMA_IRQHandler+0x208>)
 8004202:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004210:	2b00      	cmp	r3, #0
 8004212:	d034      	beq.n	800427e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800421c:	e02f      	b.n	800427e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	2208      	movs	r2, #8
 8004224:	409a      	lsls	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	4013      	ands	r3, r2
 800422a:	2b00      	cmp	r3, #0
 800422c:	d028      	beq.n	8004280 <HAL_DMA_IRQHandler+0x1e8>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f003 0308 	and.w	r3, r3, #8
 8004234:	2b00      	cmp	r3, #0
 8004236:	d023      	beq.n	8004280 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 020e 	bic.w	r2, r2, #14
 8004246:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004250:	2101      	movs	r1, #1
 8004252:	fa01 f202 	lsl.w	r2, r1, r2
 8004256:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	2b00      	cmp	r3, #0
 8004274:	d004      	beq.n	8004280 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	4798      	blx	r3
    }
  }
  return;
 800427e:	bf00      	nop
 8004280:	bf00      	nop
}
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40020008 	.word	0x40020008
 800428c:	4002001c 	.word	0x4002001c
 8004290:	40020030 	.word	0x40020030
 8004294:	40020044 	.word	0x40020044
 8004298:	40020058 	.word	0x40020058
 800429c:	4002006c 	.word	0x4002006c
 80042a0:	40020000 	.word	0x40020000

080042a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
 80042b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ba:	2101      	movs	r1, #1
 80042bc:	fa01 f202 	lsl.w	r2, r1, r2
 80042c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b10      	cmp	r3, #16
 80042d0:	d108      	bne.n	80042e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80042e2:	e007      	b.n	80042f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	60da      	str	r2, [r3, #12]
}
 80042f4:	bf00      	nop
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bc80      	pop	{r7}
 80042fc:	4770      	bx	lr
	...

08004300 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004300:	b480      	push	{r7}
 8004302:	b08b      	sub	sp, #44	; 0x2c
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800430a:	2300      	movs	r3, #0
 800430c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800430e:	2300      	movs	r3, #0
 8004310:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004312:	e169      	b.n	80045e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004314:	2201      	movs	r2, #1
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69fa      	ldr	r2, [r7, #28]
 8004324:	4013      	ands	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	429a      	cmp	r2, r3
 800432e:	f040 8158 	bne.w	80045e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	4a9a      	ldr	r2, [pc, #616]	; (80045a0 <HAL_GPIO_Init+0x2a0>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d05e      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 800433c:	4a98      	ldr	r2, [pc, #608]	; (80045a0 <HAL_GPIO_Init+0x2a0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d875      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 8004342:	4a98      	ldr	r2, [pc, #608]	; (80045a4 <HAL_GPIO_Init+0x2a4>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d058      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 8004348:	4a96      	ldr	r2, [pc, #600]	; (80045a4 <HAL_GPIO_Init+0x2a4>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d86f      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 800434e:	4a96      	ldr	r2, [pc, #600]	; (80045a8 <HAL_GPIO_Init+0x2a8>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d052      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 8004354:	4a94      	ldr	r2, [pc, #592]	; (80045a8 <HAL_GPIO_Init+0x2a8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d869      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 800435a:	4a94      	ldr	r2, [pc, #592]	; (80045ac <HAL_GPIO_Init+0x2ac>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d04c      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 8004360:	4a92      	ldr	r2, [pc, #584]	; (80045ac <HAL_GPIO_Init+0x2ac>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d863      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 8004366:	4a92      	ldr	r2, [pc, #584]	; (80045b0 <HAL_GPIO_Init+0x2b0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d046      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 800436c:	4a90      	ldr	r2, [pc, #576]	; (80045b0 <HAL_GPIO_Init+0x2b0>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d85d      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 8004372:	2b12      	cmp	r3, #18
 8004374:	d82a      	bhi.n	80043cc <HAL_GPIO_Init+0xcc>
 8004376:	2b12      	cmp	r3, #18
 8004378:	d859      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 800437a:	a201      	add	r2, pc, #4	; (adr r2, 8004380 <HAL_GPIO_Init+0x80>)
 800437c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004380:	080043fb 	.word	0x080043fb
 8004384:	080043d5 	.word	0x080043d5
 8004388:	080043e7 	.word	0x080043e7
 800438c:	08004429 	.word	0x08004429
 8004390:	0800442f 	.word	0x0800442f
 8004394:	0800442f 	.word	0x0800442f
 8004398:	0800442f 	.word	0x0800442f
 800439c:	0800442f 	.word	0x0800442f
 80043a0:	0800442f 	.word	0x0800442f
 80043a4:	0800442f 	.word	0x0800442f
 80043a8:	0800442f 	.word	0x0800442f
 80043ac:	0800442f 	.word	0x0800442f
 80043b0:	0800442f 	.word	0x0800442f
 80043b4:	0800442f 	.word	0x0800442f
 80043b8:	0800442f 	.word	0x0800442f
 80043bc:	0800442f 	.word	0x0800442f
 80043c0:	0800442f 	.word	0x0800442f
 80043c4:	080043dd 	.word	0x080043dd
 80043c8:	080043f1 	.word	0x080043f1
 80043cc:	4a79      	ldr	r2, [pc, #484]	; (80045b4 <HAL_GPIO_Init+0x2b4>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80043d2:	e02c      	b.n	800442e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	623b      	str	r3, [r7, #32]
          break;
 80043da:	e029      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	3304      	adds	r3, #4
 80043e2:	623b      	str	r3, [r7, #32]
          break;
 80043e4:	e024      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	3308      	adds	r3, #8
 80043ec:	623b      	str	r3, [r7, #32]
          break;
 80043ee:	e01f      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	330c      	adds	r3, #12
 80043f6:	623b      	str	r3, [r7, #32]
          break;
 80043f8:	e01a      	b.n	8004430 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d102      	bne.n	8004408 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004402:	2304      	movs	r3, #4
 8004404:	623b      	str	r3, [r7, #32]
          break;
 8004406:	e013      	b.n	8004430 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d105      	bne.n	800441c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004410:	2308      	movs	r3, #8
 8004412:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	611a      	str	r2, [r3, #16]
          break;
 800441a:	e009      	b.n	8004430 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800441c:	2308      	movs	r3, #8
 800441e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	615a      	str	r2, [r3, #20]
          break;
 8004426:	e003      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004428:	2300      	movs	r3, #0
 800442a:	623b      	str	r3, [r7, #32]
          break;
 800442c:	e000      	b.n	8004430 <HAL_GPIO_Init+0x130>
          break;
 800442e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2bff      	cmp	r3, #255	; 0xff
 8004434:	d801      	bhi.n	800443a <HAL_GPIO_Init+0x13a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	e001      	b.n	800443e <HAL_GPIO_Init+0x13e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	3304      	adds	r3, #4
 800443e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	2bff      	cmp	r3, #255	; 0xff
 8004444:	d802      	bhi.n	800444c <HAL_GPIO_Init+0x14c>
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	e002      	b.n	8004452 <HAL_GPIO_Init+0x152>
 800444c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444e:	3b08      	subs	r3, #8
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	210f      	movs	r1, #15
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	fa01 f303 	lsl.w	r3, r1, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	401a      	ands	r2, r3
 8004464:	6a39      	ldr	r1, [r7, #32]
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	fa01 f303 	lsl.w	r3, r1, r3
 800446c:	431a      	orrs	r2, r3
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	f000 80b1 	beq.w	80045e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004480:	4b4d      	ldr	r3, [pc, #308]	; (80045b8 <HAL_GPIO_Init+0x2b8>)
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	4a4c      	ldr	r2, [pc, #304]	; (80045b8 <HAL_GPIO_Init+0x2b8>)
 8004486:	f043 0301 	orr.w	r3, r3, #1
 800448a:	6193      	str	r3, [r2, #24]
 800448c:	4b4a      	ldr	r3, [pc, #296]	; (80045b8 <HAL_GPIO_Init+0x2b8>)
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	60bb      	str	r3, [r7, #8]
 8004496:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004498:	4a48      	ldr	r2, [pc, #288]	; (80045bc <HAL_GPIO_Init+0x2bc>)
 800449a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449c:	089b      	lsrs	r3, r3, #2
 800449e:	3302      	adds	r3, #2
 80044a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	220f      	movs	r2, #15
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	4013      	ands	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a40      	ldr	r2, [pc, #256]	; (80045c0 <HAL_GPIO_Init+0x2c0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d013      	beq.n	80044ec <HAL_GPIO_Init+0x1ec>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a3f      	ldr	r2, [pc, #252]	; (80045c4 <HAL_GPIO_Init+0x2c4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00d      	beq.n	80044e8 <HAL_GPIO_Init+0x1e8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a3e      	ldr	r2, [pc, #248]	; (80045c8 <HAL_GPIO_Init+0x2c8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d007      	beq.n	80044e4 <HAL_GPIO_Init+0x1e4>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a3d      	ldr	r2, [pc, #244]	; (80045cc <HAL_GPIO_Init+0x2cc>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d101      	bne.n	80044e0 <HAL_GPIO_Init+0x1e0>
 80044dc:	2303      	movs	r3, #3
 80044de:	e006      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044e0:	2304      	movs	r3, #4
 80044e2:	e004      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044e4:	2302      	movs	r3, #2
 80044e6:	e002      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044ec:	2300      	movs	r3, #0
 80044ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f0:	f002 0203 	and.w	r2, r2, #3
 80044f4:	0092      	lsls	r2, r2, #2
 80044f6:	4093      	lsls	r3, r2
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80044fe:	492f      	ldr	r1, [pc, #188]	; (80045bc <HAL_GPIO_Init+0x2bc>)
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	089b      	lsrs	r3, r3, #2
 8004504:	3302      	adds	r3, #2
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d006      	beq.n	8004526 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004518:	4b2d      	ldr	r3, [pc, #180]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	492c      	ldr	r1, [pc, #176]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
 8004524:	e006      	b.n	8004534 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004526:	4b2a      	ldr	r3, [pc, #168]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	43db      	mvns	r3, r3
 800452e:	4928      	ldr	r1, [pc, #160]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004530:	4013      	ands	r3, r2
 8004532:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d006      	beq.n	800454e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004540:	4b23      	ldr	r3, [pc, #140]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	4922      	ldr	r1, [pc, #136]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	4313      	orrs	r3, r2
 800454a:	604b      	str	r3, [r1, #4]
 800454c:	e006      	b.n	800455c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800454e:	4b20      	ldr	r3, [pc, #128]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	43db      	mvns	r3, r3
 8004556:	491e      	ldr	r1, [pc, #120]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004558:	4013      	ands	r3, r2
 800455a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d006      	beq.n	8004576 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004568:	4b19      	ldr	r3, [pc, #100]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	4918      	ldr	r1, [pc, #96]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	4313      	orrs	r3, r2
 8004572:	608b      	str	r3, [r1, #8]
 8004574:	e006      	b.n	8004584 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004576:	4b16      	ldr	r3, [pc, #88]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	43db      	mvns	r3, r3
 800457e:	4914      	ldr	r1, [pc, #80]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004580:	4013      	ands	r3, r2
 8004582:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d021      	beq.n	80045d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	490e      	ldr	r1, [pc, #56]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	4313      	orrs	r3, r2
 800459a:	60cb      	str	r3, [r1, #12]
 800459c:	e021      	b.n	80045e2 <HAL_GPIO_Init+0x2e2>
 800459e:	bf00      	nop
 80045a0:	10320000 	.word	0x10320000
 80045a4:	10310000 	.word	0x10310000
 80045a8:	10220000 	.word	0x10220000
 80045ac:	10210000 	.word	0x10210000
 80045b0:	10120000 	.word	0x10120000
 80045b4:	10110000 	.word	0x10110000
 80045b8:	40021000 	.word	0x40021000
 80045bc:	40010000 	.word	0x40010000
 80045c0:	40010800 	.word	0x40010800
 80045c4:	40010c00 	.word	0x40010c00
 80045c8:	40011000 	.word	0x40011000
 80045cc:	40011400 	.word	0x40011400
 80045d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80045d4:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <HAL_GPIO_Init+0x304>)
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	43db      	mvns	r3, r3
 80045dc:	4909      	ldr	r1, [pc, #36]	; (8004604 <HAL_GPIO_Init+0x304>)
 80045de:	4013      	ands	r3, r2
 80045e0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	3301      	adds	r3, #1
 80045e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	fa22 f303 	lsr.w	r3, r2, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f47f ae8e 	bne.w	8004314 <HAL_GPIO_Init+0x14>
  }
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	372c      	adds	r7, #44	; 0x2c
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	40010400 	.word	0x40010400

08004608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	807b      	strh	r3, [r7, #2]
 8004614:	4613      	mov	r3, r2
 8004616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004618:	787b      	ldrb	r3, [r7, #1]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800461e:	887a      	ldrh	r2, [r7, #2]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004624:	e003      	b.n	800462e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004626:	887b      	ldrh	r3, [r7, #2]
 8004628:	041a      	lsls	r2, r3, #16
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	611a      	str	r2, [r3, #16]
}
 800462e:	bf00      	nop
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	460b      	mov	r3, r1
 8004642:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800464a:	887a      	ldrh	r2, [r7, #2]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4013      	ands	r3, r2
 8004650:	041a      	lsls	r2, r3, #16
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	43d9      	mvns	r1, r3
 8004656:	887b      	ldrh	r3, [r7, #2]
 8004658:	400b      	ands	r3, r1
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	611a      	str	r2, [r3, #16]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr
	...

0800466c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e12b      	b.n	80048d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff f81a 	bl	80036cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2224      	movs	r2, #36	; 0x24
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0201 	bic.w	r2, r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046d0:	f002 f84e 	bl	8006770 <HAL_RCC_GetPCLK1Freq>
 80046d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	4a81      	ldr	r2, [pc, #516]	; (80048e0 <HAL_I2C_Init+0x274>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d807      	bhi.n	80046f0 <HAL_I2C_Init+0x84>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	4a80      	ldr	r2, [pc, #512]	; (80048e4 <HAL_I2C_Init+0x278>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	bf94      	ite	ls
 80046e8:	2301      	movls	r3, #1
 80046ea:	2300      	movhi	r3, #0
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	e006      	b.n	80046fe <HAL_I2C_Init+0x92>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4a7d      	ldr	r2, [pc, #500]	; (80048e8 <HAL_I2C_Init+0x27c>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	bf94      	ite	ls
 80046f8:	2301      	movls	r3, #1
 80046fa:	2300      	movhi	r3, #0
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e0e7      	b.n	80048d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	4a78      	ldr	r2, [pc, #480]	; (80048ec <HAL_I2C_Init+0x280>)
 800470a:	fba2 2303 	umull	r2, r3, r2, r3
 800470e:	0c9b      	lsrs	r3, r3, #18
 8004710:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	430a      	orrs	r2, r1
 8004724:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	4a6a      	ldr	r2, [pc, #424]	; (80048e0 <HAL_I2C_Init+0x274>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d802      	bhi.n	8004740 <HAL_I2C_Init+0xd4>
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	3301      	adds	r3, #1
 800473e:	e009      	b.n	8004754 <HAL_I2C_Init+0xe8>
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004746:	fb02 f303 	mul.w	r3, r2, r3
 800474a:	4a69      	ldr	r2, [pc, #420]	; (80048f0 <HAL_I2C_Init+0x284>)
 800474c:	fba2 2303 	umull	r2, r3, r2, r3
 8004750:	099b      	lsrs	r3, r3, #6
 8004752:	3301      	adds	r3, #1
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6812      	ldr	r2, [r2, #0]
 8004758:	430b      	orrs	r3, r1
 800475a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004766:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	495c      	ldr	r1, [pc, #368]	; (80048e0 <HAL_I2C_Init+0x274>)
 8004770:	428b      	cmp	r3, r1
 8004772:	d819      	bhi.n	80047a8 <HAL_I2C_Init+0x13c>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	1e59      	subs	r1, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004782:	1c59      	adds	r1, r3, #1
 8004784:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004788:	400b      	ands	r3, r1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_I2C_Init+0x138>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1e59      	subs	r1, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	fbb1 f3f3 	udiv	r3, r1, r3
 800479c:	3301      	adds	r3, #1
 800479e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a2:	e051      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 80047a4:	2304      	movs	r3, #4
 80047a6:	e04f      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d111      	bne.n	80047d4 <HAL_I2C_Init+0x168>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	1e58      	subs	r0, r3, #1
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6859      	ldr	r1, [r3, #4]
 80047b8:	460b      	mov	r3, r1
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	440b      	add	r3, r1
 80047be:	fbb0 f3f3 	udiv	r3, r0, r3
 80047c2:	3301      	adds	r3, #1
 80047c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	bf0c      	ite	eq
 80047cc:	2301      	moveq	r3, #1
 80047ce:	2300      	movne	r3, #0
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	e012      	b.n	80047fa <HAL_I2C_Init+0x18e>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	1e58      	subs	r0, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6859      	ldr	r1, [r3, #4]
 80047dc:	460b      	mov	r3, r1
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	0099      	lsls	r1, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ea:	3301      	adds	r3, #1
 80047ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	bf0c      	ite	eq
 80047f4:	2301      	moveq	r3, #1
 80047f6:	2300      	movne	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_I2C_Init+0x196>
 80047fe:	2301      	movs	r3, #1
 8004800:	e022      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10e      	bne.n	8004828 <HAL_I2C_Init+0x1bc>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	1e58      	subs	r0, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6859      	ldr	r1, [r3, #4]
 8004812:	460b      	mov	r3, r1
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	440b      	add	r3, r1
 8004818:	fbb0 f3f3 	udiv	r3, r0, r3
 800481c:	3301      	adds	r3, #1
 800481e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004822:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004826:	e00f      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1e58      	subs	r0, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6859      	ldr	r1, [r3, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	0099      	lsls	r1, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	fbb0 f3f3 	udiv	r3, r0, r3
 800483e:	3301      	adds	r3, #1
 8004840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004844:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004848:	6879      	ldr	r1, [r7, #4]
 800484a:	6809      	ldr	r1, [r1, #0]
 800484c:	4313      	orrs	r3, r2
 800484e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69da      	ldr	r2, [r3, #28]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004876:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6911      	ldr	r1, [r2, #16]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68d2      	ldr	r2, [r2, #12]
 8004882:	4311      	orrs	r1, r2
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	430b      	orrs	r3, r1
 800488a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695a      	ldr	r2, [r3, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f042 0201 	orr.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	000186a0 	.word	0x000186a0
 80048e4:	001e847f 	.word	0x001e847f
 80048e8:	003d08ff 	.word	0x003d08ff
 80048ec:	431bde83 	.word	0x431bde83
 80048f0:	10624dd3 	.word	0x10624dd3

080048f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b088      	sub	sp, #32
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	607a      	str	r2, [r7, #4]
 80048fe:	461a      	mov	r2, r3
 8004900:	460b      	mov	r3, r1
 8004902:	817b      	strh	r3, [r7, #10]
 8004904:	4613      	mov	r3, r2
 8004906:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004908:	f7ff f9d0 	bl	8003cac <HAL_GetTick>
 800490c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b20      	cmp	r3, #32
 8004918:	f040 80e0 	bne.w	8004adc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	2319      	movs	r3, #25
 8004922:	2201      	movs	r2, #1
 8004924:	4970      	ldr	r1, [pc, #448]	; (8004ae8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f001 f972 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004932:	2302      	movs	r3, #2
 8004934:	e0d3      	b.n	8004ade <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800493c:	2b01      	cmp	r3, #1
 800493e:	d101      	bne.n	8004944 <HAL_I2C_Master_Transmit+0x50>
 8004940:	2302      	movs	r3, #2
 8004942:	e0cc      	b.n	8004ade <HAL_I2C_Master_Transmit+0x1ea>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b01      	cmp	r3, #1
 8004958:	d007      	beq.n	800496a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0201 	orr.w	r2, r2, #1
 8004968:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004978:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2221      	movs	r2, #33	; 0x21
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2210      	movs	r2, #16
 8004986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	893a      	ldrh	r2, [r7, #8]
 800499a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4a50      	ldr	r2, [pc, #320]	; (8004aec <HAL_I2C_Master_Transmit+0x1f8>)
 80049aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049ac:	8979      	ldrh	r1, [r7, #10]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	6a3a      	ldr	r2, [r7, #32]
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 fe5e 	bl	8005674 <I2C_MasterRequestWrite>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e08d      	b.n	8004ade <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049c2:	2300      	movs	r3, #0
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	613b      	str	r3, [r7, #16]
 80049d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80049d8:	e066      	b.n	8004aa8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	6a39      	ldr	r1, [r7, #32]
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f001 f9ec 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00d      	beq.n	8004a06 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	2b04      	cmp	r3, #4
 80049f0:	d107      	bne.n	8004a02 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e06b      	b.n	8004ade <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d11b      	bne.n	8004a7c <HAL_I2C_Master_Transmit+0x188>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d017      	beq.n	8004a7c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	781a      	ldrb	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a74:	3b01      	subs	r3, #1
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	6a39      	ldr	r1, [r7, #32]
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f001 f9dc 	bl	8005e3e <I2C_WaitOnBTFFlagUntilTimeout>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00d      	beq.n	8004aa8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d107      	bne.n	8004aa4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e01a      	b.n	8004ade <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d194      	bne.n	80049da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004abe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	e000      	b.n	8004ade <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004adc:	2302      	movs	r3, #2
  }
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3718      	adds	r7, #24
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	00100002 	.word	0x00100002
 8004aec:	ffff0000 	.word	0xffff0000

08004af0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b08c      	sub	sp, #48	; 0x30
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	607a      	str	r2, [r7, #4]
 8004afa:	461a      	mov	r2, r3
 8004afc:	460b      	mov	r3, r1
 8004afe:	817b      	strh	r3, [r7, #10]
 8004b00:	4613      	mov	r3, r2
 8004b02:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b08:	f7ff f8d0 	bl	8003cac <HAL_GetTick>
 8004b0c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	f040 823f 	bne.w	8004f9a <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	2319      	movs	r3, #25
 8004b22:	2201      	movs	r2, #1
 8004b24:	497f      	ldr	r1, [pc, #508]	; (8004d24 <HAL_I2C_Master_Receive+0x234>)
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f001 f872 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004b32:	2302      	movs	r3, #2
 8004b34:	e232      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_I2C_Master_Receive+0x54>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e22b      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d007      	beq.n	8004b6a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f042 0201 	orr.w	r2, r2, #1
 8004b68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2222      	movs	r2, #34	; 0x22
 8004b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2210      	movs	r2, #16
 8004b86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	893a      	ldrh	r2, [r7, #8]
 8004b9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4a5f      	ldr	r2, [pc, #380]	; (8004d28 <HAL_I2C_Master_Receive+0x238>)
 8004baa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004bac:	8979      	ldrh	r1, [r7, #10]
 8004bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 fde0 	bl	8005778 <I2C_MasterRequestRead>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e1ec      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d113      	bne.n	8004bf2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61fb      	str	r3, [r7, #28]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	61fb      	str	r3, [r7, #28]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	61fb      	str	r3, [r7, #28]
 8004bde:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e1c0      	b.n	8004f74 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d11e      	bne.n	8004c38 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c0a:	b672      	cpsid	i
}
 8004c0c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61bb      	str	r3, [r7, #24]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	61bb      	str	r3, [r7, #24]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	61bb      	str	r3, [r7, #24]
 8004c22:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c32:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004c34:	b662      	cpsie	i
}
 8004c36:	e035      	b.n	8004ca4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d11e      	bne.n	8004c7e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c50:	b672      	cpsid	i
}
 8004c52:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c54:	2300      	movs	r3, #0
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	617b      	str	r3, [r7, #20]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004c7a:	b662      	cpsie	i
}
 8004c7c:	e012      	b.n	8004ca4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8e:	2300      	movs	r3, #0
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	613b      	str	r3, [r7, #16]
 8004ca2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004ca4:	e166      	b.n	8004f74 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	f200 811f 	bhi.w	8004eee <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d123      	bne.n	8004d00 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f001 f8ff 	bl	8005ec0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e167      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	691a      	ldr	r2, [r3, #16]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd6:	b2d2      	uxtb	r2, r2
 8004cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	1c5a      	adds	r2, r3, #1
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004cfe:	e139      	b.n	8004f74 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d152      	bne.n	8004dae <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0a:	9300      	str	r3, [sp, #0]
 8004d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0e:	2200      	movs	r2, #0
 8004d10:	4906      	ldr	r1, [pc, #24]	; (8004d2c <HAL_I2C_Master_Receive+0x23c>)
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 ff7c 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d008      	beq.n	8004d30 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e13c      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
 8004d22:	bf00      	nop
 8004d24:	00100002 	.word	0x00100002
 8004d28:	ffff0000 	.word	0xffff0000
 8004d2c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004d30:	b672      	cpsid	i
}
 8004d32:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	691a      	ldr	r2, [r3, #16]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d60:	3b01      	subs	r3, #1
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004d76:	b662      	cpsie	i
}
 8004d78:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	691a      	ldr	r2, [r3, #16]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d84:	b2d2      	uxtb	r2, r2
 8004d86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8c:	1c5a      	adds	r2, r3, #1
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d96:	3b01      	subs	r3, #1
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	3b01      	subs	r3, #1
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004dac:	e0e2      	b.n	8004f74 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db4:	2200      	movs	r2, #0
 8004db6:	497b      	ldr	r1, [pc, #492]	; (8004fa4 <HAL_I2C_Master_Receive+0x4b4>)
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 ff29 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0e9      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dd6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004dd8:	b672      	cpsid	i
}
 8004dda:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	691a      	ldr	r2, [r3, #16]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dee:	1c5a      	adds	r2, r3, #1
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e0e:	4b66      	ldr	r3, [pc, #408]	; (8004fa8 <HAL_I2C_Master_Receive+0x4b8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	08db      	lsrs	r3, r3, #3
 8004e14:	4a65      	ldr	r2, [pc, #404]	; (8004fac <HAL_I2C_Master_Receive+0x4bc>)
 8004e16:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1a:	0a1a      	lsrs	r2, r3, #8
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	00da      	lsls	r2, r3, #3
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004e28:	6a3b      	ldr	r3, [r7, #32]
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d118      	bne.n	8004e66 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	f043 0220 	orr.w	r2, r3, #32
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004e56:	b662      	cpsie	i
}
 8004e58:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e09a      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d1d9      	bne.n	8004e28 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8e:	b2d2      	uxtb	r2, r2
 8004e90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	1c5a      	adds	r2, r3, #1
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004eb6:	b662      	cpsie	i
}
 8004eb8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec4:	b2d2      	uxtb	r2, r2
 8004ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	1c5a      	adds	r2, r3, #1
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004eec:	e042      	b.n	8004f74 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f000 ffe4 	bl	8005ec0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e04c      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	691a      	ldr	r2, [r3, #16]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	b2d2      	uxtb	r2, r2
 8004f0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	f003 0304 	and.w	r3, r3, #4
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	d118      	bne.n	8004f74 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	691a      	ldr	r2, [r3, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f47f ae94 	bne.w	8004ca6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2220      	movs	r2, #32
 8004f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f96:	2300      	movs	r3, #0
 8004f98:	e000      	b.n	8004f9c <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8004f9a:	2302      	movs	r3, #2
  }
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3728      	adds	r7, #40	; 0x28
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	00010004 	.word	0x00010004
 8004fa8:	20000004 	.word	0x20000004
 8004fac:	14f8b589 	.word	0x14f8b589

08004fb0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b088      	sub	sp, #32
 8004fb4:	af02      	add	r7, sp, #8
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	4608      	mov	r0, r1
 8004fba:	4611      	mov	r1, r2
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	817b      	strh	r3, [r7, #10]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	813b      	strh	r3, [r7, #8]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fca:	f7fe fe6f 	bl	8003cac <HAL_GetTick>
 8004fce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	f040 80d9 	bne.w	8005190 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	2319      	movs	r3, #25
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	496d      	ldr	r1, [pc, #436]	; (800519c <HAL_I2C_Mem_Write+0x1ec>)
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fe11 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e0cc      	b.n	8005192 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <HAL_I2C_Mem_Write+0x56>
 8005002:	2302      	movs	r3, #2
 8005004:	e0c5      	b.n	8005192 <HAL_I2C_Mem_Write+0x1e2>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0301 	and.w	r3, r3, #1
 8005018:	2b01      	cmp	r3, #1
 800501a:	d007      	beq.n	800502c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f042 0201 	orr.w	r2, r2, #1
 800502a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800503a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2221      	movs	r2, #33	; 0x21
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2240      	movs	r2, #64	; 0x40
 8005048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a3a      	ldr	r2, [r7, #32]
 8005056:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800505c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005062:	b29a      	uxth	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4a4d      	ldr	r2, [pc, #308]	; (80051a0 <HAL_I2C_Mem_Write+0x1f0>)
 800506c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800506e:	88f8      	ldrh	r0, [r7, #6]
 8005070:	893a      	ldrh	r2, [r7, #8]
 8005072:	8979      	ldrh	r1, [r7, #10]
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	4603      	mov	r3, r0
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 fc48 	bl	8005914 <I2C_RequestMemoryWrite>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d052      	beq.n	8005130 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e081      	b.n	8005192 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f000 fe92 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00d      	beq.n	80050ba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d107      	bne.n	80050b6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e06b      	b.n	8005192 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050be:	781a      	ldrb	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ca:	1c5a      	adds	r2, r3, #1
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	3b01      	subs	r3, #1
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d11b      	bne.n	8005130 <HAL_I2C_Mem_Write+0x180>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d017      	beq.n	8005130 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005104:	781a      	ldrb	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	1c5a      	adds	r2, r3, #1
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1aa      	bne.n	800508e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 fe7e 	bl	8005e3e <I2C_WaitOnBTFFlagUntilTimeout>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00d      	beq.n	8005164 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514c:	2b04      	cmp	r3, #4
 800514e:	d107      	bne.n	8005160 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800515e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e016      	b.n	8005192 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005172:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800518c:	2300      	movs	r3, #0
 800518e:	e000      	b.n	8005192 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005190:	2302      	movs	r3, #2
  }
}
 8005192:	4618      	mov	r0, r3
 8005194:	3718      	adds	r7, #24
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	00100002 	.word	0x00100002
 80051a0:	ffff0000 	.word	0xffff0000

080051a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08c      	sub	sp, #48	; 0x30
 80051a8:	af02      	add	r7, sp, #8
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	4608      	mov	r0, r1
 80051ae:	4611      	mov	r1, r2
 80051b0:	461a      	mov	r2, r3
 80051b2:	4603      	mov	r3, r0
 80051b4:	817b      	strh	r3, [r7, #10]
 80051b6:	460b      	mov	r3, r1
 80051b8:	813b      	strh	r3, [r7, #8]
 80051ba:	4613      	mov	r3, r2
 80051bc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80051be:	2300      	movs	r3, #0
 80051c0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051c2:	f7fe fd73 	bl	8003cac <HAL_GetTick>
 80051c6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	f040 8244 	bne.w	800565e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	2319      	movs	r3, #25
 80051dc:	2201      	movs	r2, #1
 80051de:	4982      	ldr	r1, [pc, #520]	; (80053e8 <HAL_I2C_Mem_Read+0x244>)
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 fd15 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80051ec:	2302      	movs	r3, #2
 80051ee:	e237      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_I2C_Mem_Read+0x5a>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e230      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b01      	cmp	r3, #1
 8005212:	d007      	beq.n	8005224 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0201 	orr.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005232:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2222      	movs	r2, #34	; 0x22
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2240      	movs	r2, #64	; 0x40
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800524e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005254:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525a:	b29a      	uxth	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4a62      	ldr	r2, [pc, #392]	; (80053ec <HAL_I2C_Mem_Read+0x248>)
 8005264:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005266:	88f8      	ldrh	r0, [r7, #6]
 8005268:	893a      	ldrh	r2, [r7, #8]
 800526a:	8979      	ldrh	r1, [r7, #10]
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526e:	9301      	str	r3, [sp, #4]
 8005270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	4603      	mov	r3, r0
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fbe2 	bl	8005a40 <I2C_RequestMemoryRead>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d001      	beq.n	8005286 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e1ec      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800528a:	2b00      	cmp	r3, #0
 800528c:	d113      	bne.n	80052b6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800528e:	2300      	movs	r3, #0
 8005290:	61fb      	str	r3, [r7, #28]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	61fb      	str	r3, [r7, #28]
 80052a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	e1c0      	b.n	8005638 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d11e      	bne.n	80052fc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80052ce:	b672      	cpsid	i
}
 80052d0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d2:	2300      	movs	r3, #0
 80052d4:	61bb      	str	r3, [r7, #24]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	61bb      	str	r3, [r7, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	61bb      	str	r3, [r7, #24]
 80052e6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80052f8:	b662      	cpsie	i
}
 80052fa:	e035      	b.n	8005368 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005300:	2b02      	cmp	r3, #2
 8005302:	d11e      	bne.n	8005342 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005312:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005314:	b672      	cpsid	i
}
 8005316:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005318:	2300      	movs	r3, #0
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800533c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800533e:	b662      	cpsie	i
}
 8005340:	e012      	b.n	8005368 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005350:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005352:	2300      	movs	r3, #0
 8005354:	613b      	str	r3, [r7, #16]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	613b      	str	r3, [r7, #16]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	613b      	str	r3, [r7, #16]
 8005366:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005368:	e166      	b.n	8005638 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800536e:	2b03      	cmp	r3, #3
 8005370:	f200 811f 	bhi.w	80055b2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005378:	2b01      	cmp	r3, #1
 800537a:	d123      	bne.n	80053c4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800537c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800537e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 fd9d 	bl	8005ec0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e167      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691a      	ldr	r2, [r3, #16]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a2:	1c5a      	adds	r2, r3, #1
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ac:	3b01      	subs	r3, #1
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053c2:	e139      	b.n	8005638 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d152      	bne.n	8005472 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053d2:	2200      	movs	r2, #0
 80053d4:	4906      	ldr	r1, [pc, #24]	; (80053f0 <HAL_I2C_Mem_Read+0x24c>)
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fc1a 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d008      	beq.n	80053f4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e13c      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
 80053e6:	bf00      	nop
 80053e8:	00100002 	.word	0x00100002
 80053ec:	ffff0000 	.word	0xffff0000
 80053f0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80053f4:	b672      	cpsid	i
}
 80053f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005406:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	691a      	ldr	r2, [r3, #16]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	1c5a      	adds	r2, r3, #1
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005424:	3b01      	subs	r3, #1
 8005426:	b29a      	uxth	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005430:	b29b      	uxth	r3, r3
 8005432:	3b01      	subs	r3, #1
 8005434:	b29a      	uxth	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800543a:	b662      	cpsie	i
}
 800543c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005466:	b29b      	uxth	r3, r3
 8005468:	3b01      	subs	r3, #1
 800546a:	b29a      	uxth	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005470:	e0e2      	b.n	8005638 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005478:	2200      	movs	r2, #0
 800547a:	497b      	ldr	r1, [pc, #492]	; (8005668 <HAL_I2C_Mem_Read+0x4c4>)
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 fbc7 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e0e9      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800549a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800549c:	b672      	cpsid	i
}
 800549e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691a      	ldr	r2, [r3, #16]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054aa:	b2d2      	uxtb	r2, r2
 80054ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80054d2:	4b66      	ldr	r3, [pc, #408]	; (800566c <HAL_I2C_Mem_Read+0x4c8>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	08db      	lsrs	r3, r3, #3
 80054d8:	4a65      	ldr	r2, [pc, #404]	; (8005670 <HAL_I2C_Mem_Read+0x4cc>)
 80054da:	fba2 2303 	umull	r2, r3, r2, r3
 80054de:	0a1a      	lsrs	r2, r3, #8
 80054e0:	4613      	mov	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4413      	add	r3, r2
 80054e6:	00da      	lsls	r2, r3, #3
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	3b01      	subs	r3, #1
 80054f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80054f2:	6a3b      	ldr	r3, [r7, #32]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d118      	bne.n	800552a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2220      	movs	r2, #32
 8005502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	f043 0220 	orr.w	r2, r3, #32
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800551a:	b662      	cpsie	i
}
 800551c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e09a      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b04      	cmp	r3, #4
 8005536:	d1d9      	bne.n	80054ec <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005546:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	691a      	ldr	r2, [r3, #16]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005552:	b2d2      	uxtb	r2, r2
 8005554:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555a:	1c5a      	adds	r2, r3, #1
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005564:	3b01      	subs	r3, #1
 8005566:	b29a      	uxth	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005570:	b29b      	uxth	r3, r3
 8005572:	3b01      	subs	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800557a:	b662      	cpsie	i
}
 800557c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	691a      	ldr	r2, [r3, #16]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005588:	b2d2      	uxtb	r2, r2
 800558a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005590:	1c5a      	adds	r2, r3, #1
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055b0:	e042      	b.n	8005638 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 fc82 	bl	8005ec0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e04c      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	691a      	ldr	r2, [r3, #16]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d0:	b2d2      	uxtb	r2, r2
 80055d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	1c5a      	adds	r2, r3, #1
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	f003 0304 	and.w	r3, r3, #4
 8005602:	2b04      	cmp	r3, #4
 8005604:	d118      	bne.n	8005638 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	b2d2      	uxtb	r2, r2
 8005612:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	1c5a      	adds	r2, r3, #1
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800562e:	b29b      	uxth	r3, r3
 8005630:	3b01      	subs	r3, #1
 8005632:	b29a      	uxth	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563c:	2b00      	cmp	r3, #0
 800563e:	f47f ae94 	bne.w	800536a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2220      	movs	r2, #32
 8005646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	e000      	b.n	8005660 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800565e:	2302      	movs	r3, #2
  }
}
 8005660:	4618      	mov	r0, r3
 8005662:	3728      	adds	r7, #40	; 0x28
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	00010004 	.word	0x00010004
 800566c:	20000004 	.word	0x20000004
 8005670:	14f8b589 	.word	0x14f8b589

08005674 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b088      	sub	sp, #32
 8005678:	af02      	add	r7, sp, #8
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	607a      	str	r2, [r7, #4]
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	460b      	mov	r3, r1
 8005682:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005688:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2b08      	cmp	r3, #8
 800568e:	d006      	beq.n	800569e <I2C_MasterRequestWrite+0x2a>
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d003      	beq.n	800569e <I2C_MasterRequestWrite+0x2a>
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800569c:	d108      	bne.n	80056b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	e00b      	b.n	80056c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b4:	2b12      	cmp	r3, #18
 80056b6:	d107      	bne.n	80056c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	9300      	str	r3, [sp, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 fa9b 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00d      	beq.n	80056fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056ee:	d103      	bne.n	80056f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e035      	b.n	8005768 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005704:	d108      	bne.n	8005718 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005706:	897b      	ldrh	r3, [r7, #10]
 8005708:	b2db      	uxtb	r3, r3
 800570a:	461a      	mov	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005714:	611a      	str	r2, [r3, #16]
 8005716:	e01b      	b.n	8005750 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005718:	897b      	ldrh	r3, [r7, #10]
 800571a:	11db      	asrs	r3, r3, #7
 800571c:	b2db      	uxtb	r3, r3
 800571e:	f003 0306 	and.w	r3, r3, #6
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f063 030f 	orn	r3, r3, #15
 8005728:	b2da      	uxtb	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	490e      	ldr	r1, [pc, #56]	; (8005770 <I2C_MasterRequestWrite+0xfc>)
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f000 fac1 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d001      	beq.n	8005746 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e010      	b.n	8005768 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005746:	897b      	ldrh	r3, [r7, #10]
 8005748:	b2da      	uxtb	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	4907      	ldr	r1, [pc, #28]	; (8005774 <I2C_MasterRequestWrite+0x100>)
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f000 fab1 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e000      	b.n	8005768 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3718      	adds	r7, #24
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	00010008 	.word	0x00010008
 8005774:	00010002 	.word	0x00010002

08005778 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b088      	sub	sp, #32
 800577c:	af02      	add	r7, sp, #8
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	607a      	str	r2, [r7, #4]
 8005782:	603b      	str	r3, [r7, #0]
 8005784:	460b      	mov	r3, r1
 8005786:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800579c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d006      	beq.n	80057b2 <I2C_MasterRequestRead+0x3a>
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d003      	beq.n	80057b2 <I2C_MasterRequestRead+0x3a>
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80057b0:	d108      	bne.n	80057c4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	e00b      	b.n	80057dc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c8:	2b11      	cmp	r3, #17
 80057ca:	d107      	bne.n	80057dc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 fa11 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00d      	beq.n	8005810 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005802:	d103      	bne.n	800580c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f44f 7200 	mov.w	r2, #512	; 0x200
 800580a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e079      	b.n	8005904 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005818:	d108      	bne.n	800582c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800581a:	897b      	ldrh	r3, [r7, #10]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	f043 0301 	orr.w	r3, r3, #1
 8005822:	b2da      	uxtb	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	611a      	str	r2, [r3, #16]
 800582a:	e05f      	b.n	80058ec <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800582c:	897b      	ldrh	r3, [r7, #10]
 800582e:	11db      	asrs	r3, r3, #7
 8005830:	b2db      	uxtb	r3, r3
 8005832:	f003 0306 	and.w	r3, r3, #6
 8005836:	b2db      	uxtb	r3, r3
 8005838:	f063 030f 	orn	r3, r3, #15
 800583c:	b2da      	uxtb	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	4930      	ldr	r1, [pc, #192]	; (800590c <I2C_MasterRequestRead+0x194>)
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 fa37 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e054      	b.n	8005904 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800585a:	897b      	ldrh	r3, [r7, #10]
 800585c:	b2da      	uxtb	r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	4929      	ldr	r1, [pc, #164]	; (8005910 <I2C_MasterRequestRead+0x198>)
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 fa27 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d001      	beq.n	800587a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e044      	b.n	8005904 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800587a:	2300      	movs	r3, #0
 800587c:	613b      	str	r3, [r7, #16]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	613b      	str	r3, [r7, #16]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	613b      	str	r3, [r7, #16]
 800588e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800589e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f000 f9af 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00d      	beq.n	80058d4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058c6:	d103      	bne.n	80058d0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e017      	b.n	8005904 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80058d4:	897b      	ldrh	r3, [r7, #10]
 80058d6:	11db      	asrs	r3, r3, #7
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	f003 0306 	and.w	r3, r3, #6
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	f063 030e 	orn	r3, r3, #14
 80058e4:	b2da      	uxtb	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	4907      	ldr	r1, [pc, #28]	; (8005910 <I2C_MasterRequestRead+0x198>)
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 f9e3 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e000      	b.n	8005904 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3718      	adds	r7, #24
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	00010008 	.word	0x00010008
 8005910:	00010002 	.word	0x00010002

08005914 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	af02      	add	r7, sp, #8
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	4608      	mov	r0, r1
 800591e:	4611      	mov	r1, r2
 8005920:	461a      	mov	r2, r3
 8005922:	4603      	mov	r3, r0
 8005924:	817b      	strh	r3, [r7, #10]
 8005926:	460b      	mov	r3, r1
 8005928:	813b      	strh	r3, [r7, #8]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800593c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800593e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005940:	9300      	str	r3, [sp, #0]
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	2200      	movs	r2, #0
 8005946:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 f960 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00d      	beq.n	8005972 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005964:	d103      	bne.n	800596e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800596c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e05f      	b.n	8005a32 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005972:	897b      	ldrh	r3, [r7, #10]
 8005974:	b2db      	uxtb	r3, r3
 8005976:	461a      	mov	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005980:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	6a3a      	ldr	r2, [r7, #32]
 8005986:	492d      	ldr	r1, [pc, #180]	; (8005a3c <I2C_RequestMemoryWrite+0x128>)
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f998 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d001      	beq.n	8005998 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e04c      	b.n	8005a32 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005998:	2300      	movs	r3, #0
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	617b      	str	r3, [r7, #20]
 80059ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059b0:	6a39      	ldr	r1, [r7, #32]
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 fa02 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00d      	beq.n	80059da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d107      	bne.n	80059d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e02b      	b.n	8005a32 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059da:	88fb      	ldrh	r3, [r7, #6]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d105      	bne.n	80059ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059e0:	893b      	ldrh	r3, [r7, #8]
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	611a      	str	r2, [r3, #16]
 80059ea:	e021      	b.n	8005a30 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059ec:	893b      	ldrh	r3, [r7, #8]
 80059ee:	0a1b      	lsrs	r3, r3, #8
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059fc:	6a39      	ldr	r1, [r7, #32]
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 f9dc 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00d      	beq.n	8005a26 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0e:	2b04      	cmp	r3, #4
 8005a10:	d107      	bne.n	8005a22 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a20:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e005      	b.n	8005a32 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a26:	893b      	ldrh	r3, [r7, #8]
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	00010002 	.word	0x00010002

08005a40 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b088      	sub	sp, #32
 8005a44:	af02      	add	r7, sp, #8
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	4608      	mov	r0, r1
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4603      	mov	r3, r0
 8005a50:	817b      	strh	r3, [r7, #10]
 8005a52:	460b      	mov	r3, r1
 8005a54:	813b      	strh	r3, [r7, #8]
 8005a56:	4613      	mov	r3, r2
 8005a58:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a68:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	9300      	str	r3, [sp, #0]
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 f8c2 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00d      	beq.n	8005aae <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005aa0:	d103      	bne.n	8005aaa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005aa8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e0aa      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005aae:	897b      	ldrh	r3, [r7, #10]
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005abc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac0:	6a3a      	ldr	r2, [r7, #32]
 8005ac2:	4952      	ldr	r1, [pc, #328]	; (8005c0c <I2C_RequestMemoryRead+0x1cc>)
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 f8fa 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e097      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	617b      	str	r3, [r7, #20]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	617b      	str	r3, [r7, #20]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aec:	6a39      	ldr	r1, [r7, #32]
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 f964 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00d      	beq.n	8005b16 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d107      	bne.n	8005b12 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e076      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b16:	88fb      	ldrh	r3, [r7, #6]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d105      	bne.n	8005b28 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b1c:	893b      	ldrh	r3, [r7, #8]
 8005b1e:	b2da      	uxtb	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	611a      	str	r2, [r3, #16]
 8005b26:	e021      	b.n	8005b6c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b28:	893b      	ldrh	r3, [r7, #8]
 8005b2a:	0a1b      	lsrs	r3, r3, #8
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	b2da      	uxtb	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b38:	6a39      	ldr	r1, [r7, #32]
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f000 f93e 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d00d      	beq.n	8005b62 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4a:	2b04      	cmp	r3, #4
 8005b4c:	d107      	bne.n	8005b5e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b5c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e050      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b62:	893b      	ldrh	r3, [r7, #8]
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b6e:	6a39      	ldr	r1, [r7, #32]
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f000 f923 	bl	8005dbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00d      	beq.n	8005b98 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d107      	bne.n	8005b94 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b92:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e035      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ba6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f000 f82b 	bl	8005c10 <I2C_WaitOnFlagUntilTimeout>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d00d      	beq.n	8005bdc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bce:	d103      	bne.n	8005bd8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e013      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005bdc:	897b      	ldrh	r3, [r7, #10]
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	f043 0301 	orr.w	r3, r3, #1
 8005be4:	b2da      	uxtb	r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bee:	6a3a      	ldr	r2, [r7, #32]
 8005bf0:	4906      	ldr	r1, [pc, #24]	; (8005c0c <I2C_RequestMemoryRead+0x1cc>)
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 f863 	bl	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e000      	b.n	8005c04 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	00010002 	.word	0x00010002

08005c10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	603b      	str	r3, [r7, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c20:	e025      	b.n	8005c6e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c28:	d021      	beq.n	8005c6e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c2a:	f7fe f83f 	bl	8003cac <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d302      	bcc.n	8005c40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d116      	bne.n	8005c6e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5a:	f043 0220 	orr.w	r2, r3, #32
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e023      	b.n	8005cb6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	0c1b      	lsrs	r3, r3, #16
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d10d      	bne.n	8005c94 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	43da      	mvns	r2, r3
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	4013      	ands	r3, r2
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	bf0c      	ite	eq
 8005c8a:	2301      	moveq	r3, #1
 8005c8c:	2300      	movne	r3, #0
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	461a      	mov	r2, r3
 8005c92:	e00c      	b.n	8005cae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	43da      	mvns	r2, r3
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	bf0c      	ite	eq
 8005ca6:	2301      	moveq	r3, #1
 8005ca8:	2300      	movne	r3, #0
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	461a      	mov	r2, r3
 8005cae:	79fb      	ldrb	r3, [r7, #7]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d0b6      	beq.n	8005c22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b084      	sub	sp, #16
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	60f8      	str	r0, [r7, #12]
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	607a      	str	r2, [r7, #4]
 8005cca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ccc:	e051      	b.n	8005d72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cdc:	d123      	bne.n	8005d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cf6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2220      	movs	r2, #32
 8005d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d12:	f043 0204 	orr.w	r2, r3, #4
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e046      	b.n	8005db4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2c:	d021      	beq.n	8005d72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d2e:	f7fd ffbd 	bl	8003cac <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d302      	bcc.n	8005d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d116      	bne.n	8005d72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5e:	f043 0220 	orr.w	r2, r3, #32
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e020      	b.n	8005db4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	0c1b      	lsrs	r3, r3, #16
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d10c      	bne.n	8005d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	43da      	mvns	r2, r3
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	4013      	ands	r3, r2
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	bf14      	ite	ne
 8005d8e:	2301      	movne	r3, #1
 8005d90:	2300      	moveq	r3, #0
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	e00b      	b.n	8005dae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	43da      	mvns	r2, r3
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	4013      	ands	r3, r2
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	bf14      	ite	ne
 8005da8:	2301      	movne	r3, #1
 8005daa:	2300      	moveq	r3, #0
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d18d      	bne.n	8005cce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005dc8:	e02d      	b.n	8005e26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f000 f8ce 	bl	8005f6c <I2C_IsAcknowledgeFailed>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e02d      	b.n	8005e36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de0:	d021      	beq.n	8005e26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005de2:	f7fd ff63 	bl	8003cac <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d302      	bcc.n	8005df8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d116      	bne.n	8005e26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	f043 0220 	orr.w	r2, r3, #32
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e007      	b.n	8005e36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e30:	2b80      	cmp	r3, #128	; 0x80
 8005e32:	d1ca      	bne.n	8005dca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b084      	sub	sp, #16
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	60f8      	str	r0, [r7, #12]
 8005e46:	60b9      	str	r1, [r7, #8]
 8005e48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e4a:	e02d      	b.n	8005ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f000 f88d 	bl	8005f6c <I2C_IsAcknowledgeFailed>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e02d      	b.n	8005eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e62:	d021      	beq.n	8005ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e64:	f7fd ff22 	bl	8003cac <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d302      	bcc.n	8005e7a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d116      	bne.n	8005ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2220      	movs	r2, #32
 8005e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e94:	f043 0220 	orr.w	r2, r3, #32
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e007      	b.n	8005eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	f003 0304 	and.w	r3, r3, #4
 8005eb2:	2b04      	cmp	r3, #4
 8005eb4:	d1ca      	bne.n	8005e4c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3710      	adds	r7, #16
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ecc:	e042      	b.n	8005f54 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	695b      	ldr	r3, [r3, #20]
 8005ed4:	f003 0310 	and.w	r3, r3, #16
 8005ed8:	2b10      	cmp	r3, #16
 8005eda:	d119      	bne.n	8005f10 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0210 	mvn.w	r2, #16
 8005ee4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2220      	movs	r2, #32
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e029      	b.n	8005f64 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f10:	f7fd fecc 	bl	8003cac <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	68ba      	ldr	r2, [r7, #8]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d302      	bcc.n	8005f26 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d116      	bne.n	8005f54 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f40:	f043 0220 	orr.w	r2, r3, #32
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e007      	b.n	8005f64 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5e:	2b40      	cmp	r3, #64	; 0x40
 8005f60:	d1b5      	bne.n	8005ece <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f82:	d11b      	bne.n	8005fbc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f8c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2220      	movs	r2, #32
 8005f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa8:	f043 0204 	orr.w	r2, r3, #4
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e000      	b.n	8005fbe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	370c      	adds	r7, #12
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bc80      	pop	{r7}
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e26c      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0301 	and.w	r3, r3, #1
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	f000 8087 	beq.w	80060f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005fe8:	4b92      	ldr	r3, [pc, #584]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f003 030c 	and.w	r3, r3, #12
 8005ff0:	2b04      	cmp	r3, #4
 8005ff2:	d00c      	beq.n	800600e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ff4:	4b8f      	ldr	r3, [pc, #572]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f003 030c 	and.w	r3, r3, #12
 8005ffc:	2b08      	cmp	r3, #8
 8005ffe:	d112      	bne.n	8006026 <HAL_RCC_OscConfig+0x5e>
 8006000:	4b8c      	ldr	r3, [pc, #560]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800600c:	d10b      	bne.n	8006026 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800600e:	4b89      	ldr	r3, [pc, #548]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d06c      	beq.n	80060f4 <HAL_RCC_OscConfig+0x12c>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d168      	bne.n	80060f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e246      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800602e:	d106      	bne.n	800603e <HAL_RCC_OscConfig+0x76>
 8006030:	4b80      	ldr	r3, [pc, #512]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a7f      	ldr	r2, [pc, #508]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	e02e      	b.n	800609c <HAL_RCC_OscConfig+0xd4>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10c      	bne.n	8006060 <HAL_RCC_OscConfig+0x98>
 8006046:	4b7b      	ldr	r3, [pc, #492]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a7a      	ldr	r2, [pc, #488]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800604c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006050:	6013      	str	r3, [r2, #0]
 8006052:	4b78      	ldr	r3, [pc, #480]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a77      	ldr	r2, [pc, #476]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006058:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	e01d      	b.n	800609c <HAL_RCC_OscConfig+0xd4>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006068:	d10c      	bne.n	8006084 <HAL_RCC_OscConfig+0xbc>
 800606a:	4b72      	ldr	r3, [pc, #456]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a71      	ldr	r2, [pc, #452]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006074:	6013      	str	r3, [r2, #0]
 8006076:	4b6f      	ldr	r3, [pc, #444]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a6e      	ldr	r2, [pc, #440]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800607c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006080:	6013      	str	r3, [r2, #0]
 8006082:	e00b      	b.n	800609c <HAL_RCC_OscConfig+0xd4>
 8006084:	4b6b      	ldr	r3, [pc, #428]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a6a      	ldr	r2, [pc, #424]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800608a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	4b68      	ldr	r3, [pc, #416]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a67      	ldr	r2, [pc, #412]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006096:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800609a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d013      	beq.n	80060cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060a4:	f7fd fe02 	bl	8003cac <HAL_GetTick>
 80060a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060ac:	f7fd fdfe 	bl	8003cac <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b64      	cmp	r3, #100	; 0x64
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e1fa      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060be:	4b5d      	ldr	r3, [pc, #372]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0f0      	beq.n	80060ac <HAL_RCC_OscConfig+0xe4>
 80060ca:	e014      	b.n	80060f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060cc:	f7fd fdee 	bl	8003cac <HAL_GetTick>
 80060d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060d2:	e008      	b.n	80060e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060d4:	f7fd fdea 	bl	8003cac <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	2b64      	cmp	r3, #100	; 0x64
 80060e0:	d901      	bls.n	80060e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e1e6      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060e6:	4b53      	ldr	r3, [pc, #332]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1f0      	bne.n	80060d4 <HAL_RCC_OscConfig+0x10c>
 80060f2:	e000      	b.n	80060f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d063      	beq.n	80061ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006102:	4b4c      	ldr	r3, [pc, #304]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f003 030c 	and.w	r3, r3, #12
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00b      	beq.n	8006126 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800610e:	4b49      	ldr	r3, [pc, #292]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	f003 030c 	and.w	r3, r3, #12
 8006116:	2b08      	cmp	r3, #8
 8006118:	d11c      	bne.n	8006154 <HAL_RCC_OscConfig+0x18c>
 800611a:	4b46      	ldr	r3, [pc, #280]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d116      	bne.n	8006154 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006126:	4b43      	ldr	r3, [pc, #268]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d005      	beq.n	800613e <HAL_RCC_OscConfig+0x176>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d001      	beq.n	800613e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	e1ba      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800613e:	4b3d      	ldr	r3, [pc, #244]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	00db      	lsls	r3, r3, #3
 800614c:	4939      	ldr	r1, [pc, #228]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800614e:	4313      	orrs	r3, r2
 8006150:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006152:	e03a      	b.n	80061ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	691b      	ldr	r3, [r3, #16]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d020      	beq.n	800619e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800615c:	4b36      	ldr	r3, [pc, #216]	; (8006238 <HAL_RCC_OscConfig+0x270>)
 800615e:	2201      	movs	r2, #1
 8006160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006162:	f7fd fda3 	bl	8003cac <HAL_GetTick>
 8006166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006168:	e008      	b.n	800617c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800616a:	f7fd fd9f 	bl	8003cac <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	2b02      	cmp	r3, #2
 8006176:	d901      	bls.n	800617c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e19b      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800617c:	4b2d      	ldr	r3, [pc, #180]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0302 	and.w	r3, r3, #2
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0f0      	beq.n	800616a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006188:	4b2a      	ldr	r3, [pc, #168]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	695b      	ldr	r3, [r3, #20]
 8006194:	00db      	lsls	r3, r3, #3
 8006196:	4927      	ldr	r1, [pc, #156]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006198:	4313      	orrs	r3, r2
 800619a:	600b      	str	r3, [r1, #0]
 800619c:	e015      	b.n	80061ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800619e:	4b26      	ldr	r3, [pc, #152]	; (8006238 <HAL_RCC_OscConfig+0x270>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a4:	f7fd fd82 	bl	8003cac <HAL_GetTick>
 80061a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061ac:	f7fd fd7e 	bl	8003cac <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e17a      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061be:	4b1d      	ldr	r3, [pc, #116]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f0      	bne.n	80061ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0308 	and.w	r3, r3, #8
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d03a      	beq.n	800624c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d019      	beq.n	8006212 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061de:	4b17      	ldr	r3, [pc, #92]	; (800623c <HAL_RCC_OscConfig+0x274>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061e4:	f7fd fd62 	bl	8003cac <HAL_GetTick>
 80061e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061ea:	e008      	b.n	80061fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061ec:	f7fd fd5e 	bl	8003cac <HAL_GetTick>
 80061f0:	4602      	mov	r2, r0
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d901      	bls.n	80061fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e15a      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061fe:	4b0d      	ldr	r3, [pc, #52]	; (8006234 <HAL_RCC_OscConfig+0x26c>)
 8006200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006202:	f003 0302 	and.w	r3, r3, #2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d0f0      	beq.n	80061ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800620a:	2001      	movs	r0, #1
 800620c:	f000 fad8 	bl	80067c0 <RCC_Delay>
 8006210:	e01c      	b.n	800624c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006212:	4b0a      	ldr	r3, [pc, #40]	; (800623c <HAL_RCC_OscConfig+0x274>)
 8006214:	2200      	movs	r2, #0
 8006216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006218:	f7fd fd48 	bl	8003cac <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800621e:	e00f      	b.n	8006240 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006220:	f7fd fd44 	bl	8003cac <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d908      	bls.n	8006240 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e140      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
 8006232:	bf00      	nop
 8006234:	40021000 	.word	0x40021000
 8006238:	42420000 	.word	0x42420000
 800623c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006240:	4b9e      	ldr	r3, [pc, #632]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1e9      	bne.n	8006220 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 80a6 	beq.w	80063a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800625a:	2300      	movs	r3, #0
 800625c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800625e:	4b97      	ldr	r3, [pc, #604]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10d      	bne.n	8006286 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800626a:	4b94      	ldr	r3, [pc, #592]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	4a93      	ldr	r2, [pc, #588]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006274:	61d3      	str	r3, [r2, #28]
 8006276:	4b91      	ldr	r3, [pc, #580]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006282:	2301      	movs	r3, #1
 8006284:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006286:	4b8e      	ldr	r3, [pc, #568]	; (80064c0 <HAL_RCC_OscConfig+0x4f8>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800628e:	2b00      	cmp	r3, #0
 8006290:	d118      	bne.n	80062c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006292:	4b8b      	ldr	r3, [pc, #556]	; (80064c0 <HAL_RCC_OscConfig+0x4f8>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a8a      	ldr	r2, [pc, #552]	; (80064c0 <HAL_RCC_OscConfig+0x4f8>)
 8006298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800629c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800629e:	f7fd fd05 	bl	8003cac <HAL_GetTick>
 80062a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062a4:	e008      	b.n	80062b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062a6:	f7fd fd01 	bl	8003cac <HAL_GetTick>
 80062aa:	4602      	mov	r2, r0
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	2b64      	cmp	r3, #100	; 0x64
 80062b2:	d901      	bls.n	80062b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e0fd      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062b8:	4b81      	ldr	r3, [pc, #516]	; (80064c0 <HAL_RCC_OscConfig+0x4f8>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d0f0      	beq.n	80062a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d106      	bne.n	80062da <HAL_RCC_OscConfig+0x312>
 80062cc:	4b7b      	ldr	r3, [pc, #492]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	4a7a      	ldr	r2, [pc, #488]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80062d2:	f043 0301 	orr.w	r3, r3, #1
 80062d6:	6213      	str	r3, [r2, #32]
 80062d8:	e02d      	b.n	8006336 <HAL_RCC_OscConfig+0x36e>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10c      	bne.n	80062fc <HAL_RCC_OscConfig+0x334>
 80062e2:	4b76      	ldr	r3, [pc, #472]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	4a75      	ldr	r2, [pc, #468]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80062e8:	f023 0301 	bic.w	r3, r3, #1
 80062ec:	6213      	str	r3, [r2, #32]
 80062ee:	4b73      	ldr	r3, [pc, #460]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	4a72      	ldr	r2, [pc, #456]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80062f4:	f023 0304 	bic.w	r3, r3, #4
 80062f8:	6213      	str	r3, [r2, #32]
 80062fa:	e01c      	b.n	8006336 <HAL_RCC_OscConfig+0x36e>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	2b05      	cmp	r3, #5
 8006302:	d10c      	bne.n	800631e <HAL_RCC_OscConfig+0x356>
 8006304:	4b6d      	ldr	r3, [pc, #436]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	4a6c      	ldr	r2, [pc, #432]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800630a:	f043 0304 	orr.w	r3, r3, #4
 800630e:	6213      	str	r3, [r2, #32]
 8006310:	4b6a      	ldr	r3, [pc, #424]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	4a69      	ldr	r2, [pc, #420]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	6213      	str	r3, [r2, #32]
 800631c:	e00b      	b.n	8006336 <HAL_RCC_OscConfig+0x36e>
 800631e:	4b67      	ldr	r3, [pc, #412]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	4a66      	ldr	r2, [pc, #408]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006324:	f023 0301 	bic.w	r3, r3, #1
 8006328:	6213      	str	r3, [r2, #32]
 800632a:	4b64      	ldr	r3, [pc, #400]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	4a63      	ldr	r2, [pc, #396]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006330:	f023 0304 	bic.w	r3, r3, #4
 8006334:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d015      	beq.n	800636a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800633e:	f7fd fcb5 	bl	8003cac <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006344:	e00a      	b.n	800635c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006346:	f7fd fcb1 	bl	8003cac <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	f241 3288 	movw	r2, #5000	; 0x1388
 8006354:	4293      	cmp	r3, r2
 8006356:	d901      	bls.n	800635c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e0ab      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800635c:	4b57      	ldr	r3, [pc, #348]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800635e:	6a1b      	ldr	r3, [r3, #32]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0ee      	beq.n	8006346 <HAL_RCC_OscConfig+0x37e>
 8006368:	e014      	b.n	8006394 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800636a:	f7fd fc9f 	bl	8003cac <HAL_GetTick>
 800636e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006370:	e00a      	b.n	8006388 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006372:	f7fd fc9b 	bl	8003cac <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006380:	4293      	cmp	r3, r2
 8006382:	d901      	bls.n	8006388 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e095      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006388:	4b4c      	ldr	r3, [pc, #304]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	f003 0302 	and.w	r3, r3, #2
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1ee      	bne.n	8006372 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006394:	7dfb      	ldrb	r3, [r7, #23]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d105      	bne.n	80063a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800639a:	4b48      	ldr	r3, [pc, #288]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	4a47      	ldr	r2, [pc, #284]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80063a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 8081 	beq.w	80064b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80063b0:	4b42      	ldr	r3, [pc, #264]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f003 030c 	and.w	r3, r3, #12
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d061      	beq.n	8006480 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	69db      	ldr	r3, [r3, #28]
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	d146      	bne.n	8006452 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063c4:	4b3f      	ldr	r3, [pc, #252]	; (80064c4 <HAL_RCC_OscConfig+0x4fc>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063ca:	f7fd fc6f 	bl	8003cac <HAL_GetTick>
 80063ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063d0:	e008      	b.n	80063e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063d2:	f7fd fc6b 	bl	8003cac <HAL_GetTick>
 80063d6:	4602      	mov	r2, r0
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	1ad3      	subs	r3, r2, r3
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d901      	bls.n	80063e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e067      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063e4:	4b35      	ldr	r3, [pc, #212]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d1f0      	bne.n	80063d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a1b      	ldr	r3, [r3, #32]
 80063f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f8:	d108      	bne.n	800640c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80063fa:	4b30      	ldr	r3, [pc, #192]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	492d      	ldr	r1, [pc, #180]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006408:	4313      	orrs	r3, r2
 800640a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800640c:	4b2b      	ldr	r3, [pc, #172]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a19      	ldr	r1, [r3, #32]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641c:	430b      	orrs	r3, r1
 800641e:	4927      	ldr	r1, [pc, #156]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006420:	4313      	orrs	r3, r2
 8006422:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006424:	4b27      	ldr	r3, [pc, #156]	; (80064c4 <HAL_RCC_OscConfig+0x4fc>)
 8006426:	2201      	movs	r2, #1
 8006428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800642a:	f7fd fc3f 	bl	8003cac <HAL_GetTick>
 800642e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006430:	e008      	b.n	8006444 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006432:	f7fd fc3b 	bl	8003cac <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d901      	bls.n	8006444 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e037      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006444:	4b1d      	ldr	r3, [pc, #116]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0f0      	beq.n	8006432 <HAL_RCC_OscConfig+0x46a>
 8006450:	e02f      	b.n	80064b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006452:	4b1c      	ldr	r3, [pc, #112]	; (80064c4 <HAL_RCC_OscConfig+0x4fc>)
 8006454:	2200      	movs	r2, #0
 8006456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006458:	f7fd fc28 	bl	8003cac <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006460:	f7fd fc24 	bl	8003cac <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e020      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006472:	4b12      	ldr	r3, [pc, #72]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1f0      	bne.n	8006460 <HAL_RCC_OscConfig+0x498>
 800647e:	e018      	b.n	80064b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	2b01      	cmp	r3, #1
 8006486:	d101      	bne.n	800648c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e013      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800648c:	4b0b      	ldr	r3, [pc, #44]	; (80064bc <HAL_RCC_OscConfig+0x4f4>)
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a1b      	ldr	r3, [r3, #32]
 800649c:	429a      	cmp	r2, r3
 800649e:	d106      	bne.n	80064ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d001      	beq.n	80064b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e000      	b.n	80064b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80064b2:	2300      	movs	r3, #0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	40021000 	.word	0x40021000
 80064c0:	40007000 	.word	0x40007000
 80064c4:	42420060 	.word	0x42420060

080064c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d101      	bne.n	80064dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e0d0      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064dc:	4b6a      	ldr	r3, [pc, #424]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0307 	and.w	r3, r3, #7
 80064e4:	683a      	ldr	r2, [r7, #0]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d910      	bls.n	800650c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064ea:	4b67      	ldr	r3, [pc, #412]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f023 0207 	bic.w	r2, r3, #7
 80064f2:	4965      	ldr	r1, [pc, #404]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064fa:	4b63      	ldr	r3, [pc, #396]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 0307 	and.w	r3, r3, #7
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	429a      	cmp	r2, r3
 8006506:	d001      	beq.n	800650c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e0b8      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0302 	and.w	r3, r3, #2
 8006514:	2b00      	cmp	r3, #0
 8006516:	d020      	beq.n	800655a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0304 	and.w	r3, r3, #4
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006524:	4b59      	ldr	r3, [pc, #356]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	4a58      	ldr	r2, [pc, #352]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 800652a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800652e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f003 0308 	and.w	r3, r3, #8
 8006538:	2b00      	cmp	r3, #0
 800653a:	d005      	beq.n	8006548 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800653c:	4b53      	ldr	r3, [pc, #332]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	4a52      	ldr	r2, [pc, #328]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006542:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006546:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006548:	4b50      	ldr	r3, [pc, #320]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	494d      	ldr	r1, [pc, #308]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006556:	4313      	orrs	r3, r2
 8006558:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0301 	and.w	r3, r3, #1
 8006562:	2b00      	cmp	r3, #0
 8006564:	d040      	beq.n	80065e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d107      	bne.n	800657e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800656e:	4b47      	ldr	r3, [pc, #284]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d115      	bne.n	80065a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e07f      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	2b02      	cmp	r3, #2
 8006584:	d107      	bne.n	8006596 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006586:	4b41      	ldr	r3, [pc, #260]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d109      	bne.n	80065a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e073      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006596:	4b3d      	ldr	r3, [pc, #244]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d101      	bne.n	80065a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e06b      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065a6:	4b39      	ldr	r3, [pc, #228]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f023 0203 	bic.w	r2, r3, #3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	4936      	ldr	r1, [pc, #216]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 80065b4:	4313      	orrs	r3, r2
 80065b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065b8:	f7fd fb78 	bl	8003cac <HAL_GetTick>
 80065bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065be:	e00a      	b.n	80065d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065c0:	f7fd fb74 	bl	8003cac <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e053      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065d6:	4b2d      	ldr	r3, [pc, #180]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	f003 020c 	and.w	r2, r3, #12
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d1eb      	bne.n	80065c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065e8:	4b27      	ldr	r3, [pc, #156]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0307 	and.w	r3, r3, #7
 80065f0:	683a      	ldr	r2, [r7, #0]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d210      	bcs.n	8006618 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065f6:	4b24      	ldr	r3, [pc, #144]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f023 0207 	bic.w	r2, r3, #7
 80065fe:	4922      	ldr	r1, [pc, #136]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	4313      	orrs	r3, r2
 8006604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006606:	4b20      	ldr	r3, [pc, #128]	; (8006688 <HAL_RCC_ClockConfig+0x1c0>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	683a      	ldr	r2, [r7, #0]
 8006610:	429a      	cmp	r2, r3
 8006612:	d001      	beq.n	8006618 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e032      	b.n	800667e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0304 	and.w	r3, r3, #4
 8006620:	2b00      	cmp	r3, #0
 8006622:	d008      	beq.n	8006636 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006624:	4b19      	ldr	r3, [pc, #100]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	4916      	ldr	r1, [pc, #88]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006632:	4313      	orrs	r3, r2
 8006634:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0308 	and.w	r3, r3, #8
 800663e:	2b00      	cmp	r3, #0
 8006640:	d009      	beq.n	8006656 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006642:	4b12      	ldr	r3, [pc, #72]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	00db      	lsls	r3, r3, #3
 8006650:	490e      	ldr	r1, [pc, #56]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 8006652:	4313      	orrs	r3, r2
 8006654:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006656:	f000 f821 	bl	800669c <HAL_RCC_GetSysClockFreq>
 800665a:	4602      	mov	r2, r0
 800665c:	4b0b      	ldr	r3, [pc, #44]	; (800668c <HAL_RCC_ClockConfig+0x1c4>)
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	091b      	lsrs	r3, r3, #4
 8006662:	f003 030f 	and.w	r3, r3, #15
 8006666:	490a      	ldr	r1, [pc, #40]	; (8006690 <HAL_RCC_ClockConfig+0x1c8>)
 8006668:	5ccb      	ldrb	r3, [r1, r3]
 800666a:	fa22 f303 	lsr.w	r3, r2, r3
 800666e:	4a09      	ldr	r2, [pc, #36]	; (8006694 <HAL_RCC_ClockConfig+0x1cc>)
 8006670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006672:	4b09      	ldr	r3, [pc, #36]	; (8006698 <HAL_RCC_ClockConfig+0x1d0>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4618      	mov	r0, r3
 8006678:	f7fd fad6 	bl	8003c28 <HAL_InitTick>

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3710      	adds	r7, #16
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	40022000 	.word	0x40022000
 800668c:	40021000 	.word	0x40021000
 8006690:	0800eb30 	.word	0x0800eb30
 8006694:	20000004 	.word	0x20000004
 8006698:	20000008 	.word	0x20000008

0800669c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800669c:	b490      	push	{r4, r7}
 800669e:	b08a      	sub	sp, #40	; 0x28
 80066a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80066a2:	4b2a      	ldr	r3, [pc, #168]	; (800674c <HAL_RCC_GetSysClockFreq+0xb0>)
 80066a4:	1d3c      	adds	r4, r7, #4
 80066a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80066ac:	f240 2301 	movw	r3, #513	; 0x201
 80066b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80066b2:	2300      	movs	r3, #0
 80066b4:	61fb      	str	r3, [r7, #28]
 80066b6:	2300      	movs	r3, #0
 80066b8:	61bb      	str	r3, [r7, #24]
 80066ba:	2300      	movs	r3, #0
 80066bc:	627b      	str	r3, [r7, #36]	; 0x24
 80066be:	2300      	movs	r3, #0
 80066c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80066c6:	4b22      	ldr	r3, [pc, #136]	; (8006750 <HAL_RCC_GetSysClockFreq+0xb4>)
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	f003 030c 	and.w	r3, r3, #12
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d002      	beq.n	80066dc <HAL_RCC_GetSysClockFreq+0x40>
 80066d6:	2b08      	cmp	r3, #8
 80066d8:	d003      	beq.n	80066e2 <HAL_RCC_GetSysClockFreq+0x46>
 80066da:	e02d      	b.n	8006738 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80066dc:	4b1d      	ldr	r3, [pc, #116]	; (8006754 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066de:	623b      	str	r3, [r7, #32]
      break;
 80066e0:	e02d      	b.n	800673e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	0c9b      	lsrs	r3, r3, #18
 80066e6:	f003 030f 	and.w	r3, r3, #15
 80066ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80066ee:	4413      	add	r3, r2
 80066f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80066f4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d013      	beq.n	8006728 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006700:	4b13      	ldr	r3, [pc, #76]	; (8006750 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	0c5b      	lsrs	r3, r3, #17
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800670e:	4413      	add	r3, r2
 8006710:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006714:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	4a0e      	ldr	r2, [pc, #56]	; (8006754 <HAL_RCC_GetSysClockFreq+0xb8>)
 800671a:	fb02 f203 	mul.w	r2, r2, r3
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	fbb2 f3f3 	udiv	r3, r2, r3
 8006724:	627b      	str	r3, [r7, #36]	; 0x24
 8006726:	e004      	b.n	8006732 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	4a0b      	ldr	r2, [pc, #44]	; (8006758 <HAL_RCC_GetSysClockFreq+0xbc>)
 800672c:	fb02 f303 	mul.w	r3, r2, r3
 8006730:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006734:	623b      	str	r3, [r7, #32]
      break;
 8006736:	e002      	b.n	800673e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006738:	4b06      	ldr	r3, [pc, #24]	; (8006754 <HAL_RCC_GetSysClockFreq+0xb8>)
 800673a:	623b      	str	r3, [r7, #32]
      break;
 800673c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800673e:	6a3b      	ldr	r3, [r7, #32]
}
 8006740:	4618      	mov	r0, r3
 8006742:	3728      	adds	r7, #40	; 0x28
 8006744:	46bd      	mov	sp, r7
 8006746:	bc90      	pop	{r4, r7}
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	0800eaec 	.word	0x0800eaec
 8006750:	40021000 	.word	0x40021000
 8006754:	007a1200 	.word	0x007a1200
 8006758:	003d0900 	.word	0x003d0900

0800675c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800675c:	b480      	push	{r7}
 800675e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006760:	4b02      	ldr	r3, [pc, #8]	; (800676c <HAL_RCC_GetHCLKFreq+0x10>)
 8006762:	681b      	ldr	r3, [r3, #0]
}
 8006764:	4618      	mov	r0, r3
 8006766:	46bd      	mov	sp, r7
 8006768:	bc80      	pop	{r7}
 800676a:	4770      	bx	lr
 800676c:	20000004 	.word	0x20000004

08006770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006774:	f7ff fff2 	bl	800675c <HAL_RCC_GetHCLKFreq>
 8006778:	4602      	mov	r2, r0
 800677a:	4b05      	ldr	r3, [pc, #20]	; (8006790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	0a1b      	lsrs	r3, r3, #8
 8006780:	f003 0307 	and.w	r3, r3, #7
 8006784:	4903      	ldr	r1, [pc, #12]	; (8006794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006786:	5ccb      	ldrb	r3, [r1, r3]
 8006788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800678c:	4618      	mov	r0, r3
 800678e:	bd80      	pop	{r7, pc}
 8006790:	40021000 	.word	0x40021000
 8006794:	0800eb40 	.word	0x0800eb40

08006798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800679c:	f7ff ffde 	bl	800675c <HAL_RCC_GetHCLKFreq>
 80067a0:	4602      	mov	r2, r0
 80067a2:	4b05      	ldr	r3, [pc, #20]	; (80067b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	0adb      	lsrs	r3, r3, #11
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	4903      	ldr	r1, [pc, #12]	; (80067bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80067ae:	5ccb      	ldrb	r3, [r1, r3]
 80067b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	40021000 	.word	0x40021000
 80067bc:	0800eb40 	.word	0x0800eb40

080067c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80067c8:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <RCC_Delay+0x34>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a0a      	ldr	r2, [pc, #40]	; (80067f8 <RCC_Delay+0x38>)
 80067ce:	fba2 2303 	umull	r2, r3, r2, r3
 80067d2:	0a5b      	lsrs	r3, r3, #9
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
 80067da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80067dc:	bf00      	nop
  }
  while (Delay --);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1e5a      	subs	r2, r3, #1
 80067e2:	60fa      	str	r2, [r7, #12]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1f9      	bne.n	80067dc <RCC_Delay+0x1c>
}
 80067e8:	bf00      	nop
 80067ea:	bf00      	nop
 80067ec:	3714      	adds	r7, #20
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bc80      	pop	{r7}
 80067f2:	4770      	bx	lr
 80067f4:	20000004 	.word	0x20000004
 80067f8:	10624dd3 	.word	0x10624dd3

080067fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e041      	b.n	8006892 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d106      	bne.n	8006828 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7fc ffae 	bl	8003784 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	3304      	adds	r3, #4
 8006838:	4619      	mov	r1, r3
 800683a:	4610      	mov	r0, r2
 800683c:	f000 fe98 	bl	8007570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
	...

0800689c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d001      	beq.n	80068b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e032      	b.n	800691a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a18      	ldr	r2, [pc, #96]	; (8006924 <HAL_TIM_Base_Start+0x88>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d00e      	beq.n	80068e4 <HAL_TIM_Base_Start+0x48>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ce:	d009      	beq.n	80068e4 <HAL_TIM_Base_Start+0x48>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a14      	ldr	r2, [pc, #80]	; (8006928 <HAL_TIM_Base_Start+0x8c>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d004      	beq.n	80068e4 <HAL_TIM_Base_Start+0x48>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a13      	ldr	r2, [pc, #76]	; (800692c <HAL_TIM_Base_Start+0x90>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d111      	bne.n	8006908 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f003 0307 	and.w	r3, r3, #7
 80068ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b06      	cmp	r3, #6
 80068f4:	d010      	beq.n	8006918 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f042 0201 	orr.w	r2, r2, #1
 8006904:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006906:	e007      	b.n	8006918 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f042 0201 	orr.w	r2, r2, #1
 8006916:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr
 8006924:	40012c00 	.word	0x40012c00
 8006928:	40000400 	.word	0x40000400
 800692c:	40000800 	.word	0x40000800

08006930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b01      	cmp	r3, #1
 8006942:	d001      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e03a      	b.n	80069be <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0201 	orr.w	r2, r2, #1
 800695e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a18      	ldr	r2, [pc, #96]	; (80069c8 <HAL_TIM_Base_Start_IT+0x98>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d00e      	beq.n	8006988 <HAL_TIM_Base_Start_IT+0x58>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006972:	d009      	beq.n	8006988 <HAL_TIM_Base_Start_IT+0x58>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a14      	ldr	r2, [pc, #80]	; (80069cc <HAL_TIM_Base_Start_IT+0x9c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d004      	beq.n	8006988 <HAL_TIM_Base_Start_IT+0x58>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a13      	ldr	r2, [pc, #76]	; (80069d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d111      	bne.n	80069ac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 0307 	and.w	r3, r3, #7
 8006992:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2b06      	cmp	r3, #6
 8006998:	d010      	beq.n	80069bc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f042 0201 	orr.w	r2, r2, #1
 80069a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069aa:	e007      	b.n	80069bc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0201 	orr.w	r2, r2, #1
 80069ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3714      	adds	r7, #20
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bc80      	pop	{r7}
 80069c6:	4770      	bx	lr
 80069c8:	40012c00 	.word	0x40012c00
 80069cc:	40000400 	.word	0x40000400
 80069d0:	40000800 	.word	0x40000800

080069d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b082      	sub	sp, #8
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e041      	b.n	8006a6a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7fc fea4 	bl	8003748 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2202      	movs	r2, #2
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3304      	adds	r3, #4
 8006a10:	4619      	mov	r1, r3
 8006a12:	4610      	mov	r0, r2
 8006a14:	f000 fdac 	bl	8007570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3708      	adds	r7, #8
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
	...

08006a74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d109      	bne.n	8006a98 <HAL_TIM_PWM_Start+0x24>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	bf14      	ite	ne
 8006a90:	2301      	movne	r3, #1
 8006a92:	2300      	moveq	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	e022      	b.n	8006ade <HAL_TIM_PWM_Start+0x6a>
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	d109      	bne.n	8006ab2 <HAL_TIM_PWM_Start+0x3e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	bf14      	ite	ne
 8006aaa:	2301      	movne	r3, #1
 8006aac:	2300      	moveq	r3, #0
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	e015      	b.n	8006ade <HAL_TIM_PWM_Start+0x6a>
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	2b08      	cmp	r3, #8
 8006ab6:	d109      	bne.n	8006acc <HAL_TIM_PWM_Start+0x58>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	bf14      	ite	ne
 8006ac4:	2301      	movne	r3, #1
 8006ac6:	2300      	moveq	r3, #0
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	e008      	b.n	8006ade <HAL_TIM_PWM_Start+0x6a>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	bf14      	ite	ne
 8006ad8:	2301      	movne	r3, #1
 8006ada:	2300      	moveq	r3, #0
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e05e      	b.n	8006ba4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d104      	bne.n	8006af6 <HAL_TIM_PWM_Start+0x82>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2202      	movs	r2, #2
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006af4:	e013      	b.n	8006b1e <HAL_TIM_PWM_Start+0xaa>
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	2b04      	cmp	r3, #4
 8006afa:	d104      	bne.n	8006b06 <HAL_TIM_PWM_Start+0x92>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2202      	movs	r2, #2
 8006b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b04:	e00b      	b.n	8006b1e <HAL_TIM_PWM_Start+0xaa>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d104      	bne.n	8006b16 <HAL_TIM_PWM_Start+0xa2>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b14:	e003      	b.n	8006b1e <HAL_TIM_PWM_Start+0xaa>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2202      	movs	r2, #2
 8006b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2201      	movs	r2, #1
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f001 f8af 	bl	8007c8a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a1e      	ldr	r2, [pc, #120]	; (8006bac <HAL_TIM_PWM_Start+0x138>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d107      	bne.n	8006b46 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a18      	ldr	r2, [pc, #96]	; (8006bac <HAL_TIM_PWM_Start+0x138>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d00e      	beq.n	8006b6e <HAL_TIM_PWM_Start+0xfa>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b58:	d009      	beq.n	8006b6e <HAL_TIM_PWM_Start+0xfa>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a14      	ldr	r2, [pc, #80]	; (8006bb0 <HAL_TIM_PWM_Start+0x13c>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d004      	beq.n	8006b6e <HAL_TIM_PWM_Start+0xfa>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a12      	ldr	r2, [pc, #72]	; (8006bb4 <HAL_TIM_PWM_Start+0x140>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d111      	bne.n	8006b92 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f003 0307 	and.w	r3, r3, #7
 8006b78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b06      	cmp	r3, #6
 8006b7e:	d010      	beq.n	8006ba2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f042 0201 	orr.w	r2, r2, #1
 8006b8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b90:	e007      	b.n	8006ba2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f042 0201 	orr.w	r2, r2, #1
 8006ba0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	40012c00 	.word	0x40012c00
 8006bb0:	40000400 	.word	0x40000400
 8006bb4:	40000800 	.word	0x40000800

08006bb8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d101      	bne.n	8006bca <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e041      	b.n	8006c4e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d106      	bne.n	8006be4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 f839 	bl	8006c56 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	f000 fcba 	bl	8007570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3708      	adds	r7, #8
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006c5e:	bf00      	nop
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bc80      	pop	{r7}
 8006c66:	4770      	bx	lr

08006c68 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d104      	bne.n	8006c82 <HAL_TIM_IC_Start_IT+0x1a>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	e013      	b.n	8006caa <HAL_TIM_IC_Start_IT+0x42>
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d104      	bne.n	8006c92 <HAL_TIM_IC_Start_IT+0x2a>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	e00b      	b.n	8006caa <HAL_TIM_IC_Start_IT+0x42>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b08      	cmp	r3, #8
 8006c96:	d104      	bne.n	8006ca2 <HAL_TIM_IC_Start_IT+0x3a>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	e003      	b.n	8006caa <HAL_TIM_IC_Start_IT+0x42>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d104      	bne.n	8006cbc <HAL_TIM_IC_Start_IT+0x54>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	e013      	b.n	8006ce4 <HAL_TIM_IC_Start_IT+0x7c>
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d104      	bne.n	8006ccc <HAL_TIM_IC_Start_IT+0x64>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	e00b      	b.n	8006ce4 <HAL_TIM_IC_Start_IT+0x7c>
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	2b08      	cmp	r3, #8
 8006cd0:	d104      	bne.n	8006cdc <HAL_TIM_IC_Start_IT+0x74>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	e003      	b.n	8006ce4 <HAL_TIM_IC_Start_IT+0x7c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ce6:	7bfb      	ldrb	r3, [r7, #15]
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d102      	bne.n	8006cf2 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006cec:	7bbb      	ldrb	r3, [r7, #14]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d001      	beq.n	8006cf6 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e0b3      	b.n	8006e5e <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d104      	bne.n	8006d06 <HAL_TIM_IC_Start_IT+0x9e>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d04:	e013      	b.n	8006d2e <HAL_TIM_IC_Start_IT+0xc6>
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	2b04      	cmp	r3, #4
 8006d0a:	d104      	bne.n	8006d16 <HAL_TIM_IC_Start_IT+0xae>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2202      	movs	r2, #2
 8006d10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d14:	e00b      	b.n	8006d2e <HAL_TIM_IC_Start_IT+0xc6>
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	2b08      	cmp	r3, #8
 8006d1a:	d104      	bne.n	8006d26 <HAL_TIM_IC_Start_IT+0xbe>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d24:	e003      	b.n	8006d2e <HAL_TIM_IC_Start_IT+0xc6>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2202      	movs	r2, #2
 8006d2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d104      	bne.n	8006d3e <HAL_TIM_IC_Start_IT+0xd6>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2202      	movs	r2, #2
 8006d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d3c:	e013      	b.n	8006d66 <HAL_TIM_IC_Start_IT+0xfe>
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	2b04      	cmp	r3, #4
 8006d42:	d104      	bne.n	8006d4e <HAL_TIM_IC_Start_IT+0xe6>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2202      	movs	r2, #2
 8006d48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d4c:	e00b      	b.n	8006d66 <HAL_TIM_IC_Start_IT+0xfe>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b08      	cmp	r3, #8
 8006d52:	d104      	bne.n	8006d5e <HAL_TIM_IC_Start_IT+0xf6>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2202      	movs	r2, #2
 8006d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d5c:	e003      	b.n	8006d66 <HAL_TIM_IC_Start_IT+0xfe>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2202      	movs	r2, #2
 8006d62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	2b0c      	cmp	r3, #12
 8006d6a:	d841      	bhi.n	8006df0 <HAL_TIM_IC_Start_IT+0x188>
 8006d6c:	a201      	add	r2, pc, #4	; (adr r2, 8006d74 <HAL_TIM_IC_Start_IT+0x10c>)
 8006d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d72:	bf00      	nop
 8006d74:	08006da9 	.word	0x08006da9
 8006d78:	08006df1 	.word	0x08006df1
 8006d7c:	08006df1 	.word	0x08006df1
 8006d80:	08006df1 	.word	0x08006df1
 8006d84:	08006dbb 	.word	0x08006dbb
 8006d88:	08006df1 	.word	0x08006df1
 8006d8c:	08006df1 	.word	0x08006df1
 8006d90:	08006df1 	.word	0x08006df1
 8006d94:	08006dcd 	.word	0x08006dcd
 8006d98:	08006df1 	.word	0x08006df1
 8006d9c:	08006df1 	.word	0x08006df1
 8006da0:	08006df1 	.word	0x08006df1
 8006da4:	08006ddf 	.word	0x08006ddf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68da      	ldr	r2, [r3, #12]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f042 0202 	orr.w	r2, r2, #2
 8006db6:	60da      	str	r2, [r3, #12]
      break;
 8006db8:	e01b      	b.n	8006df2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68da      	ldr	r2, [r3, #12]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f042 0204 	orr.w	r2, r2, #4
 8006dc8:	60da      	str	r2, [r3, #12]
      break;
 8006dca:	e012      	b.n	8006df2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f042 0208 	orr.w	r2, r2, #8
 8006dda:	60da      	str	r2, [r3, #12]
      break;
 8006ddc:	e009      	b.n	8006df2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68da      	ldr	r2, [r3, #12]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f042 0210 	orr.w	r2, r2, #16
 8006dec:	60da      	str	r2, [r3, #12]
      break;
 8006dee:	e000      	b.n	8006df2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8006df0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2201      	movs	r2, #1
 8006df8:	6839      	ldr	r1, [r7, #0]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 ff45 	bl	8007c8a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a18      	ldr	r2, [pc, #96]	; (8006e68 <HAL_TIM_IC_Start_IT+0x200>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d00e      	beq.n	8006e28 <HAL_TIM_IC_Start_IT+0x1c0>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e12:	d009      	beq.n	8006e28 <HAL_TIM_IC_Start_IT+0x1c0>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a14      	ldr	r2, [pc, #80]	; (8006e6c <HAL_TIM_IC_Start_IT+0x204>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d004      	beq.n	8006e28 <HAL_TIM_IC_Start_IT+0x1c0>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a13      	ldr	r2, [pc, #76]	; (8006e70 <HAL_TIM_IC_Start_IT+0x208>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d111      	bne.n	8006e4c <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f003 0307 	and.w	r3, r3, #7
 8006e32:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2b06      	cmp	r3, #6
 8006e38:	d010      	beq.n	8006e5c <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e4a:	e007      	b.n	8006e5c <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f042 0201 	orr.w	r2, r2, #1
 8006e5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3710      	adds	r7, #16
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	40012c00 	.word	0x40012c00
 8006e6c:	40000400 	.word	0x40000400
 8006e70:	40000800 	.word	0x40000800

08006e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	f003 0302 	and.w	r3, r3, #2
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d122      	bne.n	8006ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d11b      	bne.n	8006ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f06f 0202 	mvn.w	r2, #2
 8006ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	f003 0303 	and.w	r3, r3, #3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d003      	beq.n	8006ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7fc f8ec 	bl	8003094 <HAL_TIM_IC_CaptureCallback>
 8006ebc:	e005      	b.n	8006eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 fb3a 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fb40 	bl	800754a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	f003 0304 	and.w	r3, r3, #4
 8006eda:	2b04      	cmp	r3, #4
 8006edc:	d122      	bne.n	8006f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f003 0304 	and.w	r3, r3, #4
 8006ee8:	2b04      	cmp	r3, #4
 8006eea:	d11b      	bne.n	8006f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f06f 0204 	mvn.w	r2, #4
 8006ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2202      	movs	r2, #2
 8006efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d003      	beq.n	8006f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f7fc f8c2 	bl	8003094 <HAL_TIM_IC_CaptureCallback>
 8006f10:	e005      	b.n	8006f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fb10 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 fb16 	bl	800754a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	f003 0308 	and.w	r3, r3, #8
 8006f2e:	2b08      	cmp	r3, #8
 8006f30:	d122      	bne.n	8006f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	f003 0308 	and.w	r3, r3, #8
 8006f3c:	2b08      	cmp	r3, #8
 8006f3e:	d11b      	bne.n	8006f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f06f 0208 	mvn.w	r2, #8
 8006f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2204      	movs	r2, #4
 8006f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	69db      	ldr	r3, [r3, #28]
 8006f56:	f003 0303 	and.w	r3, r3, #3
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d003      	beq.n	8006f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f7fc f898 	bl	8003094 <HAL_TIM_IC_CaptureCallback>
 8006f64:	e005      	b.n	8006f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 fae6 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f000 faec 	bl	800754a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	f003 0310 	and.w	r3, r3, #16
 8006f82:	2b10      	cmp	r3, #16
 8006f84:	d122      	bne.n	8006fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	f003 0310 	and.w	r3, r3, #16
 8006f90:	2b10      	cmp	r3, #16
 8006f92:	d11b      	bne.n	8006fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f06f 0210 	mvn.w	r2, #16
 8006f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d003      	beq.n	8006fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7fc f86e 	bl	8003094 <HAL_TIM_IC_CaptureCallback>
 8006fb8:	e005      	b.n	8006fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fabc 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fac2 	bl	800754a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d10e      	bne.n	8006ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	f003 0301 	and.w	r3, r3, #1
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d107      	bne.n	8006ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f06f 0201 	mvn.w	r2, #1
 8006ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7fb fc60 	bl	80028b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007002:	2b80      	cmp	r3, #128	; 0x80
 8007004:	d10e      	bne.n	8007024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007010:	2b80      	cmp	r3, #128	; 0x80
 8007012:	d107      	bne.n	8007024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800701c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 ffae 	bl	8007f80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702e:	2b40      	cmp	r3, #64	; 0x40
 8007030:	d10e      	bne.n	8007050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800703c:	2b40      	cmp	r3, #64	; 0x40
 800703e:	d107      	bne.n	8007050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 fa86 	bl	800755c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	f003 0320 	and.w	r3, r3, #32
 800705a:	2b20      	cmp	r3, #32
 800705c:	d10e      	bne.n	800707c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f003 0320 	and.w	r3, r3, #32
 8007068:	2b20      	cmp	r3, #32
 800706a:	d107      	bne.n	800707c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f06f 0220 	mvn.w	r2, #32
 8007074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 ff79 	bl	8007f6e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800707c:	bf00      	nop
 800707e:	3708      	adds	r7, #8
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007096:	2b01      	cmp	r3, #1
 8007098:	d101      	bne.n	800709e <HAL_TIM_IC_ConfigChannel+0x1a>
 800709a:	2302      	movs	r3, #2
 800709c:	e082      	b.n	80071a4 <HAL_TIM_IC_ConfigChannel+0x120>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d11b      	bne.n	80070e4 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6818      	ldr	r0, [r3, #0]
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	6819      	ldr	r1, [r3, #0]
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	f000 fc42 	bl	8007944 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	699a      	ldr	r2, [r3, #24]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f022 020c 	bic.w	r2, r2, #12
 80070ce:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6999      	ldr	r1, [r3, #24]
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	689a      	ldr	r2, [r3, #8]
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	619a      	str	r2, [r3, #24]
 80070e2:	e05a      	b.n	800719a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b04      	cmp	r3, #4
 80070e8:	d11c      	bne.n	8007124 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6818      	ldr	r0, [r3, #0]
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	6819      	ldr	r1, [r3, #0]
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	685a      	ldr	r2, [r3, #4]
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f000 fcab 	bl	8007a54 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	699a      	ldr	r2, [r3, #24]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800710c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6999      	ldr	r1, [r3, #24]
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	021a      	lsls	r2, r3, #8
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	430a      	orrs	r2, r1
 8007120:	619a      	str	r2, [r3, #24]
 8007122:	e03a      	b.n	800719a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b08      	cmp	r3, #8
 8007128:	d11b      	bne.n	8007162 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6818      	ldr	r0, [r3, #0]
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	6819      	ldr	r1, [r3, #0]
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	685a      	ldr	r2, [r3, #4]
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	f000 fcf6 	bl	8007b2a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	69da      	ldr	r2, [r3, #28]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 020c 	bic.w	r2, r2, #12
 800714c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69d9      	ldr	r1, [r3, #28]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	689a      	ldr	r2, [r3, #8]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	430a      	orrs	r2, r1
 800715e:	61da      	str	r2, [r3, #28]
 8007160:	e01b      	b.n	800719a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6818      	ldr	r0, [r3, #0]
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	6819      	ldr	r1, [r3, #0]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	685a      	ldr	r2, [r3, #4]
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	f000 fd15 	bl	8007ba0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	69da      	ldr	r2, [r3, #28]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007184:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69d9      	ldr	r1, [r3, #28]
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	021a      	lsls	r2, r3, #8
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	430a      	orrs	r2, r1
 8007198:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d101      	bne.n	80071c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80071c2:	2302      	movs	r3, #2
 80071c4:	e0ac      	b.n	8007320 <HAL_TIM_PWM_ConfigChannel+0x174>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2b0c      	cmp	r3, #12
 80071d2:	f200 809f 	bhi.w	8007314 <HAL_TIM_PWM_ConfigChannel+0x168>
 80071d6:	a201      	add	r2, pc, #4	; (adr r2, 80071dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80071d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071dc:	08007211 	.word	0x08007211
 80071e0:	08007315 	.word	0x08007315
 80071e4:	08007315 	.word	0x08007315
 80071e8:	08007315 	.word	0x08007315
 80071ec:	08007251 	.word	0x08007251
 80071f0:	08007315 	.word	0x08007315
 80071f4:	08007315 	.word	0x08007315
 80071f8:	08007315 	.word	0x08007315
 80071fc:	08007293 	.word	0x08007293
 8007200:	08007315 	.word	0x08007315
 8007204:	08007315 	.word	0x08007315
 8007208:	08007315 	.word	0x08007315
 800720c:	080072d3 	.word	0x080072d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68b9      	ldr	r1, [r7, #8]
 8007216:	4618      	mov	r0, r3
 8007218:	f000 fa0c 	bl	8007634 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	699a      	ldr	r2, [r3, #24]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f042 0208 	orr.w	r2, r2, #8
 800722a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	699a      	ldr	r2, [r3, #24]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0204 	bic.w	r2, r2, #4
 800723a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6999      	ldr	r1, [r3, #24]
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	691a      	ldr	r2, [r3, #16]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	430a      	orrs	r2, r1
 800724c:	619a      	str	r2, [r3, #24]
      break;
 800724e:	e062      	b.n	8007316 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68b9      	ldr	r1, [r7, #8]
 8007256:	4618      	mov	r0, r3
 8007258:	f000 fa52 	bl	8007700 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	699a      	ldr	r2, [r3, #24]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800726a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	699a      	ldr	r2, [r3, #24]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800727a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	6999      	ldr	r1, [r3, #24]
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	021a      	lsls	r2, r3, #8
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	430a      	orrs	r2, r1
 800728e:	619a      	str	r2, [r3, #24]
      break;
 8007290:	e041      	b.n	8007316 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68b9      	ldr	r1, [r7, #8]
 8007298:	4618      	mov	r0, r3
 800729a:	f000 fa9b 	bl	80077d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	69da      	ldr	r2, [r3, #28]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f042 0208 	orr.w	r2, r2, #8
 80072ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	69da      	ldr	r2, [r3, #28]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f022 0204 	bic.w	r2, r2, #4
 80072bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	69d9      	ldr	r1, [r3, #28]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	691a      	ldr	r2, [r3, #16]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	61da      	str	r2, [r3, #28]
      break;
 80072d0:	e021      	b.n	8007316 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68b9      	ldr	r1, [r7, #8]
 80072d8:	4618      	mov	r0, r3
 80072da:	f000 fae5 	bl	80078a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	69da      	ldr	r2, [r3, #28]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	69da      	ldr	r2, [r3, #28]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	69d9      	ldr	r1, [r3, #28]
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	021a      	lsls	r2, r3, #8
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	430a      	orrs	r2, r1
 8007310:	61da      	str	r2, [r3, #28]
      break;
 8007312:	e000      	b.n	8007316 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007314:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007338:	2b01      	cmp	r3, #1
 800733a:	d101      	bne.n	8007340 <HAL_TIM_ConfigClockSource+0x18>
 800733c:	2302      	movs	r3, #2
 800733e:	e0b3      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x180>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2202      	movs	r2, #2
 800734c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800735e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007366:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007378:	d03e      	beq.n	80073f8 <HAL_TIM_ConfigClockSource+0xd0>
 800737a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800737e:	f200 8087 	bhi.w	8007490 <HAL_TIM_ConfigClockSource+0x168>
 8007382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007386:	f000 8085 	beq.w	8007494 <HAL_TIM_ConfigClockSource+0x16c>
 800738a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800738e:	d87f      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 8007390:	2b70      	cmp	r3, #112	; 0x70
 8007392:	d01a      	beq.n	80073ca <HAL_TIM_ConfigClockSource+0xa2>
 8007394:	2b70      	cmp	r3, #112	; 0x70
 8007396:	d87b      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 8007398:	2b60      	cmp	r3, #96	; 0x60
 800739a:	d050      	beq.n	800743e <HAL_TIM_ConfigClockSource+0x116>
 800739c:	2b60      	cmp	r3, #96	; 0x60
 800739e:	d877      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 80073a0:	2b50      	cmp	r3, #80	; 0x50
 80073a2:	d03c      	beq.n	800741e <HAL_TIM_ConfigClockSource+0xf6>
 80073a4:	2b50      	cmp	r3, #80	; 0x50
 80073a6:	d873      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 80073a8:	2b40      	cmp	r3, #64	; 0x40
 80073aa:	d058      	beq.n	800745e <HAL_TIM_ConfigClockSource+0x136>
 80073ac:	2b40      	cmp	r3, #64	; 0x40
 80073ae:	d86f      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 80073b0:	2b30      	cmp	r3, #48	; 0x30
 80073b2:	d064      	beq.n	800747e <HAL_TIM_ConfigClockSource+0x156>
 80073b4:	2b30      	cmp	r3, #48	; 0x30
 80073b6:	d86b      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 80073b8:	2b20      	cmp	r3, #32
 80073ba:	d060      	beq.n	800747e <HAL_TIM_ConfigClockSource+0x156>
 80073bc:	2b20      	cmp	r3, #32
 80073be:	d867      	bhi.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d05c      	beq.n	800747e <HAL_TIM_ConfigClockSource+0x156>
 80073c4:	2b10      	cmp	r3, #16
 80073c6:	d05a      	beq.n	800747e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80073c8:	e062      	b.n	8007490 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6818      	ldr	r0, [r3, #0]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	6899      	ldr	r1, [r3, #8]
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	f000 fc37 	bl	8007c4c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	609a      	str	r2, [r3, #8]
      break;
 80073f6:	e04e      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	6899      	ldr	r1, [r3, #8]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	685a      	ldr	r2, [r3, #4]
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f000 fc20 	bl	8007c4c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689a      	ldr	r2, [r3, #8]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800741a:	609a      	str	r2, [r3, #8]
      break;
 800741c:	e03b      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6818      	ldr	r0, [r3, #0]
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	6859      	ldr	r1, [r3, #4]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	461a      	mov	r2, r3
 800742c:	f000 fae4 	bl	80079f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2150      	movs	r1, #80	; 0x50
 8007436:	4618      	mov	r0, r3
 8007438:	f000 fbee 	bl	8007c18 <TIM_ITRx_SetConfig>
      break;
 800743c:	e02b      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	6859      	ldr	r1, [r3, #4]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	461a      	mov	r2, r3
 800744c:	f000 fb3e 	bl	8007acc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2160      	movs	r1, #96	; 0x60
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fbde 	bl	8007c18 <TIM_ITRx_SetConfig>
      break;
 800745c:	e01b      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6818      	ldr	r0, [r3, #0]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	6859      	ldr	r1, [r3, #4]
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	461a      	mov	r2, r3
 800746c:	f000 fac4 	bl	80079f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2140      	movs	r1, #64	; 0x40
 8007476:	4618      	mov	r0, r3
 8007478:	f000 fbce 	bl	8007c18 <TIM_ITRx_SetConfig>
      break;
 800747c:	e00b      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4619      	mov	r1, r3
 8007488:	4610      	mov	r0, r2
 800748a:	f000 fbc5 	bl	8007c18 <TIM_ITRx_SetConfig>
        break;
 800748e:	e002      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007490:	bf00      	nop
 8007492:	e000      	b.n	8007496 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007494:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80074ba:	2300      	movs	r3, #0
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b0c      	cmp	r3, #12
 80074c2:	d831      	bhi.n	8007528 <HAL_TIM_ReadCapturedValue+0x78>
 80074c4:	a201      	add	r2, pc, #4	; (adr r2, 80074cc <HAL_TIM_ReadCapturedValue+0x1c>)
 80074c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ca:	bf00      	nop
 80074cc:	08007501 	.word	0x08007501
 80074d0:	08007529 	.word	0x08007529
 80074d4:	08007529 	.word	0x08007529
 80074d8:	08007529 	.word	0x08007529
 80074dc:	0800750b 	.word	0x0800750b
 80074e0:	08007529 	.word	0x08007529
 80074e4:	08007529 	.word	0x08007529
 80074e8:	08007529 	.word	0x08007529
 80074ec:	08007515 	.word	0x08007515
 80074f0:	08007529 	.word	0x08007529
 80074f4:	08007529 	.word	0x08007529
 80074f8:	08007529 	.word	0x08007529
 80074fc:	0800751f 	.word	0x0800751f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007506:	60fb      	str	r3, [r7, #12]

      break;
 8007508:	e00f      	b.n	800752a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007510:	60fb      	str	r3, [r7, #12]

      break;
 8007512:	e00a      	b.n	800752a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800751a:	60fb      	str	r3, [r7, #12]

      break;
 800751c:	e005      	b.n	800752a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007524:	60fb      	str	r3, [r7, #12]

      break;
 8007526:	e000      	b.n	800752a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007528:	bf00      	nop
  }

  return tmpreg;
 800752a:	68fb      	ldr	r3, [r7, #12]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3714      	adds	r7, #20
 8007530:	46bd      	mov	sp, r7
 8007532:	bc80      	pop	{r7}
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop

08007538 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	bc80      	pop	{r7}
 8007548:	4770      	bx	lr

0800754a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800754a:	b480      	push	{r7}
 800754c:	b083      	sub	sp, #12
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007552:	bf00      	nop
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	bc80      	pop	{r7}
 800755a:	4770      	bx	lr

0800755c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	bc80      	pop	{r7}
 800756c:	4770      	bx	lr
	...

08007570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007570:	b480      	push	{r7}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a29      	ldr	r2, [pc, #164]	; (8007628 <TIM_Base_SetConfig+0xb8>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d00b      	beq.n	80075a0 <TIM_Base_SetConfig+0x30>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800758e:	d007      	beq.n	80075a0 <TIM_Base_SetConfig+0x30>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a26      	ldr	r2, [pc, #152]	; (800762c <TIM_Base_SetConfig+0xbc>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d003      	beq.n	80075a0 <TIM_Base_SetConfig+0x30>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a25      	ldr	r2, [pc, #148]	; (8007630 <TIM_Base_SetConfig+0xc0>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d108      	bne.n	80075b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a1c      	ldr	r2, [pc, #112]	; (8007628 <TIM_Base_SetConfig+0xb8>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d00b      	beq.n	80075d2 <TIM_Base_SetConfig+0x62>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075c0:	d007      	beq.n	80075d2 <TIM_Base_SetConfig+0x62>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a19      	ldr	r2, [pc, #100]	; (800762c <TIM_Base_SetConfig+0xbc>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d003      	beq.n	80075d2 <TIM_Base_SetConfig+0x62>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a18      	ldr	r2, [pc, #96]	; (8007630 <TIM_Base_SetConfig+0xc0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d108      	bne.n	80075e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	695b      	ldr	r3, [r3, #20]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	689a      	ldr	r2, [r3, #8]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a07      	ldr	r2, [pc, #28]	; (8007628 <TIM_Base_SetConfig+0xb8>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d103      	bne.n	8007618 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	691a      	ldr	r2, [r3, #16]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	615a      	str	r2, [r3, #20]
}
 800761e:	bf00      	nop
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	bc80      	pop	{r7}
 8007626:	4770      	bx	lr
 8007628:	40012c00 	.word	0x40012c00
 800762c:	40000400 	.word	0x40000400
 8007630:	40000800 	.word	0x40000800

08007634 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007634:	b480      	push	{r7}
 8007636:	b087      	sub	sp, #28
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a1b      	ldr	r3, [r3, #32]
 8007642:	f023 0201 	bic.w	r2, r3, #1
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f023 0303 	bic.w	r3, r3, #3
 800766a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	4313      	orrs	r3, r2
 8007674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	f023 0302 	bic.w	r3, r3, #2
 800767c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	4313      	orrs	r3, r2
 8007686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a1c      	ldr	r2, [pc, #112]	; (80076fc <TIM_OC1_SetConfig+0xc8>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d10c      	bne.n	80076aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	f023 0308 	bic.w	r3, r3, #8
 8007696:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	4313      	orrs	r3, r2
 80076a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	f023 0304 	bic.w	r3, r3, #4
 80076a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a13      	ldr	r2, [pc, #76]	; (80076fc <TIM_OC1_SetConfig+0xc8>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d111      	bne.n	80076d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	699b      	ldr	r3, [r3, #24]
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	685a      	ldr	r2, [r3, #4]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	697a      	ldr	r2, [r7, #20]
 80076ee:	621a      	str	r2, [r3, #32]
}
 80076f0:	bf00      	nop
 80076f2:	371c      	adds	r7, #28
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bc80      	pop	{r7}
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	40012c00 	.word	0x40012c00

08007700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a1b      	ldr	r3, [r3, #32]
 800770e:	f023 0210 	bic.w	r2, r3, #16
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a1b      	ldr	r3, [r3, #32]
 800771a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800772e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	021b      	lsls	r3, r3, #8
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	4313      	orrs	r3, r2
 8007742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	f023 0320 	bic.w	r3, r3, #32
 800774a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	011b      	lsls	r3, r3, #4
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	4313      	orrs	r3, r2
 8007756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a1d      	ldr	r2, [pc, #116]	; (80077d0 <TIM_OC2_SetConfig+0xd0>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d10d      	bne.n	800777c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	011b      	lsls	r3, r3, #4
 800776e:	697a      	ldr	r2, [r7, #20]
 8007770:	4313      	orrs	r3, r2
 8007772:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800777a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a14      	ldr	r2, [pc, #80]	; (80077d0 <TIM_OC2_SetConfig+0xd0>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d113      	bne.n	80077ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800778a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007792:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	695b      	ldr	r3, [r3, #20]
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	4313      	orrs	r3, r2
 800779e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	699b      	ldr	r3, [r3, #24]
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	68fa      	ldr	r2, [r7, #12]
 80077b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	621a      	str	r2, [r3, #32]
}
 80077c6:	bf00      	nop
 80077c8:	371c      	adds	r7, #28
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bc80      	pop	{r7}
 80077ce:	4770      	bx	lr
 80077d0:	40012c00 	.word	0x40012c00

080077d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0303 	bic.w	r3, r3, #3
 800780a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	4313      	orrs	r3, r2
 8007814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800781c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	021b      	lsls	r3, r3, #8
 8007824:	697a      	ldr	r2, [r7, #20]
 8007826:	4313      	orrs	r3, r2
 8007828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a1d      	ldr	r2, [pc, #116]	; (80078a4 <TIM_OC3_SetConfig+0xd0>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d10d      	bne.n	800784e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007838:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	68db      	ldr	r3, [r3, #12]
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800784c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a14      	ldr	r2, [pc, #80]	; (80078a4 <TIM_OC3_SetConfig+0xd0>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d113      	bne.n	800787e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800785c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	011b      	lsls	r3, r3, #4
 8007878:	693a      	ldr	r2, [r7, #16]
 800787a:	4313      	orrs	r3, r2
 800787c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	621a      	str	r2, [r3, #32]
}
 8007898:	bf00      	nop
 800789a:	371c      	adds	r7, #28
 800789c:	46bd      	mov	sp, r7
 800789e:	bc80      	pop	{r7}
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	40012c00 	.word	0x40012c00

080078a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b087      	sub	sp, #28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	021b      	lsls	r3, r3, #8
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	031b      	lsls	r3, r3, #12
 80078fa:	693a      	ldr	r2, [r7, #16]
 80078fc:	4313      	orrs	r3, r2
 80078fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a0f      	ldr	r2, [pc, #60]	; (8007940 <TIM_OC4_SetConfig+0x98>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d109      	bne.n	800791c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800790e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	019b      	lsls	r3, r3, #6
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	4313      	orrs	r3, r2
 800791a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	621a      	str	r2, [r3, #32]
}
 8007936:	bf00      	nop
 8007938:	371c      	adds	r7, #28
 800793a:	46bd      	mov	sp, r7
 800793c:	bc80      	pop	{r7}
 800793e:	4770      	bx	lr
 8007940:	40012c00 	.word	0x40012c00

08007944 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	607a      	str	r2, [r7, #4]
 8007950:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6a1b      	ldr	r3, [r3, #32]
 8007956:	f023 0201 	bic.w	r2, r3, #1
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a1b      	ldr	r3, [r3, #32]
 8007968:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	4a1f      	ldr	r2, [pc, #124]	; (80079ec <TIM_TI1_SetConfig+0xa8>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d00b      	beq.n	800798a <TIM_TI1_SetConfig+0x46>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007978:	d007      	beq.n	800798a <TIM_TI1_SetConfig+0x46>
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	4a1c      	ldr	r2, [pc, #112]	; (80079f0 <TIM_TI1_SetConfig+0xac>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d003      	beq.n	800798a <TIM_TI1_SetConfig+0x46>
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	4a1b      	ldr	r2, [pc, #108]	; (80079f4 <TIM_TI1_SetConfig+0xb0>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d101      	bne.n	800798e <TIM_TI1_SetConfig+0x4a>
 800798a:	2301      	movs	r3, #1
 800798c:	e000      	b.n	8007990 <TIM_TI1_SetConfig+0x4c>
 800798e:	2300      	movs	r3, #0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d008      	beq.n	80079a6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f023 0303 	bic.w	r3, r3, #3
 800799a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	617b      	str	r3, [r7, #20]
 80079a4:	e003      	b.n	80079ae <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	f043 0301 	orr.w	r3, r3, #1
 80079ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	697a      	ldr	r2, [r7, #20]
 80079be:	4313      	orrs	r3, r2
 80079c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	f023 030a 	bic.w	r3, r3, #10
 80079c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	f003 030a 	and.w	r3, r3, #10
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	693a      	ldr	r2, [r7, #16]
 80079e0:	621a      	str	r2, [r3, #32]
}
 80079e2:	bf00      	nop
 80079e4:	371c      	adds	r7, #28
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bc80      	pop	{r7}
 80079ea:	4770      	bx	lr
 80079ec:	40012c00 	.word	0x40012c00
 80079f0:	40000400 	.word	0x40000400
 80079f4:	40000800 	.word	0x40000800

080079f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b087      	sub	sp, #28
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6a1b      	ldr	r3, [r3, #32]
 8007a08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6a1b      	ldr	r3, [r3, #32]
 8007a0e:	f023 0201 	bic.w	r2, r3, #1
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	011b      	lsls	r3, r3, #4
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f023 030a 	bic.w	r3, r3, #10
 8007a34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	621a      	str	r2, [r3, #32]
}
 8007a4a:	bf00      	nop
 8007a4c:	371c      	adds	r7, #28
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bc80      	pop	{r7}
 8007a52:	4770      	bx	lr

08007a54 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b087      	sub	sp, #28
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	f023 0210 	bic.w	r2, r3, #16
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6a1b      	ldr	r3, [r3, #32]
 8007a78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	021b      	lsls	r3, r3, #8
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a92:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	031b      	lsls	r3, r3, #12
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007aa6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	011b      	lsls	r3, r3, #4
 8007aac:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007ab0:	693a      	ldr	r2, [r7, #16]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	693a      	ldr	r2, [r7, #16]
 8007ac0:	621a      	str	r2, [r3, #32]
}
 8007ac2:	bf00      	nop
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc80      	pop	{r7}
 8007aca:	4770      	bx	lr

08007acc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b087      	sub	sp, #28
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	f023 0210 	bic.w	r2, r3, #16
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6a1b      	ldr	r3, [r3, #32]
 8007aee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007af6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	031b      	lsls	r3, r3, #12
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	011b      	lsls	r3, r3, #4
 8007b0e:	693a      	ldr	r2, [r7, #16]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	697a      	ldr	r2, [r7, #20]
 8007b18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	621a      	str	r2, [r3, #32]
}
 8007b20:	bf00      	nop
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bc80      	pop	{r7}
 8007b28:	4770      	bx	lr

08007b2a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b087      	sub	sp, #28
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	60f8      	str	r0, [r7, #12]
 8007b32:	60b9      	str	r1, [r7, #8]
 8007b34:	607a      	str	r2, [r7, #4]
 8007b36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a1b      	ldr	r3, [r3, #32]
 8007b3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	69db      	ldr	r3, [r3, #28]
 8007b48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f023 0303 	bic.w	r3, r3, #3
 8007b56:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b66:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	011b      	lsls	r3, r3, #4
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	021b      	lsls	r3, r3, #8
 8007b80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	621a      	str	r2, [r3, #32]
}
 8007b96:	bf00      	nop
 8007b98:	371c      	adds	r7, #28
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bc80      	pop	{r7}
 8007b9e:	4770      	bx	lr

08007ba0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
 8007bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6a1b      	ldr	r3, [r3, #32]
 8007bb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bcc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	021b      	lsls	r3, r3, #8
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bde:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	031b      	lsls	r3, r3, #12
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bf2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	031b      	lsls	r3, r3, #12
 8007bf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	621a      	str	r2, [r3, #32]
}
 8007c0e:	bf00      	nop
 8007c10:	371c      	adds	r7, #28
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bc80      	pop	{r7}
 8007c16:	4770      	bx	lr

08007c18 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c2e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c30:	683a      	ldr	r2, [r7, #0]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	f043 0307 	orr.w	r3, r3, #7
 8007c3a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	609a      	str	r2, [r3, #8]
}
 8007c42:	bf00      	nop
 8007c44:	3714      	adds	r7, #20
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bc80      	pop	{r7}
 8007c4a:	4770      	bx	lr

08007c4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b087      	sub	sp, #28
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	607a      	str	r2, [r7, #4]
 8007c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	021a      	lsls	r2, r3, #8
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	431a      	orrs	r2, r3
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	609a      	str	r2, [r3, #8]
}
 8007c80:	bf00      	nop
 8007c82:	371c      	adds	r7, #28
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc80      	pop	{r7}
 8007c88:	4770      	bx	lr

08007c8a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b087      	sub	sp, #28
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	60f8      	str	r0, [r7, #12]
 8007c92:	60b9      	str	r1, [r7, #8]
 8007c94:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	f003 031f 	and.w	r3, r3, #31
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6a1a      	ldr	r2, [r3, #32]
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	43db      	mvns	r3, r3
 8007cac:	401a      	ands	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6a1a      	ldr	r2, [r3, #32]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f003 031f 	and.w	r3, r3, #31
 8007cbc:	6879      	ldr	r1, [r7, #4]
 8007cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc2:	431a      	orrs	r2, r3
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	621a      	str	r2, [r3, #32]
}
 8007cc8:	bf00      	nop
 8007cca:	371c      	adds	r7, #28
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bc80      	pop	{r7}
 8007cd0:	4770      	bx	lr
	...

08007cd4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d109      	bne.n	8007cf8 <HAL_TIMEx_PWMN_Start+0x24>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	bf14      	ite	ne
 8007cf0:	2301      	movne	r3, #1
 8007cf2:	2300      	moveq	r3, #0
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	e022      	b.n	8007d3e <HAL_TIMEx_PWMN_Start+0x6a>
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	2b04      	cmp	r3, #4
 8007cfc:	d109      	bne.n	8007d12 <HAL_TIMEx_PWMN_Start+0x3e>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	bf14      	ite	ne
 8007d0a:	2301      	movne	r3, #1
 8007d0c:	2300      	moveq	r3, #0
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	e015      	b.n	8007d3e <HAL_TIMEx_PWMN_Start+0x6a>
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d109      	bne.n	8007d2c <HAL_TIMEx_PWMN_Start+0x58>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	bf14      	ite	ne
 8007d24:	2301      	movne	r3, #1
 8007d26:	2300      	moveq	r3, #0
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	e008      	b.n	8007d3e <HAL_TIMEx_PWMN_Start+0x6a>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	bf14      	ite	ne
 8007d38:	2301      	movne	r3, #1
 8007d3a:	2300      	moveq	r3, #0
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d001      	beq.n	8007d46 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e059      	b.n	8007dfa <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d104      	bne.n	8007d56 <HAL_TIMEx_PWMN_Start+0x82>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2202      	movs	r2, #2
 8007d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d54:	e013      	b.n	8007d7e <HAL_TIMEx_PWMN_Start+0xaa>
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b04      	cmp	r3, #4
 8007d5a:	d104      	bne.n	8007d66 <HAL_TIMEx_PWMN_Start+0x92>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d64:	e00b      	b.n	8007d7e <HAL_TIMEx_PWMN_Start+0xaa>
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b08      	cmp	r3, #8
 8007d6a:	d104      	bne.n	8007d76 <HAL_TIMEx_PWMN_Start+0xa2>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2202      	movs	r2, #2
 8007d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d74:	e003      	b.n	8007d7e <HAL_TIMEx_PWMN_Start+0xaa>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2202      	movs	r2, #2
 8007d7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2204      	movs	r2, #4
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 f903 	bl	8007f92 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d9a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a18      	ldr	r2, [pc, #96]	; (8007e04 <HAL_TIMEx_PWMN_Start+0x130>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00e      	beq.n	8007dc4 <HAL_TIMEx_PWMN_Start+0xf0>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dae:	d009      	beq.n	8007dc4 <HAL_TIMEx_PWMN_Start+0xf0>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a14      	ldr	r2, [pc, #80]	; (8007e08 <HAL_TIMEx_PWMN_Start+0x134>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d004      	beq.n	8007dc4 <HAL_TIMEx_PWMN_Start+0xf0>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a13      	ldr	r2, [pc, #76]	; (8007e0c <HAL_TIMEx_PWMN_Start+0x138>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d111      	bne.n	8007de8 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f003 0307 	and.w	r3, r3, #7
 8007dce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2b06      	cmp	r3, #6
 8007dd4:	d010      	beq.n	8007df8 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f042 0201 	orr.w	r2, r2, #1
 8007de4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007de6:	e007      	b.n	8007df8 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f042 0201 	orr.w	r2, r2, #1
 8007df6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40012c00 	.word	0x40012c00
 8007e08:	40000400 	.word	0x40000400
 8007e0c:	40000800 	.word	0x40000800

08007e10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d101      	bne.n	8007e28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e24:	2302      	movs	r3, #2
 8007e26:	e046      	b.n	8007eb6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a16      	ldr	r2, [pc, #88]	; (8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d00e      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e74:	d009      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a12      	ldr	r2, [pc, #72]	; (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d004      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a10      	ldr	r2, [pc, #64]	; (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d10c      	bne.n	8007ea4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	68ba      	ldr	r2, [r7, #8]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3714      	adds	r7, #20
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bc80      	pop	{r7}
 8007ebe:	4770      	bx	lr
 8007ec0:	40012c00 	.word	0x40012c00
 8007ec4:	40000400 	.word	0x40000400
 8007ec8:	40000800 	.word	0x40000800

08007ecc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d101      	bne.n	8007ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	e03d      	b.n	8007f64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	68fa      	ldr	r2, [r7, #12]
 8007f58:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3714      	adds	r7, #20
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bc80      	pop	{r7}
 8007f6c:	4770      	bx	lr

08007f6e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b083      	sub	sp, #12
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bc80      	pop	{r7}
 8007f7e:	4770      	bx	lr

08007f80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bc80      	pop	{r7}
 8007f90:	4770      	bx	lr

08007f92 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b087      	sub	sp, #28
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	60f8      	str	r0, [r7, #12]
 8007f9a:	60b9      	str	r1, [r7, #8]
 8007f9c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	f003 031f 	and.w	r3, r3, #31
 8007fa4:	2204      	movs	r2, #4
 8007fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8007faa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6a1a      	ldr	r2, [r3, #32]
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	43db      	mvns	r3, r3
 8007fb4:	401a      	ands	r2, r3
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6a1a      	ldr	r2, [r3, #32]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f003 031f 	and.w	r3, r3, #31
 8007fc4:	6879      	ldr	r1, [r7, #4]
 8007fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007fca:	431a      	orrs	r2, r3
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	621a      	str	r2, [r3, #32]
}
 8007fd0:	bf00      	nop
 8007fd2:	371c      	adds	r7, #28
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bc80      	pop	{r7}
 8007fd8:	4770      	bx	lr

08007fda <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fda:	b580      	push	{r7, lr}
 8007fdc:	b082      	sub	sp, #8
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e03f      	b.n	800806c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d106      	bne.n	8008006 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f7fb fc81 	bl	8003908 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2224      	movs	r2, #36	; 0x24
 800800a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800801c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 fa5e 	bl	80084e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	691a      	ldr	r2, [r3, #16]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008032:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	695a      	ldr	r2, [r3, #20]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008042:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	68da      	ldr	r2, [r3, #12]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008052:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2200      	movs	r2, #0
 8008058:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2220      	movs	r2, #32
 800805e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2220      	movs	r2, #32
 8008066:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3708      	adds	r7, #8
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}

08008074 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b08a      	sub	sp, #40	; 0x28
 8008078:	af02      	add	r7, sp, #8
 800807a:	60f8      	str	r0, [r7, #12]
 800807c:	60b9      	str	r1, [r7, #8]
 800807e:	603b      	str	r3, [r7, #0]
 8008080:	4613      	mov	r3, r2
 8008082:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008084:	2300      	movs	r3, #0
 8008086:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b20      	cmp	r3, #32
 8008092:	d17c      	bne.n	800818e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d002      	beq.n	80080a0 <HAL_UART_Transmit+0x2c>
 800809a:	88fb      	ldrh	r3, [r7, #6]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d101      	bne.n	80080a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	e075      	b.n	8008190 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d101      	bne.n	80080b2 <HAL_UART_Transmit+0x3e>
 80080ae:	2302      	movs	r3, #2
 80080b0:	e06e      	b.n	8008190 <HAL_UART_Transmit+0x11c>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2221      	movs	r2, #33	; 0x21
 80080c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80080c8:	f7fb fdf0 	bl	8003cac <HAL_GetTick>
 80080cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	88fa      	ldrh	r2, [r7, #6]
 80080d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	88fa      	ldrh	r2, [r7, #6]
 80080d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080e2:	d108      	bne.n	80080f6 <HAL_UART_Transmit+0x82>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d104      	bne.n	80080f6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80080ec:	2300      	movs	r3, #0
 80080ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	61bb      	str	r3, [r7, #24]
 80080f4:	e003      	b.n	80080fe <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008106:	e02a      	b.n	800815e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	2200      	movs	r2, #0
 8008110:	2180      	movs	r1, #128	; 0x80
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f000 f967 	bl	80083e6 <UART_WaitOnFlagUntilTimeout>
 8008118:	4603      	mov	r3, r0
 800811a:	2b00      	cmp	r3, #0
 800811c:	d001      	beq.n	8008122 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e036      	b.n	8008190 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10b      	bne.n	8008140 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	881b      	ldrh	r3, [r3, #0]
 800812c:	461a      	mov	r2, r3
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008136:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	3302      	adds	r3, #2
 800813c:	61bb      	str	r3, [r7, #24]
 800813e:	e007      	b.n	8008150 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	781a      	ldrb	r2, [r3, #0]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	3301      	adds	r3, #1
 800814e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008154:	b29b      	uxth	r3, r3
 8008156:	3b01      	subs	r3, #1
 8008158:	b29a      	uxth	r2, r3
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008162:	b29b      	uxth	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1cf      	bne.n	8008108 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	2200      	movs	r2, #0
 8008170:	2140      	movs	r1, #64	; 0x40
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f000 f937 	bl	80083e6 <UART_WaitOnFlagUntilTimeout>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800817e:	2303      	movs	r3, #3
 8008180:	e006      	b.n	8008190 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2220      	movs	r2, #32
 8008186:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800818a:	2300      	movs	r3, #0
 800818c:	e000      	b.n	8008190 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800818e:	2302      	movs	r3, #2
  }
}
 8008190:	4618      	mov	r0, r3
 8008192:	3720      	adds	r7, #32
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b086      	sub	sp, #24
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	4613      	mov	r3, r2
 80081a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	2b20      	cmp	r3, #32
 80081b0:	d166      	bne.n	8008280 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <HAL_UART_Receive_DMA+0x26>
 80081b8:	88fb      	ldrh	r3, [r7, #6]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d101      	bne.n	80081c2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e05f      	b.n	8008282 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d101      	bne.n	80081d0 <HAL_UART_Receive_DMA+0x38>
 80081cc:	2302      	movs	r3, #2
 80081ce:	e058      	b.n	8008282 <HAL_UART_Receive_DMA+0xea>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80081d8:	68ba      	ldr	r2, [r7, #8]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	88fa      	ldrh	r2, [r7, #6]
 80081e2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2200      	movs	r2, #0
 80081e8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2222      	movs	r2, #34	; 0x22
 80081ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081f6:	4a25      	ldr	r2, [pc, #148]	; (800828c <HAL_UART_Receive_DMA+0xf4>)
 80081f8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081fe:	4a24      	ldr	r2, [pc, #144]	; (8008290 <HAL_UART_Receive_DMA+0xf8>)
 8008200:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008206:	4a23      	ldr	r2, [pc, #140]	; (8008294 <HAL_UART_Receive_DMA+0xfc>)
 8008208:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800820e:	2200      	movs	r2, #0
 8008210:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8008212:	f107 0308 	add.w	r3, r7, #8
 8008216:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3304      	adds	r3, #4
 8008222:	4619      	mov	r1, r3
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	88fb      	ldrh	r3, [r7, #6]
 800822a:	f7fb fed5 	bl	8003fd8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800822e:	2300      	movs	r3, #0
 8008230:	613b      	str	r3, [r7, #16]
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	613b      	str	r3, [r7, #16]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	613b      	str	r3, [r7, #16]
 8008242:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68da      	ldr	r2, [r3, #12]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800825a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	695a      	ldr	r2, [r3, #20]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f042 0201 	orr.w	r2, r2, #1
 800826a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	695a      	ldr	r2, [r3, #20]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800827a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	e000      	b.n	8008282 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008280:	2302      	movs	r3, #2
  }
}
 8008282:	4618      	mov	r0, r3
 8008284:	3718      	adds	r7, #24
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	080082cf 	.word	0x080082cf
 8008290:	08008337 	.word	0x08008337
 8008294:	08008353 	.word	0x08008353

08008298 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80082a0:	bf00      	nop
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bc80      	pop	{r7}
 80082a8:	4770      	bx	lr

080082aa <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082aa:	b480      	push	{r7}
 80082ac:	b083      	sub	sp, #12
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80082b2:	bf00      	nop
 80082b4:	370c      	adds	r7, #12
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bc80      	pop	{r7}
 80082ba:	4770      	bx	lr

080082bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80082c4:	bf00      	nop
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bc80      	pop	{r7}
 80082cc:	4770      	bx	lr

080082ce <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b084      	sub	sp, #16
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082da:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f003 0320 	and.w	r3, r3, #32
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d11e      	bne.n	8008328 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68da      	ldr	r2, [r3, #12]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082fe:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	695a      	ldr	r2, [r3, #20]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f022 0201 	bic.w	r2, r2, #1
 800830e:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	695a      	ldr	r2, [r3, #20]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800831e:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2220      	movs	r2, #32
 8008324:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f7ff ffb5 	bl	8008298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800832e:	bf00      	nop
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008342:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f7ff ffb0 	bl	80082aa <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800834a:	bf00      	nop
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b084      	sub	sp, #16
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800835a:	2300      	movs	r3, #0
 800835c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008362:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800836e:	2b00      	cmp	r3, #0
 8008370:	bf14      	ite	ne
 8008372:	2301      	movne	r3, #1
 8008374:	2300      	moveq	r3, #0
 8008376:	b2db      	uxtb	r3, r3
 8008378:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b21      	cmp	r3, #33	; 0x21
 8008384:	d108      	bne.n	8008398 <UART_DMAError+0x46>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d005      	beq.n	8008398 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	2200      	movs	r2, #0
 8008390:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008392:	68b8      	ldr	r0, [r7, #8]
 8008394:	f000 f871 	bl	800847a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	bf14      	ite	ne
 80083a6:	2301      	movne	r3, #1
 80083a8:	2300      	moveq	r3, #0
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	2b22      	cmp	r3, #34	; 0x22
 80083b8:	d108      	bne.n	80083cc <UART_DMAError+0x7a>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d005      	beq.n	80083cc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	2200      	movs	r2, #0
 80083c4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80083c6:	68b8      	ldr	r0, [r7, #8]
 80083c8:	f000 f86c 	bl	80084a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083d0:	f043 0210 	orr.w	r2, r3, #16
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083d8:	68b8      	ldr	r0, [r7, #8]
 80083da:	f7ff ff6f 	bl	80082bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083de:	bf00      	nop
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b084      	sub	sp, #16
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	60f8      	str	r0, [r7, #12]
 80083ee:	60b9      	str	r1, [r7, #8]
 80083f0:	603b      	str	r3, [r7, #0]
 80083f2:	4613      	mov	r3, r2
 80083f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083f6:	e02c      	b.n	8008452 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fe:	d028      	beq.n	8008452 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d007      	beq.n	8008416 <UART_WaitOnFlagUntilTimeout+0x30>
 8008406:	f7fb fc51 	bl	8003cac <HAL_GetTick>
 800840a:	4602      	mov	r2, r0
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	1ad3      	subs	r3, r2, r3
 8008410:	69ba      	ldr	r2, [r7, #24]
 8008412:	429a      	cmp	r2, r3
 8008414:	d21d      	bcs.n	8008452 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	68da      	ldr	r2, [r3, #12]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008424:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	695a      	ldr	r2, [r3, #20]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f022 0201 	bic.w	r2, r2, #1
 8008434:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2220      	movs	r2, #32
 800843a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2220      	movs	r2, #32
 8008442:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	e00f      	b.n	8008472 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	4013      	ands	r3, r2
 800845c:	68ba      	ldr	r2, [r7, #8]
 800845e:	429a      	cmp	r2, r3
 8008460:	bf0c      	ite	eq
 8008462:	2301      	moveq	r3, #1
 8008464:	2300      	movne	r3, #0
 8008466:	b2db      	uxtb	r3, r3
 8008468:	461a      	mov	r2, r3
 800846a:	79fb      	ldrb	r3, [r7, #7]
 800846c:	429a      	cmp	r2, r3
 800846e:	d0c3      	beq.n	80083f8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68da      	ldr	r2, [r3, #12]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008490:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2220      	movs	r2, #32
 8008496:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800849a:	bf00      	nop
 800849c:	370c      	adds	r7, #12
 800849e:	46bd      	mov	sp, r7
 80084a0:	bc80      	pop	{r7}
 80084a2:	4770      	bx	lr

080084a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	68da      	ldr	r2, [r3, #12]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80084ba:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	695a      	ldr	r2, [r3, #20]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f022 0201 	bic.w	r2, r2, #1
 80084ca:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2220      	movs	r2, #32
 80084d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80084d4:	bf00      	nop
 80084d6:	370c      	adds	r7, #12
 80084d8:	46bd      	mov	sp, r7
 80084da:	bc80      	pop	{r7}
 80084dc:	4770      	bx	lr
	...

080084e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	68da      	ldr	r2, [r3, #12]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	430a      	orrs	r2, r1
 80084fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	689a      	ldr	r2, [r3, #8]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	431a      	orrs	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	695b      	ldr	r3, [r3, #20]
 800850c:	4313      	orrs	r3, r2
 800850e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	68db      	ldr	r3, [r3, #12]
 8008516:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800851a:	f023 030c 	bic.w	r3, r3, #12
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	6812      	ldr	r2, [r2, #0]
 8008522:	68b9      	ldr	r1, [r7, #8]
 8008524:	430b      	orrs	r3, r1
 8008526:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	695b      	ldr	r3, [r3, #20]
 800852e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	699a      	ldr	r2, [r3, #24]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	430a      	orrs	r2, r1
 800853c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a2c      	ldr	r2, [pc, #176]	; (80085f4 <UART_SetConfig+0x114>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d103      	bne.n	8008550 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008548:	f7fe f926 	bl	8006798 <HAL_RCC_GetPCLK2Freq>
 800854c:	60f8      	str	r0, [r7, #12]
 800854e:	e002      	b.n	8008556 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008550:	f7fe f90e 	bl	8006770 <HAL_RCC_GetPCLK1Freq>
 8008554:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	4613      	mov	r3, r2
 800855a:	009b      	lsls	r3, r3, #2
 800855c:	4413      	add	r3, r2
 800855e:	009a      	lsls	r2, r3, #2
 8008560:	441a      	add	r2, r3
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	fbb2 f3f3 	udiv	r3, r2, r3
 800856c:	4a22      	ldr	r2, [pc, #136]	; (80085f8 <UART_SetConfig+0x118>)
 800856e:	fba2 2303 	umull	r2, r3, r2, r3
 8008572:	095b      	lsrs	r3, r3, #5
 8008574:	0119      	lsls	r1, r3, #4
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	4613      	mov	r3, r2
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	4413      	add	r3, r2
 800857e:	009a      	lsls	r2, r3, #2
 8008580:	441a      	add	r2, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	009b      	lsls	r3, r3, #2
 8008588:	fbb2 f2f3 	udiv	r2, r2, r3
 800858c:	4b1a      	ldr	r3, [pc, #104]	; (80085f8 <UART_SetConfig+0x118>)
 800858e:	fba3 0302 	umull	r0, r3, r3, r2
 8008592:	095b      	lsrs	r3, r3, #5
 8008594:	2064      	movs	r0, #100	; 0x64
 8008596:	fb00 f303 	mul.w	r3, r0, r3
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	011b      	lsls	r3, r3, #4
 800859e:	3332      	adds	r3, #50	; 0x32
 80085a0:	4a15      	ldr	r2, [pc, #84]	; (80085f8 <UART_SetConfig+0x118>)
 80085a2:	fba2 2303 	umull	r2, r3, r2, r3
 80085a6:	095b      	lsrs	r3, r3, #5
 80085a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80085ac:	4419      	add	r1, r3
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	4613      	mov	r3, r2
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	4413      	add	r3, r2
 80085b6:	009a      	lsls	r2, r3, #2
 80085b8:	441a      	add	r2, r3
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80085c4:	4b0c      	ldr	r3, [pc, #48]	; (80085f8 <UART_SetConfig+0x118>)
 80085c6:	fba3 0302 	umull	r0, r3, r3, r2
 80085ca:	095b      	lsrs	r3, r3, #5
 80085cc:	2064      	movs	r0, #100	; 0x64
 80085ce:	fb00 f303 	mul.w	r3, r0, r3
 80085d2:	1ad3      	subs	r3, r2, r3
 80085d4:	011b      	lsls	r3, r3, #4
 80085d6:	3332      	adds	r3, #50	; 0x32
 80085d8:	4a07      	ldr	r2, [pc, #28]	; (80085f8 <UART_SetConfig+0x118>)
 80085da:	fba2 2303 	umull	r2, r3, r2, r3
 80085de:	095b      	lsrs	r3, r3, #5
 80085e0:	f003 020f 	and.w	r2, r3, #15
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	440a      	add	r2, r1
 80085ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80085ec:	bf00      	nop
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	40013800 	.word	0x40013800
 80085f8:	51eb851f 	.word	0x51eb851f
 80085fc:	00000000 	.word	0x00000000

08008600 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"




Controller::Controller() {}
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af04      	add	r7, sp, #16
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a5f      	ldr	r2, [pc, #380]	; (8008788 <_ZN10ControllerC1Ev+0x188>)
 800860c:	635a      	str	r2, [r3, #52]	; 0x34
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a5e      	ldr	r2, [pc, #376]	; (800878c <_ZN10ControllerC1Ev+0x18c>)
 8008612:	639a      	str	r2, [r3, #56]	; 0x38
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800861a:	63da      	str	r2, [r3, #60]	; 0x3c
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008620:	4618      	mov	r0, r3
 8008622:	f7f8 fb0b 	bl	8000c3c <__aeabi_i2f>
 8008626:	4603      	mov	r3, r0
 8008628:	4619      	mov	r1, r3
 800862a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800862e:	f7f8 fc0d 	bl	8000e4c <__aeabi_fdiv>
 8008632:	4603      	mov	r3, r0
 8008634:	461a      	mov	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	641a      	str	r2, [r3, #64]	; 0x40
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a54      	ldr	r2, [pc, #336]	; (8008790 <_ZN10ControllerC1Ev+0x190>)
 800863e:	645a      	str	r2, [r3, #68]	; 0x44
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a54      	ldr	r2, [pc, #336]	; (8008794 <_ZN10ControllerC1Ev+0x194>)
 8008644:	649a      	str	r2, [r3, #72]	; 0x48
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	4a53      	ldr	r2, [pc, #332]	; (8008798 <_ZN10ControllerC1Ev+0x198>)
 800864a:	64da      	str	r2, [r3, #76]	; 0x4c
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f04f 0200 	mov.w	r2, #0
 8008652:	651a      	str	r2, [r3, #80]	; 0x50
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4a51      	ldr	r2, [pc, #324]	; (800879c <_ZN10ControllerC1Ev+0x19c>)
 8008658:	655a      	str	r2, [r3, #84]	; 0x54
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a50      	ldr	r2, [pc, #320]	; (80087a0 <_ZN10ControllerC1Ev+0x1a0>)
 800865e:	659a      	str	r2, [r3, #88]	; 0x58
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4a50      	ldr	r2, [pc, #320]	; (80087a4 <_ZN10ControllerC1Ev+0x1a4>)
 8008664:	65da      	str	r2, [r3, #92]	; 0x5c
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	661a      	str	r2, [r3, #96]	; 0x60
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	665a      	str	r2, [r3, #100]	; 0x64
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	669a      	str	r2, [r3, #104]	; 0x68
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4a49      	ldr	r2, [pc, #292]	; (80087a8 <_ZN10ControllerC1Ev+0x1a8>)
 8008682:	66da      	str	r2, [r3, #108]	; 0x6c
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4a49      	ldr	r2, [pc, #292]	; (80087ac <_ZN10ControllerC1Ev+0x1ac>)
 8008688:	671a      	str	r2, [r3, #112]	; 0x70
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a48      	ldr	r2, [pc, #288]	; (80087b0 <_ZN10ControllerC1Ev+0x1b0>)
 800868e:	675a      	str	r2, [r3, #116]	; 0x74
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a48      	ldr	r2, [pc, #288]	; (80087b4 <_ZN10ControllerC1Ev+0x1b4>)
 8008694:	679a      	str	r2, [r3, #120]	; 0x78
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	4a47      	ldr	r2, [pc, #284]	; (80087b8 <_ZN10ControllerC1Ev+0x1b8>)
 800869a:	67da      	str	r2, [r3, #124]	; 0x7c
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	4a47      	ldr	r2, [pc, #284]	; (80087bc <_ZN10ControllerC1Ev+0x1bc>)
 80086a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	4a46      	ldr	r2, [pc, #280]	; (80087c0 <_ZN10ControllerC1Ev+0x1c0>)
 80086a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	4a44      	ldr	r2, [pc, #272]	; (80087c0 <_ZN10ControllerC1Ev+0x1c0>)
 80086b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f103 0190 	add.w	r1, r3, #144	; 0x90
 80086ba:	a32f      	add	r3, pc, #188	; (adr r3, 8008778 <_ZN10ControllerC1Ev+0x178>)
 80086bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086c4:	a32c      	add	r3, pc, #176	; (adr r3, 8008778 <_ZN10ControllerC1Ev+0x178>)
 80086c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ca:	e9cd 2300 	strd	r2, r3, [sp]
 80086ce:	a32c      	add	r3, pc, #176	; (adr r3, 8008780 <_ZN10ControllerC1Ev+0x180>)
 80086d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d4:	4608      	mov	r0, r1
 80086d6:	f004 f86b 	bl	800c7b0 <_ZN3lpfC1Eddd>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 80086e0:	a325      	add	r3, pc, #148	; (adr r3, 8008778 <_ZN10ControllerC1Ev+0x178>)
 80086e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086ea:	a323      	add	r3, pc, #140	; (adr r3, 8008778 <_ZN10ControllerC1Ev+0x178>)
 80086ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f0:	e9cd 2300 	strd	r2, r3, [sp]
 80086f4:	a322      	add	r3, pc, #136	; (adr r3, 8008780 <_ZN10ControllerC1Ev+0x180>)
 80086f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fa:	4608      	mov	r0, r1
 80086fc:	f004 f858 	bl	800c7b0 <_ZN3lpfC1Eddd>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f103 01e0 	add.w	r1, r3, #224	; 0xe0
 8008706:	a31c      	add	r3, pc, #112	; (adr r3, 8008778 <_ZN10ControllerC1Ev+0x178>)
 8008708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008710:	a319      	add	r3, pc, #100	; (adr r3, 8008778 <_ZN10ControllerC1Ev+0x178>)
 8008712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008716:	e9cd 2300 	strd	r2, r3, [sp]
 800871a:	a319      	add	r3, pc, #100	; (adr r3, 8008780 <_ZN10ControllerC1Ev+0x180>)
 800871c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008720:	4608      	mov	r0, r1
 8008722:	f004 f845 	bl	800c7b0 <_ZN3lpfC1Eddd>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800872c:	4618      	mov	r0, r3
 800872e:	f003 fbcb 	bl	800bec8 <_ZN3PIDC1Ev>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8008738:	4618      	mov	r0, r3
 800873a:	f003 fbc5 	bl	800bec8 <_ZN3PIDC1Ev>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 8008744:	4618      	mov	r0, r3
 8008746:	f003 fbbf 	bl	800bec8 <_ZN3PIDC1Ev>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8008750:	4618      	mov	r0, r3
 8008752:	f003 fbb9 	bl	800bec8 <_ZN3PIDC1Ev>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800875c:	4618      	mov	r0, r3
 800875e:	f003 fbb3 	bl	800bec8 <_ZN3PIDC1Ev>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 8008768:	4618      	mov	r0, r3
 800876a:	f003 fbad 	bl	800bec8 <_ZN3PIDC1Ev>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	4618      	mov	r0, r3
 8008772:	3708      	adds	r7, #8
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	fc3b4f61 	.word	0xfc3b4f61
 800877c:	3fa35935 	.word	0x3fa35935
 8008780:	4f0d844d 	.word	0x4f0d844d
 8008784:	3fed94af 	.word	0x3fed94af
 8008788:	44c1c000 	.word	0x44c1c000
 800878c:	42654ca3 	.word	0x42654ca3
 8008790:	3fb33333 	.word	0x3fb33333
 8008794:	411cf5c3 	.word	0x411cf5c3
 8008798:	41f9d70a 	.word	0x41f9d70a
 800879c:	3ea3d70a 	.word	0x3ea3d70a
 80087a0:	3dcccccd 	.word	0x3dcccccd
 80087a4:	3cf5c28f 	.word	0x3cf5c28f
 80087a8:	40a00000 	.word	0x40a00000
 80087ac:	41100000 	.word	0x41100000
 80087b0:	40900000 	.word	0x40900000
 80087b4:	40400000 	.word	0x40400000
 80087b8:	41200000 	.word	0x41200000
 80087bc:	41700000 	.word	0x41700000
 80087c0:	bf800000 	.word	0xbf800000

080087c4 <_ZN10Controller3RunEv>:

std::vector<float> Controller::Run (void) {
 80087c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c8:	b098      	sub	sp, #96	; 0x60
 80087ca:	af04      	add	r7, sp, #16
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	6039      	str	r1, [r7, #0]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	609a      	str	r2, [r3, #8]
        


    int thr;

    switch(mod) {
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	f893 3198 	ldrb.w	r3, [r3, #408]	; 0x198
 8008830:	2b02      	cmp	r3, #2
 8008832:	f000 8145 	beq.w	8008ac0 <_ZN10Controller3RunEv+0x2fc>
 8008836:	2b02      	cmp	r3, #2
 8008838:	f300 8167 	bgt.w	8008b0a <_ZN10Controller3RunEv+0x346>
 800883c:	2b00      	cmp	r3, #0
 800883e:	d002      	beq.n	8008846 <_ZN10Controller3RunEv+0x82>
 8008840:	2b01      	cmp	r3, #1
 8008842:	d04f      	beq.n	80088e4 <_ZN10Controller3RunEv+0x120>
 8008844:	e161      	b.n	8008b0a <_ZN10Controller3RunEv+0x346>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8008852:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008856:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800885a:	f003 fe85 	bl	800c568 <_ZN3PID3SatEfii>
 800885e:	4603      	mov	r3, r0
 8008860:	4618      	mov	r0, r3
 8008862:	f7f8 fc1b 	bl	800109c <__aeabi_f2iz>
 8008866:	4603      	mov	r3, r0
 8008868:	64fb      	str	r3, [r7, #76]	; 0x4c
            roll_des     = state_des.angles[0];
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800889a:	4619      	mov	r1, r3
 800889c:	4610      	mov	r0, r2
 800889e:	f003 ffa2 	bl	800c7e6 <_ZN3lpf3RunEf>
 80088a2:	4602      	mov	r2, r0
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80088b6:	4619      	mov	r1, r3
 80088b8:	4610      	mov	r0, r2
 80088ba:	f003 ff94 	bl	800c7e6 <_ZN3lpf3RunEf>
 80088be:	4602      	mov	r2, r0
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80088d2:	4619      	mov	r1, r3
 80088d4:	4610      	mov	r0, r2
 80088d6:	f003 ff86 	bl	800c7e6 <_ZN3lpf3RunEf>
 80088da:	4602      	mov	r2, r0
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    	    break;
 80088e2:	e112      	b.n	8008b0a <_ZN10Controller3RunEv+0x346>
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	f503 7668 	add.w	r6, r3, #928	; 0x3a0
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	f8d3 817c 	ldr.w	r8, [r3, #380]	; 0x17c
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	f8d3 9180 	ldr.w	r9, [r3, #384]	; 0x180
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	f8d3 a178 	ldr.w	sl, [r3, #376]	; 0x178
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800890c:	4618      	mov	r0, r3
 800890e:	f7f8 fbeb 	bl	80010e8 <__aeabi_f2uiz>
 8008912:	4603      	mov	r3, r0
 8008914:	9302      	str	r3, [sp, #8]
 8008916:	9501      	str	r5, [sp, #4]
 8008918:	9400      	str	r4, [sp, #0]
 800891a:	4653      	mov	r3, sl
 800891c:	464a      	mov	r2, r9
 800891e:	4641      	mov	r1, r8
 8008920:	4630      	mov	r0, r6
 8008922:	f003 fb65 	bl	800bff0 <_ZN3PID6PI_VelEfffffj>
 8008926:	4604      	mov	r4, r0
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008930:	4619      	mov	r1, r3
 8008932:	4610      	mov	r0, r2
 8008934:	f7f8 f9d6 	bl	8000ce4 <__aeabi_fmul>
 8008938:	4603      	mov	r3, r0
 800893a:	4619      	mov	r1, r3
 800893c:	4620      	mov	r0, r4
 800893e:	f7f8 f8c9 	bl	8000ad4 <__addsf3>
 8008942:	4603      	mov	r3, r0
 8008944:	461a      	mov	r2, r3
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			float deg2rad = 0.0175;
 800894c:	4b5b      	ldr	r3, [pc, #364]	; (8008abc <_ZN10Controller3RunEv+0x2f8>)
 800894e:	64bb      	str	r3, [r7, #72]	; 0x48
			float roll_r = roll * deg2rad;
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	4619      	mov	r1, r3
 8008956:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008958:	f7f8 f9c4 	bl	8000ce4 <__aeabi_fmul>
 800895c:	4603      	mov	r3, r0
 800895e:	647b      	str	r3, [r7, #68]	; 0x44
			float pitch_r = pitch * deg2rad;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	4619      	mov	r1, r3
 8008966:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008968:	f7f8 f9bc 	bl	8000ce4 <__aeabi_fmul>
 800896c:	4603      	mov	r3, r0
 800896e:	643b      	str	r3, [r7, #64]	; 0x40
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 8008970:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8008972:	f7f8 ff63 	bl	800183c <_ZSt3cosf>
 8008976:	4603      	mov	r3, r0
 8008978:	4619      	mov	r1, r3
 800897a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800897e:	f7f8 fa65 	bl	8000e4c <__aeabi_fdiv>
 8008982:	4603      	mov	r3, r0
 8008984:	461c      	mov	r4, r3
 8008986:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008988:	f7f8 ff58 	bl	800183c <_ZSt3cosf>
 800898c:	4603      	mov	r3, r0
 800898e:	4619      	mov	r1, r3
 8008990:	4620      	mov	r0, r4
 8008992:	f7f8 fa5b 	bl	8000e4c <__aeabi_fdiv>
 8008996:	4603      	mov	r3, r0
 8008998:	63fb      	str	r3, [r7, #60]	; 0x3c

			F = F * b2e ; // Body to Earth
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80089a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7f8 f99e 	bl	8000ce4 <__aeabi_fmul>
 80089a8:	4603      	mov	r3, r0
 80089aa:	461a      	mov	r2, r3
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			F = p_alt.Sat(F, F_max, F_min);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	f8d3 512c 	ldr.w	r5, [r3, #300]	; 0x12c
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7f8 fb6a 	bl	800109c <__aeabi_f2iz>
 80089c8:	4606      	mov	r6, r0
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ce:	4618      	mov	r0, r3
 80089d0:	f7f8 fb64 	bl	800109c <__aeabi_f2iz>
 80089d4:	4603      	mov	r3, r0
 80089d6:	4632      	mov	r2, r6
 80089d8:	4629      	mov	r1, r5
 80089da:	4620      	mov	r0, r4
 80089dc:	f003 fdc4 	bl	800c568 <_ZN3PID3SatEfii>
 80089e0:	4602      	mov	r2, r0
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			thr = p_alt.F2thr(F);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	f503 7268 	add.w	r2, r3, #928	; 0x3a0
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80089f4:	4619      	mov	r1, r3
 80089f6:	4610      	mov	r0, r2
 80089f8:	f003 fe94 	bl	800c724 <_ZN3PID5F2thrEf>
 80089fc:	4603      	mov	r3, r0
 80089fe:	64fb      	str	r3, [r7, #76]	; 0x4c
			thr = p_alt.Sat(thr, 1800, 1100);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 8008a06:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008a08:	f7f8 f918 	bl	8000c3c <__aeabi_i2f>
 8008a0c:	4601      	mov	r1, r0
 8008a0e:	f240 434c 	movw	r3, #1100	; 0x44c
 8008a12:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8008a16:	4620      	mov	r0, r4
 8008a18:	f003 fda6 	bl	800c568 <_ZN3PID3SatEfii>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7f8 fb3c 	bl	800109c <__aeabi_f2iz>
 8008a24:	4603      	mov	r3, r0
 8008a26:	64fb      	str	r3, [r7, #76]	; 0x4c
			alt_thr = thr;
 8008a28:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008a2a:	f7f8 f907 	bl	8000c3c <__aeabi_i2f>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	f8c3 2598 	str.w	r2, [r3, #1432]	; 0x598
			z0 = p_alt.zi;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	f8d3 243c 	ldr.w	r2, [r3, #1084]	; 0x43c
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

            roll_des     = state_des.angles[0];
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8008a72:	4619      	mov	r1, r3
 8008a74:	4610      	mov	r0, r2
 8008a76:	f003 feb6 	bl	800c7e6 <_ZN3lpf3RunEf>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8008a8e:	4619      	mov	r1, r3
 8008a90:	4610      	mov	r0, r2
 8008a92:	f003 fea8 	bl	800c7e6 <_ZN3lpf3RunEf>
 8008a96:	4602      	mov	r2, r0
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8008aaa:	4619      	mov	r1, r3
 8008aac:	4610      	mov	r0, r2
 8008aae:	f003 fe9a 	bl	800c7e6 <_ZN3lpf3RunEf>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
			break;
 8008aba:	e026      	b.n	8008b0a <_ZN10Controller3RunEv+0x346>
 8008abc:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);
    		pitch_des = p_velx.PI_Vel(0, x, vx, Kp_vel, Ki_vel, ch2);
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	f503 6689 	add.w	r6, r3, #1096	; 0x448
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	f8d3 8190 	ldr.w	r8, [r3, #400]	; 0x190
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	f8d3 9188 	ldr.w	r9, [r3, #392]	; 0x188
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7f8 faff 	bl	80010e8 <__aeabi_f2uiz>
 8008aea:	4603      	mov	r3, r0
 8008aec:	9302      	str	r3, [sp, #8]
 8008aee:	9501      	str	r5, [sp, #4]
 8008af0:	9400      	str	r4, [sp, #0]
 8008af2:	464b      	mov	r3, r9
 8008af4:	4642      	mov	r2, r8
 8008af6:	f04f 0100 	mov.w	r1, #0
 8008afa:	4630      	mov	r0, r6
 8008afc:	f003 fa78 	bl	800bff0 <_ZN3PID6PI_VelEfffffj>
 8008b00:	4602      	mov	r2, r0
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    		break;
 8008b08:	bf00      	nop
    	}

    }

	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle) + roll_des;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	f8d3 119c 	ldr.w	r1, [r3, #412]	; 0x19c
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	68da      	ldr	r2, [r3, #12]
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	4623      	mov	r3, r4
 8008b26:	f003 fa25 	bl	800bf74 <_ZN3PID7P_AngleEffff>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8008b32:	4619      	mov	r1, r3
 8008b34:	4610      	mov	r0, r2
 8008b36:	f7f7 ffcd 	bl	8000ad4 <__addsf3>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle) + pitch_des;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	f503 7014 	add.w	r0, r3, #592	; 0x250
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	691a      	ldr	r2, [r3, #16]
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	4623      	mov	r3, r4
 8008b60:	f003 fa08 	bl	800bf74 <_ZN3PID7P_AngleEffff>
 8008b64:	4602      	mov	r2, r0
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	4610      	mov	r0, r2
 8008b70:	f7f7 ffb0 	bl	8000ad4 <__addsf3>
 8008b74:	4603      	mov	r3, r0
 8008b76:	461a      	mov	r2, r3
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	f003 fa8b 	bl	800c0a8 <_ZN3PID6RateFFEf>
 8008b92:	63b8      	str	r0, [r7, #56]	; 0x38
	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	4610      	mov	r0, r2
 8008ba4:	f003 fa80 	bl	800c0a8 <_ZN3PID6RateFFEf>
 8008ba8:	6378      	str	r0, [r7, #52]	; 0x34

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle) + pd_roll_ff;
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	f8d3 5124 	ldr.w	r5, [r3, #292]	; 0x124
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	699e      	ldr	r6, [r3, #24]
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bc4:	683a      	ldr	r2, [r7, #0]
 8008bc6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
 8008bcc:	6838      	ldr	r0, [r7, #0]
 8008bce:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8008bd0:	9003      	str	r0, [sp, #12]
 8008bd2:	9102      	str	r1, [sp, #8]
 8008bd4:	9201      	str	r2, [sp, #4]
 8008bd6:	9300      	str	r3, [sp, #0]
 8008bd8:	4663      	mov	r3, ip
 8008bda:	4632      	mov	r2, r6
 8008bdc:	4629      	mov	r1, r5
 8008bde:	4620      	mov	r0, r4
 8008be0:	f003 fab2 	bl	800c148 <_ZN3PID9PID_Rate2Efffffff>
 8008be4:	4603      	mov	r3, r0
 8008be6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7f7 ff73 	bl	8000ad4 <__addsf3>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle) + pd_pitch_ff;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	f503 7414 	add.w	r4, r3, #592	; 0x250
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	f8d3 5128 	ldr.w	r5, [r3, #296]	; 0x128
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	69de      	ldr	r6, [r3, #28]
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c12:	683a      	ldr	r2, [r7, #0]
 8008c14:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8008c16:	6839      	ldr	r1, [r7, #0]
 8008c18:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008c1a:	6838      	ldr	r0, [r7, #0]
 8008c1c:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8008c1e:	9003      	str	r0, [sp, #12]
 8008c20:	9102      	str	r1, [sp, #8]
 8008c22:	9201      	str	r2, [sp, #4]
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	4663      	mov	r3, ip
 8008c28:	4632      	mov	r2, r6
 8008c2a:	4629      	mov	r1, r5
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	f003 fa8b 	bl	800c148 <_ZN3PID9PID_Rate2Efffffff>
 8008c32:	4603      	mov	r3, r0
 8008c34:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7f7 ff4c 	bl	8000ad4 <__addsf3>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	461a      	mov	r2, r3
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	f503 703e 	add.w	r0, r3, #760	; 0x2f8
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	6a1a      	ldr	r2, [r3, #32]
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c5e:	f04f 0500 	mov.w	r5, #0
 8008c62:	9501      	str	r5, [sp, #4]
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	4623      	mov	r3, r4
 8008c68:	f003 fb22 	bl	800c2b0 <_ZN3PID7PD_RateEfffff>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120



    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 8008c74:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008c76:	f7f7 ffe1 	bl	8000c3c <__aeabi_i2f>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8008c82:	4619      	mov	r1, r3
 8008c84:	4610      	mov	r0, r2
 8008c86:	f7f7 ff25 	bl	8000ad4 <__addsf3>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8008c94:	4619      	mov	r1, r3
 8008c96:	4610      	mov	r0, r2
 8008c98:	f7f7 ff1a 	bl	8000ad0 <__aeabi_fsub>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	4610      	mov	r0, r2
 8008caa:	f7f7 ff11 	bl	8000ad0 <__aeabi_fsub>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	49ac      	ldr	r1, [pc, #688]	; (8008f64 <_ZN10Controller3RunEv+0x7a0>)
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7f7 ff0e 	bl	8000ad4 <__addsf3>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	49ab      	ldr	r1, [pc, #684]	; (8008f68 <_ZN10Controller3RunEv+0x7a4>)
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7f7 ff07 	bl	8000ad0 <__aeabi_fsub>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7f8 f9e9 	bl	800109c <__aeabi_f2iz>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	633b      	str	r3, [r7, #48]	; 0x30
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 8008cce:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008cd0:	f7f7 ffb4 	bl	8000c3c <__aeabi_i2f>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8008cdc:	4619      	mov	r1, r3
 8008cde:	4610      	mov	r0, r2
 8008ce0:	f7f7 fef6 	bl	8000ad0 <__aeabi_fsub>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8008cee:	4619      	mov	r1, r3
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	f7f7 feef 	bl	8000ad4 <__addsf3>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	461a      	mov	r2, r3
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008d00:	4619      	mov	r1, r3
 8008d02:	4610      	mov	r0, r2
 8008d04:	f7f7 fee4 	bl	8000ad0 <__aeabi_fsub>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	4996      	ldr	r1, [pc, #600]	; (8008f64 <_ZN10Controller3RunEv+0x7a0>)
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f7f7 fedf 	bl	8000ad0 <__aeabi_fsub>
 8008d12:	4603      	mov	r3, r0
 8008d14:	4994      	ldr	r1, [pc, #592]	; (8008f68 <_ZN10Controller3RunEv+0x7a4>)
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7f7 fedc 	bl	8000ad4 <__addsf3>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7f8 f9bc 	bl	800109c <__aeabi_f2iz>
 8008d24:	4603      	mov	r3, r0
 8008d26:	62fb      	str	r3, [r7, #44]	; 0x2c
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 8008d28:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008d2a:	f7f7 ff87 	bl	8000c3c <__aeabi_i2f>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8008d36:	4619      	mov	r1, r3
 8008d38:	4610      	mov	r0, r2
 8008d3a:	f7f7 fecb 	bl	8000ad4 <__addsf3>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	461a      	mov	r2, r3
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8008d48:	4619      	mov	r1, r3
 8008d4a:	4610      	mov	r0, r2
 8008d4c:	f7f7 fec2 	bl	8000ad4 <__addsf3>
 8008d50:	4603      	mov	r3, r0
 8008d52:	461a      	mov	r2, r3
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008d5a:	4619      	mov	r1, r3
 8008d5c:	4610      	mov	r0, r2
 8008d5e:	f7f7 feb9 	bl	8000ad4 <__addsf3>
 8008d62:	4603      	mov	r3, r0
 8008d64:	497f      	ldr	r1, [pc, #508]	; (8008f64 <_ZN10Controller3RunEv+0x7a0>)
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7f7 feb4 	bl	8000ad4 <__addsf3>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	497e      	ldr	r1, [pc, #504]	; (8008f68 <_ZN10Controller3RunEv+0x7a4>)
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7f7 feaf 	bl	8000ad4 <__addsf3>
 8008d76:	4603      	mov	r3, r0
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f7f8 f98f 	bl	800109c <__aeabi_f2iz>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	62bb      	str	r3, [r7, #40]	; 0x28
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 8008d82:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008d84:	f7f7 ff5a 	bl	8000c3c <__aeabi_i2f>
 8008d88:	4602      	mov	r2, r0
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8008d90:	4619      	mov	r1, r3
 8008d92:	4610      	mov	r0, r2
 8008d94:	f7f7 fe9c 	bl	8000ad0 <__aeabi_fsub>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8008da2:	4619      	mov	r1, r3
 8008da4:	4610      	mov	r0, r2
 8008da6:	f7f7 fe93 	bl	8000ad0 <__aeabi_fsub>
 8008daa:	4603      	mov	r3, r0
 8008dac:	461a      	mov	r2, r3
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008db4:	4619      	mov	r1, r3
 8008db6:	4610      	mov	r0, r2
 8008db8:	f7f7 fe8c 	bl	8000ad4 <__addsf3>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	4969      	ldr	r1, [pc, #420]	; (8008f64 <_ZN10Controller3RunEv+0x7a0>)
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f7f7 fe85 	bl	8000ad0 <__aeabi_fsub>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	4967      	ldr	r1, [pc, #412]	; (8008f68 <_ZN10Controller3RunEv+0x7a4>)
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7f7 fe80 	bl	8000ad0 <__aeabi_fsub>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7f8 f962 	bl	800109c <__aeabi_f2iz>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	627b      	str	r3, [r7, #36]	; 0x24


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 8008de2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008de4:	f7f7 ff2a 	bl	8000c3c <__aeabi_i2f>
 8008de8:	4601      	mov	r1, r0
 8008dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dec:	9300      	str	r3, [sp, #0]
 8008dee:	f240 434c 	movw	r3, #1100	; 0x44c
 8008df2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008df6:	4620      	mov	r0, r4
 8008df8:	f003 fb7c 	bl	800c4f4 <_ZN3PID3SatEfiii>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7f8 f94c 	bl	800109c <__aeabi_f2iz>
 8008e04:	4603      	mov	r3, r0
 8008e06:	633b      	str	r3, [r7, #48]	; 0x30
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 8008e0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e10:	f7f7 ff14 	bl	8000c3c <__aeabi_i2f>
 8008e14:	4601      	mov	r1, r0
 8008e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	f240 434c 	movw	r3, #1100	; 0x44c
 8008e1e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008e22:	4620      	mov	r0, r4
 8008e24:	f003 fb66 	bl	800c4f4 <_ZN3PID3SatEfiii>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7f8 f936 	bl	800109c <__aeabi_f2iz>
 8008e30:	4603      	mov	r3, r0
 8008e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 8008e3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e3c:	f7f7 fefe 	bl	8000c3c <__aeabi_i2f>
 8008e40:	4601      	mov	r1, r0
 8008e42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	f240 434c 	movw	r3, #1100	; 0x44c
 8008e4a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f003 fb50 	bl	800c4f4 <_ZN3PID3SatEfiii>
 8008e54:	4603      	mov	r3, r0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7f8 f920 	bl	800109c <__aeabi_f2iz>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	62bb      	str	r3, [r7, #40]	; 0x28
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 8008e66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e68:	f7f7 fee8 	bl	8000c3c <__aeabi_i2f>
 8008e6c:	4601      	mov	r1, r0
 8008e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e70:	9300      	str	r3, [sp, #0]
 8008e72:	f240 434c 	movw	r3, #1100	; 0x44c
 8008e76:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f003 fb3a 	bl	800c4f4 <_ZN3PID3SatEfiii>
 8008e80:	4603      	mov	r3, r0
 8008e82:	4618      	mov	r0, r3
 8008e84:	f7f8 f90a 	bl	800109c <__aeabi_f2iz>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	627b      	str	r3, [r7, #36]	; 0x24
    pwm2 = 1000;
    pwm3 = 1000;
    pwm4 = 1000;
*/
    //Convert pwm to motor speed 
    w1 = pid_roll.pwm2mot(pwm1, 1);
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8008e92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e94:	b291      	uxth	r1, r2
 8008e96:	2201      	movs	r2, #1
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f003 fbfb 	bl	800c694 <_ZN3PID7pwm2motEti>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	625a      	str	r2, [r3, #36]	; 0x24
    w2 = pid_roll.pwm2mot(pwm2, 1);
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8008eaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008eac:	b291      	uxth	r1, r2
 8008eae:	2201      	movs	r2, #1
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f003 fbef 	bl	800c694 <_ZN3PID7pwm2motEti>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	629a      	str	r2, [r3, #40]	; 0x28
    w3 = pid_roll.pwm2mot(pwm3,-1);
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8008ec2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ec4:	b291      	uxth	r1, r2
 8008ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f003 fbe2 	bl	800c694 <_ZN3PID7pwm2motEti>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	62da      	str	r2, [r3, #44]	; 0x2c
    w4 = pid_roll.pwm2mot(pwm4,-1);
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8008edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ede:	b291      	uxth	r1, r2
 8008ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f003 fbd5 	bl	800c694 <_ZN3PID7pwm2motEti>
 8008eea:	4602      	mov	r2, r0
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	631a      	str	r2, [r3, #48]	; 0x30


    std::vector<float> controller_output = 	{w1,w2,w3,w4};
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef4:	613b      	str	r3, [r7, #16]
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008efa:	617b      	str	r3, [r7, #20]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f00:	61bb      	str	r3, [r7, #24]
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f06:	61fb      	str	r3, [r7, #28]
 8008f08:	f107 0310 	add.w	r3, r7, #16
 8008f0c:	60bb      	str	r3, [r7, #8]
 8008f0e:	2304      	movs	r3, #4
 8008f10:	60fb      	str	r3, [r7, #12]
 8008f12:	f107 0320 	add.w	r3, r7, #32
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fa f9c6 	bl	80032a8 <_ZNSaIfEC1Ev>
 8008f1c:	f107 0320 	add.w	r3, r7, #32
 8008f20:	f107 0208 	add.w	r2, r7, #8
 8008f24:	ca06      	ldmia	r2, {r1, r2}
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f85c 	bl	8008fe4 <_ZNSt6vectorIfSaIfEEC1ESt16initializer_listIfERKS0_>
 8008f2c:	f107 0320 	add.w	r3, r7, #32
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7fa f964 	bl	80031fe <_ZNSaIfED1Ev>
    controller_output_pwm[0] = pwm1;
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f3a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    controller_output_pwm[1] = pwm2;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f42:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    controller_output_pwm[2] = pwm3;
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f4a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    controller_output_pwm[3] = pwm4;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f52:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

    return controller_output;
 8008f56:	bf00      	nop
}
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	3750      	adds	r7, #80	; 0x50
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f62:	bf00      	nop
 8008f64:	40a00000 	.word	0x40a00000
 8008f68:	41400000 	.word	0x41400000

08008f6c <_ZN10ControllerD1Ev>:
    controller_output_pwm[3] = pwm4;

    return controller_output;
}
*/
Controller::~Controller() {}
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b082      	sub	sp, #8
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f003 fc0a 	bl	800c794 <_ZN3PIDD1Ev>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 8008f86:	4618      	mov	r0, r3
 8008f88:	f003 fc04 	bl	800c794 <_ZN3PIDD1Ev>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8008f92:	4618      	mov	r0, r3
 8008f94:	f003 fbfe 	bl	800c794 <_ZN3PIDD1Ev>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f003 fbf8 	bl	800c794 <_ZN3PIDD1Ev>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8008faa:	4618      	mov	r0, r3
 8008fac:	f003 fbf2 	bl	800c794 <_ZN3PIDD1Ev>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f003 fbec 	bl	800c794 <_ZN3PIDD1Ev>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	33e0      	adds	r3, #224	; 0xe0
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f003 fc66 	bl	800c892 <_ZN3lpfD1Ev>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	33b8      	adds	r3, #184	; 0xb8
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f003 fc61 	bl	800c892 <_ZN3lpfD1Ev>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	3390      	adds	r3, #144	; 0x90
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f003 fc5c 	bl	800c892 <_ZN3lpfD1Ev>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <_ZNSt6vectorIfSaIfEEC1ESt16initializer_listIfERKS0_>:
      vector(initializer_list<value_type> __l,
 8008fe4:	b5b0      	push	{r4, r5, r7, lr}
 8008fe6:	b086      	sub	sp, #24
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	1d38      	adds	r0, r7, #4
 8008fee:	e880 0006 	stmia.w	r0, {r1, r2}
 8008ff2:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fa fa92 	bl	8003522 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 8008ffe:	1d3b      	adds	r3, r7, #4
 8009000:	4618      	mov	r0, r3
 8009002:	f000 f810 	bl	8009026 <_ZNKSt16initializer_listIfE5beginEv>
 8009006:	4604      	mov	r4, r0
 8009008:	1d3b      	adds	r3, r7, #4
 800900a:	4618      	mov	r0, r3
 800900c:	f000 f816 	bl	800903c <_ZNKSt16initializer_listIfE3endEv>
 8009010:	4602      	mov	r2, r0
 8009012:	462b      	mov	r3, r5
 8009014:	4621      	mov	r1, r4
 8009016:	68f8      	ldr	r0, [r7, #12]
 8009018:	f000 f822 	bl	8009060 <_ZNSt6vectorIfSaIfEE19_M_range_initializeIPKfEEvT_S5_St20forward_iterator_tag>
      }
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	4618      	mov	r0, r3
 8009020:	3718      	adds	r7, #24
 8009022:	46bd      	mov	sp, r7
 8009024:	bdb0      	pop	{r4, r5, r7, pc}

08009026 <_ZNKSt16initializer_listIfE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8009026:	b480      	push	{r7}
 8009028:	b083      	sub	sp, #12
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4618      	mov	r0, r3
 8009034:	370c      	adds	r7, #12
 8009036:	46bd      	mov	sp, r7
 8009038:	bc80      	pop	{r7}
 800903a:	4770      	bx	lr

0800903c <_ZNKSt16initializer_listIfE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 800903c:	b590      	push	{r4, r7, lr}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f7ff ffee 	bl	8009026 <_ZNKSt16initializer_listIfE5beginEv>
 800904a:	4604      	mov	r4, r0
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 f840 	bl	80090d2 <_ZNKSt16initializer_listIfE4sizeEv>
 8009052:	4603      	mov	r3, r0
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	4423      	add	r3, r4
 8009058:	4618      	mov	r0, r3
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	bd90      	pop	{r4, r7, pc}

08009060 <_ZNSt6vectorIfSaIfEE19_M_range_initializeIPKfEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 8009060:	b590      	push	{r4, r7, lr}
 8009062:	b087      	sub	sp, #28
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
 800906c:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 800906e:	6879      	ldr	r1, [r7, #4]
 8009070:	68b8      	ldr	r0, [r7, #8]
 8009072:	f000 f839 	bl	80090e8 <_ZSt8distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8009076:	4603      	mov	r3, r0
 8009078:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 800907a:	68fc      	ldr	r4, [r7, #12]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4618      	mov	r0, r3
 8009080:	f7fa f94e 	bl	8003320 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009084:	4603      	mov	r3, r0
 8009086:	4619      	mov	r1, r3
 8009088:	6978      	ldr	r0, [r7, #20]
 800908a:	f000 f841 	bl	8009110 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>
 800908e:	4603      	mov	r3, r0
 8009090:	4619      	mov	r1, r3
 8009092:	4620      	mov	r0, r4
 8009094:	f000 f864 	bl	8009160 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 8009098:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681a      	ldr	r2, [r3, #0]
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	441a      	add	r2, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7fa f934 	bl	8003320 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80090b8:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 80090ba:	4622      	mov	r2, r4
 80090bc:	6879      	ldr	r1, [r7, #4]
 80090be:	68b8      	ldr	r0, [r7, #8]
 80090c0:	f000 f862 	bl	8009188 <_ZSt22__uninitialized_copy_aIPKfPffET0_T_S4_S3_RSaIT1_E>
 80090c4:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	605a      	str	r2, [r3, #4]
	}
 80090ca:	bf00      	nop
 80090cc:	371c      	adds	r7, #28
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd90      	pop	{r4, r7, pc}

080090d2 <_ZNKSt16initializer_listIfE4sizeEv>:
      size() const noexcept { return _M_len; }
 80090d2:	b480      	push	{r7}
 80090d4:	b083      	sub	sp, #12
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	6078      	str	r0, [r7, #4]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	4618      	mov	r0, r3
 80090e0:	370c      	adds	r7, #12
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bc80      	pop	{r7}
 80090e6:	4770      	bx	lr

080090e8 <_ZSt8distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 80090e8:	b5b0      	push	{r4, r5, r7, lr}
 80090ea:	b084      	sub	sp, #16
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80090f2:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80090f4:	1d3b      	adds	r3, r7, #4
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 f857 	bl	80091aa <_ZSt19__iterator_categoryIPKfENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 80090fc:	462a      	mov	r2, r5
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	4620      	mov	r0, r4
 8009102:	f000 f85b 	bl	80091bc <_ZSt10__distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8009106:	4603      	mov	r3, r0
    }
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bdb0      	pop	{r4, r5, r7, pc}

08009110 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8009110:	b590      	push	{r4, r7, lr}
 8009112:	b085      	sub	sp, #20
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 800911a:	f107 030c 	add.w	r3, r7, #12
 800911e:	6839      	ldr	r1, [r7, #0]
 8009120:	4618      	mov	r0, r3
 8009122:	f7fa f9f0 	bl	8003506 <_ZNSaIfEC1ERKS_>
 8009126:	f107 030c 	add.w	r3, r7, #12
 800912a:	4618      	mov	r0, r3
 800912c:	f000 f855 	bl	80091da <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>
 8009130:	4602      	mov	r2, r0
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4293      	cmp	r3, r2
 8009136:	bf8c      	ite	hi
 8009138:	2301      	movhi	r3, #1
 800913a:	2300      	movls	r3, #0
 800913c:	b2dc      	uxtb	r4, r3
 800913e:	f107 030c 	add.w	r3, r7, #12
 8009142:	4618      	mov	r0, r3
 8009144:	f7fa f85b 	bl	80031fe <_ZNSaIfED1Ev>
 8009148:	2c00      	cmp	r4, #0
 800914a:	d002      	beq.n	8009152 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 800914c:	4803      	ldr	r0, [pc, #12]	; (800915c <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x4c>)
 800914e:	f003 fbc0 	bl	800c8d2 <_ZSt20__throw_length_errorPKc>
	return __n;
 8009152:	687b      	ldr	r3, [r7, #4]
      }
 8009154:	4618      	mov	r0, r3
 8009156:	3714      	adds	r7, #20
 8009158:	46bd      	mov	sp, r7
 800915a:	bd90      	pop	{r4, r7, pc}
 800915c:	0800eafc 	.word	0x0800eafc

08009160 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d006      	beq.n	800917e <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x1e>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6839      	ldr	r1, [r7, #0]
 8009174:	4618      	mov	r0, r3
 8009176:	f000 f84a 	bl	800920e <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>
 800917a:	4603      	mov	r3, r0
 800917c:	e000      	b.n	8009180 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x20>
 800917e:	2300      	movs	r3, #0
      }
 8009180:	4618      	mov	r0, r3
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <_ZSt22__uninitialized_copy_aIPKfPffET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
 8009194:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	68b9      	ldr	r1, [r7, #8]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f000 f846 	bl	800922c <_ZSt18uninitialized_copyIPKfPfET0_T_S4_S3_>
 80091a0:	4603      	mov	r3, r0
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <_ZSt19__iterator_categoryIPKfENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 80091aa:	b480      	push	{r7}
 80091ac:	b083      	sub	sp, #12
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 80091b2:	4618      	mov	r0, r3
 80091b4:	370c      	adds	r7, #12
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bc80      	pop	{r7}
 80091ba:	4770      	bx	lr

080091bc <_ZSt10__distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 80091bc:	b480      	push	{r7}
 80091be:	b085      	sub	sp, #20
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	60b9      	str	r1, [r7, #8]
 80091c6:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 80091c8:	68ba      	ldr	r2, [r7, #8]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	1ad3      	subs	r3, r2, r3
 80091ce:	109b      	asrs	r3, r3, #2
    }
 80091d0:	4618      	mov	r0, r3
 80091d2:	3714      	adds	r7, #20
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bc80      	pop	{r7}
 80091d8:	4770      	bx	lr

080091da <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80091e2:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 80091e6:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f000 f831 	bl	8009250 <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>
 80091ee:	4603      	mov	r3, r0
 80091f0:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80091f2:	f107 0208 	add.w	r2, r7, #8
 80091f6:	f107 030c 	add.w	r3, r7, #12
 80091fa:	4611      	mov	r1, r2
 80091fc:	4618      	mov	r0, r3
 80091fe:	f000 f833 	bl	8009268 <_ZSt3minIjERKT_S2_S2_>
 8009202:	4603      	mov	r3, r0
 8009204:	681b      	ldr	r3, [r3, #0]
      }
 8009206:	4618      	mov	r0, r3
 8009208:	3710      	adds	r7, #16
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 800920e:	b580      	push	{r7, lr}
 8009210:	b082      	sub	sp, #8
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8009218:	2200      	movs	r2, #0
 800921a:	6839      	ldr	r1, [r7, #0]
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 f836 	bl	800928e <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>
 8009222:	4603      	mov	r3, r0
 8009224:	4618      	mov	r0, r3
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <_ZSt18uninitialized_copyIPKfPfET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800922c:	b580      	push	{r7, lr}
 800922e:	b086      	sub	sp, #24
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8009238:	2301      	movs	r3, #1
 800923a:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	68b9      	ldr	r1, [r7, #8]
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f000 f842 	bl	80092ca <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKfPfEET0_T_S6_S5_>
 8009246:	4603      	mov	r3, r0
    }
 8009248:	4618      	mov	r0, r3
 800924a:	3718      	adds	r7, #24
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 f846 	bl	80092ea <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 800925e:	4603      	mov	r3, r0
 8009260:	4618      	mov	r0, r3
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	429a      	cmp	r2, r3
 800927c:	d201      	bcs.n	8009282 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	e000      	b.n	8009284 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8009282:	687b      	ldr	r3, [r7, #4]
    }
 8009284:	4618      	mov	r0, r3
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	bc80      	pop	{r7}
 800928c:	4770      	bx	lr

0800928e <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	60f8      	str	r0, [r7, #12]
 8009296:	60b9      	str	r1, [r7, #8]
 8009298:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f000 f825 	bl	80092ea <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 80092a0:	4602      	mov	r2, r0
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	4293      	cmp	r3, r2
 80092a6:	bf8c      	ite	hi
 80092a8:	2301      	movhi	r3, #1
 80092aa:	2300      	movls	r3, #0
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d001      	beq.n	80092b6 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80092b2:	f003 fb0b 	bl	800c8cc <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	4618      	mov	r0, r3
 80092bc:	f003 faf5 	bl	800c8aa <_Znwj>
 80092c0:	4603      	mov	r3, r0
      }
 80092c2:	4618      	mov	r0, r3
 80092c4:	3710      	adds	r7, #16
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}

080092ca <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKfPfEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80092ca:	b580      	push	{r7, lr}
 80092cc:	b084      	sub	sp, #16
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	60f8      	str	r0, [r7, #12]
 80092d2:	60b9      	str	r1, [r7, #8]
 80092d4:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	68b9      	ldr	r1, [r7, #8]
 80092da:	68f8      	ldr	r0, [r7, #12]
 80092dc:	f000 f810 	bl	8009300 <_ZSt4copyIPKfPfET0_T_S4_S3_>
 80092e0:	4603      	mov	r3, r0
 80092e2:	4618      	mov	r0, r3
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}

080092ea <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80092ea:	b480      	push	{r7}
 80092ec:	b083      	sub	sp, #12
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80092f2:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 80092f6:	4618      	mov	r0, r3
 80092f8:	370c      	adds	r7, #12
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bc80      	pop	{r7}
 80092fe:	4770      	bx	lr

08009300 <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8009300:	b590      	push	{r4, r7, lr}
 8009302:	b085      	sub	sp, #20
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 f80f 	bl	8009330 <_ZSt12__miter_baseIPKfET_S2_>
 8009312:	4604      	mov	r4, r0
 8009314:	68b8      	ldr	r0, [r7, #8]
 8009316:	f000 f80b 	bl	8009330 <_ZSt12__miter_baseIPKfET_S2_>
 800931a:	4603      	mov	r3, r0
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	4619      	mov	r1, r3
 8009320:	4620      	mov	r0, r4
 8009322:	f000 f80f 	bl	8009344 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 8009326:	4603      	mov	r3, r0
    }
 8009328:	4618      	mov	r0, r3
 800932a:	3714      	adds	r7, #20
 800932c:	46bd      	mov	sp, r7
 800932e:	bd90      	pop	{r4, r7, pc}

08009330 <_ZSt12__miter_baseIPKfET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	4618      	mov	r0, r3
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	bc80      	pop	{r7}
 8009342:	4770      	bx	lr

08009344 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8009344:	b5b0      	push	{r4, r5, r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f000 f81a 	bl	800938a <_ZSt12__niter_baseIPKfET_S2_>
 8009356:	4604      	mov	r4, r0
 8009358:	68b8      	ldr	r0, [r7, #8]
 800935a:	f000 f816 	bl	800938a <_ZSt12__niter_baseIPKfET_S2_>
 800935e:	4605      	mov	r5, r0
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	4618      	mov	r0, r3
 8009364:	f000 f81b 	bl	800939e <_ZSt12__niter_baseIPfET_S1_>
 8009368:	4603      	mov	r3, r0
 800936a:	461a      	mov	r2, r3
 800936c:	4629      	mov	r1, r5
 800936e:	4620      	mov	r0, r4
 8009370:	f000 f81f 	bl	80093b2 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 8009374:	4602      	mov	r2, r0
 8009376:	1d3b      	adds	r3, r7, #4
 8009378:	4611      	mov	r1, r2
 800937a:	4618      	mov	r0, r3
 800937c:	f000 f82b 	bl	80093d6 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8009380:	4603      	mov	r3, r0
    }
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bdb0      	pop	{r4, r5, r7, pc}

0800938a <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 800938a:	b480      	push	{r7}
 800938c:	b083      	sub	sp, #12
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4618      	mov	r0, r3
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	bc80      	pop	{r7}
 800939c:	4770      	bx	lr

0800939e <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 800939e:	b480      	push	{r7}
 80093a0:	b083      	sub	sp, #12
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
    { return __it; }
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4618      	mov	r0, r3
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bc80      	pop	{r7}
 80093b0:	4770      	bx	lr

080093b2 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80093b2:	b580      	push	{r7, lr}
 80093b4:	b086      	sub	sp, #24
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	60f8      	str	r0, [r7, #12]
 80093ba:	60b9      	str	r1, [r7, #8]
 80093bc:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 80093be:	2301      	movs	r3, #1
 80093c0:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	68b9      	ldr	r1, [r7, #8]
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f000 f810 	bl	80093ec <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 80093cc:	4603      	mov	r3, r0
    }
 80093ce:	4618      	mov	r0, r3
 80093d0:	3718      	adds	r7, #24
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}

080093d6 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80093d6:	b480      	push	{r7}
 80093d8:	b083      	sub	sp, #12
 80093da:	af00      	add	r7, sp, #0
 80093dc:	6078      	str	r0, [r7, #4]
 80093de:	6039      	str	r1, [r7, #0]
    { return __res; }
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	4618      	mov	r0, r3
 80093e4:	370c      	adds	r7, #12
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bc80      	pop	{r7}
 80093ea:	4770      	bx	lr

080093ec <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80093f8:	68ba      	ldr	r2, [r7, #8]
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	109b      	asrs	r3, r3, #2
 8009400:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d006      	beq.n	8009416 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	461a      	mov	r2, r3
 800940e:	68f9      	ldr	r1, [r7, #12]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f005 fa31 	bl	800e878 <memmove>
	  return __result + _Num;
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	4413      	add	r3, r2
	}
 800941e:	4618      	mov	r0, r3
 8009420:	3718      	adds	r7, #24
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 8009426:	b580      	push	{r7, lr}
 8009428:	b082      	sub	sp, #8
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f003 fb70 	bl	800cb14 <asinf>
 8009434:	4603      	mov	r3, r0
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800943e:	b580      	push	{r7, lr}
 8009440:	b082      	sub	sp, #8
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f003 fb8a 	bl	800cb60 <sqrtf>
 800944c:	4603      	mov	r3, r0
 800944e:	4618      	mov	r0, r3
 8009450:	3708      	adds	r7, #8
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}
	...

08009458 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 8009458:	b580      	push	{r7, lr}
 800945a:	b086      	sub	sp, #24
 800945c:	af04      	add	r7, sp, #16
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f04f 0200 	mov.w	r2, #0
 8009466:	619a      	str	r2, [r3, #24]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f04f 0200 	mov.w	r2, #0
 800946e:	61da      	str	r2, [r3, #28]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f04f 0200 	mov.w	r2, #0
 8009476:	621a      	str	r2, [r3, #32]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a53      	ldr	r2, [pc, #332]	; (80095c8 <_ZN15Kalman_FiltresiC1Ev+0x170>)
 800947c:	63da      	str	r2, [r3, #60]	; 0x3c
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a52      	ldr	r2, [pc, #328]	; (80095cc <_ZN15Kalman_FiltresiC1Ev+0x174>)
 8009482:	641a      	str	r2, [r3, #64]	; 0x40
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f04f 0200 	mov.w	r2, #0
 800948a:	645a      	str	r2, [r3, #68]	; 0x44
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f04f 0200 	mov.w	r2, #0
 8009492:	649a      	str	r2, [r3, #72]	; 0x48
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f04f 0200 	mov.w	r2, #0
 800949a:	64da      	str	r2, [r3, #76]	; 0x4c
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a4c      	ldr	r2, [pc, #304]	; (80095d0 <_ZN15Kalman_FiltresiC1Ev+0x178>)
 80094a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a4b      	ldr	r2, [pc, #300]	; (80095d4 <_ZN15Kalman_FiltresiC1Ev+0x17c>)
 80094a8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a4a      	ldr	r2, [pc, #296]	; (80095d8 <_ZN15Kalman_FiltresiC1Ev+0x180>)
 80094b0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80094ba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a46      	ldr	r2, [pc, #280]	; (80095dc <_ZN15Kalman_FiltresiC1Ev+0x184>)
 80094c2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a45      	ldr	r2, [pc, #276]	; (80095e0 <_ZN15Kalman_FiltresiC1Ev+0x188>)
 80094ca:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80094d4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a42      	ldr	r2, [pc, #264]	; (80095e4 <_ZN15Kalman_FiltresiC1Ev+0x18c>)
 80094dc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80094e6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7f7 fba3 	bl	8000c3c <__aeabi_i2f>
 80094f6:	4603      	mov	r3, r0
 80094f8:	4619      	mov	r1, r3
 80094fa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80094fe:	f7f7 fca5 	bl	8000e4c <__aeabi_fdiv>
 8009502:	4603      	mov	r3, r0
 8009504:	4618      	mov	r0, r3
 8009506:	f7f6 ff87 	bl	8000418 <__aeabi_f2d>
 800950a:	4602      	mov	r2, r0
 800950c:	460b      	mov	r3, r1
 800950e:	6879      	ldr	r1, [r7, #4]
 8009510:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	4a34      	ldr	r2, [pc, #208]	; (80095e8 <_ZN15Kalman_FiltresiC1Ev+0x190>)
 8009518:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a2d      	ldr	r2, [pc, #180]	; (80095d4 <_ZN15Kalman_FiltresiC1Ev+0x17c>)
 8009520:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800952a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a2e      	ldr	r2, [pc, #184]	; (80095ec <_ZN15Kalman_FiltresiC1Ev+0x194>)
 8009532:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800953c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a2b      	ldr	r2, [pc, #172]	; (80095f0 <_ZN15Kalman_FiltresiC1Ev+0x198>)
 8009544:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a2a      	ldr	r2, [pc, #168]	; (80095f4 <_ZN15Kalman_FiltresiC1Ev+0x19c>)
 800954c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f503 71c8 	add.w	r1, r3, #400	; 0x190
 8009556:	a314      	add	r3, pc, #80	; (adr r3, 80095a8 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009560:	a311      	add	r3, pc, #68	; (adr r3, 80095a8 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 8009562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009566:	e9cd 2300 	strd	r2, r3, [sp]
 800956a:	a311      	add	r3, pc, #68	; (adr r3, 80095b0 <_ZN15Kalman_FiltresiC1Ev+0x158>)
 800956c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009570:	4608      	mov	r0, r1
 8009572:	f003 f91d 	bl	800c7b0 <_ZN3lpfC1Eddd>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f503 71dc 	add.w	r1, r3, #440	; 0x1b8
 800957c:	a30e      	add	r3, pc, #56	; (adr r3, 80095b8 <_ZN15Kalman_FiltresiC1Ev+0x160>)
 800957e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009582:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009586:	a30c      	add	r3, pc, #48	; (adr r3, 80095b8 <_ZN15Kalman_FiltresiC1Ev+0x160>)
 8009588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958c:	e9cd 2300 	strd	r2, r3, [sp]
 8009590:	a30b      	add	r3, pc, #44	; (adr r3, 80095c0 <_ZN15Kalman_FiltresiC1Ev+0x168>)
 8009592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009596:	4608      	mov	r0, r1
 8009598:	f003 f90a 	bl	800c7b0 <_ZN3lpfC1Eddd>

}
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4618      	mov	r0, r3
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	de7ea5f8 	.word	0xde7ea5f8
 80095ac:	3fb2a454 	.word	0x3fb2a454
 80095b0:	ab367a10 	.word	0xab367a10
 80095b4:	3feb573e 	.word	0x3feb573e
 80095b8:	fc3b4f61 	.word	0xfc3b4f61
 80095bc:	3fa35935 	.word	0x3fa35935
 80095c0:	4f0d844d 	.word	0x4f0d844d
 80095c4:	3fed94af 	.word	0x3fed94af
 80095c8:	358637bd 	.word	0x358637bd
 80095cc:	3d8f5c29 	.word	0x3d8f5c29
 80095d0:	461c4000 	.word	0x461c4000
 80095d4:	41200000 	.word	0x41200000
 80095d8:	4b189680 	.word	0x4b189680
 80095dc:	40a00000 	.word	0x40a00000
 80095e0:	42480000 	.word	0x42480000
 80095e4:	42654ca3 	.word	0x42654ca3
 80095e8:	3727c5ac 	.word	0x3727c5ac
 80095ec:	3cdd2f1b 	.word	0x3cdd2f1b
 80095f0:	c03f433f 	.word	0xc03f433f
 80095f4:	4034b6a2 	.word	0x4034b6a2

080095f8 <_ZN15Kalman_Filtresi3RunEv>:


void Kalman_Filtresi::Run() {
 80095f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095fc:	b09c      	sub	sp, #112	; 0x70
 80095fe:	af00      	add	r7, sp, #0
 8009600:	6078      	str	r0, [r7, #4]

  float accX = acc[0]; 
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8009608:	66bb      	str	r3, [r7, #104]	; 0x68
  float accY = acc[1];
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8009610:	667b      	str	r3, [r7, #100]	; 0x64
  float accZ = acc[2];
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8009618:	663b      	str	r3, [r7, #96]	; 0x60

  float gyroX = gyro[0]; 
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8009620:	65fb      	str	r3, [r7, #92]	; 0x5c
  float gyroY = gyro[1];
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8009628:	65bb      	str	r3, [r7, #88]	; 0x58
  float gyroZ = gyro[2];
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8009630:	657b      	str	r3, [r7, #84]	; 0x54

  //pitch_acc = lpf(pitch_acc);
  //roll_acc = lpf(roll_acc);


  pitch_gyro = gyroY * st;
 8009632:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009634:	f7f6 fef0 	bl	8000418 <__aeabi_f2d>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800963e:	f7f6 ff43 	bl	80004c8 <__aeabi_dmul>
 8009642:	4602      	mov	r2, r0
 8009644:	460b      	mov	r3, r1
 8009646:	4610      	mov	r0, r2
 8009648:	4619      	mov	r1, r3
 800964a:	f7f7 f9ed 	bl	8000a28 <__aeabi_d2f>
 800964e:	4602      	mov	r2, r0
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  roll_gyro =  gyroX * st;
 8009656:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009658:	f7f6 fede 	bl	8000418 <__aeabi_f2d>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8009662:	f7f6 ff31 	bl	80004c8 <__aeabi_dmul>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	4610      	mov	r0, r2
 800966c:	4619      	mov	r1, r3
 800966e:	f7f7 f9db 	bl	8000a28 <__aeabi_d2f>
 8009672:	4602      	mov	r2, r0
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    attitude.pitch_acc = pitch_acc;
    attitude.yaw_acc = yaw_acc;
    //printf("\npitc_acc: %.2f", pitch_acc);
  #endif
    
    if(gyro_ready) {
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8009680:	2b00      	cmp	r3, #0
 8009682:	f001 8440 	beq.w	800af06 <_ZN15Kalman_Filtresi3RunEv+0x190e>

  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 8009686:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009688:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800968a:	f7f7 fb2b 	bl	8000ce4 <__aeabi_fmul>
 800968e:	4603      	mov	r3, r0
 8009690:	461c      	mov	r4, r3
 8009692:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009694:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8009696:	f7f7 fb25 	bl	8000ce4 <__aeabi_fmul>
 800969a:	4603      	mov	r3, r0
 800969c:	4619      	mov	r1, r3
 800969e:	4620      	mov	r0, r4
 80096a0:	f7f7 fa18 	bl	8000ad4 <__addsf3>
 80096a4:	4603      	mov	r3, r0
 80096a6:	461c      	mov	r4, r3
 80096a8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80096aa:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80096ac:	f7f7 fb1a 	bl	8000ce4 <__aeabi_fmul>
 80096b0:	4603      	mov	r3, r0
 80096b2:	4619      	mov	r1, r3
 80096b4:	4620      	mov	r0, r4
 80096b6:	f7f7 fa0d 	bl	8000ad4 <__addsf3>
 80096ba:	4603      	mov	r3, r0
 80096bc:	4618      	mov	r0, r3
 80096be:	f7ff febe 	bl	800943e <_ZSt4sqrtf>
 80096c2:	6478      	str	r0, [r7, #68]	; 0x44

  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 80096c4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80096c6:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80096c8:	f7f7 fbc0 	bl	8000e4c <__aeabi_fdiv>
 80096cc:	4603      	mov	r3, r0
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7ff fea9 	bl	8009426 <_ZSt4asinf>
 80096d4:	4602      	mov	r2, r0
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80096dc:	4619      	mov	r1, r3
 80096de:	4610      	mov	r0, r2
 80096e0:	f7f7 fb00 	bl	8000ce4 <__aeabi_fmul>
 80096e4:	4603      	mov	r3, r0
 80096e6:	461a      	mov	r2, r3
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80096ee:	4619      	mov	r1, r3
 80096f0:	4610      	mov	r0, r2
 80096f2:	f7f7 f9ef 	bl	8000ad4 <__addsf3>
 80096f6:	4603      	mov	r3, r0
 80096f8:	461a      	mov	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 8009700:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009702:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8009704:	f7f7 fba2 	bl	8000e4c <__aeabi_fdiv>
 8009708:	4603      	mov	r3, r0
 800970a:	4618      	mov	r0, r3
 800970c:	f7ff fe8b 	bl	8009426 <_ZSt4asinf>
 8009710:	4602      	mov	r2, r0
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009718:	4619      	mov	r1, r3
 800971a:	4610      	mov	r0, r2
 800971c:	f7f7 fae2 	bl	8000ce4 <__aeabi_fmul>
 8009720:	4603      	mov	r3, r0
 8009722:	461a      	mov	r2, r3
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800972a:	4619      	mov	r1, r3
 800972c:	4610      	mov	r0, r2
 800972e:	f7f7 f9d1 	bl	8000ad4 <__addsf3>
 8009732:	4603      	mov	r3, r0
 8009734:	461a      	mov	r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

  	//float alpha = 0.998;
  	float alpha = 0.998;
 800973c:	4bb5      	ldr	r3, [pc, #724]	; (8009a14 <_ZN15Kalman_Filtresi3RunEv+0x41c>)
 800973e:	643b      	str	r3, [r7, #64]	; 0x40
    pitch_comp=(pitch_gyro+pitch_eski)*alpha+pitch_acc*(1-alpha);	//Tümleyen filtre
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800974c:	4619      	mov	r1, r3
 800974e:	4610      	mov	r0, r2
 8009750:	f7f7 f9c0 	bl	8000ad4 <__addsf3>
 8009754:	4603      	mov	r3, r0
 8009756:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009758:	4618      	mov	r0, r3
 800975a:	f7f7 fac3 	bl	8000ce4 <__aeabi_fmul>
 800975e:	4603      	mov	r3, r0
 8009760:	461d      	mov	r5, r3
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f8d3 40f8 	ldr.w	r4, [r3, #248]	; 0xf8
 8009768:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800976a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800976e:	f7f7 f9af 	bl	8000ad0 <__aeabi_fsub>
 8009772:	4603      	mov	r3, r0
 8009774:	4619      	mov	r1, r3
 8009776:	4620      	mov	r0, r4
 8009778:	f7f7 fab4 	bl	8000ce4 <__aeabi_fmul>
 800977c:	4603      	mov	r3, r0
 800977e:	4619      	mov	r1, r3
 8009780:	4628      	mov	r0, r5
 8009782:	f7f7 f9a7 	bl	8000ad4 <__addsf3>
 8009786:	4603      	mov	r3, r0
 8009788:	461a      	mov	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    roll_comp =(roll_gyro+roll_eski)*alpha+roll_acc*(1-alpha);		//Tümleyen filtre
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800979c:	4619      	mov	r1, r3
 800979e:	4610      	mov	r0, r2
 80097a0:	f7f7 f998 	bl	8000ad4 <__addsf3>
 80097a4:	4603      	mov	r3, r0
 80097a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7f7 fa9b 	bl	8000ce4 <__aeabi_fmul>
 80097ae:	4603      	mov	r3, r0
 80097b0:	461d      	mov	r5, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 40fc 	ldr.w	r4, [r3, #252]	; 0xfc
 80097b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097ba:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80097be:	f7f7 f987 	bl	8000ad0 <__aeabi_fsub>
 80097c2:	4603      	mov	r3, r0
 80097c4:	4619      	mov	r1, r3
 80097c6:	4620      	mov	r0, r4
 80097c8:	f7f7 fa8c 	bl	8000ce4 <__aeabi_fmul>
 80097cc:	4603      	mov	r3, r0
 80097ce:	4619      	mov	r1, r3
 80097d0:	4628      	mov	r0, r5
 80097d2:	f7f7 f97f 	bl	8000ad4 <__addsf3>
 80097d6:	4603      	mov	r3, r0
 80097d8:	461a      	mov	r2, r3
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110


    //ANGLE PREDICTION
    roll_ekf = (roll_ekf) + st*(roll_rate);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7f6 fe16 	bl	8000418 <__aeabi_f2d>
 80097ec:	4680      	mov	r8, r0
 80097ee:	4689      	mov	r9, r1
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	4618      	mov	r0, r3
 80097fc:	f7f6 fe0c 	bl	8000418 <__aeabi_f2d>
 8009800:	4602      	mov	r2, r0
 8009802:	460b      	mov	r3, r1
 8009804:	4620      	mov	r0, r4
 8009806:	4629      	mov	r1, r5
 8009808:	f7f6 fe5e 	bl	80004c8 <__aeabi_dmul>
 800980c:	4602      	mov	r2, r0
 800980e:	460b      	mov	r3, r1
 8009810:	4640      	mov	r0, r8
 8009812:	4649      	mov	r1, r9
 8009814:	f7f6 fca2 	bl	800015c <__adddf3>
 8009818:	4602      	mov	r2, r0
 800981a:	460b      	mov	r3, r1
 800981c:	4610      	mov	r0, r2
 800981e:	4619      	mov	r1, r3
 8009820:	f7f7 f902 	bl	8000a28 <__aeabi_d2f>
 8009824:	4602      	mov	r2, r0
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

    S11_roll = S11_roll + sa + S31_roll*st + (st*st*(S13_roll + S33_roll*st))/st;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009834:	4619      	mov	r1, r3
 8009836:	4610      	mov	r0, r2
 8009838:	f7f7 f94c 	bl	8000ad4 <__addsf3>
 800983c:	4603      	mov	r3, r0
 800983e:	4618      	mov	r0, r3
 8009840:	f7f6 fdea 	bl	8000418 <__aeabi_f2d>
 8009844:	4604      	mov	r4, r0
 8009846:	460d      	mov	r5, r1
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800984c:	4618      	mov	r0, r3
 800984e:	f7f6 fde3 	bl	8000418 <__aeabi_f2d>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8009858:	f7f6 fe36 	bl	80004c8 <__aeabi_dmul>
 800985c:	4602      	mov	r2, r0
 800985e:	460b      	mov	r3, r1
 8009860:	4620      	mov	r0, r4
 8009862:	4629      	mov	r1, r5
 8009864:	f7f6 fc7a 	bl	800015c <__adddf3>
 8009868:	4602      	mov	r2, r0
 800986a:	460b      	mov	r3, r1
 800986c:	4690      	mov	r8, r2
 800986e:	4699      	mov	r9, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800987c:	f7f6 fe24 	bl	80004c8 <__aeabi_dmul>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	4692      	mov	sl, r2
 8009886:	469b      	mov	fp, r3
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800988c:	4618      	mov	r0, r3
 800988e:	f7f6 fdc3 	bl	8000418 <__aeabi_f2d>
 8009892:	4604      	mov	r4, r0
 8009894:	460d      	mov	r5, r1
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800989a:	4618      	mov	r0, r3
 800989c:	f7f6 fdbc 	bl	8000418 <__aeabi_f2d>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 80098a6:	f7f6 fe0f 	bl	80004c8 <__aeabi_dmul>
 80098aa:	4602      	mov	r2, r0
 80098ac:	460b      	mov	r3, r1
 80098ae:	4620      	mov	r0, r4
 80098b0:	4629      	mov	r1, r5
 80098b2:	f7f6 fc53 	bl	800015c <__adddf3>
 80098b6:	4602      	mov	r2, r0
 80098b8:	460b      	mov	r3, r1
 80098ba:	4650      	mov	r0, sl
 80098bc:	4659      	mov	r1, fp
 80098be:	f7f6 fe03 	bl	80004c8 <__aeabi_dmul>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	4610      	mov	r0, r2
 80098c8:	4619      	mov	r1, r3
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 80098d0:	f7f6 ff24 	bl	800071c <__aeabi_ddiv>
 80098d4:	4602      	mov	r2, r0
 80098d6:	460b      	mov	r3, r1
 80098d8:	4640      	mov	r0, r8
 80098da:	4649      	mov	r1, r9
 80098dc:	f7f6 fc3e 	bl	800015c <__adddf3>
 80098e0:	4602      	mov	r2, r0
 80098e2:	460b      	mov	r3, r1
 80098e4:	4610      	mov	r0, r2
 80098e6:	4619      	mov	r1, r3
 80098e8:	f7f7 f89e 	bl	8000a28 <__aeabi_d2f>
 80098ec:	4602      	mov	r2, r0
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	645a      	str	r2, [r3, #68]	; 0x44
    S12_roll = S12_roll + S32_roll*st;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7f6 fd8e 	bl	8000418 <__aeabi_f2d>
 80098fc:	4604      	mov	r4, r0
 80098fe:	460d      	mov	r5, r1
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009904:	4618      	mov	r0, r3
 8009906:	f7f6 fd87 	bl	8000418 <__aeabi_f2d>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8009910:	f7f6 fdda 	bl	80004c8 <__aeabi_dmul>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4620      	mov	r0, r4
 800991a:	4629      	mov	r1, r5
 800991c:	f7f6 fc1e 	bl	800015c <__adddf3>
 8009920:	4602      	mov	r2, r0
 8009922:	460b      	mov	r3, r1
 8009924:	4610      	mov	r0, r2
 8009926:	4619      	mov	r1, r3
 8009928:	f7f7 f87e 	bl	8000a28 <__aeabi_d2f>
 800992c:	4602      	mov	r2, r0
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	649a      	str	r2, [r3, #72]	; 0x48
    S13_roll = S13_roll + S33_roll*st;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009936:	4618      	mov	r0, r3
 8009938:	f7f6 fd6e 	bl	8000418 <__aeabi_f2d>
 800993c:	4604      	mov	r4, r0
 800993e:	460d      	mov	r5, r1
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009944:	4618      	mov	r0, r3
 8009946:	f7f6 fd67 	bl	8000418 <__aeabi_f2d>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8009950:	f7f6 fdba 	bl	80004c8 <__aeabi_dmul>
 8009954:	4602      	mov	r2, r0
 8009956:	460b      	mov	r3, r1
 8009958:	4620      	mov	r0, r4
 800995a:	4629      	mov	r1, r5
 800995c:	f7f6 fbfe 	bl	800015c <__adddf3>
 8009960:	4602      	mov	r2, r0
 8009962:	460b      	mov	r3, r1
 8009964:	4610      	mov	r0, r2
 8009966:	4619      	mov	r1, r3
 8009968:	f7f7 f85e 	bl	8000a28 <__aeabi_d2f>
 800996c:	4602      	mov	r2, r0
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	655a      	str	r2, [r3, #84]	; 0x54

    S21_roll = S21_roll + S23_roll*(st);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009976:	4618      	mov	r0, r3
 8009978:	f7f6 fd4e 	bl	8000418 <__aeabi_f2d>
 800997c:	4604      	mov	r4, r0
 800997e:	460d      	mov	r5, r1
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009984:	4618      	mov	r0, r3
 8009986:	f7f6 fd47 	bl	8000418 <__aeabi_f2d>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8009990:	f7f6 fd9a 	bl	80004c8 <__aeabi_dmul>
 8009994:	4602      	mov	r2, r0
 8009996:	460b      	mov	r3, r1
 8009998:	4620      	mov	r0, r4
 800999a:	4629      	mov	r1, r5
 800999c:	f7f6 fbde 	bl	800015c <__adddf3>
 80099a0:	4602      	mov	r2, r0
 80099a2:	460b      	mov	r3, r1
 80099a4:	4610      	mov	r0, r2
 80099a6:	4619      	mov	r1, r3
 80099a8:	f7f7 f83e 	bl	8000a28 <__aeabi_d2f>
 80099ac:	4602      	mov	r2, r0
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	64da      	str	r2, [r3, #76]	; 0x4c
    S22_roll = S22_roll + sb;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80099bc:	4619      	mov	r1, r3
 80099be:	4610      	mov	r0, r2
 80099c0:	f7f7 f888 	bl	8000ad4 <__addsf3>
 80099c4:	4603      	mov	r3, r0
 80099c6:	461a      	mov	r2, r3
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	651a      	str	r2, [r3, #80]	; 0x50
    //S23_roll = S23_roll;

    S31_roll = S31_roll + S33_roll*(st);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099d0:	4618      	mov	r0, r3
 80099d2:	f7f6 fd21 	bl	8000418 <__aeabi_f2d>
 80099d6:	4604      	mov	r4, r0
 80099d8:	460d      	mov	r5, r1
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80099de:	4618      	mov	r0, r3
 80099e0:	f7f6 fd1a 	bl	8000418 <__aeabi_f2d>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 80099ea:	f7f6 fd6d 	bl	80004c8 <__aeabi_dmul>
 80099ee:	4602      	mov	r2, r0
 80099f0:	460b      	mov	r3, r1
 80099f2:	4620      	mov	r0, r4
 80099f4:	4629      	mov	r1, r5
 80099f6:	f7f6 fbb1 	bl	800015c <__adddf3>
 80099fa:	4602      	mov	r2, r0
 80099fc:	460b      	mov	r3, r1
 80099fe:	4610      	mov	r0, r2
 8009a00:	4619      	mov	r1, r3
 8009a02:	f7f7 f811 	bl	8000a28 <__aeabi_d2f>
 8009a06:	4602      	mov	r2, r0
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	65da      	str	r2, [r3, #92]	; 0x5c
    //S32_roll = S32_roll;
    S33_roll = S33_roll + sr;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8009a10:	e002      	b.n	8009a18 <_ZN15Kalman_Filtresi3RunEv+0x420>
 8009a12:	bf00      	nop
 8009a14:	3f7f7cee 	.word	0x3f7f7cee
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a1c:	4619      	mov	r1, r3
 8009a1e:	4610      	mov	r0, r2
 8009a20:	f7f7 f858 	bl	8000ad4 <__addsf3>
 8009a24:	4603      	mov	r3, r0
 8009a26:	461a      	mov	r2, r3
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	665a      	str	r2, [r3, #100]	; 0x64

    //ANGLE CORRECTION
    A = (Qa*Qg + Qa*S22_roll + Qa*S23_roll + Qa*S32_roll + Qa*S33_roll + Qg*S11_roll + S11_roll*S22_roll - S12_roll*S21_roll + S11_roll*S23_roll - S13_roll*S21_roll + S11_roll*S32_roll - S12_roll*S31_roll + S11_roll*S33_roll - S13_roll*S31_roll);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a38:	4619      	mov	r1, r3
 8009a3a:	4610      	mov	r0, r2
 8009a3c:	f7f7 f952 	bl	8000ce4 <__aeabi_fmul>
 8009a40:	4603      	mov	r3, r0
 8009a42:	461c      	mov	r4, r3
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a4e:	4619      	mov	r1, r3
 8009a50:	4610      	mov	r0, r2
 8009a52:	f7f7 f947 	bl	8000ce4 <__aeabi_fmul>
 8009a56:	4603      	mov	r3, r0
 8009a58:	4619      	mov	r1, r3
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	f7f7 f83a 	bl	8000ad4 <__addsf3>
 8009a60:	4603      	mov	r3, r0
 8009a62:	461c      	mov	r4, r3
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a6e:	4619      	mov	r1, r3
 8009a70:	4610      	mov	r0, r2
 8009a72:	f7f7 f937 	bl	8000ce4 <__aeabi_fmul>
 8009a76:	4603      	mov	r3, r0
 8009a78:	4619      	mov	r1, r3
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f7f7 f82a 	bl	8000ad4 <__addsf3>
 8009a80:	4603      	mov	r3, r0
 8009a82:	461c      	mov	r4, r3
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a8e:	4619      	mov	r1, r3
 8009a90:	4610      	mov	r0, r2
 8009a92:	f7f7 f927 	bl	8000ce4 <__aeabi_fmul>
 8009a96:	4603      	mov	r3, r0
 8009a98:	4619      	mov	r1, r3
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f7f7 f81a 	bl	8000ad4 <__addsf3>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	461c      	mov	r4, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009aae:	4619      	mov	r1, r3
 8009ab0:	4610      	mov	r0, r2
 8009ab2:	f7f7 f917 	bl	8000ce4 <__aeabi_fmul>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	4619      	mov	r1, r3
 8009aba:	4620      	mov	r0, r4
 8009abc:	f7f7 f80a 	bl	8000ad4 <__addsf3>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	461c      	mov	r4, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ace:	4619      	mov	r1, r3
 8009ad0:	4610      	mov	r0, r2
 8009ad2:	f7f7 f907 	bl	8000ce4 <__aeabi_fmul>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	4619      	mov	r1, r3
 8009ada:	4620      	mov	r0, r4
 8009adc:	f7f6 fffa 	bl	8000ad4 <__addsf3>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	461c      	mov	r4, r3
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009aec:	4619      	mov	r1, r3
 8009aee:	4610      	mov	r0, r2
 8009af0:	f7f7 f8f8 	bl	8000ce4 <__aeabi_fmul>
 8009af4:	4603      	mov	r3, r0
 8009af6:	4619      	mov	r1, r3
 8009af8:	4620      	mov	r0, r4
 8009afa:	f7f6 ffeb 	bl	8000ad4 <__addsf3>
 8009afe:	4603      	mov	r3, r0
 8009b00:	461c      	mov	r4, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	f7f7 f8e9 	bl	8000ce4 <__aeabi_fmul>
 8009b12:	4603      	mov	r3, r0
 8009b14:	4619      	mov	r1, r3
 8009b16:	4620      	mov	r0, r4
 8009b18:	f7f6 ffda 	bl	8000ad0 <__aeabi_fsub>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	461c      	mov	r4, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b28:	4619      	mov	r1, r3
 8009b2a:	4610      	mov	r0, r2
 8009b2c:	f7f7 f8da 	bl	8000ce4 <__aeabi_fmul>
 8009b30:	4603      	mov	r3, r0
 8009b32:	4619      	mov	r1, r3
 8009b34:	4620      	mov	r0, r4
 8009b36:	f7f6 ffcd 	bl	8000ad4 <__addsf3>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	461c      	mov	r4, r3
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b46:	4619      	mov	r1, r3
 8009b48:	4610      	mov	r0, r2
 8009b4a:	f7f7 f8cb 	bl	8000ce4 <__aeabi_fmul>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	4619      	mov	r1, r3
 8009b52:	4620      	mov	r0, r4
 8009b54:	f7f6 ffbc 	bl	8000ad0 <__aeabi_fsub>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	461c      	mov	r4, r3
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b64:	4619      	mov	r1, r3
 8009b66:	4610      	mov	r0, r2
 8009b68:	f7f7 f8bc 	bl	8000ce4 <__aeabi_fmul>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	4619      	mov	r1, r3
 8009b70:	4620      	mov	r0, r4
 8009b72:	f7f6 ffaf 	bl	8000ad4 <__addsf3>
 8009b76:	4603      	mov	r3, r0
 8009b78:	461c      	mov	r4, r3
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b82:	4619      	mov	r1, r3
 8009b84:	4610      	mov	r0, r2
 8009b86:	f7f7 f8ad 	bl	8000ce4 <__aeabi_fmul>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	4620      	mov	r0, r4
 8009b90:	f7f6 ff9e 	bl	8000ad0 <__aeabi_fsub>
 8009b94:	4603      	mov	r3, r0
 8009b96:	461c      	mov	r4, r3
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	4610      	mov	r0, r2
 8009ba4:	f7f7 f89e 	bl	8000ce4 <__aeabi_fmul>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	4619      	mov	r1, r3
 8009bac:	4620      	mov	r0, r4
 8009bae:	f7f6 ff91 	bl	8000ad4 <__addsf3>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	461c      	mov	r4, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	4610      	mov	r0, r2
 8009bc2:	f7f7 f88f 	bl	8000ce4 <__aeabi_fmul>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	4619      	mov	r1, r3
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f7f6 ff80 	bl	8000ad0 <__aeabi_fsub>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
    float Kt11_att = 1 - (Qa*(Qg + S22_roll + S23_roll + S32_roll + S33_roll))/A;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009be4:	4619      	mov	r1, r3
 8009be6:	4610      	mov	r0, r2
 8009be8:	f7f6 ff74 	bl	8000ad4 <__addsf3>
 8009bec:	4603      	mov	r3, r0
 8009bee:	461a      	mov	r2, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	4610      	mov	r0, r2
 8009bf8:	f7f6 ff6c 	bl	8000ad4 <__addsf3>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	461a      	mov	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c04:	4619      	mov	r1, r3
 8009c06:	4610      	mov	r0, r2
 8009c08:	f7f6 ff64 	bl	8000ad4 <__addsf3>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	461a      	mov	r2, r3
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c14:	4619      	mov	r1, r3
 8009c16:	4610      	mov	r0, r2
 8009c18:	f7f6 ff5c 	bl	8000ad4 <__addsf3>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	4619      	mov	r1, r3
 8009c20:	4620      	mov	r0, r4
 8009c22:	f7f7 f85f 	bl	8000ce4 <__aeabi_fmul>
 8009c26:	4603      	mov	r3, r0
 8009c28:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7f7 f90e 	bl	8000e4c <__aeabi_fdiv>
 8009c30:	4603      	mov	r3, r0
 8009c32:	4619      	mov	r1, r3
 8009c34:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009c38:	f7f6 ff4a 	bl	8000ad0 <__aeabi_fsub>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	63bb      	str	r3, [r7, #56]	; 0x38
    float Kt12_att = (Qa*(S12_roll + S13_roll))/A;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c4e:	4619      	mov	r1, r3
 8009c50:	4610      	mov	r0, r2
 8009c52:	f7f6 ff3f 	bl	8000ad4 <__addsf3>
 8009c56:	4603      	mov	r3, r0
 8009c58:	4619      	mov	r1, r3
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	f7f7 f842 	bl	8000ce4 <__aeabi_fmul>
 8009c60:	4603      	mov	r3, r0
 8009c62:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009c64:	4618      	mov	r0, r3
 8009c66:	f7f7 f8f1 	bl	8000e4c <__aeabi_fdiv>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	637b      	str	r3, [r7, #52]	; 0x34
    float Kt21_att = (Qg*S21_roll + S21_roll*S32_roll - S22_roll*S31_roll + S21_roll*S33_roll - S23_roll*S31_roll)/A;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c78:	4619      	mov	r1, r3
 8009c7a:	4610      	mov	r0, r2
 8009c7c:	f7f7 f832 	bl	8000ce4 <__aeabi_fmul>
 8009c80:	4603      	mov	r3, r0
 8009c82:	461c      	mov	r4, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	f7f7 f828 	bl	8000ce4 <__aeabi_fmul>
 8009c94:	4603      	mov	r3, r0
 8009c96:	4619      	mov	r1, r3
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f7f6 ff1b 	bl	8000ad4 <__addsf3>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	461c      	mov	r4, r3
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009caa:	4619      	mov	r1, r3
 8009cac:	4610      	mov	r0, r2
 8009cae:	f7f7 f819 	bl	8000ce4 <__aeabi_fmul>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f7f6 ff0a 	bl	8000ad0 <__aeabi_fsub>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	461c      	mov	r4, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cc8:	4619      	mov	r1, r3
 8009cca:	4610      	mov	r0, r2
 8009ccc:	f7f7 f80a 	bl	8000ce4 <__aeabi_fmul>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f7f6 fefd 	bl	8000ad4 <__addsf3>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	461c      	mov	r4, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ce6:	4619      	mov	r1, r3
 8009ce8:	4610      	mov	r0, r2
 8009cea:	f7f6 fffb 	bl	8000ce4 <__aeabi_fmul>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f7f6 feec 	bl	8000ad0 <__aeabi_fsub>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f7f7 f8a5 	bl	8000e4c <__aeabi_fdiv>
 8009d02:	4603      	mov	r3, r0
 8009d04:	633b      	str	r3, [r7, #48]	; 0x30
    float Kt22_att = (Qa*S22_roll + Qa*S23_roll + S11_roll*S22_roll - S12_roll*S21_roll + S11_roll*S23_roll - S13_roll*S21_roll)/A;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d10:	4619      	mov	r1, r3
 8009d12:	4610      	mov	r0, r2
 8009d14:	f7f6 ffe6 	bl	8000ce4 <__aeabi_fmul>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	461c      	mov	r4, r3
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d26:	4619      	mov	r1, r3
 8009d28:	4610      	mov	r0, r2
 8009d2a:	f7f6 ffdb 	bl	8000ce4 <__aeabi_fmul>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	4619      	mov	r1, r3
 8009d32:	4620      	mov	r0, r4
 8009d34:	f7f6 fece 	bl	8000ad4 <__addsf3>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	461c      	mov	r4, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d44:	4619      	mov	r1, r3
 8009d46:	4610      	mov	r0, r2
 8009d48:	f7f6 ffcc 	bl	8000ce4 <__aeabi_fmul>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	4619      	mov	r1, r3
 8009d50:	4620      	mov	r0, r4
 8009d52:	f7f6 febf 	bl	8000ad4 <__addsf3>
 8009d56:	4603      	mov	r3, r0
 8009d58:	461c      	mov	r4, r3
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d62:	4619      	mov	r1, r3
 8009d64:	4610      	mov	r0, r2
 8009d66:	f7f6 ffbd 	bl	8000ce4 <__aeabi_fmul>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	4620      	mov	r0, r4
 8009d70:	f7f6 feae 	bl	8000ad0 <__aeabi_fsub>
 8009d74:	4603      	mov	r3, r0
 8009d76:	461c      	mov	r4, r3
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d80:	4619      	mov	r1, r3
 8009d82:	4610      	mov	r0, r2
 8009d84:	f7f6 ffae 	bl	8000ce4 <__aeabi_fmul>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	4619      	mov	r1, r3
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f7f6 fea1 	bl	8000ad4 <__addsf3>
 8009d92:	4603      	mov	r3, r0
 8009d94:	461c      	mov	r4, r3
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d9e:	4619      	mov	r1, r3
 8009da0:	4610      	mov	r0, r2
 8009da2:	f7f6 ff9f 	bl	8000ce4 <__aeabi_fmul>
 8009da6:	4603      	mov	r3, r0
 8009da8:	4619      	mov	r1, r3
 8009daa:	4620      	mov	r0, r4
 8009dac:	f7f6 fe90 	bl	8000ad0 <__aeabi_fsub>
 8009db0:	4603      	mov	r3, r0
 8009db2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7f7 f849 	bl	8000e4c <__aeabi_fdiv>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    float Kt31_att = (Qg*S31_roll - S21_roll*S32_roll + S22_roll*S31_roll - S21_roll*S33_roll + S23_roll*S31_roll)/A;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dc8:	4619      	mov	r1, r3
 8009dca:	4610      	mov	r0, r2
 8009dcc:	f7f6 ff8a 	bl	8000ce4 <__aeabi_fmul>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	461c      	mov	r4, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ddc:	4619      	mov	r1, r3
 8009dde:	4610      	mov	r0, r2
 8009de0:	f7f6 ff80 	bl	8000ce4 <__aeabi_fmul>
 8009de4:	4603      	mov	r3, r0
 8009de6:	4619      	mov	r1, r3
 8009de8:	4620      	mov	r0, r4
 8009dea:	f7f6 fe71 	bl	8000ad0 <__aeabi_fsub>
 8009dee:	4603      	mov	r3, r0
 8009df0:	461c      	mov	r4, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4610      	mov	r0, r2
 8009dfe:	f7f6 ff71 	bl	8000ce4 <__aeabi_fmul>
 8009e02:	4603      	mov	r3, r0
 8009e04:	4619      	mov	r1, r3
 8009e06:	4620      	mov	r0, r4
 8009e08:	f7f6 fe64 	bl	8000ad4 <__addsf3>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	461c      	mov	r4, r3
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e18:	4619      	mov	r1, r3
 8009e1a:	4610      	mov	r0, r2
 8009e1c:	f7f6 ff62 	bl	8000ce4 <__aeabi_fmul>
 8009e20:	4603      	mov	r3, r0
 8009e22:	4619      	mov	r1, r3
 8009e24:	4620      	mov	r0, r4
 8009e26:	f7f6 fe53 	bl	8000ad0 <__aeabi_fsub>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	461c      	mov	r4, r3
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e36:	4619      	mov	r1, r3
 8009e38:	4610      	mov	r0, r2
 8009e3a:	f7f6 ff53 	bl	8000ce4 <__aeabi_fmul>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	4619      	mov	r1, r3
 8009e42:	4620      	mov	r0, r4
 8009e44:	f7f6 fe46 	bl	8000ad4 <__addsf3>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f7f6 fffd 	bl	8000e4c <__aeabi_fdiv>
 8009e52:	4603      	mov	r3, r0
 8009e54:	62bb      	str	r3, [r7, #40]	; 0x28
    float Kt32_att = (Qa*S32_roll + Qa*S33_roll + S11_roll*S32_roll - S12_roll*S31_roll + S11_roll*S33_roll - S13_roll*S31_roll)/A;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e60:	4619      	mov	r1, r3
 8009e62:	4610      	mov	r0, r2
 8009e64:	f7f6 ff3e 	bl	8000ce4 <__aeabi_fmul>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	461c      	mov	r4, r3
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e76:	4619      	mov	r1, r3
 8009e78:	4610      	mov	r0, r2
 8009e7a:	f7f6 ff33 	bl	8000ce4 <__aeabi_fmul>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	4619      	mov	r1, r3
 8009e82:	4620      	mov	r0, r4
 8009e84:	f7f6 fe26 	bl	8000ad4 <__addsf3>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	461c      	mov	r4, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e94:	4619      	mov	r1, r3
 8009e96:	4610      	mov	r0, r2
 8009e98:	f7f6 ff24 	bl	8000ce4 <__aeabi_fmul>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f7f6 fe17 	bl	8000ad4 <__addsf3>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	461c      	mov	r4, r3
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	4610      	mov	r0, r2
 8009eb6:	f7f6 ff15 	bl	8000ce4 <__aeabi_fmul>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f7f6 fe06 	bl	8000ad0 <__aeabi_fsub>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	461c      	mov	r4, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	4610      	mov	r0, r2
 8009ed4:	f7f6 ff06 	bl	8000ce4 <__aeabi_fmul>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	4619      	mov	r1, r3
 8009edc:	4620      	mov	r0, r4
 8009ede:	f7f6 fdf9 	bl	8000ad4 <__addsf3>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	461c      	mov	r4, r3
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009eee:	4619      	mov	r1, r3
 8009ef0:	4610      	mov	r0, r2
 8009ef2:	f7f6 fef7 	bl	8000ce4 <__aeabi_fmul>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	4619      	mov	r1, r3
 8009efa:	4620      	mov	r0, r4
 8009efc:	f7f6 fde8 	bl	8000ad0 <__aeabi_fsub>
 8009f00:	4603      	mov	r3, r0
 8009f02:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7f6 ffa1 	bl	8000e4c <__aeabi_fdiv>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	627b      	str	r3, [r7, #36]	; 0x24

    roll_ekf = (roll_ekf) + Kt11_att*((roll_acc) - (roll_ekf)) - Kt12_att*((roll_bias) - (gyroX) + (roll_rate));
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8d3 4114 	ldr.w	r4, [r3, #276]	; 0x114
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009f20:	4619      	mov	r1, r3
 8009f22:	4610      	mov	r0, r2
 8009f24:	f7f6 fdd4 	bl	8000ad0 <__aeabi_fsub>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7f6 fed9 	bl	8000ce4 <__aeabi_fmul>
 8009f32:	4603      	mov	r3, r0
 8009f34:	4619      	mov	r1, r3
 8009f36:	4620      	mov	r0, r4
 8009f38:	f7f6 fdcc 	bl	8000ad4 <__addsf3>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	461c      	mov	r4, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8009f46:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7f6 fdc1 	bl	8000ad0 <__aeabi_fsub>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	461a      	mov	r2, r3
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	4619      	mov	r1, r3
 8009f58:	4610      	mov	r0, r2
 8009f5a:	f7f6 fdbb 	bl	8000ad4 <__addsf3>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009f62:	4618      	mov	r0, r3
 8009f64:	f7f6 febe 	bl	8000ce4 <__aeabi_fmul>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	4620      	mov	r0, r4
 8009f6e:	f7f6 fdaf 	bl	8000ad0 <__aeabi_fsub>
 8009f72:	4603      	mov	r3, r0
 8009f74:	461a      	mov	r2, r3
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114


    roll_bias = (roll_bias) + Kt21_att*((roll_acc) - (roll_ekf)) - Kt22_att*((roll_bias) - (gyroX) + (roll_rate));
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 4138 	ldr.w	r4, [r3, #312]	; 0x138
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009f8e:	4619      	mov	r1, r3
 8009f90:	4610      	mov	r0, r2
 8009f92:	f7f6 fd9d 	bl	8000ad0 <__aeabi_fsub>
 8009f96:	4603      	mov	r3, r0
 8009f98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f7f6 fea2 	bl	8000ce4 <__aeabi_fmul>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	4620      	mov	r0, r4
 8009fa6:	f7f6 fd95 	bl	8000ad4 <__addsf3>
 8009faa:	4603      	mov	r3, r0
 8009fac:	461c      	mov	r4, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8009fb4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7f6 fd8a 	bl	8000ad0 <__aeabi_fsub>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	4610      	mov	r0, r2
 8009fc8:	f7f6 fd84 	bl	8000ad4 <__addsf3>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7f6 fe87 	bl	8000ce4 <__aeabi_fmul>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	4619      	mov	r1, r3
 8009fda:	4620      	mov	r0, r4
 8009fdc:	f7f6 fd78 	bl	8000ad0 <__aeabi_fsub>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138


    roll_rate = (roll_rate) + Kt31_att*((roll_acc) - (roll_ekf)) - Kt32_att*((roll_bias) - (gyroX) + (roll_rate));
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	68dc      	ldr	r4, [r3, #12]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	4610      	mov	r0, r2
 8009ffe:	f7f6 fd67 	bl	8000ad0 <__aeabi_fsub>
 800a002:	4603      	mov	r3, r0
 800a004:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a006:	4618      	mov	r0, r3
 800a008:	f7f6 fe6c 	bl	8000ce4 <__aeabi_fmul>
 800a00c:	4603      	mov	r3, r0
 800a00e:	4619      	mov	r1, r3
 800a010:	4620      	mov	r0, r4
 800a012:	f7f6 fd5f 	bl	8000ad4 <__addsf3>
 800a016:	4603      	mov	r3, r0
 800a018:	461c      	mov	r4, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800a020:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a022:	4618      	mov	r0, r3
 800a024:	f7f6 fd54 	bl	8000ad0 <__aeabi_fsub>
 800a028:	4603      	mov	r3, r0
 800a02a:	461a      	mov	r2, r3
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	68db      	ldr	r3, [r3, #12]
 800a030:	4619      	mov	r1, r3
 800a032:	4610      	mov	r0, r2
 800a034:	f7f6 fd4e 	bl	8000ad4 <__addsf3>
 800a038:	4603      	mov	r3, r0
 800a03a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7f6 fe51 	bl	8000ce4 <__aeabi_fmul>
 800a042:	4603      	mov	r3, r0
 800a044:	4619      	mov	r1, r3
 800a046:	4620      	mov	r0, r4
 800a048:	f7f6 fd42 	bl	8000ad0 <__aeabi_fsub>
 800a04c:	4603      	mov	r3, r0
 800a04e:	461a      	mov	r2, r3
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	60da      	str	r2, [r3, #12]


    S11_roll = - S11_roll*(Kt11_att - 1) - Kt12_att*S21_roll - Kt12_att*S31_roll;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a058:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a05c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a060:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a062:	f7f6 fd35 	bl	8000ad0 <__aeabi_fsub>
 800a066:	4603      	mov	r3, r0
 800a068:	4619      	mov	r1, r3
 800a06a:	4620      	mov	r0, r4
 800a06c:	f7f6 fe3a 	bl	8000ce4 <__aeabi_fmul>
 800a070:	4603      	mov	r3, r0
 800a072:	461c      	mov	r4, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a078:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7f6 fe32 	bl	8000ce4 <__aeabi_fmul>
 800a080:	4603      	mov	r3, r0
 800a082:	4619      	mov	r1, r3
 800a084:	4620      	mov	r0, r4
 800a086:	f7f6 fd23 	bl	8000ad0 <__aeabi_fsub>
 800a08a:	4603      	mov	r3, r0
 800a08c:	461c      	mov	r4, r3
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a092:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a094:	4618      	mov	r0, r3
 800a096:	f7f6 fe25 	bl	8000ce4 <__aeabi_fmul>
 800a09a:	4603      	mov	r3, r0
 800a09c:	4619      	mov	r1, r3
 800a09e:	4620      	mov	r0, r4
 800a0a0:	f7f6 fd16 	bl	8000ad0 <__aeabi_fsub>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	645a      	str	r2, [r3, #68]	; 0x44


    S12_roll = - S12_roll*(Kt11_att - 1) - Kt12_att*S22_roll - Kt12_att*S32_roll;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0b0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a0b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a0b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a0ba:	f7f6 fd09 	bl	8000ad0 <__aeabi_fsub>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	4620      	mov	r0, r4
 800a0c4:	f7f6 fe0e 	bl	8000ce4 <__aeabi_fmul>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	461c      	mov	r4, r3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f7f6 fe06 	bl	8000ce4 <__aeabi_fmul>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	4619      	mov	r1, r3
 800a0dc:	4620      	mov	r0, r4
 800a0de:	f7f6 fcf7 	bl	8000ad0 <__aeabi_fsub>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	461c      	mov	r4, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7f6 fdf9 	bl	8000ce4 <__aeabi_fmul>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	f7f6 fcea 	bl	8000ad0 <__aeabi_fsub>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	461a      	mov	r2, r3
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	649a      	str	r2, [r3, #72]	; 0x48


    S13_roll = - S13_roll*(Kt11_att - 1) - Kt12_att*S23_roll - Kt12_att*S33_roll;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a108:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a10c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a110:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a112:	f7f6 fcdd 	bl	8000ad0 <__aeabi_fsub>
 800a116:	4603      	mov	r3, r0
 800a118:	4619      	mov	r1, r3
 800a11a:	4620      	mov	r0, r4
 800a11c:	f7f6 fde2 	bl	8000ce4 <__aeabi_fmul>
 800a120:	4603      	mov	r3, r0
 800a122:	461c      	mov	r4, r3
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a128:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7f6 fdda 	bl	8000ce4 <__aeabi_fmul>
 800a130:	4603      	mov	r3, r0
 800a132:	4619      	mov	r1, r3
 800a134:	4620      	mov	r0, r4
 800a136:	f7f6 fccb 	bl	8000ad0 <__aeabi_fsub>
 800a13a:	4603      	mov	r3, r0
 800a13c:	461c      	mov	r4, r3
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a142:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a144:	4618      	mov	r0, r3
 800a146:	f7f6 fdcd 	bl	8000ce4 <__aeabi_fmul>
 800a14a:	4603      	mov	r3, r0
 800a14c:	4619      	mov	r1, r3
 800a14e:	4620      	mov	r0, r4
 800a150:	f7f6 fcbe 	bl	8000ad0 <__aeabi_fsub>
 800a154:	4603      	mov	r3, r0
 800a156:	461a      	mov	r2, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	655a      	str	r2, [r3, #84]	; 0x54


    S21_roll = - S21_roll*(Kt22_att - 1) - Kt21_att*S11_roll - Kt22_att*S31_roll;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a160:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a164:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a168:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a16a:	f7f6 fcb1 	bl	8000ad0 <__aeabi_fsub>
 800a16e:	4603      	mov	r3, r0
 800a170:	4619      	mov	r1, r3
 800a172:	4620      	mov	r0, r4
 800a174:	f7f6 fdb6 	bl	8000ce4 <__aeabi_fmul>
 800a178:	4603      	mov	r3, r0
 800a17a:	461c      	mov	r4, r3
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a180:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a182:	4618      	mov	r0, r3
 800a184:	f7f6 fdae 	bl	8000ce4 <__aeabi_fmul>
 800a188:	4603      	mov	r3, r0
 800a18a:	4619      	mov	r1, r3
 800a18c:	4620      	mov	r0, r4
 800a18e:	f7f6 fc9f 	bl	8000ad0 <__aeabi_fsub>
 800a192:	4603      	mov	r3, r0
 800a194:	461c      	mov	r4, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a19a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a19c:	4618      	mov	r0, r3
 800a19e:	f7f6 fda1 	bl	8000ce4 <__aeabi_fmul>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	f7f6 fc92 	bl	8000ad0 <__aeabi_fsub>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	64da      	str	r2, [r3, #76]	; 0x4c


    S22_roll = - S22_roll*(Kt22_att - 1) - Kt21_att*S12_roll - Kt22_att*S32_roll;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1b8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a1bc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a1c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a1c2:	f7f6 fc85 	bl	8000ad0 <__aeabi_fsub>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	4620      	mov	r0, r4
 800a1cc:	f7f6 fd8a 	bl	8000ce4 <__aeabi_fmul>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	461c      	mov	r4, r3
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a1d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7f6 fd82 	bl	8000ce4 <__aeabi_fmul>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f7f6 fc73 	bl	8000ad0 <__aeabi_fsub>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	461c      	mov	r4, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7f6 fd75 	bl	8000ce4 <__aeabi_fmul>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	4620      	mov	r0, r4
 800a200:	f7f6 fc66 	bl	8000ad0 <__aeabi_fsub>
 800a204:	4603      	mov	r3, r0
 800a206:	461a      	mov	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	651a      	str	r2, [r3, #80]	; 0x50


    S23_roll = - S23_roll*(Kt22_att - 1) - Kt21_att*S13_roll - Kt22_att*S33_roll;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a210:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a214:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a218:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a21a:	f7f6 fc59 	bl	8000ad0 <__aeabi_fsub>
 800a21e:	4603      	mov	r3, r0
 800a220:	4619      	mov	r1, r3
 800a222:	4620      	mov	r0, r4
 800a224:	f7f6 fd5e 	bl	8000ce4 <__aeabi_fmul>
 800a228:	4603      	mov	r3, r0
 800a22a:	461c      	mov	r4, r3
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a230:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a232:	4618      	mov	r0, r3
 800a234:	f7f6 fd56 	bl	8000ce4 <__aeabi_fmul>
 800a238:	4603      	mov	r3, r0
 800a23a:	4619      	mov	r1, r3
 800a23c:	4620      	mov	r0, r4
 800a23e:	f7f6 fc47 	bl	8000ad0 <__aeabi_fsub>
 800a242:	4603      	mov	r3, r0
 800a244:	461c      	mov	r4, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a24a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a24c:	4618      	mov	r0, r3
 800a24e:	f7f6 fd49 	bl	8000ce4 <__aeabi_fmul>
 800a252:	4603      	mov	r3, r0
 800a254:	4619      	mov	r1, r3
 800a256:	4620      	mov	r0, r4
 800a258:	f7f6 fc3a 	bl	8000ad0 <__aeabi_fsub>
 800a25c:	4603      	mov	r3, r0
 800a25e:	461a      	mov	r2, r3
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	659a      	str	r2, [r3, #88]	; 0x58


    S31_roll = - S31_roll*(Kt32_att - 1) - Kt31_att*S11_roll - Kt32_att*S21_roll;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a268:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a26c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a270:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a272:	f7f6 fc2d 	bl	8000ad0 <__aeabi_fsub>
 800a276:	4603      	mov	r3, r0
 800a278:	4619      	mov	r1, r3
 800a27a:	4620      	mov	r0, r4
 800a27c:	f7f6 fd32 	bl	8000ce4 <__aeabi_fmul>
 800a280:	4603      	mov	r3, r0
 800a282:	461c      	mov	r4, r3
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a288:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a28a:	4618      	mov	r0, r3
 800a28c:	f7f6 fd2a 	bl	8000ce4 <__aeabi_fmul>
 800a290:	4603      	mov	r3, r0
 800a292:	4619      	mov	r1, r3
 800a294:	4620      	mov	r0, r4
 800a296:	f7f6 fc1b 	bl	8000ad0 <__aeabi_fsub>
 800a29a:	4603      	mov	r3, r0
 800a29c:	461c      	mov	r4, r3
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f7f6 fd1d 	bl	8000ce4 <__aeabi_fmul>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	f7f6 fc0e 	bl	8000ad0 <__aeabi_fsub>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	65da      	str	r2, [r3, #92]	; 0x5c


    S32_roll = - S32_roll*(Kt32_att - 1) - Kt31_att*S12_roll - Kt32_att*S22_roll;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2c0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a2c4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a2c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2ca:	f7f6 fc01 	bl	8000ad0 <__aeabi_fsub>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	f7f6 fd06 	bl	8000ce4 <__aeabi_fmul>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	461c      	mov	r4, r3
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7f6 fcfe 	bl	8000ce4 <__aeabi_fmul>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	f7f6 fbef 	bl	8000ad0 <__aeabi_fsub>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	461c      	mov	r4, r3
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	f7f6 fcf1 	bl	8000ce4 <__aeabi_fmul>
 800a302:	4603      	mov	r3, r0
 800a304:	4619      	mov	r1, r3
 800a306:	4620      	mov	r0, r4
 800a308:	f7f6 fbe2 	bl	8000ad0 <__aeabi_fsub>
 800a30c:	4603      	mov	r3, r0
 800a30e:	461a      	mov	r2, r3
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	661a      	str	r2, [r3, #96]	; 0x60


    S33_roll = - S33_roll*(Kt32_att - 1) - Kt31_att*S13_roll - Kt32_att*S23_roll;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a318:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800a31c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a320:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a322:	f7f6 fbd5 	bl	8000ad0 <__aeabi_fsub>
 800a326:	4603      	mov	r3, r0
 800a328:	4619      	mov	r1, r3
 800a32a:	4620      	mov	r0, r4
 800a32c:	f7f6 fcda 	bl	8000ce4 <__aeabi_fmul>
 800a330:	4603      	mov	r3, r0
 800a332:	461c      	mov	r4, r3
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a338:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7f6 fcd2 	bl	8000ce4 <__aeabi_fmul>
 800a340:	4603      	mov	r3, r0
 800a342:	4619      	mov	r1, r3
 800a344:	4620      	mov	r0, r4
 800a346:	f7f6 fbc3 	bl	8000ad0 <__aeabi_fsub>
 800a34a:	4603      	mov	r3, r0
 800a34c:	461c      	mov	r4, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a352:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a354:	4618      	mov	r0, r3
 800a356:	f7f6 fcc5 	bl	8000ce4 <__aeabi_fmul>
 800a35a:	4603      	mov	r3, r0
 800a35c:	4619      	mov	r1, r3
 800a35e:	4620      	mov	r0, r4
 800a360:	f7f6 fbb6 	bl	8000ad0 <__aeabi_fsub>
 800a364:	4603      	mov	r3, r0
 800a366:	461a      	mov	r2, r3
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	665a      	str	r2, [r3, #100]	; 0x64

    //============================

    //ANGLE PREDICTION
    pitch_ekf = (pitch_ekf) + st*(pitch_rate);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800a372:	4618      	mov	r0, r3
 800a374:	f7f6 f850 	bl	8000418 <__aeabi_f2d>
 800a378:	4680      	mov	r8, r0
 800a37a:	4689      	mov	r9, r1
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	691b      	ldr	r3, [r3, #16]
 800a386:	4618      	mov	r0, r3
 800a388:	f7f6 f846 	bl	8000418 <__aeabi_f2d>
 800a38c:	4602      	mov	r2, r0
 800a38e:	460b      	mov	r3, r1
 800a390:	4620      	mov	r0, r4
 800a392:	4629      	mov	r1, r5
 800a394:	f7f6 f898 	bl	80004c8 <__aeabi_dmul>
 800a398:	4602      	mov	r2, r0
 800a39a:	460b      	mov	r3, r1
 800a39c:	4640      	mov	r0, r8
 800a39e:	4649      	mov	r1, r9
 800a3a0:	f7f5 fedc 	bl	800015c <__adddf3>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	4610      	mov	r0, r2
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	f7f6 fb3c 	bl	8000a28 <__aeabi_d2f>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    S11_pitch = S11_pitch + sa + S31_pitch*st + (st*st*(S13_pitch + S33_pitch*st))/st;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	699a      	ldr	r2, [r3, #24]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	4610      	mov	r0, r2
 800a3c4:	f7f6 fb86 	bl	8000ad4 <__addsf3>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7f6 f824 	bl	8000418 <__aeabi_f2d>
 800a3d0:	4604      	mov	r4, r0
 800a3d2:	460d      	mov	r5, r1
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7f6 f81d 	bl	8000418 <__aeabi_f2d>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a3e4:	f7f6 f870 	bl	80004c8 <__aeabi_dmul>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	4629      	mov	r1, r5
 800a3f0:	f7f5 feb4 	bl	800015c <__adddf3>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	4690      	mov	r8, r2
 800a3fa:	4699      	mov	r9, r3
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a408:	f7f6 f85e 	bl	80004c8 <__aeabi_dmul>
 800a40c:	4602      	mov	r2, r0
 800a40e:	460b      	mov	r3, r1
 800a410:	4692      	mov	sl, r2
 800a412:	469b      	mov	fp, r3
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a418:	4618      	mov	r0, r3
 800a41a:	f7f5 fffd 	bl	8000418 <__aeabi_f2d>
 800a41e:	4604      	mov	r4, r0
 800a420:	460d      	mov	r5, r1
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a426:	4618      	mov	r0, r3
 800a428:	f7f5 fff6 	bl	8000418 <__aeabi_f2d>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a432:	f7f6 f849 	bl	80004c8 <__aeabi_dmul>
 800a436:	4602      	mov	r2, r0
 800a438:	460b      	mov	r3, r1
 800a43a:	4620      	mov	r0, r4
 800a43c:	4629      	mov	r1, r5
 800a43e:	f7f5 fe8d 	bl	800015c <__adddf3>
 800a442:	4602      	mov	r2, r0
 800a444:	460b      	mov	r3, r1
 800a446:	4650      	mov	r0, sl
 800a448:	4659      	mov	r1, fp
 800a44a:	f7f6 f83d 	bl	80004c8 <__aeabi_dmul>
 800a44e:	4602      	mov	r2, r0
 800a450:	460b      	mov	r3, r1
 800a452:	4610      	mov	r0, r2
 800a454:	4619      	mov	r1, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a45c:	f7f6 f95e 	bl	800071c <__aeabi_ddiv>
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	4640      	mov	r0, r8
 800a466:	4649      	mov	r1, r9
 800a468:	f7f5 fe78 	bl	800015c <__adddf3>
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	4610      	mov	r0, r2
 800a472:	4619      	mov	r1, r3
 800a474:	f7f6 fad8 	bl	8000a28 <__aeabi_d2f>
 800a478:	4602      	mov	r2, r0
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	619a      	str	r2, [r3, #24]
    S12_pitch = S12_pitch + S32_pitch*st;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	69db      	ldr	r3, [r3, #28]
 800a482:	4618      	mov	r0, r3
 800a484:	f7f5 ffc8 	bl	8000418 <__aeabi_f2d>
 800a488:	4604      	mov	r4, r0
 800a48a:	460d      	mov	r5, r1
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a490:	4618      	mov	r0, r3
 800a492:	f7f5 ffc1 	bl	8000418 <__aeabi_f2d>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a49c:	f7f6 f814 	bl	80004c8 <__aeabi_dmul>
 800a4a0:	4602      	mov	r2, r0
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	f7f5 fe58 	bl	800015c <__adddf3>
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	4610      	mov	r0, r2
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	f7f6 fab8 	bl	8000a28 <__aeabi_d2f>
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	61da      	str	r2, [r3, #28]
    S13_pitch = S13_pitch + S33_pitch*st;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7f5 ffa8 	bl	8000418 <__aeabi_f2d>
 800a4c8:	4604      	mov	r4, r0
 800a4ca:	460d      	mov	r5, r1
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f7f5 ffa1 	bl	8000418 <__aeabi_f2d>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a4dc:	f7f5 fff4 	bl	80004c8 <__aeabi_dmul>
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	4629      	mov	r1, r5
 800a4e8:	f7f5 fe38 	bl	800015c <__adddf3>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	4610      	mov	r0, r2
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	f7f6 fa98 	bl	8000a28 <__aeabi_d2f>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	629a      	str	r2, [r3, #40]	; 0x28

    S21_pitch = S21_pitch + S23_pitch*(st);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a1b      	ldr	r3, [r3, #32]
 800a502:	4618      	mov	r0, r3
 800a504:	f7f5 ff88 	bl	8000418 <__aeabi_f2d>
 800a508:	4604      	mov	r4, r0
 800a50a:	460d      	mov	r5, r1
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a510:	4618      	mov	r0, r3
 800a512:	f7f5 ff81 	bl	8000418 <__aeabi_f2d>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a51c:	f7f5 ffd4 	bl	80004c8 <__aeabi_dmul>
 800a520:	4602      	mov	r2, r0
 800a522:	460b      	mov	r3, r1
 800a524:	4620      	mov	r0, r4
 800a526:	4629      	mov	r1, r5
 800a528:	f7f5 fe18 	bl	800015c <__adddf3>
 800a52c:	4602      	mov	r2, r0
 800a52e:	460b      	mov	r3, r1
 800a530:	4610      	mov	r0, r2
 800a532:	4619      	mov	r1, r3
 800a534:	f7f6 fa78 	bl	8000a28 <__aeabi_d2f>
 800a538:	4602      	mov	r2, r0
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	621a      	str	r2, [r3, #32]
    S22_pitch = S22_pitch + sb;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800a548:	4619      	mov	r1, r3
 800a54a:	4610      	mov	r0, r2
 800a54c:	f7f6 fac2 	bl	8000ad4 <__addsf3>
 800a550:	4603      	mov	r3, r0
 800a552:	461a      	mov	r2, r3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	625a      	str	r2, [r3, #36]	; 0x24
    //S23_pitch = S23_pitch;

    S31_pitch = S31_pitch + S33_pitch*(st);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a55c:	4618      	mov	r0, r3
 800a55e:	f7f5 ff5b 	bl	8000418 <__aeabi_f2d>
 800a562:	4604      	mov	r4, r0
 800a564:	460d      	mov	r5, r1
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7f5 ff54 	bl	8000418 <__aeabi_f2d>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a576:	f7f5 ffa7 	bl	80004c8 <__aeabi_dmul>
 800a57a:	4602      	mov	r2, r0
 800a57c:	460b      	mov	r3, r1
 800a57e:	4620      	mov	r0, r4
 800a580:	4629      	mov	r1, r5
 800a582:	f7f5 fdeb 	bl	800015c <__adddf3>
 800a586:	4602      	mov	r2, r0
 800a588:	460b      	mov	r3, r1
 800a58a:	4610      	mov	r0, r2
 800a58c:	4619      	mov	r1, r3
 800a58e:	f7f6 fa4b 	bl	8000a28 <__aeabi_d2f>
 800a592:	4602      	mov	r2, r0
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	631a      	str	r2, [r3, #48]	; 0x30
    //S32_pitch = S32_pitch;
    S33_pitch = S33_pitch + sr;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	4610      	mov	r0, r2
 800a5a4:	f7f6 fa96 	bl	8000ad4 <__addsf3>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	639a      	str	r2, [r3, #56]	; 0x38

    //ANGLE CORRECTION
    A = (Qa*Qg + Qa*S22_pitch + Qa*S23_pitch + Qa*S32_pitch + Qa*S33_pitch + Qg*S11_pitch + S11_pitch*S22_pitch - S12_pitch*S21_pitch + S11_pitch*S23_pitch - S13_pitch*S21_pitch + S11_pitch*S32_pitch - S12_pitch*S31_pitch + S11_pitch*S33_pitch - S13_pitch*S31_pitch);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a5bc:	4619      	mov	r1, r3
 800a5be:	4610      	mov	r0, r2
 800a5c0:	f7f6 fb90 	bl	8000ce4 <__aeabi_fmul>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	461c      	mov	r4, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	4610      	mov	r0, r2
 800a5d6:	f7f6 fb85 	bl	8000ce4 <__aeabi_fmul>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	4619      	mov	r1, r3
 800a5de:	4620      	mov	r0, r4
 800a5e0:	f7f6 fa78 	bl	8000ad4 <__addsf3>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	461c      	mov	r4, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	4610      	mov	r0, r2
 800a5f6:	f7f6 fb75 	bl	8000ce4 <__aeabi_fmul>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	4619      	mov	r1, r3
 800a5fe:	4620      	mov	r0, r4
 800a600:	f7f6 fa68 	bl	8000ad4 <__addsf3>
 800a604:	4603      	mov	r3, r0
 800a606:	461c      	mov	r4, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a612:	4619      	mov	r1, r3
 800a614:	4610      	mov	r0, r2
 800a616:	f7f6 fb65 	bl	8000ce4 <__aeabi_fmul>
 800a61a:	4603      	mov	r3, r0
 800a61c:	4619      	mov	r1, r3
 800a61e:	4620      	mov	r0, r4
 800a620:	f7f6 fa58 	bl	8000ad4 <__addsf3>
 800a624:	4603      	mov	r3, r0
 800a626:	461c      	mov	r4, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a632:	4619      	mov	r1, r3
 800a634:	4610      	mov	r0, r2
 800a636:	f7f6 fb55 	bl	8000ce4 <__aeabi_fmul>
 800a63a:	4603      	mov	r3, r0
 800a63c:	4619      	mov	r1, r3
 800a63e:	4620      	mov	r0, r4
 800a640:	f7f6 fa48 	bl	8000ad4 <__addsf3>
 800a644:	4603      	mov	r3, r0
 800a646:	461c      	mov	r4, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	699b      	ldr	r3, [r3, #24]
 800a652:	4619      	mov	r1, r3
 800a654:	4610      	mov	r0, r2
 800a656:	f7f6 fb45 	bl	8000ce4 <__aeabi_fmul>
 800a65a:	4603      	mov	r3, r0
 800a65c:	4619      	mov	r1, r3
 800a65e:	4620      	mov	r0, r4
 800a660:	f7f6 fa38 	bl	8000ad4 <__addsf3>
 800a664:	4603      	mov	r3, r0
 800a666:	461c      	mov	r4, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	699a      	ldr	r2, [r3, #24]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a670:	4619      	mov	r1, r3
 800a672:	4610      	mov	r0, r2
 800a674:	f7f6 fb36 	bl	8000ce4 <__aeabi_fmul>
 800a678:	4603      	mov	r3, r0
 800a67a:	4619      	mov	r1, r3
 800a67c:	4620      	mov	r0, r4
 800a67e:	f7f6 fa29 	bl	8000ad4 <__addsf3>
 800a682:	4603      	mov	r3, r0
 800a684:	461c      	mov	r4, r3
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	69da      	ldr	r2, [r3, #28]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6a1b      	ldr	r3, [r3, #32]
 800a68e:	4619      	mov	r1, r3
 800a690:	4610      	mov	r0, r2
 800a692:	f7f6 fb27 	bl	8000ce4 <__aeabi_fmul>
 800a696:	4603      	mov	r3, r0
 800a698:	4619      	mov	r1, r3
 800a69a:	4620      	mov	r0, r4
 800a69c:	f7f6 fa18 	bl	8000ad0 <__aeabi_fsub>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	461c      	mov	r4, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	699a      	ldr	r2, [r3, #24]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	4610      	mov	r0, r2
 800a6b0:	f7f6 fb18 	bl	8000ce4 <__aeabi_fmul>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f7f6 fa0b 	bl	8000ad4 <__addsf3>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	461c      	mov	r4, r3
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6a1b      	ldr	r3, [r3, #32]
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	4610      	mov	r0, r2
 800a6ce:	f7f6 fb09 	bl	8000ce4 <__aeabi_fmul>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	f7f6 f9fa 	bl	8000ad0 <__aeabi_fsub>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	461c      	mov	r4, r3
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	699a      	ldr	r2, [r3, #24]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	4610      	mov	r0, r2
 800a6ec:	f7f6 fafa 	bl	8000ce4 <__aeabi_fmul>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f7f6 f9ed 	bl	8000ad4 <__addsf3>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	461c      	mov	r4, r3
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	69da      	ldr	r2, [r3, #28]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a706:	4619      	mov	r1, r3
 800a708:	4610      	mov	r0, r2
 800a70a:	f7f6 faeb 	bl	8000ce4 <__aeabi_fmul>
 800a70e:	4603      	mov	r3, r0
 800a710:	4619      	mov	r1, r3
 800a712:	4620      	mov	r0, r4
 800a714:	f7f6 f9dc 	bl	8000ad0 <__aeabi_fsub>
 800a718:	4603      	mov	r3, r0
 800a71a:	461c      	mov	r4, r3
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	699a      	ldr	r2, [r3, #24]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a724:	4619      	mov	r1, r3
 800a726:	4610      	mov	r0, r2
 800a728:	f7f6 fadc 	bl	8000ce4 <__aeabi_fmul>
 800a72c:	4603      	mov	r3, r0
 800a72e:	4619      	mov	r1, r3
 800a730:	4620      	mov	r0, r4
 800a732:	f7f6 f9cf 	bl	8000ad4 <__addsf3>
 800a736:	4603      	mov	r3, r0
 800a738:	461c      	mov	r4, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a742:	4619      	mov	r1, r3
 800a744:	4610      	mov	r0, r2
 800a746:	f7f6 facd 	bl	8000ce4 <__aeabi_fmul>
 800a74a:	4603      	mov	r3, r0
 800a74c:	4619      	mov	r1, r3
 800a74e:	4620      	mov	r0, r4
 800a750:	f7f6 f9be 	bl	8000ad0 <__aeabi_fsub>
 800a754:	4603      	mov	r3, r0
 800a756:	63fb      	str	r3, [r7, #60]	; 0x3c
     Kt11_att = 1 - (Qa*(Qg + S22_pitch + S23_pitch + S32_pitch + S33_pitch))/A;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a768:	4619      	mov	r1, r3
 800a76a:	4610      	mov	r0, r2
 800a76c:	f7f6 f9b2 	bl	8000ad4 <__addsf3>
 800a770:	4603      	mov	r3, r0
 800a772:	461a      	mov	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a778:	4619      	mov	r1, r3
 800a77a:	4610      	mov	r0, r2
 800a77c:	f7f6 f9aa 	bl	8000ad4 <__addsf3>
 800a780:	4603      	mov	r3, r0
 800a782:	461a      	mov	r2, r3
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a788:	4619      	mov	r1, r3
 800a78a:	4610      	mov	r0, r2
 800a78c:	f7f6 f9a2 	bl	8000ad4 <__addsf3>
 800a790:	4603      	mov	r3, r0
 800a792:	461a      	mov	r2, r3
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a798:	4619      	mov	r1, r3
 800a79a:	4610      	mov	r0, r2
 800a79c:	f7f6 f99a 	bl	8000ad4 <__addsf3>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	f7f6 fa9d 	bl	8000ce4 <__aeabi_fmul>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7f6 fb4c 	bl	8000e4c <__aeabi_fdiv>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a7bc:	f7f6 f988 	bl	8000ad0 <__aeabi_fsub>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	63bb      	str	r3, [r7, #56]	; 0x38
     Kt12_att = (Qa*(S12_pitch + S13_pitch))/A;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	69da      	ldr	r2, [r3, #28]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	4610      	mov	r0, r2
 800a7d6:	f7f6 f97d 	bl	8000ad4 <__addsf3>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	4619      	mov	r1, r3
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f7f6 fa80 	bl	8000ce4 <__aeabi_fmul>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	f7f6 fb2f 	bl	8000e4c <__aeabi_fdiv>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	637b      	str	r3, [r7, #52]	; 0x34
     Kt21_att = (Qg*S21_pitch + S21_pitch*S32_pitch - S22_pitch*S31_pitch + S21_pitch*S33_pitch - S23_pitch*S31_pitch)/A;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6a1b      	ldr	r3, [r3, #32]
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	4610      	mov	r0, r2
 800a800:	f7f6 fa70 	bl	8000ce4 <__aeabi_fmul>
 800a804:	4603      	mov	r3, r0
 800a806:	461c      	mov	r4, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6a1a      	ldr	r2, [r3, #32]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a810:	4619      	mov	r1, r3
 800a812:	4610      	mov	r0, r2
 800a814:	f7f6 fa66 	bl	8000ce4 <__aeabi_fmul>
 800a818:	4603      	mov	r3, r0
 800a81a:	4619      	mov	r1, r3
 800a81c:	4620      	mov	r0, r4
 800a81e:	f7f6 f959 	bl	8000ad4 <__addsf3>
 800a822:	4603      	mov	r3, r0
 800a824:	461c      	mov	r4, r3
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a82e:	4619      	mov	r1, r3
 800a830:	4610      	mov	r0, r2
 800a832:	f7f6 fa57 	bl	8000ce4 <__aeabi_fmul>
 800a836:	4603      	mov	r3, r0
 800a838:	4619      	mov	r1, r3
 800a83a:	4620      	mov	r0, r4
 800a83c:	f7f6 f948 	bl	8000ad0 <__aeabi_fsub>
 800a840:	4603      	mov	r3, r0
 800a842:	461c      	mov	r4, r3
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6a1a      	ldr	r2, [r3, #32]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a84c:	4619      	mov	r1, r3
 800a84e:	4610      	mov	r0, r2
 800a850:	f7f6 fa48 	bl	8000ce4 <__aeabi_fmul>
 800a854:	4603      	mov	r3, r0
 800a856:	4619      	mov	r1, r3
 800a858:	4620      	mov	r0, r4
 800a85a:	f7f6 f93b 	bl	8000ad4 <__addsf3>
 800a85e:	4603      	mov	r3, r0
 800a860:	461c      	mov	r4, r3
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a86a:	4619      	mov	r1, r3
 800a86c:	4610      	mov	r0, r2
 800a86e:	f7f6 fa39 	bl	8000ce4 <__aeabi_fmul>
 800a872:	4603      	mov	r3, r0
 800a874:	4619      	mov	r1, r3
 800a876:	4620      	mov	r0, r4
 800a878:	f7f6 f92a 	bl	8000ad0 <__aeabi_fsub>
 800a87c:	4603      	mov	r3, r0
 800a87e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a880:	4618      	mov	r0, r3
 800a882:	f7f6 fae3 	bl	8000e4c <__aeabi_fdiv>
 800a886:	4603      	mov	r3, r0
 800a888:	633b      	str	r3, [r7, #48]	; 0x30
     Kt22_att = (Qa*S22_pitch + Qa*S23_pitch + S11_pitch*S22_pitch - S12_pitch*S21_pitch + S11_pitch*S23_pitch - S13_pitch*S21_pitch)/A;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a894:	4619      	mov	r1, r3
 800a896:	4610      	mov	r0, r2
 800a898:	f7f6 fa24 	bl	8000ce4 <__aeabi_fmul>
 800a89c:	4603      	mov	r3, r0
 800a89e:	461c      	mov	r4, r3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	4610      	mov	r0, r2
 800a8ae:	f7f6 fa19 	bl	8000ce4 <__aeabi_fmul>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	f7f6 f90c 	bl	8000ad4 <__addsf3>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	461c      	mov	r4, r3
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	699a      	ldr	r2, [r3, #24]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	4610      	mov	r0, r2
 800a8cc:	f7f6 fa0a 	bl	8000ce4 <__aeabi_fmul>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f7f6 f8fd 	bl	8000ad4 <__addsf3>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	461c      	mov	r4, r3
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	69da      	ldr	r2, [r3, #28]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6a1b      	ldr	r3, [r3, #32]
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	4610      	mov	r0, r2
 800a8ea:	f7f6 f9fb 	bl	8000ce4 <__aeabi_fmul>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	f7f6 f8ec 	bl	8000ad0 <__aeabi_fsub>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	461c      	mov	r4, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	699a      	ldr	r2, [r3, #24]
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a904:	4619      	mov	r1, r3
 800a906:	4610      	mov	r0, r2
 800a908:	f7f6 f9ec 	bl	8000ce4 <__aeabi_fmul>
 800a90c:	4603      	mov	r3, r0
 800a90e:	4619      	mov	r1, r3
 800a910:	4620      	mov	r0, r4
 800a912:	f7f6 f8df 	bl	8000ad4 <__addsf3>
 800a916:	4603      	mov	r3, r0
 800a918:	461c      	mov	r4, r3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6a1b      	ldr	r3, [r3, #32]
 800a922:	4619      	mov	r1, r3
 800a924:	4610      	mov	r0, r2
 800a926:	f7f6 f9dd 	bl	8000ce4 <__aeabi_fmul>
 800a92a:	4603      	mov	r3, r0
 800a92c:	4619      	mov	r1, r3
 800a92e:	4620      	mov	r0, r4
 800a930:	f7f6 f8ce 	bl	8000ad0 <__aeabi_fsub>
 800a934:	4603      	mov	r3, r0
 800a936:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a938:	4618      	mov	r0, r3
 800a93a:	f7f6 fa87 	bl	8000e4c <__aeabi_fdiv>
 800a93e:	4603      	mov	r3, r0
 800a940:	62fb      	str	r3, [r7, #44]	; 0x2c
     Kt31_att = (Qg*S31_pitch - S21_pitch*S32_pitch + S22_pitch*S31_pitch - S21_pitch*S33_pitch + S23_pitch*S31_pitch)/A;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a94c:	4619      	mov	r1, r3
 800a94e:	4610      	mov	r0, r2
 800a950:	f7f6 f9c8 	bl	8000ce4 <__aeabi_fmul>
 800a954:	4603      	mov	r3, r0
 800a956:	461c      	mov	r4, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6a1a      	ldr	r2, [r3, #32]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a960:	4619      	mov	r1, r3
 800a962:	4610      	mov	r0, r2
 800a964:	f7f6 f9be 	bl	8000ce4 <__aeabi_fmul>
 800a968:	4603      	mov	r3, r0
 800a96a:	4619      	mov	r1, r3
 800a96c:	4620      	mov	r0, r4
 800a96e:	f7f6 f8af 	bl	8000ad0 <__aeabi_fsub>
 800a972:	4603      	mov	r3, r0
 800a974:	461c      	mov	r4, r3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a97e:	4619      	mov	r1, r3
 800a980:	4610      	mov	r0, r2
 800a982:	f7f6 f9af 	bl	8000ce4 <__aeabi_fmul>
 800a986:	4603      	mov	r3, r0
 800a988:	4619      	mov	r1, r3
 800a98a:	4620      	mov	r0, r4
 800a98c:	f7f6 f8a2 	bl	8000ad4 <__addsf3>
 800a990:	4603      	mov	r3, r0
 800a992:	461c      	mov	r4, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6a1a      	ldr	r2, [r3, #32]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a99c:	4619      	mov	r1, r3
 800a99e:	4610      	mov	r0, r2
 800a9a0:	f7f6 f9a0 	bl	8000ce4 <__aeabi_fmul>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	4619      	mov	r1, r3
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f7f6 f891 	bl	8000ad0 <__aeabi_fsub>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	461c      	mov	r4, r3
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	4610      	mov	r0, r2
 800a9be:	f7f6 f991 	bl	8000ce4 <__aeabi_fmul>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	4620      	mov	r0, r4
 800a9c8:	f7f6 f884 	bl	8000ad4 <__addsf3>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7f6 fa3b 	bl	8000e4c <__aeabi_fdiv>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	62bb      	str	r3, [r7, #40]	; 0x28
     Kt32_att = (Qa*S32_pitch + Qa*S33_pitch + S11_pitch*S32_pitch - S12_pitch*S31_pitch + S11_pitch*S33_pitch - S13_pitch*S31_pitch)/A;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	4610      	mov	r0, r2
 800a9e8:	f7f6 f97c 	bl	8000ce4 <__aeabi_fmul>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	461c      	mov	r4, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	4610      	mov	r0, r2
 800a9fe:	f7f6 f971 	bl	8000ce4 <__aeabi_fmul>
 800aa02:	4603      	mov	r3, r0
 800aa04:	4619      	mov	r1, r3
 800aa06:	4620      	mov	r0, r4
 800aa08:	f7f6 f864 	bl	8000ad4 <__addsf3>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	461c      	mov	r4, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	699a      	ldr	r2, [r3, #24]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa18:	4619      	mov	r1, r3
 800aa1a:	4610      	mov	r0, r2
 800aa1c:	f7f6 f962 	bl	8000ce4 <__aeabi_fmul>
 800aa20:	4603      	mov	r3, r0
 800aa22:	4619      	mov	r1, r3
 800aa24:	4620      	mov	r0, r4
 800aa26:	f7f6 f855 	bl	8000ad4 <__addsf3>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	461c      	mov	r4, r3
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	69da      	ldr	r2, [r3, #28]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa36:	4619      	mov	r1, r3
 800aa38:	4610      	mov	r0, r2
 800aa3a:	f7f6 f953 	bl	8000ce4 <__aeabi_fmul>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	4619      	mov	r1, r3
 800aa42:	4620      	mov	r0, r4
 800aa44:	f7f6 f844 	bl	8000ad0 <__aeabi_fsub>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	461c      	mov	r4, r3
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	699a      	ldr	r2, [r3, #24]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa54:	4619      	mov	r1, r3
 800aa56:	4610      	mov	r0, r2
 800aa58:	f7f6 f944 	bl	8000ce4 <__aeabi_fmul>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	4619      	mov	r1, r3
 800aa60:	4620      	mov	r0, r4
 800aa62:	f7f6 f837 	bl	8000ad4 <__addsf3>
 800aa66:	4603      	mov	r3, r0
 800aa68:	461c      	mov	r4, r3
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa72:	4619      	mov	r1, r3
 800aa74:	4610      	mov	r0, r2
 800aa76:	f7f6 f935 	bl	8000ce4 <__aeabi_fmul>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	4620      	mov	r0, r4
 800aa80:	f7f6 f826 	bl	8000ad0 <__aeabi_fsub>
 800aa84:	4603      	mov	r3, r0
 800aa86:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7f6 f9df 	bl	8000e4c <__aeabi_fdiv>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	627b      	str	r3, [r7, #36]	; 0x24

    pitch_ekf = (pitch_ekf) + Kt11_att*((pitch_acc) - (pitch_ekf)) - Kt12_att*((pitch_bias) - (gyroY) + (pitch_rate));
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	f7f6 f812 	bl	8000ad0 <__aeabi_fsub>
 800aaac:	4603      	mov	r3, r0
 800aaae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7f6 f917 	bl	8000ce4 <__aeabi_fmul>
 800aab6:	4603      	mov	r3, r0
 800aab8:	4619      	mov	r1, r3
 800aaba:	4620      	mov	r0, r4
 800aabc:	f7f6 f80a 	bl	8000ad4 <__addsf3>
 800aac0:	4603      	mov	r3, r0
 800aac2:	461c      	mov	r4, r3
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800aaca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aacc:	4618      	mov	r0, r3
 800aace:	f7f5 ffff 	bl	8000ad0 <__aeabi_fsub>
 800aad2:	4603      	mov	r3, r0
 800aad4:	461a      	mov	r2, r3
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	4619      	mov	r1, r3
 800aadc:	4610      	mov	r0, r2
 800aade:	f7f5 fff9 	bl	8000ad4 <__addsf3>
 800aae2:	4603      	mov	r3, r0
 800aae4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7f6 f8fc 	bl	8000ce4 <__aeabi_fmul>
 800aaec:	4603      	mov	r3, r0
 800aaee:	4619      	mov	r1, r3
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	f7f5 ffed 	bl	8000ad0 <__aeabi_fsub>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	461a      	mov	r2, r3
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    //pitch_ekf = 0;
    pitch_bias = (pitch_bias) + Kt21_att*((pitch_acc) - (pitch_ekf)) - Kt22_att*((pitch_bias) - (gyroY) + (pitch_rate));
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 4134 	ldr.w	r4, [r3, #308]	; 0x134
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800ab12:	4619      	mov	r1, r3
 800ab14:	4610      	mov	r0, r2
 800ab16:	f7f5 ffdb 	bl	8000ad0 <__aeabi_fsub>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7f6 f8e0 	bl	8000ce4 <__aeabi_fmul>
 800ab24:	4603      	mov	r3, r0
 800ab26:	4619      	mov	r1, r3
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f7f5 ffd3 	bl	8000ad4 <__addsf3>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	461c      	mov	r4, r3
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800ab38:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7f5 ffc8 	bl	8000ad0 <__aeabi_fsub>
 800ab40:	4603      	mov	r3, r0
 800ab42:	461a      	mov	r2, r3
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	4610      	mov	r0, r2
 800ab4c:	f7f5 ffc2 	bl	8000ad4 <__addsf3>
 800ab50:	4603      	mov	r3, r0
 800ab52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7f6 f8c5 	bl	8000ce4 <__aeabi_fmul>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f7f5 ffb6 	bl	8000ad0 <__aeabi_fsub>
 800ab64:	4603      	mov	r3, r0
 800ab66:	461a      	mov	r2, r3
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    //pitch_bias = 0;

    pitch_rate = (pitch_rate) + Kt31_att*((pitch_acc) - (pitch_ekf)) - Kt32_att*((pitch_bias) - (gyroY) + (pitch_rate));
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	691c      	ldr	r4, [r3, #16]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800ab7e:	4619      	mov	r1, r3
 800ab80:	4610      	mov	r0, r2
 800ab82:	f7f5 ffa5 	bl	8000ad0 <__aeabi_fsub>
 800ab86:	4603      	mov	r3, r0
 800ab88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f7f6 f8aa 	bl	8000ce4 <__aeabi_fmul>
 800ab90:	4603      	mov	r3, r0
 800ab92:	4619      	mov	r1, r3
 800ab94:	4620      	mov	r0, r4
 800ab96:	f7f5 ff9d 	bl	8000ad4 <__addsf3>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	461c      	mov	r4, r3
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800aba4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7f5 ff92 	bl	8000ad0 <__aeabi_fsub>
 800abac:	4603      	mov	r3, r0
 800abae:	461a      	mov	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	691b      	ldr	r3, [r3, #16]
 800abb4:	4619      	mov	r1, r3
 800abb6:	4610      	mov	r0, r2
 800abb8:	f7f5 ff8c 	bl	8000ad4 <__addsf3>
 800abbc:	4603      	mov	r3, r0
 800abbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800abc0:	4618      	mov	r0, r3
 800abc2:	f7f6 f88f 	bl	8000ce4 <__aeabi_fmul>
 800abc6:	4603      	mov	r3, r0
 800abc8:	4619      	mov	r1, r3
 800abca:	4620      	mov	r0, r4
 800abcc:	f7f5 ff80 	bl	8000ad0 <__aeabi_fsub>
 800abd0:	4603      	mov	r3, r0
 800abd2:	461a      	mov	r2, r3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	611a      	str	r2, [r3, #16]


    S11_pitch = - S11_pitch*(Kt11_att - 1) - Kt12_att*S21_pitch - Kt12_att*S31_pitch;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800abe0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800abe4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800abe6:	f7f5 ff73 	bl	8000ad0 <__aeabi_fsub>
 800abea:	4603      	mov	r3, r0
 800abec:	4619      	mov	r1, r3
 800abee:	4620      	mov	r0, r4
 800abf0:	f7f6 f878 	bl	8000ce4 <__aeabi_fmul>
 800abf4:	4603      	mov	r3, r0
 800abf6:	461c      	mov	r4, r3
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a1b      	ldr	r3, [r3, #32]
 800abfc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7f6 f870 	bl	8000ce4 <__aeabi_fmul>
 800ac04:	4603      	mov	r3, r0
 800ac06:	4619      	mov	r1, r3
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f7f5 ff61 	bl	8000ad0 <__aeabi_fsub>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	461c      	mov	r4, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac16:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f7f6 f863 	bl	8000ce4 <__aeabi_fmul>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	4619      	mov	r1, r3
 800ac22:	4620      	mov	r0, r4
 800ac24:	f7f5 ff54 	bl	8000ad0 <__aeabi_fsub>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	461a      	mov	r2, r3
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	619a      	str	r2, [r3, #24]


    S12_pitch = - S12_pitch*(Kt11_att - 1) - Kt12_att*S22_pitch - Kt12_att*S32_pitch;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	69db      	ldr	r3, [r3, #28]
 800ac34:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ac38:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ac3c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ac3e:	f7f5 ff47 	bl	8000ad0 <__aeabi_fsub>
 800ac42:	4603      	mov	r3, r0
 800ac44:	4619      	mov	r1, r3
 800ac46:	4620      	mov	r0, r4
 800ac48:	f7f6 f84c 	bl	8000ce4 <__aeabi_fmul>
 800ac4c:	4603      	mov	r3, r0
 800ac4e:	461c      	mov	r4, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac54:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7f6 f844 	bl	8000ce4 <__aeabi_fmul>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	4619      	mov	r1, r3
 800ac60:	4620      	mov	r0, r4
 800ac62:	f7f5 ff35 	bl	8000ad0 <__aeabi_fsub>
 800ac66:	4603      	mov	r3, r0
 800ac68:	461c      	mov	r4, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac6e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ac70:	4618      	mov	r0, r3
 800ac72:	f7f6 f837 	bl	8000ce4 <__aeabi_fmul>
 800ac76:	4603      	mov	r3, r0
 800ac78:	4619      	mov	r1, r3
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	f7f5 ff28 	bl	8000ad0 <__aeabi_fsub>
 800ac80:	4603      	mov	r3, r0
 800ac82:	461a      	mov	r2, r3
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	61da      	str	r2, [r3, #28]


    S13_pitch = - S13_pitch*(Kt11_att - 1) - Kt12_att*S23_pitch - Kt12_att*S33_pitch;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac8c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ac90:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ac94:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ac96:	f7f5 ff1b 	bl	8000ad0 <__aeabi_fsub>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f7f6 f820 	bl	8000ce4 <__aeabi_fmul>
 800aca4:	4603      	mov	r3, r0
 800aca6:	461c      	mov	r4, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800acae:	4618      	mov	r0, r3
 800acb0:	f7f6 f818 	bl	8000ce4 <__aeabi_fmul>
 800acb4:	4603      	mov	r3, r0
 800acb6:	4619      	mov	r1, r3
 800acb8:	4620      	mov	r0, r4
 800acba:	f7f5 ff09 	bl	8000ad0 <__aeabi_fsub>
 800acbe:	4603      	mov	r3, r0
 800acc0:	461c      	mov	r4, r3
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800acc8:	4618      	mov	r0, r3
 800acca:	f7f6 f80b 	bl	8000ce4 <__aeabi_fmul>
 800acce:	4603      	mov	r3, r0
 800acd0:	4619      	mov	r1, r3
 800acd2:	4620      	mov	r0, r4
 800acd4:	f7f5 fefc 	bl	8000ad0 <__aeabi_fsub>
 800acd8:	4603      	mov	r3, r0
 800acda:	461a      	mov	r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	629a      	str	r2, [r3, #40]	; 0x28


    S21_pitch = - S21_pitch*(Kt22_att - 1) - Kt21_att*S11_pitch - Kt22_att*S31_pitch;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6a1b      	ldr	r3, [r3, #32]
 800ace4:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ace8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800acec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800acee:	f7f5 feef 	bl	8000ad0 <__aeabi_fsub>
 800acf2:	4603      	mov	r3, r0
 800acf4:	4619      	mov	r1, r3
 800acf6:	4620      	mov	r0, r4
 800acf8:	f7f5 fff4 	bl	8000ce4 <__aeabi_fmul>
 800acfc:	4603      	mov	r3, r0
 800acfe:	461c      	mov	r4, r3
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	699b      	ldr	r3, [r3, #24]
 800ad04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7f5 ffec 	bl	8000ce4 <__aeabi_fmul>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	4619      	mov	r1, r3
 800ad10:	4620      	mov	r0, r4
 800ad12:	f7f5 fedd 	bl	8000ad0 <__aeabi_fsub>
 800ad16:	4603      	mov	r3, r0
 800ad18:	461c      	mov	r4, r3
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad20:	4618      	mov	r0, r3
 800ad22:	f7f5 ffdf 	bl	8000ce4 <__aeabi_fmul>
 800ad26:	4603      	mov	r3, r0
 800ad28:	4619      	mov	r1, r3
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	f7f5 fed0 	bl	8000ad0 <__aeabi_fsub>
 800ad30:	4603      	mov	r3, r0
 800ad32:	461a      	mov	r2, r3
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	621a      	str	r2, [r3, #32]


    S22_pitch = - S22_pitch*(Kt22_att - 1) - Kt21_att*S12_pitch - Kt22_att*S32_pitch;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad3c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ad40:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ad44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ad46:	f7f5 fec3 	bl	8000ad0 <__aeabi_fsub>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	4619      	mov	r1, r3
 800ad4e:	4620      	mov	r0, r4
 800ad50:	f7f5 ffc8 	bl	8000ce4 <__aeabi_fmul>
 800ad54:	4603      	mov	r3, r0
 800ad56:	461c      	mov	r4, r3
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	69db      	ldr	r3, [r3, #28]
 800ad5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f7f5 ffc0 	bl	8000ce4 <__aeabi_fmul>
 800ad64:	4603      	mov	r3, r0
 800ad66:	4619      	mov	r1, r3
 800ad68:	4620      	mov	r0, r4
 800ad6a:	f7f5 feb1 	bl	8000ad0 <__aeabi_fsub>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	461c      	mov	r4, r3
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f7f5 ffb3 	bl	8000ce4 <__aeabi_fmul>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	4619      	mov	r1, r3
 800ad82:	4620      	mov	r0, r4
 800ad84:	f7f5 fea4 	bl	8000ad0 <__aeabi_fsub>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	625a      	str	r2, [r3, #36]	; 0x24


    S23_pitch = - S23_pitch*(Kt22_att - 1) - Kt21_att*S13_pitch - Kt22_att*S33_pitch;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad94:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ad98:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ad9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ad9e:	f7f5 fe97 	bl	8000ad0 <__aeabi_fsub>
 800ada2:	4603      	mov	r3, r0
 800ada4:	4619      	mov	r1, r3
 800ada6:	4620      	mov	r0, r4
 800ada8:	f7f5 ff9c 	bl	8000ce4 <__aeabi_fmul>
 800adac:	4603      	mov	r3, r0
 800adae:	461c      	mov	r4, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7f5 ff94 	bl	8000ce4 <__aeabi_fmul>
 800adbc:	4603      	mov	r3, r0
 800adbe:	4619      	mov	r1, r3
 800adc0:	4620      	mov	r0, r4
 800adc2:	f7f5 fe85 	bl	8000ad0 <__aeabi_fsub>
 800adc6:	4603      	mov	r3, r0
 800adc8:	461c      	mov	r4, r3
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800add0:	4618      	mov	r0, r3
 800add2:	f7f5 ff87 	bl	8000ce4 <__aeabi_fmul>
 800add6:	4603      	mov	r3, r0
 800add8:	4619      	mov	r1, r3
 800adda:	4620      	mov	r0, r4
 800addc:	f7f5 fe78 	bl	8000ad0 <__aeabi_fsub>
 800ade0:	4603      	mov	r3, r0
 800ade2:	461a      	mov	r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	62da      	str	r2, [r3, #44]	; 0x2c


    S31_pitch = - S31_pitch*(Kt32_att - 1) - Kt31_att*S11_pitch - Kt32_att*S21_pitch;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adec:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800adf0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800adf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800adf6:	f7f5 fe6b 	bl	8000ad0 <__aeabi_fsub>
 800adfa:	4603      	mov	r3, r0
 800adfc:	4619      	mov	r1, r3
 800adfe:	4620      	mov	r0, r4
 800ae00:	f7f5 ff70 	bl	8000ce4 <__aeabi_fmul>
 800ae04:	4603      	mov	r3, r0
 800ae06:	461c      	mov	r4, r3
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	699b      	ldr	r3, [r3, #24]
 800ae0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f7f5 ff68 	bl	8000ce4 <__aeabi_fmul>
 800ae14:	4603      	mov	r3, r0
 800ae16:	4619      	mov	r1, r3
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f7f5 fe59 	bl	8000ad0 <__aeabi_fsub>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	461c      	mov	r4, r3
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6a1b      	ldr	r3, [r3, #32]
 800ae26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f7f5 ff5b 	bl	8000ce4 <__aeabi_fmul>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	4619      	mov	r1, r3
 800ae32:	4620      	mov	r0, r4
 800ae34:	f7f5 fe4c 	bl	8000ad0 <__aeabi_fsub>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	631a      	str	r2, [r3, #48]	; 0x30


    S32_pitch = - S32_pitch*(Kt32_att - 1) - Kt31_att*S12_pitch - Kt32_att*S22_pitch;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae44:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ae48:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ae4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ae4e:	f7f5 fe3f 	bl	8000ad0 <__aeabi_fsub>
 800ae52:	4603      	mov	r3, r0
 800ae54:	4619      	mov	r1, r3
 800ae56:	4620      	mov	r0, r4
 800ae58:	f7f5 ff44 	bl	8000ce4 <__aeabi_fmul>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	461c      	mov	r4, r3
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	69db      	ldr	r3, [r3, #28]
 800ae64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae66:	4618      	mov	r0, r3
 800ae68:	f7f5 ff3c 	bl	8000ce4 <__aeabi_fmul>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	4619      	mov	r1, r3
 800ae70:	4620      	mov	r0, r4
 800ae72:	f7f5 fe2d 	bl	8000ad0 <__aeabi_fsub>
 800ae76:	4603      	mov	r3, r0
 800ae78:	461c      	mov	r4, r3
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ae80:	4618      	mov	r0, r3
 800ae82:	f7f5 ff2f 	bl	8000ce4 <__aeabi_fmul>
 800ae86:	4603      	mov	r3, r0
 800ae88:	4619      	mov	r1, r3
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f7f5 fe20 	bl	8000ad0 <__aeabi_fsub>
 800ae90:	4603      	mov	r3, r0
 800ae92:	461a      	mov	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	635a      	str	r2, [r3, #52]	; 0x34


    S33_pitch = - S33_pitch*(Kt32_att - 1) - Kt31_att*S13_pitch - Kt32_att*S23_pitch;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae9c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800aea0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800aea4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aea6:	f7f5 fe13 	bl	8000ad0 <__aeabi_fsub>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	4619      	mov	r1, r3
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f7f5 ff18 	bl	8000ce4 <__aeabi_fmul>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	461c      	mov	r4, r3
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aebc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aebe:	4618      	mov	r0, r3
 800aec0:	f7f5 ff10 	bl	8000ce4 <__aeabi_fmul>
 800aec4:	4603      	mov	r3, r0
 800aec6:	4619      	mov	r1, r3
 800aec8:	4620      	mov	r0, r4
 800aeca:	f7f5 fe01 	bl	8000ad0 <__aeabi_fsub>
 800aece:	4603      	mov	r3, r0
 800aed0:	461c      	mov	r4, r3
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aed8:	4618      	mov	r0, r3
 800aeda:	f7f5 ff03 	bl	8000ce4 <__aeabi_fmul>
 800aede:	4603      	mov	r3, r0
 800aee0:	4619      	mov	r1, r3
 800aee2:	4620      	mov	r0, r4
 800aee4:	f7f5 fdf4 	bl	8000ad0 <__aeabi_fsub>
 800aee8:	4603      	mov	r3, r0
 800aeea:	461a      	mov	r2, r3
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	639a      	str	r2, [r3, #56]	; 0x38

/*
  roll_rate  = lpf_roll.Run(gyroX);
  pitch_rate = lpf_pitch.Run(gyroY);*/

  yaw_rate   = lpf_yaw.Run(gyroZ);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800aef6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aef8:	4618      	mov	r0, r3
 800aefa:	f001 fc74 	bl	800c7e6 <_ZN3lpf3RunEf>
 800aefe:	4602      	mov	r2, r0
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	615a      	str	r2, [r3, #20]
 800af04:	e088      	b.n	800b018 <_ZN15Kalman_Filtresi3RunEv+0x1a20>
    }


    else {

    	for(int i=0; i<2000; i++) {
 800af06:	2300      	movs	r3, #0
 800af08:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af0c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800af10:	da5e      	bge.n	800afd0 <_ZN15Kalman_Filtresi3RunEv+0x19d8>
    		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800af12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800af14:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800af16:	f7f5 fee5 	bl	8000ce4 <__aeabi_fmul>
 800af1a:	4603      	mov	r3, r0
 800af1c:	461c      	mov	r4, r3
 800af1e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800af20:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800af22:	f7f5 fedf 	bl	8000ce4 <__aeabi_fmul>
 800af26:	4603      	mov	r3, r0
 800af28:	4619      	mov	r1, r3
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7f5 fdd2 	bl	8000ad4 <__addsf3>
 800af30:	4603      	mov	r3, r0
 800af32:	461c      	mov	r4, r3
 800af34:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800af36:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800af38:	f7f5 fed4 	bl	8000ce4 <__aeabi_fmul>
 800af3c:	4603      	mov	r3, r0
 800af3e:	4619      	mov	r1, r3
 800af40:	4620      	mov	r0, r4
 800af42:	f7f5 fdc7 	bl	8000ad4 <__addsf3>
 800af46:	4603      	mov	r3, r0
 800af48:	4618      	mov	r0, r3
 800af4a:	f7fe fa78 	bl	800943e <_ZSt4sqrtf>
 800af4e:	6538      	str	r0, [r7, #80]	; 0x50

    		  float pitch_acc =  asin(accX/acctop)*rad2deg;
 800af50:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800af52:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800af54:	f7f5 ff7a 	bl	8000e4c <__aeabi_fdiv>
 800af58:	4603      	mov	r3, r0
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7fe fa63 	bl	8009426 <_ZSt4asinf>
 800af60:	4602      	mov	r2, r0
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800af68:	4619      	mov	r1, r3
 800af6a:	4610      	mov	r0, r2
 800af6c:	f7f5 feba 	bl	8000ce4 <__aeabi_fmul>
 800af70:	4603      	mov	r3, r0
 800af72:	64fb      	str	r3, [r7, #76]	; 0x4c
    		  float roll_acc  =  asin(accY/acctop)*rad2deg ;
 800af74:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800af76:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800af78:	f7f5 ff68 	bl	8000e4c <__aeabi_fdiv>
 800af7c:	4603      	mov	r3, r0
 800af7e:	4618      	mov	r0, r3
 800af80:	f7fe fa51 	bl	8009426 <_ZSt4asinf>
 800af84:	4602      	mov	r2, r0
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800af8c:	4619      	mov	r1, r3
 800af8e:	4610      	mov	r0, r2
 800af90:	f7f5 fea8 	bl	8000ce4 <__aeabi_fmul>
 800af94:	4603      	mov	r3, r0
 800af96:	64bb      	str	r3, [r7, #72]	; 0x48

        	ROLL_OFFSET += roll_acc;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800af9e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7f5 fd97 	bl	8000ad4 <__addsf3>
 800afa6:	4603      	mov	r3, r0
 800afa8:	461a      	mov	r2, r3
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
        	PITCH_OFFSET += pitch_acc;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800afb6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800afb8:	4618      	mov	r0, r3
 800afba:	f7f5 fd8b 	bl	8000ad4 <__addsf3>
 800afbe:	4603      	mov	r3, r0
 800afc0:	461a      	mov	r2, r3
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    	for(int i=0; i<2000; i++) {
 800afc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afca:	3301      	adds	r3, #1
 800afcc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800afce:	e79c      	b.n	800af0a <_ZN15Kalman_Filtresi3RunEv+0x1912>
    	}

    	ROLL_OFFSET  = -1*  ROLL_OFFSET  / 2000;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800afd6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800afda:	490e      	ldr	r1, [pc, #56]	; (800b014 <_ZN15Kalman_Filtresi3RunEv+0x1a1c>)
 800afdc:	4618      	mov	r0, r3
 800afde:	f7f5 ff35 	bl	8000e4c <__aeabi_fdiv>
 800afe2:	4603      	mov	r3, r0
 800afe4:	461a      	mov	r2, r3
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    	PITCH_OFFSET = -1 * PITCH_OFFSET / 2000;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800aff2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800aff6:	4907      	ldr	r1, [pc, #28]	; (800b014 <_ZN15Kalman_Filtresi3RunEv+0x1a1c>)
 800aff8:	4618      	mov	r0, r3
 800affa:	f7f5 ff27 	bl	8000e4c <__aeabi_fdiv>
 800affe:	4603      	mov	r3, r0
 800b000:	461a      	mov	r2, r3
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    	gyro_ready = true;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2201      	movs	r2, #1
 800b00c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 800b010:	e002      	b.n	800b018 <_ZN15Kalman_Filtresi3RunEv+0x1a20>
 800b012:	bf00      	nop
 800b014:	44fa0000 	.word	0x44fa0000
    }

      float u = acc_vert;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800b01e:	623b      	str	r3, [r7, #32]

      //ALT PREDICTION
	  alt_gnd = (alt_gnd) + st*(vz) + (u*(st)*st)/2;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800b026:	4618      	mov	r0, r3
 800b028:	f7f5 f9f6 	bl	8000418 <__aeabi_f2d>
 800b02c:	4680      	mov	r8, r0
 800b02e:	4689      	mov	r9, r1
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800b03c:	4618      	mov	r0, r3
 800b03e:	f7f5 f9eb 	bl	8000418 <__aeabi_f2d>
 800b042:	4602      	mov	r2, r0
 800b044:	460b      	mov	r3, r1
 800b046:	4620      	mov	r0, r4
 800b048:	4629      	mov	r1, r5
 800b04a:	f7f5 fa3d 	bl	80004c8 <__aeabi_dmul>
 800b04e:	4602      	mov	r2, r0
 800b050:	460b      	mov	r3, r1
 800b052:	4640      	mov	r0, r8
 800b054:	4649      	mov	r1, r9
 800b056:	f7f5 f881 	bl	800015c <__adddf3>
 800b05a:	4602      	mov	r2, r0
 800b05c:	460b      	mov	r3, r1
 800b05e:	4614      	mov	r4, r2
 800b060:	461d      	mov	r5, r3
 800b062:	6a38      	ldr	r0, [r7, #32]
 800b064:	f7f5 f9d8 	bl	8000418 <__aeabi_f2d>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b06e:	f7f5 fa2b 	bl	80004c8 <__aeabi_dmul>
 800b072:	4602      	mov	r2, r0
 800b074:	460b      	mov	r3, r1
 800b076:	4610      	mov	r0, r2
 800b078:	4619      	mov	r1, r3
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b080:	f7f5 fa22 	bl	80004c8 <__aeabi_dmul>
 800b084:	4602      	mov	r2, r0
 800b086:	460b      	mov	r3, r1
 800b088:	4610      	mov	r0, r2
 800b08a:	4619      	mov	r1, r3
 800b08c:	f04f 0200 	mov.w	r2, #0
 800b090:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b094:	f7f5 fb42 	bl	800071c <__aeabi_ddiv>
 800b098:	4602      	mov	r2, r0
 800b09a:	460b      	mov	r3, r1
 800b09c:	4620      	mov	r0, r4
 800b09e:	4629      	mov	r1, r5
 800b0a0:	f7f5 f85c 	bl	800015c <__adddf3>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	4610      	mov	r0, r2
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	f7f5 fcbc 	bl	8000a28 <__aeabi_d2f>
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	  vz = (vz) + u*(st);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f7f5 f9aa 	bl	8000418 <__aeabi_f2d>
 800b0c4:	4604      	mov	r4, r0
 800b0c6:	460d      	mov	r5, r1
 800b0c8:	6a38      	ldr	r0, [r7, #32]
 800b0ca:	f7f5 f9a5 	bl	8000418 <__aeabi_f2d>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b0d4:	f7f5 f9f8 	bl	80004c8 <__aeabi_dmul>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	460b      	mov	r3, r1
 800b0dc:	4620      	mov	r0, r4
 800b0de:	4629      	mov	r1, r5
 800b0e0:	f7f5 f83c 	bl	800015c <__adddf3>
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	460b      	mov	r3, r1
 800b0e8:	4610      	mov	r0, r2
 800b0ea:	4619      	mov	r1, r3
 800b0ec:	f7f5 fc9c 	bl	8000a28 <__aeabi_d2f>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  //baro_gnd = (baro_gnd);

	  S11_alt = S11_alt + salt + S21_alt*st + (st)*(S12_alt + S22_alt*st);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800b102:	4619      	mov	r1, r3
 800b104:	4610      	mov	r0, r2
 800b106:	f7f5 fce5 	bl	8000ad4 <__addsf3>
 800b10a:	4603      	mov	r3, r0
 800b10c:	4618      	mov	r0, r3
 800b10e:	f7f5 f983 	bl	8000418 <__aeabi_f2d>
 800b112:	4604      	mov	r4, r0
 800b114:	460d      	mov	r5, r1
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7f5 f97c 	bl	8000418 <__aeabi_f2d>
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b126:	f7f5 f9cf 	bl	80004c8 <__aeabi_dmul>
 800b12a:	4602      	mov	r2, r0
 800b12c:	460b      	mov	r3, r1
 800b12e:	4620      	mov	r0, r4
 800b130:	4629      	mov	r1, r5
 800b132:	f7f5 f813 	bl	800015c <__adddf3>
 800b136:	4602      	mov	r2, r0
 800b138:	460b      	mov	r3, r1
 800b13a:	4692      	mov	sl, r2
 800b13c:	469b      	mov	fp, r3
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b148:	4618      	mov	r0, r3
 800b14a:	f7f5 f965 	bl	8000418 <__aeabi_f2d>
 800b14e:	4680      	mov	r8, r0
 800b150:	4689      	mov	r9, r1
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b156:	4618      	mov	r0, r3
 800b158:	f7f5 f95e 	bl	8000418 <__aeabi_f2d>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b162:	f7f5 f9b1 	bl	80004c8 <__aeabi_dmul>
 800b166:	4602      	mov	r2, r0
 800b168:	460b      	mov	r3, r1
 800b16a:	4640      	mov	r0, r8
 800b16c:	4649      	mov	r1, r9
 800b16e:	f7f4 fff5 	bl	800015c <__adddf3>
 800b172:	4602      	mov	r2, r0
 800b174:	460b      	mov	r3, r1
 800b176:	4620      	mov	r0, r4
 800b178:	4629      	mov	r1, r5
 800b17a:	f7f5 f9a5 	bl	80004c8 <__aeabi_dmul>
 800b17e:	4602      	mov	r2, r0
 800b180:	460b      	mov	r3, r1
 800b182:	4650      	mov	r0, sl
 800b184:	4659      	mov	r1, fp
 800b186:	f7f4 ffe9 	bl	800015c <__adddf3>
 800b18a:	4602      	mov	r2, r0
 800b18c:	460b      	mov	r3, r1
 800b18e:	4610      	mov	r0, r2
 800b190:	4619      	mov	r1, r3
 800b192:	f7f5 fc49 	bl	8000a28 <__aeabi_d2f>
 800b196:	4602      	mov	r2, r0
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	669a      	str	r2, [r3, #104]	; 0x68
	  S12_alt = S12_alt + S22_alt*st;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f7f5 f939 	bl	8000418 <__aeabi_f2d>
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	460d      	mov	r5, r1
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7f5 f932 	bl	8000418 <__aeabi_f2d>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b1ba:	f7f5 f985 	bl	80004c8 <__aeabi_dmul>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	f7f4 ffc9 	bl	800015c <__adddf3>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	f7f5 fc29 	bl	8000a28 <__aeabi_d2f>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	66da      	str	r2, [r3, #108]	; 0x6c
	  S13_alt = S13_alt + S23_alt*st;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f7f5 f919 	bl	8000418 <__aeabi_f2d>
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	460d      	mov	r5, r1
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f7f5 f912 	bl	8000418 <__aeabi_f2d>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b1fa:	f7f5 f965 	bl	80004c8 <__aeabi_dmul>
 800b1fe:	4602      	mov	r2, r0
 800b200:	460b      	mov	r3, r1
 800b202:	4620      	mov	r0, r4
 800b204:	4629      	mov	r1, r5
 800b206:	f7f4 ffa9 	bl	800015c <__adddf3>
 800b20a:	4602      	mov	r2, r0
 800b20c:	460b      	mov	r3, r1
 800b20e:	4610      	mov	r0, r2
 800b210:	4619      	mov	r1, r3
 800b212:	f7f5 fc09 	bl	8000a28 <__aeabi_d2f>
 800b216:	4602      	mov	r2, r0
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	679a      	str	r2, [r3, #120]	; 0x78

	  S21_alt = S21_alt + S22_alt*(st);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b220:	4618      	mov	r0, r3
 800b222:	f7f5 f8f9 	bl	8000418 <__aeabi_f2d>
 800b226:	4604      	mov	r4, r0
 800b228:	460d      	mov	r5, r1
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b22e:	4618      	mov	r0, r3
 800b230:	f7f5 f8f2 	bl	8000418 <__aeabi_f2d>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b23a:	f7f5 f945 	bl	80004c8 <__aeabi_dmul>
 800b23e:	4602      	mov	r2, r0
 800b240:	460b      	mov	r3, r1
 800b242:	4620      	mov	r0, r4
 800b244:	4629      	mov	r1, r5
 800b246:	f7f4 ff89 	bl	800015c <__adddf3>
 800b24a:	4602      	mov	r2, r0
 800b24c:	460b      	mov	r3, r1
 800b24e:	4610      	mov	r0, r2
 800b250:	4619      	mov	r1, r3
 800b252:	f7f5 fbe9 	bl	8000a28 <__aeabi_d2f>
 800b256:	4602      	mov	r2, r0
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	671a      	str	r2, [r3, #112]	; 0x70
	  S22_alt =  S22_alt + svel;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b266:	4619      	mov	r1, r3
 800b268:	4610      	mov	r0, r2
 800b26a:	f7f5 fc33 	bl	8000ad4 <__addsf3>
 800b26e:	4603      	mov	r3, r0
 800b270:	461a      	mov	r2, r3
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	675a      	str	r2, [r3, #116]	; 0x74
	  //S23_alt = S23_alt;

	  S31_alt = S31_alt + S32_alt*(st);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b27c:	4618      	mov	r0, r3
 800b27e:	f7f5 f8cb 	bl	8000418 <__aeabi_f2d>
 800b282:	4604      	mov	r4, r0
 800b284:	460d      	mov	r5, r1
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b28c:	4618      	mov	r0, r3
 800b28e:	f7f5 f8c3 	bl	8000418 <__aeabi_f2d>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800b298:	f7f5 f916 	bl	80004c8 <__aeabi_dmul>
 800b29c:	4602      	mov	r2, r0
 800b29e:	460b      	mov	r3, r1
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	f7f4 ff5a 	bl	800015c <__adddf3>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	4610      	mov	r0, r2
 800b2ae:	4619      	mov	r1, r3
 800b2b0:	f7f5 fbba 	bl	8000a28 <__aeabi_d2f>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	  //S32_alt = S32_alt;
	  S33_alt = S33_alt + sbar;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	4610      	mov	r0, r2
 800b2cc:	f7f5 fc02 	bl	8000ad4 <__addsf3>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	  A = (Qb*Qs + Qb*S11_alt + Qs*S11_alt + Qs*S13_alt + Qs*S31_alt + Qs*S33_alt + S11_alt*S33_alt - S13_alt*S31_alt);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	f7f5 fcfb 	bl	8000ce4 <__aeabi_fmul>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	461c      	mov	r4, r3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	4610      	mov	r0, r2
 800b300:	f7f5 fcf0 	bl	8000ce4 <__aeabi_fmul>
 800b304:	4603      	mov	r3, r0
 800b306:	4619      	mov	r1, r3
 800b308:	4620      	mov	r0, r4
 800b30a:	f7f5 fbe3 	bl	8000ad4 <__addsf3>
 800b30e:	4603      	mov	r3, r0
 800b310:	461c      	mov	r4, r3
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b31c:	4619      	mov	r1, r3
 800b31e:	4610      	mov	r0, r2
 800b320:	f7f5 fce0 	bl	8000ce4 <__aeabi_fmul>
 800b324:	4603      	mov	r3, r0
 800b326:	4619      	mov	r1, r3
 800b328:	4620      	mov	r0, r4
 800b32a:	f7f5 fbd3 	bl	8000ad4 <__addsf3>
 800b32e:	4603      	mov	r3, r0
 800b330:	461c      	mov	r4, r3
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b33c:	4619      	mov	r1, r3
 800b33e:	4610      	mov	r0, r2
 800b340:	f7f5 fcd0 	bl	8000ce4 <__aeabi_fmul>
 800b344:	4603      	mov	r3, r0
 800b346:	4619      	mov	r1, r3
 800b348:	4620      	mov	r0, r4
 800b34a:	f7f5 fbc3 	bl	8000ad4 <__addsf3>
 800b34e:	4603      	mov	r3, r0
 800b350:	461c      	mov	r4, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b35e:	4619      	mov	r1, r3
 800b360:	4610      	mov	r0, r2
 800b362:	f7f5 fcbf 	bl	8000ce4 <__aeabi_fmul>
 800b366:	4603      	mov	r3, r0
 800b368:	4619      	mov	r1, r3
 800b36a:	4620      	mov	r0, r4
 800b36c:	f7f5 fbb2 	bl	8000ad4 <__addsf3>
 800b370:	4603      	mov	r3, r0
 800b372:	461c      	mov	r4, r3
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b380:	4619      	mov	r1, r3
 800b382:	4610      	mov	r0, r2
 800b384:	f7f5 fcae 	bl	8000ce4 <__aeabi_fmul>
 800b388:	4603      	mov	r3, r0
 800b38a:	4619      	mov	r1, r3
 800b38c:	4620      	mov	r0, r4
 800b38e:	f7f5 fba1 	bl	8000ad4 <__addsf3>
 800b392:	4603      	mov	r3, r0
 800b394:	461c      	mov	r4, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	4610      	mov	r0, r2
 800b3a4:	f7f5 fc9e 	bl	8000ce4 <__aeabi_fmul>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f7f5 fb91 	bl	8000ad4 <__addsf3>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	461c      	mov	r4, r3
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	4610      	mov	r0, r2
 800b3c4:	f7f5 fc8e 	bl	8000ce4 <__aeabi_fmul>
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	4619      	mov	r1, r3
 800b3cc:	4620      	mov	r0, r4
 800b3ce:	f7f5 fb7f 	bl	8000ad0 <__aeabi_fsub>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	63fb      	str	r3, [r7, #60]	; 0x3c

	  //ALT CORRECTION
	  float Kt11 = (Qs*(S11_alt + S13_alt))/A;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	4610      	mov	r0, r2
 800b3e8:	f7f5 fb74 	bl	8000ad4 <__addsf3>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	4620      	mov	r0, r4
 800b3f2:	f7f5 fc77 	bl	8000ce4 <__aeabi_fmul>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f7f5 fd26 	bl	8000e4c <__aeabi_fdiv>
 800b400:	4603      	mov	r3, r0
 800b402:	61fb      	str	r3, [r7, #28]
	  float Kt12 = (Qb*S11_alt + S11_alt*S33_alt - S13_alt*S31_alt)/A;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b40e:	4619      	mov	r1, r3
 800b410:	4610      	mov	r0, r2
 800b412:	f7f5 fc67 	bl	8000ce4 <__aeabi_fmul>
 800b416:	4603      	mov	r3, r0
 800b418:	461c      	mov	r4, r3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b424:	4619      	mov	r1, r3
 800b426:	4610      	mov	r0, r2
 800b428:	f7f5 fc5c 	bl	8000ce4 <__aeabi_fmul>
 800b42c:	4603      	mov	r3, r0
 800b42e:	4619      	mov	r1, r3
 800b430:	4620      	mov	r0, r4
 800b432:	f7f5 fb4f 	bl	8000ad4 <__addsf3>
 800b436:	4603      	mov	r3, r0
 800b438:	461c      	mov	r4, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b444:	4619      	mov	r1, r3
 800b446:	4610      	mov	r0, r2
 800b448:	f7f5 fc4c 	bl	8000ce4 <__aeabi_fmul>
 800b44c:	4603      	mov	r3, r0
 800b44e:	4619      	mov	r1, r3
 800b450:	4620      	mov	r0, r4
 800b452:	f7f5 fb3d 	bl	8000ad0 <__aeabi_fsub>
 800b456:	4603      	mov	r3, r0
 800b458:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b45a:	4618      	mov	r0, r3
 800b45c:	f7f5 fcf6 	bl	8000e4c <__aeabi_fdiv>
 800b460:	4603      	mov	r3, r0
 800b462:	61bb      	str	r3, [r7, #24]

	  float Kt21 = (Qs*S21_alt + Qs*S23_alt + S11_alt*S23_alt - S13_alt*S21_alt)/A;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b46e:	4619      	mov	r1, r3
 800b470:	4610      	mov	r0, r2
 800b472:	f7f5 fc37 	bl	8000ce4 <__aeabi_fmul>
 800b476:	4603      	mov	r3, r0
 800b478:	461c      	mov	r4, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b484:	4619      	mov	r1, r3
 800b486:	4610      	mov	r0, r2
 800b488:	f7f5 fc2c 	bl	8000ce4 <__aeabi_fmul>
 800b48c:	4603      	mov	r3, r0
 800b48e:	4619      	mov	r1, r3
 800b490:	4620      	mov	r0, r4
 800b492:	f7f5 fb1f 	bl	8000ad4 <__addsf3>
 800b496:	4603      	mov	r3, r0
 800b498:	461c      	mov	r4, r3
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	4610      	mov	r0, r2
 800b4a6:	f7f5 fc1d 	bl	8000ce4 <__aeabi_fmul>
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f7f5 fb10 	bl	8000ad4 <__addsf3>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	461c      	mov	r4, r3
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	4610      	mov	r0, r2
 800b4c4:	f7f5 fc0e 	bl	8000ce4 <__aeabi_fmul>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f7f5 faff 	bl	8000ad0 <__aeabi_fsub>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7f5 fcb8 	bl	8000e4c <__aeabi_fdiv>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	617b      	str	r3, [r7, #20]
	  float Kt22 = (Qb*S21_alt - S11_alt*S23_alt + S13_alt*S21_alt + S21_alt*S33_alt - S23_alt*S31_alt)/A;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	4610      	mov	r0, r2
 800b4ee:	f7f5 fbf9 	bl	8000ce4 <__aeabi_fmul>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	461c      	mov	r4, r3
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b4fe:	4619      	mov	r1, r3
 800b500:	4610      	mov	r0, r2
 800b502:	f7f5 fbef 	bl	8000ce4 <__aeabi_fmul>
 800b506:	4603      	mov	r3, r0
 800b508:	4619      	mov	r1, r3
 800b50a:	4620      	mov	r0, r4
 800b50c:	f7f5 fae0 	bl	8000ad0 <__aeabi_fsub>
 800b510:	4603      	mov	r3, r0
 800b512:	461c      	mov	r4, r3
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b51c:	4619      	mov	r1, r3
 800b51e:	4610      	mov	r0, r2
 800b520:	f7f5 fbe0 	bl	8000ce4 <__aeabi_fmul>
 800b524:	4603      	mov	r3, r0
 800b526:	4619      	mov	r1, r3
 800b528:	4620      	mov	r0, r4
 800b52a:	f7f5 fad3 	bl	8000ad4 <__addsf3>
 800b52e:	4603      	mov	r3, r0
 800b530:	461c      	mov	r4, r3
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b53c:	4619      	mov	r1, r3
 800b53e:	4610      	mov	r0, r2
 800b540:	f7f5 fbd0 	bl	8000ce4 <__aeabi_fmul>
 800b544:	4603      	mov	r3, r0
 800b546:	4619      	mov	r1, r3
 800b548:	4620      	mov	r0, r4
 800b54a:	f7f5 fac3 	bl	8000ad4 <__addsf3>
 800b54e:	4603      	mov	r3, r0
 800b550:	461c      	mov	r4, r3
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b55c:	4619      	mov	r1, r3
 800b55e:	4610      	mov	r0, r2
 800b560:	f7f5 fbc0 	bl	8000ce4 <__aeabi_fmul>
 800b564:	4603      	mov	r3, r0
 800b566:	4619      	mov	r1, r3
 800b568:	4620      	mov	r0, r4
 800b56a:	f7f5 fab1 	bl	8000ad0 <__aeabi_fsub>
 800b56e:	4603      	mov	r3, r0
 800b570:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b572:	4618      	mov	r0, r3
 800b574:	f7f5 fc6a 	bl	8000e4c <__aeabi_fdiv>
 800b578:	4603      	mov	r3, r0
 800b57a:	613b      	str	r3, [r7, #16]

	  float Kt31 = (Qs*S31_alt + Qs*S33_alt + S11_alt*S33_alt - S13_alt*S31_alt)/A;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b588:	4619      	mov	r1, r3
 800b58a:	4610      	mov	r0, r2
 800b58c:	f7f5 fbaa 	bl	8000ce4 <__aeabi_fmul>
 800b590:	4603      	mov	r3, r0
 800b592:	461c      	mov	r4, r3
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	4610      	mov	r0, r2
 800b5a4:	f7f5 fb9e 	bl	8000ce4 <__aeabi_fmul>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	4619      	mov	r1, r3
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f7f5 fa91 	bl	8000ad4 <__addsf3>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	461c      	mov	r4, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	4610      	mov	r0, r2
 800b5c4:	f7f5 fb8e 	bl	8000ce4 <__aeabi_fmul>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f7f5 fa81 	bl	8000ad4 <__addsf3>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	461c      	mov	r4, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b5e0:	4619      	mov	r1, r3
 800b5e2:	4610      	mov	r0, r2
 800b5e4:	f7f5 fb7e 	bl	8000ce4 <__aeabi_fmul>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	f7f5 fa6f 	bl	8000ad0 <__aeabi_fsub>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7f5 fc28 	bl	8000e4c <__aeabi_fdiv>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	60fb      	str	r3, [r7, #12]
	  float Kt32 = (Qb*S31_alt - S11_alt*S33_alt + S13_alt*S31_alt)/A;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b60c:	4619      	mov	r1, r3
 800b60e:	4610      	mov	r0, r2
 800b610:	f7f5 fb68 	bl	8000ce4 <__aeabi_fmul>
 800b614:	4603      	mov	r3, r0
 800b616:	461c      	mov	r4, r3
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b622:	4619      	mov	r1, r3
 800b624:	4610      	mov	r0, r2
 800b626:	f7f5 fb5d 	bl	8000ce4 <__aeabi_fmul>
 800b62a:	4603      	mov	r3, r0
 800b62c:	4619      	mov	r1, r3
 800b62e:	4620      	mov	r0, r4
 800b630:	f7f5 fa4e 	bl	8000ad0 <__aeabi_fsub>
 800b634:	4603      	mov	r3, r0
 800b636:	461c      	mov	r4, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b642:	4619      	mov	r1, r3
 800b644:	4610      	mov	r0, r2
 800b646:	f7f5 fb4d 	bl	8000ce4 <__aeabi_fmul>
 800b64a:	4603      	mov	r3, r0
 800b64c:	4619      	mov	r1, r3
 800b64e:	4620      	mov	r0, r4
 800b650:	f7f5 fa40 	bl	8000ad4 <__addsf3>
 800b654:	4603      	mov	r3, r0
 800b656:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b658:	4618      	mov	r0, r3
 800b65a:	f7f5 fbf7 	bl	8000e4c <__aeabi_fdiv>
 800b65e:	4603      	mov	r3, r0
 800b660:	60bb      	str	r3, [r7, #8]

	  alt_gnd = (alt_gnd) - Kt12*((alt_gnd) - (sonar_alt)) - Kt11*((alt_gnd) - (baro_alt) + (baro_gnd));
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f8d3 4158 	ldr.w	r4, [r3, #344]	; 0x158
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800b674:	4619      	mov	r1, r3
 800b676:	4610      	mov	r0, r2
 800b678:	f7f5 fa2a 	bl	8000ad0 <__aeabi_fsub>
 800b67c:	4603      	mov	r3, r0
 800b67e:	69b9      	ldr	r1, [r7, #24]
 800b680:	4618      	mov	r0, r3
 800b682:	f7f5 fb2f 	bl	8000ce4 <__aeabi_fmul>
 800b686:	4603      	mov	r3, r0
 800b688:	4619      	mov	r1, r3
 800b68a:	4620      	mov	r0, r4
 800b68c:	f7f5 fa20 	bl	8000ad0 <__aeabi_fsub>
 800b690:	4603      	mov	r3, r0
 800b692:	461c      	mov	r4, r3
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	4610      	mov	r0, r2
 800b6a4:	f7f5 fa14 	bl	8000ad0 <__aeabi_fsub>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	461a      	mov	r2, r3
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	4610      	mov	r0, r2
 800b6b6:	f7f5 fa0d 	bl	8000ad4 <__addsf3>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	69f9      	ldr	r1, [r7, #28]
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7f5 fb10 	bl	8000ce4 <__aeabi_fmul>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	4619      	mov	r1, r3
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	f7f5 fa01 	bl	8000ad0 <__aeabi_fsub>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158


	  vz = (vz) - Kt22*((alt_gnd) - (sonar_alt)) - Kt21*((alt_gnd) - (baro_alt) + (baro_gnd));
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8d3 415c 	ldr.w	r4, [r3, #348]	; 0x15c
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	4610      	mov	r0, r2
 800b6ee:	f7f5 f9ef 	bl	8000ad0 <__aeabi_fsub>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	6939      	ldr	r1, [r7, #16]
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f7f5 faf4 	bl	8000ce4 <__aeabi_fmul>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	4619      	mov	r1, r3
 800b700:	4620      	mov	r0, r4
 800b702:	f7f5 f9e5 	bl	8000ad0 <__aeabi_fsub>
 800b706:	4603      	mov	r3, r0
 800b708:	461c      	mov	r4, r3
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800b716:	4619      	mov	r1, r3
 800b718:	4610      	mov	r0, r2
 800b71a:	f7f5 f9d9 	bl	8000ad0 <__aeabi_fsub>
 800b71e:	4603      	mov	r3, r0
 800b720:	461a      	mov	r2, r3
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800b728:	4619      	mov	r1, r3
 800b72a:	4610      	mov	r0, r2
 800b72c:	f7f5 f9d2 	bl	8000ad4 <__addsf3>
 800b730:	4603      	mov	r3, r0
 800b732:	6979      	ldr	r1, [r7, #20]
 800b734:	4618      	mov	r0, r3
 800b736:	f7f5 fad5 	bl	8000ce4 <__aeabi_fmul>
 800b73a:	4603      	mov	r3, r0
 800b73c:	4619      	mov	r1, r3
 800b73e:	4620      	mov	r0, r4
 800b740:	f7f5 f9c6 	bl	8000ad0 <__aeabi_fsub>
 800b744:	4603      	mov	r3, r0
 800b746:	461a      	mov	r2, r3
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c


	  baro_gnd = (baro_gnd) - Kt32*((alt_gnd) - (sonar_alt)) - Kt31*((alt_gnd) - (baro_alt) + (baro_gnd));
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	f8d3 4168 	ldr.w	r4, [r3, #360]	; 0x168
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800b760:	4619      	mov	r1, r3
 800b762:	4610      	mov	r0, r2
 800b764:	f7f5 f9b4 	bl	8000ad0 <__aeabi_fsub>
 800b768:	4603      	mov	r3, r0
 800b76a:	68b9      	ldr	r1, [r7, #8]
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7f5 fab9 	bl	8000ce4 <__aeabi_fmul>
 800b772:	4603      	mov	r3, r0
 800b774:	4619      	mov	r1, r3
 800b776:	4620      	mov	r0, r4
 800b778:	f7f5 f9aa 	bl	8000ad0 <__aeabi_fsub>
 800b77c:	4603      	mov	r3, r0
 800b77e:	461c      	mov	r4, r3
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800b78c:	4619      	mov	r1, r3
 800b78e:	4610      	mov	r0, r2
 800b790:	f7f5 f99e 	bl	8000ad0 <__aeabi_fsub>
 800b794:	4603      	mov	r3, r0
 800b796:	461a      	mov	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800b79e:	4619      	mov	r1, r3
 800b7a0:	4610      	mov	r0, r2
 800b7a2:	f7f5 f997 	bl	8000ad4 <__addsf3>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	68f9      	ldr	r1, [r7, #12]
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	f7f5 fa9a 	bl	8000ce4 <__aeabi_fmul>
 800b7b0:	4603      	mov	r3, r0
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f7f5 f98b 	bl	8000ad0 <__aeabi_fsub>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	461a      	mov	r2, r3
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168


	  S11_alt =  - S11_alt*(Kt11 + Kt12 - 1) - Kt11*S31_alt;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b7c8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b7cc:	69b9      	ldr	r1, [r7, #24]
 800b7ce:	69f8      	ldr	r0, [r7, #28]
 800b7d0:	f7f5 f980 	bl	8000ad4 <__addsf3>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7f5 f978 	bl	8000ad0 <__aeabi_fsub>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	f7f5 fa7d 	bl	8000ce4 <__aeabi_fmul>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	461c      	mov	r4, r3
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b7f4:	69f9      	ldr	r1, [r7, #28]
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7f5 fa74 	bl	8000ce4 <__aeabi_fmul>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	4619      	mov	r1, r3
 800b800:	4620      	mov	r0, r4
 800b802:	f7f5 f965 	bl	8000ad0 <__aeabi_fsub>
 800b806:	4603      	mov	r3, r0
 800b808:	461a      	mov	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	669a      	str	r2, [r3, #104]	; 0x68


	  S12_alt = - S12_alt*(Kt11 + Kt12 - 1) - Kt11*S32_alt;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b812:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b816:	69b9      	ldr	r1, [r7, #24]
 800b818:	69f8      	ldr	r0, [r7, #28]
 800b81a:	f7f5 f95b 	bl	8000ad4 <__addsf3>
 800b81e:	4603      	mov	r3, r0
 800b820:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b824:	4618      	mov	r0, r3
 800b826:	f7f5 f953 	bl	8000ad0 <__aeabi_fsub>
 800b82a:	4603      	mov	r3, r0
 800b82c:	4619      	mov	r1, r3
 800b82e:	4620      	mov	r0, r4
 800b830:	f7f5 fa58 	bl	8000ce4 <__aeabi_fmul>
 800b834:	4603      	mov	r3, r0
 800b836:	461c      	mov	r4, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b83e:	69f9      	ldr	r1, [r7, #28]
 800b840:	4618      	mov	r0, r3
 800b842:	f7f5 fa4f 	bl	8000ce4 <__aeabi_fmul>
 800b846:	4603      	mov	r3, r0
 800b848:	4619      	mov	r1, r3
 800b84a:	4620      	mov	r0, r4
 800b84c:	f7f5 f940 	bl	8000ad0 <__aeabi_fsub>
 800b850:	4603      	mov	r3, r0
 800b852:	461a      	mov	r2, r3
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	66da      	str	r2, [r3, #108]	; 0x6c


	  S13_alt = - S13_alt*(Kt11 + Kt12 - 1) - Kt11*S33_alt;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b85c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b860:	69b9      	ldr	r1, [r7, #24]
 800b862:	69f8      	ldr	r0, [r7, #28]
 800b864:	f7f5 f936 	bl	8000ad4 <__addsf3>
 800b868:	4603      	mov	r3, r0
 800b86a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b86e:	4618      	mov	r0, r3
 800b870:	f7f5 f92e 	bl	8000ad0 <__aeabi_fsub>
 800b874:	4603      	mov	r3, r0
 800b876:	4619      	mov	r1, r3
 800b878:	4620      	mov	r0, r4
 800b87a:	f7f5 fa33 	bl	8000ce4 <__aeabi_fmul>
 800b87e:	4603      	mov	r3, r0
 800b880:	461c      	mov	r4, r3
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b888:	69f9      	ldr	r1, [r7, #28]
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7f5 fa2a 	bl	8000ce4 <__aeabi_fmul>
 800b890:	4603      	mov	r3, r0
 800b892:	4619      	mov	r1, r3
 800b894:	4620      	mov	r0, r4
 800b896:	f7f5 f91b 	bl	8000ad0 <__aeabi_fsub>
 800b89a:	4603      	mov	r3, r0
 800b89c:	461a      	mov	r2, r3
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	679a      	str	r2, [r3, #120]	; 0x78


	  S21_alt =  S21_alt - S11_alt*(Kt21 + Kt22) - Kt21*S31_alt;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800b8aa:	6939      	ldr	r1, [r7, #16]
 800b8ac:	6978      	ldr	r0, [r7, #20]
 800b8ae:	f7f5 f911 	bl	8000ad4 <__addsf3>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	f7f5 fa14 	bl	8000ce4 <__aeabi_fmul>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	4619      	mov	r1, r3
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	f7f5 f905 	bl	8000ad0 <__aeabi_fsub>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	461c      	mov	r4, r3
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8d0:	6979      	ldr	r1, [r7, #20]
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f7f5 fa06 	bl	8000ce4 <__aeabi_fmul>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	4619      	mov	r1, r3
 800b8dc:	4620      	mov	r0, r4
 800b8de:	f7f5 f8f7 	bl	8000ad0 <__aeabi_fsub>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	671a      	str	r2, [r3, #112]	; 0x70


	  S22_alt =  S22_alt - S12_alt*(Kt21 + Kt22) - Kt21*S32_alt;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6edd      	ldr	r5, [r3, #108]	; 0x6c
 800b8f2:	6939      	ldr	r1, [r7, #16]
 800b8f4:	6978      	ldr	r0, [r7, #20]
 800b8f6:	f7f5 f8ed 	bl	8000ad4 <__addsf3>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	4628      	mov	r0, r5
 800b900:	f7f5 f9f0 	bl	8000ce4 <__aeabi_fmul>
 800b904:	4603      	mov	r3, r0
 800b906:	4619      	mov	r1, r3
 800b908:	4620      	mov	r0, r4
 800b90a:	f7f5 f8e1 	bl	8000ad0 <__aeabi_fsub>
 800b90e:	4603      	mov	r3, r0
 800b910:	461c      	mov	r4, r3
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b918:	6979      	ldr	r1, [r7, #20]
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7f5 f9e2 	bl	8000ce4 <__aeabi_fmul>
 800b920:	4603      	mov	r3, r0
 800b922:	4619      	mov	r1, r3
 800b924:	4620      	mov	r0, r4
 800b926:	f7f5 f8d3 	bl	8000ad0 <__aeabi_fsub>
 800b92a:	4603      	mov	r3, r0
 800b92c:	461a      	mov	r2, r3
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	675a      	str	r2, [r3, #116]	; 0x74


	  S23_alt =  S23_alt - S13_alt*(Kt21 + Kt22) - Kt21*S33_alt;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6f9d      	ldr	r5, [r3, #120]	; 0x78
 800b93a:	6939      	ldr	r1, [r7, #16]
 800b93c:	6978      	ldr	r0, [r7, #20]
 800b93e:	f7f5 f8c9 	bl	8000ad4 <__addsf3>
 800b942:	4603      	mov	r3, r0
 800b944:	4619      	mov	r1, r3
 800b946:	4628      	mov	r0, r5
 800b948:	f7f5 f9cc 	bl	8000ce4 <__aeabi_fmul>
 800b94c:	4603      	mov	r3, r0
 800b94e:	4619      	mov	r1, r3
 800b950:	4620      	mov	r0, r4
 800b952:	f7f5 f8bd 	bl	8000ad0 <__aeabi_fsub>
 800b956:	4603      	mov	r3, r0
 800b958:	461c      	mov	r4, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b960:	6979      	ldr	r1, [r7, #20]
 800b962:	4618      	mov	r0, r3
 800b964:	f7f5 f9be 	bl	8000ce4 <__aeabi_fmul>
 800b968:	4603      	mov	r3, r0
 800b96a:	4619      	mov	r1, r3
 800b96c:	4620      	mov	r0, r4
 800b96e:	f7f5 f8af 	bl	8000ad0 <__aeabi_fsub>
 800b972:	4603      	mov	r3, r0
 800b974:	461a      	mov	r2, r3
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	67da      	str	r2, [r3, #124]	; 0x7c


	  S31_alt = - S31_alt*(Kt31 - 1) - S11_alt*(Kt31 + Kt32);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b980:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b984:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b988:	68f8      	ldr	r0, [r7, #12]
 800b98a:	f7f5 f8a1 	bl	8000ad0 <__aeabi_fsub>
 800b98e:	4603      	mov	r3, r0
 800b990:	4619      	mov	r1, r3
 800b992:	4620      	mov	r0, r4
 800b994:	f7f5 f9a6 	bl	8000ce4 <__aeabi_fmul>
 800b998:	4603      	mov	r3, r0
 800b99a:	461d      	mov	r5, r3
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 800b9a0:	68b9      	ldr	r1, [r7, #8]
 800b9a2:	68f8      	ldr	r0, [r7, #12]
 800b9a4:	f7f5 f896 	bl	8000ad4 <__addsf3>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f7f5 f999 	bl	8000ce4 <__aeabi_fmul>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	4628      	mov	r0, r5
 800b9b8:	f7f5 f88a 	bl	8000ad0 <__aeabi_fsub>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	461a      	mov	r2, r3
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80


	  S32_alt = - S32_alt*(Kt31 - 1) - S12_alt*(Kt31 + Kt32);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b9cc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b9d0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b9d4:	68f8      	ldr	r0, [r7, #12]
 800b9d6:	f7f5 f87b 	bl	8000ad0 <__aeabi_fsub>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	4619      	mov	r1, r3
 800b9de:	4620      	mov	r0, r4
 800b9e0:	f7f5 f980 	bl	8000ce4 <__aeabi_fmul>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	461d      	mov	r5, r3
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800b9ec:	68b9      	ldr	r1, [r7, #8]
 800b9ee:	68f8      	ldr	r0, [r7, #12]
 800b9f0:	f7f5 f870 	bl	8000ad4 <__addsf3>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	4620      	mov	r0, r4
 800b9fa:	f7f5 f973 	bl	8000ce4 <__aeabi_fmul>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	4619      	mov	r1, r3
 800ba02:	4628      	mov	r0, r5
 800ba04:	f7f5 f864 	bl	8000ad0 <__aeabi_fsub>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84


	  S33_alt = - S33_alt*(Kt31 - 1) - S13_alt*(Kt31 + Kt32);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba18:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ba1c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ba20:	68f8      	ldr	r0, [r7, #12]
 800ba22:	f7f5 f855 	bl	8000ad0 <__aeabi_fsub>
 800ba26:	4603      	mov	r3, r0
 800ba28:	4619      	mov	r1, r3
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	f7f5 f95a 	bl	8000ce4 <__aeabi_fmul>
 800ba30:	4603      	mov	r3, r0
 800ba32:	461d      	mov	r5, r3
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800ba38:	68b9      	ldr	r1, [r7, #8]
 800ba3a:	68f8      	ldr	r0, [r7, #12]
 800ba3c:	f7f5 f84a 	bl	8000ad4 <__addsf3>
 800ba40:	4603      	mov	r3, r0
 800ba42:	4619      	mov	r1, r3
 800ba44:	4620      	mov	r0, r4
 800ba46:	f7f5 f94d 	bl	8000ce4 <__aeabi_fmul>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	4628      	mov	r0, r5
 800ba50:	f7f5 f83e 	bl	8000ad0 <__aeabi_fsub>
 800ba54:	4603      	mov	r3, r0
 800ba56:	461a      	mov	r2, r3
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	  //X Position Estimation
	  //camx = cam_filt.Run(camx);
	  xpos = (xpos) + st*(vx) + (accXm*st*st)/2;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800ba64:	4618      	mov	r0, r3
 800ba66:	f7f4 fcd7 	bl	8000418 <__aeabi_f2d>
 800ba6a:	4680      	mov	r8, r0
 800ba6c:	4689      	mov	r9, r1
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f7f4 fccc 	bl	8000418 <__aeabi_f2d>
 800ba80:	4602      	mov	r2, r0
 800ba82:	460b      	mov	r3, r1
 800ba84:	4620      	mov	r0, r4
 800ba86:	4629      	mov	r1, r5
 800ba88:	f7f4 fd1e 	bl	80004c8 <__aeabi_dmul>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	4640      	mov	r0, r8
 800ba92:	4649      	mov	r1, r9
 800ba94:	f7f4 fb62 	bl	800015c <__adddf3>
 800ba98:	4602      	mov	r2, r0
 800ba9a:	460b      	mov	r3, r1
 800ba9c:	4614      	mov	r4, r2
 800ba9e:	461d      	mov	r5, r3
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7f4 fcb6 	bl	8000418 <__aeabi_f2d>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bab2:	f7f4 fd09 	bl	80004c8 <__aeabi_dmul>
 800bab6:	4602      	mov	r2, r0
 800bab8:	460b      	mov	r3, r1
 800baba:	4610      	mov	r0, r2
 800babc:	4619      	mov	r1, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bac4:	f7f4 fd00 	bl	80004c8 <__aeabi_dmul>
 800bac8:	4602      	mov	r2, r0
 800baca:	460b      	mov	r3, r1
 800bacc:	4610      	mov	r0, r2
 800bace:	4619      	mov	r1, r3
 800bad0:	f04f 0200 	mov.w	r2, #0
 800bad4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bad8:	f7f4 fe20 	bl	800071c <__aeabi_ddiv>
 800badc:	4602      	mov	r2, r0
 800bade:	460b      	mov	r3, r1
 800bae0:	4620      	mov	r0, r4
 800bae2:	4629      	mov	r1, r5
 800bae4:	f7f4 fb3a 	bl	800015c <__adddf3>
 800bae8:	4602      	mov	r2, r0
 800baea:	460b      	mov	r3, r1
 800baec:	4610      	mov	r0, r2
 800baee:	4619      	mov	r1, r3
 800baf0:	f7f4 ff9a 	bl	8000a28 <__aeabi_d2f>
 800baf4:	4602      	mov	r2, r0
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	  vx = (vx) + accXm*(st);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 800bb02:	4618      	mov	r0, r3
 800bb04:	f7f4 fc88 	bl	8000418 <__aeabi_f2d>
 800bb08:	4604      	mov	r4, r0
 800bb0a:	460d      	mov	r5, r1
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800bb12:	4618      	mov	r0, r3
 800bb14:	f7f4 fc80 	bl	8000418 <__aeabi_f2d>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bb1e:	f7f4 fcd3 	bl	80004c8 <__aeabi_dmul>
 800bb22:	4602      	mov	r2, r0
 800bb24:	460b      	mov	r3, r1
 800bb26:	4620      	mov	r0, r4
 800bb28:	4629      	mov	r1, r5
 800bb2a:	f7f4 fb17 	bl	800015c <__adddf3>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	460b      	mov	r3, r1
 800bb32:	4610      	mov	r0, r2
 800bb34:	4619      	mov	r1, r3
 800bb36:	f7f4 ff77 	bl	8000a28 <__aeabi_d2f>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

	  S11_x = S11_x + spx + S21_x*st + (st*st*(S12_x + S22_x*st))/st;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bb4e:	4619      	mov	r1, r3
 800bb50:	4610      	mov	r0, r2
 800bb52:	f7f4 ffbf 	bl	8000ad4 <__addsf3>
 800bb56:	4603      	mov	r3, r0
 800bb58:	4618      	mov	r0, r3
 800bb5a:	f7f4 fc5d 	bl	8000418 <__aeabi_f2d>
 800bb5e:	4604      	mov	r4, r0
 800bb60:	460d      	mov	r5, r1
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f7f4 fc55 	bl	8000418 <__aeabi_f2d>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bb74:	f7f4 fca8 	bl	80004c8 <__aeabi_dmul>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	460b      	mov	r3, r1
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	4629      	mov	r1, r5
 800bb80:	f7f4 faec 	bl	800015c <__adddf3>
 800bb84:	4602      	mov	r2, r0
 800bb86:	460b      	mov	r3, r1
 800bb88:	4690      	mov	r8, r2
 800bb8a:	4699      	mov	r9, r3
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bb98:	f7f4 fc96 	bl	80004c8 <__aeabi_dmul>
 800bb9c:	4602      	mov	r2, r0
 800bb9e:	460b      	mov	r3, r1
 800bba0:	4692      	mov	sl, r2
 800bba2:	469b      	mov	fp, r3
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f7f4 fc34 	bl	8000418 <__aeabi_f2d>
 800bbb0:	4604      	mov	r4, r0
 800bbb2:	460d      	mov	r5, r1
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7f4 fc2c 	bl	8000418 <__aeabi_f2d>
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bbc6:	f7f4 fc7f 	bl	80004c8 <__aeabi_dmul>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	460b      	mov	r3, r1
 800bbce:	4620      	mov	r0, r4
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	f7f4 fac3 	bl	800015c <__adddf3>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	460b      	mov	r3, r1
 800bbda:	4650      	mov	r0, sl
 800bbdc:	4659      	mov	r1, fp
 800bbde:	f7f4 fc73 	bl	80004c8 <__aeabi_dmul>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	4610      	mov	r0, r2
 800bbe8:	4619      	mov	r1, r3
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bbf0:	f7f4 fd94 	bl	800071c <__aeabi_ddiv>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	4640      	mov	r0, r8
 800bbfa:	4649      	mov	r1, r9
 800bbfc:	f7f4 faae 	bl	800015c <__adddf3>
 800bc00:	4602      	mov	r2, r0
 800bc02:	460b      	mov	r3, r1
 800bc04:	4610      	mov	r0, r2
 800bc06:	4619      	mov	r1, r3
 800bc08:	f7f4 ff0e 	bl	8000a28 <__aeabi_d2f>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	  S12_x = S12_x + S22_x*st;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f7f4 fbfc 	bl	8000418 <__aeabi_f2d>
 800bc20:	4604      	mov	r4, r0
 800bc22:	460d      	mov	r5, r1
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7f4 fbf4 	bl	8000418 <__aeabi_f2d>
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bc36:	f7f4 fc47 	bl	80004c8 <__aeabi_dmul>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	4620      	mov	r0, r4
 800bc40:	4629      	mov	r1, r5
 800bc42:	f7f4 fa8b 	bl	800015c <__adddf3>
 800bc46:	4602      	mov	r2, r0
 800bc48:	460b      	mov	r3, r1
 800bc4a:	4610      	mov	r0, r2
 800bc4c:	4619      	mov	r1, r3
 800bc4e:	f7f4 feeb 	bl	8000a28 <__aeabi_d2f>
 800bc52:	4602      	mov	r2, r0
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	  S21_x = S21_x + svx + S22_x*(st);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bc66:	4619      	mov	r1, r3
 800bc68:	4610      	mov	r0, r2
 800bc6a:	f7f4 ff33 	bl	8000ad4 <__addsf3>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7f4 fbd1 	bl	8000418 <__aeabi_f2d>
 800bc76:	4604      	mov	r4, r0
 800bc78:	460d      	mov	r5, r1
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7f4 fbc9 	bl	8000418 <__aeabi_f2d>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bc8c:	f7f4 fc1c 	bl	80004c8 <__aeabi_dmul>
 800bc90:	4602      	mov	r2, r0
 800bc92:	460b      	mov	r3, r1
 800bc94:	4620      	mov	r0, r4
 800bc96:	4629      	mov	r1, r5
 800bc98:	f7f4 fa60 	bl	800015c <__adddf3>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	4610      	mov	r0, r2
 800bca2:	4619      	mov	r1, r3
 800bca4:	f7f4 fec0 	bl	8000a28 <__aeabi_d2f>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	  //S22_x = S22_x;


	  //X Position Correction
	  Kt11 = S11_x/(Qc + S11_x);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcc2:	4619      	mov	r1, r3
 800bcc4:	4610      	mov	r0, r2
 800bcc6:	f7f4 ff05 	bl	8000ad4 <__addsf3>
 800bcca:	4603      	mov	r3, r0
 800bccc:	4619      	mov	r1, r3
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f7f5 f8bc 	bl	8000e4c <__aeabi_fdiv>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	61fb      	str	r3, [r7, #28]
	  Kt21 = S21_x/(Qc + S11_x);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcea:	4619      	mov	r1, r3
 800bcec:	4610      	mov	r0, r2
 800bcee:	f7f4 fef1 	bl	8000ad4 <__addsf3>
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	f7f5 f8a8 	bl	8000e4c <__aeabi_fdiv>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	617b      	str	r3, [r7, #20]



	  xpos = (xpos) + (Kt11)*(camx - (xpos));
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800bd12:	4619      	mov	r1, r3
 800bd14:	4610      	mov	r0, r2
 800bd16:	f7f4 fedb 	bl	8000ad0 <__aeabi_fsub>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	69f9      	ldr	r1, [r7, #28]
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f7f4 ffe0 	bl	8000ce4 <__aeabi_fmul>
 800bd24:	4603      	mov	r3, r0
 800bd26:	4619      	mov	r1, r3
 800bd28:	4620      	mov	r0, r4
 800bd2a:	f7f4 fed3 	bl	8000ad4 <__addsf3>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	461a      	mov	r2, r3
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178

	  vx = (vx) + (Kt21)*(camx - (xpos));
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	f7f4 febf 	bl	8000ad0 <__aeabi_fsub>
 800bd52:	4603      	mov	r3, r0
 800bd54:	6979      	ldr	r1, [r7, #20]
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7f4 ffc4 	bl	8000ce4 <__aeabi_fmul>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	4619      	mov	r1, r3
 800bd60:	4620      	mov	r0, r4
 800bd62:	f7f4 feb7 	bl	8000ad4 <__addsf3>
 800bd66:	4603      	mov	r3, r0
 800bd68:	461a      	mov	r2, r3
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c


	  S11_x = -S11_x*((Kt11) - 1);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd76:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800bd7a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800bd7e:	69f8      	ldr	r0, [r7, #28]
 800bd80:	f7f4 fea6 	bl	8000ad0 <__aeabi_fsub>
 800bd84:	4603      	mov	r3, r0
 800bd86:	4619      	mov	r1, r3
 800bd88:	4620      	mov	r0, r4
 800bd8a:	f7f4 ffab 	bl	8000ce4 <__aeabi_fmul>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	461a      	mov	r2, r3
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	  S12_x = -S12_x*((Kt11) - 1);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd9e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800bda2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800bda6:	69f8      	ldr	r0, [r7, #28]
 800bda8:	f7f4 fe92 	bl	8000ad0 <__aeabi_fsub>
 800bdac:	4603      	mov	r3, r0
 800bdae:	4619      	mov	r1, r3
 800bdb0:	4620      	mov	r0, r4
 800bdb2:	f7f4 ff97 	bl	8000ce4 <__aeabi_fmul>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	461a      	mov	r2, r3
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	  S21_x = S21_x - S11_x*(Kt21);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdcc:	6979      	ldr	r1, [r7, #20]
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7f4 ff88 	bl	8000ce4 <__aeabi_fmul>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	4620      	mov	r0, r4
 800bdda:	f7f4 fe79 	bl	8000ad0 <__aeabi_fsub>
 800bdde:	4603      	mov	r3, r0
 800bde0:	461a      	mov	r2, r3
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	  S22_x = S22_x - S12_x*(Kt21);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	f8d3 4098 	ldr.w	r4, [r3, #152]	; 0x98
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bdf4:	6979      	ldr	r1, [r7, #20]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7f4 ff74 	bl	8000ce4 <__aeabi_fmul>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	4619      	mov	r1, r3
 800be00:	4620      	mov	r0, r4
 800be02:	f7f4 fe65 	bl	8000ad0 <__aeabi_fsub>
 800be06:	4603      	mov	r3, r0
 800be08:	461a      	mov	r2, r3
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98




	pitch_eski=pitch_comp;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	roll_eski=roll_comp;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

    state.angles[0] = roll_ekf;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    state.angles[1] = pitch_ekf;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    state.angles[2] = 0;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f04f 0200 	mov.w	r2, #0
 800be46:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    state.rates[0] = roll_rate;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	68da      	ldr	r2, [r3, #12]
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    state.rates[1] = pitch_rate;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	691a      	ldr	r2, [r3, #16]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    state.rates[2] = yaw_rate;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	695a      	ldr	r2, [r3, #20]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    state.bias[0] = roll_bias;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    state.bias[1] = pitch_bias;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    state.bias[2] = yaw_bias;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4

}
 800be8c:	bf00      	nop
 800be8e:	3770      	adds	r7, #112	; 0x70
 800be90:	46bd      	mov	sp, r7
 800be92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be96:	bf00      	nop

0800be98 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800bea6:	4618      	mov	r0, r3
 800bea8:	f000 fcf3 	bl	800c892 <_ZN3lpfD1Ev>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800beb2:	4618      	mov	r0, r3
 800beb4:	f000 fced 	bl	800c892 <_ZN3lpfD1Ev>
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	4618      	mov	r0, r3
 800bebc:	3708      	adds	r7, #8
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	0000      	movs	r0, r0
 800bec4:	0000      	movs	r0, r0
	...

0800bec8 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af04      	add	r7, sp, #16
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	4a25      	ldr	r2, [pc, #148]	; (800bf68 <_ZN3PIDC1Ev+0xa0>)
 800bed4:	601a      	str	r2, [r3, #0]
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	4a24      	ldr	r2, [pc, #144]	; (800bf6c <_ZN3PIDC1Ev+0xa4>)
 800beda:	605a      	str	r2, [r3, #4]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bee2:	609a      	str	r2, [r3, #8]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	4618      	mov	r0, r3
 800beea:	f7f4 fea7 	bl	8000c3c <__aeabi_i2f>
 800beee:	4603      	mov	r3, r0
 800bef0:	4619      	mov	r1, r3
 800bef2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800bef6:	f7f4 ffa9 	bl	8000e4c <__aeabi_fdiv>
 800befa:	4603      	mov	r3, r0
 800befc:	461a      	mov	r2, r3
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	60da      	str	r2, [r3, #12]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	4a1a      	ldr	r2, [pc, #104]	; (800bf70 <_ZN3PIDC1Ev+0xa8>)
 800bf06:	611a      	str	r2, [r3, #16]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	691a      	ldr	r2, [r3, #16]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	4619      	mov	r1, r3
 800bf12:	4610      	mov	r0, r2
 800bf14:	f7f4 fee6 	bl	8000ce4 <__aeabi_fmul>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	461a      	mov	r2, r3
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	615a      	str	r2, [r3, #20]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800bf26:	a30c      	add	r3, pc, #48	; (adr r3, 800bf58 <_ZN3PIDC1Ev+0x90>)
 800bf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf30:	a309      	add	r3, pc, #36	; (adr r3, 800bf58 <_ZN3PIDC1Ev+0x90>)
 800bf32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf36:	e9cd 2300 	strd	r2, r3, [sp]
 800bf3a:	a309      	add	r3, pc, #36	; (adr r3, 800bf60 <_ZN3PIDC1Ev+0x98>)
 800bf3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf40:	4608      	mov	r0, r1
 800bf42:	f000 fc35 	bl	800c7b0 <_ZN3lpfC1Eddd>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800bf4c:	659a      	str	r2, [r3, #88]	; 0x58
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	4618      	mov	r0, r3
 800bf52:	3708      	adds	r7, #8
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}
 800bf58:	de7ea5f8 	.word	0xde7ea5f8
 800bf5c:	3fb2a454 	.word	0x3fb2a454
 800bf60:	ab367a10 	.word	0xab367a10
 800bf64:	3feb573e 	.word	0x3feb573e
 800bf68:	42f00000 	.word	0x42f00000
 800bf6c:	c2f00000 	.word	0xc2f00000
 800bf70:	3e99999a 	.word	0x3e99999a

0800bf74 <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 800bf74:	b590      	push	{r4, r7, lr}
 800bf76:	b087      	sub	sp, #28
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	60f8      	str	r0, [r7, #12]
 800bf7c:	60b9      	str	r1, [r7, #8]
 800bf7e:	607a      	str	r2, [r7, #4]
 800bf80:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 800bf82:	6879      	ldr	r1, [r7, #4]
 800bf84:	68b8      	ldr	r0, [r7, #8]
 800bf86:	f7f4 fda3 	bl	8000ad0 <__aeabi_fsub>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ie_roll += e_angle*st;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	68db      	ldr	r3, [r3, #12]
 800bfa2:	4619      	mov	r1, r3
 800bfa4:	4610      	mov	r0, r2
 800bfa6:	f7f4 fe9d 	bl	8000ce4 <__aeabi_fmul>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	4619      	mov	r1, r3
 800bfae:	4620      	mov	r0, r4
 800bfb0:	f7f4 fd90 	bl	8000ad4 <__addsf3>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	66da      	str	r2, [r3, #108]	; 0x6c
	P = Kp_angle*e_angle;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	6838      	ldr	r0, [r7, #0]
 800bfc6:	f7f4 fe8d 	bl	8000ce4 <__aeabi_fmul>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfd6:	f7f4 fe85 	bl	8000ce4 <__aeabi_fmul>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	613b      	str	r3, [r7, #16]
    return P+I;
 800bfde:	6939      	ldr	r1, [r7, #16]
 800bfe0:	6978      	ldr	r0, [r7, #20]
 800bfe2:	f7f4 fd77 	bl	8000ad4 <__addsf3>
 800bfe6:	4603      	mov	r3, r0

}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	371c      	adds	r7, #28
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd90      	pop	{r4, r7, pc}

0800bff0 <_ZN3PID6PI_VelEfffffj>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b08a      	sub	sp, #40	; 0x28
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60f8      	str	r0, [r7, #12]
 800bff8:	60b9      	str	r1, [r7, #8]
 800bffa:	607a      	str	r2, [r7, #4]
 800bffc:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 800bffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c000:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800c004:	4293      	cmp	r3, r2
 800c006:	d90e      	bls.n	800c026 <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	695b      	ldr	r3, [r3, #20]
 800c00c:	68b9      	ldr	r1, [r7, #8]
 800c00e:	4618      	mov	r0, r3
 800c010:	f7f4 fd60 	bl	8000ad4 <__addsf3>
 800c014:	4603      	mov	r3, r0
 800c016:	461a      	mov	r2, r3
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = vz_def;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	691b      	ldr	r3, [r3, #16]
 800c022:	627b      	str	r3, [r7, #36]	; 0x24
 800c024:	e01c      	b.n	800c060 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 800c026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c028:	f240 5213 	movw	r2, #1299	; 0x513
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d810      	bhi.n	800c052 <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	695b      	ldr	r3, [r3, #20]
 800c034:	4619      	mov	r1, r3
 800c036:	68b8      	ldr	r0, [r7, #8]
 800c038:	f7f4 fd4a 	bl	8000ad0 <__aeabi_fsub>
 800c03c:	4603      	mov	r3, r0
 800c03e:	461a      	mov	r2, r3
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = -1 * vz_def;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	691b      	ldr	r3, [r3, #16]
 800c04a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c04e:	627b      	str	r3, [r7, #36]	; 0x24
 800c050:	e006      	b.n	800c060 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	68ba      	ldr	r2, [r7, #8]
 800c056:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = 0;
 800c05a:	f04f 0300 	mov.w	r3, #0
 800c05e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 800c060:	6839      	ldr	r1, [r7, #0]
 800c062:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c064:	f7f4 fd34 	bl	8000ad0 <__aeabi_fsub>
 800c068:	4603      	mov	r3, r0
 800c06a:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 800c06c:	6a39      	ldr	r1, [r7, #32]
 800c06e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c070:	f7f4 fe38 	bl	8000ce4 <__aeabi_fmul>
 800c074:	4603      	mov	r3, r0
 800c076:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 800c078:	6879      	ldr	r1, [r7, #4]
 800c07a:	68b8      	ldr	r0, [r7, #8]
 800c07c:	f7f4 fd28 	bl	8000ad0 <__aeabi_fsub>
 800c080:	4603      	mov	r3, r0
 800c082:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 800c084:	69b9      	ldr	r1, [r7, #24]
 800c086:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c088:	f7f4 fe2c 	bl	8000ce4 <__aeabi_fmul>
 800c08c:	4603      	mov	r3, r0
 800c08e:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 800c090:	6979      	ldr	r1, [r7, #20]
 800c092:	69f8      	ldr	r0, [r7, #28]
 800c094:	f7f4 fd1e 	bl	8000ad4 <__addsf3>
 800c098:	4603      	mov	r3, r0
 800c09a:	613b      	str	r3, [r7, #16]
    return PI;
 800c09c:	693b      	ldr	r3, [r7, #16]

}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3728      	adds	r7, #40	; 0x28
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}
	...

0800c0a8 <_ZN3PID6RateFFEf>:

float PID::RateFF(float rate_des) {
 800c0a8:	b5b0      	push	{r4, r5, r7, lr}
 800c0aa:	b084      	sub	sp, #16
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
 800c0b0:	6039      	str	r1, [r7, #0]
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f7f4 f9ae 	bl	8000418 <__aeabi_f2d>
 800c0bc:	a31e      	add	r3, pc, #120	; (adr r3, 800c138 <_ZN3PID6RateFFEf+0x90>)
 800c0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c2:	f7f4 fa01 	bl	80004c8 <__aeabi_dmul>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	4614      	mov	r4, r2
 800c0cc:	461d      	mov	r5, r3
 800c0ce:	6838      	ldr	r0, [r7, #0]
 800c0d0:	f7f4 f9a2 	bl	8000418 <__aeabi_f2d>
 800c0d4:	a31a      	add	r3, pc, #104	; (adr r3, 800c140 <_ZN3PID6RateFFEf+0x98>)
 800c0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0da:	f7f4 f9f5 	bl	80004c8 <__aeabi_dmul>
 800c0de:	4602      	mov	r2, r0
 800c0e0:	460b      	mov	r3, r1
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	f7f4 f839 	bl	800015c <__adddf3>
 800c0ea:	4602      	mov	r2, r0
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	4614      	mov	r4, r2
 800c0f0:	461d      	mov	r5, r3
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7f4 f98e 	bl	8000418 <__aeabi_f2d>
 800c0fc:	a310      	add	r3, pc, #64	; (adr r3, 800c140 <_ZN3PID6RateFFEf+0x98>)
 800c0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c102:	f7f4 f9e1 	bl	80004c8 <__aeabi_dmul>
 800c106:	4602      	mov	r2, r0
 800c108:	460b      	mov	r3, r1
 800c10a:	4620      	mov	r0, r4
 800c10c:	4629      	mov	r1, r5
 800c10e:	f7f4 f823 	bl	8000158 <__aeabi_dsub>
 800c112:	4602      	mov	r2, r0
 800c114:	460b      	mov	r3, r1
 800c116:	4610      	mov	r0, r2
 800c118:	4619      	mov	r1, r3
 800c11a:	f7f4 fc85 	bl	8000a28 <__aeabi_d2f>
 800c11e:	4603      	mov	r3, r0
 800c120:	60fb      	str	r3, [r7, #12]
	return K_ff*ff;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c126:	68f9      	ldr	r1, [r7, #12]
 800c128:	4618      	mov	r0, r3
 800c12a:	f7f4 fddb 	bl	8000ce4 <__aeabi_fmul>
 800c12e:	4603      	mov	r3, r0
}
 800c130:	4618      	mov	r0, r3
 800c132:	3710      	adds	r7, #16
 800c134:	46bd      	mov	sp, r7
 800c136:	bdb0      	pop	{r4, r5, r7, pc}
 800c138:	1eb851ec 	.word	0x1eb851ec
 800c13c:	3fefeb85 	.word	0x3fefeb85
 800c140:	538ef34d 	.word	0x538ef34d
 800c144:	3fb72474 	.word	0x3fb72474

0800c148 <_ZN3PID9PID_Rate2Efffffff>:


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 800c148:	b590      	push	{r4, r7, lr}
 800c14a:	b087      	sub	sp, #28
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	607a      	str	r2, [r7, #4]
 800c154:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 800c156:	6879      	ldr	r1, [r7, #4]
 800c158:	68b8      	ldr	r0, [r7, #8]
 800c15a:	f7f4 fcb9 	bl	8000ad0 <__aeabi_fsub>
 800c15e:	4603      	mov	r3, r0
 800c160:	461a      	mov	r2, r3
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	65da      	str	r2, [r3, #92]	; 0x5c
	ie_roll_rate += e_roll*st;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	68db      	ldr	r3, [r3, #12]
 800c172:	4619      	mov	r1, r3
 800c174:	4610      	mov	r0, r2
 800c176:	f7f4 fdb5 	bl	8000ce4 <__aeabi_fmul>
 800c17a:	4603      	mov	r3, r0
 800c17c:	4619      	mov	r1, r3
 800c17e:	4620      	mov	r0, r4
 800c180:	f7f4 fca8 	bl	8000ad4 <__addsf3>
 800c184:	4603      	mov	r3, r0
 800c186:	461a      	mov	r2, r3
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	675a      	str	r2, [r3, #116]	; 0x74
	P = Kp * e_roll;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c190:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c192:	4618      	mov	r0, r3
 800c194:	f7f4 fda6 	bl	8000ce4 <__aeabi_fmul>
 800c198:	4603      	mov	r3, r0
 800c19a:	461a      	mov	r2, r3
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c1a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f7f4 fd9b 	bl	8000ce4 <__aeabi_fmul>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	461a      	mov	r2, r3
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	6a1b      	ldr	r3, [r3, #32]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	68b8      	ldr	r0, [r7, #8]
 800c1c0:	f7f4 fc86 	bl	8000ad0 <__aeabi_fsub>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	617b      	str	r3, [r7, #20]
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1cc:	4619      	mov	r1, r3
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f7f4 fc7e 	bl	8000ad0 <__aeabi_fsub>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	68db      	ldr	r3, [r3, #12]
 800c1dc:	4619      	mov	r1, r3
 800c1de:	4610      	mov	r0, r2
 800c1e0:	f7f4 fe34 	bl	8000e4c <__aeabi_fdiv>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	613b      	str	r3, [r7, #16]
	alpha_dot_dot_des = alpha_dot_dot_des / st;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	4619      	mov	r1, r3
 800c1ee:	6978      	ldr	r0, [r7, #20]
 800c1f0:	f7f4 fe2c 	bl	8000e4c <__aeabi_fdiv>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	617b      	str	r3, [r7, #20]
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	3328      	adds	r3, #40	; 0x28
 800c1fc:	6939      	ldr	r1, [r7, #16]
 800c1fe:	4618      	mov	r0, r3
 800c200:	f000 faf1 	bl	800c7e6 <_ZN3lpf3RunEf>
 800c204:	6138      	str	r0, [r7, #16]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c20c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c20e:	4618      	mov	r0, r3
 800c210:	f7f4 fd68 	bl	8000ce4 <__aeabi_fmul>
 800c214:	4603      	mov	r3, r0
 800c216:	6939      	ldr	r1, [r7, #16]
 800c218:	4618      	mov	r0, r3
 800c21a:	f7f4 fc59 	bl	8000ad0 <__aeabi_fsub>
 800c21e:	4603      	mov	r3, r0
 800c220:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c222:	4618      	mov	r0, r3
 800c224:	f7f4 fd5e 	bl	8000ce4 <__aeabi_fmul>
 800c228:	4603      	mov	r3, r0
 800c22a:	461a      	mov	r2, r3
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	pd = P + I + D;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c23e:	4619      	mov	r1, r3
 800c240:	4610      	mov	r0, r2
 800c242:	f7f4 fc47 	bl	8000ad4 <__addsf3>
 800c246:	4603      	mov	r3, r0
 800c248:	461a      	mov	r2, r3
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c250:	4619      	mov	r1, r3
 800c252:	4610      	mov	r0, r2
 800c254:	f7f4 fc3e 	bl	8000ad4 <__addsf3>
 800c258:	4603      	mov	r3, r0
 800c25a:	461a      	mov	r2, r3
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800c272:	4b0e      	ldr	r3, [pc, #56]	; (800c2ac <_ZN3PID9PID_Rate2Efffffff+0x164>)
 800c274:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c278:	68f8      	ldr	r0, [r7, #12]
 800c27a:	f000 f975 	bl	800c568 <_ZN3PID3SatEfii>
 800c27e:	4602      	mov	r2, r0
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	67da      	str	r2, [r3, #124]	; 0x7c
	alpha_dot_des_ = alpha_dot_des;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	68ba      	ldr	r2, [r7, #8]
 800c294:	621a      	str	r2, [r3, #32]
	alpha_dot_ = alpha_dot;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	625a      	str	r2, [r3, #36]	; 0x24
	return pd;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	371c      	adds	r7, #28
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd90      	pop	{r4, r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	fffffed4 	.word	0xfffffed4

0800c2b0 <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 800c2b0:	b590      	push	{r4, r7, lr}
 800c2b2:	b087      	sub	sp, #28
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	60f8      	str	r0, [r7, #12]
 800c2b8:	60b9      	str	r1, [r7, #8]
 800c2ba:	607a      	str	r2, [r7, #4]
 800c2bc:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 800c2be:	6879      	ldr	r1, [r7, #4]
 800c2c0:	68b8      	ldr	r0, [r7, #8]
 800c2c2:	f7f4 fc05 	bl	8000ad0 <__aeabi_fsub>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	65da      	str	r2, [r3, #92]	; 0x5c
  float e_roll_der = - alpha_dot;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c2d4:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2da:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	699b      	ldr	r3, [r3, #24]
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f7f4 fedb 	bl	800109c <__aeabi_f2iz>
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	f7f4 fed5 	bl	800109c <__aeabi_f2iz>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	429c      	cmp	r4, r3
 800c2f6:	d018      	beq.n	800c32a <_ZN3PID7PD_RateEfffff+0x7a>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2fc:	4619      	mov	r1, r3
 800c2fe:	68f8      	ldr	r0, [r7, #12]
 800c300:	f000 f8d9 	bl	800c4b6 <_ZN3PID3sgnEf>
 800c304:	4603      	mov	r3, r0
 800c306:	461c      	mov	r4, r3
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c30c:	4619      	mov	r1, r3
 800c30e:	68f8      	ldr	r0, [r7, #12]
 800c310:	f000 f8d1 	bl	800c4b6 <_ZN3PID3sgnEf>
 800c314:	4603      	mov	r3, r0
 800c316:	429c      	cmp	r4, r3
 800c318:	bf0c      	ite	eq
 800c31a:	2301      	moveq	r3, #1
 800c31c:	2300      	movne	r3, #0
 800c31e:	b2db      	uxtb	r3, r3
 800c320:	2b00      	cmp	r3, #0
 800c322:	d002      	beq.n	800c32a <_ZN3PID7PD_RateEfffff+0x7a>
      e_roll_int = 0;
 800c324:	f04f 0300 	mov.w	r3, #0
 800c328:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c32e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c330:	4618      	mov	r0, r3
 800c332:	f7f4 fcd7 	bl	8000ce4 <__aeabi_fmul>
 800c336:	4603      	mov	r3, r0
 800c338:	461a      	mov	r2, r3
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c340:	4619      	mov	r1, r3
 800c342:	4610      	mov	r0, r2
 800c344:	f7f4 fbc4 	bl	8000ad0 <__aeabi_fsub>
 800c348:	4603      	mov	r3, r0
 800c34a:	494b      	ldr	r1, [pc, #300]	; (800c478 <_ZN3PID7PD_RateEfffff+0x1c8>)
 800c34c:	4618      	mov	r0, r3
 800c34e:	f7f4 fcc9 	bl	8000ce4 <__aeabi_fmul>
 800c352:	4603      	mov	r3, r0
 800c354:	461a      	mov	r2, r3
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  	de_int += de_filt*st;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	68db      	ldr	r3, [r3, #12]
 800c36c:	4619      	mov	r1, r3
 800c36e:	4610      	mov	r0, r2
 800c370:	f7f4 fcb8 	bl	8000ce4 <__aeabi_fmul>
 800c374:	4603      	mov	r3, r0
 800c376:	4619      	mov	r1, r3
 800c378:	4620      	mov	r0, r4
 800c37a:	f7f4 fbab 	bl	8000ad4 <__addsf3>
 800c37e:	4603      	mov	r3, r0
 800c380:	461a      	mov	r2, r3
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	de = e_roll - e_eski_roll;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c390:	4619      	mov	r1, r3
 800c392:	4610      	mov	r0, r2
 800c394:	f7f4 fb9c 	bl	8000ad0 <__aeabi_fsub>
 800c398:	4603      	mov	r3, r0
 800c39a:	461a      	mov	r2, r3
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	e_eski_roll = e_roll;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	665a      	str	r2, [r3, #100]	; 0x64

  ie_roll += e_roll_int*st;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	68db      	ldr	r3, [r3, #12]
 800c3b2:	6979      	ldr	r1, [r7, #20]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f7f4 fc95 	bl	8000ce4 <__aeabi_fmul>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	4619      	mov	r1, r3
 800c3be:	4620      	mov	r0, r4
 800c3c0:	f7f4 fb88 	bl	8000ad4 <__addsf3>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	66da      	str	r2, [r3, #108]	; 0x6c

  ie_roll_sat = ie_roll;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	679a      	str	r2, [r3, #120]	; 0x78
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c3d8:	6839      	ldr	r1, [r7, #0]
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7f4 fc82 	bl	8000ce4 <__aeabi_fmul>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c3fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7f4 fc71 	bl	8000ce4 <__aeabi_fmul>
 800c402:	4603      	mov	r3, r0
 800c404:	461a      	mov	r2, r3
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	//D = lpf.update(D);
	pd = P + I + D;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c418:	4619      	mov	r1, r3
 800c41a:	4610      	mov	r0, r2
 800c41c:	f7f4 fb5a 	bl	8000ad4 <__addsf3>
 800c420:	4603      	mov	r3, r0
 800c422:	461a      	mov	r2, r3
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c42a:	4619      	mov	r1, r3
 800c42c:	4610      	mov	r0, r2
 800c42e:	f7f4 fb51 	bl	8000ad4 <__addsf3>
 800c432:	4603      	mov	r3, r0
 800c434:	461a      	mov	r2, r3
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800c44c:	4b0b      	ldr	r3, [pc, #44]	; (800c47c <_ZN3PID7PD_RateEfffff+0x1cc>)
 800c44e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c452:	68f8      	ldr	r0, [r7, #12]
 800c454:	f000 f888 	bl	800c568 <_ZN3PID3SatEfii>
 800c458:	4602      	mov	r2, r0
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	67da      	str	r2, [r3, #124]	; 0x7c
    return pd;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

}
 800c470:	4618      	mov	r0, r3
 800c472:	371c      	adds	r7, #28
 800c474:	46bd      	mov	sp, r7
 800c476:	bd90      	pop	{r4, r7, pc}
 800c478:	42c80000 	.word	0x42c80000
 800c47c:	fffffed4 	.word	0xfffffed4

0800c480 <_ZN3PID5resetEv>:

void PID::reset() {
 800c480:	b480      	push	{r7}
 800c482:	b083      	sub	sp, #12
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f04f 0200 	mov.w	r2, #0
 800c48e:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate = 0;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f04f 0200 	mov.w	r2, #0
 800c496:	675a      	str	r2, [r3, #116]	; 0x74
	de_filt = 0;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f04f 0200 	mov.w	r2, #0
 800c49e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_int = 0;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	f04f 0200 	mov.w	r2, #0
 800c4a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800c4ac:	bf00      	nop
 800c4ae:	370c      	adds	r7, #12
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bc80      	pop	{r7}
 800c4b4:	4770      	bx	lr

0800c4b6 <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 800c4b6:	b580      	push	{r7, lr}
 800c4b8:	b082      	sub	sp, #8
 800c4ba:	af00      	add	r7, sp, #0
 800c4bc:	6078      	str	r0, [r7, #4]
 800c4be:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 800c4c0:	f04f 0100 	mov.w	r1, #0
 800c4c4:	6838      	ldr	r0, [r7, #0]
 800c4c6:	f7f4 fdab 	bl	8001020 <__aeabi_fcmplt>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d001      	beq.n	800c4d4 <_ZN3PID3sgnEf+0x1e>
 800c4d0:	23ff      	movs	r3, #255	; 0xff
 800c4d2:	e00a      	b.n	800c4ea <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 800c4d4:	f04f 0100 	mov.w	r1, #0
 800c4d8:	6838      	ldr	r0, [r7, #0]
 800c4da:	f7f4 fdbf 	bl	800105c <__aeabi_fcmpgt>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d001      	beq.n	800c4e8 <_ZN3PID3sgnEf+0x32>
 800c4e4:	2301      	movs	r3, #1
 800c4e6:	e000      	b.n	800c4ea <_ZN3PID3sgnEf+0x34>
  return 0;
 800c4e8:	2300      	movs	r3, #0
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3708      	adds	r7, #8
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
	...

0800c4f4 <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b086      	sub	sp, #24
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	60f8      	str	r0, [r7, #12]
 800c4fc:	60b9      	str	r1, [r7, #8]
 800c4fe:	607a      	str	r2, [r7, #4]
 800c500:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 800c502:	6a3b      	ldr	r3, [r7, #32]
 800c504:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800c508:	dd24      	ble.n	800c554 <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	f7f4 fb96 	bl	8000c3c <__aeabi_i2f>
 800c510:	4603      	mov	r3, r0
 800c512:	4619      	mov	r1, r3
 800c514:	68b8      	ldr	r0, [r7, #8]
 800c516:	f7f4 fda1 	bl	800105c <__aeabi_fcmpgt>
 800c51a:	4603      	mov	r3, r0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d005      	beq.n	800c52c <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 800c520:	6878      	ldr	r0, [r7, #4]
 800c522:	f7f4 fb8b 	bl	8000c3c <__aeabi_i2f>
 800c526:	4603      	mov	r3, r0
 800c528:	617b      	str	r3, [r7, #20]
 800c52a:	e015      	b.n	800c558 <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 800c52c:	6838      	ldr	r0, [r7, #0]
 800c52e:	f7f4 fb85 	bl	8000c3c <__aeabi_i2f>
 800c532:	4603      	mov	r3, r0
 800c534:	4619      	mov	r1, r3
 800c536:	68b8      	ldr	r0, [r7, #8]
 800c538:	f7f4 fd72 	bl	8001020 <__aeabi_fcmplt>
 800c53c:	4603      	mov	r3, r0
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d005      	beq.n	800c54e <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 800c542:	6838      	ldr	r0, [r7, #0]
 800c544:	f7f4 fb7a 	bl	8000c3c <__aeabi_i2f>
 800c548:	4603      	mov	r3, r0
 800c54a:	617b      	str	r3, [r7, #20]
 800c54c:	e004      	b.n	800c558 <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	617b      	str	r3, [r7, #20]
 800c552:	e001      	b.n	800c558 <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 800c554:	4b03      	ldr	r3, [pc, #12]	; (800c564 <_ZN3PID3SatEfiii+0x70>)
 800c556:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 800c558:	697b      	ldr	r3, [r7, #20]
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	3718      	adds	r7, #24
 800c55e:	46bd      	mov	sp, r7
 800c560:	bd80      	pop	{r7, pc}
 800c562:	bf00      	nop
 800c564:	447a0000 	.word	0x447a0000

0800c568 <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 800c568:	b580      	push	{r7, lr}
 800c56a:	b086      	sub	sp, #24
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	60f8      	str	r0, [r7, #12]
 800c570:	60b9      	str	r1, [r7, #8]
 800c572:	607a      	str	r2, [r7, #4]
 800c574:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f7f4 fb60 	bl	8000c3c <__aeabi_i2f>
 800c57c:	4603      	mov	r3, r0
 800c57e:	4619      	mov	r1, r3
 800c580:	68b8      	ldr	r0, [r7, #8]
 800c582:	f7f4 fd6b 	bl	800105c <__aeabi_fcmpgt>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d005      	beq.n	800c598 <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f7f4 fb55 	bl	8000c3c <__aeabi_i2f>
 800c592:	4603      	mov	r3, r0
 800c594:	617b      	str	r3, [r7, #20]
 800c596:	e012      	b.n	800c5be <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 800c598:	6838      	ldr	r0, [r7, #0]
 800c59a:	f7f4 fb4f 	bl	8000c3c <__aeabi_i2f>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	68b8      	ldr	r0, [r7, #8]
 800c5a4:	f7f4 fd3c 	bl	8001020 <__aeabi_fcmplt>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d005      	beq.n	800c5ba <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 800c5ae:	6838      	ldr	r0, [r7, #0]
 800c5b0:	f7f4 fb44 	bl	8000c3c <__aeabi_i2f>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	617b      	str	r3, [r7, #20]
 800c5b8:	e001      	b.n	800c5be <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 800c5be:	697b      	ldr	r3, [r7, #20]
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3718      	adds	r7, #24
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <_ZN3PID7pwm2angEt>:

float PID::pwm2ang(unsigned short int pwm) {
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b088      	sub	sp, #32
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	807b      	strh	r3, [r7, #2]
	int dead_zone = 5;
 800c5d4:	2305      	movs	r3, #5
 800c5d6:	61bb      	str	r3, [r7, #24]
	int in_min  = 1000;
 800c5d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c5dc:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800c5de:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c5e2:	613b      	str	r3, [r7, #16]
	int out_min = -15;
 800c5e4:	f06f 030e 	mvn.w	r3, #14
 800c5e8:	60fb      	str	r3, [r7, #12]
	int out_max  = 15;
 800c5ea:	230f      	movs	r3, #15
 800c5ec:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 800c5ee:	887a      	ldrh	r2, [r7, #2]
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 800c5f6:	3304      	adds	r3, #4
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	dd09      	ble.n	800c610 <_ZN3PID7pwm2angEt+0x48>
 800c5fc:	69bb      	ldr	r3, [r7, #24]
 800c5fe:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 800c602:	887b      	ldrh	r3, [r7, #2]
 800c604:	429a      	cmp	r2, r3
 800c606:	db03      	blt.n	800c610 <_ZN3PID7pwm2angEt+0x48>
		pwm_out = 1500;
 800c608:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800c60c:	83fb      	strh	r3, [r7, #30]
 800c60e:	e001      	b.n	800c614 <_ZN3PID7pwm2angEt+0x4c>
	}

	else {
		pwm_out = pwm;
 800c610:	887b      	ldrh	r3, [r7, #2]
 800c612:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800c614:	8bfa      	ldrh	r2, [r7, #30]
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	1ad3      	subs	r3, r2, r3
 800c61a:	68b9      	ldr	r1, [r7, #8]
 800c61c:	68fa      	ldr	r2, [r7, #12]
 800c61e:	1a8a      	subs	r2, r1, r2
 800c620:	fb02 f203 	mul.w	r2, r2, r3
 800c624:	6939      	ldr	r1, [r7, #16]
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	1acb      	subs	r3, r1, r3
 800c62a:	fb92 f2f3 	sdiv	r2, r2, r3
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	4413      	add	r3, r2
 800c632:	4618      	mov	r0, r3
 800c634:	f7f4 fb02 	bl	8000c3c <__aeabi_i2f>
 800c638:	4603      	mov	r3, r0
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3720      	adds	r7, #32
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}

0800c642 <_ZN3PID8pwm2rateEt>:

float PID::pwm2rate(unsigned short int pwm) {
 800c642:	b580      	push	{r7, lr}
 800c644:	b086      	sub	sp, #24
 800c646:	af00      	add	r7, sp, #0
 800c648:	6078      	str	r0, [r7, #4]
 800c64a:	460b      	mov	r3, r1
 800c64c:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 800c64e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c652:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800c654:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c658:	613b      	str	r3, [r7, #16]
	int out_min = -100;
 800c65a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800c65e:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 800c660:	2364      	movs	r3, #100	; 0x64
 800c662:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 800c664:	887a      	ldrh	r2, [r7, #2]
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	1ad3      	subs	r3, r2, r3
 800c66a:	68b9      	ldr	r1, [r7, #8]
 800c66c:	68fa      	ldr	r2, [r7, #12]
 800c66e:	1a8a      	subs	r2, r1, r2
 800c670:	fb02 f203 	mul.w	r2, r2, r3
 800c674:	6939      	ldr	r1, [r7, #16]
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	1acb      	subs	r3, r1, r3
 800c67a:	fb92 f2f3 	sdiv	r2, r2, r3
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	4413      	add	r3, r2
 800c682:	425b      	negs	r3, r3
 800c684:	4618      	mov	r0, r3
 800c686:	f7f4 fad9 	bl	8000c3c <__aeabi_i2f>
 800c68a:	4603      	mov	r3, r0
}
 800c68c:	4618      	mov	r0, r3
 800c68e:	3718      	adds	r7, #24
 800c690:	46bd      	mov	sp, r7
 800c692:	bd80      	pop	{r7, pc}

0800c694 <_ZN3PID7pwm2motEti>:

//Convert pwm to motor speed for simulation
float PID::pwm2mot(unsigned short int pwm, int dir) {
 800c694:	b590      	push	{r4, r7, lr}
 800c696:	b089      	sub	sp, #36	; 0x24
 800c698:	af00      	add	r7, sp, #0
 800c69a:	60f8      	str	r0, [r7, #12]
 800c69c:	460b      	mov	r3, r1
 800c69e:	607a      	str	r2, [r7, #4]
 800c6a0:	817b      	strh	r3, [r7, #10]
	float in_min  = 1000;
 800c6a2:	4b1d      	ldr	r3, [pc, #116]	; (800c718 <_ZN3PID7pwm2motEti+0x84>)
 800c6a4:	61fb      	str	r3, [r7, #28]
	float in_max  = 2000;
 800c6a6:	4b1d      	ldr	r3, [pc, #116]	; (800c71c <_ZN3PID7pwm2motEti+0x88>)
 800c6a8:	61bb      	str	r3, [r7, #24]
	float out_min = 0;
 800c6aa:	f04f 0300 	mov.w	r3, #0
 800c6ae:	617b      	str	r3, [r7, #20]
	float out_max  = 1326;
 800c6b0:	4b1b      	ldr	r3, [pc, #108]	; (800c720 <_ZN3PID7pwm2motEti+0x8c>)
 800c6b2:	613b      	str	r3, [r7, #16]

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f7f4 fac1 	bl	8000c3c <__aeabi_i2f>
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	897b      	ldrh	r3, [r7, #10]
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7f4 fab8 	bl	8000c34 <__aeabi_ui2f>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	69f9      	ldr	r1, [r7, #28]
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	f7f4 fa01 	bl	8000ad0 <__aeabi_fsub>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	4619      	mov	r1, r3
 800c6d2:	4620      	mov	r0, r4
 800c6d4:	f7f4 fb06 	bl	8000ce4 <__aeabi_fmul>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	461c      	mov	r4, r3
 800c6dc:	6979      	ldr	r1, [r7, #20]
 800c6de:	6938      	ldr	r0, [r7, #16]
 800c6e0:	f7f4 f9f6 	bl	8000ad0 <__aeabi_fsub>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	4620      	mov	r0, r4
 800c6ea:	f7f4 fafb 	bl	8000ce4 <__aeabi_fmul>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	461c      	mov	r4, r3
 800c6f2:	69f9      	ldr	r1, [r7, #28]
 800c6f4:	69b8      	ldr	r0, [r7, #24]
 800c6f6:	f7f4 f9eb 	bl	8000ad0 <__aeabi_fsub>
 800c6fa:	4603      	mov	r3, r0
 800c6fc:	4619      	mov	r1, r3
 800c6fe:	4620      	mov	r0, r4
 800c700:	f7f4 fba4 	bl	8000e4c <__aeabi_fdiv>
 800c704:	4603      	mov	r3, r0
 800c706:	6979      	ldr	r1, [r7, #20]
 800c708:	4618      	mov	r0, r3
 800c70a:	f7f4 f9e3 	bl	8000ad4 <__addsf3>
 800c70e:	4603      	mov	r3, r0
}
 800c710:	4618      	mov	r0, r3
 800c712:	3724      	adds	r7, #36	; 0x24
 800c714:	46bd      	mov	sp, r7
 800c716:	bd90      	pop	{r4, r7, pc}
 800c718:	447a0000 	.word	0x447a0000
 800c71c:	44fa0000 	.word	0x44fa0000
 800c720:	44a5c000 	.word	0x44a5c000

0800c724 <_ZN3PID5F2thrEf>:

unsigned int PID::F2thr(float F) {
 800c724:	b580      	push	{r7, lr}
 800c726:	b088      	sub	sp, #32
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800c72e:	4b16      	ldr	r3, [pc, #88]	; (800c788 <_ZN3PID5F2thrEf+0x64>)
 800c730:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800c732:	4b16      	ldr	r3, [pc, #88]	; (800c78c <_ZN3PID5F2thrEf+0x68>)
 800c734:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800c736:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800c73a:	6838      	ldr	r0, [r7, #0]
 800c73c:	f7f4 fb86 	bl	8000e4c <__aeabi_fdiv>
 800c740:	4603      	mov	r3, r0
 800c742:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800c744:	69f9      	ldr	r1, [r7, #28]
 800c746:	6978      	ldr	r0, [r7, #20]
 800c748:	f7f4 fb80 	bl	8000e4c <__aeabi_fdiv>
 800c74c:	4603      	mov	r3, r0
 800c74e:	4618      	mov	r0, r3
 800c750:	f7fc fe75 	bl	800943e <_ZSt4sqrtf>
 800c754:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800c756:	490e      	ldr	r1, [pc, #56]	; (800c790 <_ZN3PID5F2thrEf+0x6c>)
 800c758:	6938      	ldr	r0, [r7, #16]
 800c75a:	f7f4 fac3 	bl	8000ce4 <__aeabi_fmul>
 800c75e:	4603      	mov	r3, r0
 800c760:	69b9      	ldr	r1, [r7, #24]
 800c762:	4618      	mov	r0, r3
 800c764:	f7f4 fb72 	bl	8000e4c <__aeabi_fdiv>
 800c768:	4603      	mov	r3, r0
 800c76a:	4909      	ldr	r1, [pc, #36]	; (800c790 <_ZN3PID5F2thrEf+0x6c>)
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7f4 f9b1 	bl	8000ad4 <__addsf3>
 800c772:	4603      	mov	r3, r0
 800c774:	4618      	mov	r0, r3
 800c776:	f7f4 fcb7 	bl	80010e8 <__aeabi_f2uiz>
 800c77a:	4603      	mov	r3, r0
 800c77c:	60fb      	str	r3, [r7, #12]
	return thr;
 800c77e:	68fb      	ldr	r3, [r7, #12]
}
 800c780:	4618      	mov	r0, r3
 800c782:	3720      	adds	r7, #32
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	3359f513 	.word	0x3359f513
 800c78c:	46896e00 	.word	0x46896e00
 800c790:	447a0000 	.word	0x447a0000

0800c794 <_ZN3PIDD1Ev>:

PID::~PID() {};
 800c794:	b580      	push	{r7, lr}
 800c796:	b082      	sub	sp, #8
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	3328      	adds	r3, #40	; 0x28
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f000 f876 	bl	800c892 <_ZN3lpfD1Ev>
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800c7b0:	b480      	push	{r7}
 800c7b2:	b085      	sub	sp, #20
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	60f8      	str	r0, [r7, #12]
 800c7b8:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800c7bc:	68f9      	ldr	r1, [r7, #12]
 800c7be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7c2:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800c7c6:	68f9      	ldr	r1, [r7, #12]
 800c7c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c7cc:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800c7d0:	68f9      	ldr	r1, [r7, #12]
 800c7d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c7d6:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3714      	adds	r7, #20
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bc80      	pop	{r7}
 800c7e4:	4770      	bx	lr

0800c7e6 <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800c7e6:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c7ea:	b084      	sub	sp, #16
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
 800c7f0:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	685b      	ldr	r3, [r3, #4]
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f7f3 fe0b 	bl	8000418 <__aeabi_f2d>
 800c802:	4602      	mov	r2, r0
 800c804:	460b      	mov	r3, r1
 800c806:	4620      	mov	r0, r4
 800c808:	4629      	mov	r1, r5
 800c80a:	f7f3 fe5d 	bl	80004c8 <__aeabi_dmul>
 800c80e:	4602      	mov	r2, r0
 800c810:	460b      	mov	r3, r1
 800c812:	4690      	mov	r8, r2
 800c814:	4699      	mov	r9, r3
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800c81c:	6838      	ldr	r0, [r7, #0]
 800c81e:	f7f3 fdfb 	bl	8000418 <__aeabi_f2d>
 800c822:	4602      	mov	r2, r0
 800c824:	460b      	mov	r3, r1
 800c826:	4620      	mov	r0, r4
 800c828:	4629      	mov	r1, r5
 800c82a:	f7f3 fe4d 	bl	80004c8 <__aeabi_dmul>
 800c82e:	4602      	mov	r2, r0
 800c830:	460b      	mov	r3, r1
 800c832:	4640      	mov	r0, r8
 800c834:	4649      	mov	r1, r9
 800c836:	f7f3 fc91 	bl	800015c <__adddf3>
 800c83a:	4602      	mov	r2, r0
 800c83c:	460b      	mov	r3, r1
 800c83e:	4690      	mov	r8, r2
 800c840:	4699      	mov	r9, r3
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	4618      	mov	r0, r3
 800c84e:	f7f3 fde3 	bl	8000418 <__aeabi_f2d>
 800c852:	4602      	mov	r2, r0
 800c854:	460b      	mov	r3, r1
 800c856:	4620      	mov	r0, r4
 800c858:	4629      	mov	r1, r5
 800c85a:	f7f3 fe35 	bl	80004c8 <__aeabi_dmul>
 800c85e:	4602      	mov	r2, r0
 800c860:	460b      	mov	r3, r1
 800c862:	4640      	mov	r0, r8
 800c864:	4649      	mov	r1, r9
 800c866:	f7f3 fc79 	bl	800015c <__adddf3>
 800c86a:	4602      	mov	r2, r0
 800c86c:	460b      	mov	r3, r1
 800c86e:	4610      	mov	r0, r2
 800c870:	4619      	mov	r1, r3
 800c872:	f7f4 f8d9 	bl	8000a28 <__aeabi_d2f>
 800c876:	4603      	mov	r3, r0
 800c878:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	683a      	ldr	r2, [r7, #0]
 800c87e:	601a      	str	r2, [r3, #0]
	y_ = y;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	68fa      	ldr	r2, [r7, #12]
 800c884:	605a      	str	r2, [r3, #4]
	return y;
 800c886:	68fb      	ldr	r3, [r7, #12]

}
 800c888:	4618      	mov	r0, r3
 800c88a:	3710      	adds	r7, #16
 800c88c:	46bd      	mov	sp, r7
 800c88e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800c892 <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 800c892:	b480      	push	{r7}
 800c894:	b083      	sub	sp, #12
 800c896:	af00      	add	r7, sp, #0
 800c898:	6078      	str	r0, [r7, #4]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	4618      	mov	r0, r3
 800c89e:	370c      	adds	r7, #12
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	bc80      	pop	{r7}
 800c8a4:	4770      	bx	lr

0800c8a6 <_ZdlPv>:
 800c8a6:	f001 bfd1 	b.w	800e84c <free>

0800c8aa <_Znwj>:
 800c8aa:	2801      	cmp	r0, #1
 800c8ac:	bf38      	it	cc
 800c8ae:	2001      	movcc	r0, #1
 800c8b0:	b510      	push	{r4, lr}
 800c8b2:	4604      	mov	r4, r0
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	f001 ffc1 	bl	800e83c <malloc>
 800c8ba:	b930      	cbnz	r0, 800c8ca <_Znwj+0x20>
 800c8bc:	f000 f80c 	bl	800c8d8 <_ZSt15get_new_handlerv>
 800c8c0:	b908      	cbnz	r0, 800c8c6 <_Znwj+0x1c>
 800c8c2:	f001 ff89 	bl	800e7d8 <abort>
 800c8c6:	4780      	blx	r0
 800c8c8:	e7f4      	b.n	800c8b4 <_Znwj+0xa>
 800c8ca:	bd10      	pop	{r4, pc}

0800c8cc <_ZSt17__throw_bad_allocv>:
 800c8cc:	b508      	push	{r3, lr}
 800c8ce:	f001 ff83 	bl	800e7d8 <abort>

0800c8d2 <_ZSt20__throw_length_errorPKc>:
 800c8d2:	b508      	push	{r3, lr}
 800c8d4:	f001 ff80 	bl	800e7d8 <abort>

0800c8d8 <_ZSt15get_new_handlerv>:
 800c8d8:	4b02      	ldr	r3, [pc, #8]	; (800c8e4 <_ZSt15get_new_handlerv+0xc>)
 800c8da:	6818      	ldr	r0, [r3, #0]
 800c8dc:	f3bf 8f5b 	dmb	ish
 800c8e0:	4770      	bx	lr
 800c8e2:	bf00      	nop
 800c8e4:	20000de4 	.word	0x20000de4

0800c8e8 <cosf>:
 800c8e8:	b507      	push	{r0, r1, r2, lr}
 800c8ea:	4a18      	ldr	r2, [pc, #96]	; (800c94c <cosf+0x64>)
 800c8ec:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	4601      	mov	r1, r0
 800c8f4:	dc03      	bgt.n	800c8fe <cosf+0x16>
 800c8f6:	2100      	movs	r1, #0
 800c8f8:	f001 fa0c 	bl	800dd14 <__kernel_cosf>
 800c8fc:	e004      	b.n	800c908 <cosf+0x20>
 800c8fe:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c902:	db04      	blt.n	800c90e <cosf+0x26>
 800c904:	f7f4 f8e4 	bl	8000ad0 <__aeabi_fsub>
 800c908:	b003      	add	sp, #12
 800c90a:	f85d fb04 	ldr.w	pc, [sp], #4
 800c90e:	4669      	mov	r1, sp
 800c910:	f001 f850 	bl	800d9b4 <__ieee754_rem_pio2f>
 800c914:	f000 0203 	and.w	r2, r0, #3
 800c918:	2a01      	cmp	r2, #1
 800c91a:	d005      	beq.n	800c928 <cosf+0x40>
 800c91c:	2a02      	cmp	r2, #2
 800c91e:	d00a      	beq.n	800c936 <cosf+0x4e>
 800c920:	b972      	cbnz	r2, 800c940 <cosf+0x58>
 800c922:	9901      	ldr	r1, [sp, #4]
 800c924:	9800      	ldr	r0, [sp, #0]
 800c926:	e7e7      	b.n	800c8f8 <cosf+0x10>
 800c928:	9901      	ldr	r1, [sp, #4]
 800c92a:	9800      	ldr	r0, [sp, #0]
 800c92c:	f001 fd28 	bl	800e380 <__kernel_sinf>
 800c930:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800c934:	e7e8      	b.n	800c908 <cosf+0x20>
 800c936:	9901      	ldr	r1, [sp, #4]
 800c938:	9800      	ldr	r0, [sp, #0]
 800c93a:	f001 f9eb 	bl	800dd14 <__kernel_cosf>
 800c93e:	e7f7      	b.n	800c930 <cosf+0x48>
 800c940:	2201      	movs	r2, #1
 800c942:	9901      	ldr	r1, [sp, #4]
 800c944:	9800      	ldr	r0, [sp, #0]
 800c946:	f001 fd1b 	bl	800e380 <__kernel_sinf>
 800c94a:	e7dd      	b.n	800c908 <cosf+0x20>
 800c94c:	3f490fd8 	.word	0x3f490fd8

0800c950 <sinf>:
 800c950:	b507      	push	{r0, r1, r2, lr}
 800c952:	4a19      	ldr	r2, [pc, #100]	; (800c9b8 <sinf+0x68>)
 800c954:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800c958:	4293      	cmp	r3, r2
 800c95a:	4601      	mov	r1, r0
 800c95c:	dc04      	bgt.n	800c968 <sinf+0x18>
 800c95e:	2200      	movs	r2, #0
 800c960:	2100      	movs	r1, #0
 800c962:	f001 fd0d 	bl	800e380 <__kernel_sinf>
 800c966:	e004      	b.n	800c972 <sinf+0x22>
 800c968:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c96c:	db04      	blt.n	800c978 <sinf+0x28>
 800c96e:	f7f4 f8af 	bl	8000ad0 <__aeabi_fsub>
 800c972:	b003      	add	sp, #12
 800c974:	f85d fb04 	ldr.w	pc, [sp], #4
 800c978:	4669      	mov	r1, sp
 800c97a:	f001 f81b 	bl	800d9b4 <__ieee754_rem_pio2f>
 800c97e:	f000 0003 	and.w	r0, r0, #3
 800c982:	2801      	cmp	r0, #1
 800c984:	d006      	beq.n	800c994 <sinf+0x44>
 800c986:	2802      	cmp	r0, #2
 800c988:	d009      	beq.n	800c99e <sinf+0x4e>
 800c98a:	b980      	cbnz	r0, 800c9ae <sinf+0x5e>
 800c98c:	2201      	movs	r2, #1
 800c98e:	9901      	ldr	r1, [sp, #4]
 800c990:	9800      	ldr	r0, [sp, #0]
 800c992:	e7e6      	b.n	800c962 <sinf+0x12>
 800c994:	9901      	ldr	r1, [sp, #4]
 800c996:	9800      	ldr	r0, [sp, #0]
 800c998:	f001 f9bc 	bl	800dd14 <__kernel_cosf>
 800c99c:	e7e9      	b.n	800c972 <sinf+0x22>
 800c99e:	2201      	movs	r2, #1
 800c9a0:	9901      	ldr	r1, [sp, #4]
 800c9a2:	9800      	ldr	r0, [sp, #0]
 800c9a4:	f001 fcec 	bl	800e380 <__kernel_sinf>
 800c9a8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800c9ac:	e7e1      	b.n	800c972 <sinf+0x22>
 800c9ae:	9901      	ldr	r1, [sp, #4]
 800c9b0:	9800      	ldr	r0, [sp, #0]
 800c9b2:	f001 f9af 	bl	800dd14 <__kernel_cosf>
 800c9b6:	e7f7      	b.n	800c9a8 <sinf+0x58>
 800c9b8:	3f490fd8 	.word	0x3f490fd8

0800c9bc <pow>:
 800c9bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9c0:	461f      	mov	r7, r3
 800c9c2:	4680      	mov	r8, r0
 800c9c4:	4689      	mov	r9, r1
 800c9c6:	4616      	mov	r6, r2
 800c9c8:	f000 f8ee 	bl	800cba8 <__ieee754_pow>
 800c9cc:	4b4d      	ldr	r3, [pc, #308]	; (800cb04 <pow+0x148>)
 800c9ce:	4604      	mov	r4, r0
 800c9d0:	f993 3000 	ldrsb.w	r3, [r3]
 800c9d4:	460d      	mov	r5, r1
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	d015      	beq.n	800ca06 <pow+0x4a>
 800c9da:	4632      	mov	r2, r6
 800c9dc:	463b      	mov	r3, r7
 800c9de:	4630      	mov	r0, r6
 800c9e0:	4639      	mov	r1, r7
 800c9e2:	f7f4 f80b 	bl	80009fc <__aeabi_dcmpun>
 800c9e6:	b970      	cbnz	r0, 800ca06 <pow+0x4a>
 800c9e8:	4642      	mov	r2, r8
 800c9ea:	464b      	mov	r3, r9
 800c9ec:	4640      	mov	r0, r8
 800c9ee:	4649      	mov	r1, r9
 800c9f0:	f7f4 f804 	bl	80009fc <__aeabi_dcmpun>
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	b148      	cbz	r0, 800ca0e <pow+0x52>
 800c9fa:	4630      	mov	r0, r6
 800c9fc:	4639      	mov	r1, r7
 800c9fe:	f7f3 ffcb 	bl	8000998 <__aeabi_dcmpeq>
 800ca02:	2800      	cmp	r0, #0
 800ca04:	d17b      	bne.n	800cafe <pow+0x142>
 800ca06:	4620      	mov	r0, r4
 800ca08:	4629      	mov	r1, r5
 800ca0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca0e:	4640      	mov	r0, r8
 800ca10:	4649      	mov	r1, r9
 800ca12:	f7f3 ffc1 	bl	8000998 <__aeabi_dcmpeq>
 800ca16:	b1e0      	cbz	r0, 800ca52 <pow+0x96>
 800ca18:	2200      	movs	r2, #0
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	4630      	mov	r0, r6
 800ca1e:	4639      	mov	r1, r7
 800ca20:	f7f3 ffba 	bl	8000998 <__aeabi_dcmpeq>
 800ca24:	2800      	cmp	r0, #0
 800ca26:	d16a      	bne.n	800cafe <pow+0x142>
 800ca28:	4630      	mov	r0, r6
 800ca2a:	4639      	mov	r1, r7
 800ca2c:	f001 fd21 	bl	800e472 <finite>
 800ca30:	2800      	cmp	r0, #0
 800ca32:	d0e8      	beq.n	800ca06 <pow+0x4a>
 800ca34:	2200      	movs	r2, #0
 800ca36:	2300      	movs	r3, #0
 800ca38:	4630      	mov	r0, r6
 800ca3a:	4639      	mov	r1, r7
 800ca3c:	f7f3 ffb6 	bl	80009ac <__aeabi_dcmplt>
 800ca40:	2800      	cmp	r0, #0
 800ca42:	d0e0      	beq.n	800ca06 <pow+0x4a>
 800ca44:	f001 fed0 	bl	800e7e8 <__errno>
 800ca48:	2321      	movs	r3, #33	; 0x21
 800ca4a:	2400      	movs	r4, #0
 800ca4c:	6003      	str	r3, [r0, #0]
 800ca4e:	4d2e      	ldr	r5, [pc, #184]	; (800cb08 <pow+0x14c>)
 800ca50:	e7d9      	b.n	800ca06 <pow+0x4a>
 800ca52:	4620      	mov	r0, r4
 800ca54:	4629      	mov	r1, r5
 800ca56:	f001 fd0c 	bl	800e472 <finite>
 800ca5a:	bba8      	cbnz	r0, 800cac8 <pow+0x10c>
 800ca5c:	4640      	mov	r0, r8
 800ca5e:	4649      	mov	r1, r9
 800ca60:	f001 fd07 	bl	800e472 <finite>
 800ca64:	b380      	cbz	r0, 800cac8 <pow+0x10c>
 800ca66:	4630      	mov	r0, r6
 800ca68:	4639      	mov	r1, r7
 800ca6a:	f001 fd02 	bl	800e472 <finite>
 800ca6e:	b358      	cbz	r0, 800cac8 <pow+0x10c>
 800ca70:	4622      	mov	r2, r4
 800ca72:	462b      	mov	r3, r5
 800ca74:	4620      	mov	r0, r4
 800ca76:	4629      	mov	r1, r5
 800ca78:	f7f3 ffc0 	bl	80009fc <__aeabi_dcmpun>
 800ca7c:	b160      	cbz	r0, 800ca98 <pow+0xdc>
 800ca7e:	f001 feb3 	bl	800e7e8 <__errno>
 800ca82:	2321      	movs	r3, #33	; 0x21
 800ca84:	2200      	movs	r2, #0
 800ca86:	6003      	str	r3, [r0, #0]
 800ca88:	2300      	movs	r3, #0
 800ca8a:	4610      	mov	r0, r2
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	f7f3 fe45 	bl	800071c <__aeabi_ddiv>
 800ca92:	4604      	mov	r4, r0
 800ca94:	460d      	mov	r5, r1
 800ca96:	e7b6      	b.n	800ca06 <pow+0x4a>
 800ca98:	f001 fea6 	bl	800e7e8 <__errno>
 800ca9c:	2322      	movs	r3, #34	; 0x22
 800ca9e:	2200      	movs	r2, #0
 800caa0:	6003      	str	r3, [r0, #0]
 800caa2:	4649      	mov	r1, r9
 800caa4:	2300      	movs	r3, #0
 800caa6:	4640      	mov	r0, r8
 800caa8:	f7f3 ff80 	bl	80009ac <__aeabi_dcmplt>
 800caac:	2400      	movs	r4, #0
 800caae:	b148      	cbz	r0, 800cac4 <pow+0x108>
 800cab0:	4630      	mov	r0, r6
 800cab2:	4639      	mov	r1, r7
 800cab4:	f001 fcea 	bl	800e48c <rint>
 800cab8:	4632      	mov	r2, r6
 800caba:	463b      	mov	r3, r7
 800cabc:	f7f3 ff6c 	bl	8000998 <__aeabi_dcmpeq>
 800cac0:	2800      	cmp	r0, #0
 800cac2:	d0c4      	beq.n	800ca4e <pow+0x92>
 800cac4:	4d11      	ldr	r5, [pc, #68]	; (800cb0c <pow+0x150>)
 800cac6:	e79e      	b.n	800ca06 <pow+0x4a>
 800cac8:	2200      	movs	r2, #0
 800caca:	2300      	movs	r3, #0
 800cacc:	4620      	mov	r0, r4
 800cace:	4629      	mov	r1, r5
 800cad0:	f7f3 ff62 	bl	8000998 <__aeabi_dcmpeq>
 800cad4:	2800      	cmp	r0, #0
 800cad6:	d096      	beq.n	800ca06 <pow+0x4a>
 800cad8:	4640      	mov	r0, r8
 800cada:	4649      	mov	r1, r9
 800cadc:	f001 fcc9 	bl	800e472 <finite>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	d090      	beq.n	800ca06 <pow+0x4a>
 800cae4:	4630      	mov	r0, r6
 800cae6:	4639      	mov	r1, r7
 800cae8:	f001 fcc3 	bl	800e472 <finite>
 800caec:	2800      	cmp	r0, #0
 800caee:	d08a      	beq.n	800ca06 <pow+0x4a>
 800caf0:	f001 fe7a 	bl	800e7e8 <__errno>
 800caf4:	2322      	movs	r3, #34	; 0x22
 800caf6:	2400      	movs	r4, #0
 800caf8:	2500      	movs	r5, #0
 800cafa:	6003      	str	r3, [r0, #0]
 800cafc:	e783      	b.n	800ca06 <pow+0x4a>
 800cafe:	2400      	movs	r4, #0
 800cb00:	4d03      	ldr	r5, [pc, #12]	; (800cb10 <pow+0x154>)
 800cb02:	e780      	b.n	800ca06 <pow+0x4a>
 800cb04:	2000000d 	.word	0x2000000d
 800cb08:	fff00000 	.word	0xfff00000
 800cb0c:	7ff00000 	.word	0x7ff00000
 800cb10:	3ff00000 	.word	0x3ff00000

0800cb14 <asinf>:
 800cb14:	b538      	push	{r3, r4, r5, lr}
 800cb16:	4604      	mov	r4, r0
 800cb18:	f000 fe08 	bl	800d72c <__ieee754_asinf>
 800cb1c:	4b0e      	ldr	r3, [pc, #56]	; (800cb58 <asinf+0x44>)
 800cb1e:	4605      	mov	r5, r0
 800cb20:	f993 3000 	ldrsb.w	r3, [r3]
 800cb24:	3301      	adds	r3, #1
 800cb26:	d015      	beq.n	800cb54 <asinf+0x40>
 800cb28:	4621      	mov	r1, r4
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	f7f4 faa0 	bl	8001070 <__aeabi_fcmpun>
 800cb30:	b980      	cbnz	r0, 800cb54 <asinf+0x40>
 800cb32:	4620      	mov	r0, r4
 800cb34:	f001 fdba 	bl	800e6ac <fabsf>
 800cb38:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cb3c:	f7f4 fa8e 	bl	800105c <__aeabi_fcmpgt>
 800cb40:	b140      	cbz	r0, 800cb54 <asinf+0x40>
 800cb42:	f001 fe51 	bl	800e7e8 <__errno>
 800cb46:	2321      	movs	r3, #33	; 0x21
 800cb48:	6003      	str	r3, [r0, #0]
 800cb4a:	4804      	ldr	r0, [pc, #16]	; (800cb5c <asinf+0x48>)
 800cb4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb50:	f001 bdf2 	b.w	800e738 <nanf>
 800cb54:	4628      	mov	r0, r5
 800cb56:	bd38      	pop	{r3, r4, r5, pc}
 800cb58:	2000000d 	.word	0x2000000d
 800cb5c:	0800eb48 	.word	0x0800eb48

0800cb60 <sqrtf>:
 800cb60:	b538      	push	{r3, r4, r5, lr}
 800cb62:	4605      	mov	r5, r0
 800cb64:	f001 f884 	bl	800dc70 <__ieee754_sqrtf>
 800cb68:	4b0d      	ldr	r3, [pc, #52]	; (800cba0 <sqrtf+0x40>)
 800cb6a:	4604      	mov	r4, r0
 800cb6c:	f993 3000 	ldrsb.w	r3, [r3]
 800cb70:	3301      	adds	r3, #1
 800cb72:	d012      	beq.n	800cb9a <sqrtf+0x3a>
 800cb74:	4629      	mov	r1, r5
 800cb76:	4628      	mov	r0, r5
 800cb78:	f7f4 fa7a 	bl	8001070 <__aeabi_fcmpun>
 800cb7c:	b968      	cbnz	r0, 800cb9a <sqrtf+0x3a>
 800cb7e:	2100      	movs	r1, #0
 800cb80:	4628      	mov	r0, r5
 800cb82:	f7f4 fa4d 	bl	8001020 <__aeabi_fcmplt>
 800cb86:	b140      	cbz	r0, 800cb9a <sqrtf+0x3a>
 800cb88:	f001 fe2e 	bl	800e7e8 <__errno>
 800cb8c:	2321      	movs	r3, #33	; 0x21
 800cb8e:	2100      	movs	r1, #0
 800cb90:	6003      	str	r3, [r0, #0]
 800cb92:	4608      	mov	r0, r1
 800cb94:	f7f4 f95a 	bl	8000e4c <__aeabi_fdiv>
 800cb98:	4604      	mov	r4, r0
 800cb9a:	4620      	mov	r0, r4
 800cb9c:	bd38      	pop	{r3, r4, r5, pc}
 800cb9e:	bf00      	nop
 800cba0:	2000000d 	.word	0x2000000d
 800cba4:	00000000 	.word	0x00000000

0800cba8 <__ieee754_pow>:
 800cba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbac:	b093      	sub	sp, #76	; 0x4c
 800cbae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbb2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800cbb6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800cbba:	ea55 0302 	orrs.w	r3, r5, r2
 800cbbe:	4607      	mov	r7, r0
 800cbc0:	4688      	mov	r8, r1
 800cbc2:	f000 84bf 	beq.w	800d544 <__ieee754_pow+0x99c>
 800cbc6:	4b7e      	ldr	r3, [pc, #504]	; (800cdc0 <__ieee754_pow+0x218>)
 800cbc8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800cbcc:	429c      	cmp	r4, r3
 800cbce:	4689      	mov	r9, r1
 800cbd0:	4682      	mov	sl, r0
 800cbd2:	dc09      	bgt.n	800cbe8 <__ieee754_pow+0x40>
 800cbd4:	d103      	bne.n	800cbde <__ieee754_pow+0x36>
 800cbd6:	b978      	cbnz	r0, 800cbf8 <__ieee754_pow+0x50>
 800cbd8:	42a5      	cmp	r5, r4
 800cbda:	dd02      	ble.n	800cbe2 <__ieee754_pow+0x3a>
 800cbdc:	e00c      	b.n	800cbf8 <__ieee754_pow+0x50>
 800cbde:	429d      	cmp	r5, r3
 800cbe0:	dc02      	bgt.n	800cbe8 <__ieee754_pow+0x40>
 800cbe2:	429d      	cmp	r5, r3
 800cbe4:	d10e      	bne.n	800cc04 <__ieee754_pow+0x5c>
 800cbe6:	b16a      	cbz	r2, 800cc04 <__ieee754_pow+0x5c>
 800cbe8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cbec:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cbf0:	ea54 030a 	orrs.w	r3, r4, sl
 800cbf4:	f000 84a6 	beq.w	800d544 <__ieee754_pow+0x99c>
 800cbf8:	4872      	ldr	r0, [pc, #456]	; (800cdc4 <__ieee754_pow+0x21c>)
 800cbfa:	b013      	add	sp, #76	; 0x4c
 800cbfc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc00:	f001 bc3e 	b.w	800e480 <nan>
 800cc04:	f1b9 0f00 	cmp.w	r9, #0
 800cc08:	da39      	bge.n	800cc7e <__ieee754_pow+0xd6>
 800cc0a:	4b6f      	ldr	r3, [pc, #444]	; (800cdc8 <__ieee754_pow+0x220>)
 800cc0c:	429d      	cmp	r5, r3
 800cc0e:	dc54      	bgt.n	800ccba <__ieee754_pow+0x112>
 800cc10:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800cc14:	429d      	cmp	r5, r3
 800cc16:	f340 84a6 	ble.w	800d566 <__ieee754_pow+0x9be>
 800cc1a:	152b      	asrs	r3, r5, #20
 800cc1c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cc20:	2b14      	cmp	r3, #20
 800cc22:	dd0f      	ble.n	800cc44 <__ieee754_pow+0x9c>
 800cc24:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800cc28:	fa22 f103 	lsr.w	r1, r2, r3
 800cc2c:	fa01 f303 	lsl.w	r3, r1, r3
 800cc30:	4293      	cmp	r3, r2
 800cc32:	f040 8498 	bne.w	800d566 <__ieee754_pow+0x9be>
 800cc36:	f001 0101 	and.w	r1, r1, #1
 800cc3a:	f1c1 0302 	rsb	r3, r1, #2
 800cc3e:	9300      	str	r3, [sp, #0]
 800cc40:	b182      	cbz	r2, 800cc64 <__ieee754_pow+0xbc>
 800cc42:	e05e      	b.n	800cd02 <__ieee754_pow+0x15a>
 800cc44:	2a00      	cmp	r2, #0
 800cc46:	d15a      	bne.n	800ccfe <__ieee754_pow+0x156>
 800cc48:	f1c3 0314 	rsb	r3, r3, #20
 800cc4c:	fa45 f103 	asr.w	r1, r5, r3
 800cc50:	fa01 f303 	lsl.w	r3, r1, r3
 800cc54:	42ab      	cmp	r3, r5
 800cc56:	f040 8483 	bne.w	800d560 <__ieee754_pow+0x9b8>
 800cc5a:	f001 0101 	and.w	r1, r1, #1
 800cc5e:	f1c1 0302 	rsb	r3, r1, #2
 800cc62:	9300      	str	r3, [sp, #0]
 800cc64:	4b59      	ldr	r3, [pc, #356]	; (800cdcc <__ieee754_pow+0x224>)
 800cc66:	429d      	cmp	r5, r3
 800cc68:	d130      	bne.n	800cccc <__ieee754_pow+0x124>
 800cc6a:	2e00      	cmp	r6, #0
 800cc6c:	f280 8474 	bge.w	800d558 <__ieee754_pow+0x9b0>
 800cc70:	463a      	mov	r2, r7
 800cc72:	4643      	mov	r3, r8
 800cc74:	2000      	movs	r0, #0
 800cc76:	4955      	ldr	r1, [pc, #340]	; (800cdcc <__ieee754_pow+0x224>)
 800cc78:	f7f3 fd50 	bl	800071c <__aeabi_ddiv>
 800cc7c:	e02f      	b.n	800ccde <__ieee754_pow+0x136>
 800cc7e:	2300      	movs	r3, #0
 800cc80:	9300      	str	r3, [sp, #0]
 800cc82:	2a00      	cmp	r2, #0
 800cc84:	d13d      	bne.n	800cd02 <__ieee754_pow+0x15a>
 800cc86:	4b4e      	ldr	r3, [pc, #312]	; (800cdc0 <__ieee754_pow+0x218>)
 800cc88:	429d      	cmp	r5, r3
 800cc8a:	d1eb      	bne.n	800cc64 <__ieee754_pow+0xbc>
 800cc8c:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cc90:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cc94:	ea53 030a 	orrs.w	r3, r3, sl
 800cc98:	f000 8454 	beq.w	800d544 <__ieee754_pow+0x99c>
 800cc9c:	4b4c      	ldr	r3, [pc, #304]	; (800cdd0 <__ieee754_pow+0x228>)
 800cc9e:	429c      	cmp	r4, r3
 800cca0:	dd0d      	ble.n	800ccbe <__ieee754_pow+0x116>
 800cca2:	2e00      	cmp	r6, #0
 800cca4:	f280 8454 	bge.w	800d550 <__ieee754_pow+0x9a8>
 800cca8:	f04f 0b00 	mov.w	fp, #0
 800ccac:	f04f 0c00 	mov.w	ip, #0
 800ccb0:	4658      	mov	r0, fp
 800ccb2:	4661      	mov	r1, ip
 800ccb4:	b013      	add	sp, #76	; 0x4c
 800ccb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccba:	2302      	movs	r3, #2
 800ccbc:	e7e0      	b.n	800cc80 <__ieee754_pow+0xd8>
 800ccbe:	2e00      	cmp	r6, #0
 800ccc0:	daf2      	bge.n	800cca8 <__ieee754_pow+0x100>
 800ccc2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800ccc6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800ccca:	e7f1      	b.n	800ccb0 <__ieee754_pow+0x108>
 800cccc:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800ccd0:	d108      	bne.n	800cce4 <__ieee754_pow+0x13c>
 800ccd2:	463a      	mov	r2, r7
 800ccd4:	4643      	mov	r3, r8
 800ccd6:	4638      	mov	r0, r7
 800ccd8:	4641      	mov	r1, r8
 800ccda:	f7f3 fbf5 	bl	80004c8 <__aeabi_dmul>
 800ccde:	4683      	mov	fp, r0
 800cce0:	468c      	mov	ip, r1
 800cce2:	e7e5      	b.n	800ccb0 <__ieee754_pow+0x108>
 800cce4:	4b3b      	ldr	r3, [pc, #236]	; (800cdd4 <__ieee754_pow+0x22c>)
 800cce6:	429e      	cmp	r6, r3
 800cce8:	d10b      	bne.n	800cd02 <__ieee754_pow+0x15a>
 800ccea:	f1b9 0f00 	cmp.w	r9, #0
 800ccee:	db08      	blt.n	800cd02 <__ieee754_pow+0x15a>
 800ccf0:	4638      	mov	r0, r7
 800ccf2:	4641      	mov	r1, r8
 800ccf4:	b013      	add	sp, #76	; 0x4c
 800ccf6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccfa:	f000 bc6b 	b.w	800d5d4 <__ieee754_sqrt>
 800ccfe:	2300      	movs	r3, #0
 800cd00:	9300      	str	r3, [sp, #0]
 800cd02:	4638      	mov	r0, r7
 800cd04:	4641      	mov	r1, r8
 800cd06:	f001 fbb1 	bl	800e46c <fabs>
 800cd0a:	4683      	mov	fp, r0
 800cd0c:	468c      	mov	ip, r1
 800cd0e:	f1ba 0f00 	cmp.w	sl, #0
 800cd12:	d129      	bne.n	800cd68 <__ieee754_pow+0x1c0>
 800cd14:	b124      	cbz	r4, 800cd20 <__ieee754_pow+0x178>
 800cd16:	4b2d      	ldr	r3, [pc, #180]	; (800cdcc <__ieee754_pow+0x224>)
 800cd18:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	d123      	bne.n	800cd68 <__ieee754_pow+0x1c0>
 800cd20:	2e00      	cmp	r6, #0
 800cd22:	da07      	bge.n	800cd34 <__ieee754_pow+0x18c>
 800cd24:	465a      	mov	r2, fp
 800cd26:	4663      	mov	r3, ip
 800cd28:	2000      	movs	r0, #0
 800cd2a:	4928      	ldr	r1, [pc, #160]	; (800cdcc <__ieee754_pow+0x224>)
 800cd2c:	f7f3 fcf6 	bl	800071c <__aeabi_ddiv>
 800cd30:	4683      	mov	fp, r0
 800cd32:	468c      	mov	ip, r1
 800cd34:	f1b9 0f00 	cmp.w	r9, #0
 800cd38:	daba      	bge.n	800ccb0 <__ieee754_pow+0x108>
 800cd3a:	9b00      	ldr	r3, [sp, #0]
 800cd3c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cd40:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cd44:	4323      	orrs	r3, r4
 800cd46:	d108      	bne.n	800cd5a <__ieee754_pow+0x1b2>
 800cd48:	465a      	mov	r2, fp
 800cd4a:	4663      	mov	r3, ip
 800cd4c:	4658      	mov	r0, fp
 800cd4e:	4661      	mov	r1, ip
 800cd50:	f7f3 fa02 	bl	8000158 <__aeabi_dsub>
 800cd54:	4602      	mov	r2, r0
 800cd56:	460b      	mov	r3, r1
 800cd58:	e78e      	b.n	800cc78 <__ieee754_pow+0xd0>
 800cd5a:	9b00      	ldr	r3, [sp, #0]
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d1a7      	bne.n	800ccb0 <__ieee754_pow+0x108>
 800cd60:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800cd64:	469c      	mov	ip, r3
 800cd66:	e7a3      	b.n	800ccb0 <__ieee754_pow+0x108>
 800cd68:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800cd6c:	3b01      	subs	r3, #1
 800cd6e:	930c      	str	r3, [sp, #48]	; 0x30
 800cd70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd72:	9b00      	ldr	r3, [sp, #0]
 800cd74:	4313      	orrs	r3, r2
 800cd76:	d104      	bne.n	800cd82 <__ieee754_pow+0x1da>
 800cd78:	463a      	mov	r2, r7
 800cd7a:	4643      	mov	r3, r8
 800cd7c:	4638      	mov	r0, r7
 800cd7e:	4641      	mov	r1, r8
 800cd80:	e7e6      	b.n	800cd50 <__ieee754_pow+0x1a8>
 800cd82:	4b15      	ldr	r3, [pc, #84]	; (800cdd8 <__ieee754_pow+0x230>)
 800cd84:	429d      	cmp	r5, r3
 800cd86:	f340 80f9 	ble.w	800cf7c <__ieee754_pow+0x3d4>
 800cd8a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800cd8e:	429d      	cmp	r5, r3
 800cd90:	4b0f      	ldr	r3, [pc, #60]	; (800cdd0 <__ieee754_pow+0x228>)
 800cd92:	dd09      	ble.n	800cda8 <__ieee754_pow+0x200>
 800cd94:	429c      	cmp	r4, r3
 800cd96:	dc0c      	bgt.n	800cdb2 <__ieee754_pow+0x20a>
 800cd98:	2e00      	cmp	r6, #0
 800cd9a:	da85      	bge.n	800cca8 <__ieee754_pow+0x100>
 800cd9c:	a306      	add	r3, pc, #24	; (adr r3, 800cdb8 <__ieee754_pow+0x210>)
 800cd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda2:	4610      	mov	r0, r2
 800cda4:	4619      	mov	r1, r3
 800cda6:	e798      	b.n	800ccda <__ieee754_pow+0x132>
 800cda8:	429c      	cmp	r4, r3
 800cdaa:	dbf5      	blt.n	800cd98 <__ieee754_pow+0x1f0>
 800cdac:	4b07      	ldr	r3, [pc, #28]	; (800cdcc <__ieee754_pow+0x224>)
 800cdae:	429c      	cmp	r4, r3
 800cdb0:	dd14      	ble.n	800cddc <__ieee754_pow+0x234>
 800cdb2:	2e00      	cmp	r6, #0
 800cdb4:	dcf2      	bgt.n	800cd9c <__ieee754_pow+0x1f4>
 800cdb6:	e777      	b.n	800cca8 <__ieee754_pow+0x100>
 800cdb8:	8800759c 	.word	0x8800759c
 800cdbc:	7e37e43c 	.word	0x7e37e43c
 800cdc0:	7ff00000 	.word	0x7ff00000
 800cdc4:	0800eb48 	.word	0x0800eb48
 800cdc8:	433fffff 	.word	0x433fffff
 800cdcc:	3ff00000 	.word	0x3ff00000
 800cdd0:	3fefffff 	.word	0x3fefffff
 800cdd4:	3fe00000 	.word	0x3fe00000
 800cdd8:	41e00000 	.word	0x41e00000
 800cddc:	4661      	mov	r1, ip
 800cdde:	2200      	movs	r2, #0
 800cde0:	4658      	mov	r0, fp
 800cde2:	4b61      	ldr	r3, [pc, #388]	; (800cf68 <__ieee754_pow+0x3c0>)
 800cde4:	f7f3 f9b8 	bl	8000158 <__aeabi_dsub>
 800cde8:	a355      	add	r3, pc, #340	; (adr r3, 800cf40 <__ieee754_pow+0x398>)
 800cdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdee:	4604      	mov	r4, r0
 800cdf0:	460d      	mov	r5, r1
 800cdf2:	f7f3 fb69 	bl	80004c8 <__aeabi_dmul>
 800cdf6:	a354      	add	r3, pc, #336	; (adr r3, 800cf48 <__ieee754_pow+0x3a0>)
 800cdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfc:	4606      	mov	r6, r0
 800cdfe:	460f      	mov	r7, r1
 800ce00:	4620      	mov	r0, r4
 800ce02:	4629      	mov	r1, r5
 800ce04:	f7f3 fb60 	bl	80004c8 <__aeabi_dmul>
 800ce08:	2200      	movs	r2, #0
 800ce0a:	4682      	mov	sl, r0
 800ce0c:	468b      	mov	fp, r1
 800ce0e:	4620      	mov	r0, r4
 800ce10:	4629      	mov	r1, r5
 800ce12:	4b56      	ldr	r3, [pc, #344]	; (800cf6c <__ieee754_pow+0x3c4>)
 800ce14:	f7f3 fb58 	bl	80004c8 <__aeabi_dmul>
 800ce18:	4602      	mov	r2, r0
 800ce1a:	460b      	mov	r3, r1
 800ce1c:	a14c      	add	r1, pc, #304	; (adr r1, 800cf50 <__ieee754_pow+0x3a8>)
 800ce1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce22:	f7f3 f999 	bl	8000158 <__aeabi_dsub>
 800ce26:	4622      	mov	r2, r4
 800ce28:	462b      	mov	r3, r5
 800ce2a:	f7f3 fb4d 	bl	80004c8 <__aeabi_dmul>
 800ce2e:	4602      	mov	r2, r0
 800ce30:	460b      	mov	r3, r1
 800ce32:	2000      	movs	r0, #0
 800ce34:	494e      	ldr	r1, [pc, #312]	; (800cf70 <__ieee754_pow+0x3c8>)
 800ce36:	f7f3 f98f 	bl	8000158 <__aeabi_dsub>
 800ce3a:	4622      	mov	r2, r4
 800ce3c:	462b      	mov	r3, r5
 800ce3e:	4680      	mov	r8, r0
 800ce40:	4689      	mov	r9, r1
 800ce42:	4620      	mov	r0, r4
 800ce44:	4629      	mov	r1, r5
 800ce46:	f7f3 fb3f 	bl	80004c8 <__aeabi_dmul>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4640      	mov	r0, r8
 800ce50:	4649      	mov	r1, r9
 800ce52:	f7f3 fb39 	bl	80004c8 <__aeabi_dmul>
 800ce56:	a340      	add	r3, pc, #256	; (adr r3, 800cf58 <__ieee754_pow+0x3b0>)
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	f7f3 fb34 	bl	80004c8 <__aeabi_dmul>
 800ce60:	4602      	mov	r2, r0
 800ce62:	460b      	mov	r3, r1
 800ce64:	4650      	mov	r0, sl
 800ce66:	4659      	mov	r1, fp
 800ce68:	f7f3 f976 	bl	8000158 <__aeabi_dsub>
 800ce6c:	f04f 0a00 	mov.w	sl, #0
 800ce70:	4602      	mov	r2, r0
 800ce72:	460b      	mov	r3, r1
 800ce74:	4604      	mov	r4, r0
 800ce76:	460d      	mov	r5, r1
 800ce78:	4630      	mov	r0, r6
 800ce7a:	4639      	mov	r1, r7
 800ce7c:	f7f3 f96e 	bl	800015c <__adddf3>
 800ce80:	4632      	mov	r2, r6
 800ce82:	463b      	mov	r3, r7
 800ce84:	4650      	mov	r0, sl
 800ce86:	468b      	mov	fp, r1
 800ce88:	f7f3 f966 	bl	8000158 <__aeabi_dsub>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	460b      	mov	r3, r1
 800ce90:	4620      	mov	r0, r4
 800ce92:	4629      	mov	r1, r5
 800ce94:	f7f3 f960 	bl	8000158 <__aeabi_dsub>
 800ce98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ce9c:	9b00      	ldr	r3, [sp, #0]
 800ce9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cea0:	3b01      	subs	r3, #1
 800cea2:	4313      	orrs	r3, r2
 800cea4:	f04f 0600 	mov.w	r6, #0
 800cea8:	f04f 0200 	mov.w	r2, #0
 800ceac:	bf0c      	ite	eq
 800ceae:	4b31      	ldreq	r3, [pc, #196]	; (800cf74 <__ieee754_pow+0x3cc>)
 800ceb0:	4b2d      	ldrne	r3, [pc, #180]	; (800cf68 <__ieee754_pow+0x3c0>)
 800ceb2:	4604      	mov	r4, r0
 800ceb4:	460d      	mov	r5, r1
 800ceb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ceba:	e9cd 2300 	strd	r2, r3, [sp]
 800cebe:	4632      	mov	r2, r6
 800cec0:	463b      	mov	r3, r7
 800cec2:	f7f3 f949 	bl	8000158 <__aeabi_dsub>
 800cec6:	4652      	mov	r2, sl
 800cec8:	465b      	mov	r3, fp
 800ceca:	f7f3 fafd 	bl	80004c8 <__aeabi_dmul>
 800cece:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ced2:	4680      	mov	r8, r0
 800ced4:	4689      	mov	r9, r1
 800ced6:	4620      	mov	r0, r4
 800ced8:	4629      	mov	r1, r5
 800ceda:	f7f3 faf5 	bl	80004c8 <__aeabi_dmul>
 800cede:	4602      	mov	r2, r0
 800cee0:	460b      	mov	r3, r1
 800cee2:	4640      	mov	r0, r8
 800cee4:	4649      	mov	r1, r9
 800cee6:	f7f3 f939 	bl	800015c <__adddf3>
 800ceea:	4632      	mov	r2, r6
 800ceec:	463b      	mov	r3, r7
 800ceee:	4680      	mov	r8, r0
 800cef0:	4689      	mov	r9, r1
 800cef2:	4650      	mov	r0, sl
 800cef4:	4659      	mov	r1, fp
 800cef6:	f7f3 fae7 	bl	80004c8 <__aeabi_dmul>
 800cefa:	4604      	mov	r4, r0
 800cefc:	460d      	mov	r5, r1
 800cefe:	460b      	mov	r3, r1
 800cf00:	4602      	mov	r2, r0
 800cf02:	4649      	mov	r1, r9
 800cf04:	4640      	mov	r0, r8
 800cf06:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cf0a:	f7f3 f927 	bl	800015c <__adddf3>
 800cf0e:	4b1a      	ldr	r3, [pc, #104]	; (800cf78 <__ieee754_pow+0x3d0>)
 800cf10:	4682      	mov	sl, r0
 800cf12:	4299      	cmp	r1, r3
 800cf14:	460f      	mov	r7, r1
 800cf16:	460e      	mov	r6, r1
 800cf18:	f340 82ed 	ble.w	800d4f6 <__ieee754_pow+0x94e>
 800cf1c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cf20:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cf24:	4303      	orrs	r3, r0
 800cf26:	f000 81e7 	beq.w	800d2f8 <__ieee754_pow+0x750>
 800cf2a:	a30d      	add	r3, pc, #52	; (adr r3, 800cf60 <__ieee754_pow+0x3b8>)
 800cf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf34:	f7f3 fac8 	bl	80004c8 <__aeabi_dmul>
 800cf38:	a309      	add	r3, pc, #36	; (adr r3, 800cf60 <__ieee754_pow+0x3b8>)
 800cf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3e:	e6cc      	b.n	800ccda <__ieee754_pow+0x132>
 800cf40:	60000000 	.word	0x60000000
 800cf44:	3ff71547 	.word	0x3ff71547
 800cf48:	f85ddf44 	.word	0xf85ddf44
 800cf4c:	3e54ae0b 	.word	0x3e54ae0b
 800cf50:	55555555 	.word	0x55555555
 800cf54:	3fd55555 	.word	0x3fd55555
 800cf58:	652b82fe 	.word	0x652b82fe
 800cf5c:	3ff71547 	.word	0x3ff71547
 800cf60:	8800759c 	.word	0x8800759c
 800cf64:	7e37e43c 	.word	0x7e37e43c
 800cf68:	3ff00000 	.word	0x3ff00000
 800cf6c:	3fd00000 	.word	0x3fd00000
 800cf70:	3fe00000 	.word	0x3fe00000
 800cf74:	bff00000 	.word	0xbff00000
 800cf78:	408fffff 	.word	0x408fffff
 800cf7c:	4bd4      	ldr	r3, [pc, #848]	; (800d2d0 <__ieee754_pow+0x728>)
 800cf7e:	2200      	movs	r2, #0
 800cf80:	ea09 0303 	and.w	r3, r9, r3
 800cf84:	b943      	cbnz	r3, 800cf98 <__ieee754_pow+0x3f0>
 800cf86:	4658      	mov	r0, fp
 800cf88:	4661      	mov	r1, ip
 800cf8a:	4bd2      	ldr	r3, [pc, #840]	; (800d2d4 <__ieee754_pow+0x72c>)
 800cf8c:	f7f3 fa9c 	bl	80004c8 <__aeabi_dmul>
 800cf90:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cf94:	4683      	mov	fp, r0
 800cf96:	460c      	mov	r4, r1
 800cf98:	1523      	asrs	r3, r4, #20
 800cf9a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cf9e:	4413      	add	r3, r2
 800cfa0:	930b      	str	r3, [sp, #44]	; 0x2c
 800cfa2:	4bcd      	ldr	r3, [pc, #820]	; (800d2d8 <__ieee754_pow+0x730>)
 800cfa4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cfa8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cfac:	429c      	cmp	r4, r3
 800cfae:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cfb2:	dd08      	ble.n	800cfc6 <__ieee754_pow+0x41e>
 800cfb4:	4bc9      	ldr	r3, [pc, #804]	; (800d2dc <__ieee754_pow+0x734>)
 800cfb6:	429c      	cmp	r4, r3
 800cfb8:	f340 819c 	ble.w	800d2f4 <__ieee754_pow+0x74c>
 800cfbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfbe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	930b      	str	r3, [sp, #44]	; 0x2c
 800cfc6:	2600      	movs	r6, #0
 800cfc8:	00f3      	lsls	r3, r6, #3
 800cfca:	930d      	str	r3, [sp, #52]	; 0x34
 800cfcc:	4bc4      	ldr	r3, [pc, #784]	; (800d2e0 <__ieee754_pow+0x738>)
 800cfce:	4658      	mov	r0, fp
 800cfd0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cfd4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cfd8:	4629      	mov	r1, r5
 800cfda:	461a      	mov	r2, r3
 800cfdc:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800cfe0:	4623      	mov	r3, r4
 800cfe2:	f7f3 f8b9 	bl	8000158 <__aeabi_dsub>
 800cfe6:	46da      	mov	sl, fp
 800cfe8:	462b      	mov	r3, r5
 800cfea:	4652      	mov	r2, sl
 800cfec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800cff0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cff4:	f7f3 f8b2 	bl	800015c <__adddf3>
 800cff8:	4602      	mov	r2, r0
 800cffa:	460b      	mov	r3, r1
 800cffc:	2000      	movs	r0, #0
 800cffe:	49b9      	ldr	r1, [pc, #740]	; (800d2e4 <__ieee754_pow+0x73c>)
 800d000:	f7f3 fb8c 	bl	800071c <__aeabi_ddiv>
 800d004:	4602      	mov	r2, r0
 800d006:	460b      	mov	r3, r1
 800d008:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d00c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d010:	f7f3 fa5a 	bl	80004c8 <__aeabi_dmul>
 800d014:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d018:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800d01c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d020:	2300      	movs	r3, #0
 800d022:	2200      	movs	r2, #0
 800d024:	46ab      	mov	fp, r5
 800d026:	106d      	asrs	r5, r5, #1
 800d028:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d02c:	9304      	str	r3, [sp, #16]
 800d02e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d032:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800d036:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800d03a:	4640      	mov	r0, r8
 800d03c:	4649      	mov	r1, r9
 800d03e:	4614      	mov	r4, r2
 800d040:	461d      	mov	r5, r3
 800d042:	f7f3 fa41 	bl	80004c8 <__aeabi_dmul>
 800d046:	4602      	mov	r2, r0
 800d048:	460b      	mov	r3, r1
 800d04a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d04e:	f7f3 f883 	bl	8000158 <__aeabi_dsub>
 800d052:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d056:	4606      	mov	r6, r0
 800d058:	460f      	mov	r7, r1
 800d05a:	4620      	mov	r0, r4
 800d05c:	4629      	mov	r1, r5
 800d05e:	f7f3 f87b 	bl	8000158 <__aeabi_dsub>
 800d062:	4602      	mov	r2, r0
 800d064:	460b      	mov	r3, r1
 800d066:	4650      	mov	r0, sl
 800d068:	4659      	mov	r1, fp
 800d06a:	f7f3 f875 	bl	8000158 <__aeabi_dsub>
 800d06e:	4642      	mov	r2, r8
 800d070:	464b      	mov	r3, r9
 800d072:	f7f3 fa29 	bl	80004c8 <__aeabi_dmul>
 800d076:	4602      	mov	r2, r0
 800d078:	460b      	mov	r3, r1
 800d07a:	4630      	mov	r0, r6
 800d07c:	4639      	mov	r1, r7
 800d07e:	f7f3 f86b 	bl	8000158 <__aeabi_dsub>
 800d082:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d086:	f7f3 fa1f 	bl	80004c8 <__aeabi_dmul>
 800d08a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d08e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d092:	4610      	mov	r0, r2
 800d094:	4619      	mov	r1, r3
 800d096:	f7f3 fa17 	bl	80004c8 <__aeabi_dmul>
 800d09a:	a37b      	add	r3, pc, #492	; (adr r3, 800d288 <__ieee754_pow+0x6e0>)
 800d09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a0:	4604      	mov	r4, r0
 800d0a2:	460d      	mov	r5, r1
 800d0a4:	f7f3 fa10 	bl	80004c8 <__aeabi_dmul>
 800d0a8:	a379      	add	r3, pc, #484	; (adr r3, 800d290 <__ieee754_pow+0x6e8>)
 800d0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ae:	f7f3 f855 	bl	800015c <__adddf3>
 800d0b2:	4622      	mov	r2, r4
 800d0b4:	462b      	mov	r3, r5
 800d0b6:	f7f3 fa07 	bl	80004c8 <__aeabi_dmul>
 800d0ba:	a377      	add	r3, pc, #476	; (adr r3, 800d298 <__ieee754_pow+0x6f0>)
 800d0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c0:	f7f3 f84c 	bl	800015c <__adddf3>
 800d0c4:	4622      	mov	r2, r4
 800d0c6:	462b      	mov	r3, r5
 800d0c8:	f7f3 f9fe 	bl	80004c8 <__aeabi_dmul>
 800d0cc:	a374      	add	r3, pc, #464	; (adr r3, 800d2a0 <__ieee754_pow+0x6f8>)
 800d0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d2:	f7f3 f843 	bl	800015c <__adddf3>
 800d0d6:	4622      	mov	r2, r4
 800d0d8:	462b      	mov	r3, r5
 800d0da:	f7f3 f9f5 	bl	80004c8 <__aeabi_dmul>
 800d0de:	a372      	add	r3, pc, #456	; (adr r3, 800d2a8 <__ieee754_pow+0x700>)
 800d0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e4:	f7f3 f83a 	bl	800015c <__adddf3>
 800d0e8:	4622      	mov	r2, r4
 800d0ea:	462b      	mov	r3, r5
 800d0ec:	f7f3 f9ec 	bl	80004c8 <__aeabi_dmul>
 800d0f0:	a36f      	add	r3, pc, #444	; (adr r3, 800d2b0 <__ieee754_pow+0x708>)
 800d0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f6:	f7f3 f831 	bl	800015c <__adddf3>
 800d0fa:	4622      	mov	r2, r4
 800d0fc:	4606      	mov	r6, r0
 800d0fe:	460f      	mov	r7, r1
 800d100:	462b      	mov	r3, r5
 800d102:	4620      	mov	r0, r4
 800d104:	4629      	mov	r1, r5
 800d106:	f7f3 f9df 	bl	80004c8 <__aeabi_dmul>
 800d10a:	4602      	mov	r2, r0
 800d10c:	460b      	mov	r3, r1
 800d10e:	4630      	mov	r0, r6
 800d110:	4639      	mov	r1, r7
 800d112:	f7f3 f9d9 	bl	80004c8 <__aeabi_dmul>
 800d116:	4604      	mov	r4, r0
 800d118:	460d      	mov	r5, r1
 800d11a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d11e:	4642      	mov	r2, r8
 800d120:	464b      	mov	r3, r9
 800d122:	f7f3 f81b 	bl	800015c <__adddf3>
 800d126:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d12a:	f7f3 f9cd 	bl	80004c8 <__aeabi_dmul>
 800d12e:	4622      	mov	r2, r4
 800d130:	462b      	mov	r3, r5
 800d132:	f7f3 f813 	bl	800015c <__adddf3>
 800d136:	4642      	mov	r2, r8
 800d138:	4606      	mov	r6, r0
 800d13a:	460f      	mov	r7, r1
 800d13c:	464b      	mov	r3, r9
 800d13e:	4640      	mov	r0, r8
 800d140:	4649      	mov	r1, r9
 800d142:	f7f3 f9c1 	bl	80004c8 <__aeabi_dmul>
 800d146:	2200      	movs	r2, #0
 800d148:	4b67      	ldr	r3, [pc, #412]	; (800d2e8 <__ieee754_pow+0x740>)
 800d14a:	4682      	mov	sl, r0
 800d14c:	468b      	mov	fp, r1
 800d14e:	f7f3 f805 	bl	800015c <__adddf3>
 800d152:	4632      	mov	r2, r6
 800d154:	463b      	mov	r3, r7
 800d156:	f7f3 f801 	bl	800015c <__adddf3>
 800d15a:	9c04      	ldr	r4, [sp, #16]
 800d15c:	460d      	mov	r5, r1
 800d15e:	4622      	mov	r2, r4
 800d160:	460b      	mov	r3, r1
 800d162:	4640      	mov	r0, r8
 800d164:	4649      	mov	r1, r9
 800d166:	f7f3 f9af 	bl	80004c8 <__aeabi_dmul>
 800d16a:	2200      	movs	r2, #0
 800d16c:	4680      	mov	r8, r0
 800d16e:	4689      	mov	r9, r1
 800d170:	4620      	mov	r0, r4
 800d172:	4629      	mov	r1, r5
 800d174:	4b5c      	ldr	r3, [pc, #368]	; (800d2e8 <__ieee754_pow+0x740>)
 800d176:	f7f2 ffef 	bl	8000158 <__aeabi_dsub>
 800d17a:	4652      	mov	r2, sl
 800d17c:	465b      	mov	r3, fp
 800d17e:	f7f2 ffeb 	bl	8000158 <__aeabi_dsub>
 800d182:	4602      	mov	r2, r0
 800d184:	460b      	mov	r3, r1
 800d186:	4630      	mov	r0, r6
 800d188:	4639      	mov	r1, r7
 800d18a:	f7f2 ffe5 	bl	8000158 <__aeabi_dsub>
 800d18e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d192:	f7f3 f999 	bl	80004c8 <__aeabi_dmul>
 800d196:	4622      	mov	r2, r4
 800d198:	4606      	mov	r6, r0
 800d19a:	460f      	mov	r7, r1
 800d19c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d1a0:	462b      	mov	r3, r5
 800d1a2:	f7f3 f991 	bl	80004c8 <__aeabi_dmul>
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	4630      	mov	r0, r6
 800d1ac:	4639      	mov	r1, r7
 800d1ae:	f7f2 ffd5 	bl	800015c <__adddf3>
 800d1b2:	4606      	mov	r6, r0
 800d1b4:	460f      	mov	r7, r1
 800d1b6:	4602      	mov	r2, r0
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	4640      	mov	r0, r8
 800d1bc:	4649      	mov	r1, r9
 800d1be:	f7f2 ffcd 	bl	800015c <__adddf3>
 800d1c2:	a33d      	add	r3, pc, #244	; (adr r3, 800d2b8 <__ieee754_pow+0x710>)
 800d1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c8:	9c04      	ldr	r4, [sp, #16]
 800d1ca:	460d      	mov	r5, r1
 800d1cc:	4620      	mov	r0, r4
 800d1ce:	f7f3 f97b 	bl	80004c8 <__aeabi_dmul>
 800d1d2:	4642      	mov	r2, r8
 800d1d4:	464b      	mov	r3, r9
 800d1d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d1da:	4620      	mov	r0, r4
 800d1dc:	4629      	mov	r1, r5
 800d1de:	f7f2 ffbb 	bl	8000158 <__aeabi_dsub>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	4630      	mov	r0, r6
 800d1e8:	4639      	mov	r1, r7
 800d1ea:	f7f2 ffb5 	bl	8000158 <__aeabi_dsub>
 800d1ee:	a334      	add	r3, pc, #208	; (adr r3, 800d2c0 <__ieee754_pow+0x718>)
 800d1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f4:	f7f3 f968 	bl	80004c8 <__aeabi_dmul>
 800d1f8:	a333      	add	r3, pc, #204	; (adr r3, 800d2c8 <__ieee754_pow+0x720>)
 800d1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fe:	4606      	mov	r6, r0
 800d200:	460f      	mov	r7, r1
 800d202:	4620      	mov	r0, r4
 800d204:	4629      	mov	r1, r5
 800d206:	f7f3 f95f 	bl	80004c8 <__aeabi_dmul>
 800d20a:	4602      	mov	r2, r0
 800d20c:	460b      	mov	r3, r1
 800d20e:	4630      	mov	r0, r6
 800d210:	4639      	mov	r1, r7
 800d212:	f7f2 ffa3 	bl	800015c <__adddf3>
 800d216:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d218:	4b34      	ldr	r3, [pc, #208]	; (800d2ec <__ieee754_pow+0x744>)
 800d21a:	4413      	add	r3, r2
 800d21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d220:	f7f2 ff9c 	bl	800015c <__adddf3>
 800d224:	4680      	mov	r8, r0
 800d226:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d228:	4689      	mov	r9, r1
 800d22a:	f7f3 f8e3 	bl	80003f4 <__aeabi_i2d>
 800d22e:	4604      	mov	r4, r0
 800d230:	460d      	mov	r5, r1
 800d232:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d234:	4b2e      	ldr	r3, [pc, #184]	; (800d2f0 <__ieee754_pow+0x748>)
 800d236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d23a:	4413      	add	r3, r2
 800d23c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d240:	4642      	mov	r2, r8
 800d242:	464b      	mov	r3, r9
 800d244:	f7f2 ff8a 	bl	800015c <__adddf3>
 800d248:	4632      	mov	r2, r6
 800d24a:	463b      	mov	r3, r7
 800d24c:	f7f2 ff86 	bl	800015c <__adddf3>
 800d250:	4622      	mov	r2, r4
 800d252:	462b      	mov	r3, r5
 800d254:	f7f2 ff82 	bl	800015c <__adddf3>
 800d258:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d25c:	4622      	mov	r2, r4
 800d25e:	462b      	mov	r3, r5
 800d260:	4650      	mov	r0, sl
 800d262:	468b      	mov	fp, r1
 800d264:	f7f2 ff78 	bl	8000158 <__aeabi_dsub>
 800d268:	4632      	mov	r2, r6
 800d26a:	463b      	mov	r3, r7
 800d26c:	f7f2 ff74 	bl	8000158 <__aeabi_dsub>
 800d270:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d274:	f7f2 ff70 	bl	8000158 <__aeabi_dsub>
 800d278:	4602      	mov	r2, r0
 800d27a:	460b      	mov	r3, r1
 800d27c:	4640      	mov	r0, r8
 800d27e:	4649      	mov	r1, r9
 800d280:	e608      	b.n	800ce94 <__ieee754_pow+0x2ec>
 800d282:	bf00      	nop
 800d284:	f3af 8000 	nop.w
 800d288:	4a454eef 	.word	0x4a454eef
 800d28c:	3fca7e28 	.word	0x3fca7e28
 800d290:	93c9db65 	.word	0x93c9db65
 800d294:	3fcd864a 	.word	0x3fcd864a
 800d298:	a91d4101 	.word	0xa91d4101
 800d29c:	3fd17460 	.word	0x3fd17460
 800d2a0:	518f264d 	.word	0x518f264d
 800d2a4:	3fd55555 	.word	0x3fd55555
 800d2a8:	db6fabff 	.word	0xdb6fabff
 800d2ac:	3fdb6db6 	.word	0x3fdb6db6
 800d2b0:	33333303 	.word	0x33333303
 800d2b4:	3fe33333 	.word	0x3fe33333
 800d2b8:	e0000000 	.word	0xe0000000
 800d2bc:	3feec709 	.word	0x3feec709
 800d2c0:	dc3a03fd 	.word	0xdc3a03fd
 800d2c4:	3feec709 	.word	0x3feec709
 800d2c8:	145b01f5 	.word	0x145b01f5
 800d2cc:	be3e2fe0 	.word	0xbe3e2fe0
 800d2d0:	7ff00000 	.word	0x7ff00000
 800d2d4:	43400000 	.word	0x43400000
 800d2d8:	0003988e 	.word	0x0003988e
 800d2dc:	000bb679 	.word	0x000bb679
 800d2e0:	0800eb50 	.word	0x0800eb50
 800d2e4:	3ff00000 	.word	0x3ff00000
 800d2e8:	40080000 	.word	0x40080000
 800d2ec:	0800eb70 	.word	0x0800eb70
 800d2f0:	0800eb60 	.word	0x0800eb60
 800d2f4:	2601      	movs	r6, #1
 800d2f6:	e667      	b.n	800cfc8 <__ieee754_pow+0x420>
 800d2f8:	a39d      	add	r3, pc, #628	; (adr r3, 800d570 <__ieee754_pow+0x9c8>)
 800d2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2fe:	4640      	mov	r0, r8
 800d300:	4649      	mov	r1, r9
 800d302:	f7f2 ff2b 	bl	800015c <__adddf3>
 800d306:	4622      	mov	r2, r4
 800d308:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d30c:	462b      	mov	r3, r5
 800d30e:	4650      	mov	r0, sl
 800d310:	4639      	mov	r1, r7
 800d312:	f7f2 ff21 	bl	8000158 <__aeabi_dsub>
 800d316:	4602      	mov	r2, r0
 800d318:	460b      	mov	r3, r1
 800d31a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d31e:	f7f3 fb63 	bl	80009e8 <__aeabi_dcmpgt>
 800d322:	2800      	cmp	r0, #0
 800d324:	f47f ae01 	bne.w	800cf2a <__ieee754_pow+0x382>
 800d328:	4aa5      	ldr	r2, [pc, #660]	; (800d5c0 <__ieee754_pow+0xa18>)
 800d32a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800d32e:	4293      	cmp	r3, r2
 800d330:	f340 8103 	ble.w	800d53a <__ieee754_pow+0x992>
 800d334:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d338:	2000      	movs	r0, #0
 800d33a:	151b      	asrs	r3, r3, #20
 800d33c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d340:	fa4a f303 	asr.w	r3, sl, r3
 800d344:	4433      	add	r3, r6
 800d346:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d34a:	4f9e      	ldr	r7, [pc, #632]	; (800d5c4 <__ieee754_pow+0xa1c>)
 800d34c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d350:	4117      	asrs	r7, r2
 800d352:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d356:	ea23 0107 	bic.w	r1, r3, r7
 800d35a:	f1c2 0214 	rsb	r2, r2, #20
 800d35e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d362:	460b      	mov	r3, r1
 800d364:	fa4a fa02 	asr.w	sl, sl, r2
 800d368:	2e00      	cmp	r6, #0
 800d36a:	4602      	mov	r2, r0
 800d36c:	4629      	mov	r1, r5
 800d36e:	4620      	mov	r0, r4
 800d370:	bfb8      	it	lt
 800d372:	f1ca 0a00 	rsblt	sl, sl, #0
 800d376:	f7f2 feef 	bl	8000158 <__aeabi_dsub>
 800d37a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d37e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d382:	2400      	movs	r4, #0
 800d384:	4642      	mov	r2, r8
 800d386:	464b      	mov	r3, r9
 800d388:	f7f2 fee8 	bl	800015c <__adddf3>
 800d38c:	a37a      	add	r3, pc, #488	; (adr r3, 800d578 <__ieee754_pow+0x9d0>)
 800d38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d392:	4620      	mov	r0, r4
 800d394:	460d      	mov	r5, r1
 800d396:	f7f3 f897 	bl	80004c8 <__aeabi_dmul>
 800d39a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d39e:	4606      	mov	r6, r0
 800d3a0:	460f      	mov	r7, r1
 800d3a2:	4620      	mov	r0, r4
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	f7f2 fed7 	bl	8000158 <__aeabi_dsub>
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	4640      	mov	r0, r8
 800d3b0:	4649      	mov	r1, r9
 800d3b2:	f7f2 fed1 	bl	8000158 <__aeabi_dsub>
 800d3b6:	a372      	add	r3, pc, #456	; (adr r3, 800d580 <__ieee754_pow+0x9d8>)
 800d3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3bc:	f7f3 f884 	bl	80004c8 <__aeabi_dmul>
 800d3c0:	a371      	add	r3, pc, #452	; (adr r3, 800d588 <__ieee754_pow+0x9e0>)
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	4680      	mov	r8, r0
 800d3c8:	4689      	mov	r9, r1
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	f7f3 f87b 	bl	80004c8 <__aeabi_dmul>
 800d3d2:	4602      	mov	r2, r0
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	4640      	mov	r0, r8
 800d3d8:	4649      	mov	r1, r9
 800d3da:	f7f2 febf 	bl	800015c <__adddf3>
 800d3de:	4604      	mov	r4, r0
 800d3e0:	460d      	mov	r5, r1
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	4630      	mov	r0, r6
 800d3e8:	4639      	mov	r1, r7
 800d3ea:	f7f2 feb7 	bl	800015c <__adddf3>
 800d3ee:	4632      	mov	r2, r6
 800d3f0:	463b      	mov	r3, r7
 800d3f2:	4680      	mov	r8, r0
 800d3f4:	4689      	mov	r9, r1
 800d3f6:	f7f2 feaf 	bl	8000158 <__aeabi_dsub>
 800d3fa:	4602      	mov	r2, r0
 800d3fc:	460b      	mov	r3, r1
 800d3fe:	4620      	mov	r0, r4
 800d400:	4629      	mov	r1, r5
 800d402:	f7f2 fea9 	bl	8000158 <__aeabi_dsub>
 800d406:	4642      	mov	r2, r8
 800d408:	4606      	mov	r6, r0
 800d40a:	460f      	mov	r7, r1
 800d40c:	464b      	mov	r3, r9
 800d40e:	4640      	mov	r0, r8
 800d410:	4649      	mov	r1, r9
 800d412:	f7f3 f859 	bl	80004c8 <__aeabi_dmul>
 800d416:	a35e      	add	r3, pc, #376	; (adr r3, 800d590 <__ieee754_pow+0x9e8>)
 800d418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d41c:	4604      	mov	r4, r0
 800d41e:	460d      	mov	r5, r1
 800d420:	f7f3 f852 	bl	80004c8 <__aeabi_dmul>
 800d424:	a35c      	add	r3, pc, #368	; (adr r3, 800d598 <__ieee754_pow+0x9f0>)
 800d426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42a:	f7f2 fe95 	bl	8000158 <__aeabi_dsub>
 800d42e:	4622      	mov	r2, r4
 800d430:	462b      	mov	r3, r5
 800d432:	f7f3 f849 	bl	80004c8 <__aeabi_dmul>
 800d436:	a35a      	add	r3, pc, #360	; (adr r3, 800d5a0 <__ieee754_pow+0x9f8>)
 800d438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43c:	f7f2 fe8e 	bl	800015c <__adddf3>
 800d440:	4622      	mov	r2, r4
 800d442:	462b      	mov	r3, r5
 800d444:	f7f3 f840 	bl	80004c8 <__aeabi_dmul>
 800d448:	a357      	add	r3, pc, #348	; (adr r3, 800d5a8 <__ieee754_pow+0xa00>)
 800d44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44e:	f7f2 fe83 	bl	8000158 <__aeabi_dsub>
 800d452:	4622      	mov	r2, r4
 800d454:	462b      	mov	r3, r5
 800d456:	f7f3 f837 	bl	80004c8 <__aeabi_dmul>
 800d45a:	a355      	add	r3, pc, #340	; (adr r3, 800d5b0 <__ieee754_pow+0xa08>)
 800d45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d460:	f7f2 fe7c 	bl	800015c <__adddf3>
 800d464:	4622      	mov	r2, r4
 800d466:	462b      	mov	r3, r5
 800d468:	f7f3 f82e 	bl	80004c8 <__aeabi_dmul>
 800d46c:	4602      	mov	r2, r0
 800d46e:	460b      	mov	r3, r1
 800d470:	4640      	mov	r0, r8
 800d472:	4649      	mov	r1, r9
 800d474:	f7f2 fe70 	bl	8000158 <__aeabi_dsub>
 800d478:	4604      	mov	r4, r0
 800d47a:	460d      	mov	r5, r1
 800d47c:	4602      	mov	r2, r0
 800d47e:	460b      	mov	r3, r1
 800d480:	4640      	mov	r0, r8
 800d482:	4649      	mov	r1, r9
 800d484:	f7f3 f820 	bl	80004c8 <__aeabi_dmul>
 800d488:	2200      	movs	r2, #0
 800d48a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d48e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d492:	4620      	mov	r0, r4
 800d494:	4629      	mov	r1, r5
 800d496:	f7f2 fe5f 	bl	8000158 <__aeabi_dsub>
 800d49a:	4602      	mov	r2, r0
 800d49c:	460b      	mov	r3, r1
 800d49e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4a2:	f7f3 f93b 	bl	800071c <__aeabi_ddiv>
 800d4a6:	4632      	mov	r2, r6
 800d4a8:	4604      	mov	r4, r0
 800d4aa:	460d      	mov	r5, r1
 800d4ac:	463b      	mov	r3, r7
 800d4ae:	4640      	mov	r0, r8
 800d4b0:	4649      	mov	r1, r9
 800d4b2:	f7f3 f809 	bl	80004c8 <__aeabi_dmul>
 800d4b6:	4632      	mov	r2, r6
 800d4b8:	463b      	mov	r3, r7
 800d4ba:	f7f2 fe4f 	bl	800015c <__adddf3>
 800d4be:	4602      	mov	r2, r0
 800d4c0:	460b      	mov	r3, r1
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	4629      	mov	r1, r5
 800d4c6:	f7f2 fe47 	bl	8000158 <__aeabi_dsub>
 800d4ca:	4642      	mov	r2, r8
 800d4cc:	464b      	mov	r3, r9
 800d4ce:	f7f2 fe43 	bl	8000158 <__aeabi_dsub>
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	2000      	movs	r0, #0
 800d4d8:	493b      	ldr	r1, [pc, #236]	; (800d5c8 <__ieee754_pow+0xa20>)
 800d4da:	f7f2 fe3d 	bl	8000158 <__aeabi_dsub>
 800d4de:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800d4e2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d4e6:	da2b      	bge.n	800d540 <__ieee754_pow+0x998>
 800d4e8:	4652      	mov	r2, sl
 800d4ea:	f001 f859 	bl	800e5a0 <scalbn>
 800d4ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4f2:	f7ff bbf2 	b.w	800ccda <__ieee754_pow+0x132>
 800d4f6:	4b35      	ldr	r3, [pc, #212]	; (800d5cc <__ieee754_pow+0xa24>)
 800d4f8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800d4fc:	429f      	cmp	r7, r3
 800d4fe:	f77f af13 	ble.w	800d328 <__ieee754_pow+0x780>
 800d502:	4b33      	ldr	r3, [pc, #204]	; (800d5d0 <__ieee754_pow+0xa28>)
 800d504:	440b      	add	r3, r1
 800d506:	4303      	orrs	r3, r0
 800d508:	d00b      	beq.n	800d522 <__ieee754_pow+0x97a>
 800d50a:	a32b      	add	r3, pc, #172	; (adr r3, 800d5b8 <__ieee754_pow+0xa10>)
 800d50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d510:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d514:	f7f2 ffd8 	bl	80004c8 <__aeabi_dmul>
 800d518:	a327      	add	r3, pc, #156	; (adr r3, 800d5b8 <__ieee754_pow+0xa10>)
 800d51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51e:	f7ff bbdc 	b.w	800ccda <__ieee754_pow+0x132>
 800d522:	4622      	mov	r2, r4
 800d524:	462b      	mov	r3, r5
 800d526:	f7f2 fe17 	bl	8000158 <__aeabi_dsub>
 800d52a:	4642      	mov	r2, r8
 800d52c:	464b      	mov	r3, r9
 800d52e:	f7f3 fa51 	bl	80009d4 <__aeabi_dcmpge>
 800d532:	2800      	cmp	r0, #0
 800d534:	f43f aef8 	beq.w	800d328 <__ieee754_pow+0x780>
 800d538:	e7e7      	b.n	800d50a <__ieee754_pow+0x962>
 800d53a:	f04f 0a00 	mov.w	sl, #0
 800d53e:	e71e      	b.n	800d37e <__ieee754_pow+0x7d6>
 800d540:	4621      	mov	r1, r4
 800d542:	e7d4      	b.n	800d4ee <__ieee754_pow+0x946>
 800d544:	f04f 0b00 	mov.w	fp, #0
 800d548:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d5c8 <__ieee754_pow+0xa20>
 800d54c:	f7ff bbb0 	b.w	800ccb0 <__ieee754_pow+0x108>
 800d550:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800d554:	f7ff bbac 	b.w	800ccb0 <__ieee754_pow+0x108>
 800d558:	4638      	mov	r0, r7
 800d55a:	4641      	mov	r1, r8
 800d55c:	f7ff bbbf 	b.w	800ccde <__ieee754_pow+0x136>
 800d560:	9200      	str	r2, [sp, #0]
 800d562:	f7ff bb7f 	b.w	800cc64 <__ieee754_pow+0xbc>
 800d566:	2300      	movs	r3, #0
 800d568:	f7ff bb69 	b.w	800cc3e <__ieee754_pow+0x96>
 800d56c:	f3af 8000 	nop.w
 800d570:	652b82fe 	.word	0x652b82fe
 800d574:	3c971547 	.word	0x3c971547
 800d578:	00000000 	.word	0x00000000
 800d57c:	3fe62e43 	.word	0x3fe62e43
 800d580:	fefa39ef 	.word	0xfefa39ef
 800d584:	3fe62e42 	.word	0x3fe62e42
 800d588:	0ca86c39 	.word	0x0ca86c39
 800d58c:	be205c61 	.word	0xbe205c61
 800d590:	72bea4d0 	.word	0x72bea4d0
 800d594:	3e663769 	.word	0x3e663769
 800d598:	c5d26bf1 	.word	0xc5d26bf1
 800d59c:	3ebbbd41 	.word	0x3ebbbd41
 800d5a0:	af25de2c 	.word	0xaf25de2c
 800d5a4:	3f11566a 	.word	0x3f11566a
 800d5a8:	16bebd93 	.word	0x16bebd93
 800d5ac:	3f66c16c 	.word	0x3f66c16c
 800d5b0:	5555553e 	.word	0x5555553e
 800d5b4:	3fc55555 	.word	0x3fc55555
 800d5b8:	c2f8f359 	.word	0xc2f8f359
 800d5bc:	01a56e1f 	.word	0x01a56e1f
 800d5c0:	3fe00000 	.word	0x3fe00000
 800d5c4:	000fffff 	.word	0x000fffff
 800d5c8:	3ff00000 	.word	0x3ff00000
 800d5cc:	4090cbff 	.word	0x4090cbff
 800d5d0:	3f6f3400 	.word	0x3f6f3400

0800d5d4 <__ieee754_sqrt>:
 800d5d4:	f8df c150 	ldr.w	ip, [pc, #336]	; 800d728 <__ieee754_sqrt+0x154>
 800d5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5dc:	ea3c 0c01 	bics.w	ip, ip, r1
 800d5e0:	460b      	mov	r3, r1
 800d5e2:	4606      	mov	r6, r0
 800d5e4:	460d      	mov	r5, r1
 800d5e6:	460a      	mov	r2, r1
 800d5e8:	4607      	mov	r7, r0
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	d10e      	bne.n	800d60c <__ieee754_sqrt+0x38>
 800d5ee:	4602      	mov	r2, r0
 800d5f0:	f7f2 ff6a 	bl	80004c8 <__aeabi_dmul>
 800d5f4:	4602      	mov	r2, r0
 800d5f6:	460b      	mov	r3, r1
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	4629      	mov	r1, r5
 800d5fc:	f7f2 fdae 	bl	800015c <__adddf3>
 800d600:	4606      	mov	r6, r0
 800d602:	460d      	mov	r5, r1
 800d604:	4630      	mov	r0, r6
 800d606:	4629      	mov	r1, r5
 800d608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d60c:	2900      	cmp	r1, #0
 800d60e:	dc0d      	bgt.n	800d62c <__ieee754_sqrt+0x58>
 800d610:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800d614:	ea5c 0707 	orrs.w	r7, ip, r7
 800d618:	d0f4      	beq.n	800d604 <__ieee754_sqrt+0x30>
 800d61a:	b139      	cbz	r1, 800d62c <__ieee754_sqrt+0x58>
 800d61c:	4602      	mov	r2, r0
 800d61e:	f7f2 fd9b 	bl	8000158 <__aeabi_dsub>
 800d622:	4602      	mov	r2, r0
 800d624:	460b      	mov	r3, r1
 800d626:	f7f3 f879 	bl	800071c <__aeabi_ddiv>
 800d62a:	e7e9      	b.n	800d600 <__ieee754_sqrt+0x2c>
 800d62c:	1512      	asrs	r2, r2, #20
 800d62e:	d074      	beq.n	800d71a <__ieee754_sqrt+0x146>
 800d630:	2000      	movs	r0, #0
 800d632:	07d5      	lsls	r5, r2, #31
 800d634:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d638:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800d63c:	bf5e      	ittt	pl
 800d63e:	0fe3      	lsrpl	r3, r4, #31
 800d640:	0064      	lslpl	r4, r4, #1
 800d642:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800d646:	0fe3      	lsrs	r3, r4, #31
 800d648:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d64c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800d650:	2516      	movs	r5, #22
 800d652:	4601      	mov	r1, r0
 800d654:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d658:	1076      	asrs	r6, r6, #1
 800d65a:	0064      	lsls	r4, r4, #1
 800d65c:	188f      	adds	r7, r1, r2
 800d65e:	429f      	cmp	r7, r3
 800d660:	bfde      	ittt	le
 800d662:	1bdb      	suble	r3, r3, r7
 800d664:	18b9      	addle	r1, r7, r2
 800d666:	1880      	addle	r0, r0, r2
 800d668:	005b      	lsls	r3, r3, #1
 800d66a:	3d01      	subs	r5, #1
 800d66c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800d670:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d674:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800d678:	d1f0      	bne.n	800d65c <__ieee754_sqrt+0x88>
 800d67a:	462a      	mov	r2, r5
 800d67c:	f04f 0e20 	mov.w	lr, #32
 800d680:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800d684:	428b      	cmp	r3, r1
 800d686:	eb07 0c05 	add.w	ip, r7, r5
 800d68a:	dc02      	bgt.n	800d692 <__ieee754_sqrt+0xbe>
 800d68c:	d113      	bne.n	800d6b6 <__ieee754_sqrt+0xe2>
 800d68e:	45a4      	cmp	ip, r4
 800d690:	d811      	bhi.n	800d6b6 <__ieee754_sqrt+0xe2>
 800d692:	f1bc 0f00 	cmp.w	ip, #0
 800d696:	eb0c 0507 	add.w	r5, ip, r7
 800d69a:	da43      	bge.n	800d724 <__ieee754_sqrt+0x150>
 800d69c:	2d00      	cmp	r5, #0
 800d69e:	db41      	blt.n	800d724 <__ieee754_sqrt+0x150>
 800d6a0:	f101 0801 	add.w	r8, r1, #1
 800d6a4:	1a5b      	subs	r3, r3, r1
 800d6a6:	4641      	mov	r1, r8
 800d6a8:	45a4      	cmp	ip, r4
 800d6aa:	bf88      	it	hi
 800d6ac:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d6b0:	eba4 040c 	sub.w	r4, r4, ip
 800d6b4:	443a      	add	r2, r7
 800d6b6:	005b      	lsls	r3, r3, #1
 800d6b8:	f1be 0e01 	subs.w	lr, lr, #1
 800d6bc:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800d6c0:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800d6c4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800d6c8:	d1dc      	bne.n	800d684 <__ieee754_sqrt+0xb0>
 800d6ca:	4323      	orrs	r3, r4
 800d6cc:	d006      	beq.n	800d6dc <__ieee754_sqrt+0x108>
 800d6ce:	1c54      	adds	r4, r2, #1
 800d6d0:	bf0b      	itete	eq
 800d6d2:	4672      	moveq	r2, lr
 800d6d4:	3201      	addne	r2, #1
 800d6d6:	3001      	addeq	r0, #1
 800d6d8:	f022 0201 	bicne.w	r2, r2, #1
 800d6dc:	1043      	asrs	r3, r0, #1
 800d6de:	07c1      	lsls	r1, r0, #31
 800d6e0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d6e4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d6e8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d6ec:	bf48      	it	mi
 800d6ee:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d6f2:	4610      	mov	r0, r2
 800d6f4:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800d6f8:	e782      	b.n	800d600 <__ieee754_sqrt+0x2c>
 800d6fa:	0ae3      	lsrs	r3, r4, #11
 800d6fc:	3915      	subs	r1, #21
 800d6fe:	0564      	lsls	r4, r4, #21
 800d700:	2b00      	cmp	r3, #0
 800d702:	d0fa      	beq.n	800d6fa <__ieee754_sqrt+0x126>
 800d704:	02de      	lsls	r6, r3, #11
 800d706:	d50a      	bpl.n	800d71e <__ieee754_sqrt+0x14a>
 800d708:	f1c2 0020 	rsb	r0, r2, #32
 800d70c:	fa24 f000 	lsr.w	r0, r4, r0
 800d710:	1e55      	subs	r5, r2, #1
 800d712:	4094      	lsls	r4, r2
 800d714:	4303      	orrs	r3, r0
 800d716:	1b4a      	subs	r2, r1, r5
 800d718:	e78a      	b.n	800d630 <__ieee754_sqrt+0x5c>
 800d71a:	4611      	mov	r1, r2
 800d71c:	e7f0      	b.n	800d700 <__ieee754_sqrt+0x12c>
 800d71e:	005b      	lsls	r3, r3, #1
 800d720:	3201      	adds	r2, #1
 800d722:	e7ef      	b.n	800d704 <__ieee754_sqrt+0x130>
 800d724:	4688      	mov	r8, r1
 800d726:	e7bd      	b.n	800d6a4 <__ieee754_sqrt+0xd0>
 800d728:	7ff00000 	.word	0x7ff00000

0800d72c <__ieee754_asinf>:
 800d72c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d730:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800d734:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800d738:	4604      	mov	r4, r0
 800d73a:	4605      	mov	r5, r0
 800d73c:	d10c      	bne.n	800d758 <__ieee754_asinf+0x2c>
 800d73e:	498d      	ldr	r1, [pc, #564]	; (800d974 <__ieee754_asinf+0x248>)
 800d740:	f7f3 fad0 	bl	8000ce4 <__aeabi_fmul>
 800d744:	498c      	ldr	r1, [pc, #560]	; (800d978 <__ieee754_asinf+0x24c>)
 800d746:	4605      	mov	r5, r0
 800d748:	4620      	mov	r0, r4
 800d74a:	f7f3 facb 	bl	8000ce4 <__aeabi_fmul>
 800d74e:	4601      	mov	r1, r0
 800d750:	4628      	mov	r0, r5
 800d752:	f7f3 f9bf 	bl	8000ad4 <__addsf3>
 800d756:	e006      	b.n	800d766 <__ieee754_asinf+0x3a>
 800d758:	dd07      	ble.n	800d76a <__ieee754_asinf+0x3e>
 800d75a:	4601      	mov	r1, r0
 800d75c:	f7f3 f9b8 	bl	8000ad0 <__aeabi_fsub>
 800d760:	4601      	mov	r1, r0
 800d762:	f7f3 fb73 	bl	8000e4c <__aeabi_fdiv>
 800d766:	4604      	mov	r4, r0
 800d768:	e00e      	b.n	800d788 <__ieee754_asinf+0x5c>
 800d76a:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800d76e:	da58      	bge.n	800d822 <__ieee754_asinf+0xf6>
 800d770:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800d774:	da0b      	bge.n	800d78e <__ieee754_asinf+0x62>
 800d776:	4981      	ldr	r1, [pc, #516]	; (800d97c <__ieee754_asinf+0x250>)
 800d778:	f7f3 f9ac 	bl	8000ad4 <__addsf3>
 800d77c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d780:	f7f3 fc6c 	bl	800105c <__aeabi_fcmpgt>
 800d784:	2800      	cmp	r0, #0
 800d786:	d04c      	beq.n	800d822 <__ieee754_asinf+0xf6>
 800d788:	4620      	mov	r0, r4
 800d78a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d78e:	4601      	mov	r1, r0
 800d790:	f7f3 faa8 	bl	8000ce4 <__aeabi_fmul>
 800d794:	4605      	mov	r5, r0
 800d796:	497a      	ldr	r1, [pc, #488]	; (800d980 <__ieee754_asinf+0x254>)
 800d798:	f7f3 faa4 	bl	8000ce4 <__aeabi_fmul>
 800d79c:	4979      	ldr	r1, [pc, #484]	; (800d984 <__ieee754_asinf+0x258>)
 800d79e:	f7f3 f999 	bl	8000ad4 <__addsf3>
 800d7a2:	4629      	mov	r1, r5
 800d7a4:	f7f3 fa9e 	bl	8000ce4 <__aeabi_fmul>
 800d7a8:	4977      	ldr	r1, [pc, #476]	; (800d988 <__ieee754_asinf+0x25c>)
 800d7aa:	f7f3 f991 	bl	8000ad0 <__aeabi_fsub>
 800d7ae:	4629      	mov	r1, r5
 800d7b0:	f7f3 fa98 	bl	8000ce4 <__aeabi_fmul>
 800d7b4:	4975      	ldr	r1, [pc, #468]	; (800d98c <__ieee754_asinf+0x260>)
 800d7b6:	f7f3 f98d 	bl	8000ad4 <__addsf3>
 800d7ba:	4629      	mov	r1, r5
 800d7bc:	f7f3 fa92 	bl	8000ce4 <__aeabi_fmul>
 800d7c0:	4973      	ldr	r1, [pc, #460]	; (800d990 <__ieee754_asinf+0x264>)
 800d7c2:	f7f3 f985 	bl	8000ad0 <__aeabi_fsub>
 800d7c6:	4629      	mov	r1, r5
 800d7c8:	f7f3 fa8c 	bl	8000ce4 <__aeabi_fmul>
 800d7cc:	4971      	ldr	r1, [pc, #452]	; (800d994 <__ieee754_asinf+0x268>)
 800d7ce:	f7f3 f981 	bl	8000ad4 <__addsf3>
 800d7d2:	4629      	mov	r1, r5
 800d7d4:	f7f3 fa86 	bl	8000ce4 <__aeabi_fmul>
 800d7d8:	496f      	ldr	r1, [pc, #444]	; (800d998 <__ieee754_asinf+0x26c>)
 800d7da:	4606      	mov	r6, r0
 800d7dc:	4628      	mov	r0, r5
 800d7de:	f7f3 fa81 	bl	8000ce4 <__aeabi_fmul>
 800d7e2:	496e      	ldr	r1, [pc, #440]	; (800d99c <__ieee754_asinf+0x270>)
 800d7e4:	f7f3 f974 	bl	8000ad0 <__aeabi_fsub>
 800d7e8:	4629      	mov	r1, r5
 800d7ea:	f7f3 fa7b 	bl	8000ce4 <__aeabi_fmul>
 800d7ee:	496c      	ldr	r1, [pc, #432]	; (800d9a0 <__ieee754_asinf+0x274>)
 800d7f0:	f7f3 f970 	bl	8000ad4 <__addsf3>
 800d7f4:	4629      	mov	r1, r5
 800d7f6:	f7f3 fa75 	bl	8000ce4 <__aeabi_fmul>
 800d7fa:	496a      	ldr	r1, [pc, #424]	; (800d9a4 <__ieee754_asinf+0x278>)
 800d7fc:	f7f3 f968 	bl	8000ad0 <__aeabi_fsub>
 800d800:	4629      	mov	r1, r5
 800d802:	f7f3 fa6f 	bl	8000ce4 <__aeabi_fmul>
 800d806:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d80a:	f7f3 f963 	bl	8000ad4 <__addsf3>
 800d80e:	4601      	mov	r1, r0
 800d810:	4630      	mov	r0, r6
 800d812:	f7f3 fb1b 	bl	8000e4c <__aeabi_fdiv>
 800d816:	4621      	mov	r1, r4
 800d818:	f7f3 fa64 	bl	8000ce4 <__aeabi_fmul>
 800d81c:	4601      	mov	r1, r0
 800d81e:	4620      	mov	r0, r4
 800d820:	e797      	b.n	800d752 <__ieee754_asinf+0x26>
 800d822:	4620      	mov	r0, r4
 800d824:	f000 ff42 	bl	800e6ac <fabsf>
 800d828:	4601      	mov	r1, r0
 800d82a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d82e:	f7f3 f94f 	bl	8000ad0 <__aeabi_fsub>
 800d832:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800d836:	f7f3 fa55 	bl	8000ce4 <__aeabi_fmul>
 800d83a:	4606      	mov	r6, r0
 800d83c:	4950      	ldr	r1, [pc, #320]	; (800d980 <__ieee754_asinf+0x254>)
 800d83e:	f7f3 fa51 	bl	8000ce4 <__aeabi_fmul>
 800d842:	4950      	ldr	r1, [pc, #320]	; (800d984 <__ieee754_asinf+0x258>)
 800d844:	f7f3 f946 	bl	8000ad4 <__addsf3>
 800d848:	4631      	mov	r1, r6
 800d84a:	f7f3 fa4b 	bl	8000ce4 <__aeabi_fmul>
 800d84e:	494e      	ldr	r1, [pc, #312]	; (800d988 <__ieee754_asinf+0x25c>)
 800d850:	f7f3 f93e 	bl	8000ad0 <__aeabi_fsub>
 800d854:	4631      	mov	r1, r6
 800d856:	f7f3 fa45 	bl	8000ce4 <__aeabi_fmul>
 800d85a:	494c      	ldr	r1, [pc, #304]	; (800d98c <__ieee754_asinf+0x260>)
 800d85c:	f7f3 f93a 	bl	8000ad4 <__addsf3>
 800d860:	4631      	mov	r1, r6
 800d862:	f7f3 fa3f 	bl	8000ce4 <__aeabi_fmul>
 800d866:	494a      	ldr	r1, [pc, #296]	; (800d990 <__ieee754_asinf+0x264>)
 800d868:	f7f3 f932 	bl	8000ad0 <__aeabi_fsub>
 800d86c:	4631      	mov	r1, r6
 800d86e:	f7f3 fa39 	bl	8000ce4 <__aeabi_fmul>
 800d872:	4948      	ldr	r1, [pc, #288]	; (800d994 <__ieee754_asinf+0x268>)
 800d874:	f7f3 f92e 	bl	8000ad4 <__addsf3>
 800d878:	4631      	mov	r1, r6
 800d87a:	f7f3 fa33 	bl	8000ce4 <__aeabi_fmul>
 800d87e:	4946      	ldr	r1, [pc, #280]	; (800d998 <__ieee754_asinf+0x26c>)
 800d880:	4681      	mov	r9, r0
 800d882:	4630      	mov	r0, r6
 800d884:	f7f3 fa2e 	bl	8000ce4 <__aeabi_fmul>
 800d888:	4944      	ldr	r1, [pc, #272]	; (800d99c <__ieee754_asinf+0x270>)
 800d88a:	f7f3 f921 	bl	8000ad0 <__aeabi_fsub>
 800d88e:	4631      	mov	r1, r6
 800d890:	f7f3 fa28 	bl	8000ce4 <__aeabi_fmul>
 800d894:	4942      	ldr	r1, [pc, #264]	; (800d9a0 <__ieee754_asinf+0x274>)
 800d896:	f7f3 f91d 	bl	8000ad4 <__addsf3>
 800d89a:	4631      	mov	r1, r6
 800d89c:	f7f3 fa22 	bl	8000ce4 <__aeabi_fmul>
 800d8a0:	4940      	ldr	r1, [pc, #256]	; (800d9a4 <__ieee754_asinf+0x278>)
 800d8a2:	f7f3 f915 	bl	8000ad0 <__aeabi_fsub>
 800d8a6:	4631      	mov	r1, r6
 800d8a8:	f7f3 fa1c 	bl	8000ce4 <__aeabi_fmul>
 800d8ac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d8b0:	f7f3 f910 	bl	8000ad4 <__addsf3>
 800d8b4:	4682      	mov	sl, r0
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	f000 f9da 	bl	800dc70 <__ieee754_sqrtf>
 800d8bc:	4b3a      	ldr	r3, [pc, #232]	; (800d9a8 <__ieee754_asinf+0x27c>)
 800d8be:	4607      	mov	r7, r0
 800d8c0:	4598      	cmp	r8, r3
 800d8c2:	dd1a      	ble.n	800d8fa <__ieee754_asinf+0x1ce>
 800d8c4:	4651      	mov	r1, sl
 800d8c6:	4648      	mov	r0, r9
 800d8c8:	f7f3 fac0 	bl	8000e4c <__aeabi_fdiv>
 800d8cc:	4639      	mov	r1, r7
 800d8ce:	f7f3 fa09 	bl	8000ce4 <__aeabi_fmul>
 800d8d2:	4639      	mov	r1, r7
 800d8d4:	f7f3 f8fe 	bl	8000ad4 <__addsf3>
 800d8d8:	4601      	mov	r1, r0
 800d8da:	f7f3 f8fb 	bl	8000ad4 <__addsf3>
 800d8de:	4933      	ldr	r1, [pc, #204]	; (800d9ac <__ieee754_asinf+0x280>)
 800d8e0:	f7f3 f8f8 	bl	8000ad4 <__addsf3>
 800d8e4:	4601      	mov	r1, r0
 800d8e6:	4823      	ldr	r0, [pc, #140]	; (800d974 <__ieee754_asinf+0x248>)
 800d8e8:	f7f3 f8f2 	bl	8000ad0 <__aeabi_fsub>
 800d8ec:	2d00      	cmp	r5, #0
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	f73f af4a 	bgt.w	800d788 <__ieee754_asinf+0x5c>
 800d8f4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d8f8:	e735      	b.n	800d766 <__ieee754_asinf+0x3a>
 800d8fa:	4601      	mov	r1, r0
 800d8fc:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800d900:	f7f3 f8e8 	bl	8000ad4 <__addsf3>
 800d904:	4651      	mov	r1, sl
 800d906:	4604      	mov	r4, r0
 800d908:	4648      	mov	r0, r9
 800d90a:	f7f3 fa9f 	bl	8000e4c <__aeabi_fdiv>
 800d90e:	4601      	mov	r1, r0
 800d910:	4620      	mov	r0, r4
 800d912:	f7f3 f9e7 	bl	8000ce4 <__aeabi_fmul>
 800d916:	f028 080f 	bic.w	r8, r8, #15
 800d91a:	4681      	mov	r9, r0
 800d91c:	4641      	mov	r1, r8
 800d91e:	4640      	mov	r0, r8
 800d920:	f7f3 f9e0 	bl	8000ce4 <__aeabi_fmul>
 800d924:	4601      	mov	r1, r0
 800d926:	4630      	mov	r0, r6
 800d928:	f7f3 f8d2 	bl	8000ad0 <__aeabi_fsub>
 800d92c:	4641      	mov	r1, r8
 800d92e:	4604      	mov	r4, r0
 800d930:	4638      	mov	r0, r7
 800d932:	f7f3 f8cf 	bl	8000ad4 <__addsf3>
 800d936:	4601      	mov	r1, r0
 800d938:	4620      	mov	r0, r4
 800d93a:	f7f3 fa87 	bl	8000e4c <__aeabi_fdiv>
 800d93e:	4601      	mov	r1, r0
 800d940:	f7f3 f8c8 	bl	8000ad4 <__addsf3>
 800d944:	4601      	mov	r1, r0
 800d946:	480c      	ldr	r0, [pc, #48]	; (800d978 <__ieee754_asinf+0x24c>)
 800d948:	f7f3 f8c2 	bl	8000ad0 <__aeabi_fsub>
 800d94c:	4601      	mov	r1, r0
 800d94e:	4648      	mov	r0, r9
 800d950:	f7f3 f8be 	bl	8000ad0 <__aeabi_fsub>
 800d954:	4641      	mov	r1, r8
 800d956:	4604      	mov	r4, r0
 800d958:	4640      	mov	r0, r8
 800d95a:	f7f3 f8bb 	bl	8000ad4 <__addsf3>
 800d95e:	4601      	mov	r1, r0
 800d960:	4813      	ldr	r0, [pc, #76]	; (800d9b0 <__ieee754_asinf+0x284>)
 800d962:	f7f3 f8b5 	bl	8000ad0 <__aeabi_fsub>
 800d966:	4601      	mov	r1, r0
 800d968:	4620      	mov	r0, r4
 800d96a:	f7f3 f8b1 	bl	8000ad0 <__aeabi_fsub>
 800d96e:	4601      	mov	r1, r0
 800d970:	480f      	ldr	r0, [pc, #60]	; (800d9b0 <__ieee754_asinf+0x284>)
 800d972:	e7b9      	b.n	800d8e8 <__ieee754_asinf+0x1bc>
 800d974:	3fc90fdb 	.word	0x3fc90fdb
 800d978:	b33bbd2e 	.word	0xb33bbd2e
 800d97c:	7149f2ca 	.word	0x7149f2ca
 800d980:	3811ef08 	.word	0x3811ef08
 800d984:	3a4f7f04 	.word	0x3a4f7f04
 800d988:	3d241146 	.word	0x3d241146
 800d98c:	3e4e0aa8 	.word	0x3e4e0aa8
 800d990:	3ea6b090 	.word	0x3ea6b090
 800d994:	3e2aaaab 	.word	0x3e2aaaab
 800d998:	3d9dc62e 	.word	0x3d9dc62e
 800d99c:	3f303361 	.word	0x3f303361
 800d9a0:	4001572d 	.word	0x4001572d
 800d9a4:	4019d139 	.word	0x4019d139
 800d9a8:	3f799999 	.word	0x3f799999
 800d9ac:	333bbd2e 	.word	0x333bbd2e
 800d9b0:	3f490fdb 	.word	0x3f490fdb

0800d9b4 <__ieee754_rem_pio2f>:
 800d9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b8:	4aa0      	ldr	r2, [pc, #640]	; (800dc3c <__ieee754_rem_pio2f+0x288>)
 800d9ba:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800d9be:	4296      	cmp	r6, r2
 800d9c0:	460c      	mov	r4, r1
 800d9c2:	4682      	mov	sl, r0
 800d9c4:	b087      	sub	sp, #28
 800d9c6:	dc04      	bgt.n	800d9d2 <__ieee754_rem_pio2f+0x1e>
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	6008      	str	r0, [r1, #0]
 800d9cc:	604b      	str	r3, [r1, #4]
 800d9ce:	2500      	movs	r5, #0
 800d9d0:	e01a      	b.n	800da08 <__ieee754_rem_pio2f+0x54>
 800d9d2:	4a9b      	ldr	r2, [pc, #620]	; (800dc40 <__ieee754_rem_pio2f+0x28c>)
 800d9d4:	4296      	cmp	r6, r2
 800d9d6:	dc4b      	bgt.n	800da70 <__ieee754_rem_pio2f+0xbc>
 800d9d8:	2800      	cmp	r0, #0
 800d9da:	499a      	ldr	r1, [pc, #616]	; (800dc44 <__ieee754_rem_pio2f+0x290>)
 800d9dc:	4f9a      	ldr	r7, [pc, #616]	; (800dc48 <__ieee754_rem_pio2f+0x294>)
 800d9de:	f026 060f 	bic.w	r6, r6, #15
 800d9e2:	dd23      	ble.n	800da2c <__ieee754_rem_pio2f+0x78>
 800d9e4:	f7f3 f874 	bl	8000ad0 <__aeabi_fsub>
 800d9e8:	42be      	cmp	r6, r7
 800d9ea:	4605      	mov	r5, r0
 800d9ec:	d010      	beq.n	800da10 <__ieee754_rem_pio2f+0x5c>
 800d9ee:	4997      	ldr	r1, [pc, #604]	; (800dc4c <__ieee754_rem_pio2f+0x298>)
 800d9f0:	f7f3 f86e 	bl	8000ad0 <__aeabi_fsub>
 800d9f4:	4601      	mov	r1, r0
 800d9f6:	6020      	str	r0, [r4, #0]
 800d9f8:	4628      	mov	r0, r5
 800d9fa:	f7f3 f869 	bl	8000ad0 <__aeabi_fsub>
 800d9fe:	4993      	ldr	r1, [pc, #588]	; (800dc4c <__ieee754_rem_pio2f+0x298>)
 800da00:	f7f3 f866 	bl	8000ad0 <__aeabi_fsub>
 800da04:	2501      	movs	r5, #1
 800da06:	6060      	str	r0, [r4, #4]
 800da08:	4628      	mov	r0, r5
 800da0a:	b007      	add	sp, #28
 800da0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da10:	498f      	ldr	r1, [pc, #572]	; (800dc50 <__ieee754_rem_pio2f+0x29c>)
 800da12:	f7f3 f85d 	bl	8000ad0 <__aeabi_fsub>
 800da16:	498f      	ldr	r1, [pc, #572]	; (800dc54 <__ieee754_rem_pio2f+0x2a0>)
 800da18:	4605      	mov	r5, r0
 800da1a:	f7f3 f859 	bl	8000ad0 <__aeabi_fsub>
 800da1e:	4601      	mov	r1, r0
 800da20:	6020      	str	r0, [r4, #0]
 800da22:	4628      	mov	r0, r5
 800da24:	f7f3 f854 	bl	8000ad0 <__aeabi_fsub>
 800da28:	498a      	ldr	r1, [pc, #552]	; (800dc54 <__ieee754_rem_pio2f+0x2a0>)
 800da2a:	e7e9      	b.n	800da00 <__ieee754_rem_pio2f+0x4c>
 800da2c:	f7f3 f852 	bl	8000ad4 <__addsf3>
 800da30:	42be      	cmp	r6, r7
 800da32:	4605      	mov	r5, r0
 800da34:	d00e      	beq.n	800da54 <__ieee754_rem_pio2f+0xa0>
 800da36:	4985      	ldr	r1, [pc, #532]	; (800dc4c <__ieee754_rem_pio2f+0x298>)
 800da38:	f7f3 f84c 	bl	8000ad4 <__addsf3>
 800da3c:	4601      	mov	r1, r0
 800da3e:	6020      	str	r0, [r4, #0]
 800da40:	4628      	mov	r0, r5
 800da42:	f7f3 f845 	bl	8000ad0 <__aeabi_fsub>
 800da46:	4981      	ldr	r1, [pc, #516]	; (800dc4c <__ieee754_rem_pio2f+0x298>)
 800da48:	f7f3 f844 	bl	8000ad4 <__addsf3>
 800da4c:	f04f 35ff 	mov.w	r5, #4294967295
 800da50:	6060      	str	r0, [r4, #4]
 800da52:	e7d9      	b.n	800da08 <__ieee754_rem_pio2f+0x54>
 800da54:	497e      	ldr	r1, [pc, #504]	; (800dc50 <__ieee754_rem_pio2f+0x29c>)
 800da56:	f7f3 f83d 	bl	8000ad4 <__addsf3>
 800da5a:	497e      	ldr	r1, [pc, #504]	; (800dc54 <__ieee754_rem_pio2f+0x2a0>)
 800da5c:	4605      	mov	r5, r0
 800da5e:	f7f3 f839 	bl	8000ad4 <__addsf3>
 800da62:	4601      	mov	r1, r0
 800da64:	6020      	str	r0, [r4, #0]
 800da66:	4628      	mov	r0, r5
 800da68:	f7f3 f832 	bl	8000ad0 <__aeabi_fsub>
 800da6c:	4979      	ldr	r1, [pc, #484]	; (800dc54 <__ieee754_rem_pio2f+0x2a0>)
 800da6e:	e7eb      	b.n	800da48 <__ieee754_rem_pio2f+0x94>
 800da70:	4a79      	ldr	r2, [pc, #484]	; (800dc58 <__ieee754_rem_pio2f+0x2a4>)
 800da72:	4296      	cmp	r6, r2
 800da74:	f300 8091 	bgt.w	800db9a <__ieee754_rem_pio2f+0x1e6>
 800da78:	f000 fe18 	bl	800e6ac <fabsf>
 800da7c:	4977      	ldr	r1, [pc, #476]	; (800dc5c <__ieee754_rem_pio2f+0x2a8>)
 800da7e:	4607      	mov	r7, r0
 800da80:	f7f3 f930 	bl	8000ce4 <__aeabi_fmul>
 800da84:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800da88:	f7f3 f824 	bl	8000ad4 <__addsf3>
 800da8c:	f7f3 fb06 	bl	800109c <__aeabi_f2iz>
 800da90:	4605      	mov	r5, r0
 800da92:	f7f3 f8d3 	bl	8000c3c <__aeabi_i2f>
 800da96:	496b      	ldr	r1, [pc, #428]	; (800dc44 <__ieee754_rem_pio2f+0x290>)
 800da98:	4681      	mov	r9, r0
 800da9a:	f7f3 f923 	bl	8000ce4 <__aeabi_fmul>
 800da9e:	4601      	mov	r1, r0
 800daa0:	4638      	mov	r0, r7
 800daa2:	f7f3 f815 	bl	8000ad0 <__aeabi_fsub>
 800daa6:	4969      	ldr	r1, [pc, #420]	; (800dc4c <__ieee754_rem_pio2f+0x298>)
 800daa8:	4680      	mov	r8, r0
 800daaa:	4648      	mov	r0, r9
 800daac:	f7f3 f91a 	bl	8000ce4 <__aeabi_fmul>
 800dab0:	2d1f      	cmp	r5, #31
 800dab2:	4607      	mov	r7, r0
 800dab4:	dc0c      	bgt.n	800dad0 <__ieee754_rem_pio2f+0x11c>
 800dab6:	4a6a      	ldr	r2, [pc, #424]	; (800dc60 <__ieee754_rem_pio2f+0x2ac>)
 800dab8:	1e69      	subs	r1, r5, #1
 800daba:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800dabe:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d004      	beq.n	800dad0 <__ieee754_rem_pio2f+0x11c>
 800dac6:	4639      	mov	r1, r7
 800dac8:	4640      	mov	r0, r8
 800daca:	f7f3 f801 	bl	8000ad0 <__aeabi_fsub>
 800dace:	e00b      	b.n	800dae8 <__ieee754_rem_pio2f+0x134>
 800dad0:	4639      	mov	r1, r7
 800dad2:	4640      	mov	r0, r8
 800dad4:	f7f2 fffc 	bl	8000ad0 <__aeabi_fsub>
 800dad8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800dadc:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800dae0:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 800dae4:	2e08      	cmp	r6, #8
 800dae6:	dc01      	bgt.n	800daec <__ieee754_rem_pio2f+0x138>
 800dae8:	6020      	str	r0, [r4, #0]
 800daea:	e026      	b.n	800db3a <__ieee754_rem_pio2f+0x186>
 800daec:	4958      	ldr	r1, [pc, #352]	; (800dc50 <__ieee754_rem_pio2f+0x29c>)
 800daee:	4648      	mov	r0, r9
 800daf0:	f7f3 f8f8 	bl	8000ce4 <__aeabi_fmul>
 800daf4:	4607      	mov	r7, r0
 800daf6:	4601      	mov	r1, r0
 800daf8:	4640      	mov	r0, r8
 800dafa:	f7f2 ffe9 	bl	8000ad0 <__aeabi_fsub>
 800dafe:	4601      	mov	r1, r0
 800db00:	4606      	mov	r6, r0
 800db02:	4640      	mov	r0, r8
 800db04:	f7f2 ffe4 	bl	8000ad0 <__aeabi_fsub>
 800db08:	4639      	mov	r1, r7
 800db0a:	f7f2 ffe1 	bl	8000ad0 <__aeabi_fsub>
 800db0e:	4607      	mov	r7, r0
 800db10:	4950      	ldr	r1, [pc, #320]	; (800dc54 <__ieee754_rem_pio2f+0x2a0>)
 800db12:	4648      	mov	r0, r9
 800db14:	f7f3 f8e6 	bl	8000ce4 <__aeabi_fmul>
 800db18:	4639      	mov	r1, r7
 800db1a:	f7f2 ffd9 	bl	8000ad0 <__aeabi_fsub>
 800db1e:	4601      	mov	r1, r0
 800db20:	4607      	mov	r7, r0
 800db22:	4630      	mov	r0, r6
 800db24:	f7f2 ffd4 	bl	8000ad0 <__aeabi_fsub>
 800db28:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800db2c:	ebab 0b03 	sub.w	fp, fp, r3
 800db30:	f1bb 0f19 	cmp.w	fp, #25
 800db34:	dc16      	bgt.n	800db64 <__ieee754_rem_pio2f+0x1b0>
 800db36:	46b0      	mov	r8, r6
 800db38:	6020      	str	r0, [r4, #0]
 800db3a:	6826      	ldr	r6, [r4, #0]
 800db3c:	4640      	mov	r0, r8
 800db3e:	4631      	mov	r1, r6
 800db40:	f7f2 ffc6 	bl	8000ad0 <__aeabi_fsub>
 800db44:	4639      	mov	r1, r7
 800db46:	f7f2 ffc3 	bl	8000ad0 <__aeabi_fsub>
 800db4a:	f1ba 0f00 	cmp.w	sl, #0
 800db4e:	6060      	str	r0, [r4, #4]
 800db50:	f6bf af5a 	bge.w	800da08 <__ieee754_rem_pio2f+0x54>
 800db54:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800db58:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800db5c:	6026      	str	r6, [r4, #0]
 800db5e:	6060      	str	r0, [r4, #4]
 800db60:	426d      	negs	r5, r5
 800db62:	e751      	b.n	800da08 <__ieee754_rem_pio2f+0x54>
 800db64:	493f      	ldr	r1, [pc, #252]	; (800dc64 <__ieee754_rem_pio2f+0x2b0>)
 800db66:	4648      	mov	r0, r9
 800db68:	f7f3 f8bc 	bl	8000ce4 <__aeabi_fmul>
 800db6c:	4607      	mov	r7, r0
 800db6e:	4601      	mov	r1, r0
 800db70:	4630      	mov	r0, r6
 800db72:	f7f2 ffad 	bl	8000ad0 <__aeabi_fsub>
 800db76:	4601      	mov	r1, r0
 800db78:	4680      	mov	r8, r0
 800db7a:	4630      	mov	r0, r6
 800db7c:	f7f2 ffa8 	bl	8000ad0 <__aeabi_fsub>
 800db80:	4639      	mov	r1, r7
 800db82:	f7f2 ffa5 	bl	8000ad0 <__aeabi_fsub>
 800db86:	4606      	mov	r6, r0
 800db88:	4937      	ldr	r1, [pc, #220]	; (800dc68 <__ieee754_rem_pio2f+0x2b4>)
 800db8a:	4648      	mov	r0, r9
 800db8c:	f7f3 f8aa 	bl	8000ce4 <__aeabi_fmul>
 800db90:	4631      	mov	r1, r6
 800db92:	f7f2 ff9d 	bl	8000ad0 <__aeabi_fsub>
 800db96:	4607      	mov	r7, r0
 800db98:	e795      	b.n	800dac6 <__ieee754_rem_pio2f+0x112>
 800db9a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800db9e:	db05      	blt.n	800dbac <__ieee754_rem_pio2f+0x1f8>
 800dba0:	4601      	mov	r1, r0
 800dba2:	f7f2 ff95 	bl	8000ad0 <__aeabi_fsub>
 800dba6:	6060      	str	r0, [r4, #4]
 800dba8:	6020      	str	r0, [r4, #0]
 800dbaa:	e710      	b.n	800d9ce <__ieee754_rem_pio2f+0x1a>
 800dbac:	15f7      	asrs	r7, r6, #23
 800dbae:	3f86      	subs	r7, #134	; 0x86
 800dbb0:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800dbb4:	4630      	mov	r0, r6
 800dbb6:	f7f3 fa71 	bl	800109c <__aeabi_f2iz>
 800dbba:	f7f3 f83f 	bl	8000c3c <__aeabi_i2f>
 800dbbe:	4601      	mov	r1, r0
 800dbc0:	9003      	str	r0, [sp, #12]
 800dbc2:	4630      	mov	r0, r6
 800dbc4:	f7f2 ff84 	bl	8000ad0 <__aeabi_fsub>
 800dbc8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800dbcc:	f7f3 f88a 	bl	8000ce4 <__aeabi_fmul>
 800dbd0:	4606      	mov	r6, r0
 800dbd2:	f7f3 fa63 	bl	800109c <__aeabi_f2iz>
 800dbd6:	f7f3 f831 	bl	8000c3c <__aeabi_i2f>
 800dbda:	4601      	mov	r1, r0
 800dbdc:	9004      	str	r0, [sp, #16]
 800dbde:	4605      	mov	r5, r0
 800dbe0:	4630      	mov	r0, r6
 800dbe2:	f7f2 ff75 	bl	8000ad0 <__aeabi_fsub>
 800dbe6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800dbea:	f7f3 f87b 	bl	8000ce4 <__aeabi_fmul>
 800dbee:	2100      	movs	r1, #0
 800dbf0:	9005      	str	r0, [sp, #20]
 800dbf2:	f7f3 fa0b 	bl	800100c <__aeabi_fcmpeq>
 800dbf6:	b1f0      	cbz	r0, 800dc36 <__ieee754_rem_pio2f+0x282>
 800dbf8:	2100      	movs	r1, #0
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	f7f3 fa06 	bl	800100c <__aeabi_fcmpeq>
 800dc00:	2800      	cmp	r0, #0
 800dc02:	bf14      	ite	ne
 800dc04:	2301      	movne	r3, #1
 800dc06:	2302      	moveq	r3, #2
 800dc08:	4a18      	ldr	r2, [pc, #96]	; (800dc6c <__ieee754_rem_pio2f+0x2b8>)
 800dc0a:	4621      	mov	r1, r4
 800dc0c:	9201      	str	r2, [sp, #4]
 800dc0e:	2202      	movs	r2, #2
 800dc10:	a803      	add	r0, sp, #12
 800dc12:	9200      	str	r2, [sp, #0]
 800dc14:	463a      	mov	r2, r7
 800dc16:	f000 f8fd 	bl	800de14 <__kernel_rem_pio2f>
 800dc1a:	f1ba 0f00 	cmp.w	sl, #0
 800dc1e:	4605      	mov	r5, r0
 800dc20:	f6bf aef2 	bge.w	800da08 <__ieee754_rem_pio2f+0x54>
 800dc24:	6823      	ldr	r3, [r4, #0]
 800dc26:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dc2a:	6023      	str	r3, [r4, #0]
 800dc2c:	6863      	ldr	r3, [r4, #4]
 800dc2e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dc32:	6063      	str	r3, [r4, #4]
 800dc34:	e794      	b.n	800db60 <__ieee754_rem_pio2f+0x1ac>
 800dc36:	2303      	movs	r3, #3
 800dc38:	e7e6      	b.n	800dc08 <__ieee754_rem_pio2f+0x254>
 800dc3a:	bf00      	nop
 800dc3c:	3f490fd8 	.word	0x3f490fd8
 800dc40:	4016cbe3 	.word	0x4016cbe3
 800dc44:	3fc90f80 	.word	0x3fc90f80
 800dc48:	3fc90fd0 	.word	0x3fc90fd0
 800dc4c:	37354443 	.word	0x37354443
 800dc50:	37354400 	.word	0x37354400
 800dc54:	2e85a308 	.word	0x2e85a308
 800dc58:	43490f80 	.word	0x43490f80
 800dc5c:	3f22f984 	.word	0x3f22f984
 800dc60:	0800eb80 	.word	0x0800eb80
 800dc64:	2e85a300 	.word	0x2e85a300
 800dc68:	248d3132 	.word	0x248d3132
 800dc6c:	0800ec00 	.word	0x0800ec00

0800dc70 <__ieee754_sqrtf>:
 800dc70:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800dc74:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800dc78:	b570      	push	{r4, r5, r6, lr}
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	4604      	mov	r4, r0
 800dc7e:	d309      	bcc.n	800dc94 <__ieee754_sqrtf+0x24>
 800dc80:	4601      	mov	r1, r0
 800dc82:	f7f3 f82f 	bl	8000ce4 <__aeabi_fmul>
 800dc86:	4601      	mov	r1, r0
 800dc88:	4620      	mov	r0, r4
 800dc8a:	f7f2 ff23 	bl	8000ad4 <__addsf3>
 800dc8e:	4604      	mov	r4, r0
 800dc90:	4620      	mov	r0, r4
 800dc92:	bd70      	pop	{r4, r5, r6, pc}
 800dc94:	2a00      	cmp	r2, #0
 800dc96:	d0fb      	beq.n	800dc90 <__ieee754_sqrtf+0x20>
 800dc98:	2800      	cmp	r0, #0
 800dc9a:	da06      	bge.n	800dcaa <__ieee754_sqrtf+0x3a>
 800dc9c:	4601      	mov	r1, r0
 800dc9e:	f7f2 ff17 	bl	8000ad0 <__aeabi_fsub>
 800dca2:	4601      	mov	r1, r0
 800dca4:	f7f3 f8d2 	bl	8000e4c <__aeabi_fdiv>
 800dca8:	e7f1      	b.n	800dc8e <__ieee754_sqrtf+0x1e>
 800dcaa:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800dcae:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800dcb2:	d029      	beq.n	800dd08 <__ieee754_sqrtf+0x98>
 800dcb4:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800dcb8:	07cb      	lsls	r3, r1, #31
 800dcba:	f04f 0300 	mov.w	r3, #0
 800dcbe:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800dcc2:	f04f 0419 	mov.w	r4, #25
 800dcc6:	461e      	mov	r6, r3
 800dcc8:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800dccc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800dcd0:	bf58      	it	pl
 800dcd2:	0052      	lslpl	r2, r2, #1
 800dcd4:	1040      	asrs	r0, r0, #1
 800dcd6:	0052      	lsls	r2, r2, #1
 800dcd8:	1875      	adds	r5, r6, r1
 800dcda:	4295      	cmp	r5, r2
 800dcdc:	bfde      	ittt	le
 800dcde:	186e      	addle	r6, r5, r1
 800dce0:	1b52      	suble	r2, r2, r5
 800dce2:	185b      	addle	r3, r3, r1
 800dce4:	3c01      	subs	r4, #1
 800dce6:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800dcea:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800dcee:	d1f3      	bne.n	800dcd8 <__ieee754_sqrtf+0x68>
 800dcf0:	b112      	cbz	r2, 800dcf8 <__ieee754_sqrtf+0x88>
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	f023 0301 	bic.w	r3, r3, #1
 800dcf8:	105c      	asrs	r4, r3, #1
 800dcfa:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800dcfe:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800dd02:	e7c5      	b.n	800dc90 <__ieee754_sqrtf+0x20>
 800dd04:	005b      	lsls	r3, r3, #1
 800dd06:	3201      	adds	r2, #1
 800dd08:	0218      	lsls	r0, r3, #8
 800dd0a:	d5fb      	bpl.n	800dd04 <__ieee754_sqrtf+0x94>
 800dd0c:	3a01      	subs	r2, #1
 800dd0e:	1a89      	subs	r1, r1, r2
 800dd10:	e7d0      	b.n	800dcb4 <__ieee754_sqrtf+0x44>
	...

0800dd14 <__kernel_cosf>:
 800dd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd18:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800dd1c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800dd20:	4606      	mov	r6, r0
 800dd22:	4688      	mov	r8, r1
 800dd24:	da03      	bge.n	800dd2e <__kernel_cosf+0x1a>
 800dd26:	f7f3 f9b9 	bl	800109c <__aeabi_f2iz>
 800dd2a:	2800      	cmp	r0, #0
 800dd2c:	d05c      	beq.n	800dde8 <__kernel_cosf+0xd4>
 800dd2e:	4631      	mov	r1, r6
 800dd30:	4630      	mov	r0, r6
 800dd32:	f7f2 ffd7 	bl	8000ce4 <__aeabi_fmul>
 800dd36:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800dd3a:	4605      	mov	r5, r0
 800dd3c:	f7f2 ffd2 	bl	8000ce4 <__aeabi_fmul>
 800dd40:	492b      	ldr	r1, [pc, #172]	; (800ddf0 <__kernel_cosf+0xdc>)
 800dd42:	4607      	mov	r7, r0
 800dd44:	4628      	mov	r0, r5
 800dd46:	f7f2 ffcd 	bl	8000ce4 <__aeabi_fmul>
 800dd4a:	492a      	ldr	r1, [pc, #168]	; (800ddf4 <__kernel_cosf+0xe0>)
 800dd4c:	f7f2 fec2 	bl	8000ad4 <__addsf3>
 800dd50:	4629      	mov	r1, r5
 800dd52:	f7f2 ffc7 	bl	8000ce4 <__aeabi_fmul>
 800dd56:	4928      	ldr	r1, [pc, #160]	; (800ddf8 <__kernel_cosf+0xe4>)
 800dd58:	f7f2 feba 	bl	8000ad0 <__aeabi_fsub>
 800dd5c:	4629      	mov	r1, r5
 800dd5e:	f7f2 ffc1 	bl	8000ce4 <__aeabi_fmul>
 800dd62:	4926      	ldr	r1, [pc, #152]	; (800ddfc <__kernel_cosf+0xe8>)
 800dd64:	f7f2 feb6 	bl	8000ad4 <__addsf3>
 800dd68:	4629      	mov	r1, r5
 800dd6a:	f7f2 ffbb 	bl	8000ce4 <__aeabi_fmul>
 800dd6e:	4924      	ldr	r1, [pc, #144]	; (800de00 <__kernel_cosf+0xec>)
 800dd70:	f7f2 feae 	bl	8000ad0 <__aeabi_fsub>
 800dd74:	4629      	mov	r1, r5
 800dd76:	f7f2 ffb5 	bl	8000ce4 <__aeabi_fmul>
 800dd7a:	4922      	ldr	r1, [pc, #136]	; (800de04 <__kernel_cosf+0xf0>)
 800dd7c:	f7f2 feaa 	bl	8000ad4 <__addsf3>
 800dd80:	4629      	mov	r1, r5
 800dd82:	f7f2 ffaf 	bl	8000ce4 <__aeabi_fmul>
 800dd86:	4629      	mov	r1, r5
 800dd88:	f7f2 ffac 	bl	8000ce4 <__aeabi_fmul>
 800dd8c:	4641      	mov	r1, r8
 800dd8e:	4605      	mov	r5, r0
 800dd90:	4630      	mov	r0, r6
 800dd92:	f7f2 ffa7 	bl	8000ce4 <__aeabi_fmul>
 800dd96:	4601      	mov	r1, r0
 800dd98:	4628      	mov	r0, r5
 800dd9a:	f7f2 fe99 	bl	8000ad0 <__aeabi_fsub>
 800dd9e:	4b1a      	ldr	r3, [pc, #104]	; (800de08 <__kernel_cosf+0xf4>)
 800dda0:	4605      	mov	r5, r0
 800dda2:	429c      	cmp	r4, r3
 800dda4:	dc0a      	bgt.n	800ddbc <__kernel_cosf+0xa8>
 800dda6:	4601      	mov	r1, r0
 800dda8:	4638      	mov	r0, r7
 800ddaa:	f7f2 fe91 	bl	8000ad0 <__aeabi_fsub>
 800ddae:	4601      	mov	r1, r0
 800ddb0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ddb4:	f7f2 fe8c 	bl	8000ad0 <__aeabi_fsub>
 800ddb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddbc:	4b13      	ldr	r3, [pc, #76]	; (800de0c <__kernel_cosf+0xf8>)
 800ddbe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ddc2:	429c      	cmp	r4, r3
 800ddc4:	bfcc      	ite	gt
 800ddc6:	4c12      	ldrgt	r4, [pc, #72]	; (800de10 <__kernel_cosf+0xfc>)
 800ddc8:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800ddcc:	4621      	mov	r1, r4
 800ddce:	f7f2 fe7f 	bl	8000ad0 <__aeabi_fsub>
 800ddd2:	4621      	mov	r1, r4
 800ddd4:	4606      	mov	r6, r0
 800ddd6:	4638      	mov	r0, r7
 800ddd8:	f7f2 fe7a 	bl	8000ad0 <__aeabi_fsub>
 800dddc:	4629      	mov	r1, r5
 800ddde:	f7f2 fe77 	bl	8000ad0 <__aeabi_fsub>
 800dde2:	4601      	mov	r1, r0
 800dde4:	4630      	mov	r0, r6
 800dde6:	e7e5      	b.n	800ddb4 <__kernel_cosf+0xa0>
 800dde8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ddec:	e7e4      	b.n	800ddb8 <__kernel_cosf+0xa4>
 800ddee:	bf00      	nop
 800ddf0:	ad47d74e 	.word	0xad47d74e
 800ddf4:	310f74f6 	.word	0x310f74f6
 800ddf8:	3493f27c 	.word	0x3493f27c
 800ddfc:	37d00d01 	.word	0x37d00d01
 800de00:	3ab60b61 	.word	0x3ab60b61
 800de04:	3d2aaaab 	.word	0x3d2aaaab
 800de08:	3e999999 	.word	0x3e999999
 800de0c:	3f480000 	.word	0x3f480000
 800de10:	3e900000 	.word	0x3e900000

0800de14 <__kernel_rem_pio2f>:
 800de14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de18:	b0db      	sub	sp, #364	; 0x16c
 800de1a:	9202      	str	r2, [sp, #8]
 800de1c:	9304      	str	r3, [sp, #16]
 800de1e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800de20:	4bc5      	ldr	r3, [pc, #788]	; (800e138 <__kernel_rem_pio2f+0x324>)
 800de22:	9005      	str	r0, [sp, #20]
 800de24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de28:	9100      	str	r1, [sp, #0]
 800de2a:	9301      	str	r3, [sp, #4]
 800de2c:	9b04      	ldr	r3, [sp, #16]
 800de2e:	3b01      	subs	r3, #1
 800de30:	9303      	str	r3, [sp, #12]
 800de32:	9b02      	ldr	r3, [sp, #8]
 800de34:	1d1a      	adds	r2, r3, #4
 800de36:	f2c0 809b 	blt.w	800df70 <__kernel_rem_pio2f+0x15c>
 800de3a:	1edc      	subs	r4, r3, #3
 800de3c:	bf48      	it	mi
 800de3e:	1d1c      	addmi	r4, r3, #4
 800de40:	10e4      	asrs	r4, r4, #3
 800de42:	2500      	movs	r5, #0
 800de44:	f04f 0a00 	mov.w	sl, #0
 800de48:	1c67      	adds	r7, r4, #1
 800de4a:	00fb      	lsls	r3, r7, #3
 800de4c:	9306      	str	r3, [sp, #24]
 800de4e:	9b02      	ldr	r3, [sp, #8]
 800de50:	9a03      	ldr	r2, [sp, #12]
 800de52:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800de56:	9b01      	ldr	r3, [sp, #4]
 800de58:	1aa6      	subs	r6, r4, r2
 800de5a:	eb03 0802 	add.w	r8, r3, r2
 800de5e:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800de60:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 800de64:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 800de68:	4545      	cmp	r5, r8
 800de6a:	f340 8083 	ble.w	800df74 <__kernel_rem_pio2f+0x160>
 800de6e:	f04f 0800 	mov.w	r8, #0
 800de72:	f04f 0b00 	mov.w	fp, #0
 800de76:	9b04      	ldr	r3, [sp, #16]
 800de78:	aa1e      	add	r2, sp, #120	; 0x78
 800de7a:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800de7e:	ab46      	add	r3, sp, #280	; 0x118
 800de80:	9a01      	ldr	r2, [sp, #4]
 800de82:	4590      	cmp	r8, r2
 800de84:	f340 809c 	ble.w	800dfc0 <__kernel_rem_pio2f+0x1ac>
 800de88:	4613      	mov	r3, r2
 800de8a:	aa0a      	add	r2, sp, #40	; 0x28
 800de8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800de90:	9308      	str	r3, [sp, #32]
 800de92:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800de94:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800de98:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800de9c:	9307      	str	r3, [sp, #28]
 800de9e:	ad0a      	add	r5, sp, #40	; 0x28
 800dea0:	462e      	mov	r6, r5
 800dea2:	46c3      	mov	fp, r8
 800dea4:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800dea8:	ab5a      	add	r3, sp, #360	; 0x168
 800deaa:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800deae:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800deb2:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800deb6:	f1bb 0f00 	cmp.w	fp, #0
 800deba:	f300 8086 	bgt.w	800dfca <__kernel_rem_pio2f+0x1b6>
 800debe:	4639      	mov	r1, r7
 800dec0:	4620      	mov	r0, r4
 800dec2:	f000 fc3d 	bl	800e740 <scalbnf>
 800dec6:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800deca:	4604      	mov	r4, r0
 800decc:	f7f2 ff0a 	bl	8000ce4 <__aeabi_fmul>
 800ded0:	f000 fbf0 	bl	800e6b4 <floorf>
 800ded4:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800ded8:	f7f2 ff04 	bl	8000ce4 <__aeabi_fmul>
 800dedc:	4601      	mov	r1, r0
 800dede:	4620      	mov	r0, r4
 800dee0:	f7f2 fdf6 	bl	8000ad0 <__aeabi_fsub>
 800dee4:	4604      	mov	r4, r0
 800dee6:	f7f3 f8d9 	bl	800109c <__aeabi_f2iz>
 800deea:	4606      	mov	r6, r0
 800deec:	f7f2 fea6 	bl	8000c3c <__aeabi_i2f>
 800def0:	4601      	mov	r1, r0
 800def2:	4620      	mov	r0, r4
 800def4:	f7f2 fdec 	bl	8000ad0 <__aeabi_fsub>
 800def8:	2f00      	cmp	r7, #0
 800defa:	4681      	mov	r9, r0
 800defc:	f340 8084 	ble.w	800e008 <__kernel_rem_pio2f+0x1f4>
 800df00:	f108 32ff 	add.w	r2, r8, #4294967295
 800df04:	ab0a      	add	r3, sp, #40	; 0x28
 800df06:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800df0a:	f1c7 0108 	rsb	r1, r7, #8
 800df0e:	fa44 f301 	asr.w	r3, r4, r1
 800df12:	441e      	add	r6, r3
 800df14:	408b      	lsls	r3, r1
 800df16:	1ae4      	subs	r4, r4, r3
 800df18:	f1c7 0007 	rsb	r0, r7, #7
 800df1c:	ab0a      	add	r3, sp, #40	; 0x28
 800df1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df22:	4104      	asrs	r4, r0
 800df24:	2c00      	cmp	r4, #0
 800df26:	dd7e      	ble.n	800e026 <__kernel_rem_pio2f+0x212>
 800df28:	2200      	movs	r2, #0
 800df2a:	4692      	mov	sl, r2
 800df2c:	3601      	adds	r6, #1
 800df2e:	4590      	cmp	r8, r2
 800df30:	f300 80b0 	bgt.w	800e094 <__kernel_rem_pio2f+0x280>
 800df34:	2f00      	cmp	r7, #0
 800df36:	dd05      	ble.n	800df44 <__kernel_rem_pio2f+0x130>
 800df38:	2f01      	cmp	r7, #1
 800df3a:	f000 80bd 	beq.w	800e0b8 <__kernel_rem_pio2f+0x2a4>
 800df3e:	2f02      	cmp	r7, #2
 800df40:	f000 80c5 	beq.w	800e0ce <__kernel_rem_pio2f+0x2ba>
 800df44:	2c02      	cmp	r4, #2
 800df46:	d16e      	bne.n	800e026 <__kernel_rem_pio2f+0x212>
 800df48:	4649      	mov	r1, r9
 800df4a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800df4e:	f7f2 fdbf 	bl	8000ad0 <__aeabi_fsub>
 800df52:	4681      	mov	r9, r0
 800df54:	f1ba 0f00 	cmp.w	sl, #0
 800df58:	d065      	beq.n	800e026 <__kernel_rem_pio2f+0x212>
 800df5a:	4639      	mov	r1, r7
 800df5c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800df60:	f000 fbee 	bl	800e740 <scalbnf>
 800df64:	4601      	mov	r1, r0
 800df66:	4648      	mov	r0, r9
 800df68:	f7f2 fdb2 	bl	8000ad0 <__aeabi_fsub>
 800df6c:	4681      	mov	r9, r0
 800df6e:	e05a      	b.n	800e026 <__kernel_rem_pio2f+0x212>
 800df70:	2400      	movs	r4, #0
 800df72:	e766      	b.n	800de42 <__kernel_rem_pio2f+0x2e>
 800df74:	42ee      	cmn	r6, r5
 800df76:	d407      	bmi.n	800df88 <__kernel_rem_pio2f+0x174>
 800df78:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800df7c:	f7f2 fe5e 	bl	8000c3c <__aeabi_i2f>
 800df80:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 800df84:	3501      	adds	r5, #1
 800df86:	e76f      	b.n	800de68 <__kernel_rem_pio2f+0x54>
 800df88:	4650      	mov	r0, sl
 800df8a:	e7f9      	b.n	800df80 <__kernel_rem_pio2f+0x16c>
 800df8c:	9b05      	ldr	r3, [sp, #20]
 800df8e:	f8da 1000 	ldr.w	r1, [sl]
 800df92:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 800df96:	f7f2 fea5 	bl	8000ce4 <__aeabi_fmul>
 800df9a:	4601      	mov	r1, r0
 800df9c:	4630      	mov	r0, r6
 800df9e:	f7f2 fd99 	bl	8000ad4 <__addsf3>
 800dfa2:	4606      	mov	r6, r0
 800dfa4:	f109 0901 	add.w	r9, r9, #1
 800dfa8:	ab46      	add	r3, sp, #280	; 0x118
 800dfaa:	9a03      	ldr	r2, [sp, #12]
 800dfac:	f1aa 0a04 	sub.w	sl, sl, #4
 800dfb0:	4591      	cmp	r9, r2
 800dfb2:	ddeb      	ble.n	800df8c <__kernel_rem_pio2f+0x178>
 800dfb4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800dfb8:	3504      	adds	r5, #4
 800dfba:	f108 0801 	add.w	r8, r8, #1
 800dfbe:	e75f      	b.n	800de80 <__kernel_rem_pio2f+0x6c>
 800dfc0:	46aa      	mov	sl, r5
 800dfc2:	465e      	mov	r6, fp
 800dfc4:	f04f 0900 	mov.w	r9, #0
 800dfc8:	e7ef      	b.n	800dfaa <__kernel_rem_pio2f+0x196>
 800dfca:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800dfce:	4620      	mov	r0, r4
 800dfd0:	f7f2 fe88 	bl	8000ce4 <__aeabi_fmul>
 800dfd4:	f7f3 f862 	bl	800109c <__aeabi_f2iz>
 800dfd8:	f7f2 fe30 	bl	8000c3c <__aeabi_i2f>
 800dfdc:	4649      	mov	r1, r9
 800dfde:	9009      	str	r0, [sp, #36]	; 0x24
 800dfe0:	f7f2 fe80 	bl	8000ce4 <__aeabi_fmul>
 800dfe4:	4601      	mov	r1, r0
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	f7f2 fd72 	bl	8000ad0 <__aeabi_fsub>
 800dfec:	f7f3 f856 	bl	800109c <__aeabi_f2iz>
 800dff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dff2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dff6:	f846 0b04 	str.w	r0, [r6], #4
 800dffa:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800dffe:	4618      	mov	r0, r3
 800e000:	f7f2 fd68 	bl	8000ad4 <__addsf3>
 800e004:	4604      	mov	r4, r0
 800e006:	e756      	b.n	800deb6 <__kernel_rem_pio2f+0xa2>
 800e008:	d106      	bne.n	800e018 <__kernel_rem_pio2f+0x204>
 800e00a:	f108 33ff 	add.w	r3, r8, #4294967295
 800e00e:	aa0a      	add	r2, sp, #40	; 0x28
 800e010:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e014:	1224      	asrs	r4, r4, #8
 800e016:	e785      	b.n	800df24 <__kernel_rem_pio2f+0x110>
 800e018:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e01c:	f7f3 f814 	bl	8001048 <__aeabi_fcmpge>
 800e020:	4604      	mov	r4, r0
 800e022:	2800      	cmp	r0, #0
 800e024:	d134      	bne.n	800e090 <__kernel_rem_pio2f+0x27c>
 800e026:	2100      	movs	r1, #0
 800e028:	4648      	mov	r0, r9
 800e02a:	f7f2 ffef 	bl	800100c <__aeabi_fcmpeq>
 800e02e:	2800      	cmp	r0, #0
 800e030:	f000 809a 	beq.w	800e168 <__kernel_rem_pio2f+0x354>
 800e034:	f108 35ff 	add.w	r5, r8, #4294967295
 800e038:	462b      	mov	r3, r5
 800e03a:	2200      	movs	r2, #0
 800e03c:	9901      	ldr	r1, [sp, #4]
 800e03e:	428b      	cmp	r3, r1
 800e040:	da4d      	bge.n	800e0de <__kernel_rem_pio2f+0x2ca>
 800e042:	2a00      	cmp	r2, #0
 800e044:	d07c      	beq.n	800e140 <__kernel_rem_pio2f+0x32c>
 800e046:	ab0a      	add	r3, sp, #40	; 0x28
 800e048:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e04c:	3f08      	subs	r7, #8
 800e04e:	2b00      	cmp	r3, #0
 800e050:	f000 8088 	beq.w	800e164 <__kernel_rem_pio2f+0x350>
 800e054:	4639      	mov	r1, r7
 800e056:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e05a:	f000 fb71 	bl	800e740 <scalbnf>
 800e05e:	46aa      	mov	sl, r5
 800e060:	4681      	mov	r9, r0
 800e062:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800e066:	af46      	add	r7, sp, #280	; 0x118
 800e068:	f1ba 0f00 	cmp.w	sl, #0
 800e06c:	f280 80b1 	bge.w	800e1d2 <__kernel_rem_pio2f+0x3be>
 800e070:	46a9      	mov	r9, r5
 800e072:	f04f 0a00 	mov.w	sl, #0
 800e076:	2200      	movs	r2, #0
 800e078:	f1b9 0f00 	cmp.w	r9, #0
 800e07c:	f2c0 80db 	blt.w	800e236 <__kernel_rem_pio2f+0x422>
 800e080:	a946      	add	r1, sp, #280	; 0x118
 800e082:	4617      	mov	r7, r2
 800e084:	f04f 0800 	mov.w	r8, #0
 800e088:	4b2c      	ldr	r3, [pc, #176]	; (800e13c <__kernel_rem_pio2f+0x328>)
 800e08a:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 800e08e:	e0c3      	b.n	800e218 <__kernel_rem_pio2f+0x404>
 800e090:	2402      	movs	r4, #2
 800e092:	e749      	b.n	800df28 <__kernel_rem_pio2f+0x114>
 800e094:	682b      	ldr	r3, [r5, #0]
 800e096:	f1ba 0f00 	cmp.w	sl, #0
 800e09a:	d108      	bne.n	800e0ae <__kernel_rem_pio2f+0x29a>
 800e09c:	b11b      	cbz	r3, 800e0a6 <__kernel_rem_pio2f+0x292>
 800e09e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800e0a2:	602b      	str	r3, [r5, #0]
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	469a      	mov	sl, r3
 800e0a8:	3201      	adds	r2, #1
 800e0aa:	3504      	adds	r5, #4
 800e0ac:	e73f      	b.n	800df2e <__kernel_rem_pio2f+0x11a>
 800e0ae:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800e0b2:	602b      	str	r3, [r5, #0]
 800e0b4:	4653      	mov	r3, sl
 800e0b6:	e7f6      	b.n	800e0a6 <__kernel_rem_pio2f+0x292>
 800e0b8:	f108 32ff 	add.w	r2, r8, #4294967295
 800e0bc:	ab0a      	add	r3, sp, #40	; 0x28
 800e0be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0c6:	a90a      	add	r1, sp, #40	; 0x28
 800e0c8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e0cc:	e73a      	b.n	800df44 <__kernel_rem_pio2f+0x130>
 800e0ce:	f108 32ff 	add.w	r2, r8, #4294967295
 800e0d2:	ab0a      	add	r3, sp, #40	; 0x28
 800e0d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e0dc:	e7f3      	b.n	800e0c6 <__kernel_rem_pio2f+0x2b2>
 800e0de:	a90a      	add	r1, sp, #40	; 0x28
 800e0e0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e0e4:	3b01      	subs	r3, #1
 800e0e6:	430a      	orrs	r2, r1
 800e0e8:	e7a8      	b.n	800e03c <__kernel_rem_pio2f+0x228>
 800e0ea:	3301      	adds	r3, #1
 800e0ec:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e0f0:	2900      	cmp	r1, #0
 800e0f2:	d0fa      	beq.n	800e0ea <__kernel_rem_pio2f+0x2d6>
 800e0f4:	9a04      	ldr	r2, [sp, #16]
 800e0f6:	f108 0501 	add.w	r5, r8, #1
 800e0fa:	eb08 0402 	add.w	r4, r8, r2
 800e0fe:	aa1e      	add	r2, sp, #120	; 0x78
 800e100:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800e104:	4498      	add	r8, r3
 800e106:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800e10a:	45a8      	cmp	r8, r5
 800e10c:	f6ff aec7 	blt.w	800de9e <__kernel_rem_pio2f+0x8a>
 800e110:	9b07      	ldr	r3, [sp, #28]
 800e112:	46a3      	mov	fp, r4
 800e114:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e118:	f7f2 fd90 	bl	8000c3c <__aeabi_i2f>
 800e11c:	f04f 0a00 	mov.w	sl, #0
 800e120:	2600      	movs	r6, #0
 800e122:	f84b 0b04 	str.w	r0, [fp], #4
 800e126:	9b03      	ldr	r3, [sp, #12]
 800e128:	459a      	cmp	sl, r3
 800e12a:	dd0c      	ble.n	800e146 <__kernel_rem_pio2f+0x332>
 800e12c:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800e130:	465c      	mov	r4, fp
 800e132:	3501      	adds	r5, #1
 800e134:	e7e9      	b.n	800e10a <__kernel_rem_pio2f+0x2f6>
 800e136:	bf00      	nop
 800e138:	0800ef44 	.word	0x0800ef44
 800e13c:	0800ef18 	.word	0x0800ef18
 800e140:	2301      	movs	r3, #1
 800e142:	9a08      	ldr	r2, [sp, #32]
 800e144:	e7d2      	b.n	800e0ec <__kernel_rem_pio2f+0x2d8>
 800e146:	9b05      	ldr	r3, [sp, #20]
 800e148:	f854 0904 	ldr.w	r0, [r4], #-4
 800e14c:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800e150:	f7f2 fdc8 	bl	8000ce4 <__aeabi_fmul>
 800e154:	4601      	mov	r1, r0
 800e156:	4630      	mov	r0, r6
 800e158:	f7f2 fcbc 	bl	8000ad4 <__addsf3>
 800e15c:	f10a 0a01 	add.w	sl, sl, #1
 800e160:	4606      	mov	r6, r0
 800e162:	e7e0      	b.n	800e126 <__kernel_rem_pio2f+0x312>
 800e164:	3d01      	subs	r5, #1
 800e166:	e76e      	b.n	800e046 <__kernel_rem_pio2f+0x232>
 800e168:	9b06      	ldr	r3, [sp, #24]
 800e16a:	9a02      	ldr	r2, [sp, #8]
 800e16c:	4648      	mov	r0, r9
 800e16e:	1a99      	subs	r1, r3, r2
 800e170:	f000 fae6 	bl	800e740 <scalbnf>
 800e174:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e178:	4605      	mov	r5, r0
 800e17a:	f7f2 ff65 	bl	8001048 <__aeabi_fcmpge>
 800e17e:	b300      	cbz	r0, 800e1c2 <__kernel_rem_pio2f+0x3ae>
 800e180:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800e184:	4628      	mov	r0, r5
 800e186:	f7f2 fdad 	bl	8000ce4 <__aeabi_fmul>
 800e18a:	f7f2 ff87 	bl	800109c <__aeabi_f2iz>
 800e18e:	f7f2 fd55 	bl	8000c3c <__aeabi_i2f>
 800e192:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e196:	4681      	mov	r9, r0
 800e198:	f7f2 fda4 	bl	8000ce4 <__aeabi_fmul>
 800e19c:	4601      	mov	r1, r0
 800e19e:	4628      	mov	r0, r5
 800e1a0:	f7f2 fc96 	bl	8000ad0 <__aeabi_fsub>
 800e1a4:	f7f2 ff7a 	bl	800109c <__aeabi_f2iz>
 800e1a8:	ab0a      	add	r3, sp, #40	; 0x28
 800e1aa:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800e1ae:	4648      	mov	r0, r9
 800e1b0:	f7f2 ff74 	bl	800109c <__aeabi_f2iz>
 800e1b4:	f108 0501 	add.w	r5, r8, #1
 800e1b8:	ab0a      	add	r3, sp, #40	; 0x28
 800e1ba:	3708      	adds	r7, #8
 800e1bc:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800e1c0:	e748      	b.n	800e054 <__kernel_rem_pio2f+0x240>
 800e1c2:	4628      	mov	r0, r5
 800e1c4:	f7f2 ff6a 	bl	800109c <__aeabi_f2iz>
 800e1c8:	ab0a      	add	r3, sp, #40	; 0x28
 800e1ca:	4645      	mov	r5, r8
 800e1cc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800e1d0:	e740      	b.n	800e054 <__kernel_rem_pio2f+0x240>
 800e1d2:	ab0a      	add	r3, sp, #40	; 0x28
 800e1d4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800e1d8:	f7f2 fd30 	bl	8000c3c <__aeabi_i2f>
 800e1dc:	4649      	mov	r1, r9
 800e1de:	f7f2 fd81 	bl	8000ce4 <__aeabi_fmul>
 800e1e2:	4641      	mov	r1, r8
 800e1e4:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800e1e8:	4648      	mov	r0, r9
 800e1ea:	f7f2 fd7b 	bl	8000ce4 <__aeabi_fmul>
 800e1ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e1f2:	4681      	mov	r9, r0
 800e1f4:	e738      	b.n	800e068 <__kernel_rem_pio2f+0x254>
 800e1f6:	f853 0b04 	ldr.w	r0, [r3], #4
 800e1fa:	f85b 1b04 	ldr.w	r1, [fp], #4
 800e1fe:	9203      	str	r2, [sp, #12]
 800e200:	9302      	str	r3, [sp, #8]
 800e202:	f7f2 fd6f 	bl	8000ce4 <__aeabi_fmul>
 800e206:	4601      	mov	r1, r0
 800e208:	4638      	mov	r0, r7
 800e20a:	f7f2 fc63 	bl	8000ad4 <__addsf3>
 800e20e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e212:	4607      	mov	r7, r0
 800e214:	f108 0801 	add.w	r8, r8, #1
 800e218:	9901      	ldr	r1, [sp, #4]
 800e21a:	4588      	cmp	r8, r1
 800e21c:	dc01      	bgt.n	800e222 <__kernel_rem_pio2f+0x40e>
 800e21e:	45c2      	cmp	sl, r8
 800e220:	dae9      	bge.n	800e1f6 <__kernel_rem_pio2f+0x3e2>
 800e222:	ab5a      	add	r3, sp, #360	; 0x168
 800e224:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800e228:	f843 7ca0 	str.w	r7, [r3, #-160]
 800e22c:	f109 39ff 	add.w	r9, r9, #4294967295
 800e230:	f10a 0a01 	add.w	sl, sl, #1
 800e234:	e720      	b.n	800e078 <__kernel_rem_pio2f+0x264>
 800e236:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800e238:	2b02      	cmp	r3, #2
 800e23a:	dc07      	bgt.n	800e24c <__kernel_rem_pio2f+0x438>
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	dc4d      	bgt.n	800e2dc <__kernel_rem_pio2f+0x4c8>
 800e240:	d02e      	beq.n	800e2a0 <__kernel_rem_pio2f+0x48c>
 800e242:	f006 0007 	and.w	r0, r6, #7
 800e246:	b05b      	add	sp, #364	; 0x16c
 800e248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e24c:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800e24e:	2b03      	cmp	r3, #3
 800e250:	d1f7      	bne.n	800e242 <__kernel_rem_pio2f+0x42e>
 800e252:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800e256:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 800e25a:	46b8      	mov	r8, r7
 800e25c:	46aa      	mov	sl, r5
 800e25e:	f1ba 0f00 	cmp.w	sl, #0
 800e262:	dc48      	bgt.n	800e2f6 <__kernel_rem_pio2f+0x4e2>
 800e264:	46a9      	mov	r9, r5
 800e266:	f1b9 0f01 	cmp.w	r9, #1
 800e26a:	dc5f      	bgt.n	800e32c <__kernel_rem_pio2f+0x518>
 800e26c:	2000      	movs	r0, #0
 800e26e:	2d01      	cmp	r5, #1
 800e270:	dc75      	bgt.n	800e35e <__kernel_rem_pio2f+0x54a>
 800e272:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800e274:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800e276:	2c00      	cmp	r4, #0
 800e278:	d177      	bne.n	800e36a <__kernel_rem_pio2f+0x556>
 800e27a:	9900      	ldr	r1, [sp, #0]
 800e27c:	600a      	str	r2, [r1, #0]
 800e27e:	460a      	mov	r2, r1
 800e280:	604b      	str	r3, [r1, #4]
 800e282:	6090      	str	r0, [r2, #8]
 800e284:	e7dd      	b.n	800e242 <__kernel_rem_pio2f+0x42e>
 800e286:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 800e28a:	f7f2 fc23 	bl	8000ad4 <__addsf3>
 800e28e:	3d01      	subs	r5, #1
 800e290:	2d00      	cmp	r5, #0
 800e292:	daf8      	bge.n	800e286 <__kernel_rem_pio2f+0x472>
 800e294:	b10c      	cbz	r4, 800e29a <__kernel_rem_pio2f+0x486>
 800e296:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e29a:	9b00      	ldr	r3, [sp, #0]
 800e29c:	6018      	str	r0, [r3, #0]
 800e29e:	e7d0      	b.n	800e242 <__kernel_rem_pio2f+0x42e>
 800e2a0:	2000      	movs	r0, #0
 800e2a2:	af32      	add	r7, sp, #200	; 0xc8
 800e2a4:	e7f4      	b.n	800e290 <__kernel_rem_pio2f+0x47c>
 800e2a6:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800e2aa:	f7f2 fc13 	bl	8000ad4 <__addsf3>
 800e2ae:	3f01      	subs	r7, #1
 800e2b0:	2f00      	cmp	r7, #0
 800e2b2:	daf8      	bge.n	800e2a6 <__kernel_rem_pio2f+0x492>
 800e2b4:	b1bc      	cbz	r4, 800e2e6 <__kernel_rem_pio2f+0x4d2>
 800e2b6:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800e2ba:	9a00      	ldr	r2, [sp, #0]
 800e2bc:	4601      	mov	r1, r0
 800e2be:	6013      	str	r3, [r2, #0]
 800e2c0:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800e2c2:	f7f2 fc05 	bl	8000ad0 <__aeabi_fsub>
 800e2c6:	2701      	movs	r7, #1
 800e2c8:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800e2cc:	42bd      	cmp	r5, r7
 800e2ce:	da0c      	bge.n	800e2ea <__kernel_rem_pio2f+0x4d6>
 800e2d0:	b10c      	cbz	r4, 800e2d6 <__kernel_rem_pio2f+0x4c2>
 800e2d2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e2d6:	9b00      	ldr	r3, [sp, #0]
 800e2d8:	6058      	str	r0, [r3, #4]
 800e2da:	e7b2      	b.n	800e242 <__kernel_rem_pio2f+0x42e>
 800e2dc:	462f      	mov	r7, r5
 800e2de:	2000      	movs	r0, #0
 800e2e0:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800e2e4:	e7e4      	b.n	800e2b0 <__kernel_rem_pio2f+0x49c>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	e7e7      	b.n	800e2ba <__kernel_rem_pio2f+0x4a6>
 800e2ea:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800e2ee:	f7f2 fbf1 	bl	8000ad4 <__addsf3>
 800e2f2:	3701      	adds	r7, #1
 800e2f4:	e7ea      	b.n	800e2cc <__kernel_rem_pio2f+0x4b8>
 800e2f6:	f8d8 3000 	ldr.w	r3, [r8]
 800e2fa:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800e2fe:	4619      	mov	r1, r3
 800e300:	4610      	mov	r0, r2
 800e302:	9302      	str	r3, [sp, #8]
 800e304:	9201      	str	r2, [sp, #4]
 800e306:	f7f2 fbe5 	bl	8000ad4 <__addsf3>
 800e30a:	9a01      	ldr	r2, [sp, #4]
 800e30c:	4601      	mov	r1, r0
 800e30e:	4681      	mov	r9, r0
 800e310:	4610      	mov	r0, r2
 800e312:	f7f2 fbdd 	bl	8000ad0 <__aeabi_fsub>
 800e316:	9b02      	ldr	r3, [sp, #8]
 800e318:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e31c:	4619      	mov	r1, r3
 800e31e:	f7f2 fbd9 	bl	8000ad4 <__addsf3>
 800e322:	f848 0904 	str.w	r0, [r8], #-4
 800e326:	f8c8 9000 	str.w	r9, [r8]
 800e32a:	e798      	b.n	800e25e <__kernel_rem_pio2f+0x44a>
 800e32c:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800e330:	f8d7 a000 	ldr.w	sl, [r7]
 800e334:	4618      	mov	r0, r3
 800e336:	4651      	mov	r1, sl
 800e338:	9301      	str	r3, [sp, #4]
 800e33a:	f7f2 fbcb 	bl	8000ad4 <__addsf3>
 800e33e:	9b01      	ldr	r3, [sp, #4]
 800e340:	4601      	mov	r1, r0
 800e342:	4680      	mov	r8, r0
 800e344:	4618      	mov	r0, r3
 800e346:	f7f2 fbc3 	bl	8000ad0 <__aeabi_fsub>
 800e34a:	4651      	mov	r1, sl
 800e34c:	f7f2 fbc2 	bl	8000ad4 <__addsf3>
 800e350:	f847 0904 	str.w	r0, [r7], #-4
 800e354:	f109 39ff 	add.w	r9, r9, #4294967295
 800e358:	f8c7 8000 	str.w	r8, [r7]
 800e35c:	e783      	b.n	800e266 <__kernel_rem_pio2f+0x452>
 800e35e:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 800e362:	f7f2 fbb7 	bl	8000ad4 <__addsf3>
 800e366:	3d01      	subs	r5, #1
 800e368:	e781      	b.n	800e26e <__kernel_rem_pio2f+0x45a>
 800e36a:	9900      	ldr	r1, [sp, #0]
 800e36c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800e370:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e374:	600a      	str	r2, [r1, #0]
 800e376:	604b      	str	r3, [r1, #4]
 800e378:	460a      	mov	r2, r1
 800e37a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e37e:	e780      	b.n	800e282 <__kernel_rem_pio2f+0x46e>

0800e380 <__kernel_sinf>:
 800e380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e384:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800e388:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e38c:	4604      	mov	r4, r0
 800e38e:	460f      	mov	r7, r1
 800e390:	4691      	mov	r9, r2
 800e392:	da03      	bge.n	800e39c <__kernel_sinf+0x1c>
 800e394:	f7f2 fe82 	bl	800109c <__aeabi_f2iz>
 800e398:	2800      	cmp	r0, #0
 800e39a:	d035      	beq.n	800e408 <__kernel_sinf+0x88>
 800e39c:	4621      	mov	r1, r4
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f7f2 fca0 	bl	8000ce4 <__aeabi_fmul>
 800e3a4:	4605      	mov	r5, r0
 800e3a6:	4601      	mov	r1, r0
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	f7f2 fc9b 	bl	8000ce4 <__aeabi_fmul>
 800e3ae:	4929      	ldr	r1, [pc, #164]	; (800e454 <__kernel_sinf+0xd4>)
 800e3b0:	4606      	mov	r6, r0
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	f7f2 fc96 	bl	8000ce4 <__aeabi_fmul>
 800e3b8:	4927      	ldr	r1, [pc, #156]	; (800e458 <__kernel_sinf+0xd8>)
 800e3ba:	f7f2 fb89 	bl	8000ad0 <__aeabi_fsub>
 800e3be:	4629      	mov	r1, r5
 800e3c0:	f7f2 fc90 	bl	8000ce4 <__aeabi_fmul>
 800e3c4:	4925      	ldr	r1, [pc, #148]	; (800e45c <__kernel_sinf+0xdc>)
 800e3c6:	f7f2 fb85 	bl	8000ad4 <__addsf3>
 800e3ca:	4629      	mov	r1, r5
 800e3cc:	f7f2 fc8a 	bl	8000ce4 <__aeabi_fmul>
 800e3d0:	4923      	ldr	r1, [pc, #140]	; (800e460 <__kernel_sinf+0xe0>)
 800e3d2:	f7f2 fb7d 	bl	8000ad0 <__aeabi_fsub>
 800e3d6:	4629      	mov	r1, r5
 800e3d8:	f7f2 fc84 	bl	8000ce4 <__aeabi_fmul>
 800e3dc:	4921      	ldr	r1, [pc, #132]	; (800e464 <__kernel_sinf+0xe4>)
 800e3de:	f7f2 fb79 	bl	8000ad4 <__addsf3>
 800e3e2:	4680      	mov	r8, r0
 800e3e4:	f1b9 0f00 	cmp.w	r9, #0
 800e3e8:	d111      	bne.n	800e40e <__kernel_sinf+0x8e>
 800e3ea:	4601      	mov	r1, r0
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	f7f2 fc79 	bl	8000ce4 <__aeabi_fmul>
 800e3f2:	491d      	ldr	r1, [pc, #116]	; (800e468 <__kernel_sinf+0xe8>)
 800e3f4:	f7f2 fb6c 	bl	8000ad0 <__aeabi_fsub>
 800e3f8:	4631      	mov	r1, r6
 800e3fa:	f7f2 fc73 	bl	8000ce4 <__aeabi_fmul>
 800e3fe:	4601      	mov	r1, r0
 800e400:	4620      	mov	r0, r4
 800e402:	f7f2 fb67 	bl	8000ad4 <__addsf3>
 800e406:	4604      	mov	r4, r0
 800e408:	4620      	mov	r0, r4
 800e40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e40e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e412:	4638      	mov	r0, r7
 800e414:	f7f2 fc66 	bl	8000ce4 <__aeabi_fmul>
 800e418:	4641      	mov	r1, r8
 800e41a:	4681      	mov	r9, r0
 800e41c:	4630      	mov	r0, r6
 800e41e:	f7f2 fc61 	bl	8000ce4 <__aeabi_fmul>
 800e422:	4601      	mov	r1, r0
 800e424:	4648      	mov	r0, r9
 800e426:	f7f2 fb53 	bl	8000ad0 <__aeabi_fsub>
 800e42a:	4629      	mov	r1, r5
 800e42c:	f7f2 fc5a 	bl	8000ce4 <__aeabi_fmul>
 800e430:	4639      	mov	r1, r7
 800e432:	f7f2 fb4d 	bl	8000ad0 <__aeabi_fsub>
 800e436:	490c      	ldr	r1, [pc, #48]	; (800e468 <__kernel_sinf+0xe8>)
 800e438:	4605      	mov	r5, r0
 800e43a:	4630      	mov	r0, r6
 800e43c:	f7f2 fc52 	bl	8000ce4 <__aeabi_fmul>
 800e440:	4601      	mov	r1, r0
 800e442:	4628      	mov	r0, r5
 800e444:	f7f2 fb46 	bl	8000ad4 <__addsf3>
 800e448:	4601      	mov	r1, r0
 800e44a:	4620      	mov	r0, r4
 800e44c:	f7f2 fb40 	bl	8000ad0 <__aeabi_fsub>
 800e450:	e7d9      	b.n	800e406 <__kernel_sinf+0x86>
 800e452:	bf00      	nop
 800e454:	2f2ec9d3 	.word	0x2f2ec9d3
 800e458:	32d72f34 	.word	0x32d72f34
 800e45c:	3638ef1b 	.word	0x3638ef1b
 800e460:	39500d01 	.word	0x39500d01
 800e464:	3c088889 	.word	0x3c088889
 800e468:	3e2aaaab 	.word	0x3e2aaaab

0800e46c <fabs>:
 800e46c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e470:	4770      	bx	lr

0800e472 <finite>:
 800e472:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800e476:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e47a:	0fc0      	lsrs	r0, r0, #31
 800e47c:	4770      	bx	lr
	...

0800e480 <nan>:
 800e480:	2000      	movs	r0, #0
 800e482:	4901      	ldr	r1, [pc, #4]	; (800e488 <nan+0x8>)
 800e484:	4770      	bx	lr
 800e486:	bf00      	nop
 800e488:	7ff80000 	.word	0x7ff80000

0800e48c <rint>:
 800e48c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800e490:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e492:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800e496:	2f13      	cmp	r7, #19
 800e498:	4602      	mov	r2, r0
 800e49a:	460b      	mov	r3, r1
 800e49c:	460c      	mov	r4, r1
 800e49e:	4605      	mov	r5, r0
 800e4a0:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800e4a4:	dc59      	bgt.n	800e55a <rint+0xce>
 800e4a6:	2f00      	cmp	r7, #0
 800e4a8:	da2a      	bge.n	800e500 <rint+0x74>
 800e4aa:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e4ae:	4301      	orrs	r1, r0
 800e4b0:	d022      	beq.n	800e4f8 <rint+0x6c>
 800e4b2:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800e4b6:	4301      	orrs	r1, r0
 800e4b8:	424d      	negs	r5, r1
 800e4ba:	430d      	orrs	r5, r1
 800e4bc:	4936      	ldr	r1, [pc, #216]	; (800e598 <rint+0x10c>)
 800e4be:	0c5c      	lsrs	r4, r3, #17
 800e4c0:	0b2d      	lsrs	r5, r5, #12
 800e4c2:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800e4c6:	0464      	lsls	r4, r4, #17
 800e4c8:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e4cc:	ea45 0304 	orr.w	r3, r5, r4
 800e4d0:	e9d1 4500 	ldrd	r4, r5, [r1]
 800e4d4:	4620      	mov	r0, r4
 800e4d6:	4629      	mov	r1, r5
 800e4d8:	f7f1 fe40 	bl	800015c <__adddf3>
 800e4dc:	e9cd 0100 	strd	r0, r1, [sp]
 800e4e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e4e4:	462b      	mov	r3, r5
 800e4e6:	4622      	mov	r2, r4
 800e4e8:	f7f1 fe36 	bl	8000158 <__aeabi_dsub>
 800e4ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e4f0:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800e4f4:	4602      	mov	r2, r0
 800e4f6:	460b      	mov	r3, r1
 800e4f8:	4610      	mov	r0, r2
 800e4fa:	4619      	mov	r1, r3
 800e4fc:	b003      	add	sp, #12
 800e4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e500:	4926      	ldr	r1, [pc, #152]	; (800e59c <rint+0x110>)
 800e502:	4139      	asrs	r1, r7
 800e504:	ea03 0001 	and.w	r0, r3, r1
 800e508:	4310      	orrs	r0, r2
 800e50a:	d0f5      	beq.n	800e4f8 <rint+0x6c>
 800e50c:	084b      	lsrs	r3, r1, #1
 800e50e:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800e512:	ea52 0501 	orrs.w	r5, r2, r1
 800e516:	d00c      	beq.n	800e532 <rint+0xa6>
 800e518:	ea24 0303 	bic.w	r3, r4, r3
 800e51c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800e520:	2f13      	cmp	r7, #19
 800e522:	bf0c      	ite	eq
 800e524:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800e528:	2500      	movne	r5, #0
 800e52a:	fa44 f707 	asr.w	r7, r4, r7
 800e52e:	ea43 0407 	orr.w	r4, r3, r7
 800e532:	4919      	ldr	r1, [pc, #100]	; (800e598 <rint+0x10c>)
 800e534:	4623      	mov	r3, r4
 800e536:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800e53a:	462a      	mov	r2, r5
 800e53c:	e9d6 4500 	ldrd	r4, r5, [r6]
 800e540:	4620      	mov	r0, r4
 800e542:	4629      	mov	r1, r5
 800e544:	f7f1 fe0a 	bl	800015c <__adddf3>
 800e548:	e9cd 0100 	strd	r0, r1, [sp]
 800e54c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e550:	4622      	mov	r2, r4
 800e552:	462b      	mov	r3, r5
 800e554:	f7f1 fe00 	bl	8000158 <__aeabi_dsub>
 800e558:	e7cc      	b.n	800e4f4 <rint+0x68>
 800e55a:	2f33      	cmp	r7, #51	; 0x33
 800e55c:	dd05      	ble.n	800e56a <rint+0xde>
 800e55e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800e562:	d1c9      	bne.n	800e4f8 <rint+0x6c>
 800e564:	f7f1 fdfa 	bl	800015c <__adddf3>
 800e568:	e7c4      	b.n	800e4f4 <rint+0x68>
 800e56a:	f04f 31ff 	mov.w	r1, #4294967295
 800e56e:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800e572:	fa21 f10c 	lsr.w	r1, r1, ip
 800e576:	4208      	tst	r0, r1
 800e578:	d0be      	beq.n	800e4f8 <rint+0x6c>
 800e57a:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800e57e:	bf18      	it	ne
 800e580:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800e584:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800e588:	bf1e      	ittt	ne
 800e58a:	ea20 0303 	bicne.w	r3, r0, r3
 800e58e:	fa45 fc0c 	asrne.w	ip, r5, ip
 800e592:	ea43 050c 	orrne.w	r5, r3, ip
 800e596:	e7cc      	b.n	800e532 <rint+0xa6>
 800e598:	0800ef50 	.word	0x0800ef50
 800e59c:	000fffff 	.word	0x000fffff

0800e5a0 <scalbn>:
 800e5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5a2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800e5a6:	4604      	mov	r4, r0
 800e5a8:	460d      	mov	r5, r1
 800e5aa:	4617      	mov	r7, r2
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	b996      	cbnz	r6, 800e5d6 <scalbn+0x36>
 800e5b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e5b4:	4303      	orrs	r3, r0
 800e5b6:	d039      	beq.n	800e62c <scalbn+0x8c>
 800e5b8:	4b35      	ldr	r3, [pc, #212]	; (800e690 <scalbn+0xf0>)
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f7f1 ff84 	bl	80004c8 <__aeabi_dmul>
 800e5c0:	4b34      	ldr	r3, [pc, #208]	; (800e694 <scalbn+0xf4>)
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	429f      	cmp	r7, r3
 800e5c6:	460d      	mov	r5, r1
 800e5c8:	da0f      	bge.n	800e5ea <scalbn+0x4a>
 800e5ca:	a32d      	add	r3, pc, #180	; (adr r3, 800e680 <scalbn+0xe0>)
 800e5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d0:	f7f1 ff7a 	bl	80004c8 <__aeabi_dmul>
 800e5d4:	e006      	b.n	800e5e4 <scalbn+0x44>
 800e5d6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800e5da:	4296      	cmp	r6, r2
 800e5dc:	d10a      	bne.n	800e5f4 <scalbn+0x54>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	f7f1 fdbc 	bl	800015c <__adddf3>
 800e5e4:	4604      	mov	r4, r0
 800e5e6:	460d      	mov	r5, r1
 800e5e8:	e020      	b.n	800e62c <scalbn+0x8c>
 800e5ea:	460b      	mov	r3, r1
 800e5ec:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e5f0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800e5f4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800e5f8:	19b9      	adds	r1, r7, r6
 800e5fa:	4291      	cmp	r1, r2
 800e5fc:	dd0e      	ble.n	800e61c <scalbn+0x7c>
 800e5fe:	a322      	add	r3, pc, #136	; (adr r3, 800e688 <scalbn+0xe8>)
 800e600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e604:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800e608:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800e60c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800e610:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800e614:	4820      	ldr	r0, [pc, #128]	; (800e698 <scalbn+0xf8>)
 800e616:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800e61a:	e7d9      	b.n	800e5d0 <scalbn+0x30>
 800e61c:	2900      	cmp	r1, #0
 800e61e:	dd08      	ble.n	800e632 <scalbn+0x92>
 800e620:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e624:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e628:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800e62c:	4620      	mov	r0, r4
 800e62e:	4629      	mov	r1, r5
 800e630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e632:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800e636:	da16      	bge.n	800e666 <scalbn+0xc6>
 800e638:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e63c:	429f      	cmp	r7, r3
 800e63e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800e642:	dd08      	ble.n	800e656 <scalbn+0xb6>
 800e644:	4c15      	ldr	r4, [pc, #84]	; (800e69c <scalbn+0xfc>)
 800e646:	4814      	ldr	r0, [pc, #80]	; (800e698 <scalbn+0xf8>)
 800e648:	f363 74df 	bfi	r4, r3, #31, #1
 800e64c:	a30e      	add	r3, pc, #56	; (adr r3, 800e688 <scalbn+0xe8>)
 800e64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e652:	4621      	mov	r1, r4
 800e654:	e7bc      	b.n	800e5d0 <scalbn+0x30>
 800e656:	4c12      	ldr	r4, [pc, #72]	; (800e6a0 <scalbn+0x100>)
 800e658:	4812      	ldr	r0, [pc, #72]	; (800e6a4 <scalbn+0x104>)
 800e65a:	f363 74df 	bfi	r4, r3, #31, #1
 800e65e:	a308      	add	r3, pc, #32	; (adr r3, 800e680 <scalbn+0xe0>)
 800e660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e664:	e7f5      	b.n	800e652 <scalbn+0xb2>
 800e666:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e66a:	3136      	adds	r1, #54	; 0x36
 800e66c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e670:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800e674:	4620      	mov	r0, r4
 800e676:	4629      	mov	r1, r5
 800e678:	2200      	movs	r2, #0
 800e67a:	4b0b      	ldr	r3, [pc, #44]	; (800e6a8 <scalbn+0x108>)
 800e67c:	e7a8      	b.n	800e5d0 <scalbn+0x30>
 800e67e:	bf00      	nop
 800e680:	c2f8f359 	.word	0xc2f8f359
 800e684:	01a56e1f 	.word	0x01a56e1f
 800e688:	8800759c 	.word	0x8800759c
 800e68c:	7e37e43c 	.word	0x7e37e43c
 800e690:	43500000 	.word	0x43500000
 800e694:	ffff3cb0 	.word	0xffff3cb0
 800e698:	8800759c 	.word	0x8800759c
 800e69c:	7e37e43c 	.word	0x7e37e43c
 800e6a0:	01a56e1f 	.word	0x01a56e1f
 800e6a4:	c2f8f359 	.word	0xc2f8f359
 800e6a8:	3c900000 	.word	0x3c900000

0800e6ac <fabsf>:
 800e6ac:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800e6b0:	4770      	bx	lr
	...

0800e6b4 <floorf>:
 800e6b4:	b570      	push	{r4, r5, r6, lr}
 800e6b6:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800e6ba:	3d7f      	subs	r5, #127	; 0x7f
 800e6bc:	2d16      	cmp	r5, #22
 800e6be:	4601      	mov	r1, r0
 800e6c0:	4604      	mov	r4, r0
 800e6c2:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800e6c6:	dc26      	bgt.n	800e716 <floorf+0x62>
 800e6c8:	2d00      	cmp	r5, #0
 800e6ca:	da0e      	bge.n	800e6ea <floorf+0x36>
 800e6cc:	4917      	ldr	r1, [pc, #92]	; (800e72c <floorf+0x78>)
 800e6ce:	f7f2 fa01 	bl	8000ad4 <__addsf3>
 800e6d2:	2100      	movs	r1, #0
 800e6d4:	f7f2 fcc2 	bl	800105c <__aeabi_fcmpgt>
 800e6d8:	b128      	cbz	r0, 800e6e6 <floorf+0x32>
 800e6da:	2c00      	cmp	r4, #0
 800e6dc:	da23      	bge.n	800e726 <floorf+0x72>
 800e6de:	4b14      	ldr	r3, [pc, #80]	; (800e730 <floorf+0x7c>)
 800e6e0:	2e00      	cmp	r6, #0
 800e6e2:	bf18      	it	ne
 800e6e4:	461c      	movne	r4, r3
 800e6e6:	4621      	mov	r1, r4
 800e6e8:	e01b      	b.n	800e722 <floorf+0x6e>
 800e6ea:	4e12      	ldr	r6, [pc, #72]	; (800e734 <floorf+0x80>)
 800e6ec:	412e      	asrs	r6, r5
 800e6ee:	4230      	tst	r0, r6
 800e6f0:	d017      	beq.n	800e722 <floorf+0x6e>
 800e6f2:	490e      	ldr	r1, [pc, #56]	; (800e72c <floorf+0x78>)
 800e6f4:	f7f2 f9ee 	bl	8000ad4 <__addsf3>
 800e6f8:	2100      	movs	r1, #0
 800e6fa:	f7f2 fcaf 	bl	800105c <__aeabi_fcmpgt>
 800e6fe:	2800      	cmp	r0, #0
 800e700:	d0f1      	beq.n	800e6e6 <floorf+0x32>
 800e702:	2c00      	cmp	r4, #0
 800e704:	bfbe      	ittt	lt
 800e706:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800e70a:	fa43 f505 	asrlt.w	r5, r3, r5
 800e70e:	1964      	addlt	r4, r4, r5
 800e710:	ea24 0406 	bic.w	r4, r4, r6
 800e714:	e7e7      	b.n	800e6e6 <floorf+0x32>
 800e716:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800e71a:	d302      	bcc.n	800e722 <floorf+0x6e>
 800e71c:	f7f2 f9da 	bl	8000ad4 <__addsf3>
 800e720:	4601      	mov	r1, r0
 800e722:	4608      	mov	r0, r1
 800e724:	bd70      	pop	{r4, r5, r6, pc}
 800e726:	2400      	movs	r4, #0
 800e728:	e7dd      	b.n	800e6e6 <floorf+0x32>
 800e72a:	bf00      	nop
 800e72c:	7149f2ca 	.word	0x7149f2ca
 800e730:	bf800000 	.word	0xbf800000
 800e734:	007fffff 	.word	0x007fffff

0800e738 <nanf>:
 800e738:	4800      	ldr	r0, [pc, #0]	; (800e73c <nanf+0x4>)
 800e73a:	4770      	bx	lr
 800e73c:	7fc00000 	.word	0x7fc00000

0800e740 <scalbnf>:
 800e740:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800e744:	b538      	push	{r3, r4, r5, lr}
 800e746:	4603      	mov	r3, r0
 800e748:	460d      	mov	r5, r1
 800e74a:	4604      	mov	r4, r0
 800e74c:	d02a      	beq.n	800e7a4 <scalbnf+0x64>
 800e74e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e752:	d304      	bcc.n	800e75e <scalbnf+0x1e>
 800e754:	4601      	mov	r1, r0
 800e756:	f7f2 f9bd 	bl	8000ad4 <__addsf3>
 800e75a:	4603      	mov	r3, r0
 800e75c:	e022      	b.n	800e7a4 <scalbnf+0x64>
 800e75e:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800e762:	d117      	bne.n	800e794 <scalbnf+0x54>
 800e764:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800e768:	f7f2 fabc 	bl	8000ce4 <__aeabi_fmul>
 800e76c:	4a17      	ldr	r2, [pc, #92]	; (800e7cc <scalbnf+0x8c>)
 800e76e:	4603      	mov	r3, r0
 800e770:	4295      	cmp	r5, r2
 800e772:	db0b      	blt.n	800e78c <scalbnf+0x4c>
 800e774:	4604      	mov	r4, r0
 800e776:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800e77a:	3a19      	subs	r2, #25
 800e77c:	442a      	add	r2, r5
 800e77e:	2afe      	cmp	r2, #254	; 0xfe
 800e780:	dd0a      	ble.n	800e798 <scalbnf+0x58>
 800e782:	4913      	ldr	r1, [pc, #76]	; (800e7d0 <scalbnf+0x90>)
 800e784:	4618      	mov	r0, r3
 800e786:	f361 001e 	bfi	r0, r1, #0, #31
 800e78a:	e000      	b.n	800e78e <scalbnf+0x4e>
 800e78c:	4911      	ldr	r1, [pc, #68]	; (800e7d4 <scalbnf+0x94>)
 800e78e:	f7f2 faa9 	bl	8000ce4 <__aeabi_fmul>
 800e792:	e7e2      	b.n	800e75a <scalbnf+0x1a>
 800e794:	0dd2      	lsrs	r2, r2, #23
 800e796:	e7f1      	b.n	800e77c <scalbnf+0x3c>
 800e798:	2a00      	cmp	r2, #0
 800e79a:	dd05      	ble.n	800e7a8 <scalbnf+0x68>
 800e79c:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800e7a0:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	bd38      	pop	{r3, r4, r5, pc}
 800e7a8:	f112 0f16 	cmn.w	r2, #22
 800e7ac:	da05      	bge.n	800e7ba <scalbnf+0x7a>
 800e7ae:	f24c 3250 	movw	r2, #50000	; 0xc350
 800e7b2:	4295      	cmp	r5, r2
 800e7b4:	dce5      	bgt.n	800e782 <scalbnf+0x42>
 800e7b6:	4907      	ldr	r1, [pc, #28]	; (800e7d4 <scalbnf+0x94>)
 800e7b8:	e7e4      	b.n	800e784 <scalbnf+0x44>
 800e7ba:	3219      	adds	r2, #25
 800e7bc:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800e7c0:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800e7c4:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800e7c8:	e7e1      	b.n	800e78e <scalbnf+0x4e>
 800e7ca:	bf00      	nop
 800e7cc:	ffff3cb0 	.word	0xffff3cb0
 800e7d0:	7149f2ca 	.word	0x7149f2ca
 800e7d4:	0da24260 	.word	0x0da24260

0800e7d8 <abort>:
 800e7d8:	2006      	movs	r0, #6
 800e7da:	b508      	push	{r3, lr}
 800e7dc:	f000 f94c 	bl	800ea78 <raise>
 800e7e0:	2001      	movs	r0, #1
 800e7e2:	f7f5 f99e 	bl	8003b22 <_exit>
	...

0800e7e8 <__errno>:
 800e7e8:	4b01      	ldr	r3, [pc, #4]	; (800e7f0 <__errno+0x8>)
 800e7ea:	6818      	ldr	r0, [r3, #0]
 800e7ec:	4770      	bx	lr
 800e7ee:	bf00      	nop
 800e7f0:	20000010 	.word	0x20000010

0800e7f4 <__libc_init_array>:
 800e7f4:	b570      	push	{r4, r5, r6, lr}
 800e7f6:	2600      	movs	r6, #0
 800e7f8:	4d0c      	ldr	r5, [pc, #48]	; (800e82c <__libc_init_array+0x38>)
 800e7fa:	4c0d      	ldr	r4, [pc, #52]	; (800e830 <__libc_init_array+0x3c>)
 800e7fc:	1b64      	subs	r4, r4, r5
 800e7fe:	10a4      	asrs	r4, r4, #2
 800e800:	42a6      	cmp	r6, r4
 800e802:	d109      	bne.n	800e818 <__libc_init_array+0x24>
 800e804:	f000 f962 	bl	800eacc <_init>
 800e808:	2600      	movs	r6, #0
 800e80a:	4d0a      	ldr	r5, [pc, #40]	; (800e834 <__libc_init_array+0x40>)
 800e80c:	4c0a      	ldr	r4, [pc, #40]	; (800e838 <__libc_init_array+0x44>)
 800e80e:	1b64      	subs	r4, r4, r5
 800e810:	10a4      	asrs	r4, r4, #2
 800e812:	42a6      	cmp	r6, r4
 800e814:	d105      	bne.n	800e822 <__libc_init_array+0x2e>
 800e816:	bd70      	pop	{r4, r5, r6, pc}
 800e818:	f855 3b04 	ldr.w	r3, [r5], #4
 800e81c:	4798      	blx	r3
 800e81e:	3601      	adds	r6, #1
 800e820:	e7ee      	b.n	800e800 <__libc_init_array+0xc>
 800e822:	f855 3b04 	ldr.w	r3, [r5], #4
 800e826:	4798      	blx	r3
 800e828:	3601      	adds	r6, #1
 800e82a:	e7f2      	b.n	800e812 <__libc_init_array+0x1e>
 800e82c:	0800efc0 	.word	0x0800efc0
 800e830:	0800efc0 	.word	0x0800efc0
 800e834:	0800efc0 	.word	0x0800efc0
 800e838:	0800efc8 	.word	0x0800efc8

0800e83c <malloc>:
 800e83c:	4b02      	ldr	r3, [pc, #8]	; (800e848 <malloc+0xc>)
 800e83e:	4601      	mov	r1, r0
 800e840:	6818      	ldr	r0, [r3, #0]
 800e842:	f000 b887 	b.w	800e954 <_malloc_r>
 800e846:	bf00      	nop
 800e848:	20000010 	.word	0x20000010

0800e84c <free>:
 800e84c:	4b02      	ldr	r3, [pc, #8]	; (800e858 <free+0xc>)
 800e84e:	4601      	mov	r1, r0
 800e850:	6818      	ldr	r0, [r3, #0]
 800e852:	f000 b833 	b.w	800e8bc <_free_r>
 800e856:	bf00      	nop
 800e858:	20000010 	.word	0x20000010

0800e85c <memcpy>:
 800e85c:	440a      	add	r2, r1
 800e85e:	4291      	cmp	r1, r2
 800e860:	f100 33ff 	add.w	r3, r0, #4294967295
 800e864:	d100      	bne.n	800e868 <memcpy+0xc>
 800e866:	4770      	bx	lr
 800e868:	b510      	push	{r4, lr}
 800e86a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e86e:	4291      	cmp	r1, r2
 800e870:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e874:	d1f9      	bne.n	800e86a <memcpy+0xe>
 800e876:	bd10      	pop	{r4, pc}

0800e878 <memmove>:
 800e878:	4288      	cmp	r0, r1
 800e87a:	b510      	push	{r4, lr}
 800e87c:	eb01 0402 	add.w	r4, r1, r2
 800e880:	d902      	bls.n	800e888 <memmove+0x10>
 800e882:	4284      	cmp	r4, r0
 800e884:	4623      	mov	r3, r4
 800e886:	d807      	bhi.n	800e898 <memmove+0x20>
 800e888:	1e43      	subs	r3, r0, #1
 800e88a:	42a1      	cmp	r1, r4
 800e88c:	d008      	beq.n	800e8a0 <memmove+0x28>
 800e88e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e892:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e896:	e7f8      	b.n	800e88a <memmove+0x12>
 800e898:	4601      	mov	r1, r0
 800e89a:	4402      	add	r2, r0
 800e89c:	428a      	cmp	r2, r1
 800e89e:	d100      	bne.n	800e8a2 <memmove+0x2a>
 800e8a0:	bd10      	pop	{r4, pc}
 800e8a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e8a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e8aa:	e7f7      	b.n	800e89c <memmove+0x24>

0800e8ac <memset>:
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	4402      	add	r2, r0
 800e8b0:	4293      	cmp	r3, r2
 800e8b2:	d100      	bne.n	800e8b6 <memset+0xa>
 800e8b4:	4770      	bx	lr
 800e8b6:	f803 1b01 	strb.w	r1, [r3], #1
 800e8ba:	e7f9      	b.n	800e8b0 <memset+0x4>

0800e8bc <_free_r>:
 800e8bc:	b538      	push	{r3, r4, r5, lr}
 800e8be:	4605      	mov	r5, r0
 800e8c0:	2900      	cmp	r1, #0
 800e8c2:	d043      	beq.n	800e94c <_free_r+0x90>
 800e8c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8c8:	1f0c      	subs	r4, r1, #4
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	bfb8      	it	lt
 800e8ce:	18e4      	addlt	r4, r4, r3
 800e8d0:	f000 f8f0 	bl	800eab4 <__malloc_lock>
 800e8d4:	4a1e      	ldr	r2, [pc, #120]	; (800e950 <_free_r+0x94>)
 800e8d6:	6813      	ldr	r3, [r2, #0]
 800e8d8:	4610      	mov	r0, r2
 800e8da:	b933      	cbnz	r3, 800e8ea <_free_r+0x2e>
 800e8dc:	6063      	str	r3, [r4, #4]
 800e8de:	6014      	str	r4, [r2, #0]
 800e8e0:	4628      	mov	r0, r5
 800e8e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8e6:	f000 b8eb 	b.w	800eac0 <__malloc_unlock>
 800e8ea:	42a3      	cmp	r3, r4
 800e8ec:	d90a      	bls.n	800e904 <_free_r+0x48>
 800e8ee:	6821      	ldr	r1, [r4, #0]
 800e8f0:	1862      	adds	r2, r4, r1
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	bf01      	itttt	eq
 800e8f6:	681a      	ldreq	r2, [r3, #0]
 800e8f8:	685b      	ldreq	r3, [r3, #4]
 800e8fa:	1852      	addeq	r2, r2, r1
 800e8fc:	6022      	streq	r2, [r4, #0]
 800e8fe:	6063      	str	r3, [r4, #4]
 800e900:	6004      	str	r4, [r0, #0]
 800e902:	e7ed      	b.n	800e8e0 <_free_r+0x24>
 800e904:	461a      	mov	r2, r3
 800e906:	685b      	ldr	r3, [r3, #4]
 800e908:	b10b      	cbz	r3, 800e90e <_free_r+0x52>
 800e90a:	42a3      	cmp	r3, r4
 800e90c:	d9fa      	bls.n	800e904 <_free_r+0x48>
 800e90e:	6811      	ldr	r1, [r2, #0]
 800e910:	1850      	adds	r0, r2, r1
 800e912:	42a0      	cmp	r0, r4
 800e914:	d10b      	bne.n	800e92e <_free_r+0x72>
 800e916:	6820      	ldr	r0, [r4, #0]
 800e918:	4401      	add	r1, r0
 800e91a:	1850      	adds	r0, r2, r1
 800e91c:	4283      	cmp	r3, r0
 800e91e:	6011      	str	r1, [r2, #0]
 800e920:	d1de      	bne.n	800e8e0 <_free_r+0x24>
 800e922:	6818      	ldr	r0, [r3, #0]
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	4401      	add	r1, r0
 800e928:	6011      	str	r1, [r2, #0]
 800e92a:	6053      	str	r3, [r2, #4]
 800e92c:	e7d8      	b.n	800e8e0 <_free_r+0x24>
 800e92e:	d902      	bls.n	800e936 <_free_r+0x7a>
 800e930:	230c      	movs	r3, #12
 800e932:	602b      	str	r3, [r5, #0]
 800e934:	e7d4      	b.n	800e8e0 <_free_r+0x24>
 800e936:	6820      	ldr	r0, [r4, #0]
 800e938:	1821      	adds	r1, r4, r0
 800e93a:	428b      	cmp	r3, r1
 800e93c:	bf01      	itttt	eq
 800e93e:	6819      	ldreq	r1, [r3, #0]
 800e940:	685b      	ldreq	r3, [r3, #4]
 800e942:	1809      	addeq	r1, r1, r0
 800e944:	6021      	streq	r1, [r4, #0]
 800e946:	6063      	str	r3, [r4, #4]
 800e948:	6054      	str	r4, [r2, #4]
 800e94a:	e7c9      	b.n	800e8e0 <_free_r+0x24>
 800e94c:	bd38      	pop	{r3, r4, r5, pc}
 800e94e:	bf00      	nop
 800e950:	20000de8 	.word	0x20000de8

0800e954 <_malloc_r>:
 800e954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e956:	1ccd      	adds	r5, r1, #3
 800e958:	f025 0503 	bic.w	r5, r5, #3
 800e95c:	3508      	adds	r5, #8
 800e95e:	2d0c      	cmp	r5, #12
 800e960:	bf38      	it	cc
 800e962:	250c      	movcc	r5, #12
 800e964:	2d00      	cmp	r5, #0
 800e966:	4606      	mov	r6, r0
 800e968:	db01      	blt.n	800e96e <_malloc_r+0x1a>
 800e96a:	42a9      	cmp	r1, r5
 800e96c:	d903      	bls.n	800e976 <_malloc_r+0x22>
 800e96e:	230c      	movs	r3, #12
 800e970:	6033      	str	r3, [r6, #0]
 800e972:	2000      	movs	r0, #0
 800e974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e976:	f000 f89d 	bl	800eab4 <__malloc_lock>
 800e97a:	4921      	ldr	r1, [pc, #132]	; (800ea00 <_malloc_r+0xac>)
 800e97c:	680a      	ldr	r2, [r1, #0]
 800e97e:	4614      	mov	r4, r2
 800e980:	b99c      	cbnz	r4, 800e9aa <_malloc_r+0x56>
 800e982:	4f20      	ldr	r7, [pc, #128]	; (800ea04 <_malloc_r+0xb0>)
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	b923      	cbnz	r3, 800e992 <_malloc_r+0x3e>
 800e988:	4621      	mov	r1, r4
 800e98a:	4630      	mov	r0, r6
 800e98c:	f000 f83c 	bl	800ea08 <_sbrk_r>
 800e990:	6038      	str	r0, [r7, #0]
 800e992:	4629      	mov	r1, r5
 800e994:	4630      	mov	r0, r6
 800e996:	f000 f837 	bl	800ea08 <_sbrk_r>
 800e99a:	1c43      	adds	r3, r0, #1
 800e99c:	d123      	bne.n	800e9e6 <_malloc_r+0x92>
 800e99e:	230c      	movs	r3, #12
 800e9a0:	4630      	mov	r0, r6
 800e9a2:	6033      	str	r3, [r6, #0]
 800e9a4:	f000 f88c 	bl	800eac0 <__malloc_unlock>
 800e9a8:	e7e3      	b.n	800e972 <_malloc_r+0x1e>
 800e9aa:	6823      	ldr	r3, [r4, #0]
 800e9ac:	1b5b      	subs	r3, r3, r5
 800e9ae:	d417      	bmi.n	800e9e0 <_malloc_r+0x8c>
 800e9b0:	2b0b      	cmp	r3, #11
 800e9b2:	d903      	bls.n	800e9bc <_malloc_r+0x68>
 800e9b4:	6023      	str	r3, [r4, #0]
 800e9b6:	441c      	add	r4, r3
 800e9b8:	6025      	str	r5, [r4, #0]
 800e9ba:	e004      	b.n	800e9c6 <_malloc_r+0x72>
 800e9bc:	6863      	ldr	r3, [r4, #4]
 800e9be:	42a2      	cmp	r2, r4
 800e9c0:	bf0c      	ite	eq
 800e9c2:	600b      	streq	r3, [r1, #0]
 800e9c4:	6053      	strne	r3, [r2, #4]
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	f000 f87a 	bl	800eac0 <__malloc_unlock>
 800e9cc:	f104 000b 	add.w	r0, r4, #11
 800e9d0:	1d23      	adds	r3, r4, #4
 800e9d2:	f020 0007 	bic.w	r0, r0, #7
 800e9d6:	1ac2      	subs	r2, r0, r3
 800e9d8:	d0cc      	beq.n	800e974 <_malloc_r+0x20>
 800e9da:	1a1b      	subs	r3, r3, r0
 800e9dc:	50a3      	str	r3, [r4, r2]
 800e9de:	e7c9      	b.n	800e974 <_malloc_r+0x20>
 800e9e0:	4622      	mov	r2, r4
 800e9e2:	6864      	ldr	r4, [r4, #4]
 800e9e4:	e7cc      	b.n	800e980 <_malloc_r+0x2c>
 800e9e6:	1cc4      	adds	r4, r0, #3
 800e9e8:	f024 0403 	bic.w	r4, r4, #3
 800e9ec:	42a0      	cmp	r0, r4
 800e9ee:	d0e3      	beq.n	800e9b8 <_malloc_r+0x64>
 800e9f0:	1a21      	subs	r1, r4, r0
 800e9f2:	4630      	mov	r0, r6
 800e9f4:	f000 f808 	bl	800ea08 <_sbrk_r>
 800e9f8:	3001      	adds	r0, #1
 800e9fa:	d1dd      	bne.n	800e9b8 <_malloc_r+0x64>
 800e9fc:	e7cf      	b.n	800e99e <_malloc_r+0x4a>
 800e9fe:	bf00      	nop
 800ea00:	20000de8 	.word	0x20000de8
 800ea04:	20000dec 	.word	0x20000dec

0800ea08 <_sbrk_r>:
 800ea08:	b538      	push	{r3, r4, r5, lr}
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	4d05      	ldr	r5, [pc, #20]	; (800ea24 <_sbrk_r+0x1c>)
 800ea0e:	4604      	mov	r4, r0
 800ea10:	4608      	mov	r0, r1
 800ea12:	602b      	str	r3, [r5, #0]
 800ea14:	f7f5 f890 	bl	8003b38 <_sbrk>
 800ea18:	1c43      	adds	r3, r0, #1
 800ea1a:	d102      	bne.n	800ea22 <_sbrk_r+0x1a>
 800ea1c:	682b      	ldr	r3, [r5, #0]
 800ea1e:	b103      	cbz	r3, 800ea22 <_sbrk_r+0x1a>
 800ea20:	6023      	str	r3, [r4, #0]
 800ea22:	bd38      	pop	{r3, r4, r5, pc}
 800ea24:	20000e04 	.word	0x20000e04

0800ea28 <_raise_r>:
 800ea28:	291f      	cmp	r1, #31
 800ea2a:	b538      	push	{r3, r4, r5, lr}
 800ea2c:	4604      	mov	r4, r0
 800ea2e:	460d      	mov	r5, r1
 800ea30:	d904      	bls.n	800ea3c <_raise_r+0x14>
 800ea32:	2316      	movs	r3, #22
 800ea34:	6003      	str	r3, [r0, #0]
 800ea36:	f04f 30ff 	mov.w	r0, #4294967295
 800ea3a:	bd38      	pop	{r3, r4, r5, pc}
 800ea3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ea3e:	b112      	cbz	r2, 800ea46 <_raise_r+0x1e>
 800ea40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea44:	b94b      	cbnz	r3, 800ea5a <_raise_r+0x32>
 800ea46:	4620      	mov	r0, r4
 800ea48:	f000 f830 	bl	800eaac <_getpid_r>
 800ea4c:	462a      	mov	r2, r5
 800ea4e:	4601      	mov	r1, r0
 800ea50:	4620      	mov	r0, r4
 800ea52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea56:	f000 b817 	b.w	800ea88 <_kill_r>
 800ea5a:	2b01      	cmp	r3, #1
 800ea5c:	d00a      	beq.n	800ea74 <_raise_r+0x4c>
 800ea5e:	1c59      	adds	r1, r3, #1
 800ea60:	d103      	bne.n	800ea6a <_raise_r+0x42>
 800ea62:	2316      	movs	r3, #22
 800ea64:	6003      	str	r3, [r0, #0]
 800ea66:	2001      	movs	r0, #1
 800ea68:	e7e7      	b.n	800ea3a <_raise_r+0x12>
 800ea6a:	2400      	movs	r4, #0
 800ea6c:	4628      	mov	r0, r5
 800ea6e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ea72:	4798      	blx	r3
 800ea74:	2000      	movs	r0, #0
 800ea76:	e7e0      	b.n	800ea3a <_raise_r+0x12>

0800ea78 <raise>:
 800ea78:	4b02      	ldr	r3, [pc, #8]	; (800ea84 <raise+0xc>)
 800ea7a:	4601      	mov	r1, r0
 800ea7c:	6818      	ldr	r0, [r3, #0]
 800ea7e:	f7ff bfd3 	b.w	800ea28 <_raise_r>
 800ea82:	bf00      	nop
 800ea84:	20000010 	.word	0x20000010

0800ea88 <_kill_r>:
 800ea88:	b538      	push	{r3, r4, r5, lr}
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	4d06      	ldr	r5, [pc, #24]	; (800eaa8 <_kill_r+0x20>)
 800ea8e:	4604      	mov	r4, r0
 800ea90:	4608      	mov	r0, r1
 800ea92:	4611      	mov	r1, r2
 800ea94:	602b      	str	r3, [r5, #0]
 800ea96:	f7f5 f834 	bl	8003b02 <_kill>
 800ea9a:	1c43      	adds	r3, r0, #1
 800ea9c:	d102      	bne.n	800eaa4 <_kill_r+0x1c>
 800ea9e:	682b      	ldr	r3, [r5, #0]
 800eaa0:	b103      	cbz	r3, 800eaa4 <_kill_r+0x1c>
 800eaa2:	6023      	str	r3, [r4, #0]
 800eaa4:	bd38      	pop	{r3, r4, r5, pc}
 800eaa6:	bf00      	nop
 800eaa8:	20000e04 	.word	0x20000e04

0800eaac <_getpid_r>:
 800eaac:	f7f5 b822 	b.w	8003af4 <_getpid>

0800eab0 <__retarget_lock_acquire_recursive>:
 800eab0:	4770      	bx	lr

0800eab2 <__retarget_lock_release_recursive>:
 800eab2:	4770      	bx	lr

0800eab4 <__malloc_lock>:
 800eab4:	4801      	ldr	r0, [pc, #4]	; (800eabc <__malloc_lock+0x8>)
 800eab6:	f7ff bffb 	b.w	800eab0 <__retarget_lock_acquire_recursive>
 800eaba:	bf00      	nop
 800eabc:	20000dfc 	.word	0x20000dfc

0800eac0 <__malloc_unlock>:
 800eac0:	4801      	ldr	r0, [pc, #4]	; (800eac8 <__malloc_unlock+0x8>)
 800eac2:	f7ff bff6 	b.w	800eab2 <__retarget_lock_release_recursive>
 800eac6:	bf00      	nop
 800eac8:	20000dfc 	.word	0x20000dfc

0800eacc <_init>:
 800eacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eace:	bf00      	nop
 800ead0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ead2:	bc08      	pop	{r3}
 800ead4:	469e      	mov	lr, r3
 800ead6:	4770      	bx	lr

0800ead8 <_fini>:
 800ead8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eada:	bf00      	nop
 800eadc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eade:	bc08      	pop	{r3}
 800eae0:	469e      	mov	lr, r3
 800eae2:	4770      	bx	lr
