module top_module (
    input					      clk,
    input				[7:0]     d_i,
    output		reg		[7:0]     q_o
);
reg [7:0] mem;
    always @ (posedge clk) begin
        mem <= d_i;
    end
assign q_o = mem;
endmodule
