<stg><name>Loop_TIMESTEP_proc34</name>


<trans_list>

<trans id="594" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="17" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %layer2_out_63_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %layer2_out_63_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %layer2_out_63_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %layer2_out_63_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %layer2_out_63_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %layer2_out_63_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %layer2_out_62_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %layer2_out_62_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %layer2_out_62_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %layer2_out_62_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %layer2_out_62_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %layer2_out_62_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %layer2_out_62_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %layer2_out_61_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %layer2_out_61_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %layer2_out_61_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
entry:16  %layer2_out_61_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
entry:17  %layer2_out_61_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
entry:18  %layer2_out_61_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
entry:19  %layer2_out_61_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
entry:20  %layer2_out_60_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
entry:21  %layer2_out_60_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
entry:22  %layer2_out_60_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
entry:23  %layer2_out_60_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
entry:24  %layer2_out_60_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
entry:25  %layer2_out_60_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
entry:26  %layer2_out_60_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
entry:27  %layer2_out_59_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
entry:28  %layer2_out_59_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
entry:29  %layer2_out_59_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
entry:30  %layer2_out_59_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
entry:31  %layer2_out_59_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
entry:32  %layer2_out_59_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
entry:33  %layer2_out_59_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
entry:34  %layer2_out_58_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
entry:35  %layer2_out_58_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32">
<![CDATA[
entry:36  %layer2_out_58_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
entry:37  %layer2_out_58_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="32">
<![CDATA[
entry:38  %layer2_out_58_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="32">
<![CDATA[
entry:39  %layer2_out_58_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="32">
<![CDATA[
entry:40  %layer2_out_58_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32">
<![CDATA[
entry:41  %layer2_out_57_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32">
<![CDATA[
entry:42  %layer2_out_57_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
entry:43  %layer2_out_57_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32">
<![CDATA[
entry:44  %layer2_out_57_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
entry:45  %layer2_out_57_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="32">
<![CDATA[
entry:46  %layer2_out_57_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="32">
<![CDATA[
entry:47  %layer2_out_57_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="32">
<![CDATA[
entry:48  %layer2_out_56_V = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="32">
<![CDATA[
entry:49  %layer2_out_56_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32">
<![CDATA[
entry:50  %layer2_out_56_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
entry:51  %layer2_out_56_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="32">
<![CDATA[
entry:52  %layer2_out_56_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="32">
<![CDATA[
entry:53  %layer2_out_56_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
entry:54  %layer2_out_56_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
entry:55  %layer2_out_63_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32">
<![CDATA[
entry:56  %layer2_out_56_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="32">
<![CDATA[
entry:57  %layer2_out_57_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="32">
<![CDATA[
entry:58  %layer2_out_58_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_7"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32">
<![CDATA[
entry:59  %layer2_out_59_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_7"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="32">
<![CDATA[
entry:60  %layer2_out_60_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="32">
<![CDATA[
entry:61  %layer2_out_61_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32">
<![CDATA[
entry:62  %layer2_out_62_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_7"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="32">
<![CDATA[
entry:63  %layer2_out_63_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:64  call void (...)* @_ssdm_op_SpecInterface(i128* %input_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
entry:65  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %entry ], [ false, %TIMESTEP_end ], [ true, %.exit ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0" op_4_bw="128" op_5_bw="0">
<![CDATA[
rewind_header:1  %input_1_V_load_rewin = phi i128 [ undef, %entry ], [ %input_1_V_load_phi, %TIMESTEP_end ], [ undef, %.exit ]

]]></Node>
<StgValue><ssdm name="input_1_V_load_rewin"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:19  br i1 %do_init, label %rewind_init, label %TIMESTEP_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
rewind_init:0  %input_1_V_read = call i128 @_ssdm_op_Read.ap_fifo.i128P(i128* %input_1_V)

]]></Node>
<StgValue><ssdm name="input_1_V_read"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:1  br label %TIMESTEP_begin

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
rewind_header:2  %its_0_i_i145 = phi i3 [ 0, %entry ], [ %its, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="its_0_i_i145"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
TIMESTEP_begin:0  %input_1_V_load_phi = phi i128 [ %input_1_V_read, %rewind_init ], [ %input_1_V_load_rewin, %rewind_header ]

]]></Node>
<StgValue><ssdm name="input_1_V_load_phi"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
TIMESTEP_begin:4  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %its_0_i_i145, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TIMESTEP_begin:5  %empty_347 = or i7 %tmp_19, 15

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TIMESTEP_begin:6  %icmp_ln203 = icmp ugt i7 %tmp_19, %empty_347

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="7">
<![CDATA[
TIMESTEP_begin:7  %zext_ln203 = zext i7 %tmp_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="7">
<![CDATA[
TIMESTEP_begin:8  %zext_ln203_1 = zext i7 %empty_347 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
TIMESTEP_begin:9  %tmp = call i128 @llvm.part.select.i128(i128 %input_1_V_load_phi, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
TIMESTEP_begin:10  %sub_ln203 = sub i8 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
TIMESTEP_begin:11  %xor_ln203 = xor i8 %zext_ln203, 127

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
TIMESTEP_begin:12  %sub_ln203_1 = sub i8 %zext_ln203_1, %zext_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
TIMESTEP_begin:13  %select_ln203 = select i1 %icmp_ln203, i8 %sub_ln203, i8 %sub_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
TIMESTEP_begin:14  %select_ln203_1 = select i1 %icmp_ln203, i128 %tmp, i128 %input_1_V_load_phi

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
TIMESTEP_begin:15  %select_ln203_2 = select i1 %icmp_ln203, i8 %xor_ln203, i8 %zext_ln203

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
TIMESTEP_begin:16  %sub_ln203_2 = sub i8 127, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="8">
<![CDATA[
TIMESTEP_begin:17  %zext_ln203_2 = zext i8 %select_ln203_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
TIMESTEP_begin:19  %lshr_ln203 = lshr i128 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch55.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch47.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch39.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch31.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch23.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch15.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch70.i.TIMESTEP_end_crit_edge:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch63.i:1  br label %TIMESTEP_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
TIMESTEP_begin:2  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="8">
<![CDATA[
TIMESTEP_begin:18  %zext_ln203_3 = zext i8 %sub_ln203_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
TIMESTEP_begin:20  %lshr_ln203_1 = lshr i128 -1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
TIMESTEP_begin:21  %and_ln203 = and i128 %lshr_ln203, %lshr_ln203_1

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:22  %input_x_0_V = trunc i128 %and_ln203 to i16

]]></Node>
<StgValue><ssdm name="input_x_0_V"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
TIMESTEP_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
TIMESTEP_end:1  %icmp_ln377 = icmp eq i3 %its_0_i_i145, -1

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TIMESTEP_end:2  %empty_346 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TIMESTEP_end:3  br i1 %icmp_ln377, label %.exit, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
TIMESTEP_begin:23  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.1(i16 %input_x_0_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
TIMESTEP_begin:23  %call_ret1_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.1(i16 %input_x_0_V)

]]></Node>
<StgValue><ssdm name="call_ret1_i"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:24  %acc_x_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 0

]]></Node>
<StgValue><ssdm name="acc_x_0_V"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:25  %acc_x_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 1

]]></Node>
<StgValue><ssdm name="acc_x_1_V"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:26  %acc_x_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 2

]]></Node>
<StgValue><ssdm name="acc_x_2_V"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:27  %acc_x_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 3

]]></Node>
<StgValue><ssdm name="acc_x_3_V"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:28  %acc_x_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 4

]]></Node>
<StgValue><ssdm name="acc_x_4_V"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:29  %acc_x_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 5

]]></Node>
<StgValue><ssdm name="acc_x_5_V"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:30  %acc_x_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 6

]]></Node>
<StgValue><ssdm name="acc_x_6_V"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:31  %acc_x_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 7

]]></Node>
<StgValue><ssdm name="acc_x_7_V"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:32  %acc_x_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 8

]]></Node>
<StgValue><ssdm name="acc_x_8_V"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:33  %acc_x_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 9

]]></Node>
<StgValue><ssdm name="acc_x_9_V"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:34  %acc_x_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 10

]]></Node>
<StgValue><ssdm name="acc_x_10_V"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:35  %acc_x_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 11

]]></Node>
<StgValue><ssdm name="acc_x_11_V"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:36  %acc_x_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 12

]]></Node>
<StgValue><ssdm name="acc_x_12_V"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:37  %acc_x_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 13

]]></Node>
<StgValue><ssdm name="acc_x_13_V"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:38  %acc_x_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 14

]]></Node>
<StgValue><ssdm name="acc_x_14_V"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:39  %acc_x_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 15

]]></Node>
<StgValue><ssdm name="acc_x_15_V"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:40  %acc_x_16_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 16

]]></Node>
<StgValue><ssdm name="acc_x_16_V"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:41  %acc_x_17_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 17

]]></Node>
<StgValue><ssdm name="acc_x_17_V"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:42  %acc_x_18_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 18

]]></Node>
<StgValue><ssdm name="acc_x_18_V"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:43  %acc_x_19_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 19

]]></Node>
<StgValue><ssdm name="acc_x_19_V"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:44  %acc_x_20_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 20

]]></Node>
<StgValue><ssdm name="acc_x_20_V"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:45  %acc_x_21_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 21

]]></Node>
<StgValue><ssdm name="acc_x_21_V"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:46  %acc_x_22_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 22

]]></Node>
<StgValue><ssdm name="acc_x_22_V"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:47  %acc_x_23_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 23

]]></Node>
<StgValue><ssdm name="acc_x_23_V"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:48  %acc_x_24_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 24

]]></Node>
<StgValue><ssdm name="acc_x_24_V"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:49  %acc_x_25_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 25

]]></Node>
<StgValue><ssdm name="acc_x_25_V"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:50  %acc_x_26_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 26

]]></Node>
<StgValue><ssdm name="acc_x_26_V"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:51  %acc_x_27_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 27

]]></Node>
<StgValue><ssdm name="acc_x_27_V"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:52  %acc_x_28_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 28

]]></Node>
<StgValue><ssdm name="acc_x_28_V"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:53  %acc_x_29_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 29

]]></Node>
<StgValue><ssdm name="acc_x_29_V"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:54  %acc_x_30_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 30

]]></Node>
<StgValue><ssdm name="acc_x_30_V"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:55  %acc_x_31_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1_i, 31

]]></Node>
<StgValue><ssdm name="acc_x_31_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %h_pre_V_4_0_i144 = phi i16 [ 0, %entry ], [ %h_pre_4_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_4_0_i144"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %h_pre_V_3_0_i143 = phi i16 [ 0, %entry ], [ %h_pre_3_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_3_0_i143"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %h_pre_V_2_0_i142 = phi i16 [ 0, %entry ], [ %h_pre_2_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_2_0_i142"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %h_pre_V_1_0265_i141 = phi i16 [ 0, %entry ], [ %h_pre_1_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_1_0265_i141"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7  %h_pre_V_0_0_i140 = phi i16 [ 0, %entry ], [ %layer2_out_0_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_0_0_i140"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8  %h_pre_V_5_0_i139 = phi i16 [ 0, %entry ], [ %h_pre_5_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_5_0_i139"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %h_pre_V_6_0_i138 = phi i16 [ 0, %entry ], [ %h_pre_6_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_6_0_i138"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %h_pre_V_7_0_i137 = phi i16 [ 0, %entry ], [ %h_pre_7_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="h_pre_V_7_0_i137"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
TIMESTEP_begin:56  %call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.0.0.1(i16 %h_pre_V_0_0_i140, i16 %h_pre_V_1_0265_i141, i16 %h_pre_V_2_0_i142, i16 %h_pre_V_3_0_i143, i16 %h_pre_V_4_0_i144, i16 %h_pre_V_5_0_i139, i16 %h_pre_V_6_0_i138, i16 %h_pre_V_7_0_i137, i16 %acc_x_0_V, i16 %acc_x_1_V, i16 %acc_x_2_V, i16 %acc_x_3_V, i16 %acc_x_4_V, i16 %acc_x_5_V, i16 %acc_x_6_V, i16 %acc_x_7_V, i16 %acc_x_8_V, i16 %acc_x_9_V, i16 %acc_x_10_V, i16 %acc_x_11_V, i16 %acc_x_12_V, i16 %acc_x_13_V, i16 %acc_x_14_V, i16 %acc_x_15_V, i16 %acc_x_16_V, i16 %acc_x_17_V, i16 %acc_x_18_V, i16 %acc_x_19_V, i16 %acc_x_20_V, i16 %acc_x_21_V, i16 %acc_x_22_V, i16 %acc_x_23_V, i16 %acc_x_24_V, i16 %acc_x_25_V, i16 %acc_x_26_V, i16 %acc_x_27_V, i16 %acc_x_28_V, i16 %acc_x_29_V, i16 %acc_x_30_V, i16 %acc_x_31_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
TIMESTEP_begin:56  %call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_simple.0.0.0.0.1(i16 %h_pre_V_0_0_i140, i16 %h_pre_V_1_0265_i141, i16 %h_pre_V_2_0_i142, i16 %h_pre_V_3_0_i143, i16 %h_pre_V_4_0_i144, i16 %h_pre_V_5_0_i139, i16 %h_pre_V_6_0_i138, i16 %h_pre_V_7_0_i137, i16 %acc_x_0_V, i16 %acc_x_1_V, i16 %acc_x_2_V, i16 %acc_x_3_V, i16 %acc_x_4_V, i16 %acc_x_5_V, i16 %acc_x_6_V, i16 %acc_x_7_V, i16 %acc_x_8_V, i16 %acc_x_9_V, i16 %acc_x_10_V, i16 %acc_x_11_V, i16 %acc_x_12_V, i16 %acc_x_13_V, i16 %acc_x_14_V, i16 %acc_x_15_V, i16 %acc_x_16_V, i16 %acc_x_17_V, i16 %acc_x_18_V, i16 %acc_x_19_V, i16 %acc_x_20_V, i16 %acc_x_21_V, i16 %acc_x_22_V, i16 %acc_x_23_V, i16 %acc_x_24_V, i16 %acc_x_25_V, i16 %acc_x_26_V, i16 %acc_x_27_V, i16 %acc_x_28_V, i16 %acc_x_29_V, i16 %acc_x_30_V, i16 %acc_x_31_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:57  %gate_i_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="gate_i_0_V"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:58  %gate_i_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="gate_i_1_V"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:59  %gate_i_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="gate_i_2_V"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:60  %gate_i_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="gate_i_3_V"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:61  %gate_i_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="gate_i_4_V"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:62  %gate_i_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 5

]]></Node>
<StgValue><ssdm name="gate_i_5_V"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:63  %gate_i_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 6

]]></Node>
<StgValue><ssdm name="gate_i_6_V"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:64  %gate_i_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 7

]]></Node>
<StgValue><ssdm name="gate_i_7_V"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:65  %gate_f_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 8

]]></Node>
<StgValue><ssdm name="gate_f_0_V"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:66  %gate_f_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 9

]]></Node>
<StgValue><ssdm name="gate_f_1_V"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:67  %gate_f_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 10

]]></Node>
<StgValue><ssdm name="gate_f_2_V"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:68  %gate_f_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 11

]]></Node>
<StgValue><ssdm name="gate_f_3_V"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:69  %gate_f_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 12

]]></Node>
<StgValue><ssdm name="gate_f_4_V"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:70  %gate_f_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 13

]]></Node>
<StgValue><ssdm name="gate_f_5_V"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:71  %gate_f_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 14

]]></Node>
<StgValue><ssdm name="gate_f_6_V"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:72  %gate_f_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 15

]]></Node>
<StgValue><ssdm name="gate_f_7_V"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:73  %gate_g_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 16

]]></Node>
<StgValue><ssdm name="gate_g_0_V"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:74  %gate_g_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 17

]]></Node>
<StgValue><ssdm name="gate_g_1_V"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:75  %gate_g_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 18

]]></Node>
<StgValue><ssdm name="gate_g_2_V"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:76  %gate_g_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 19

]]></Node>
<StgValue><ssdm name="gate_g_3_V"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:77  %gate_g_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 20

]]></Node>
<StgValue><ssdm name="gate_g_4_V"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:78  %gate_g_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 21

]]></Node>
<StgValue><ssdm name="gate_g_5_V"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:79  %gate_g_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 22

]]></Node>
<StgValue><ssdm name="gate_g_6_V"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:80  %gate_g_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 23

]]></Node>
<StgValue><ssdm name="gate_g_7_V"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:81  %gate_o_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 24

]]></Node>
<StgValue><ssdm name="gate_o_0_V"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:82  %gate_o_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 25

]]></Node>
<StgValue><ssdm name="gate_o_1_V"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:83  %gate_o_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 26

]]></Node>
<StgValue><ssdm name="gate_o_2_V"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:84  %gate_o_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 27

]]></Node>
<StgValue><ssdm name="gate_o_3_V"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:85  %gate_o_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 28

]]></Node>
<StgValue><ssdm name="gate_o_4_V"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:86  %gate_o_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 29

]]></Node>
<StgValue><ssdm name="gate_o_5_V"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:87  %gate_o_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 30

]]></Node>
<StgValue><ssdm name="gate_o_6_V"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="512">
<![CDATA[
TIMESTEP_begin:88  %gate_o_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 31

]]></Node>
<StgValue><ssdm name="gate_o_7_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="199" st_id="10" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:89  %call_ret3_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_i_0_V, i16 %gate_i_1_V, i16 %gate_i_2_V, i16 %gate_i_3_V, i16 %gate_i_4_V, i16 %gate_i_5_V, i16 %gate_i_6_V, i16 %gate_i_7_V)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:98  %call_ret4_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_f_0_V, i16 %gate_f_1_V, i16 %gate_f_2_V, i16 %gate_f_3_V, i16 %gate_f_4_V, i16 %gate_f_5_V, i16 %gate_f_6_V, i16 %gate_f_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="96" op_0_bw="96" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
TIMESTEP_begin:107  %call_ret4 = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12 } @hard_tanh.3(i16 %gate_g_0_V, i16 %gate_g_1_V, i16 %gate_g_2_V, i16 %gate_g_3_V, i16 %gate_g_4_V, i16 %gate_g_5_V, i16 %gate_g_6_V, i16 %gate_g_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:108  %gate_g_activ_0_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="gate_g_activ_0_V"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:109  %gate_g_activ_1_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="gate_g_activ_1_V"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:110  %gate_g_activ_2_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="gate_g_activ_2_V"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:111  %gate_g_activ_3_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="gate_g_activ_3_V"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:112  %gate_g_activ_4_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="gate_g_activ_4_V"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:113  %gate_g_activ_5_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="gate_g_activ_5_V"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:114  %gate_g_activ_6_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="gate_g_activ_6_V"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="96">
<![CDATA[
TIMESTEP_begin:115  %gate_g_activ_7_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="gate_g_activ_7_V"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:116  %call_ret5_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_o_0_V, i16 %gate_o_1_V, i16 %gate_o_2_V, i16 %gate_o_3_V, i16 %gate_o_4_V, i16 %gate_o_5_V, i16 %gate_o_6_V, i16 %gate_o_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
.exit:193  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="212" st_id="11" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:89  %call_ret3_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_i_0_V, i16 %gate_i_1_V, i16 %gate_i_2_V, i16 %gate_i_3_V, i16 %gate_i_4_V, i16 %gate_i_5_V, i16 %gate_i_6_V, i16 %gate_i_7_V)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:98  %call_ret4_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_f_0_V, i16 %gate_f_1_V, i16 %gate_f_2_V, i16 %gate_f_3_V, i16 %gate_f_4_V, i16 %gate_f_5_V, i16 %gate_f_6_V, i16 %gate_f_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:116  %call_ret5_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_o_0_V, i16 %gate_o_1_V, i16 %gate_o_2_V, i16 %gate_o_3_V, i16 %gate_o_4_V, i16 %gate_o_5_V, i16 %gate_o_6_V, i16 %gate_o_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="215" st_id="12" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:89  %call_ret3_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_i_0_V, i16 %gate_i_1_V, i16 %gate_i_2_V, i16 %gate_i_3_V, i16 %gate_i_4_V, i16 %gate_i_5_V, i16 %gate_i_6_V, i16 %gate_i_7_V)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:90  %gate_i_activ_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 0

]]></Node>
<StgValue><ssdm name="gate_i_activ_0_V"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:91  %gate_i_activ_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 1

]]></Node>
<StgValue><ssdm name="gate_i_activ_1_V"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:92  %gate_i_activ_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 2

]]></Node>
<StgValue><ssdm name="gate_i_activ_2_V"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:93  %gate_i_activ_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 3

]]></Node>
<StgValue><ssdm name="gate_i_activ_3_V"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:94  %gate_i_activ_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 4

]]></Node>
<StgValue><ssdm name="gate_i_activ_4_V"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:95  %gate_i_activ_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 5

]]></Node>
<StgValue><ssdm name="gate_i_activ_5_V"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:96  %gate_i_activ_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 6

]]></Node>
<StgValue><ssdm name="gate_i_activ_6_V"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:97  %gate_i_activ_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3_i, 7

]]></Node>
<StgValue><ssdm name="gate_i_activ_7_V"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:98  %call_ret4_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_f_0_V, i16 %gate_f_1_V, i16 %gate_f_2_V, i16 %gate_f_3_V, i16 %gate_f_4_V, i16 %gate_f_5_V, i16 %gate_f_6_V, i16 %gate_f_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4_i"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:99  %gate_f_activ_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 0

]]></Node>
<StgValue><ssdm name="gate_f_activ_0_V"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:100  %gate_f_activ_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 1

]]></Node>
<StgValue><ssdm name="gate_f_activ_1_V"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:101  %gate_f_activ_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 2

]]></Node>
<StgValue><ssdm name="gate_f_activ_2_V"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:102  %gate_f_activ_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 3

]]></Node>
<StgValue><ssdm name="gate_f_activ_3_V"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:103  %gate_f_activ_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 4

]]></Node>
<StgValue><ssdm name="gate_f_activ_4_V"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:104  %gate_f_activ_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 5

]]></Node>
<StgValue><ssdm name="gate_f_activ_5_V"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:105  %gate_f_activ_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 6

]]></Node>
<StgValue><ssdm name="gate_f_activ_6_V"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:106  %gate_f_activ_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4_i, 7

]]></Node>
<StgValue><ssdm name="gate_f_activ_7_V"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="10">
<![CDATA[
TIMESTEP_begin:116  %call_ret5_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @sigmoid.1(i16 %gate_o_0_V, i16 %gate_o_1_V, i16 %gate_o_2_V, i16 %gate_o_3_V, i16 %gate_o_4_V, i16 %gate_o_5_V, i16 %gate_o_6_V, i16 %gate_o_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5_i"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:117  %gate_o_activ_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 0

]]></Node>
<StgValue><ssdm name="gate_o_activ_0_V"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:118  %gate_o_activ_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 1

]]></Node>
<StgValue><ssdm name="gate_o_activ_1_V"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:119  %gate_o_activ_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 2

]]></Node>
<StgValue><ssdm name="gate_o_activ_2_V"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:120  %gate_o_activ_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 3

]]></Node>
<StgValue><ssdm name="gate_o_activ_3_V"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:121  %gate_o_activ_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 4

]]></Node>
<StgValue><ssdm name="gate_o_activ_4_V"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:122  %gate_o_activ_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 5

]]></Node>
<StgValue><ssdm name="gate_o_activ_5_V"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:123  %gate_o_activ_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 6

]]></Node>
<StgValue><ssdm name="gate_o_activ_6_V"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="128">
<![CDATA[
TIMESTEP_begin:124  %gate_o_activ_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5_i, 7

]]></Node>
<StgValue><ssdm name="gate_o_activ_7_V"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
TIMESTEP_begin:142  %its = add i3 1, %its_0_i_i145

]]></Node>
<StgValue><ssdm name="its"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:11  %c_pre_V_0_0_i136 = phi i16 [ 0, %entry ], [ %c_pre_0_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_0_0_i136"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:12  %c_pre_V_1_0_i135 = phi i16 [ 0, %entry ], [ %c_pre_1_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_1_0_i135"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13  %c_pre_V_2_0_i134 = phi i16 [ 0, %entry ], [ %c_pre_2_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_2_0_i134"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:14  %c_pre_V_3_0_i133 = phi i16 [ 0, %entry ], [ %c_pre_3_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_3_0_i133"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:15  %c_pre_V_4_0_i132 = phi i16 [ 0, %entry ], [ %c_pre_4_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_4_0_i132"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:16  %c_pre_V_5_0_i131 = phi i16 [ 0, %entry ], [ %c_pre_5_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_5_0_i131"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:17  %c_pre_V_6_0_i130 = phi i16 [ 0, %entry ], [ %c_pre_6_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_6_0_i130"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:18  %c_pre_V_7_0_i129 = phi i16 [ 0, %entry ], [ %c_pre_7_V, %TIMESTEP_end ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="c_pre_V_7_0_i129"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
TIMESTEP_begin:125  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02.1(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %c_pre_V_0_0_i136, i16 %c_pre_V_1_0_i135, i16 %c_pre_V_2_0_i134, i16 %c_pre_V_3_0_i133, i16 %c_pre_V_4_0_i132, i16 %c_pre_V_5_0_i131, i16 %c_pre_V_6_0_i130, i16 %c_pre_V_7_0_i129)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="252" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
TIMESTEP_begin:125  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02.1(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %c_pre_V_0_0_i136, i16 %c_pre_V_1_0_i135, i16 %c_pre_V_2_0_i134, i16 %c_pre_V_3_0_i133, i16 %c_pre_V_4_0_i132, i16 %c_pre_V_5_0_i131, i16 %c_pre_V_6_0_i130, i16 %c_pre_V_7_0_i129)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="253" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
TIMESTEP_begin:125  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02.1(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %c_pre_V_0_0_i136, i16 %c_pre_V_1_0_i135, i16 %c_pre_V_2_0_i134, i16 %c_pre_V_3_0_i133, i16 %c_pre_V_4_0_i132, i16 %c_pre_V_5_0_i131, i16 %c_pre_V_6_0_i130, i16 %c_pre_V_7_0_i129)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TIMESTEP_begin:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln377"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
TIMESTEP_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln378"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
TIMESTEP_begin:125  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @lstm_tail_02.1(i16 %gate_i_activ_0_V, i16 %gate_i_activ_1_V, i16 %gate_i_activ_2_V, i16 %gate_i_activ_3_V, i16 %gate_i_activ_4_V, i16 %gate_i_activ_5_V, i16 %gate_i_activ_6_V, i16 %gate_i_activ_7_V, i16 %gate_f_activ_0_V, i16 %gate_f_activ_1_V, i16 %gate_f_activ_2_V, i16 %gate_f_activ_3_V, i16 %gate_f_activ_4_V, i16 %gate_f_activ_5_V, i16 %gate_f_activ_6_V, i16 %gate_f_activ_7_V, i12 %gate_g_activ_0_V, i12 %gate_g_activ_1_V, i12 %gate_g_activ_2_V, i12 %gate_g_activ_3_V, i12 %gate_g_activ_4_V, i12 %gate_g_activ_5_V, i12 %gate_g_activ_6_V, i12 %gate_g_activ_7_V, i16 %gate_o_activ_0_V, i16 %gate_o_activ_1_V, i16 %gate_o_activ_2_V, i16 %gate_o_activ_3_V, i16 %gate_o_activ_4_V, i16 %gate_o_activ_5_V, i16 %gate_o_activ_6_V, i16 %gate_o_activ_7_V, i16 %c_pre_V_0_0_i136, i16 %c_pre_V_1_0_i135, i16 %c_pre_V_2_0_i134, i16 %c_pre_V_3_0_i133, i16 %c_pre_V_4_0_i132, i16 %c_pre_V_5_0_i131, i16 %c_pre_V_6_0_i130, i16 %c_pre_V_7_0_i129)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:126  %h_pre_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="h_pre_7_V"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:127  %h_pre_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="h_pre_6_V"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:128  %h_pre_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="h_pre_5_V"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:129  %h_pre_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="h_pre_4_V"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:130  %h_pre_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="h_pre_3_V"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:131  %h_pre_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="h_pre_2_V"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:132  %h_pre_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="h_pre_1_V"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:133  %layer2_out_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="layer2_out_0_V"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:134  %c_pre_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="c_pre_0_V"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:135  %c_pre_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="c_pre_1_V"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:136  %c_pre_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="c_pre_2_V"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:137  %c_pre_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="c_pre_3_V"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:138  %c_pre_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="c_pre_4_V"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:139  %c_pre_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="c_pre_5_V"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:140  %c_pre_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="c_pre_6_V"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="256">
<![CDATA[
TIMESTEP_begin:141  %c_pre_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="c_pre_7_V"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
TIMESTEP_begin:143  switch i3 %its_0_i_i145, label %branch504.i [
    i3 0, label %TIMESTEP_begin.branch448.i_crit_edge
    i3 1, label %branch456.i
    i3 2, label %branch464.i
    i3 3, label %branch472.i
    i3 -4, label %branch480.i
    i3 -3, label %branch488.i
    i3 -2, label %branch496.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch496.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch496.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch488.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch488.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch480.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch480.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch472.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch472.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch464.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch464.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch456.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch456.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
TIMESTEP_begin.branch448.i_crit_edge:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
TIMESTEP_begin.branch448.i_crit_edge:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch504.i:0  store i16 %layer2_out_0_V, i16* %layer2_out_56_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch504.i:1  br label %branch448.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch433.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch433.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch425.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch425.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch417.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch417.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch409.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch409.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch401.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch401.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch393.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch393.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch448.i.branch385.i_crit_edge:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch448.i.branch385.i_crit_edge:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch441.i:0  store i16 %h_pre_1_V, i16* %layer2_out_57_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch441.i:1  br label %branch385.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch370.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch370.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch362.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch362.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch354.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch354.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch346.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch346.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch338.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch338.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch330.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch330.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch385.i.branch322.i_crit_edge:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch385.i.branch322.i_crit_edge:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch378.i:0  store i16 %h_pre_2_V, i16* %layer2_out_58_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch378.i:1  br label %branch322.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch307.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch307.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch299.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch299.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch291.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch291.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch283.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch283.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch275.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch275.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch267.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch267.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch322.i.branch259.i_crit_edge:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch322.i.branch259.i_crit_edge:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch315.i:0  store i16 %h_pre_3_V, i16* %layer2_out_59_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch315.i:1  br label %branch259.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch244.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch244.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch236.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch236.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch228.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch228.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch220.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch220.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch212.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch212.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch204.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch204.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch259.i.branch196.i_crit_edge:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch259.i.branch196.i_crit_edge:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch252.i:0  store i16 %h_pre_4_V, i16* %layer2_out_60_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch252.i:1  br label %branch196.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch181.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch181.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch173.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch173.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch165.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch165.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch157.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch157.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch149.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch149.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch141.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch141.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch196.i.branch133.i_crit_edge:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch196.i.branch133.i_crit_edge:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch189.i:0  store i16 %h_pre_5_V, i16* %layer2_out_61_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch189.i:1  br label %branch133.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch118.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch118.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch110.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch110.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch102.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch102.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch94.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch94.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch86.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch86.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch78.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch78.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch133.i.branch70.i_crit_edge:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch133.i.branch70.i_crit_edge:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch126.i:0  store i16 %h_pre_6_V, i16* %layer2_out_62_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch126.i:1  br label %branch70.i

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch55.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch47.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch39.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch31.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch23.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch70.i.TIMESTEP_end_crit_edge:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="its_0_i_i145" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch63.i:0  store i16 %h_pre_7_V, i16* %layer2_out_63_V_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch448.i:0  switch i3 %its_0_i_i145, label %branch441.i [
    i3 0, label %branch448.i.branch385.i_crit_edge
    i3 1, label %branch393.i
    i3 2, label %branch401.i
    i3 3, label %branch409.i
    i3 -4, label %branch417.i
    i3 -3, label %branch425.i
    i3 -2, label %branch433.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch385.i:0  switch i3 %its_0_i_i145, label %branch378.i [
    i3 0, label %branch385.i.branch322.i_crit_edge
    i3 1, label %branch330.i
    i3 2, label %branch338.i
    i3 3, label %branch346.i
    i3 -4, label %branch354.i
    i3 -3, label %branch362.i
    i3 -2, label %branch370.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch322.i:0  switch i3 %its_0_i_i145, label %branch315.i [
    i3 0, label %branch322.i.branch259.i_crit_edge
    i3 1, label %branch267.i
    i3 2, label %branch275.i
    i3 3, label %branch283.i
    i3 -4, label %branch291.i
    i3 -3, label %branch299.i
    i3 -2, label %branch307.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch259.i:0  switch i3 %its_0_i_i145, label %branch252.i [
    i3 0, label %branch259.i.branch196.i_crit_edge
    i3 1, label %branch204.i
    i3 2, label %branch212.i
    i3 3, label %branch220.i
    i3 -4, label %branch228.i
    i3 -3, label %branch236.i
    i3 -2, label %branch244.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch196.i:0  switch i3 %its_0_i_i145, label %branch189.i [
    i3 0, label %branch196.i.branch133.i_crit_edge
    i3 1, label %branch141.i
    i3 2, label %branch149.i
    i3 3, label %branch157.i
    i3 -4, label %branch165.i
    i3 -3, label %branch173.i
    i3 -2, label %branch181.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch133.i:0  switch i3 %its_0_i_i145, label %branch126.i [
    i3 0, label %branch133.i.branch70.i_crit_edge
    i3 1, label %branch78.i
    i3 2, label %branch86.i
    i3 3, label %branch94.i
    i3 -4, label %branch102.i
    i3 -3, label %branch110.i
    i3 -2, label %branch118.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch70.i:0  switch i3 %its_0_i_i145, label %branch63.i [
    i3 0, label %branch70.i.TIMESTEP_end_crit_edge
    i3 1, label %branch15.i
    i3 2, label %branch23.i
    i3 3, label %branch31.i
    i3 -4, label %branch39.i
    i3 -3, label %branch47.i
    i3 -2, label %branch55.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln412"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:0  %layer2_out_63_V_loa = load i16* %layer2_out_63_V

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_loa"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:1  %layer2_out_63_V_1_l = load i16* %layer2_out_63_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_1_l"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:2  %layer2_out_63_V_2_l = load i16* %layer2_out_63_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_2_l"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:3  %layer2_out_63_V_3_l = load i16* %layer2_out_63_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_3_l"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:4  %layer2_out_63_V_4_l = load i16* %layer2_out_63_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_4_l"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:5  %layer2_out_63_V_5_l = load i16* %layer2_out_63_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_5_l"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:6  %layer2_out_62_V_loa = load i16* %layer2_out_62_V

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_loa"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:7  %layer2_out_62_V_1_l = load i16* %layer2_out_62_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_1_l"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:8  %layer2_out_62_V_2_l = load i16* %layer2_out_62_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_2_l"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:9  %layer2_out_62_V_3_l = load i16* %layer2_out_62_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_3_l"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:10  %layer2_out_62_V_4_l = load i16* %layer2_out_62_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_4_l"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:11  %layer2_out_62_V_5_l = load i16* %layer2_out_62_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_5_l"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:12  %layer2_out_62_V_6_l = load i16* %layer2_out_62_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_6_l"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:13  %layer2_out_61_V_loa = load i16* %layer2_out_61_V

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_loa"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:14  %layer2_out_61_V_1_l = load i16* %layer2_out_61_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_1_l"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:15  %layer2_out_61_V_2_l = load i16* %layer2_out_61_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_2_l"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:16  %layer2_out_61_V_3_l = load i16* %layer2_out_61_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_3_l"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:17  %layer2_out_61_V_4_l = load i16* %layer2_out_61_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_4_l"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:18  %layer2_out_61_V_5_l = load i16* %layer2_out_61_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_5_l"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:19  %layer2_out_61_V_6_l = load i16* %layer2_out_61_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_6_l"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:20  %layer2_out_60_V_loa = load i16* %layer2_out_60_V

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_loa"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:21  %layer2_out_60_V_1_l = load i16* %layer2_out_60_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_1_l"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:22  %layer2_out_60_V_2_l = load i16* %layer2_out_60_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_2_l"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:23  %layer2_out_60_V_3_l = load i16* %layer2_out_60_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_3_l"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:24  %layer2_out_60_V_4_l = load i16* %layer2_out_60_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_4_l"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:25  %layer2_out_60_V_5_l = load i16* %layer2_out_60_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_5_l"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:26  %layer2_out_60_V_6_l = load i16* %layer2_out_60_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_6_l"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:27  %layer2_out_59_V_loa = load i16* %layer2_out_59_V

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_loa"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:28  %layer2_out_59_V_1_l = load i16* %layer2_out_59_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_1_l"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:29  %layer2_out_59_V_2_l = load i16* %layer2_out_59_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_2_l"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:30  %layer2_out_59_V_3_l = load i16* %layer2_out_59_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_3_l"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:31  %layer2_out_59_V_4_l = load i16* %layer2_out_59_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_4_l"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:32  %layer2_out_59_V_5_l = load i16* %layer2_out_59_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_5_l"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:33  %layer2_out_59_V_6_l = load i16* %layer2_out_59_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_6_l"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:34  %layer2_out_58_V_loa = load i16* %layer2_out_58_V

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_loa"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:35  %layer2_out_58_V_1_l = load i16* %layer2_out_58_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_1_l"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:36  %layer2_out_58_V_2_l = load i16* %layer2_out_58_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_2_l"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:37  %layer2_out_58_V_3_l = load i16* %layer2_out_58_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_3_l"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:38  %layer2_out_58_V_4_l = load i16* %layer2_out_58_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_4_l"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:39  %layer2_out_58_V_5_l = load i16* %layer2_out_58_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_5_l"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:40  %layer2_out_58_V_6_l = load i16* %layer2_out_58_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_6_l"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:41  %layer2_out_57_V_loa = load i16* %layer2_out_57_V

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_loa"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:42  %layer2_out_57_V_1_l = load i16* %layer2_out_57_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_1_l"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:43  %layer2_out_57_V_2_l = load i16* %layer2_out_57_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_2_l"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:44  %layer2_out_57_V_3_l = load i16* %layer2_out_57_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_3_l"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:45  %layer2_out_57_V_4_l = load i16* %layer2_out_57_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_4_l"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:46  %layer2_out_57_V_5_l = load i16* %layer2_out_57_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_5_l"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:47  %layer2_out_57_V_6_l = load i16* %layer2_out_57_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_6_l"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:48  %layer2_out_56_V_loa = load i16* %layer2_out_56_V

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_loa"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:49  %layer2_out_56_V_1_l = load i16* %layer2_out_56_V_1

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_1_l"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:50  %layer2_out_56_V_2_l = load i16* %layer2_out_56_V_2

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_2_l"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:51  %layer2_out_56_V_3_l = load i16* %layer2_out_56_V_3

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_3_l"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:52  %layer2_out_56_V_4_l = load i16* %layer2_out_56_V_4

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_4_l"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:53  %layer2_out_56_V_5_l = load i16* %layer2_out_56_V_5

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_5_l"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:54  %layer2_out_56_V_6_l = load i16* %layer2_out_56_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_6_l"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:55  %layer2_out_63_V_6_l = load i16* %layer2_out_63_V_6

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_6_l"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:56  %layer2_out_56_V_7_l = load i16* %layer2_out_56_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_56_V_7_l"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:57  %layer2_out_57_V_7_l = load i16* %layer2_out_57_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_57_V_7_l"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:58  %layer2_out_58_V_7_l = load i16* %layer2_out_58_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_58_V_7_l"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:59  %layer2_out_59_V_7_l = load i16* %layer2_out_59_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_59_V_7_l"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:60  %layer2_out_60_V_7_l = load i16* %layer2_out_60_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_60_V_7_l"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:61  %layer2_out_61_V_7_l = load i16* %layer2_out_61_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_61_V_7_l"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:62  %layer2_out_62_V_7_l = load i16* %layer2_out_62_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_62_V_7_l"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.exit:63  %layer2_out_63_V_7_l = load i16* %layer2_out_63_V_7

]]></Node>
<StgValue><ssdm name="layer2_out_63_V_7_l"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:64  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_7_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:65  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_7_V_out, i16 %layer2_out_63_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:66  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_6_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:67  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_6_V_out, i16 %layer2_out_62_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:68  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_5_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:69  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_5_V_out, i16 %layer2_out_61_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:70  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_4_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:71  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_4_V_out, i16 %layer2_out_60_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:72  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_3_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:73  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_3_V_out, i16 %layer2_out_59_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:74  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_2_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:75  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_2_V_out, i16 %layer2_out_58_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:76  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:77  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_1_V_out, i16 %layer2_out_57_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:78  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_0_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:79  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_0_V_out, i16 %layer2_out_56_V_7_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:80  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_8_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:81  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_8_V_out, i16 %layer2_out_56_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:82  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_16_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:83  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_16_V_out, i16 %layer2_out_56_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:84  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_24_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:85  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_24_V_out, i16 %layer2_out_56_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:86  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_32_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:87  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_32_V_out, i16 %layer2_out_56_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:88  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_40_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:89  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_40_V_out, i16 %layer2_out_56_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:90  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_48_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:91  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_48_V_out, i16 %layer2_out_56_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:92  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_56_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:93  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_56_V_out, i16 %layer2_out_56_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:94  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_9_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:95  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_9_V_out, i16 %layer2_out_57_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:96  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_17_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:97  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_17_V_out, i16 %layer2_out_57_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:98  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_25_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:99  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_25_V_out, i16 %layer2_out_57_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:100  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_33_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:101  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_33_V_out, i16 %layer2_out_57_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:102  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_41_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:103  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_41_V_out, i16 %layer2_out_57_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:104  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_49_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:105  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_49_V_out, i16 %layer2_out_57_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:106  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_57_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:107  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_57_V_out, i16 %layer2_out_57_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:108  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_10_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:109  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_10_V_out, i16 %layer2_out_58_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:110  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_18_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:111  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_18_V_out, i16 %layer2_out_58_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:112  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_26_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:113  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_26_V_out, i16 %layer2_out_58_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:114  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_34_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:115  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_34_V_out, i16 %layer2_out_58_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:116  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_42_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:117  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_42_V_out, i16 %layer2_out_58_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:118  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_50_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:119  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_50_V_out, i16 %layer2_out_58_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:120  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_58_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:121  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_58_V_out, i16 %layer2_out_58_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:122  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_11_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:123  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_11_V_out, i16 %layer2_out_59_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:124  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_19_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:125  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_19_V_out, i16 %layer2_out_59_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:126  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_27_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:127  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_27_V_out, i16 %layer2_out_59_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:128  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_35_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:129  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_35_V_out, i16 %layer2_out_59_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:130  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_43_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:131  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_43_V_out, i16 %layer2_out_59_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:132  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_51_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:133  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_51_V_out, i16 %layer2_out_59_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:134  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_59_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:135  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_59_V_out, i16 %layer2_out_59_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:136  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_12_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:137  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_12_V_out, i16 %layer2_out_60_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:138  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_20_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:139  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_20_V_out, i16 %layer2_out_60_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:140  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_28_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:141  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_28_V_out, i16 %layer2_out_60_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:142  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_36_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:143  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_36_V_out, i16 %layer2_out_60_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:144  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_44_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:145  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_44_V_out, i16 %layer2_out_60_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:146  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_52_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:147  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_52_V_out, i16 %layer2_out_60_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:148  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_60_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:149  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_60_V_out, i16 %layer2_out_60_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:150  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_13_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:151  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_13_V_out, i16 %layer2_out_61_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:152  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_21_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:153  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_21_V_out, i16 %layer2_out_61_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:154  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_29_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:155  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_29_V_out, i16 %layer2_out_61_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:156  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_37_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:157  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_37_V_out, i16 %layer2_out_61_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:158  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_45_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:159  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_45_V_out, i16 %layer2_out_61_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:160  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_53_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:161  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_53_V_out, i16 %layer2_out_61_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:162  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_61_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:163  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_61_V_out, i16 %layer2_out_61_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:164  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_14_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:165  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_14_V_out, i16 %layer2_out_62_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:166  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_22_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:167  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_22_V_out, i16 %layer2_out_62_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:168  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_30_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:169  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_30_V_out, i16 %layer2_out_62_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:170  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_38_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:171  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_38_V_out, i16 %layer2_out_62_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:172  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_46_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:173  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_46_V_out, i16 %layer2_out_62_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:174  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_54_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:175  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_54_V_out, i16 %layer2_out_62_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:176  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_62_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:177  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_62_V_out, i16 %layer2_out_62_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:178  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_15_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:179  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_15_V_out, i16 %layer2_out_63_V_5_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:180  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_23_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:181  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_23_V_out, i16 %layer2_out_63_V_4_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:182  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_31_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:183  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_31_V_out, i16 %layer2_out_63_V_3_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:184  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_39_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:185  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_39_V_out, i16 %layer2_out_63_V_2_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:186  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_47_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:187  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_47_V_out, i16 %layer2_out_63_V_1_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:188  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_55_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:189  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_55_V_out, i16 %layer2_out_63_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:190  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_63_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exit:191  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %layer2_out_63_V_out, i16 %layer2_out_63_V_6_l)

]]></Node>
<StgValue><ssdm name="write_ln335"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
.exit:192  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name="return_ln335"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
