Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep 20 00:39:07 2019
| Host         : DESKTOP-B175D9L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Clock_Divider_0/U0/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.250      -14.435                      4                 2730        0.060        0.000                      0                 2730        4.020        0.000                       0                  1172  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.250      -14.435                      4                 2719        0.060        0.000                      0                 2719        4.020        0.000                       0                  1172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.512        0.000                      0                   11        1.280        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -6.250ns,  Total Violation      -14.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.250ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.162ns  (logic 9.340ns (57.791%)  route 6.822ns (42.209%))
  Logic Levels:           33  (CARRY4=21 LUT3=6 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          0.702     4.149    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.420     4.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I2_O)        0.124     4.817 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.939     5.755    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.879 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.259 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.376 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.630 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.641     7.272    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X35Y79         LUT3 (Prop_lut3_I0_O)        0.367     7.639 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.460 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.824     9.284    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.329     9.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.613    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.146    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.263    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.639    11.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X37Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.391 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.391    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.941    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.055 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.212 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.672    12.884    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.329    13.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    13.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.746 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.746    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.863 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.863    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.020 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.687    14.707    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X37Y83         LUT3 (Prop_lut3_I0_O)        0.332    15.039 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    15.039    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.589 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.589    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.703 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.703    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.860 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.661    16.520    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[1]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.329    16.849 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    16.849    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_5_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.382 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    17.382    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.499 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.499    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.753 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.476    18.229    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.367    18.596 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_4/O
                         net (fo=1, routed)           0.162    18.758    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_4_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.124    18.882 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_2/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_2_n_0
    SLICE_X32Y85         MUXF7 (Prop_muxf7_I0_O)      0.209    19.091 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.091    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[0]
    SLICE_X32Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y85         FDCE (Setup_fdce_C_D)        0.113    12.841    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -19.091    
  -------------------------------------------------------------------
                         slack                                 -6.250    

Slack (VIOLATED) :        -4.306ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.203ns  (logic 8.072ns (56.835%)  route 6.131ns (43.165%))
  Logic Levels:           29  (CARRY4=18 LUT3=5 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          0.702     4.149    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.420     4.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I2_O)        0.124     4.817 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.939     5.755    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.879 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.259 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.376 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.630 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.641     7.272    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X35Y79         LUT3 (Prop_lut3_I0_O)        0.367     7.639 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.460 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.824     9.284    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.329     9.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.613    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.146    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.263    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.639    11.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X37Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.391 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.391    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.941    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.055 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.212 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.672    12.884    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.329    13.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    13.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.746 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.746    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.863 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.863    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.020 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.687    14.707    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X37Y83         LUT3 (Prop_lut3_I0_O)        0.332    15.039 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    15.039    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.589 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.589    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.703 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.703    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.860 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.456    16.315    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[1]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.329    16.644 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_4/O
                         net (fo=1, routed)           0.151    16.796    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_4_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.124    16.920 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_2/O
                         net (fo=1, routed)           0.000    16.920    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_2_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    17.132 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.132    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[1]
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X37Y86         FDCE (Setup_fdce_C_D)        0.064    12.826    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -17.132    
  -------------------------------------------------------------------
                         slack                                 -4.306    

Slack (VIOLATED) :        -2.946ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.899ns  (logic 6.919ns (53.640%)  route 5.980ns (46.360%))
  Logic Levels:           25  (CARRY4=15 LUT3=4 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          0.702     4.149    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.420     4.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I2_O)        0.124     4.817 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.939     5.755    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.879 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.259 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.376 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.630 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.641     7.272    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X35Y79         LUT3 (Prop_lut3_I0_O)        0.367     7.639 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.460 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.824     9.284    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.329     9.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.613    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.146    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.263    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.639    11.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X37Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.391 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.391    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.941    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.055 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.212 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.672    12.884    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.329    13.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    13.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.746 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.746    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.863 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.863    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.020 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.792    14.812    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.332    15.144 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_4/O
                         net (fo=1, routed)           0.351    15.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_4_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.124    15.619 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_2/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_2_n_0
    SLICE_X30Y81         MUXF7 (Prop_muxf7_I0_O)      0.209    15.828 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.828    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[2]
    SLICE_X30Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.515    12.694    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism              0.229    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X30Y81         FDCE (Setup_fdce_C_D)        0.113    12.882    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -15.828    
  -------------------------------------------------------------------
                         slack                                 -2.946    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 5.780ns (53.336%)  route 5.057ns (46.664%))
  Logic Levels:           21  (CARRY4=12 LUT3=3 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          0.702     4.149    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.420     4.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I2_O)        0.124     4.817 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.939     5.755    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.879 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.259 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.376 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.630 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.641     7.272    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X35Y79         LUT3 (Prop_lut3_I0_O)        0.367     7.639 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.460 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.824     9.284    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.329     9.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.613    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.146    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.263    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.639    11.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X37Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.391 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.391    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.941    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.055 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.055    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.212 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.730    12.942    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.329    13.271 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_5/O
                         net (fo=1, routed)           0.162    13.433    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_5_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.557 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_2/O
                         net (fo=1, routed)           0.000    13.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_2_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I0_O)      0.209    13.766 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.766    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[3]
    SLICE_X32Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.465    12.644    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X32Y77         FDCE (Setup_fdce_C_D)        0.113    12.832    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 4.630ns (49.171%)  route 4.786ns (50.829%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          0.702     4.149    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.420     4.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I2_O)        0.124     4.817 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.939     5.755    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.879 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.259 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.259    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.376 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.376    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.630 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.641     7.272    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X35Y79         LUT3 (Prop_lut3_I0_O)        0.367     7.639 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.460 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.824     9.284    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.329     9.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.613    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.146    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.263    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.655    11.075    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X35Y82         LUT6 (Prop_lut6_I0_O)        0.332    11.407 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_4/O
                         net (fo=1, routed)           0.605    12.012    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_4_n_0
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.136 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_2/O
                         net (fo=1, routed)           0.000    12.136    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_2_n_0
    SLICE_X32Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    12.345 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.345    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[4]
    SLICE_X32Y78         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.467    12.646    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y78         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y78         FDCE (Setup_fdce_C_D)        0.113    12.834    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 2.276ns (27.183%)  route 6.097ns (72.817%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          2.728     6.175    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.299 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.777     7.076    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_2_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.691     8.304    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0_n_5
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.302     8.606 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.823     9.429    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_2_n_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.553 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.553    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.805 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.440    10.245    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry__0_n_7
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.295    10.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_5/O
                         net (fo=1, routed)           0.638    11.178    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_5_n_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I2_O)        0.124    11.302 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_2/O
                         net (fo=1, routed)           0.000    11.302    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[7]
    SLICE_X30Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.511    12.690    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X30Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X30Y77         FDCE (Setup_fdce_C_D)        0.077    12.842    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.379ns (30.133%)  route 5.516ns (69.867%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          2.728     6.175    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.299 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.777     7.076    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_2_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.613 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.849     8.462    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0_n_5
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.302     8.764 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     8.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.019 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry/O[3]
                         net (fo=1, routed)           0.425     9.444    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry_n_4
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.307     9.751 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_4/O
                         net (fo=1, routed)           0.737    10.488    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_4_n_0
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.124    10.612 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_2/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_2_n_0
    SLICE_X28Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.824 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.824    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[6]
    SLICE_X28Y79         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.514    12.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y79         FDCE (Setup_fdce_C_D)        0.064    12.832    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 2.524ns (33.142%)  route 5.092ns (66.858%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.635     2.929    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          2.747     6.194    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.318 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.551     6.869    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_3_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.993 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.993    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_7_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.240 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.665     7.905    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0_n_7
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.204 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.204    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_4_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.782 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry/O[2]
                         net (fo=1, routed)           0.531     9.313    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry_n_5
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.301     9.614 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_4/O
                         net (fo=1, routed)           0.598    10.212    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_4_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.336 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_2/O
                         net (fo=1, routed)           0.000    10.336    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_2_n_0
    SLICE_X32Y76         MUXF7 (Prop_muxf7_I0_O)      0.209    10.545 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.545    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[5]
    SLICE_X32Y76         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.464    12.643    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y76         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X32Y76         FDCE (Setup_fdce_C_D)        0.113    12.831    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 0.580ns (9.615%)  route 5.452ns (90.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.853     5.495    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.619 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         3.599     9.218    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.513    12.692    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.129    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X30Y78         FDRE (Setup_fdre_C_R)       -0.524    12.143    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.839ns (12.237%)  route 6.017ns (87.763%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.652     2.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          3.957     7.322    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I4_O)        0.296     7.618 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2/O
                         net (fo=1, routed)           1.335     8.954    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2_n_0
    SLICE_X30Y88         LUT3 (Prop_lut3_I2_O)        0.124     9.078 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.725     9.802    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.522    12.701    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)       -0.027    12.749    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  2.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.219     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.112     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.113     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.570     0.906    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y82         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.054     1.101    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0[18]
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.146 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X30Y82         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.836     1.202    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y82         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.283     0.919    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.121     1.040    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.325    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.177     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y33     design_1_i/my_multiplier_1/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y32     design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y80    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y105   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y105   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 0.580ns (10.262%)  route 5.072ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         3.099     8.838    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X30Y81         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.515    12.694    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X30Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.350    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.580ns (10.709%)  route 4.836ns (89.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         2.863     8.602    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X32Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.309    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.580ns (10.810%)  route 4.785ns (89.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         2.812     8.551    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X28Y79         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.514    12.693    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.263    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.580ns (12.488%)  route 4.065ns (87.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         2.091     7.831    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y76         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.464    12.643    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y76         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.299    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.383%)  route 4.104ns (87.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         2.131     7.870    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X30Y77         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.511    12.690    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X30Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism              0.129    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.319    12.346    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.580ns (13.168%)  route 3.825ns (86.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         1.851     7.591    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y78         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.467    12.646    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y78         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X32Y78         FDCE (Recov_fdce_C_CLR)     -0.319    12.302    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.580ns (13.287%)  route 3.785ns (86.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         1.812     7.551    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y77         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.465    12.644    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.580ns (13.288%)  route 3.785ns (86.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         1.811     7.551    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X34Y82         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X34Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.307    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.580ns (15.717%)  route 3.110ns (84.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         1.137     6.876    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y86         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.251%)  route 2.782ns (82.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.892     3.186    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          1.973     5.615    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.739 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.809     6.548    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        1.478    12.657    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y91         FDCE (Recov_fdce_C_CLR)     -0.319    12.313    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  5.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.555%)  route 1.186ns (86.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.317     2.367    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.555%)  route 1.186ns (86.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.317     2.367    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.186ns (12.139%)  route 1.346ns (87.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.477     2.527    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y86         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.819     1.185    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X37Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.781ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.186ns (9.964%)  route 1.681ns (90.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.811     2.862    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X34Y82         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.817     1.183    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X34Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.186ns (9.978%)  route 1.678ns (90.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.809     2.859    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y77         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.812     1.178    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X32Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.076    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.186ns (9.959%)  route 1.682ns (90.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.812     2.863    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y78         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.813     1.179    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y78         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X32Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.186ns (9.410%)  route 1.791ns (90.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.921     2.972    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y76         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.810     1.176    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y76         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.186ns (9.070%)  route 1.865ns (90.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         0.996     3.046    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X30Y77         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.831     1.197    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X30Y77         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism             -0.035     1.162    
    SLICE_X30Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.236ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.186ns (8.043%)  route 2.126ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         1.257     3.307    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X28Y79         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.833     1.199    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism             -0.035     1.164    
    SLICE_X28Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.310ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.186ns (7.753%)  route 2.213ns (92.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.869     2.005    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=149, routed)         1.344     3.394    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1172, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X32Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  2.310    





