Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct  8 20:38:17 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 308
+--------+----------+------------------------+--------+
| Rule   | Severity | Description            | Checks |
+--------+----------+------------------------+--------+
| DPOP-1 | Warning  | PREG Output pipelining | 99     |
| DPOP-2 | Warning  | MREG Output pipelining | 209    |
+--------+----------+------------------------+--------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0 output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product output design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U112/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U113/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U114/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U115/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U116/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U117/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U118/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U119/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U120/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U121/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U122/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U123/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U124/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U125/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U126/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U127/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U129/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U130/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U131/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U132/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U133/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U134/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U135/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U136/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U137/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U138/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U139/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U140/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U141/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U142/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U143/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U144/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U145/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U146/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U147/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U148/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0 multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U149/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U150/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U151/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U152/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U153/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U154/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U155/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U156/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U157/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U158/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U159/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U160/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U161/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U162/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U163/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U164/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U166/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U167/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U168/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U169/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U170/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U171/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U172/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U173/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U174/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U175/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U176/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U178/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U179/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U180/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U181/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U183/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U184/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U185/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#180 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#181 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U186/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#182 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#183 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U187/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#184 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#185 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U188/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#186 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#187 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U189/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#188 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#189 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U190/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#190 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#191 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U191/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#192 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#193 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#194 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#195 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U193/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#196 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#197 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U194/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#198 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#199 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U195/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#200 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#201 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U196/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#202 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#203 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U197/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#204 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#205 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U198/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#206 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#207 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U199/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#208 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/buff0_reg multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#209 Warning
MREG Output pipelining  
DSP design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product multiplier stage design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U200/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


