# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Aug 08 04:36:46 2020
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: second_xp, OS Version: WindowsNT 5.1.2600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Cadence/Projects/i2c_switch\i2c_switch.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Cadence/Projects/i2c_switch/specctra.did
# Current time = Sat Aug 08 04:36:47 2020
# PCB C:/Cadence/Projects/i2c_switch
# Master Unit set up as: MIL 1000
# PCB Limits xlo=897.0000 ylo=227.0000 xhi=4263.0000 yhi=4861.5000
# Total 53 Images Consolidated.
# Via VIA z=1, 3 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  MIDDLE  BOTTOM
# 
#    TOP  ------   VIA     VIA  
# MIDDLE   VIA    ------   VIA  
# BOTTOM   VIA     VIA    ------
# 
# Wires Processed 235, Vias Processed 96
# Using colormap in design file.
# Layers Processed: Signal Layers 3
# Layers Processed: Power Layers 2
# Components Placed 62, Images Processed 72, Padstacks Processed 20
# Nets Processed 92, Net Terminals 400
# PCB Area=12331800.000  EIC=21  Area/EIC=587228.571  SMDs=0
# Total Pin Count: 304
# Net VCC uses split power plane.
# Net V5_5 uses split power plane.
# Net V3_3 uses split power plane.
# Net AGND uses split power plane.
# Signal Connections Created 14
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Cadence/Projects/i2c_switch\i2c_switch.dsn
# Nets 92 Connections 212 Unroutes 26
# Signal Layers 3 Power Layers 2
# Wire Junctions 13, at vias 6 Total Vias 96
# Percent Connected   76.89
# Manhattan Length 157436.2400 Horizontal 92316.6670 Vertical 65119.5730
# Routed Length 176413.5839 Horizontal 118981.0800 Vertical 71701.9100
# Ratio Actual / Manhattan   1.1205
# Unconnected Length 2850.0000 Horizontal 2150.0000 Vertical 700.0000
# Total Conflicts: 26 (Cross: 0, Clear: 26, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File C:/Cadence/Projects/i2c_switch\i2c_switch_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/DOCUME~1/Owner/LOCALS~1/Temp/#Taaaaaw05472.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
unselect layer TOP
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction MIDDLE vertical
unselect layer MIDDLE
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: MIDDLE
unprotect layer_wires MIDDLE
# Wires on layer MIDDLE were Unprotected.
direction BOTTOM horizontal
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 5 (direction In_out) (location Anywhere) (pin_type power)
# Command fanout detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command fanout will ignore pcb layer rule(s), mcm via rule(s)
# Command Fanout detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command Fanout will ignore pcb layer rule(s), mcm via rule(s)
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Power Nets.
# Current time = Sat Aug 08 04:37:13 2020
# 
#    VIA     TOP  MIDDLE  BOTTOM
# 
#    TOP  ------   VIA     VIA  
# MIDDLE   VIA    ------   VIA  
# BOTTOM   VIA     VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Cadence/Projects/i2c_switch\i2c_switch.dsn
# Nets 92 Connections 212 Unroutes 26
# Signal Layers 3 Power Layers 2
# Wire Junctions 13, at vias 6 Total Vias 96
# Percent Connected   76.89
# Manhattan Length 157436.2400 Horizontal 92316.6670 Vertical 65119.5730
# Routed Length 176413.5839 Horizontal 118981.0800 Vertical 71701.9100
# Ratio Actual / Manhattan   1.1205
# Unconnected Length 2850.0000 Horizontal 2150.0000 Vertical 700.0000
# Start Fanout Pass 1 of 5
# Attempts 12 Successes 0 Failures 12 Vias 96
# 2 bend points have been removed.
# Total Conflicts: 26 (Cross: 0, Clear: 26, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Fanout Pass 2 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Attempts 12 Successes 0 Failures 12 Vias 96
# 0 bend points have been removed.
# Total Conflicts: 26 (Cross: 0, Clear: 26, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Fanout Pass 3 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Attempts 12 Successes 0 Failures 12 Vias 96
# 0 bend points have been removed.
# Total Conflicts: 26 (Cross: 0, Clear: 26, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Fanout Pass 4 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Attempts 12 Successes 0 Failures 12 Vias 96
# 0 bend points have been removed.
# Total Conflicts: 26 (Cross: 0, Clear: 26, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Fanout Pass 5 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Attempts 12 Successes 0 Failures 12 Vias 96
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 25 (Cross: 0, Clear: 25, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- C:/Cadence/Projects/i2c_switch\i2c_switch.dsn
# Nets 92 Connections 212 Unroutes 26
# Signal Layers 3 Power Layers 2
# Wire Junctions 13, at vias 6 Total Vias 96
# Percent Connected   76.89
# Manhattan Length 157436.2400 Horizontal 92316.6670 Vertical 65119.5730
# Routed Length 176826.6549 Horizontal 118831.0800 Vertical 72267.9100
# Ratio Actual / Manhattan   1.1232
# Unconnected Length 2850.0000 Horizontal 2150.0000 Vertical 700.0000
write routes (changed_only) (reset_changed) C:/DOCUME~1/Owner/LOCALS~1/Temp/#Taaaaax05472.tmp
# Routing Written to File C:/DOCUME~1/Owner/LOCALS~1/Temp/#Taaaaax05472.tmp
quit
