// Seed: 2060869620
module module_0 (
    input wor id_0,
    output uwire id_1
    , id_15,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13
);
  wand id_16 = id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    output wand id_3,
    output logic id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    output tri id_10,
    output wire id_11,
    input uwire id_12
);
  always @(negedge id_12 or negedge 1 ==? 1) begin
    id_4 = #id_14 1;
  end
  module_0(
      id_8, id_5, id_1, id_5, id_2, id_12, id_7, id_10, id_6, id_8, id_2, id_9, id_6, id_8
  );
endmodule
