#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 11 17:10:43 2018
# Process ID: 932
# Current directory: C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1
# Command line: vivado.exe -log design_geral_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_geral_wrapper.tcl -notrace
# Log file: C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper.vdi
# Journal file: C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_geral_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/ip_RTOS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_geral_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_processing_system7_0_0/design_geral_processing_system7_0_0.xdc] for cell 'design_geral_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_processing_system7_0_0/design_geral_processing_system7_0_0.xdc] for cell 'design_geral_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_rst_ps7_0_100M_0/design_geral_rst_ps7_0_100M_0_board.xdc] for cell 'design_geral_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_rst_ps7_0_100M_0/design_geral_rst_ps7_0_100M_0_board.xdc] for cell 'design_geral_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_rst_ps7_0_100M_0/design_geral_rst_ps7_0_100M_0.xdc] for cell 'design_geral_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_rst_ps7_0_100M_0/design_geral_rst_ps7_0_100M_0.xdc] for cell 'design_geral_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_axi_timer_0_0/design_geral_axi_timer_0_0.xdc] for cell 'design_geral_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.srcs/sources_1/bd/design_geral/ip/design_geral_axi_timer_0_0/design_geral_axi_timer_0_0.xdc] for cell 'design_geral_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 237 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 204 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 24 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 654.223 ; gain = 372.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 657.164 ; gain = 2.941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12aa61786

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1217.203 ; gain = 559.789

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e82e4b8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.847 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e82e4b8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 217be6393

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 619 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 217be6393

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ea53e583

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ea53e583

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1217.203 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ea53e583

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.203 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ea53e583

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1217.203 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ea53e583

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1217.203 ; gain = 562.980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1217.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_geral_wrapper_drc_opted.rpt -pb design_geral_wrapper_drc_opted.pb -rpx design_geral_wrapper_drc_opted.rpx
Command: report_drc -file design_geral_wrapper_drc_opted.rpt -pb design_geral_wrapper_drc_opted.pb -rpx design_geral_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1217.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d5fb60d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1217.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d46a88b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 188198a2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 188198a2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1217.203 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 188198a2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14e8bb652

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1217.203 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: cff0878a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.203 ; gain = 0.000
Phase 2 Global Placement | Checksum: ce8816cc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ce8816cc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4db236e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4e171c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4e171c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a4e171c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c9c294c5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1940c8652

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 144f6749b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 144f6749b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b76f6401

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1217.203 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b76f6401

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1217.203 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2bf2ac4ae

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2bf2ac4ae

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1240.348 ; gain = 23.145
INFO: [Place 30-746] Post Placement Timing Summary WNS=-25.455. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14903cdb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145
Phase 4.1 Post Commit Optimization | Checksum: 14903cdb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14903cdb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14903cdb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c58f22ca

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c58f22ca

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145
Ending Placer Task | Checksum: 7a3ef391

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.348 ; gain = 23.145
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1240.348 ; gain = 23.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1248.930 ; gain = 8.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.930 ; gain = 8.582
INFO: [runtcl-4] Executing : report_io -file design_geral_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1248.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_geral_wrapper_utilization_placed.rpt -pb design_geral_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1248.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_geral_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 1248.930 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 13cc8f35 ConstDB: 0 ShapeSum: 6672645c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 96147176

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1355.105 ; gain = 106.176
Post Restoration Checksum: NetGraph: 5860967b NumContArr: 3db3dafb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 96147176

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1355.105 ; gain = 106.176

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 96147176

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1361.797 ; gain = 112.867

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 96147176

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1361.797 ; gain = 112.867
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1446bd554

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1389.000 ; gain = 140.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.529| TNS=-48516.559| WHS=-0.144 | THS=-25.847|

Phase 2 Router Initialization | Checksum: e9f72595

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 122b64b5c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 398
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.296| TNS=-47029.887| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20f07167b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.424| TNS=-47673.789| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: aef4eba5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1389.000 ; gain = 140.070
Phase 4 Rip-up And Reroute | Checksum: aef4eba5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17b2010b7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1389.000 ; gain = 140.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.283| TNS=-46909.898| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 103d8fac1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 103d8fac1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070
Phase 5 Delay and Skew Optimization | Checksum: 103d8fac1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 108472c7d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.079| TNS=-46252.211| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e15f7879

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070
Phase 6 Post Hold Fix | Checksum: e15f7879

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17283 %
  Global Horizontal Routing Utilization  = 1.08046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e315c295

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e315c295

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 143c954e8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-22.079| TNS=-46252.211| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 143c954e8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1389.000 ; gain = 140.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1389.000 ; gain = 140.070
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1389.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_geral_wrapper_drc_routed.rpt -pb design_geral_wrapper_drc_routed.pb -rpx design_geral_wrapper_drc_routed.rpx
Command: report_drc -file design_geral_wrapper_drc_routed.rpt -pb design_geral_wrapper_drc_routed.pb -rpx design_geral_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_geral_wrapper_methodology_drc_routed.rpt -pb design_geral_wrapper_methodology_drc_routed.pb -rpx design_geral_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_geral_wrapper_methodology_drc_routed.rpt -pb design_geral_wrapper_methodology_drc_routed.pb -rpx design_geral_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/design_geral_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.344 ; gain = 25.344
INFO: [runtcl-4] Executing : report_power -file design_geral_wrapper_power_routed.rpt -pb design_geral_wrapper_power_summary_routed.pb -rpx design_geral_wrapper_power_routed.rpx
Command: report_power -file design_geral_wrapper_power_routed.rpt -pb design_geral_wrapper_power_summary_routed.pb -rpx design_geral_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
77 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_geral_wrapper_route_status.rpt -pb design_geral_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_geral_wrapper_timing_summary_routed.rpt -pb design_geral_wrapper_timing_summary_routed.pb -rpx design_geral_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_geral_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_geral_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_geral_wrapper_bus_skew_routed.rpt -pb design_geral_wrapper_bus_skew_routed.pb -rpx design_geral_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_geral_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_geral_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul 11 17:15:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1867.141 ; gain = 426.414
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 17:15:08 2018...
