 // Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLCrossBar(
  input         clock,
                reset,
                masterLinksIO_0_e_valid,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [1:0]  masterLinksIO_0_e_bits_sink,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input         masterLinksIO_0_c_valid,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [2:0]  masterLinksIO_0_c_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_c_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [3:0]  masterLinksIO_0_c_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [1:0]  masterLinksIO_0_c_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [31:0] masterLinksIO_0_c_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [63:0] masterLinksIO_0_c_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input         masterLinksIO_0_c_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_b_ready,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_d_ready,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_a_valid,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [2:0]  masterLinksIO_0_a_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_a_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [3:0]  masterLinksIO_0_a_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [1:0]  masterLinksIO_0_a_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [31:0] masterLinksIO_0_a_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [7:0]  masterLinksIO_0_a_bits_mask,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input  [63:0] masterLinksIO_0_a_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  input         masterLinksIO_0_a_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                slaveLinksIO_0_e_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_c_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_b_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [2:0]  slaveLinksIO_0_b_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_b_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [3:0]  slaveLinksIO_0_b_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [1:0]  slaveLinksIO_0_b_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [31:0] slaveLinksIO_0_b_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [7:0]  slaveLinksIO_0_b_bits_mask,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [63:0] slaveLinksIO_0_b_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input         slaveLinksIO_0_b_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_d_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [2:0]  slaveLinksIO_0_d_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_d_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [3:0]  slaveLinksIO_0_d_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [1:0]  slaveLinksIO_0_d_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_d_bits_sink,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input         slaveLinksIO_0_d_bits_denied,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [63:0] slaveLinksIO_0_d_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input         slaveLinksIO_0_d_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_a_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_e_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_c_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_b_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [2:0]  slaveLinksIO_1_b_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_b_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [3:0]  slaveLinksIO_1_b_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [1:0]  slaveLinksIO_1_b_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [31:0] slaveLinksIO_1_b_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [7:0]  slaveLinksIO_1_b_bits_mask,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [63:0] slaveLinksIO_1_b_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input         slaveLinksIO_1_b_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_d_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [2:0]  slaveLinksIO_1_d_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_d_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [3:0]  slaveLinksIO_1_d_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [1:0]  slaveLinksIO_1_d_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_d_bits_sink,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input         slaveLinksIO_1_d_bits_denied,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input  [63:0] slaveLinksIO_1_d_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  input         slaveLinksIO_1_d_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_a_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        masterLinksIO_0_e_ready,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_c_ready,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_b_valid,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [2:0]  masterLinksIO_0_b_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_b_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [3:0]  masterLinksIO_0_b_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [1:0]  masterLinksIO_0_b_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [31:0] masterLinksIO_0_b_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [7:0]  masterLinksIO_0_b_bits_mask,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [63:0] masterLinksIO_0_b_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output        masterLinksIO_0_b_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_d_valid,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [2:0]  masterLinksIO_0_d_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_d_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [3:0]  masterLinksIO_0_d_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [1:0]  masterLinksIO_0_d_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_d_bits_sink,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output        masterLinksIO_0_d_bits_denied,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output [63:0] masterLinksIO_0_d_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:35:7
  output        masterLinksIO_0_d_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                masterLinksIO_0_a_ready,	// tilelink/src/xbar/TLCrossBar.scala:35:7
                slaveLinksIO_0_e_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [1:0]  slaveLinksIO_0_e_bits_sink,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        slaveLinksIO_0_c_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [2:0]  slaveLinksIO_0_c_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_c_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [3:0]  slaveLinksIO_0_c_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [1:0]  slaveLinksIO_0_c_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [31:0] slaveLinksIO_0_c_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [63:0] slaveLinksIO_0_c_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        slaveLinksIO_0_c_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_b_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_d_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_a_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [2:0]  slaveLinksIO_0_a_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_0_a_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [3:0]  slaveLinksIO_0_a_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [1:0]  slaveLinksIO_0_a_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [31:0] slaveLinksIO_0_a_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [7:0]  slaveLinksIO_0_a_bits_mask,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [63:0] slaveLinksIO_0_a_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        slaveLinksIO_0_a_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_e_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [1:0]  slaveLinksIO_1_e_bits_sink,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        slaveLinksIO_1_c_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [2:0]  slaveLinksIO_1_c_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_c_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [3:0]  slaveLinksIO_1_c_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [1:0]  slaveLinksIO_1_c_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [31:0] slaveLinksIO_1_c_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [63:0] slaveLinksIO_1_c_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        slaveLinksIO_1_c_bits_corrupt,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_b_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_d_ready,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_a_valid,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [2:0]  slaveLinksIO_1_a_bits_opcode,	// tilelink/src/xbar/TLCrossBar.scala:38:7
                slaveLinksIO_1_a_bits_param,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [3:0]  slaveLinksIO_1_a_bits_size,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [1:0]  slaveLinksIO_1_a_bits_source,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [31:0] slaveLinksIO_1_a_bits_address,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [7:0]  slaveLinksIO_1_a_bits_mask,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output [63:0] slaveLinksIO_1_a_bits_data,	// tilelink/src/xbar/TLCrossBar.scala:38:7
  output        slaveLinksIO_1_a_bits_corrupt	// tilelink/src/xbar/TLCrossBar.scala:38:7
);

  wire        masterLinksRemapped_0_e_ready;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_e_valid = masterLinksIO_0_e_valid;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [1:0]  masterLinksRemapped_0_e_bits_sink = masterLinksIO_0_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_c_ready;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_c_valid = masterLinksIO_0_c_valid;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_c_bits_opcode = masterLinksIO_0_c_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_c_bits_param = masterLinksIO_0_c_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [3:0]  masterLinksRemapped_0_c_bits_size = masterLinksIO_0_c_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [1:0]  masterLinksRemapped_0_c_bits_source = masterLinksIO_0_c_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [31:0] masterLinksRemapped_0_c_bits_address = masterLinksIO_0_c_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [63:0] masterLinksRemapped_0_c_bits_data = masterLinksIO_0_c_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_c_bits_corrupt = masterLinksIO_0_c_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_b_ready = masterLinksIO_0_b_ready;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_b_valid;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_b_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_b_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [3:0]  masterLinksRemapped_0_b_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [1:0]  masterLinksRemapped_0_b_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [31:0] masterLinksRemapped_0_b_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [7:0]  masterLinksRemapped_0_b_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [63:0] masterLinksRemapped_0_b_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_b_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_d_ready = masterLinksIO_0_d_ready;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_d_valid;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_d_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_d_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [3:0]  masterLinksRemapped_0_d_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [1:0]  masterLinksRemapped_0_d_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [1:0]  masterLinksRemapped_0_d_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_d_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [63:0] masterLinksRemapped_0_d_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_d_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_a_ready;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_a_valid = masterLinksIO_0_a_valid;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_a_bits_opcode = masterLinksIO_0_a_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [2:0]  masterLinksRemapped_0_a_bits_param = masterLinksIO_0_a_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [3:0]  masterLinksRemapped_0_a_bits_size = masterLinksIO_0_a_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [1:0]  masterLinksRemapped_0_a_bits_source = masterLinksIO_0_a_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [31:0] masterLinksRemapped_0_a_bits_address = masterLinksIO_0_a_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [7:0]  masterLinksRemapped_0_a_bits_mask = masterLinksIO_0_a_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire [63:0] masterLinksRemapped_0_a_bits_data = masterLinksIO_0_a_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        masterLinksRemapped_0_a_bits_corrupt = masterLinksIO_0_a_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:41:33
  wire        slaveLinksRemapped_0_e_ready = slaveLinksIO_0_e_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_e_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_0_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_c_ready = slaveLinksIO_0_c_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_c_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_c_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_c_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_0_c_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_0_c_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [31:0] slaveLinksRemapped_0_c_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_0_c_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_c_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_b_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_b_valid = slaveLinksIO_0_b_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_b_bits_opcode = slaveLinksIO_0_b_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_b_bits_param = slaveLinksIO_0_b_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_0_b_bits_size = slaveLinksIO_0_b_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_0_b_bits_source = slaveLinksIO_0_b_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [31:0] slaveLinksRemapped_0_b_bits_address = slaveLinksIO_0_b_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [7:0]  slaveLinksRemapped_0_b_bits_mask = slaveLinksIO_0_b_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_0_b_bits_data = slaveLinksIO_0_b_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_b_bits_corrupt = slaveLinksIO_0_b_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_d_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_d_valid = slaveLinksIO_0_d_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_d_bits_opcode = slaveLinksIO_0_d_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_d_bits_param = slaveLinksIO_0_d_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_0_d_bits_size = slaveLinksIO_0_d_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_0_d_bits_source = slaveLinksIO_0_d_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_0_d_bits_sink = 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:44:32, :62:28
  wire        slaveLinksRemapped_0_d_bits_denied = slaveLinksIO_0_d_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_0_d_bits_data = slaveLinksIO_0_d_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_d_bits_corrupt = slaveLinksIO_0_d_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_a_ready = slaveLinksIO_0_a_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_a_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_a_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_0_a_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_0_a_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_0_a_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [31:0] slaveLinksRemapped_0_a_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [7:0]  slaveLinksRemapped_0_a_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_0_a_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_0_a_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_e_ready = slaveLinksIO_1_e_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_e_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_1_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_c_ready = slaveLinksIO_1_c_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_c_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_c_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_c_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_1_c_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_1_c_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [31:0] slaveLinksRemapped_1_c_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_1_c_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_c_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_b_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_b_valid = slaveLinksIO_1_b_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_b_bits_opcode = slaveLinksIO_1_b_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_b_bits_param = slaveLinksIO_1_b_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_1_b_bits_size = slaveLinksIO_1_b_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_1_b_bits_source = slaveLinksIO_1_b_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [31:0] slaveLinksRemapped_1_b_bits_address = slaveLinksIO_1_b_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [7:0]  slaveLinksRemapped_1_b_bits_mask = slaveLinksIO_1_b_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_1_b_bits_data = slaveLinksIO_1_b_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_b_bits_corrupt = slaveLinksIO_1_b_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_d_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_d_valid = slaveLinksIO_1_d_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_d_bits_opcode = slaveLinksIO_1_d_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_d_bits_param = slaveLinksIO_1_d_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_1_d_bits_size = slaveLinksIO_1_d_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_1_d_bits_source = slaveLinksIO_1_d_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_1_d_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_d_bits_denied = slaveLinksIO_1_d_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_1_d_bits_data = slaveLinksIO_1_d_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_d_bits_corrupt = slaveLinksIO_1_d_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_a_ready = slaveLinksIO_1_a_ready;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_a_valid;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_a_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [2:0]  slaveLinksRemapped_1_a_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [3:0]  slaveLinksRemapped_1_a_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [1:0]  slaveLinksRemapped_1_a_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [31:0] slaveLinksRemapped_1_a_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [7:0]  slaveLinksRemapped_1_a_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire [63:0] slaveLinksRemapped_1_a_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  wire        slaveLinksRemapped_1_a_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:44:32
  assign slaveLinksRemapped_1_d_bits_sink = slaveLinksRemapped_1_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:117:32, :142:26
  wire [31:0] requestAIO_plaInput;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:77:22
  wire [31:0] requestAIO_invInputs = ~requestAIO_plaInput;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21
  wire [1:0]  requestAIO_plaOutput;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:81:23
  wire        requestAIO_andMatrixInput_0 = requestAIO_invInputs[16];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_1 = requestAIO_invInputs[17];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_2 = requestAIO_invInputs[18];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_3 = requestAIO_invInputs[19];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_4 = requestAIO_invInputs[20];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_5 = requestAIO_invInputs[21];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_6 = requestAIO_invInputs[22];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_7 = requestAIO_invInputs[23];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_8 = requestAIO_invInputs[24];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_9 = requestAIO_invInputs[25];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_10 = requestAIO_invInputs[26];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_11 = requestAIO_invInputs[27];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_12 = requestAIO_invInputs[28];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_13 = requestAIO_invInputs[29];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_14 = requestAIO_invInputs[30];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_15 = requestAIO_plaInput[31];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :90:45
  wire [1:0]  requestAIO_lo_lo_lo =
    {requestAIO_andMatrixInput_14, requestAIO_andMatrixInput_15};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:90:45, :91:29, :98:53
  wire [1:0]  requestAIO_lo_lo_hi =
    {requestAIO_andMatrixInput_12, requestAIO_andMatrixInput_13};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_lo_lo = {requestAIO_lo_lo_hi, requestAIO_lo_lo_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_lo_hi_lo =
    {requestAIO_andMatrixInput_10, requestAIO_andMatrixInput_11};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestAIO_lo_hi_hi =
    {requestAIO_andMatrixInput_8, requestAIO_andMatrixInput_9};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_lo_hi = {requestAIO_lo_hi_hi, requestAIO_lo_hi_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestAIO_lo = {requestAIO_lo_hi, requestAIO_lo_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_hi_lo_lo =
    {requestAIO_andMatrixInput_6, requestAIO_andMatrixInput_7};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestAIO_hi_lo_hi =
    {requestAIO_andMatrixInput_4, requestAIO_andMatrixInput_5};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_hi_lo = {requestAIO_hi_lo_hi, requestAIO_hi_lo_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_hi_hi_lo =
    {requestAIO_andMatrixInput_2, requestAIO_andMatrixInput_3};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestAIO_hi_hi_hi =
    {requestAIO_andMatrixInput_0, requestAIO_andMatrixInput_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_hi_hi = {requestAIO_hi_hi_hi, requestAIO_hi_hi_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestAIO_hi = {requestAIO_hi_hi, requestAIO_hi_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire        requestAIO_andMatrixInput_0_1 = requestAIO_plaInput[16];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :90:45
  wire        requestAIO_andMatrixInput_1_1 = requestAIO_invInputs[17];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_2_1 = requestAIO_invInputs[18];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_3_1 = requestAIO_invInputs[19];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_4_1 = requestAIO_invInputs[20];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_5_1 = requestAIO_invInputs[21];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_6_1 = requestAIO_invInputs[22];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_7_1 = requestAIO_invInputs[23];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_8_1 = requestAIO_invInputs[24];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_9_1 = requestAIO_invInputs[25];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_10_1 = requestAIO_invInputs[26];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_11_1 = requestAIO_invInputs[27];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_12_1 = requestAIO_invInputs[28];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_13_1 = requestAIO_invInputs[29];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_14_1 = requestAIO_invInputs[30];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestAIO_andMatrixInput_15_1 = requestAIO_plaInput[31];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :90:45
  wire [1:0]  requestAIO_lo_lo_lo_1 =
    {requestAIO_andMatrixInput_14_1, requestAIO_andMatrixInput_15_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:90:45, :91:29, :98:53
  wire [1:0]  requestAIO_lo_lo_hi_1 =
    {requestAIO_andMatrixInput_12_1, requestAIO_andMatrixInput_13_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_lo_lo_1 = {requestAIO_lo_lo_hi_1, requestAIO_lo_lo_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_lo_hi_lo_1 =
    {requestAIO_andMatrixInput_10_1, requestAIO_andMatrixInput_11_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestAIO_lo_hi_hi_1 =
    {requestAIO_andMatrixInput_8_1, requestAIO_andMatrixInput_9_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_lo_hi_1 = {requestAIO_lo_hi_hi_1, requestAIO_lo_hi_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestAIO_lo_1 = {requestAIO_lo_hi_1, requestAIO_lo_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_hi_lo_lo_1 =
    {requestAIO_andMatrixInput_6_1, requestAIO_andMatrixInput_7_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestAIO_hi_lo_hi_1 =
    {requestAIO_andMatrixInput_4_1, requestAIO_andMatrixInput_5_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestAIO_hi_lo_1 = {requestAIO_hi_lo_hi_1, requestAIO_hi_lo_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_hi_hi_lo_1 =
    {requestAIO_andMatrixInput_2_1, requestAIO_andMatrixInput_3_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestAIO_hi_hi_hi_1 =
    {requestAIO_andMatrixInput_0_1, requestAIO_andMatrixInput_1_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:90:45, :91:29, :98:53
  wire [3:0]  requestAIO_hi_hi_1 = {requestAIO_hi_hi_hi_1, requestAIO_hi_hi_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestAIO_hi_1 = {requestAIO_hi_hi_1, requestAIO_hi_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestAIO_orMatrixOutputs =
    {&{requestAIO_hi_1, requestAIO_lo_1}, &{requestAIO_hi, requestAIO_lo}};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:{53,70}, :102:36
  wire [1:0]  requestAIO_invMatrixOutputs;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:120:37
  assign requestAIO_invMatrixOutputs = requestAIO_orMatrixOutputs;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:102:36, :120:37
  assign requestAIO_plaOutput = requestAIO_invMatrixOutputs;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:120:37, :129:13
  assign requestAIO_plaInput = masterLinksRemapped_0_a_bits_address;	// dependencies/chisel3/src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16
  wire        requestAIO_0_0 = requestAIO_plaOutput[0];	// tilelink/src/xbar/TLCrossBar.scala:178:91
  wire        requestAIO_0_1 = requestAIO_plaOutput[1];	// tilelink/src/xbar/TLCrossBar.scala:178:91
  wire [31:0] requestCIO_plaInput;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:77:22
  wire [31:0] requestCIO_invInputs = ~requestCIO_plaInput;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21
  wire [1:0]  requestCIO_plaOutput;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:81:23
  wire        requestCIO_andMatrixInput_0 = requestCIO_invInputs[16];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_1 = requestCIO_invInputs[17];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_2 = requestCIO_invInputs[18];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_3 = requestCIO_invInputs[19];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_4 = requestCIO_invInputs[20];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_5 = requestCIO_invInputs[21];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_6 = requestCIO_invInputs[22];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_7 = requestCIO_invInputs[23];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_8 = requestCIO_invInputs[24];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_9 = requestCIO_invInputs[25];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_10 = requestCIO_invInputs[26];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_11 = requestCIO_invInputs[27];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_12 = requestCIO_invInputs[28];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_13 = requestCIO_invInputs[29];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_14 = requestCIO_invInputs[30];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_15 = requestCIO_plaInput[31];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :90:45
  wire [1:0]  requestCIO_lo_lo_lo =
    {requestCIO_andMatrixInput_14, requestCIO_andMatrixInput_15};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:90:45, :91:29, :98:53
  wire [1:0]  requestCIO_lo_lo_hi =
    {requestCIO_andMatrixInput_12, requestCIO_andMatrixInput_13};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_lo_lo = {requestCIO_lo_lo_hi, requestCIO_lo_lo_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_lo_hi_lo =
    {requestCIO_andMatrixInput_10, requestCIO_andMatrixInput_11};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestCIO_lo_hi_hi =
    {requestCIO_andMatrixInput_8, requestCIO_andMatrixInput_9};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_lo_hi = {requestCIO_lo_hi_hi, requestCIO_lo_hi_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestCIO_lo = {requestCIO_lo_hi, requestCIO_lo_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_hi_lo_lo =
    {requestCIO_andMatrixInput_6, requestCIO_andMatrixInput_7};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestCIO_hi_lo_hi =
    {requestCIO_andMatrixInput_4, requestCIO_andMatrixInput_5};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_hi_lo = {requestCIO_hi_lo_hi, requestCIO_hi_lo_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_hi_hi_lo =
    {requestCIO_andMatrixInput_2, requestCIO_andMatrixInput_3};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestCIO_hi_hi_hi =
    {requestCIO_andMatrixInput_0, requestCIO_andMatrixInput_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_hi_hi = {requestCIO_hi_hi_hi, requestCIO_hi_hi_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestCIO_hi = {requestCIO_hi_hi, requestCIO_hi_lo};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire        requestCIO_andMatrixInput_0_1 = requestCIO_plaInput[16];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :90:45
  wire        requestCIO_andMatrixInput_1_1 = requestCIO_invInputs[17];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_2_1 = requestCIO_invInputs[18];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_3_1 = requestCIO_invInputs[19];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_4_1 = requestCIO_invInputs[20];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_5_1 = requestCIO_invInputs[21];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_6_1 = requestCIO_invInputs[22];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_7_1 = requestCIO_invInputs[23];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_8_1 = requestCIO_invInputs[24];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_9_1 = requestCIO_invInputs[25];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_10_1 = requestCIO_invInputs[26];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_11_1 = requestCIO_invInputs[27];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_12_1 = requestCIO_invInputs[28];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_13_1 = requestCIO_invInputs[29];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_14_1 = requestCIO_invInputs[30];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :91:29
  wire        requestCIO_andMatrixInput_15_1 = requestCIO_plaInput[31];	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:78:21, :90:45
  wire [1:0]  requestCIO_lo_lo_lo_1 =
    {requestCIO_andMatrixInput_14_1, requestCIO_andMatrixInput_15_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:90:45, :91:29, :98:53
  wire [1:0]  requestCIO_lo_lo_hi_1 =
    {requestCIO_andMatrixInput_12_1, requestCIO_andMatrixInput_13_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_lo_lo_1 = {requestCIO_lo_lo_hi_1, requestCIO_lo_lo_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_lo_hi_lo_1 =
    {requestCIO_andMatrixInput_10_1, requestCIO_andMatrixInput_11_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestCIO_lo_hi_hi_1 =
    {requestCIO_andMatrixInput_8_1, requestCIO_andMatrixInput_9_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_lo_hi_1 = {requestCIO_lo_hi_hi_1, requestCIO_lo_hi_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestCIO_lo_1 = {requestCIO_lo_hi_1, requestCIO_lo_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_hi_lo_lo_1 =
    {requestCIO_andMatrixInput_6_1, requestCIO_andMatrixInput_7_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestCIO_hi_lo_hi_1 =
    {requestCIO_andMatrixInput_4_1, requestCIO_andMatrixInput_5_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [3:0]  requestCIO_hi_lo_1 = {requestCIO_hi_lo_hi_1, requestCIO_hi_lo_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_hi_hi_lo_1 =
    {requestCIO_andMatrixInput_2_1, requestCIO_andMatrixInput_3_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:91:29, :98:53
  wire [1:0]  requestCIO_hi_hi_hi_1 =
    {requestCIO_andMatrixInput_0_1, requestCIO_andMatrixInput_1_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:90:45, :91:29, :98:53
  wire [3:0]  requestCIO_hi_hi_1 = {requestCIO_hi_hi_hi_1, requestCIO_hi_hi_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [7:0]  requestCIO_hi_1 = {requestCIO_hi_hi_1, requestCIO_hi_lo_1};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:53
  wire [1:0]  requestCIO_orMatrixOutputs =
    {&{requestCIO_hi_1, requestCIO_lo_1}, &{requestCIO_hi, requestCIO_lo}};	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:98:{53,70}, :102:36
  wire [1:0]  requestCIO_invMatrixOutputs;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:120:37
  assign requestCIO_invMatrixOutputs = requestCIO_orMatrixOutputs;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:102:36, :120:37
  assign requestCIO_plaOutput = requestCIO_invMatrixOutputs;	// dependencies/chisel3/src/main/scala/chisel3/util/pla.scala:120:37, :129:13
  assign requestCIO_plaInput = masterLinksRemapped_0_c_bits_address;	// dependencies/chisel3/src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16
  wire        requestCIO_0_0 = requestCIO_plaOutput[0];	// tilelink/src/xbar/TLCrossBar.scala:178:91
  wire        requestCIO_0_1 = requestCIO_plaOutput[1];	// tilelink/src/xbar/TLCrossBar.scala:178:91
  wire        requestBOI_0_0 = slaveLinksRemapped_0_b_bits_source == 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28, tilelink/src/xbar/TLIdRange.scala:32:9
  wire        requestBOI_1_0 = slaveLinksRemapped_1_b_bits_source == 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28, tilelink/src/xbar/TLIdRange.scala:32:9
  wire        requestDOI_0_0 = slaveLinksRemapped_0_d_bits_source == 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28, tilelink/src/xbar/TLIdRange.scala:32:9
  wire        requestDOI_1_0 = slaveLinksRemapped_1_d_bits_source == 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28, tilelink/src/xbar/TLIdRange.scala:32:9
  wire        requestEIO_0_0 = 1'h0;	// tilelink/src/xbar/TLCrossBar.scala:59:54, tilelink/src/xbar/TLIdRange.scala:32:9
  wire [1:0]  requestEIO_uncommonBits;	// tilelink/src/xbar/TLIdRange.scala:38:54
  assign requestEIO_uncommonBits = masterLinksRemapped_0_e_bits_sink;	// tilelink/src/xbar/TLIdRange.scala:32:9, :38:54
  wire        requestEIO_0_1 = 1'h1;	// tilelink/src/xbar/TLIdRange.scala:42:48
  wire        portsAOI_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsAOI_filtered_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsAOI_filtered_0_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsAOI_filtered_0_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsAOI_filtered_0_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsAOI_filtered_0_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [31:0] portsAOI_filtered_0_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [7:0]  portsAOI_filtered_0_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsAOI_filtered_0_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsAOI_filtered_0_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsAOI_filtered_1_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsAOI_filtered_1_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsAOI_filtered_1_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsAOI_filtered_1_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsAOI_filtered_1_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsAOI_filtered_1_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [31:0] portsAOI_filtered_1_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [7:0]  portsAOI_filtered_1_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsAOI_filtered_1_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsAOI_filtered_1_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsAOI_filtered_0_bits_opcode = masterLinksRemapped_0_a_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_param = masterLinksRemapped_0_a_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_size = masterLinksRemapped_0_a_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_source = masterLinksRemapped_0_a_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_address = masterLinksRemapped_0_a_bits_address;	// dependencies/chisel3/src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16, tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_mask = masterLinksRemapped_0_a_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_data = masterLinksRemapped_0_a_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_bits_corrupt = masterLinksRemapped_0_a_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_0_valid = masterLinksRemapped_0_a_valid & requestAIO_0_0;	// tilelink/src/xbar/TLCrossBar.scala:23:{20,35}, :178:91
  assign portsAOI_filtered_1_bits_opcode = masterLinksRemapped_0_a_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_param = masterLinksRemapped_0_a_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_size = masterLinksRemapped_0_a_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_source = masterLinksRemapped_0_a_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_address = masterLinksRemapped_0_a_bits_address;	// dependencies/chisel3/src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16, tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_mask = masterLinksRemapped_0_a_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_data = masterLinksRemapped_0_a_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_bits_corrupt = masterLinksRemapped_0_a_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsAOI_filtered_1_valid = masterLinksRemapped_0_a_valid & requestAIO_0_1;	// tilelink/src/xbar/TLCrossBar.scala:23:{20,35}, :178:91
  assign masterLinksRemapped_0_a_ready =
    requestAIO_0_0 & portsAOI_filtered_0_ready | requestAIO_0_1
    & portsAOI_filtered_1_ready;	// dependencies/chisel3/src/main/scala/chisel3/util/Mux.scala:27:73, tilelink/src/xbar/TLCrossBar.scala:25:17, :178:91
  wire        portsBIO_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsBIO_filtered_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsBIO_filtered_0_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsBIO_filtered_0_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsBIO_filtered_0_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsBIO_filtered_0_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [31:0] portsBIO_filtered_0_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [7:0]  portsBIO_filtered_0_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsBIO_filtered_0_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsBIO_filtered_0_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsBIO_filtered_0_bits_corrupt = slaveLinksRemapped_0_b_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_bits_data = slaveLinksRemapped_0_b_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_bits_mask = slaveLinksRemapped_0_b_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_bits_address = slaveLinksRemapped_0_b_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_bits_source = slaveLinksRemapped_0_b_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsBIO_filtered_0_bits_size = slaveLinksRemapped_0_b_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_bits_param = slaveLinksRemapped_0_b_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_bits_opcode = slaveLinksRemapped_0_b_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_0_valid = slaveLinksRemapped_0_b_valid;	// tilelink/src/xbar/TLCrossBar.scala:23:20
  assign slaveLinksRemapped_0_b_ready = portsBIO_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:25:17
  wire        portsBIO_filtered_1_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsBIO_filtered_1_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsBIO_filtered_1_0_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsBIO_filtered_1_0_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsBIO_filtered_1_0_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsBIO_filtered_1_0_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [31:0] portsBIO_filtered_1_0_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [7:0]  portsBIO_filtered_1_0_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsBIO_filtered_1_0_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsBIO_filtered_1_0_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsBIO_filtered_1_0_bits_corrupt = slaveLinksRemapped_1_b_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_bits_data = slaveLinksRemapped_1_b_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_bits_mask = slaveLinksRemapped_1_b_bits_mask;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_bits_address = slaveLinksRemapped_1_b_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_bits_source = slaveLinksRemapped_1_b_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsBIO_filtered_1_0_bits_size = slaveLinksRemapped_1_b_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_bits_param = slaveLinksRemapped_1_b_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_bits_opcode = slaveLinksRemapped_1_b_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsBIO_filtered_1_0_valid = slaveLinksRemapped_1_b_valid;	// tilelink/src/xbar/TLCrossBar.scala:23:20
  assign slaveLinksRemapped_1_b_ready = portsBIO_filtered_1_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:25:17
  wire        portsCOI_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsCOI_filtered_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsCOI_filtered_0_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsCOI_filtered_0_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsCOI_filtered_0_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsCOI_filtered_0_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [31:0] portsCOI_filtered_0_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsCOI_filtered_0_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsCOI_filtered_0_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsCOI_filtered_1_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsCOI_filtered_1_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsCOI_filtered_1_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsCOI_filtered_1_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsCOI_filtered_1_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsCOI_filtered_1_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [31:0] portsCOI_filtered_1_bits_address;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsCOI_filtered_1_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsCOI_filtered_1_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsCOI_filtered_0_bits_opcode = masterLinksRemapped_0_c_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_bits_param = masterLinksRemapped_0_c_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_bits_size = masterLinksRemapped_0_c_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_bits_source = masterLinksRemapped_0_c_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_bits_address = masterLinksRemapped_0_c_bits_address;	// dependencies/chisel3/src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16, tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_bits_data = masterLinksRemapped_0_c_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_bits_corrupt = masterLinksRemapped_0_c_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_0_valid = masterLinksRemapped_0_c_valid & requestCIO_0_0;	// tilelink/src/xbar/TLCrossBar.scala:23:{20,35}, :178:91
  assign portsCOI_filtered_1_bits_opcode = masterLinksRemapped_0_c_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_bits_param = masterLinksRemapped_0_c_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_bits_size = masterLinksRemapped_0_c_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_bits_source = masterLinksRemapped_0_c_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_bits_address = masterLinksRemapped_0_c_bits_address;	// dependencies/chisel3/src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16, tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_bits_data = masterLinksRemapped_0_c_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_bits_corrupt = masterLinksRemapped_0_c_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsCOI_filtered_1_valid = masterLinksRemapped_0_c_valid & requestCIO_0_1;	// tilelink/src/xbar/TLCrossBar.scala:23:{20,35}, :178:91
  assign masterLinksRemapped_0_c_ready =
    requestCIO_0_0 & portsCOI_filtered_0_ready | requestCIO_0_1
    & portsCOI_filtered_1_ready;	// dependencies/chisel3/src/main/scala/chisel3/util/Mux.scala:27:73, tilelink/src/xbar/TLCrossBar.scala:25:17, :178:91
  wire        portsDIO_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsDIO_filtered_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsDIO_filtered_0_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsDIO_filtered_0_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsDIO_filtered_0_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsDIO_filtered_0_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsDIO_filtered_0_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsDIO_filtered_0_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsDIO_filtered_0_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsDIO_filtered_0_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsDIO_filtered_0_bits_corrupt = slaveLinksRemapped_0_d_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_bits_data = slaveLinksRemapped_0_d_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_bits_denied = slaveLinksRemapped_0_d_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_bits_sink = slaveLinksRemapped_0_d_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_bits_source = slaveLinksRemapped_0_d_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsDIO_filtered_0_bits_size = slaveLinksRemapped_0_d_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_bits_param = slaveLinksRemapped_0_d_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_bits_opcode = slaveLinksRemapped_0_d_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_0_valid = slaveLinksRemapped_0_d_valid;	// tilelink/src/xbar/TLCrossBar.scala:23:20
  assign slaveLinksRemapped_0_d_ready = portsDIO_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:25:17
  wire        portsDIO_filtered_1_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsDIO_filtered_1_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsDIO_filtered_1_0_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [2:0]  portsDIO_filtered_1_0_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [3:0]  portsDIO_filtered_1_0_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsDIO_filtered_1_0_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsDIO_filtered_1_0_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsDIO_filtered_1_0_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [63:0] portsDIO_filtered_1_0_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsDIO_filtered_1_0_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsDIO_filtered_1_0_bits_corrupt = slaveLinksRemapped_1_d_bits_corrupt;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_bits_data = slaveLinksRemapped_1_d_bits_data;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_bits_denied = slaveLinksRemapped_1_d_bits_denied;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_bits_sink = slaveLinksRemapped_1_d_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_bits_source = slaveLinksRemapped_1_d_bits_source;	// tilelink/src/xbar/TLCrossBar.scala:22:19, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsDIO_filtered_1_0_bits_size = slaveLinksRemapped_1_d_bits_size;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_bits_param = slaveLinksRemapped_1_d_bits_param;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_bits_opcode = slaveLinksRemapped_1_d_bits_opcode;	// tilelink/src/xbar/TLCrossBar.scala:22:19
  assign portsDIO_filtered_1_0_valid = slaveLinksRemapped_1_d_valid;	// tilelink/src/xbar/TLCrossBar.scala:23:20
  assign slaveLinksRemapped_1_d_ready = portsDIO_filtered_1_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:25:17
  wire        portsEOI_filtered_0_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsEOI_filtered_0_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsEOI_filtered_0_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsEOI_filtered_1_ready;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire        portsEOI_filtered_1_valid;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  wire [1:0]  portsEOI_filtered_1_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:19:24
  assign portsEOI_filtered_0_bits_sink = masterLinksRemapped_0_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:22:19, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsEOI_filtered_0_valid = masterLinksRemapped_0_e_valid & requestEIO_0_0;	// tilelink/src/xbar/TLCrossBar.scala:23:{20,35}, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsEOI_filtered_1_bits_sink = masterLinksRemapped_0_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:22:19, tilelink/src/xbar/TLIdRange.scala:32:9
  assign portsEOI_filtered_1_valid = masterLinksRemapped_0_e_valid;	// tilelink/src/xbar/TLCrossBar.scala:23:{20,35}
  assign masterLinksRemapped_0_e_ready =
    requestEIO_0_0 & portsEOI_filtered_0_ready | portsEOI_filtered_1_ready;	// dependencies/chisel3/src/main/scala/chisel3/util/Mux.scala:27:73, tilelink/src/xbar/TLCrossBar.scala:25:17, tilelink/src/xbar/TLIdRange.scala:32:9
  TLArbiter arbiter (	// tilelink/src/xbar/TLCrossBar.scala:199:27
    .sink_ready             (slaveLinksRemapped_0_a_ready),	// tilelink/src/xbar/TLCrossBar.scala:209:15
    .sources_0_valid        (portsAOI_filtered_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_opcode  (portsAOI_filtered_0_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_param   (portsAOI_filtered_0_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_size    (portsAOI_filtered_0_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_source  (portsAOI_filtered_0_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_address (portsAOI_filtered_0_bits_address),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_mask    (portsAOI_filtered_0_bits_mask),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_data    (portsAOI_filtered_0_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_corrupt (portsAOI_filtered_0_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sink_valid             (slaveLinksRemapped_0_a_valid),
    .sink_bits_opcode       (slaveLinksRemapped_0_a_bits_opcode),
    .sink_bits_param        (slaveLinksRemapped_0_a_bits_param),
    .sink_bits_size         (slaveLinksRemapped_0_a_bits_size),
    .sink_bits_source       (slaveLinksRemapped_0_a_bits_source),
    .sink_bits_address      (slaveLinksRemapped_0_a_bits_address),
    .sink_bits_mask         (slaveLinksRemapped_0_a_bits_mask),
    .sink_bits_data         (slaveLinksRemapped_0_a_bits_data),
    .sink_bits_corrupt      (slaveLinksRemapped_0_a_bits_corrupt),
    .sources_0_ready        (portsAOI_filtered_0_ready)
  );
  TLArbiter arbiter_1 (	// tilelink/src/xbar/TLCrossBar.scala:199:27
    .sink_ready             (slaveLinksRemapped_1_a_ready),	// tilelink/src/xbar/TLCrossBar.scala:209:15
    .sources_0_valid        (portsAOI_filtered_1_valid),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_opcode  (portsAOI_filtered_1_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_param   (portsAOI_filtered_1_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_size    (portsAOI_filtered_1_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_source  (portsAOI_filtered_1_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_address (portsAOI_filtered_1_bits_address),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_mask    (portsAOI_filtered_1_bits_mask),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_data    (portsAOI_filtered_1_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sources_0_bits_corrupt (portsAOI_filtered_1_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:208:80
    .sink_valid             (slaveLinksRemapped_1_a_valid),
    .sink_bits_opcode       (slaveLinksRemapped_1_a_bits_opcode),
    .sink_bits_param        (slaveLinksRemapped_1_a_bits_param),
    .sink_bits_size         (slaveLinksRemapped_1_a_bits_size),
    .sink_bits_source       (slaveLinksRemapped_1_a_bits_source),
    .sink_bits_address      (slaveLinksRemapped_1_a_bits_address),
    .sink_bits_mask         (slaveLinksRemapped_1_a_bits_mask),
    .sink_bits_data         (slaveLinksRemapped_1_a_bits_data),
    .sink_bits_corrupt      (slaveLinksRemapped_1_a_bits_corrupt),
    .sources_0_ready        (portsAOI_filtered_1_ready)
  );
  TLArbiter_2 arbiter_2 (	// tilelink/src/xbar/TLCrossBar.scala:214:27
    .clock                  (clock),
    .reset                  (reset),
    .sink_ready             (masterLinksRemapped_0_b_ready),	// tilelink/src/xbar/TLCrossBar.scala:224:15
    .sources_0_valid        (portsBIO_filtered_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_opcode  (portsBIO_filtered_0_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_param   (portsBIO_filtered_0_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_size    (portsBIO_filtered_0_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_source  (portsBIO_filtered_0_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_address (portsBIO_filtered_0_bits_address),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_mask    (portsBIO_filtered_0_bits_mask),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_data    (portsBIO_filtered_0_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_0_bits_corrupt (portsBIO_filtered_0_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_valid        (portsBIO_filtered_1_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_opcode  (portsBIO_filtered_1_0_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_param   (portsBIO_filtered_1_0_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_size    (portsBIO_filtered_1_0_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_source  (portsBIO_filtered_1_0_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_address (portsBIO_filtered_1_0_bits_address),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_mask    (portsBIO_filtered_1_0_bits_mask),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_data    (portsBIO_filtered_1_0_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sources_1_bits_corrupt (portsBIO_filtered_1_0_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:223:80
    .sink_valid             (masterLinksRemapped_0_b_valid),
    .sink_bits_opcode       (masterLinksRemapped_0_b_bits_opcode),
    .sink_bits_param        (masterLinksRemapped_0_b_bits_param),
    .sink_bits_size         (masterLinksRemapped_0_b_bits_size),
    .sink_bits_source       (masterLinksRemapped_0_b_bits_source),
    .sink_bits_address      (masterLinksRemapped_0_b_bits_address),
    .sink_bits_mask         (masterLinksRemapped_0_b_bits_mask),
    .sink_bits_data         (masterLinksRemapped_0_b_bits_data),
    .sink_bits_corrupt      (masterLinksRemapped_0_b_bits_corrupt),
    .sources_0_ready        (portsBIO_filtered_0_ready),
    .sources_1_ready        (portsBIO_filtered_1_0_ready)
  );
  TLArbiter_3 arbiter_3 (	// tilelink/src/xbar/TLCrossBar.scala:229:27
    .sink_ready             (slaveLinksRemapped_0_c_ready),	// tilelink/src/xbar/TLCrossBar.scala:239:15
    .sources_0_valid        (portsCOI_filtered_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_opcode  (portsCOI_filtered_0_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_param   (portsCOI_filtered_0_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_size    (portsCOI_filtered_0_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_source  (portsCOI_filtered_0_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_address (portsCOI_filtered_0_bits_address),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_data    (portsCOI_filtered_0_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_corrupt (portsCOI_filtered_0_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sink_valid             (slaveLinksRemapped_0_c_valid),
    .sink_bits_opcode       (slaveLinksRemapped_0_c_bits_opcode),
    .sink_bits_param        (slaveLinksRemapped_0_c_bits_param),
    .sink_bits_size         (slaveLinksRemapped_0_c_bits_size),
    .sink_bits_source       (slaveLinksRemapped_0_c_bits_source),
    .sink_bits_address      (slaveLinksRemapped_0_c_bits_address),
    .sink_bits_data         (slaveLinksRemapped_0_c_bits_data),
    .sink_bits_corrupt      (slaveLinksRemapped_0_c_bits_corrupt),
    .sources_0_ready        (portsCOI_filtered_0_ready)
  );
  TLArbiter_3 arbiter_4 (	// tilelink/src/xbar/TLCrossBar.scala:229:27
    .sink_ready             (slaveLinksRemapped_1_c_ready),	// tilelink/src/xbar/TLCrossBar.scala:239:15
    .sources_0_valid        (portsCOI_filtered_1_valid),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_opcode  (portsCOI_filtered_1_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_param   (portsCOI_filtered_1_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_size    (portsCOI_filtered_1_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_source  (portsCOI_filtered_1_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_address (portsCOI_filtered_1_bits_address),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_data    (portsCOI_filtered_1_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sources_0_bits_corrupt (portsCOI_filtered_1_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:238:80
    .sink_valid             (slaveLinksRemapped_1_c_valid),
    .sink_bits_opcode       (slaveLinksRemapped_1_c_bits_opcode),
    .sink_bits_param        (slaveLinksRemapped_1_c_bits_param),
    .sink_bits_size         (slaveLinksRemapped_1_c_bits_size),
    .sink_bits_source       (slaveLinksRemapped_1_c_bits_source),
    .sink_bits_address      (slaveLinksRemapped_1_c_bits_address),
    .sink_bits_data         (slaveLinksRemapped_1_c_bits_data),
    .sink_bits_corrupt      (slaveLinksRemapped_1_c_bits_corrupt),
    .sources_0_ready        (portsCOI_filtered_1_ready)
  );
  TLArbiter_5 arbiter_5 (	// tilelink/src/xbar/TLCrossBar.scala:244:27
    .clock                  (clock),
    .reset                  (reset),
    .sink_ready             (masterLinksRemapped_0_d_ready),	// tilelink/src/xbar/TLCrossBar.scala:254:15
    .sources_0_valid        (portsDIO_filtered_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_opcode  (portsDIO_filtered_0_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_param   (portsDIO_filtered_0_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_size    (portsDIO_filtered_0_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_source  (portsDIO_filtered_0_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_sink    (portsDIO_filtered_0_bits_sink),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_denied  (portsDIO_filtered_0_bits_denied),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_data    (portsDIO_filtered_0_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_0_bits_corrupt (portsDIO_filtered_0_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_valid        (portsDIO_filtered_1_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_opcode  (portsDIO_filtered_1_0_bits_opcode),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_param   (portsDIO_filtered_1_0_bits_param),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_size    (portsDIO_filtered_1_0_bits_size),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_source  (portsDIO_filtered_1_0_bits_source),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_sink    (portsDIO_filtered_1_0_bits_sink),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_denied  (portsDIO_filtered_1_0_bits_denied),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_data    (portsDIO_filtered_1_0_bits_data),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sources_1_bits_corrupt (portsDIO_filtered_1_0_bits_corrupt),	// tilelink/src/xbar/TLCrossBar.scala:253:80
    .sink_valid             (masterLinksRemapped_0_d_valid),
    .sink_bits_opcode       (masterLinksRemapped_0_d_bits_opcode),
    .sink_bits_param        (masterLinksRemapped_0_d_bits_param),
    .sink_bits_size         (masterLinksRemapped_0_d_bits_size),
    .sink_bits_source       (masterLinksRemapped_0_d_bits_source),
    .sink_bits_sink         (masterLinksRemapped_0_d_bits_sink),
    .sink_bits_denied       (masterLinksRemapped_0_d_bits_denied),
    .sink_bits_data         (masterLinksRemapped_0_d_bits_data),
    .sink_bits_corrupt      (masterLinksRemapped_0_d_bits_corrupt),
    .sources_0_ready        (portsDIO_filtered_0_ready),
    .sources_1_ready        (portsDIO_filtered_1_0_ready)
  );
  TLArbiter_6 arbiter_6 (	// tilelink/src/xbar/TLCrossBar.scala:259:27
    .sink_ready          (slaveLinksRemapped_0_e_ready),	// tilelink/src/xbar/TLCrossBar.scala:269:15
    .sources_0_valid     (portsEOI_filtered_0_valid),	// tilelink/src/xbar/TLCrossBar.scala:268:80
    .sources_0_bits_sink (portsEOI_filtered_0_bits_sink),	// tilelink/src/xbar/TLCrossBar.scala:268:80
    .sink_valid          (slaveLinksRemapped_0_e_valid),
    .sink_bits_sink      (slaveLinksRemapped_0_e_bits_sink),
    .sources_0_ready     (portsEOI_filtered_0_ready)
  );
  TLArbiter_6 arbiter_7 (	// tilelink/src/xbar/TLCrossBar.scala:259:27
    .sink_ready          (slaveLinksRemapped_1_e_ready),	// tilelink/src/xbar/TLCrossBar.scala:269:15
    .sources_0_valid     (portsEOI_filtered_1_valid),	// tilelink/src/xbar/TLCrossBar.scala:268:80
    .sources_0_bits_sink (portsEOI_filtered_1_bits_sink),	// tilelink/src/xbar/TLCrossBar.scala:268:80
    .sink_valid          (slaveLinksRemapped_1_e_valid),
    .sink_bits_sink      (slaveLinksRemapped_1_e_bits_sink),
    .sources_0_ready     (portsEOI_filtered_1_ready)
  );
  assign masterLinksIO_0_e_ready = masterLinksRemapped_0_e_ready;
  assign masterLinksIO_0_c_ready = masterLinksRemapped_0_c_ready;
  assign masterLinksIO_0_b_valid = masterLinksRemapped_0_b_valid;
  assign masterLinksIO_0_b_bits_opcode = masterLinksRemapped_0_b_bits_opcode;
  assign masterLinksIO_0_b_bits_param = masterLinksRemapped_0_b_bits_param;
  assign masterLinksIO_0_b_bits_size = masterLinksRemapped_0_b_bits_size;
  assign masterLinksIO_0_b_bits_source = 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28
  assign masterLinksIO_0_b_bits_address = masterLinksRemapped_0_b_bits_address;
  assign masterLinksIO_0_b_bits_mask = masterLinksRemapped_0_b_bits_mask;
  assign masterLinksIO_0_b_bits_data = masterLinksRemapped_0_b_bits_data;
  assign masterLinksIO_0_b_bits_corrupt = masterLinksRemapped_0_b_bits_corrupt;
  assign masterLinksIO_0_d_valid = masterLinksRemapped_0_d_valid;
  assign masterLinksIO_0_d_bits_opcode = masterLinksRemapped_0_d_bits_opcode;
  assign masterLinksIO_0_d_bits_param = masterLinksRemapped_0_d_bits_param;
  assign masterLinksIO_0_d_bits_size = masterLinksRemapped_0_d_bits_size;
  assign masterLinksIO_0_d_bits_source = 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28
  assign masterLinksIO_0_d_bits_sink = masterLinksRemapped_0_d_bits_sink;
  assign masterLinksIO_0_d_bits_denied = masterLinksRemapped_0_d_bits_denied;
  assign masterLinksIO_0_d_bits_data = masterLinksRemapped_0_d_bits_data;
  assign masterLinksIO_0_d_bits_corrupt = masterLinksRemapped_0_d_bits_corrupt;
  assign masterLinksIO_0_a_ready = masterLinksRemapped_0_a_ready;
  assign slaveLinksIO_0_e_valid = slaveLinksRemapped_0_e_valid;
  assign slaveLinksIO_0_e_bits_sink = 2'h0;	// tilelink/src/xbar/TLCrossBar.scala:62:28
  assign slaveLinksIO_0_c_valid = slaveLinksRemapped_0_c_valid;
  assign slaveLinksIO_0_c_bits_opcode = slaveLinksRemapped_0_c_bits_opcode;
  assign slaveLinksIO_0_c_bits_param = slaveLinksRemapped_0_c_bits_param;
  assign slaveLinksIO_0_c_bits_size = slaveLinksRemapped_0_c_bits_size;
  assign slaveLinksIO_0_c_bits_source = slaveLinksRemapped_0_c_bits_source;
  assign slaveLinksIO_0_c_bits_address = slaveLinksRemapped_0_c_bits_address;
  assign slaveLinksIO_0_c_bits_data = slaveLinksRemapped_0_c_bits_data;
  assign slaveLinksIO_0_c_bits_corrupt = slaveLinksRemapped_0_c_bits_corrupt;
  assign slaveLinksIO_0_b_ready = slaveLinksRemapped_0_b_ready;
  assign slaveLinksIO_0_d_ready = slaveLinksRemapped_0_d_ready;
  assign slaveLinksIO_0_a_valid = slaveLinksRemapped_0_a_valid;
  assign slaveLinksIO_0_a_bits_opcode = slaveLinksRemapped_0_a_bits_opcode;
  assign slaveLinksIO_0_a_bits_param = slaveLinksRemapped_0_a_bits_param;
  assign slaveLinksIO_0_a_bits_size = slaveLinksRemapped_0_a_bits_size;
  assign slaveLinksIO_0_a_bits_source = slaveLinksRemapped_0_a_bits_source;
  assign slaveLinksIO_0_a_bits_address = slaveLinksRemapped_0_a_bits_address;
  assign slaveLinksIO_0_a_bits_mask = slaveLinksRemapped_0_a_bits_mask;
  assign slaveLinksIO_0_a_bits_data = slaveLinksRemapped_0_a_bits_data;
  assign slaveLinksIO_0_a_bits_corrupt = slaveLinksRemapped_0_a_bits_corrupt;
  assign slaveLinksIO_1_e_valid = slaveLinksRemapped_1_e_valid;
  assign slaveLinksIO_1_e_bits_sink = slaveLinksRemapped_1_e_bits_sink;	// tilelink/src/xbar/TLCrossBar.scala:142:26
  assign slaveLinksIO_1_c_valid = slaveLinksRemapped_1_c_valid;
  assign slaveLinksIO_1_c_bits_opcode = slaveLinksRemapped_1_c_bits_opcode;
  assign slaveLinksIO_1_c_bits_param = slaveLinksRemapped_1_c_bits_param;
  assign slaveLinksIO_1_c_bits_size = slaveLinksRemapped_1_c_bits_size;
  assign slaveLinksIO_1_c_bits_source = slaveLinksRemapped_1_c_bits_source;
  assign slaveLinksIO_1_c_bits_address = slaveLinksRemapped_1_c_bits_address;
  assign slaveLinksIO_1_c_bits_data = slaveLinksRemapped_1_c_bits_data;
  assign slaveLinksIO_1_c_bits_corrupt = slaveLinksRemapped_1_c_bits_corrupt;
  assign slaveLinksIO_1_b_ready = slaveLinksRemapped_1_b_ready;
  assign slaveLinksIO_1_d_ready = slaveLinksRemapped_1_d_ready;
  assign slaveLinksIO_1_a_valid = slaveLinksRemapped_1_a_valid;
  assign slaveLinksIO_1_a_bits_opcode = slaveLinksRemapped_1_a_bits_opcode;
  assign slaveLinksIO_1_a_bits_param = slaveLinksRemapped_1_a_bits_param;
  assign slaveLinksIO_1_a_bits_size = slaveLinksRemapped_1_a_bits_size;
  assign slaveLinksIO_1_a_bits_source = slaveLinksRemapped_1_a_bits_source;
  assign slaveLinksIO_1_a_bits_address = slaveLinksRemapped_1_a_bits_address;
  assign slaveLinksIO_1_a_bits_mask = slaveLinksRemapped_1_a_bits_mask;
  assign slaveLinksIO_1_a_bits_data = slaveLinksRemapped_1_a_bits_data;
  assign slaveLinksIO_1_a_bits_corrupt = slaveLinksRemapped_1_a_bits_corrupt;
endmodule

