/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [12:0] _04_;
  reg [12:0] _05_;
  wire [29:0] _06_;
  reg [5:0] _07_;
  reg [14:0] _08_;
  wire [14:0] _09_;
  reg [12:0] _10_;
  wire [3:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [25:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_64z;
  wire [6:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_75z;
  wire celloutsig_0_77z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire [13:0] celloutsig_0_94z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_98z = celloutsig_0_94z[3] ? celloutsig_0_24z : celloutsig_0_64z[1];
  assign celloutsig_1_0z = in_data[101] ? in_data[119] : in_data[131];
  assign celloutsig_1_18z = celloutsig_1_12z ? celloutsig_1_2z : celloutsig_1_4z;
  assign celloutsig_0_58z = ~(celloutsig_0_52z | celloutsig_0_32z);
  assign celloutsig_0_43z = ~celloutsig_0_41z;
  assign celloutsig_0_10z = ~celloutsig_0_6z[0];
  assign celloutsig_0_71z = ~celloutsig_0_67z;
  assign celloutsig_0_80z = ~celloutsig_0_51z;
  assign celloutsig_0_91z = ~_01_;
  assign celloutsig_0_97z = ~celloutsig_0_22z[8];
  assign celloutsig_1_4z = ~celloutsig_1_1z[9];
  assign celloutsig_0_19z = ~_02_;
  assign celloutsig_0_2z = ~in_data[8];
  assign celloutsig_0_24z = ~celloutsig_0_22z[4];
  assign celloutsig_0_32z = ~celloutsig_0_31z[4];
  assign celloutsig_0_34z = ~celloutsig_0_15z;
  assign celloutsig_0_38z = celloutsig_0_27z | ~(celloutsig_0_5z);
  assign celloutsig_0_51z = celloutsig_0_6z[2] | ~(celloutsig_0_14z);
  assign celloutsig_0_57z = celloutsig_0_27z | ~(celloutsig_0_38z);
  assign celloutsig_0_0z = in_data[52] ^ in_data[7];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 13'h0000;
    else _05_ <= { celloutsig_0_6z[0], celloutsig_0_65z, _04_[4:0] };
  reg [29:0] _33_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 30'h00000000;
    else _33_ <= { celloutsig_0_3z, celloutsig_0_58z, celloutsig_0_22z, celloutsig_0_77z, celloutsig_0_75z, _05_ };
  assign { _06_[29:1], _01_ } = _33_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 6'h00;
    else _07_ <= { in_data[134:130], celloutsig_1_5z };
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 15'h0000;
    else _08_ <= { celloutsig_1_13z[8:1], _07_, celloutsig_1_11z };
  reg [14:0] _36_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _36_ <= 15'h0000;
    else _36_ <= { celloutsig_0_13z[7], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z };
  assign { _09_[14:1], _02_ } = _36_;
  reg [4:0] _37_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _37_ <= 5'h00;
    else _37_ <= { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z };
  assign _04_[4:0] = _37_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 13'h0000;
    else _10_ <= { celloutsig_0_18z[20:12], celloutsig_0_7z };
  reg [3:0] _39_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _39_ <= 4'h0;
    else _39_ <= celloutsig_0_6z;
  assign { _11_[3], _03_[6:5], _00_ } = _39_;
  assign celloutsig_0_35z = { _10_[8:5], celloutsig_0_26z, _11_[3], _03_[6:5], _00_, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_15z } === { celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_4z };
  assign celloutsig_0_42z = ! celloutsig_0_6z;
  assign celloutsig_0_52z = ! { celloutsig_0_45z, celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_47z, celloutsig_0_48z };
  assign celloutsig_0_26z = ! { celloutsig_0_8z[10:3], celloutsig_0_3z };
  assign celloutsig_0_27z = ! _04_[4:0];
  assign celloutsig_0_3z = ! { in_data[25:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_45z = { _09_[13:3], celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_43z } || { celloutsig_0_31z[6:1], celloutsig_0_8z, celloutsig_0_40z };
  assign celloutsig_0_82z = { celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_54z } || { celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_54z };
  assign celloutsig_1_5z = { in_data[172:160], celloutsig_1_3z[3:1] } || { in_data[164:160], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z[3:1], celloutsig_1_4z, celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[3:1] || in_data[110:108];
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z } || celloutsig_0_7z[3:1];
  assign celloutsig_0_14z = celloutsig_0_4z[7:3] || { celloutsig_0_4z[6:3], celloutsig_0_10z };
  assign celloutsig_0_5z = { in_data[43:37], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } < in_data[73:63];
  assign celloutsig_0_54z = { celloutsig_0_40z[2], celloutsig_0_16z } < celloutsig_0_18z[5:2];
  assign celloutsig_0_11z = in_data[5:2] < { celloutsig_0_1z[6:4], celloutsig_0_3z };
  assign celloutsig_0_23z = { _04_[3:2], _09_[14:1], _02_, celloutsig_0_1z } < { _10_[5:1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_41z = celloutsig_0_4z[6] & ~(celloutsig_0_29z);
  assign celloutsig_0_15z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_29z = celloutsig_0_24z & ~(celloutsig_0_13z[6]);
  assign celloutsig_0_47z = { _09_[4:1], _02_ } * { celloutsig_0_13z[8:6], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_6z = { celloutsig_0_1z[7:5], celloutsig_0_3z } * celloutsig_0_4z[5:2];
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_16z } * { celloutsig_0_1z[7], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_46z = celloutsig_0_22z[11:8] != { celloutsig_0_6z[2:1], celloutsig_0_43z, celloutsig_0_42z };
  assign celloutsig_0_56z = { celloutsig_0_31z[4], celloutsig_0_42z, celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_34z } != { celloutsig_0_41z, celloutsig_0_34z, _04_[4:0] };
  assign celloutsig_0_75z = { celloutsig_0_18z[20:12], celloutsig_0_33z } != { _04_[1:0], celloutsig_0_16z, celloutsig_0_54z, celloutsig_0_59z, celloutsig_0_5z, celloutsig_0_71z, celloutsig_0_27z };
  assign celloutsig_0_33z = { in_data[50:46], celloutsig_0_29z } != { celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_6z[0] };
  assign celloutsig_0_4z = ~ celloutsig_0_1z;
  assign celloutsig_0_13z = ~ celloutsig_0_8z[10:2];
  assign celloutsig_0_16z = ~ celloutsig_0_1z[4:2];
  assign celloutsig_0_31z = ~ { _10_[7:2], celloutsig_0_26z };
  assign celloutsig_0_28z = | celloutsig_0_13z[7:5];
  assign celloutsig_0_36z = ^ { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_0_48z = ^ { celloutsig_0_37z[5:1], celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_46z, celloutsig_0_47z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_33z };
  assign celloutsig_0_67z = ^ { celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_2z = ^ in_data[123:121];
  assign celloutsig_1_11z = ^ { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_64z = { celloutsig_0_52z, celloutsig_0_23z, celloutsig_0_6z[0] } <<< celloutsig_0_8z[12:10];
  assign celloutsig_1_1z = in_data[162:151] <<< { in_data[130:122], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[5:2], celloutsig_1_5z } <<< in_data[102:98];
  assign celloutsig_0_37z = { _04_[2:1], celloutsig_0_23z, celloutsig_0_16z } >>> { _04_[4:0], celloutsig_0_32z };
  assign celloutsig_0_40z = { _11_[3], _03_[6], celloutsig_0_34z } >>> { _09_[13:12], celloutsig_0_35z };
  assign celloutsig_0_7z = { celloutsig_0_1z[5:3], celloutsig_0_0z } >>> { celloutsig_0_6z[3:1], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z } >>> { celloutsig_0_6z[3:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_94z = { celloutsig_0_40z, celloutsig_0_80z, celloutsig_0_63z, celloutsig_0_19z, celloutsig_0_91z, celloutsig_0_91z, celloutsig_0_3z, celloutsig_0_45z, celloutsig_0_63z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_10z } >>> { celloutsig_0_82z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_54z, celloutsig_0_13z };
  assign celloutsig_1_13z = { in_data[127:125], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z[3:1], 1'h0 } >>> { celloutsig_1_3z[2:1], 1'h0, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_4z[7:3], celloutsig_0_4z } >>> { celloutsig_0_16z[0], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_0_65z = celloutsig_0_8z[12:6] ^ { celloutsig_0_4z[5:2], celloutsig_0_16z };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_11z } ^ _08_[5:3];
  assign celloutsig_0_1z = { in_data[48:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ in_data[76:69];
  assign celloutsig_0_59z = ~((celloutsig_0_26z & celloutsig_0_36z) | (celloutsig_0_29z & celloutsig_0_4z[7]));
  assign celloutsig_0_63z = ~((celloutsig_0_51z & celloutsig_0_3z) | (celloutsig_0_34z & celloutsig_0_57z));
  assign celloutsig_0_77z = ~((celloutsig_0_56z & celloutsig_0_9z) | (celloutsig_0_71z & celloutsig_0_10z));
  assign celloutsig_0_9z = ~((celloutsig_0_8z[5] & celloutsig_0_3z) | (in_data[62] & celloutsig_0_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[149] & in_data[184]));
  assign celloutsig_1_12z = ~((celloutsig_1_8z[1] & celloutsig_1_6z) | (celloutsig_1_10z & in_data[191]));
  assign celloutsig_1_3z[3:1] = in_data[116:114] ^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign out_data[104:102] = _08_[13:11] ^ celloutsig_1_16z;
  assign _03_[4:0] = { celloutsig_0_6z, celloutsig_0_9z };
  assign _04_[12:5] = { celloutsig_0_6z[0], celloutsig_0_65z };
  assign _06_[0] = _01_;
  assign _09_[0] = _02_;
  assign _11_[2:0] = { _03_[6:5], _00_ };
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, 6'h00, celloutsig_0_97z, celloutsig_0_98z };
endmodule
