Source Block: hdl/library/common/up_hdmi_rx.v@110:120@HdlIdDef
  output  [31:0]  up_rdata;
  output          up_rack;

  // internal registers

  reg             up_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_edge_sel = 'd0;
  reg             up_bgr = 'd0;
  reg             up_packed = 'd0;

Diff Content:
- 115   reg             up_preset = 'd0;
+ 115   reg             up_core_preset = 'd0;
+ 115   reg             up_resetn = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axis_dma_tx.v@100:110

  // internal registers

  reg             up_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_resetn = 'd0;
  reg     [31:0]  up_dma_frmcnt = 'd0;
  reg             up_dma_ovf = 'd0;
  reg             up_dma_unf = 'd0;
  reg             up_rack = 'd0;

Clone Blocks 2:
hdl/library/common/up_hdmi_rx.v@112:122

  // internal registers

  reg             up_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_edge_sel = 'd0;
  reg             up_bgr = 'd0;
  reg             up_packed = 'd0;
  reg             up_csc_bypass = 'd0;
  reg             up_dma_ovf = 'd0;

Clone Blocks 3:
hdl/library/common/up_delay_cntrl.v@94:104
  output  [31:0]                  up_rdata;
  output                          up_rack;

  // internal registers
  
  reg                             up_preset = 'd0;
  reg                             up_wack = 'd0;
  reg                             up_rack = 'd0;
  reg     [31:0]                  up_rdata = 'd0;
  reg                             up_dlocked_m1 = 'd0;
  reg                             up_dlocked = 'd0;

Clone Blocks 4:
hdl/library/common/up_axis_dma_tx.v@98:108
  output  [31:0]  up_rdata;
  output          up_rack;

  // internal registers

  reg             up_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_resetn = 'd0;
  reg     [31:0]  up_dma_frmcnt = 'd0;
  reg             up_dma_ovf = 'd0;

Clone Blocks 5:
hdl/library/common/up_hdmi_tx.v@132:142
  output  [31:0]  up_rdata;
  output          up_rack;

  // internal registers

  reg             up_core_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_resetn = 'd0;
  reg             up_full_range = 'd0;
  reg             up_csc_bypass = 'd0;

Clone Blocks 6:
hdl/library/common/up_axis_dma_rx.v@106:116
  output  [31:0]  up_rdata;
  output          up_rack;

  // internal registers

  reg             up_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_resetn = 'd0;
  reg             up_dma_stream = 'd0;
  reg             up_dma_start = 'd0;

Clone Blocks 7:
hdl/library/common/up_clkgen.v@99:109
  output          up_rack;


  // internal registers

  reg             up_mmcm_preset = 'd0;
  reg             up_wack = 'd0;
  reg     [31:0]  up_scratch = 'd0;
  reg             up_mmcm_resetn = 'd0;
  reg             up_resetn = 'd0;
  reg             up_drp_sel = 'd0;

