Generating HDL for page 15.70.06.1 F CH INPUT SWITCHING B BIT at 9/27/2020 5:15:54 PM
Note: DOT Function at 5E has input level(s) of C, and output level(s) of , Logic Function set to OR
NOTE: DOT Function at 5E is fed only by rotary switch(es) and/or resistors an/or -C inputs. Changing logic function to AND
Note: DOT Function at 2E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Gate at 1E to ignored block(s) or identical signal names
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of PS_ASSEMBLY_CH_B_BIT,PS_ASSEMBLY_TO_F_CH
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_C
	and inputs of OUT_4C_G
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_D
	and inputs of OUT_1E_C
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_A
	and inputs of OUT_DOT_5E,MS_FILE_TO_F_CH
	and logic function of NOR
Generating Statement for block at 1E with output pin(s) of OUT_1E_C, OUT_1E_C
	and inputs of OUT_DOT_2E
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_A
	and inputs of MC_F_CH_TAU_TO_CPU_B_BIT,MS_TAPE_TO_F_CH
	and logic function of NOR
Generating Statement for block at 5E with output pin(s) of OUT_DOT_5E
	and inputs of MC_F_CH_1301_TO_CPU_B_BIT,MC_F_CH_1405_TO_CPU_B_BIT
	and logic function of AND
Generating Statement for block at 2E with output pin(s) of OUT_DOT_2E
	and inputs of OUT_2C_C,OUT_2E_A,PS_F1_INPUT_B_BIT_STAR_SIF,PS_F1_INPUT_B_BIT_STAR_1414_STAR,PS_F1_INPUT_B_BIT_STAR_1412_19,OUT_2G_A
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_F1_INPUT_B_BIT
	from gate output OUT_1C_D
Generating output sheet edge signal assignment to 
	signal MS_F1_INPUT_B_BIT
	from gate output OUT_1E_C
