#!/usr/bin/env python3
"""
æµ‹è¯•æµ‹è¯•å°ç”Ÿæˆä¿®å¤æ•ˆæœ
"""

import asyncio
import sys
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from config.config import FrameworkConfig
from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgent

async def test_testbench_generation():
    """æµ‹è¯•æµ‹è¯•å°ç”ŸæˆåŠŸèƒ½"""
    print("ğŸ§ª æµ‹è¯•æµ‹è¯•å°ç”Ÿæˆä¿®å¤æ•ˆæœ")
    print("=" * 60)
    
    # åˆ›å»ºä»£ç†å®ä¾‹
    config = FrameworkConfig.from_env()
    agent = EnhancedRealVerilogAgent(config)
    
    # æµ‹è¯•ç”¨çš„Verilogä»£ç 
    test_verilog_code = """
module adder_16bit (
    input  [15:0] a,
    input  [15:0] b,
    input         cin,
    output [15:0] sum,
    output        cout,
    output        overflow
);

    // 16ä½è¡Œæ³¢è¿›ä½åŠ æ³•å™¨
    wire [16:0] carry;
    assign carry[0] = cin;
    
    genvar i;
    generate
        for (i = 0; i < 16; i = i + 1) begin : full_adder_stage
            assign sum[i] = a[i] ^ b[i] ^ carry[i];
            assign carry[i+1] = (a[i] & b[i]) | (carry[i] & (a[i] ^ b[i]));
        end
    endgenerate
    
    assign cout = carry[16];
    assign overflow = (a[15] == b[15]) && (a[15] != sum[15]);

endmodule
"""
    
    print("ğŸ“ ç”Ÿæˆæµ‹è¯•å°...")
    
    try:
        # è°ƒç”¨æµ‹è¯•å°ç”Ÿæˆå·¥å…·
        result = await agent._tool_generate_testbench(
            module_name="adder_16bit",
            verilog_code=test_verilog_code,
            test_scenarios=["basic functionality test", "carry propagation test"],
            clock_period=10.0,
            simulation_time=1000
        )
        
        if result.get("success", False):
            print("âœ… æµ‹è¯•å°ç”ŸæˆæˆåŠŸï¼")
            print(f"ğŸ“ æ–‡ä»¶è·¯å¾„: {result.get('file_path', 'N/A')}")
            print(f"ğŸ†” æ–‡ä»¶ID: {result.get('file_id', 'N/A')}")
            
            # æ˜¾ç¤ºç”Ÿæˆçš„ä»£ç å‰20è¡Œ
            testbench_code = result.get("testbench_code", "")
            print(f"\nğŸ“‹ ç”Ÿæˆçš„æµ‹è¯•å°ä»£ç å‰20è¡Œ:")
            print("-" * 40)
            lines = testbench_code.split('\n')[:20]
            for i, line in enumerate(lines, 1):
                print(f"{i:2d}: {line}")
            
            # æ£€æŸ¥æ˜¯å¦åŒ…å«Markdownæ ¼å¼
            markdown_indicators = ['##', '---', '###', '**', '```', '---', '===']
            markdown_count = sum(1 for indicator in markdown_indicators if indicator in testbench_code)
            
            print(f"\nğŸ” ä»£ç è´¨é‡æ£€æŸ¥:")
            print(f"   ä»£ç é•¿åº¦: {len(testbench_code)} å­—ç¬¦")
            print(f"   Markdownæ ‡è®°æ•°é‡: {markdown_count}")
            print(f"   æ˜¯å¦ä»¥`timescaleå¼€å¤´: {testbench_code.strip().startswith('`timescale')}")
            print(f"   æ˜¯å¦ä»¥endmoduleç»“å°¾: {testbench_code.strip().endswith('endmodule')}")
            
            if markdown_count == 0 and testbench_code.strip().startswith('`timescale'):
                print("âœ… ä»£ç æ ¼å¼æ­£ç¡® - æ²¡æœ‰Markdownæ ¼å¼ï¼Œæ˜¯çº¯Verilogä»£ç ")
            else:
                print("âš ï¸ ä»£ç æ ¼å¼æœ‰é—®é¢˜ - å¯èƒ½åŒ…å«Markdownæ ¼å¼æˆ–æ ¼å¼ä¸æ­£ç¡®")
                
        else:
            print(f"âŒ æµ‹è¯•å°ç”Ÿæˆå¤±è´¥: {result.get('error', 'Unknown error')}")
            
    except Exception as e:
        print(f"âŒ æµ‹è¯•å¼‚å¸¸: {str(e)}")
    
    print("\n" + "=" * 60)
    print("âœ… æµ‹è¯•å®Œæˆï¼")

if __name__ == "__main__":
    asyncio.run(test_testbench_generation()) 