Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'AlU_EXPERIMENT_32'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx75t-ff484-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power high -o AlU_EXPERIMENT_32_map.ncd AlU_EXPERIMENT_32.ngd
AlU_EXPERIMENT_32.pcf 
Target Device  : xc6vlx75t
Target Package : ff484
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Wed Dec 13 15:43:52 2017

Mapping design into LUTs...
Running Slice local clock gating optimizations...


Number of Slice registers gated: 605
Number of BRAM Ports gated: 0
Number of Flops added for Enable Generation: 0

(see AlU_EXPERIMENT_32_map.psr for the full list of gated registers)

Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:390075c) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:390075c) REAL time: 33 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:34e2394) REAL time: 33 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:34e2394) REAL time: 33 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
....
Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:2e329758) REAL time: 38 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:2e329758) REAL time: 38 secs 

....
....................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 18
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "BUFGCE_inst_OR" LOC = "BUFGCTRL_X0Y23" ;
INST "clk_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "BUFGCE_inst_add_sub" LOC = "BUFGCTRL_X0Y24" ;
INST "BUFGCE_inst_AND" LOC = "BUFGCTRL_X0Y7" ;
INST "BUFGCE_inst_SLA" LOC = "BUFGCTRL_X0Y25" ;
INST "BUFGCE_inst_NOR" LOC = "BUFGCTRL_X0Y6" ;
INST "BUFGCE_inst_NOT" LOC = "BUFGCTRL_X0Y26" ;
INST "BUFGCE_inst_SLL" LOC = "BUFGCTRL_X0Y5" ;
INST "BUFGCE_inst_SRA" LOC = "BUFGCTRL_X0Y27" ;
INST "BUFGCE_inst_ROL" LOC = "BUFGCTRL_X0Y4" ;
INST "BUFGCE_inst_ROR" LOC = "BUFGCTRL_X0Y28" ;
INST "BUFGCE_inst_SRL" LOC = "BUFGCTRL_X0Y3" ;
INST "BUFGCE_inst_XOR" LOC = "BUFGCTRL_X0Y29" ;
INST "BUFGCE_inst_FMULT" LOC = "BUFGCTRL_X0Y2" ;
INST "BUFGCE_inst_FADD" LOC = "BUFGCTRL_X0Y30" ;
INST "BUFGCE_inst_FDIV" LOC = "BUFGCTRL_X0Y1" ;
INST "BUFGCE_inst_MULT" LOC = "BUFGCTRL_X0Y31" ;
INST "BUFGCE_inst_XNOR" LOC = "BUFGCTRL_X0Y0" ;
INST "clk" LOC = "D12" ;

# clock_buf2 driven by BUFGCTRL_X0Y23
NET "clock_buf2" TNM_NET = "TN_clock_buf2" ;
TIMEGRP "TN_clock_buf2" AREA_GROUP = "CLKAG_clock_buf2" ;
AREA_GROUP "CLKAG_clock_buf2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clk_IBUFG_BUFG driven by BUFGCTRL_X0Y8
NET "clk_IBUFG_BUFG" TNM_NET = "TN_clk_IBUFG_BUFG" ;
TIMEGRP "TN_clk_IBUFG_BUFG" AREA_GROUP = "CLKAG_clk_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_clk_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf0 driven by BUFGCTRL_X0Y24
NET "clock_buf0" TNM_NET = "TN_clock_buf0" ;
TIMEGRP "TN_clock_buf0" AREA_GROUP = "CLKAG_clock_buf0" ;
AREA_GROUP "CLKAG_clock_buf0" RANGE =   CLOCKREGION_X0Y0 ;

# clock_buf16 driven by BUFGCTRL_X0Y7
NET "clock_buf16" TNM_NET = "TN_clock_buf16" ;
TIMEGRP "TN_clock_buf16" AREA_GROUP = "CLKAG_clock_buf16" ;
AREA_GROUP "CLKAG_clock_buf16" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf9 driven by BUFGCTRL_X0Y25
NET "clock_buf9" TNM_NET = "TN_clock_buf9" ;
TIMEGRP "TN_clock_buf9" AREA_GROUP = "CLKAG_clock_buf9" ;
AREA_GROUP "CLKAG_clock_buf9" RANGE =   CLOCKREGION_X1Y1 ;

# clock_buf3 driven by BUFGCTRL_X0Y6
NET "clock_buf3" TNM_NET = "TN_clock_buf3" ;
TIMEGRP "TN_clock_buf3" AREA_GROUP = "CLKAG_clock_buf3" ;
AREA_GROUP "CLKAG_clock_buf3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf6 driven by BUFGCTRL_X0Y26
NET "clock_buf6" TNM_NET = "TN_clock_buf6" ;
TIMEGRP "TN_clock_buf6" AREA_GROUP = "CLKAG_clock_buf6" ;
AREA_GROUP "CLKAG_clock_buf6" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1 ;

# clock_buf7 driven by BUFGCTRL_X0Y5
NET "clock_buf7" TNM_NET = "TN_clock_buf7" ;
TIMEGRP "TN_clock_buf7" AREA_GROUP = "CLKAG_clock_buf7" ;
AREA_GROUP "CLKAG_clock_buf7" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# clock_buf10 driven by BUFGCTRL_X0Y27
NET "clock_buf10" TNM_NET = "TN_clock_buf10" ;
TIMEGRP "TN_clock_buf10" AREA_GROUP = "CLKAG_clock_buf10" ;
AREA_GROUP "CLKAG_clock_buf10" RANGE =   CLOCKREGION_X0Y1 ;

# clock_buf12 driven by BUFGCTRL_X0Y4
NET "clock_buf12" TNM_NET = "TN_clock_buf12" ;
TIMEGRP "TN_clock_buf12" AREA_GROUP = "CLKAG_clock_buf12" ;
AREA_GROUP "CLKAG_clock_buf12" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf11 driven by BUFGCTRL_X0Y28
NET "clock_buf11" TNM_NET = "TN_clock_buf11" ;
TIMEGRP "TN_clock_buf11" AREA_GROUP = "CLKAG_clock_buf11" ;
AREA_GROUP "CLKAG_clock_buf11" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf8 driven by BUFGCTRL_X0Y3
NET "clock_buf8" TNM_NET = "TN_clock_buf8" ;
TIMEGRP "TN_clock_buf8" AREA_GROUP = "CLKAG_clock_buf8" ;
AREA_GROUP "CLKAG_clock_buf8" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2 ;

# clock_buf4 driven by BUFGCTRL_X0Y29
NET "clock_buf4" TNM_NET = "TN_clock_buf4" ;
TIMEGRP "TN_clock_buf4" AREA_GROUP = "CLKAG_clock_buf4" ;
AREA_GROUP "CLKAG_clock_buf4" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf15 driven by BUFGCTRL_X0Y2
NET "clock_buf15" TNM_NET = "TN_clock_buf15" ;
TIMEGRP "TN_clock_buf15" AREA_GROUP = "CLKAG_clock_buf15" ;
AREA_GROUP "CLKAG_clock_buf15" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf13 driven by BUFGCTRL_X0Y30
NET "clock_buf13" TNM_NET = "TN_clock_buf13" ;
TIMEGRP "TN_clock_buf13" AREA_GROUP = "CLKAG_clock_buf13" ;
AREA_GROUP "CLKAG_clock_buf13" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2 ;

# clock_buf17 driven by BUFGCTRL_X0Y1
NET "clock_buf17" TNM_NET = "TN_clock_buf17" ;
TIMEGRP "TN_clock_buf17" AREA_GROUP = "CLKAG_clock_buf17" ;
AREA_GROUP "CLKAG_clock_buf17" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf1 driven by BUFGCTRL_X0Y31
NET "clock_buf1" TNM_NET = "TN_clock_buf1" ;
TIMEGRP "TN_clock_buf1" AREA_GROUP = "CLKAG_clock_buf1" ;
AREA_GROUP "CLKAG_clock_buf1" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clock_buf5 driven by BUFGCTRL_X0Y0
NET "clock_buf5" TNM_NET = "TN_clock_buf5" ;
TIMEGRP "TN_clock_buf5" AREA_GROUP = "CLKAG_clock_buf5" ;
AREA_GROUP "CLKAG_clock_buf5" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 18

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |     16 |      0 |      0 |      2 |   5440 |  14080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |clk_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |clock_buf0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |clock_buf11
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |clock_buf12
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |clock_buf15
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |clock_buf16
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clock_buf2
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |clock_buf3
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |clock_buf4
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clock_buf6
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |clock_buf7
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |clock_buf8
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    196 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      2 |      0 |      1 |   5760 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    257 |clock_buf13
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |clock_buf15
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    265 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |     16 |      0 |      0 |      2 |   5440 |  14080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |clk_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clock_buf10
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |clock_buf11
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |clock_buf12
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |     95 |clock_buf15
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |clock_buf16
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |clock_buf2
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |clock_buf3
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |clock_buf4
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |clock_buf6
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |clock_buf7
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |clock_buf8
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    396 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      0 |      1 |      1 |   5600 |  15040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |clock_buf11
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clock_buf12
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |    554 |clock_buf15
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clock_buf16
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clock_buf2
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clock_buf7
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |clock_buf9
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |    568 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |   5440 |  17920 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      2 |      0 |      1 |   5760 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:2e329758) REAL time: 1 mins 1 secs 

Phase 8.3  Local Placement Optimization
....
Phase 8.3  Local Placement Optimization (Checksum:dd3c25aa) REAL time: 1 mins 2 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:dd3c25aa) REAL time: 1 mins 2 secs 

Phase 10.8  Global Placement
.................................................................
.................................................................................................................................................................................................
.........................................................................................................................................................................................
..........................................
Phase 10.8  Global Placement (Checksum:ac3e8b87) REAL time: 1 mins 14 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ac3e8b87) REAL time: 1 mins 14 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:6d2d8acc) REAL time: 2 mins 43 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:6d2d8acc) REAL time: 2 mins 43 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:b1e53ce5) REAL time: 2 mins 43 secs 

Total REAL time to Placer completion: 2 mins 44 secs 
Total CPU  time to Placer completion: 2 mins 45 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net alu_operation_ready is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net Inst_demux_32_to_1/_n0075 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net PM_AND/PM_ADD_SUB_READY_SIGNAL/rst_clk_MUX_2734_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net PM_add_sub/PM_ADD_SUB_READY_SIGNAL/rst_clk_MUX_7_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                 3,247 out of  93,120    3%
    Number used as Flip Flops:               2,887
    Number used as Latches:                    357
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,834 out of  46,560    8%
    Number used as logic:                    3,589 out of  46,560    7%
      Number using O6 output only:           2,280
      Number using O5 output only:              83
      Number using O5 and O6:                1,226
      Number used as ROM:                        0
    Number used as Memory:                     120 out of  16,720    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           120
        Number using O6 output only:           120
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    125
      Number with same-slice register load:    107
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,481 out of  11,640   12%
  Number of LUT Flip Flop pairs used:        4,561
    Number with an unused Flip Flop:         1,646 out of   4,561   36%
    Number with an unused LUT:                 727 out of   4,561   15%
    Number of fully used LUT-FF pairs:       2,188 out of   4,561   47%
    Number of unique control sets:              92
    Number of slice register sites lost
      to control set restrictions:             364 out of  93,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       140 out of     240   58%
    IOB Latches:                                64

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     156    1%
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     312    0%
  Number of BUFG/BUFGCTRLs:                     18 out of      32   56%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                   17
  Number of ILOGICE1/ISERDESE1s:                 0 out of     360    0%
  Number of OLOGICE1/OSERDESE1s:                64 out of     360   17%
    Number used as OLOGICE1s:                   64
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFIODQSs:                           0 out of      36    0%
  Number of BUFRs:                               0 out of      18    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     288    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of       8    0%
  Number of IBUFDS_GTXE1s:                       0 out of       6    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       9    0%
  Number of IODELAYE1s:                          0 out of     360    0%
  Number of MMCM_ADVs:                           0 out of       6    0%
  Number of PCIE_2_0s:                           0 out of       1    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                2.93

Peak Memory Usage:  984 MB
Total REAL time to MAP completion:  2 mins 47 secs 
Total CPU time to MAP completion (all processors):   2 mins 48 secs 

Mapping completed.
See MAP report file "AlU_EXPERIMENT_32_map.mrp" for details.
