# Verilog_Case_Explainer
Explains the case statment in Verilog
