// Seed: 88815966
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  always @(posedge id_5) begin
    id_2 = id_3;
  end
endmodule
