{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746953900325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746953900331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 16:58:20 2025 " "Processing started: Sun May 11 16:58:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746953900331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953900331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953900331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746953900644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746953900644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_memory_system_2023_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file analog_memory_system_2023_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Analog_Memory_System_2023_DE0 " "Found entity 1: Analog_Memory_System_2023_DE0" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_port.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_port.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "osda Analog_Memory_System_2023_DE0.v(130) " "Verilog HDL Implicit Net warning at Analog_Memory_System_2023_DE0.v(130): created implicit net for \"osda\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953906575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Analog_Memory_System_2023_DE0 " "Elaborating entity \"Analog_Memory_System_2023_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COMMAND Analog_Memory_System_2023_DE0.v(85) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(85): object \"COMMAND\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Symbol_SUB Analog_Memory_System_2023_DE0.v(94) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(94): object \"Symbol_SUB\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNT_PORT Analog_Memory_System_2023_DE0.v(114) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(114): object \"COUNT_PORT\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COMPUTE Analog_Memory_System_2023_DE0.v(115) " "Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(115): object \"COMPUTE\" assigned a value but never read" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIRST_COUNT Analog_Memory_System_2023_DE0.v(211) " "Verilog HDL Always Construct warning at Analog_Memory_System_2023_DE0.v(211): inferring latch(es) for variable \"FIRST_COUNT\", which holds its previous value in one or more paths through the always construct" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 "|Analog_Memory_System_2023_DE0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CHECK_BYTE Analog_Memory_System_2023_DE0.v(211) " "Verilog HDL Always Construct warning at Analog_Memory_System_2023_DE0.v(211): inferring latch(es) for variable \"CHECK_BYTE\", which holds its previous value in one or more paths through the always construct" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746953906606 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[1\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[1\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[2\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[2\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[3\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[3\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[4\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[4\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[5\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[5\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[6\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[6\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CHECK_BYTE\[7\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"CHECK_BYTE\[7\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[0\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[0\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[1\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[1\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[2\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[2\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[3\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[3\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[4\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[4\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906623 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[5\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[5\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[6\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[6\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[7\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[7\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[8\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[8\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[9\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[9\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[10\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[10\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[11\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[11\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[12\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[12\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[13\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[13\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[14\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[14\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[15\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[15\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[16\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[16\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[17\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[17\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[18\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[18\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[19\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[19\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[20\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[20\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[21\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[21\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[22\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[22\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[23\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[23\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[24\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[24\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[25\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[25\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[26\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[26\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[27\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[27\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[28\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[28\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[29\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[29\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[30\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[30\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST_COUNT\[31\] Analog_Memory_System_2023_DE0.v(211) " "Inferred latch for \"FIRST_COUNT\[31\]\" at Analog_Memory_System_2023_DE0.v(211)" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953906626 "|Analog_Memory_System_2023_DE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL_0002:PLL_TEST " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL_0002:PLL_TEST\"" {  } { { "Analog_Memory_System_2023_DE0.v" "PLL_TEST" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953906662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_0002:PLL_TEST\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\"" {  } { { "PLL_0002.v" "altera_pll_i" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953906687 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746953906687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_0002:PLL_TEST\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\"" {  } { { "PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953906687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_0002:PLL_TEST\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.171875 MHz " "Parameter \"output_clock_frequency0\" = \"1.171875 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746953906687 ""}  } { { "PLL_0002.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746953906687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:i2c " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:i2c\"" {  } { { "Analog_Memory_System_2023_DE0.v" "i2c" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953906687 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_port.v(338) " "Verilog HDL Case Statement information at i2c_port.v(338): all case item expressions in this case statement are onehot" {  } { { "i2c_port.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v" 338 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746953906702 "|Analog_Memory_System_2023_DE0|i2c_slave:i2c"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_bk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_bk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_bk51 " "Found entity 1: sld_ela_trigger_flow_sel_bk51" {  } { { "db/sld_ela_trigger_flow_sel_bk51.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_ela_trigger_flow_sel_bk51.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953907763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953907763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953907829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953907829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1c84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1c84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1c84 " "Found entity 1: altsyncram_1c84" {  } { { "db/altsyncram_1c84.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/altsyncram_1c84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9i " "Found entity 1: cntr_g9i" {  } { { "db/cntr_g9i.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_g9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953908529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953908529 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953908872 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746953908958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.11.16:58:31 Progress: Loading sld6e613561/alt_sld_fab_wrapper_hw.tcl " "2025.05.11.16:58:31 Progress: Loading sld6e613561/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953911263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953913651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953913793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953917188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953917271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953917347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953917462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953917462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953917462 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746953918159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6e613561/alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953918318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953918393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953918393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953918444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918519 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953918519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746953918569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953918569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746953919925 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[0\]~reg0 WL_CTRL\[0\]~reg0_emulated WL_CTRL\[0\]~1 " "Register \"WL_CTRL\[0\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[0\]~reg0_emulated\" and latch \"WL_CTRL\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|WL_CTRL[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[1\]~reg0 WL_CTRL\[1\]~reg0_emulated WL_CTRL\[1\]~5 " "Register \"WL_CTRL\[1\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[1\]~reg0_emulated\" and latch \"WL_CTRL\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|WL_CTRL[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[2\]~reg0 WL_CTRL\[2\]~reg0_emulated WL_CTRL\[2\]~9 " "Register \"WL_CTRL\[2\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[2\]~reg0_emulated\" and latch \"WL_CTRL\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|WL_CTRL[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WL_CTRL\[3\]~reg0 WL_CTRL\[3\]~reg0_emulated WL_CTRL\[3\]~13 " "Register \"WL_CTRL\[3\]~reg0\" is converted into an equivalent circuit using register \"WL_CTRL\[3\]~reg0_emulated\" and latch \"WL_CTRL\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|WL_CTRL[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BL_CTRL\[0\]~reg0 BL_CTRL\[0\]~reg0_emulated BL_CTRL\[0\]~1 " "Register \"BL_CTRL\[0\]~reg0\" is converted into an equivalent circuit using register \"BL_CTRL\[0\]~reg0_emulated\" and latch \"BL_CTRL\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|BL_CTRL[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BL_CTRL\[1\]~reg0 BL_CTRL\[1\]~reg0_emulated BL_CTRL\[1\]~5 " "Register \"BL_CTRL\[1\]~reg0\" is converted into an equivalent circuit using register \"BL_CTRL\[1\]~reg0_emulated\" and latch \"BL_CTRL\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|BL_CTRL[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BL_CTRL\[2\]~reg0 BL_CTRL\[2\]~reg0_emulated BL_CTRL\[2\]~9 " "Register \"BL_CTRL\[2\]~reg0\" is converted into an equivalent circuit using register \"BL_CTRL\[2\]~reg0_emulated\" and latch \"BL_CTRL\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|BL_CTRL[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[0\]~reg0 COL_EN\[0\]~reg0_emulated COL_EN\[0\]~1 " "Register \"COL_EN\[0\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[0\]~reg0_emulated\" and latch \"COL_EN\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[1\]~reg0 COL_EN\[1\]~reg0_emulated COL_EN\[1\]~5 " "Register \"COL_EN\[1\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[1\]~reg0_emulated\" and latch \"COL_EN\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[2\]~reg0 COL_EN\[2\]~reg0_emulated COL_EN\[2\]~9 " "Register \"COL_EN\[2\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[2\]~reg0_emulated\" and latch \"COL_EN\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN\[3\]~reg0 COL_EN\[3\]~reg0_emulated COL_EN\[3\]~13 " "Register \"COL_EN\[3\]~reg0\" is converted into an equivalent circuit using register \"COL_EN\[3\]~reg0_emulated\" and latch \"COL_EN\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[0\]~reg0 ROW_EN\[0\]~reg0_emulated ROW_EN\[0\]~1 " "Register \"ROW_EN\[0\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[0\]~reg0_emulated\" and latch \"ROW_EN\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[1\]~reg0 ROW_EN\[1\]~reg0_emulated ROW_EN\[1\]~5 " "Register \"ROW_EN\[1\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[1\]~reg0_emulated\" and latch \"ROW_EN\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[2\]~reg0 ROW_EN\[2\]~reg0_emulated ROW_EN\[2\]~9 " "Register \"ROW_EN\[2\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[2\]~reg0_emulated\" and latch \"ROW_EN\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN\[3\]~reg0 ROW_EN\[3\]~reg0_emulated ROW_EN\[3\]~13 " "Register \"ROW_EN\[3\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN\[3\]~reg0_emulated\" and latch \"ROW_EN\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[0\]~reg0 COL_EN_SUB\[0\]~reg0_emulated COL_EN_SUB\[0\]~1 " "Register \"COL_EN_SUB\[0\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[0\]~reg0_emulated\" and latch \"COL_EN_SUB\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[1\]~reg0 COL_EN_SUB\[1\]~reg0_emulated COL_EN_SUB\[1\]~5 " "Register \"COL_EN_SUB\[1\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[1\]~reg0_emulated\" and latch \"COL_EN_SUB\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[2\]~reg0 COL_EN_SUB\[2\]~reg0_emulated COL_EN_SUB\[2\]~9 " "Register \"COL_EN_SUB\[2\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[2\]~reg0_emulated\" and latch \"COL_EN_SUB\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COL_EN_SUB\[3\]~reg0 COL_EN_SUB\[3\]~reg0_emulated COL_EN_SUB\[3\]~13 " "Register \"COL_EN_SUB\[3\]~reg0\" is converted into an equivalent circuit using register \"COL_EN_SUB\[3\]~reg0_emulated\" and latch \"COL_EN_SUB\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|COL_EN_SUB[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[0\]~reg0 ROW_EN_SUB\[0\]~reg0_emulated ROW_EN_SUB\[0\]~1 " "Register \"ROW_EN_SUB\[0\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[0\]~reg0_emulated\" and latch \"ROW_EN_SUB\[0\]~1\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[1\]~reg0 ROW_EN_SUB\[1\]~reg0_emulated ROW_EN_SUB\[1\]~5 " "Register \"ROW_EN_SUB\[1\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[1\]~reg0_emulated\" and latch \"ROW_EN_SUB\[1\]~5\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[2\]~reg0 ROW_EN_SUB\[2\]~reg0_emulated ROW_EN_SUB\[2\]~9 " "Register \"ROW_EN_SUB\[2\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[2\]~reg0_emulated\" and latch \"ROW_EN_SUB\[2\]~9\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ROW_EN_SUB\[3\]~reg0 ROW_EN_SUB\[3\]~reg0_emulated ROW_EN_SUB\[3\]~13 " "Register \"ROW_EN_SUB\[3\]~reg0\" is converted into an equivalent circuit using register \"ROW_EN_SUB\[3\]~reg0_emulated\" and latch \"ROW_EN_SUB\[3\]~13\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746953919969 "|Analog_Memory_System_2023_DE0|ROW_EN_SUB[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1746953919969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WL_BUS_CHS\[1\] GND " "Pin \"WL_BUS_CHS\[1\]\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|WL_BUS_CHS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WL_BUS_CHS_SUB\[1\] GND " "Pin \"WL_BUS_CHS_SUB\[1\]\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|WL_BUS_CHS_SUB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sense_Ctrl VCC " "Pin \"Sense_Ctrl\" is stuck at VCC" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|Sense_Ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONN VCC " "Pin \"CONN\" is stuck at VCC" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|CONN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAP_CTRL GND " "Pin \"CAP_CTRL\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|CAP_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "GEN_CTRL GND " "Pin \"GEN_CTRL\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|GEN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONN_SUB GND " "Pin \"CONN_SUB\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|CONN_SUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WHIGH_CTRL_SUB GND " "Pin \"WHIGH_CTRL_SUB\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|WHIGH_CTRL_SUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_MODE\[1\] GND " "Pin \"HEX_MODE\[1\]\" is stuck at GND" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746953920365 "|Analog_Memory_System_2023_DE0|HEX_MODE[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746953920365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953920431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746953921015 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746953921034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746953921034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746953921034 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1746953921034 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 189 203 0 0 14 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 189 of its 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1746953921978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746953922002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746953922002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[0\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[0\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746953922159 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[1\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[1\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746953922159 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[2\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[2\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746953922159 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT_PORT_SIDE\[3\] " "No output dependent on input pin \"COUNT_PORT_SIDE\[3\]\"" {  } { { "Analog_Memory_System_2023_DE0.v" "" { Text "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746953922159 "|Analog_Memory_System_2023_DE0|COUNT_PORT_SIDE[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746953922159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2333 " "Implemented 2333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746953922159 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746953922159 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746953922159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2153 " "Implemented 2153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746953922159 ""} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Implemented 85 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746953922159 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746953922159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746953922159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746953922193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 16:58:42 2025 " "Processing ended: Sun May 11 16:58:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746953922193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746953922193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746953922193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746953922193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1746953923191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746953923191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 16:58:42 2025 " "Processing started: Sun May 11 16:58:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746953923191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1746953923191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1746953923191 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1746953923250 ""}
{ "Info" "0" "" "Project  = Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Project  = Analog_Memory_System_2023_DE0" 0 0 "Fitter" 0 0 1746953923250 ""}
{ "Info" "0" "" "Revision = Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Revision = Analog_Memory_System_2023_DE0" 0 0 "Fitter" 0 0 1746953923250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1746953923377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1746953923377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Analog_Memory_System_2023_DE0 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Analog_Memory_System_2023_DE0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1746953923397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746953923427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746953923427 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1746953923488 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1746953923655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1746953923807 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1746953923838 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 89 " "No exact pin location assignment(s) for 7 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1746953923963 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1746953926305 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 157 global CLKCTRL_G13 " "PLL_0002:PLL_TEST\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 157 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1746953926424 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1746953926424 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_IN~inputCLKENA0 846 global CLKCTRL_G14 " "CLK_IN~inputCLKENA0 with 846 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1746953926424 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RST~inputCLKENA0 232 global CLKCTRL_G7 " "RST~inputCLKENA0 with 232 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1746953926424 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1746953926424 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1746953926424 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver RST~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver RST~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad RST PIN_V13 " "Refclk input I/O pad RST is placed onto PIN_V13" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1746953926424 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1746953926424 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1746953926424 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746953926424 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1746953927176 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746953927176 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746953927176 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746953927176 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746953927176 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1746953927176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Analog_Memory_System_2023_DE0.sdc " "Synopsys Design Constraints File file not found: 'Analog_Memory_System_2023_DE0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1746953927182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DEBUG_OUT~reg0 CLK_IN " "Register DEBUG_OUT~reg0 is being clocked by CLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746953927186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1746953927186 "|Analog_Memory_System_2023_DE0|CLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WL_CTRL\[1\]~5 RST " "Latch WL_CTRL\[1\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746953927186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1746953927186 "|Analog_Memory_System_2023_DE0|RST"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1746953927199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1746953927199 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1746953927200 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1746953927200 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1746953927200 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746953927200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746953927200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746953927200 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1746953927200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1746953927239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746953927241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746953927245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1746953927249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1746953927249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1746953927251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1746953927373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1746953927373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1746953927373 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST_PORT " "Node \"TEST_PORT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_PORT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1746953927462 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1746953927462 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746953927464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1746953928840 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1746953929157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:46 " "Fitter placement preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746953975329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1746954038412 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1746954041096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746954041096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1746954042299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1746954044293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1746954044293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1746954045040 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1746954045040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746954045040 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.93 " "Total time spent on timing analysis during the Fitter is 1.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1746954047354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746954047370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746954047893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746954047893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746954048401 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746954052972 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1746954053168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/output_files/Analog_Memory_System_2023_DE0.fit.smsg " "Generated suppressed messages file D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/output_files/Analog_Memory_System_2023_DE0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1746954053321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7427 " "Peak virtual memory: 7427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746954054192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 17:00:54 2025 " "Processing ended: Sun May 11 17:00:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746954054192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746954054192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:13 " "Total CPU time (on all processors): 00:15:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746954054192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1746954054192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1746954055179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746954055186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 17:00:55 2025 " "Processing started: Sun May 11 17:00:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746954055186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1746954055186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1746954055186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1746954055793 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1746954058188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746954058405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 17:00:58 2025 " "Processing ended: Sun May 11 17:00:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746954058405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746954058405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746954058405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1746954058405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1746954059018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1746954059400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746954059400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 17:00:59 2025 " "Processing started: Sun May 11 17:00:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746954059400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1746954059400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0 " "Command: quartus_sta Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1746954059400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1746954059461 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746954059882 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746954059882 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746954059882 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1746954059882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1746954059968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1746954059968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954060009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954060009 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1746954060277 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746954060331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746954060331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746954060331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746954060331 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1746954060331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Analog_Memory_System_2023_DE0.sdc " "Synopsys Design Constraints File file not found: 'Analog_Memory_System_2023_DE0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1746954060331 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DEBUG_OUT~reg0 CLK_IN " "Register DEBUG_OUT~reg0 is being clocked by CLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954060331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954060331 "|Analog_Memory_System_2023_DE0|CLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WL_CTRL\[1\]~5 RST " "Latch WL_CTRL\[1\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954060331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954060331 "|Analog_Memory_System_2023_DE0|RST"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1746954060347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954061184 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1746954061184 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954061184 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1746954061184 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746954061208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.153 " "Worst-case setup slack is 9.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.153               0.000 altera_reserved_tck  " "    9.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954061228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 altera_reserved_tck  " "    0.206               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954061232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.694 " "Worst-case recovery slack is 27.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.694               0.000 altera_reserved_tck  " "   27.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954061237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.900 " "Worst-case removal slack is 0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 altera_reserved_tck  " "    0.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954061240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.137 " "Worst-case minimum pulse width slack is 15.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.137               0.000 altera_reserved_tck  " "   15.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954061240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954061240 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954061257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954061257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 259 Registers " "Shortest Synchronizer Chain: 259 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954061257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954061257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8100.909 ns " "Worst Case Available Settling Time: 8100.909 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954061257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954061257 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954061257 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746954061257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746954061284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746954062415 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DEBUG_OUT~reg0 CLK_IN " "Register DEBUG_OUT~reg0 is being clocked by CLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954062541 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954062541 "|Analog_Memory_System_2023_DE0|CLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WL_CTRL\[1\]~5 RST " "Latch WL_CTRL\[1\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954062541 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954062541 "|Analog_Memory_System_2023_DE0|RST"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954063422 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1746954063422 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954063422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.363 " "Worst-case setup slack is 9.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.363               0.000 altera_reserved_tck  " "    9.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954063438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.202 " "Worst-case hold slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 altera_reserved_tck  " "    0.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954063443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.926 " "Worst-case recovery slack is 27.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.926               0.000 altera_reserved_tck  " "   27.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954063448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.875 " "Worst-case removal slack is 0.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 altera_reserved_tck  " "    0.875               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954063452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.116 " "Worst-case minimum pulse width slack is 15.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.116               0.000 altera_reserved_tck  " "   15.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954063452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954063452 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954063460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954063460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 259 Registers " "Shortest Synchronizer Chain: 259 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954063460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954063460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8099.258 ns " "Worst Case Available Settling Time: 8099.258 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954063460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954063460 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954063460 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746954063460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746954063587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746954064587 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DEBUG_OUT~reg0 CLK_IN " "Register DEBUG_OUT~reg0 is being clocked by CLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954064678 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954064678 "|Analog_Memory_System_2023_DE0|CLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WL_CTRL\[1\]~5 RST " "Latch WL_CTRL\[1\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954064678 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954064678 "|Analog_Memory_System_2023_DE0|RST"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954065494 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1746954065494 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954065494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.990 " "Worst-case setup slack is 12.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.990               0.000 altera_reserved_tck  " "   12.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954065507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 altera_reserved_tck  " "    0.047               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954065511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.705 " "Worst-case recovery slack is 29.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.705               0.000 altera_reserved_tck  " "   29.705               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954065515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.327 " "Worst-case removal slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 altera_reserved_tck  " "    0.327               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954065515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.841 " "Worst-case minimum pulse width slack is 14.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.841               0.000 altera_reserved_tck  " "   14.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954065515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954065515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954065534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954065534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 259 Registers " "Shortest Synchronizer Chain: 259 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954065534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954065534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8320.316 ns " "Worst Case Available Settling Time: 8320.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954065534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954065534 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954065534 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746954065534 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DEBUG_OUT~reg0 CLK_IN " "Register DEBUG_OUT~reg0 is being clocked by CLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954065681 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954065681 "|Analog_Memory_System_2023_DE0|CLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WL_CTRL\[1\]~5 RST " "Latch WL_CTRL\[1\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746954065681 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746954065681 "|Analog_Memory_System_2023_DE0|RST"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954066522 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_TEST\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1746954066524 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954066524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.464 " "Worst-case setup slack is 13.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.464               0.000 altera_reserved_tck  " "   13.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954066538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 altera_reserved_tck  " "    0.063               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954066542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.139 " "Worst-case recovery slack is 30.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.139               0.000 altera_reserved_tck  " "   30.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954066545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.297 " "Worst-case removal slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 altera_reserved_tck  " "    0.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954066549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.822 " "Worst-case minimum pulse width slack is 14.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.822               0.000 altera_reserved_tck  " "   14.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746954066549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746954066549 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954066561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954066561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 259 Registers " "Shortest Synchronizer Chain: 259 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954066561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954066561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8337.856 ns " "Worst Case Available Settling Time: 8337.856 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954066561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746954066561 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746954066561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746954067824 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746954067826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5284 " "Peak virtual memory: 5284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746954067892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 17:01:07 2025 " "Processing ended: Sun May 11 17:01:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746954067892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746954067892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746954067892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1746954067892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1746954068826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746954068843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 17:01:08 2025 " "Processing started: Sun May 11 17:01:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746954068843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746954068843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746954068843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1746954069541 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1746954069999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Analog_Memory_System_2023_DE0.vo D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/simulation/modelsim/ simulation " "Generated file Analog_Memory_System_2023_DE0.vo in folder \"D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1746954070417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746954071301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 17:01:11 2025 " "Processing ended: Sun May 11 17:01:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746954071301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746954071301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746954071301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746954071301 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746954071941 ""}
