m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
vaxis_interconnect_v1_1_16_arb_rr
Z1 !s110 1556885199
!i10b 1
!s100 @laU:EUAOjSX@:fO?h[Wo1
I?7E75kmJ2>leTDbUe^McE2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1544171252
Z4 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v
Z5 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v
L0 1954
Z6 OL;L;10.6b;65
r1
!s85 0
31
Z7 !s108 1556885199.000000
Z8 !s107 /home/dmonk/.cxl.ip/incl/axis_interconnect_v1_1_16.vh|/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v|
Z9 !s90 -64|+incdir+/home/dmonk/.cxl.ip/incl|-work|axis_interconnect_v1_1_16|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axis_interconnect_v1_1_16/.cxl.verilog.axis_interconnect_v1_1_16.axis_interconnect_v1_1_16.lin64.cmf|
!i113 0
Z10 o-work axis_interconnect_v1_1_16 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 +incdir+/home/dmonk/.cxl.ip/incl -work axis_interconnect_v1_1_16 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
vaxis_interconnect_v1_1_16_axis_clock_converter
R1
!i10b 1
!s100 NAigWALcf17FU;jQSDagO0
IjflUNENMaU0dbmdnUB]lE0
R2
R0
R3
R4
R5
Z13 F/home/dmonk/.cxl.ip/incl/axis_interconnect_v1_1_16.vh
L0 486
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_data_fifo
R1
!i10b 1
!s100 V;[I`n9Pji^c7ENm`97Y]1
ISeljn`<4z<lo9ISV=<i8^2
R2
R0
R3
R4
R5
R13
L0 852
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_dwidth_converter
R1
!i10b 1
!s100 Al4b0BMaK?T4Q0V1K]KkW3
I^`=5[I^]S>k:n<6W0d:]`0
R2
R0
R3
R4
R5
R13
L0 6616
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_interconnect
R1
!i10b 1
!s100 gaYB4;MG9cC<FEF?;Cfi52
IzjdV@V]AV[eV956g;PmOT0
R2
R0
R3
R4
R5
R13
L0 7587
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_interconnect_16x16_top
R1
!i10b 1
!s100 k[;K3;Zlg2M2haIJ4Rff32
IP?1l^mHPHDjdGk0zg6@253
R2
R0
R3
R4
R5
L0 8028
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_register_slice
R1
!i10b 1
!s100 5[h;FB01L6Xa9NI>b8c7m2
Img=UC>e]3IN1:?Cj51=QP3
R2
R0
R3
R4
R5
R13
L0 5660
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_subset_converter
R1
!i10b 1
!s100 VIFbEe>M@0@AiL>3z4bI90
I=Y^1ea=8LJ?_[ff<KiAf02
R2
R0
R3
R4
R5
R13
L0 3771
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_switch
R1
!i10b 1
!s100 nl7K:VH0ZFi`OBl6nlYNZ3
IZF:SFB=Q:Tm5k[9m<N6>N2
R2
R0
R3
R4
R5
R13
L0 3352
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axis_switch_arbiter
R1
!i10b 1
!s100 ]ba=8L>HYNNeXga:Pn1o@3
Iljom7VJnbX;T0oE83X0DM1
R2
R0
R3
R4
R5
L0 3001
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_arb_responder
R1
!i10b 1
!s100 ;>SBM<TNTmb7mVoiX7MWF0
IZ]M^8E4H1N27m9>[94_<@0
R2
R0
R3
R4
R5
R13
L0 2766
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_decoder
R1
!i10b 1
!s100 hZJFME;zS0Bl_2NV4QJ:W2
I9XPVE8DPQWGk0dJjHeamX0
R2
R0
R3
R4
R5
R13
L0 2177
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_downsizer
R1
!i10b 1
!s100 TjXgFJP;6[RT94SM4jG531
I4V_:O^[`2@1f8Cez2mHAC0
R2
R0
R3
R4
R5
R13
L0 5871
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_register_slice
R1
!i10b 1
!s100 h9OUmNXESo2S9dg26ZkhE3
Ifz?DO610?=YSbEMk9;:Rn1
R2
R0
R3
R4
R5
L0 5072
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_sample_cycle_ratio
R1
!i10b 1
!s100 >mj9DVCdLi`jKNU^DN@3m1
I@AcXLFgU?S>jB8`BgFg9o2
R2
R0
R3
R4
R5
L0 336
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_sync_clock_converter
R1
!i10b 1
!s100 Tl6:mCP=o9J3Gbmka7_8f0
IgaVN>]cKY`V11f6NZ3^Hn0
R2
R0
R3
R4
R5
L0 62
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_transfer_mux
R1
!i10b 1
!s100 A7F7D7;1C<SM]MJ51GojH1
Ih7<2CY4XmU5[=gfAfhVaE2
R2
R0
R3
R4
R5
R13
L0 2483
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_axisc_upsizer
R1
!i10b 1
!s100 ;O7JdmXYHNTXz9`_c:>SK2
IPGlY2]IzogPAmzeog5]C;3
R2
R0
R3
R4
R5
R13
L0 6245
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_dynamic_datapath
R1
!i10b 1
!s100 SSjlA2;kO2Ue>Olz5=iZb3
IGK230Fc]b9REAY1>a8Lgm1
R2
R0
R3
R4
R5
L0 7026
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_dynamic_priority_encoder
R1
!i10b 1
!s100 Vl4Jcl;;^1Z=ah5C8Zmda2
IIeJho]3;@0oooa;W;9Sj72
R2
R0
R3
R4
R5
L0 3140
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_mux_enc
R1
!i10b 1
!s100 gOGl6DDd@c_^PBeli6e]T2
I:nVgKG2f`3Gm5eK[R83c41
R2
R0
R3
R4
R5
L0 4014
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_util_aclken_converter
R1
!i10b 1
!s100 B]X2Y:Pe=n98TLdoZYORJ0
IPQ8R849Lo3dH]gbPzD^ic3
R2
R0
R3
R4
R5
L0 4281
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_util_aclken_converter_wrapper
R1
!i10b 1
!s100 oK]45?:Ej:7GO9E8=552n3
IkKhE5ebM7cF0Tz8eFN@5;1
R2
R0
R3
R4
R5
R13
L0 4540
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_util_axis2vector
R1
!i10b 1
!s100 8EH=5OLP?cZ8ob^BO[DBi1
I8=8[Ro9dmie4cMMPGa1]M1
R2
R0
R3
R4
R5
R13
L0 4746
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vaxis_interconnect_v1_1_16_util_vector2axis
R1
!i10b 1
!s100 jeBoA2HigjG;fP?KXcBmU1
Ii=cMVfhQ[Pf:KkRU5d:n40
R2
R0
R3
R4
R5
R13
L0 4910
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
