// Seed: 1617632671
module module_0 #(
    parameter id_2 = 32'd59
);
  logic id_1;
  logic _id_2;
  parameter id_3 = 1;
  wire id_4;
  wire [(  -1  ) : id_2] id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd87,
    parameter id_3 = 32'd64
) (
    input uwire _id_0,
    input tri1  id_1
);
  logic [id_0 : id_0] _id_3 = id_3;
  wire id_4 = id_4;
  wire id_5;
  ;
  module_0 modCall_1 ();
  wire id_6;
  logic [7:0] id_7;
  tri1 id_8 = id_0 + 1;
  assign id_7[id_3] = id_0;
  wire id_9;
endmodule
