
%-------- SAR ADC ---------
@ARTICLE{McCreary1975, 
author={J. L. McCreary and P. R. Gray}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={All-MOS charge redistribution analog-to-digital conversion techniques. I}, 
year={1975}, 
volume={10}, 
number={6}, 
pages={371-379}, 
keywords={Analogue-digital conversion;Convertors;Field effect transistors;Large scale integration;Monolithic integrated circuits;analogue-digital conversion;convertors;field effect transistors;large scale integration;monolithic integrated circuits;Analog-digital conversion;Circuits;Logic;MOS capacitors;Memory;Operational amplifiers;Paper technology;Prototypes;Resistors;Switches}, 
doi={10.1109/JSSC.1975.1050629}, 
ISSN={0018-9200}, 
month={Dec},}
@article{Mueller2013,
author = {Mueller, Jan Henning and Strache, Sebastian and Busch, Laurens and Wunderlich, Ralf and Heinen, Stefan},
doi = {10.2478/eletel-2013-0019},
file = {:home/lcr/.local/share/data/Mendeley Ltd./Mendeley Desktop/Downloaded/Mueller et al. - 2013 - The Impact of Noise and Mismatch on SAR ADCs and a Calibratable Capacitance Array Based Approach for High Resolu.pdf:pdf},
issn = {0867-6747},
journal = {International Journal of Electronics and Telecommunications},
keywords = {analog-digital conversion,analog-digital integrated,calibration,circuits,cmos integrated circuits,mathematical,matlab,mixed analog digital integrated,model,noise,numerical simulation,prediction methods},
mendeley-groups = {adc-sar/unit cap},
number = {2},
pages = {161--167},
title = {{The Impact of Noise and Mismatch on SAR ADCs and a Calibratable Capacitance Array Based Approach for High Resolutions}},
url = {http://www.researchgate.net/publication/259963423{\_}The{\_}Impact{\_}of{\_}Noise{\_}and{\_}Mismatch{\_}on{\_}SAR{\_}ADCs{\_}and{\_}a{\_}Calibratable{\_}Capacitance{\_}Array{\_}Based{\_}Approach{\_}for{\_}High{\_}Resolutions},
volume = {59},
year = {2013}
}
@article{Yue2013,
abstract = {The layout area of an SAR ADC is mainly occupied by its DAC capacitor array. Since there are 2N matched unit capacitors employed for a binary-weighted N-bit DAC, selecting a small unit capacitance is the key to reducing the layout area of the capacitor array, and accordingly reduce the total area of an SAR ADC for size-constrained implantable or wearable applications. In this paper the matching error and thermal noise of the capacitor array are considered systematically for the whole SAR ADC to determine the minimum unit capacitance. The statistical analysis shows that the matching error of the capacitor array depends not only on the matching parameter of the given process but also on the confidence level of the design, while thermal noise analysis shows that thermal noise of the capacitor array does not equal that of either the unit capacitor or the total capacitance of the capacitor array. The calculations for the matching error and thermal noise of a 10-bit DAC show that although the matching error is 7 times bigger, thermal noise which consumes 1/8 error budget should not be ignored for determining the reliable minimum unit capacitance. An iterative algorithm is proposed to find the minimum value when both matching error and thermal noise are considered. A 10-bit SAR ADC adopting an 89.44 fF poly-poly unit capacitor in the 0.35 ??m CMOS process validated the method. ?? 2013 Elsevier Ltd.},
author = {Yue, Xicai},
doi = {10.1016/j.mejo.2013.03.011},
file = {:home/lcr/.local/share/data/Mendeley Ltd./Mendeley Desktop/Downloaded/Yue - 2013 - Determining the reliable minimum unit capacitance for the DAC capacitor array of SAR ADCs.pdf:pdf},
issn = {00262692},
journal = {Microelectronics Journal, ELSEVIER},
keywords = {ADC,Binary-weighted DAC capacitor array,Common centroid layout,Process matching,Successive approximation register (SAR),Thermal noise},
mendeley-groups = {adc-sar/unit cap},
number = {6},
pages = {473--478},
title = {{Determining the reliable minimum unit capacitance for the DAC capacitor array of SAR ADCs}},
volume = {44},
year = {2013}
}
@INPROCEEDINGS{Lee2008, 
author={Jeong-Sup Lee and In-Cheol Park}, 
booktitle={2008 IEEE International Symposium on Circuits and Systems}, 
title={Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters}, 
year={2008}, 
volume={}, 
number={}, 
pages={236-239}, 
keywords={analogue-digital conversion;capacitors;synthetic aperture radar;analog-digital converters;binary weighted SAR;capacitor array structure;charge redistribution;energy-efficient SAR;splitting capacitor;switch control;Analog-digital conversion;Analytical models;Capacitance;Capacitors;Energy efficiency;Performance analysis;Power engineering and energy;Switches;Switching converters;Voltage}, 
doi={10.1109/ISCAS.2008.4541398}, 
ISSN={0271-4302}, 
month={May},}
@INPROCEEDINGS{Yu2010, 
author={W. Yu and J. Lin and G. C. Temes}, 
booktitle={Proceedings of 2010 IEEE International Symposium on Circuits and Systems}, 
title={Two-step junction-splitting SAR analog-to-digital converter}, 
year={2010}, 
volume={}, 
number={}, 
pages={1448-1451}, 
keywords={analogue-digital conversion;capacitors;capacitor area;coarse-fine quantization scheme;power consumption;successive-approximation register;two junction-split binary-weighted capacitor arrays;two-step junction-splitting SAR analog-to-digital converter;Analog-digital conversion;Capacitors;Circuits;Energy consumption;Phased arrays;Quantization;Sampling methods;Signal resolution;Switches;Voltage}, 
doi={10.1109/ISCAS.2010.5537325}, 
ISSN={0271-4302}, 
month={May},}
@ARTICLE{Zhang2014, 
author={D. Zhang and A. Alvandpour}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={Analysis and Calibration of Nonbinary-Weighted Capacitive DAC for High-Resolution SAR ADCs}, 
year={2014}, 
volume={61}, 
number={9}, 
pages={666-670}, 
keywords={analogue-digital conversion;calibration;capacitors;digital-analogue conversion;redundancy;analog-to-digital converters;bottom-up weight calibration;capacitor sizing;capacitor variation;charge-redistribution converter;high-resolution SAR ADC;high-resolution successive approximation register;mathematical derivation;mismatch requirement;nonbinary-weighted capacitive DAC;one-side redundancy;Accuracy;Approximation methods;Arrays;Calibration;Capacitors;Noise;Redundancy;Capacitor variation;digital error correction;nonbinary weighted;redundancy;successive approximation;successive approximation register (SAR) analog-to-digital converters (ADCs);weight calibration}, 
doi={10.1109/TCSII.2014.2331111}, 
ISSN={1549-7747}, 
month={Sept},}
@article{Collins2017,
author = {Collins, Nicholas and Tamez, Andres and Jie, Lu and Pernillo, Jorge and Flynn, Michael P.},
doi = {10.1109/TCSII.2017.2775243},
file = {:home/lcr/.local/share/data/Mendeley Ltd./Mendeley Desktop/Downloaded/Collins et al. - 2017 - A Mismatch-Immune 12-bit SAR ADC With Completely Reconfigurable Capacitor DAC.pdf:pdf},
issn = {1549-7747},
journal = {IEEE Transactions on Circuits and Systems II: Express Briefs},
number = {1},
pages = {1--1},
title = {{A Mismatch-Immune 12-bit SAR ADC With Completely Reconfigurable Capacitor DAC}},
url = {http://ieeexplore.ieee.org/document/8115206/},
volume = {7747},
year = {2017}
}


%----- SAR switching scheme -----
@INPROCEEDINGS{Ginsburg2005, 
author={B. P. Ginsburg and A. P. Chandrakasan}, 
booktitle={2005 IEEE International Symposium on Circuits and Systems}, 
title={An energy-efficient charge recycling approach for a SAR converter with capacitive DAC}, 
year={2005}, 
volume={}, 
number={}, 
pages={184-187 Vol. 1}, 
keywords={CMOS integrated circuits;SPICE;analogue-digital conversion;capacitor switching;circuit simulation;digital-analogue conversion;0.18 micron;ADC;CMOS process;DAC capacitor array;HSPICE simulations;MSB capacitor;SAR converter;average switching energy;binary scaled sub-capacitors;capacitive DAC;capacitor switching;energy-efficient charge recycling;successive approximation register;Capacitors;Differential equations;Energy efficiency;Logic arrays;Recycling;Shift registers;Switches;Switching converters;Topology;Voltage}, 
doi={10.1109/ISCAS.2005.1464555}, 
ISSN={0271-4302}, 
month={May},}
@ARTICLE{Zhu2010, 
author={Y. Zhu and C. H. Chan and U. F. Chio and S. W. Sin and S. P. U and R. P. Martins and F. Maloberti}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS}, 
year={2010}, 
volume={45}, 
number={6}, 
pages={1111-1121}, 
keywords={CMOS integrated circuits;preamplifiers;CMOS prototype;common-mode based charge recovery switching;conversion linearity;on-chip reference generator;power 3 mW;power consumption;preamplifier;reference-free SAR ADC;size 90 nm;static power dissipation;successive approximation ADC;switching energy;variable self-timed loop;voltage 1.2 V;word length 10 bit;Digital video broadcasting;Energy consumption;Laboratories;Linearity;Pipelines;Power dissipation;Power generation;Silicon compounds;Very large scale integration;Voltage;Charge-recovery;reference-free;switched technique}, 
doi={10.1109/JSSC.2010.2048498}, 
ISSN={0018-9200}, 
month={June},}
@ARTICLE{Liu2010, 
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure}, 
year={2010}, 
volume={45}, 
number={4}, 
pages={731-740}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;capacitor switching;comparators (circuits);low-power electronics;CMOS technology;SAR ADC;SNDR;comparator;figure of merit;input common-mode voltage;low-power successive approximation register analog-to-digital converter;monotonic capacitor switching procedure;power 0.826 mW;signal-dependent offset;size 0.13 mum;voltage 1.2 V;word length 10 bit;Analog-digital conversion;CMOS process;CMOS technology;Capacitance;Capacitors;Energy consumption;Energy efficiency;Power dissipation;Sampling methods;Voltage;Analog-to-digital converter;energy efficient;low power;successive approximation register}, 
doi={10.1109/JSSC.2010.2042254}, 
ISSN={0018-9200}, 
month={April},}
@ARTICLE{Zhu2013, 
author={Z. Zhu and Y. Xiao and X. Song}, 
journal={Electronics Letters}, 
title={VCM-based monotonic capacitor switching scheme for SAR ADC}, 
year={2013}, 
volume={49}, 
number={5}, 
pages={327-329}, 
keywords={analogue-digital conversion;capacitor switching;SAR ADC;analogue-to-digital converter;energy-efficient VCM;monotonic capacitor switching scheme;successive approximation register;third reference voltage}, 
doi={10.1049/el.2012.3332}, 
ISSN={0013-5194}, 
month={February},}
@ARTICLE{Xie2014, 
author={L. Xie and G. Wen and J. Liu and Y. Wang}, 
journal={Electronics Letters}, 
title={Energy-efficient hybrid capacitor switching scheme for SAR ADC}, 
year={2014}, 
volume={50}, 
number={1}, 
pages={22-23}, 
keywords={analogue-digital conversion;capacitor switching;SAR ADC;average switching energy;energy saving;low energy-efficient hybrid capacitor switching scheme;low-energy monotonic procedure;low-power successive approximation register analogue-to-digital converter}, 
doi={10.1049/el.2013.2794}, 
ISSN={0013-5194}, 
month={January},}
@ARTICLE{Li2016, 
author={D. Li and Q. Meng and F. Li}, 
journal={Electronics Letters}, 
title={Improved dual-capacitive arrays DAC architecture for SAR ADC}, 
year={2016}, 
volume={52}, 
number={12}, 
pages={1013-1015}, 
keywords={analogue-digital conversion;IDCA-DAC architecture;SAR ADC;average switching energy;improved dual-capacitive arrays DAC architecture;reference voltage;successive approximation register;switching-back switching scheme}, 
doi={10.1049/el.2016.0203}, 
ISSN={0013-5194}, 
month={},}
@INPROCEEDINGS{Sekimoto2011, 
author={R. Sekimoto and A. Shikata and T. Kuroda and H. Ishikuro}, 
booktitle={2011 Proceedings of the ESSCIRC (ESSCIRC)}, 
title={A 40nm 50S/s--8MS/s ultra low voltage SAR ADC with timing optimized asynchronous clock generator}, 
year={2011}, 
volume={}, 
number={}, 
pages={471-474}, 
keywords={CMOS integrated circuits;analogue-digital conversion;DAC settling time;adaptive timing optimized asynchronous clock generator;asynchronous converters;figure of merit;size 40 nm;standard CMOS process;successive-approximation-register analog-to-digital converter;ultra low voltage SAR ADC;voltage 0.4 V;voltage 0.6 V;voltage 0.7 V;Calibration;Capacitors;Clocks;Delay;Frequency measurement;Generators}, 
doi={10.1109/ESSCIRC.2011.6045009}, 
ISSN={1930-8833}, 
month={Sept},}
@ARTICLE{Harpe2011, 
author={P. J. A. Harpe and C. Zhou and Y. Bi and N. P. van der Meijs and X. Wang and K. Philips and G. Dolmans and H. de Groot}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 26 {$\mu$} W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios}, 
year={2011}, 
volume={46}, 
number={7}, 
pages={1585-1595}, 
keywords={CMOS integrated circuits;analogue-digital conversion;capacitors;CAD tool;CMOS technology;ENOB;analog power consumption;asynchronous SAR ADC;capacitance 0.5 fF;chip measurements;custom-designed capacitors;decoupling capacitors;digital power consumption;low energy radios;power 26 muW;power 26.3 muW;power 6 nW;size 90 nm;successive approximation architecture;voltage 1 V;word length 7.77 bit;word length 8 bit;Capacitance;Capacitors;Layout;MIM capacitors;Metals;Power demand;Switches;ADC;CMOS;analog-to-digital conversion;asynchronous;successive approximation}, 
doi={10.1109/JSSC.2011.2143870}, 
ISSN={0018-9200}, 
month={July},}
@INPROCEEDINGS{JChen2011, 
author={Y. J. Chen and J. H. Tsai and M. H. Shen and P. C. Huang}, 
booktitle={Proceedings of 2011 International Symposium on VLSI Design, Automation and Test}, 
title={A 1-V 8-bit 100kS/s-to-4MS/s asynchronous SAR ADC with 46fJ/conv.-step}, 
year={2011}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={CMOS logic circuits;analogue-digital conversion;asynchronous circuits;low-power electronics;wireless sensor networks;CMOS;Nyquist frequency;asynchronous SAR ADC;charge-sharing DAC;compact asynchronous controller;conversion speed;embedded asynchronous controller;energy efficiency;general FoM;integrated wireless sensor nodes;low-power speed-scalable successive approximation register ADC;maximum power dissipation;measured ENOB;power 28.4 muW;power consumption;voltage 1 V;word length 8 bit;Arrays;Capacitors;Layout;Power demand;Solid state circuits;Switches;Wireless sensor networks}, 
doi={10.1109/VDAT.2011.5783590}, 
ISSN={Pending}, 
month={April},}
@ARTICLE{Kull2013, 
author={L. Kull and T. Toifl and M. Schmatz and P. A. Francese and C. Menolfi and M. Brändli and M. Kossel and T. Morf and T. M. Andersen and Y. Leblebici}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS}, 
year={2013}, 
volume={48}, 
number={12}, 
pages={3049-3058}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);digital-analogue conversion;elemental semiconductors;silicon-on-insulator;CDAC;background calibration;capacitive DAC;comparator accuracy;comparator offset;digital SOI CMOS;figure-of-merit;high-speed operation;low-power clocked capacitive reference buffer;power 3.1 mW;redundant capacitive DAC;reference capacitor;single-channel asynchronous SAR ADC;single-channel successive approximation register ADC;size 32 nm;speed enhancement;voltage 1 V;Calibration;Capacitors;Clocks;Noise;Redundancy;Resistance;Switches;ADC;SAR;alternate comparators;analog-to-digital converter;asynchronous;constant common mode;offset compensation;redundant;successive approximation}, 
doi={10.1109/JSSC.2013.2279571}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Wong2013, 
author={S. S. Wong and U. F. Chio and Y. Zhu and S. W. Sin and S. P. U and R. P. Martins}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 2.3 mW 10-bit 170 MS/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC}, 
year={2013}, 
volume={48}, 
number={8}, 
pages={1783-1794}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous sequential logic;DAC settling speed;binary-search ADC;power 2.3 mW;process insensitive asynchronous logic;process variation problem;size 65 nm;time-interleaved SAR ADC;two-step ADC;word length 10 bit;word length 5 bit;word length 6 bit;Arrays;Ash;Clocks;Energy resolution;Noise;Quantization (signal);Timing;Analog-to-digital converter (ADC);SAR ADC;binary-search ADC;time-interleaved;two-step ADC}, 
doi={10.1109/JSSC.2013.2258832}, 
ISSN={0018-9200}, 
month={Aug},}
@INPROCEEDINGS{Yaul2014, 
author={F. M. Yaul and A. P. Chandrakasan}, 
booktitle={2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)}, 
title={11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation}, 
year={2014}, 
volume={}, 
number={}, 
pages={198-199}, 
keywords={analogue-digital conversion;LSB-first successive approximation;SA;SAR ADC;accelerometer waveforms;asynchronous level-crossing ADCs;biopotential;constant sample rate;data-dependent energy savings;industrial monitoring;low signal activity period;medical monitoring;power 0.6 nW;sample rate systems;signal-activity-based power-saving algorithm;slope overload;sound;variable resolution;word length 10 bit;Approximation methods;Capacitors;Electrocardiography;Energy resolution;Indexes;Signal resolution;Solid state circuits}, 
doi={10.1109/ISSCC.2014.6757398}, 
ISSN={0193-6530}, 
month={Feb},}
@INPROCEEDINGS{Brenna2014, 
author={S. Brenna and A. Bonfanti and A. Abba and F. Caponio and A. L. Lacaita}, 
booktitle={2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)}, 
title={Analysis and optimization of a SAR ADC with attenuation capacitor}, 
year={2014}, 
volume={}, 
number={}, 
pages={68-73}, 
keywords={CMOS digital integrated circuits;MIM devices;analogue-digital conversion;asynchronous circuits;capacitors;circuit optimisation;flip-flops;integrated circuit design;low-power electronics;power consumption;switching circuits;ADC core;CMOS technology;ENOB;FOM;MiM capacitors;SNDR;analog-to-digital converter;asynchronous SAR ADC;asynchronous dynamic logic;attenuation capacitor;binary weighted array SAR ADC;binary weighted array converters;capacitive array consumption;digital power consumption;figure-of-merit;fully-differential dynamic logic;monotonic switching algorithm;optimization;power 420 nW;sampling frequency;scaled technology;size 0.045 mm;size 0.13 mum;successive approximation register;voltage 0.5 V;Arrays;Capacitance;Capacitors;Power demand;Standards;Switches;Topology;ADC;analog-to-digital conversion;asynchronous logic;mismatch;nonlinearity;successive approximation register}, 
doi={10.1109/MIPRO.2014.6859535}, 
ISSN={}, 
month={May},}
@ARTICLE{Zhu2015, 
author={Z. Zhu and Z. Qiu and M. Liu and R. Ding}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 {$\mu$}m CMOS}, 
year={2015}, 
volume={62}, 
number={3}, 
pages={689-696}, 
keywords={CMOS logic circuits;analogue-digital conversion;flip-flops;sensors;CMOS;SAR ADC;analog-to-digital converter;asynchronous successive approximation register;sensor;size 0.18 mum;voltage 0.5 V to 0.9 V;word length 6 bit to 10 bit;Arrays;Capacitors;Clocks;Energy resolution;Generators;Noise;Switches;Low power;SAR ADC;power scalable;resolution reconfigurable}, 
doi={10.1109/TCSI.2014.2377431}, 
ISSN={1549-8328}, 
month={March},}
@INPROCEEDINGS{Tung2016, 
author={P. C. Tung and D. T. Fan and T. H. Tsai}, 
booktitle={2016 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={A 10-bit asynchronous SAR ADC with scalable conversion time in 0.18 {$\mu$}m CMOS}, 
year={2016}, 
volume={}, 
number={}, 
pages={1454-1457}, 
keywords={CMOS logic circuits;analogue-digital conversion;asynchronous circuits;CMOS process;asynchronous SAR ADC;figure of merit;power 424 nW;power consumption;scalable conversion time;signal-to-noise and distortion ratio;size 0.18 mum;voltage 0.5 V;word length 10 bit;CMOS integrated circuits;Capacitance;Capacitors;Low voltage;Power demand;Switches;Timing;Asynchronous;Low power;Low voltage;Metastability;SAR ADC}, 
doi={10.1109/ISCAS.2016.7527531}, 
ISSN={}, 
month={May},}
@ARTICLE{Shen2018, 
author={Y. Shen and Z. Zhu and S. Liu and Y. Yang}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={A Reconfigurable 10-to-12-b 80-to-20-MS/s Bandwidth Scalable SAR ADC}, 
year={2018}, 
volume={65}, 
number={1}, 
pages={51-60}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;asynchronous circuits;digital-analogue conversion;analog-to-digital converter;bandwidth scalable SAR ADC;bulk-biasing technique;digital calibration technique;digital-to-analog converter switching method;power 1.77 mW;power 2.61 mW;time-interleaved technique;Bandwidth;Calibration;Capacitors;Energy loss;Energy resolution;Signal resolution;Switches;SAR ADC;bandwidth scalable;reconfigurable;time-interleaved}, 
doi={10.1109/TCSI.2017.2720629}, 
ISSN={1549-8328}, 
month={Jan},}

# sar unit capacitance sizing
@article{Yue2013,
abstract = {The layout area of an SAR ADC is mainly occupied by its DAC capacitor array. Since there are 2N matched unit capacitors employed for a binary-weighted N-bit DAC, selecting a small unit capacitance is the key to reducing the layout area of the capacitor array, and accordingly reduce the total area of an SAR ADC for size-constrained implantable or wearable applications. In this paper the matching error and thermal noise of the capacitor array are considered systematically for the whole SAR ADC to determine the minimum unit capacitance. The statistical analysis shows that the matching error of the capacitor array depends not only on the matching parameter of the given process but also on the confidence level of the design, while thermal noise analysis shows that thermal noise of the capacitor array does not equal that of either the unit capacitor or the total capacitance of the capacitor array. The calculations for the matching error and thermal noise of a 10-bit DAC show that although the matching error is 7 times bigger, thermal noise which consumes 1/8 error budget should not be ignored for determining the reliable minimum unit capacitance. An iterative algorithm is proposed to find the minimum value when both matching error and thermal noise are considered. A 10-bit SAR ADC adopting an 89.44 fF poly-poly unit capacitor in the 0.35 ??m CMOS process validated the method. ?? 2013 Elsevier Ltd.},
author = {Yue, Xicai},
doi = {10.1016/j.mejo.2013.03.011},
issn = {00262692},
journal = {Microelectronics Journal, ELSEVIER},
keywords = {ADC,Binary-weighted DAC capacitor array,Common centroid layout,Process matching,Successive approximation register (SAR),Thermal noise},
mendeley-groups = {adc-sar/unit cap},
number = {6},
pages = {473--478},
title = {{Determining the reliable minimum unit capacitance for the DAC capacitor array of SAR ADCs}},
volume = {44},
year = {2013}
}
