// Seed: 1052022556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : 1] id_5;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    input wand id_6,
    input tri id_7,
    input wire id_8,
    input wor id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12,
    input uwire id_13,
    output tri0 id_14,
    output wor id_15,
    input tri0 id_16,
    output supply1 id_17,
    input tri0 id_18,
    input tri1 id_19,
    input wor id_20,
    output tri id_21,
    output tri0 id_22,
    input tri id_23,
    output wire id_24
);
  logic id_26;
  ;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26
  );
  parameter id_27 = 1;
endmodule
