

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_init'
================================================================
* Date:           Sat Apr  5 07:02:48 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.360 us|  0.360 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_init  |       70|       70|         8|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = alloca i32 1"   --->   Operation 11 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln13"   --->   Operation 12 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i8 %zext_ln13_read"   --->   Operation 13 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %s"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_1 = load i7 %s" [viterbi.c:14]   --->   Operation 18 'load' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_eq  i7 %s_1, i7 64" [viterbi.c:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln13 = add i7 %s_1, i7 1" [viterbi.c:13]   --->   Operation 22 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %L_prev_state.preheader.exitStub" [viterbi.c:13]   --->   Operation 23 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i7 %s_1" [viterbi.c:14]   --->   Operation 24 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln14, i6 0" [viterbi.c:14]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.74ns)   --->   "%add_ln14 = add i12 %shl_ln, i12 %zext_ln13_cast" [viterbi.c:14]   --->   Operation 26 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i12 %add_ln14" [viterbi.c:14]   --->   Operation 27 'zext' 'zext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%emission_addr = getelementptr i64 %emission, i64 0, i64 %zext_ln14" [viterbi.c:14]   --->   Operation 28 'getelementptr' 'emission_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.64ns)   --->   "%emission_load = load i12 %emission_addr" [viterbi.c:14]   --->   Operation 29 'load' 'emission_load' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %s" [viterbi.c:13]   --->   Operation 30 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%s_cast = zext i7 %s_1" [viterbi.c:14]   --->   Operation 31 'zext' 's_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%init_addr = getelementptr i64 %init, i64 0, i64 %s_cast" [viterbi.c:14]   --->   Operation 32 'getelementptr' 'init_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.71ns)   --->   "%init_load = load i6 %init_addr" [viterbi.c:14]   --->   Operation 33 'load' 'init_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 34 [1/2] (1.64ns)   --->   "%emission_load = load i12 %emission_addr" [viterbi.c:14]   --->   Operation 34 'load' 'emission_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 35 [1/2] (0.71ns)   --->   "%init_load = load i6 %init_addr" [viterbi.c:14]   --->   Operation 35 'load' 'init_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %init_load" [viterbi.c:14]   --->   Operation 36 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %emission_load" [viterbi.c:14]   --->   Operation 37 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [5/5] (2.89ns)   --->   "%add6 = dadd i64 %bitcast_ln14, i64 %bitcast_ln14_1" [viterbi.c:14]   --->   Operation 38 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 39 [4/5] (2.89ns)   --->   "%add6 = dadd i64 %bitcast_ln14, i64 %bitcast_ln14_1" [viterbi.c:14]   --->   Operation 39 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 40 [3/5] (2.89ns)   --->   "%add6 = dadd i64 %bitcast_ln14, i64 %bitcast_ln14_1" [viterbi.c:14]   --->   Operation 40 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 41 [2/5] (2.89ns)   --->   "%add6 = dadd i64 %bitcast_ln14, i64 %bitcast_ln14_1" [viterbi.c:14]   --->   Operation 41 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 42 [1/5] (2.89ns)   --->   "%add6 = dadd i64 %bitcast_ln14, i64 %bitcast_ln14_1" [viterbi.c:14]   --->   Operation 42 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i64 %llike, i64 0, i64 %s_cast" [viterbi.c:14]   --->   Operation 43 'getelementptr' 'llike_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [viterbi.c:9]   --->   Operation 44 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (2.98ns)   --->   "%store_ln14 = store i64 %add6, i14 %llike_addr" [viterbi.c:14]   --->   Operation 45 'store' 'store_ln14' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [viterbi.c:13]   --->   Operation 46 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'alloca' operation ('s') [5]  (0 ns)
	'load' operation ('s', viterbi.c:14) on local variable 's' [13]  (0 ns)
	'add' operation ('add_ln14', viterbi.c:14) [28]  (0.745 ns)
	'getelementptr' operation ('emission_addr', viterbi.c:14) [30]  (0 ns)
	'load' operation ('emission_load', viterbi.c:14) on array 'emission' [31]  (1.65 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'load' operation ('emission_load', viterbi.c:14) on array 'emission' [31]  (1.65 ns)

 <State 3>: 3.61ns
The critical path consists of the following:
	'load' operation ('init_load', viterbi.c:14) on array 'init' [24]  (0.714 ns)
	'dadd' operation ('add6', viterbi.c:14) [33]  (2.9 ns)

 <State 4>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [33]  (2.9 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [33]  (2.9 ns)

 <State 6>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [33]  (2.9 ns)

 <State 7>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', viterbi.c:14) [33]  (2.9 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('llike_addr', viterbi.c:14) [21]  (0 ns)
	'store' operation ('store_ln14', viterbi.c:14) of variable 'add6', viterbi.c:14 on array 'llike' [34]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
