EESchema Schematic File Version 4
LIBS:Zippy-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5650 3600 1250 2250
U 5D7F3F15
F0 "CPU" 50
F1 "cpu-and-backplane.sch" 50
F2 "~RESET" I L 5650 3650 50 
F3 "PHI" I R 6900 5650 50 
F4 "ADDR[0..23]" I R 6900 3750 50 
F5 "DATA[0..7]" I R 6900 3650 50 
F6 "~CS[0..3]" I R 6900 5350 50 
F7 "ZDI_TCK" I L 5650 4550 50 
F8 "ZDI_TDI" I L 5650 4650 50 
F9 "~NMI" I L 5650 3750 50 
F10 "CROWBAR_SCL" I R 6900 5000 50 
F11 "CROWBAR_SDA" I R 6900 4900 50 
F12 "~IOREQ" I R 6900 4250 50 
F13 "~MREQ" I R 6900 4150 50 
F14 "~RD" I R 6900 3900 50 
F15 "~WR" I R 6900 4000 50 
F16 "~INSTRD" I R 6900 5800 50 
F17 "~WAIT" I R 6900 5250 50 
F18 "~BUSREQ" I R 6900 4400 50 
F19 "~BUSACK" I R 6900 4500 50 
$EndSheet
$Sheet
S 1400 2850 950  350 
U 5D86D88B
F0 "Power Rails" 50
F1 "power-rails.sch" 50
F2 "~PS_ON" I R 2350 3000 50 
F3 "PWR_GD" I R 2350 2900 50 
F4 "~PWR_FAULT" I R 2350 3100 50 
$EndSheet
Wire Wire Line
	2350 2900 3400 2900
Wire Wire Line
	2350 3000 3400 3000
Wire Wire Line
	2350 3900 3400 3900
Wire Wire Line
	2350 4000 3400 4000
$Sheet
S 1400 3850 950  850 
U 5DA1EBE5
F0 "Serial I/O and Debug" 50
F1 "serial-io.sch" 50
F2 "ZDI_TCK" I R 2350 4550 50 
F3 "ZDI_TDI" I R 2350 4650 50 
F4 "SMC_TXD" I R 2350 4000 50 
F5 "SMC_RXD" I R 2350 3900 50 
$EndSheet
Wire Wire Line
	2350 4550 5650 4550
Wire Wire Line
	2350 4650 5650 4650
Wire Wire Line
	4650 3650 5200 3650
Wire Wire Line
	4650 3750 5650 3750
$Sheet
S 8300 3600 1150 2100
U 5D9D31F3
F0 "Crowbar Backplane" 50
F1 "backplane-connnectors.sch" 50
F2 "DATA[0..7]" I L 8300 3650 50 
F3 "ADDR[0..23]" I L 8300 3750 50 
F4 "~RD" I L 8300 3900 50 
F5 "~WR" I L 8300 4000 50 
F6 "~MREQ" I L 8300 4150 50 
F7 "~IOREQ" I L 8300 4250 50 
F8 "~BUSREQ" I L 8300 4400 50 
F9 "~BUSACK" I L 8300 4500 50 
F10 "~IRQ0" I L 8300 4650 50 
F11 "~IRQ1" I L 8300 4750 50 
F12 "SDA" I L 8300 4900 50 
F13 "SCL" I L 8300 5000 50 
F14 "~WAIT" I L 8300 5250 50 
F15 "PHI" I L 8300 5650 50 
F16 "~RESET" I L 8300 5100 50 
F17 "~CS[0..3]" I L 8300 5350 50 
$EndSheet
Wire Bus Line
	6900 3650 7750 3650
Wire Bus Line
	6900 3750 7800 3750
Wire Wire Line
	6900 3900 7850 3900
Wire Wire Line
	6900 4000 7900 4000
Wire Wire Line
	6900 4150 7950 4150
Wire Wire Line
	6900 4250 8000 4250
Wire Wire Line
	6900 4400 8300 4400
Wire Wire Line
	6900 4500 8300 4500
Wire Wire Line
	6900 4900 7100 4900
Wire Wire Line
	6900 5000 7050 5000
Wire Bus Line
	6900 5350 8150 5350
Wire Wire Line
	6900 5250 8100 5250
Wire Wire Line
	7100 3250 7100 4900
Wire Wire Line
	4650 3250 7100 3250
Connection ~ 7100 4900
Wire Wire Line
	7100 4900 8300 4900
Wire Wire Line
	7050 3350 7050 5000
Wire Wire Line
	4650 3350 7050 3350
Connection ~ 7050 5000
Wire Wire Line
	7050 5000 8300 5000
Wire Wire Line
	5200 3650 5200 3400
Wire Wire Line
	5200 3400 7000 3400
Wire Wire Line
	7000 3400 7000 5100
Wire Wire Line
	7000 5100 8050 5100
Connection ~ 5200 3650
Wire Wire Line
	5200 3650 5650 3650
Wire Wire Line
	6900 5650 8200 5650
$Sheet
S 3400 2850 1250 1200
U 5D99435D
F0 "System Management" 50
F1 "system-management.sch" 50
F2 "~RESET" I R 4650 3650 50 
F3 "SMC_RXD" I L 3400 3900 50 
F4 "SMC_TXD" I L 3400 4000 50 
F5 "CROWBAR_SDA" I R 4650 3250 50 
F6 "CROWBAR_SCL" I R 4650 3350 50 
F7 "~NMI" I R 4650 3750 50 
F8 "SMC_SDA" I R 4650 2900 50 
F9 "SMC_SCL" I R 4650 3000 50 
F10 "~PS_ON" I L 3400 3000 50 
F11 "~PWR_FAULT" I L 3400 3100 50 
F12 "PWR_GD" I L 3400 2900 50 
$EndSheet
$Sheet
S 8300 1100 1150 2100
U 5DCC6C4D
F0 "Memory" 50
F1 "ram-rom.sch" 50
F2 "DATA[0..7]" I L 8300 1150 50 
F3 "ADDR[0..23]" I L 8300 1250 50 
F4 "~RD" I L 8300 1400 50 
F5 "~WR" I L 8300 1500 50 
F6 "~MREQ" I L 8300 1650 50 
F7 "~IOREQ" I L 8300 1750 50 
F8 "~RESET" I L 8300 1900 50 
F9 "~WAIT" I L 8300 2000 50 
F10 "~CS[0..3]" I L 8300 2150 50 
F11 "PHI" I L 8300 3150 50 
$EndSheet
Wire Bus Line
	7750 3650 7750 1150
Wire Bus Line
	7750 1150 8300 1150
Connection ~ 7750 3650
Wire Bus Line
	7750 3650 8300 3650
Wire Bus Line
	7800 3750 7800 1250
Wire Bus Line
	7800 1250 8300 1250
Connection ~ 7800 3750
Wire Bus Line
	7800 3750 8300 3750
Wire Wire Line
	7850 3900 7850 1400
Wire Wire Line
	7850 1400 8300 1400
Connection ~ 7850 3900
Wire Wire Line
	7850 3900 8300 3900
Wire Wire Line
	7900 4000 7900 1500
Wire Wire Line
	7900 1500 8300 1500
Connection ~ 7900 4000
Wire Wire Line
	7900 4000 8300 4000
Wire Wire Line
	7950 4150 7950 1650
Wire Wire Line
	7950 1650 8300 1650
Connection ~ 7950 4150
Wire Wire Line
	7950 4150 8300 4150
Wire Wire Line
	8000 4250 8000 1750
Wire Wire Line
	8000 1750 8300 1750
Connection ~ 8000 4250
Wire Wire Line
	8000 4250 8300 4250
Wire Wire Line
	8050 5100 8050 1900
Wire Wire Line
	8050 1900 8300 1900
Connection ~ 8050 5100
Wire Wire Line
	8050 5100 8300 5100
Wire Wire Line
	8100 5250 8100 2000
Wire Wire Line
	8100 2000 8300 2000
Connection ~ 8100 5250
Wire Wire Line
	8100 5250 8300 5250
Wire Bus Line
	8150 5350 8150 2150
Wire Bus Line
	8150 2150 8300 2150
Connection ~ 8150 5350
Wire Bus Line
	8150 5350 8300 5350
Wire Wire Line
	8200 5650 8200 3150
Wire Wire Line
	8200 3150 8300 3150
Connection ~ 8200 5650
Wire Wire Line
	8200 5650 8300 5650
Wire Wire Line
	2350 3100 3400 3100
$EndSCHEMATC
