
*** Running vivado
    with args -log all_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source all_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source all_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.2/data/ip'.
Command: synth_design -top all_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 320.121 ; gain = 75.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'all_top' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/all_top.v:23]
INFO: [Synth 8-638] synthesizing module 'bt_uart' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:4]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE_RX bound to: 100000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [E:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'OBUF' [E:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (2#1) [E:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:109]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:110]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:111]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:113]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:114]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:115]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:116]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:117]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:118]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:119]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:121]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:122]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:123]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'clk_div' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/clk_div.v:30]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (3#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/clk_div.v:30]
INFO: [Synth 8-638] synthesizing module 'clk_core' [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/clk_core_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_core' (4#1) [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/clk_core_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [E:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:816]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (5#1) [E:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:816]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (6#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (7#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (8#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_rx.v:6]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (9#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 153600 - type: integer 
	Parameter DIVIDER bound to: 651 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 650 - type: integer 
	Parameter CNT_WID bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (10#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (11#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (12#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_rx.v:6]
INFO: [Synth 8-638] synthesizing module 'cmd_parse' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:6]
	Parameter MAX_ARG_CH bound to: 8 - type: integer 
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter IDLE bound to: 3'b000 
	Parameter CMD_WAIT bound to: 3'b001 
	Parameter GET_ARG bound to: 3'b010 
	Parameter SEND_RESP bound to: 3'b011 
	Parameter CMD_W bound to: 7'b1010111 
	Parameter CMD_R bound to: 7'b1010010 
	Parameter CMD_N bound to: 7'b1001110 
	Parameter CMD_P bound to: 7'b1010000 
	Parameter CMD_S bound to: 7'b1010011 
	Parameter CMD_n_l bound to: 7'b1101110 
	Parameter CMD_p_l bound to: 7'b1110000 
	Parameter CMD_s_l bound to: 7'b1110011 
	Parameter CMD_G bound to: 7'b1000111 
	Parameter CMD_C bound to: 7'b1000011 
	Parameter CMD_H bound to: 7'b1001000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:228]
INFO: [Synth 8-256] done synthesizing module 'cmd_parse' (13#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:6]
INFO: [Synth 8-638] synthesizing module 'resp_gen' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:41]
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter RESP_DATA bound to: 2'b11 
	Parameter STR_OK_LEN bound to: 5 - type: integer 
	Parameter STR_ERR_LEN bound to: 6 - type: integer 
	Parameter STR_DATA_LEN bound to: 13 - type: integer 
	Parameter STR_LEN bound to: 13 - type: integer 
	Parameter CNT_WID bound to: 4 - type: integer 
	Parameter LEN_WID bound to: 4 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter SENDING bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'to_bcd' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/to_bcd.v:33]
INFO: [Synth 8-256] done synthesizing module 'to_bcd' (14#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/to_bcd.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:223]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:234]
INFO: [Synth 8-256] done synthesizing module 'resp_gen' (15#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:41]
INFO: [Synth 8-638] synthesizing module 'char_fifo' [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'char_fifo' (16#1) [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_tx.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx_ctl' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_tx_ctl.v:60]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx_ctl' (17#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_tx_ctl.v:60]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (18#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_tx.v:35]
INFO: [Synth 8-638] synthesizing module 'lb_ctl' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/lb_ctl.v:32]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
	Parameter RELOAD bound to: 199999 - type: integer 
	Parameter FILTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (19#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/debouncer.v:26]
INFO: [Synth 8-256] done synthesizing module 'lb_ctl' (20#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/lb_ctl.v:32]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:47]
INFO: [Synth 8-226] default block is never used [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:60]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (21#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:23]
INFO: [Synth 8-638] synthesizing module 'turn_10d' [E:/vivado/project/homework/sources_1/imports/project/turn_10d/turn_10d.srcs/sources_1/new/turn_10d.v:23]
WARNING: [Synth 8-6014] Unused sequential element pwm_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/turn_10d/turn_10d.srcs/sources_1/new/turn_10d.v:43]
INFO: [Synth 8-256] done synthesizing module 'turn_10d' (22#1) [E:/vivado/project/homework/sources_1/imports/project/turn_10d/turn_10d.srcs/sources_1/new/turn_10d.v:23]
INFO: [Synth 8-256] done synthesizing module 'bt_uart' (23#1) [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:4]
INFO: [Synth 8-638] synthesizing module 'top_flyinglogo' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/imports/sources/top_flyinglogo.v:4]
	Parameter logo_length bound to: 10'b1010000000 
	Parameter logo_hight bound to: 10'b0111100000 
INFO: [Synth 8-638] synthesizing module 'dcm_25m' [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'dcm_25m' (24#1) [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'cfg_ov7670' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_ov.v:18]
	Parameter par_camera_address bound to: 8'b01000010 
INFO: [Synth 8-638] synthesizing module 'cfg_reg' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_regs.v:13]
	Parameter LEN bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cfg_reg' (25#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_regs.v:13]
INFO: [Synth 8-638] synthesizing module 'SCCB_sender' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:177]
WARNING: [Synth 8-6014] Unused sequential element idr_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:76]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:77]
WARNING: [Synth 8-6014] Unused sequential element val_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:78]
WARNING: [Synth 8-6014] Unused sequential element SIOD_DAT_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:125]
INFO: [Synth 8-256] done synthesizing module 'SCCB_sender' (26#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-256] done synthesizing module 'cfg_ov7670' (27#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_ov.v:18]
INFO: [Synth 8-638] synthesizing module 'OV7670_CAPTURE' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-256] done synthesizing module 'OV7670_CAPTURE' (28#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-638] synthesizing module 'DPRAM_wrapper' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/DPRAM_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'cap_buffer' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/bd/cap_buffer/hdl/cap_buffer.v:13]
INFO: [Synth 8-638] synthesizing module 'cap_buffer_blk_mem_gen_0_0' [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/cap_buffer_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cap_buffer_blk_mem_gen_0_0' (29#1) [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/realtime/cap_buffer_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cap_buffer' (30#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/bd/cap_buffer/hdl/cap_buffer.v:13]
INFO: [Synth 8-256] done synthesizing module 'DPRAM_wrapper' (31#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/DPRAM_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/imports/sources/vga_timing.v:4]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (32#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/imports/sources/vga_timing.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_flyinglogo' (33#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/imports/sources/top_flyinglogo.v:4]
INFO: [Synth 8-256] done synthesizing module 'all_top' (34#1) [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/all_top.v:23]
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 361.203 ; gain = 116.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[15] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[14] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[13] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[12] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[11] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[10] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[9] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[8] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[7] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[6] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[5] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[4] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[3] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[2] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[1] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[0] to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:126]
WARNING: [Synth 8-3295] tying undriven pin rst_gen_i0:clk_samp to constant 0 [E:/vivado/project/homework/sources_1/imports/project/source/lab7/bt_uart.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 361.203 ; gain = 116.941
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp9/cap_buffer_blk_mem_gen_0_0_in_context.xdc] for cell 'top_flyinglogo/u1/DPRAM_i/blk_mem_gen_0'
Finished Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp9/cap_buffer_blk_mem_gen_0_0_in_context.xdc] for cell 'top_flyinglogo/u1/DPRAM_i/blk_mem_gen_0'
Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp11/clk_core_in_context.xdc] for cell 'bt_uart/clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp11/clk_core_in_context.xdc] for cell 'bt_uart/clk_gen_i0/clk_core_i0'
Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp13/dcm_25m_in_context.xdc] for cell 'top_flyinglogo/u0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp13/dcm_25m_in_context.xdc:1]
Finished Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp13/dcm_25m_in_context.xdc] for cell 'top_flyinglogo/u0'
Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp15/char_fifo_in_context.xdc] for cell 'bt_uart/char_fifo_i0'
Finished Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp15/char_fifo_in_context.xdc] for cell 'bt_uart/char_fifo_i0'
Parsing XDC File [E:/vivado/project/homework/project_3/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [E:/vivado/project/homework/project_3/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'OV7670_VSYNC_IBUF'. [E:/vivado/project/homework/project_3/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc:84]
Finished Parsing XDC File [E:/vivado/project/homework/project_3/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivado/project/homework/project_3/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/all_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/project/homework/project_3/project_3.srcs/constrs_1/imports/xdc/display_vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/all_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/all_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado/project/homework/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 667.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 667.172 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 667.172 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp13/dcm_25m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/vivado/project/homework/project_3/project_3.runs/synth_1/.Xil/Vivado-19072-DESKTOP-3VV6NPL/dcp13/dcm_25m_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for bt_uart/char_fifo_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bt_uart/clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_flyinglogo/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_flyinglogo/u1/DPRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_flyinglogo/u1/DPRAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 667.172 ; gain = 422.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/vivado/project/homework/sources_1/imports/project/source/lab7/clk_div.v:74]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:154]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_data16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_data32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dig4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:161]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:39]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/turn_10d/turn_10d.srcs/sources_1/new/turn_10d.v:45]
WARNING: [Synth 8-6014] Unused sequential element dout_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_regs.v:30]
WARNING: [Synth 8-6014] Unused sequential element cntr_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_regs.v:22]
INFO: [Synth 8-5546] ROM "SIOD_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element y_cnt_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/imports/sources/vga_timing.v:44]
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:154]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:154]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                CMD_WAIT |                               01 |                              001
                 GET_ARG |                               10 |                              010
               SEND_RESP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/cmd_parse.v:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 667.172 ; gain = 422.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 15    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_parse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
Module to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module resp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module turn_10d 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cfg_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module SCCB_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module OV7670_CAPTURE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module top_flyinglogo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/resp_gen.v:161]
WARNING: [Synth 8-6014] Unused sequential element rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/reset_bridge.v:60]
WARNING: [Synth 8-6014] Unused sequential element rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/reset_bridge.v:61]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_i0/uart_rx_ctl_i0/frm_err_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/uart_rx_ctl.v:257]
INFO: [Synth 8-5546] ROM "lb_ctl_i0/debouncer_i0/signal_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element seg7_0/clkdiv_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:39]
WARNING: [Synth 8-6014] Unused sequential element seg7_1/clkdiv_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:39]
WARNING: [Synth 8-6014] Unused sequential element turn_10d/counter_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/turn_10d/turn_10d.srcs/sources_1/new/turn_10d.v:45]
WARNING: [Synth 8-6014] Unused sequential element seg7_1/clkdiv_reg was removed.  [E:/vivado/project/homework/sources_1/imports/project/source/lab7/seg7decimal.v:39]
DSP Report: Generating DSP turn_10d/t1, operation Mode is: (C:0xe678)+(A:0x285d)*B.
DSP Report: operator turn_10d/t1 is absorbed into DSP turn_10d/t1.
DSP Report: operator turn_10d/t2 is absorbed into DSP turn_10d/t1.
INFO: [Synth 8-5546] ROM "u2/y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element I_CFG_OV7670/I_CFG_REG/dout_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_regs.v:30]
WARNING: [Synth 8-6014] Unused sequential element I_CFG_OV7670/I_CFG_REG/cntr_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/new/cfg_regs.v:22]
WARNING: [Synth 8-6014] Unused sequential element u2/y_cnt_reg was removed.  [E:/vivado/project/homework/project_3/project_3.srcs/sources_1/imports/sources/vga_timing.v:44]
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr_reg[0] )
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[0]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[4]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[8]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[12]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[3]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[2]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[1]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[7]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[6]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[5]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[11]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[10]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[9]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[15]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'bt_uart/cmd_parse_i0/send_resp_data_reg[14]' (FDRE) to 'bt_uart/cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bt_uart/cmd_parse_i0/send_resp_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bt_uart/cmd_parse_i0/send_resp_type_reg[1] )
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[0]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[1]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[2]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[3]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[4]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[5]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[6]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[7]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[8]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[9]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/vga_data_reg[10]' (FDR) to 'top_flyinglogo/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr_reg[0]' (FDE) to 'top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/old_value_val_reg) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/val_d1_reg) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[18]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[17]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[16]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[15]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[14]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[13]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[12]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[11]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[10]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[9]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[8]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[7]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[6]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[5]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[4]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[3]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[2]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[1]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/resp_gen_i0/to_bcd_i0/bcd_out_reg[0]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i0) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i1) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i2) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i3) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i4) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i5) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i6) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i7) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i8) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i9) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i10) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i11) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i12) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i13) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i14) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/OBUF_led_i15) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/send_resp_type_reg[1]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/send_resp_data_reg[13]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[15]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[14]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[13]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[12]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[11]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[10]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[9]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[8]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[7]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[6]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[5]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[4]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[3]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[2]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[1]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (bt_uart/cmd_parse_i0/bt_data16_reg[0]) is unused and will be removed from module all_top.
WARNING: [Synth 8-3332] Sequential element (top_flyinglogo/I_CFG_OV7670/I_SCCB_sender/dr_reg[1]) is unused and will be removed from module all_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 667.172 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+---------------------------------+---------------+----------------+
|Module Name    | RTL Object                      | Depth x Width | Implemented As | 
+---------------+---------------------------------+---------------+----------------+
|cfg_reg        | dout_reg                        | 256x16        | Block RAM      | 
|top_flyinglogo | I_CFG_OV7670/I_CFG_REG/dout_reg | 256x16        | Block RAM      | 
+---------------+---------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|turn_10d    | (C:0xe678)+(A:0x285d)*B | 5      | 14     | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'bt_uart/clk_gen_i0/clk_core_i0/clk_out1' to pin 'bt_uart/clk_gen_i0/clk_core_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bt_uart/clk_gen_i0/clk_core_i0/clk_out2' to pin 'bt_uart/clk_gen_i0/clk_core_i0/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_flyinglogo/u0/clk_out1' to pin 'top_flyinglogo/u0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 668.684 ; gain = 424.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 678.824 ; gain = 434.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top_flyinglogo/I_CFG_OV7670/I_CFG_REG/dout_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |char_fifo                  |         1|
|2     |clk_core                   |         1|
|3     |dcm_25m                    |         1|
|4     |cap_buffer_blk_mem_gen_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |cap_buffer_blk_mem_gen_0_0 |     1|
|2     |char_fifo                  |     1|
|3     |clk_core                   |     1|
|4     |dcm_25m                    |     1|
|5     |BUFG                       |     2|
|6     |BUFHCE                     |     1|
|7     |CARRY4                     |    52|
|8     |DSP48E1                    |     1|
|9     |LUT1                       |   164|
|10    |LUT2                       |   100|
|11    |LUT3                       |    49|
|12    |LUT4                       |    99|
|13    |LUT5                       |    57|
|14    |LUT6                       |   124|
|15    |MUXF7                      |     1|
|16    |RAMB18E1                   |     1|
|17    |FDCE                       |    29|
|18    |FDPE                       |     5|
|19    |FDRE                       |   334|
|20    |FDSE                       |    40|
|21    |IBUF                       |    20|
|22    |IOBUF                      |     1|
|23    |OBUF                       |    52|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------------------------------+----------------+------+
|      |Instance                         |Module          |Cells |
+------+---------------------------------+----------------+------+
|1     |top                              |                |  1147|
|2     |  bt_uart                        |bt_uart         |   692|
|3     |    clk_gen_i0                   |clk_gen         |    49|
|4     |      clk_div_i0                 |clk_div         |    44|
|5     |    cmd_parse_i0                 |cmd_parse       |   116|
|6     |    lb_ctl_i0                    |lb_ctl          |    71|
|7     |      debouncer_i0               |debouncer       |    67|
|8     |        meta_harden_signal_in_i0 |meta_harden_4   |     4|
|9     |      meta_harden_rxd_i0         |meta_harden_3   |     3|
|10    |    resp_gen_i0                  |resp_gen        |    23|
|11    |    rst_gen_i0                   |rst_gen         |     4|
|12    |      reset_bridge_clk_rx_i0     |reset_bridge    |     2|
|13    |      reset_bridge_clk_tx_i0     |reset_bridge_2  |     2|
|14    |    seg7_0                       |seg7decimal     |    60|
|15    |    seg7_1                       |seg7decimal_0   |    11|
|16    |    turn_10d                     |turn_10d        |   198|
|17    |    uart_rx_i0                   |uart_rx         |    87|
|18    |      meta_harden_rxd_i0         |meta_harden     |     2|
|19    |      uart_baud_gen_rx_i0        |uart_baud_gen_1 |    26|
|20    |      uart_rx_ctl_i0             |uart_rx_ctl     |    59|
|21    |    uart_tx_i0                   |uart_tx         |    59|
|22    |      uart_baud_gen_tx_i0        |uart_baud_gen   |    27|
|23    |      uart_tx_ctl_i0             |uart_tx_ctl     |    32|
|24    |  top_flyinglogo                 |top_flyinglogo  |   383|
|25    |    I_CFG_OV7670                 |cfg_ov7670      |   163|
|26    |      I_CFG_REG                  |cfg_reg         |    29|
|27    |      I_SCCB_sender              |SCCB_sender     |   134|
|28    |    OV7670_CAPTURE               |OV7670_CAPTURE  |    99|
|29    |    u1                           |DPRAM_wrapper   |     2|
|30    |      DPRAM_i                    |cap_buffer      |     1|
|31    |    u2                           |vga_640x480     |    70|
+------+---------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 693.668 ; gain = 449.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 693.668 ; gain = 143.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 693.668 ; gain = 449.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

155 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 693.668 ; gain = 461.023
INFO: [Common 17-1381] The checkpoint 'E:/vivado/project/homework/project_3/project_3.runs/synth_1/all_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 693.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 00:33:34 2017...
