LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY DSP_OUT1 IS
	GENERIC (ADDR8:STD_LOGIC_VECTOR(11 DOWNTO 0):=x"008";
	ADDR9:STD_LOGIC_VECTOR(11 DOWNTO 0):=x"009");
	PORT(CS,RD,FLAG: IN STD_LOGIC;
	DATA1:IN STD_LOGIC_VECTOR(13 downto 0);
	ADDR:IN STD_LOGIC_VECTOR(11 downto 0);
	DATAOUT:OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END ENTITY;
ARCHITECTURE BHV OF DSP_OUT1 IS
	
BEGIN
	PROCESS(CS,RD,ADDR,DATA1,DATA2)
	BEGIN
		IF CS='0' AND RD='0' THEN
				CASE(ADDR) IS
					WHEN ADDR2 => DATAOUT<=DATA1(31 DOWNTO 16);
					WHEN ADDR3 => DATAOUT<=DATA1(15 DOWNTO 0);
					WHEN ADDR4 => DATAOUT<=DATA2(31 DOWNTO 16);
					WHEN ADDR5 => DATAOUT<=DATA2(15 DOWNTO 0);
					WHEN OTHERS => DATAOUT<=(OTHERS=>'Z');
				END CASE;
		ELSE DATAOUT<=(OTHERS=>'Z');
		END IF;
	END PROCESS;
END BHV;