#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 14 16:35:06 2025
# Process ID: 15676
# Current directory: C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Transmitter_IP_0_0_synth_1
# Command line: vivado.exe -log transceiver_Transmitter_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source transceiver_Transmitter_IP_0_0.tcl
# Log file: C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Transmitter_IP_0_0_synth_1/transceiver_Transmitter_IP_0_0.vds
# Journal file: C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Transmitter_IP_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source transceiver_Transmitter_IP_0_0.tcl -notrace
Command: synth_design -top transceiver_Transmitter_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 380.695 ; gain = 100.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'transceiver_Transmitter_IP_0_0' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Transmitter_IP_0_0/synth/transceiver_Transmitter_IP_0_0.vhd:83]
	Parameter C_Transmitter_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_Transmitter_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Transmitter_IP_v1_0' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0.vhd:5' bound to instance 'U0' of component 'Transmitter_IP_v1_0' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Transmitter_IP_0_0/synth/transceiver_Transmitter_IP_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Transmitter_IP_v1_0' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0.vhd:49]
	Parameter C_Transmitter_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_Transmitter_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Transmitter_IP_v1_0_Transmitter' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:5' bound to instance 'Transmitter_IP_v1_0_Transmitter_inst' of component 'Transmitter_IP_v1_0_Transmitter' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Transmitter_IP_v1_0_Transmitter' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:238]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:368]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'transmitter_ip' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter_ip.vhd:4' bound to instance 'transmitter_ip_inst' of component 'transmitter_ip' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:402]
INFO: [Synth 8-638] synthesizing module 'transmitter_ip' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter_ip.vhd:18]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'transmitter' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter.vhd:5' bound to instance 'transmitter_inst' of component 'transmitter' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter_ip.vhd:54]
INFO: [Synth 8-638] synthesizing module 'transmitter' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter.vhd:18]
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transmitter' (1#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter.vhd:18]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/genEna.vhd:6' bound to instance 'genEna_inst' of component 'genEna' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter_ip.vhd:67]
INFO: [Synth 8-638] synthesizing module 'genEna' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/genEna.vhd:18]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (2#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/genEna.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'transmitter_ip' (3#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/src/transmitter_ip.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'Transmitter_IP_v1_0_Transmitter' (4#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0_Transmitter.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Transmitter_IP_v1_0' (5#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/9ae5/hdl/Transmitter_IP_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'transceiver_Transmitter_IP_0_0' (6#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Transmitter_IP_0_0/synth/transceiver_Transmitter_IP_0_0.vhd:83]
WARNING: [Synth 8-3331] design Transmitter_IP_v1_0_Transmitter has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Transmitter_IP_v1_0_Transmitter has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Transmitter_IP_v1_0_Transmitter has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Transmitter_IP_v1_0_Transmitter has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Transmitter_IP_v1_0_Transmitter has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Transmitter_IP_v1_0_Transmitter has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 435.711 ; gain = 155.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 435.711 ; gain = 155.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 435.711 ; gain = 155.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 753.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 753.699 ; gain = 473.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 753.699 ; gain = 473.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 753.699 ; gain = 473.629
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "serial_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 753.699 ; gain = 473.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Transmitter_IP_v1_0_Transmitter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design transceiver_Transmitter_IP_0_0 has unconnected port transmitter_awprot[2]
WARNING: [Synth 8-3331] design transceiver_Transmitter_IP_0_0 has unconnected port transmitter_awprot[1]
WARNING: [Synth 8-3331] design transceiver_Transmitter_IP_0_0 has unconnected port transmitter_awprot[0]
WARNING: [Synth 8-3331] design transceiver_Transmitter_IP_0_0 has unconnected port transmitter_arprot[2]
WARNING: [Synth 8-3331] design transceiver_Transmitter_IP_0_0 has unconnected port transmitter_arprot[1]
WARNING: [Synth 8-3331] design transceiver_Transmitter_IP_0_0 has unconnected port transmitter_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/Transmitter_IP_v1_0_Transmitter_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Transmitter_IP_v1_0_Transmitter_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Transmitter_IP_v1_0_Transmitter_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Transmitter_IP_v1_0_Transmitter_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/aw_en_reg) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/axi_bresp_reg[1]) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awaddr_reg[1]) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awaddr_reg[0]) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/axi_araddr_reg[1]) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/axi_araddr_reg[0]) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rresp_reg[1]) is unused and will be removed from module transceiver_Transmitter_IP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 753.699 ; gain = 473.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 759.668 ; gain = 479.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 759.891 ; gain = 479.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     3|
|5     |LUT4   |    27|
|6     |LUT5   |     6|
|7     |LUT6   |    41|
|8     |FDRE   |   204|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   298|
|2     |  U0                                     |Transmitter_IP_v1_0             |   298|
|3     |    Transmitter_IP_v1_0_Transmitter_inst |Transmitter_IP_v1_0_Transmitter |   298|
|4     |      transmitter_ip_inst                |transmitter_ip                  |    69|
|5     |        genEna_inst                      |genEna                          |    38|
|6     |        transmitter_inst                 |transmitter                     |    31|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 771.125 ; gain = 173.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 771.125 ; gain = 491.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 783.488 ; gain = 514.891
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Transmitter_IP_0_0_synth_1/transceiver_Transmitter_IP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Transmitter_IP_0_0/transceiver_Transmitter_IP_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Transmitter_IP_0_0_synth_1/transceiver_Transmitter_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file transceiver_Transmitter_IP_0_0_utilization_synth.rpt -pb transceiver_Transmitter_IP_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 783.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 16:36:40 2025...
