# Iverilog_MIPS
simulation for MIPS

__Module List :__
---
Piyarach :
| MODULE      | FINISH | TEST | LINK FILE TEST |
|-------------|--------|------|----------------|
|  ALU        | [ ]    | [ ]  |                |             
|  ALUControl | [x]    | [x]  |                |
|  ADD        | [x]    | [x]  |                |
|  SUBTRACT   | [x]    | [x]  |                |
|  SLT        | [x]    | [x]  |                |
  
Wirod :
  * Control
  * MUX ( 6 bit ,32 bit )
  * OR , AND , XOR , NOR 
  * PC
  * SHIFT LEFT
  * Jump
  * Branch
  
Sitthisak :
  * CPU
  * Register
  * Memory ( Instruction , Data )
  * LW , SW
  * Sign Extend
