evAH.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devAH : device CLMA
{

    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "LUT6"
    );
    port
    (
        input A0,
        logic output FGA_COUT
    );
}; // end of device devAH


structure netlist of devAH
{

    wire        ntA0       ;
    wire        ntCYA      ;
    
    ntA0        <= A0      ;
    FGA_COUT    <= ntCYA   ;
    
    device LUT6 FYA
    parameter map
    (
        CP_INIT         =>    CP_INITA       ,
        CP_MODE         =>    CP_MODEA
    )                         
    port map                  
    (                         
        A0              =>    ntA0           ,
        COUT            =>    ntCYA
    );
}; // end of structure netlist of devAH



