0.7
2020.2
May  7 2023
15:24:31
D:/SimpleUART/SimpleUART.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/SimpleUART/SimpleUART.srcs/sim_1/new/uart_tb.sv,1703453820,systemVerilog,,,,uart_tb,,uvm,,,,,,
D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_rx.sv,1703453560,systemVerilog,,D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_top.sv,,uart_rx,,uvm,,,,,,
D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_top.sv,1703452154,systemVerilog,,D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv,,uart_top,,uvm,,,,,,
D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv,1703454250,systemVerilog,,D:/SimpleUART/SimpleUART.srcs/sim_1/new/uart_tb.sv,,uart_tx,,uvm,,,,,,
