--
--	Conversion of RPPSOC-VGA-Colors.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Nov 08 16:15:08 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LED5_4_net_0 : bit;
SIGNAL Net_620 : bit;
SIGNAL tmpFB_0__LED5_4_net_0 : bit;
SIGNAL tmpIO_0__LED5_4_net_0 : bit;
TERMINAL tmpSIOVREF__LED5_4_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LED5_4_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_18_net_0 : bit;
SIGNAL Net_600 : bit;
SIGNAL tmpIO_0__RP_GPIO_18_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_18_net_0 : bit;
SIGNAL tmpOE__COMP_SYNC_net_0 : bit;
SIGNAL Net_765 : bit;
SIGNAL tmpFB_0__COMP_SYNC_net_0 : bit;
SIGNAL tmpIO_0__COMP_SYNC_net_0 : bit;
TERMINAL tmpSIOVREF__COMP_SYNC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COMP_SYNC_net_0 : bit;
SIGNAL tmpOE__P3_16_net_0 : bit;
SIGNAL Net_238 : bit;
SIGNAL tmpFB_0__P3_16_net_0 : bit;
SIGNAL tmpIO_0__P3_16_net_0 : bit;
TERMINAL tmpSIOVREF__P3_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_16_net_0 : bit;
SIGNAL tmpOE__BLANK_net_0 : bit;
SIGNAL Net_760 : bit;
SIGNAL tmpFB_0__BLANK_net_0 : bit;
SIGNAL tmpIO_0__BLANK_net_0 : bit;
TERMINAL tmpSIOVREF__BLANK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLANK_net_0 : bit;
SIGNAL tmpOE__GRN_net_0 : bit;
SIGNAL Net_755 : bit;
SIGNAL tmpFB_0__GRN_net_0 : bit;
SIGNAL tmpIO_0__GRN_net_0 : bit;
TERMINAL tmpSIOVREF__GRN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GRN_net_0 : bit;
SIGNAL tmpOE__HSYNC_net_0 : bit;
SIGNAL HorSync : bit;
SIGNAL tmpFB_0__HSYNC_net_0 : bit;
SIGNAL tmpIO_0__HSYNC_net_0 : bit;
TERMINAL tmpSIOVREF__HSYNC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HSYNC_net_0 : bit;
SIGNAL tmpOE__VSYNC_net_0 : bit;
SIGNAL VertSync : bit;
ATTRIBUTE soft of VertSync:SIGNAL IS '1';
SIGNAL tmpFB_0__VSYNC_net_0 : bit;
SIGNAL tmpIO_0__VSYNC_net_0 : bit;
TERMINAL tmpSIOVREF__VSYNC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VSYNC_net_0 : bit;
SIGNAL tmpOE__BLUE_net_0 : bit;
SIGNAL Net_758 : bit;
SIGNAL tmpFB_0__BLUE_net_0 : bit;
SIGNAL tmpIO_0__BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_net_0 : bit;
SIGNAL tmpOE__RED_net_0 : bit;
SIGNAL Net_749 : bit;
SIGNAL tmpFB_0__RED_net_0 : bit;
SIGNAL tmpIO_0__RED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_net_0 : bit;
SIGNAL tmpOE__P3_4_net_0 : bit;
SIGNAL Net_235 : bit;
SIGNAL tmpFB_0__P3_4_net_0 : bit;
SIGNAL tmpIO_0__P3_4_net_0 : bit;
TERMINAL tmpSIOVREF__P3_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_4_net_0 : bit;
SIGNAL tmpOE__P3_6_net_0 : bit;
SIGNAL Net_243 : bit;
SIGNAL tmpFB_0__P3_6_net_0 : bit;
SIGNAL tmpIO_0__P3_6_net_0 : bit;
TERMINAL tmpSIOVREF__P3_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_6_net_0 : bit;
SIGNAL tmpOE__P3_8_net_0 : bit;
SIGNAL Net_242 : bit;
SIGNAL tmpFB_0__P3_8_net_0 : bit;
SIGNAL tmpIO_0__P3_8_net_0 : bit;
TERMINAL tmpSIOVREF__P3_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_8_net_0 : bit;
SIGNAL tmpOE__P3_10_net_0 : bit;
SIGNAL Net_241 : bit;
SIGNAL tmpFB_0__P3_10_net_0 : bit;
SIGNAL tmpIO_0__P3_10_net_0 : bit;
TERMINAL tmpSIOVREF__P3_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_10_net_0 : bit;
SIGNAL tmpOE__P3_12_net_0 : bit;
SIGNAL Net_240 : bit;
SIGNAL tmpFB_0__P3_12_net_0 : bit;
SIGNAL tmpIO_0__P3_12_net_0 : bit;
TERMINAL tmpSIOVREF__P3_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_12_net_0 : bit;
SIGNAL tmpOE__P3_14_net_0 : bit;
SIGNAL Net_239 : bit;
SIGNAL tmpFB_0__P3_14_net_0 : bit;
SIGNAL tmpIO_0__P3_14_net_0 : bit;
TERMINAL tmpSIOVREF__P3_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P3_14_net_0 : bit;
SIGNAL tmpOE__P4_3_net_0 : bit;
SIGNAL Net_99 : bit;
SIGNAL tmpFB_0__P4_3_net_0 : bit;
SIGNAL tmpIO_0__P4_3_net_0 : bit;
TERMINAL tmpSIOVREF__P4_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_3_net_0 : bit;
SIGNAL tmpOE__P4_5_net_0 : bit;
SIGNAL Net_100 : bit;
SIGNAL tmpFB_0__P4_5_net_0 : bit;
SIGNAL tmpIO_0__P4_5_net_0 : bit;
TERMINAL tmpSIOVREF__P4_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_5_net_0 : bit;
SIGNAL tmpOE__P4_7_net_0 : bit;
SIGNAL Net_101 : bit;
SIGNAL tmpFB_0__P4_7_net_0 : bit;
SIGNAL tmpIO_0__P4_7_net_0 : bit;
TERMINAL tmpSIOVREF__P4_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_7_net_0 : bit;
SIGNAL tmpOE__P4_9_net_0 : bit;
SIGNAL Net_102 : bit;
SIGNAL tmpFB_0__P4_9_net_0 : bit;
SIGNAL tmpIO_0__P4_9_net_0 : bit;
TERMINAL tmpSIOVREF__P4_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_9_net_0 : bit;
SIGNAL tmpOE__P4_11_net_0 : bit;
SIGNAL Net_103 : bit;
SIGNAL tmpFB_0__P4_11_net_0 : bit;
SIGNAL tmpIO_0__P4_11_net_0 : bit;
TERMINAL tmpSIOVREF__P4_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_11_net_0 : bit;
SIGNAL tmpOE__P4_13_net_0 : bit;
SIGNAL Net_104 : bit;
SIGNAL tmpFB_0__P4_13_net_0 : bit;
SIGNAL tmpIO_0__P4_13_net_0 : bit;
TERMINAL tmpSIOVREF__P4_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_13_net_0 : bit;
SIGNAL tmpOE__P4_15_net_0 : bit;
SIGNAL Net_105 : bit;
SIGNAL tmpFB_0__P4_15_net_0 : bit;
SIGNAL tmpIO_0__P4_15_net_0 : bit;
TERMINAL tmpSIOVREF__P4_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_15_net_0 : bit;
SIGNAL tmpOE__P4_4_net_0 : bit;
SIGNAL Net_135 : bit;
SIGNAL tmpFB_0__P4_4_net_0 : bit;
SIGNAL tmpIO_0__P4_4_net_0 : bit;
TERMINAL tmpSIOVREF__P4_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_4_net_0 : bit;
SIGNAL tmpOE__P4_6_net_0 : bit;
SIGNAL Net_136 : bit;
SIGNAL tmpFB_0__P4_6_net_0 : bit;
SIGNAL tmpIO_0__P4_6_net_0 : bit;
TERMINAL tmpSIOVREF__P4_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_6_net_0 : bit;
SIGNAL tmpOE__P4_8_net_0 : bit;
SIGNAL Net_134 : bit;
SIGNAL tmpFB_0__P4_8_net_0 : bit;
SIGNAL tmpIO_0__P4_8_net_0 : bit;
TERMINAL tmpSIOVREF__P4_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_8_net_0 : bit;
SIGNAL tmpOE__P4_10_net_0 : bit;
SIGNAL Net_133 : bit;
SIGNAL tmpFB_0__P4_10_net_0 : bit;
SIGNAL tmpIO_0__P4_10_net_0 : bit;
TERMINAL tmpSIOVREF__P4_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_10_net_0 : bit;
SIGNAL tmpOE__P4_12_net_0 : bit;
SIGNAL Net_132 : bit;
SIGNAL tmpFB_0__P4_12_net_0 : bit;
SIGNAL tmpIO_0__P4_12_net_0 : bit;
TERMINAL tmpSIOVREF__P4_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_12_net_0 : bit;
SIGNAL tmpOE__P4_14_net_0 : bit;
SIGNAL Net_131 : bit;
SIGNAL tmpFB_0__P4_14_net_0 : bit;
SIGNAL tmpIO_0__P4_14_net_0 : bit;
TERMINAL tmpSIOVREF__P4_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_14_net_0 : bit;
SIGNAL tmpOE__P4_16_net_0 : bit;
SIGNAL Net_130 : bit;
SIGNAL tmpFB_0__P4_16_net_0 : bit;
SIGNAL tmpIO_0__P4_16_net_0 : bit;
TERMINAL tmpSIOVREF__P4_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_16_net_0 : bit;
SIGNAL tmpOE__P4_18_net_0 : bit;
SIGNAL Net_129 : bit;
SIGNAL tmpFB_0__P4_18_net_0 : bit;
SIGNAL tmpIO_0__P4_18_net_0 : bit;
TERMINAL tmpSIOVREF__P4_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_18_net_0 : bit;
SIGNAL tmpOE__P4_17_net_0 : bit;
SIGNAL Net_137 : bit;
SIGNAL tmpFB_0__P4_17_net_0 : bit;
SIGNAL tmpIO_0__P4_17_net_0 : bit;
TERMINAL tmpSIOVREF__P4_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P4_17_net_0 : bit;
SIGNAL Net_791_9 : bit;
SIGNAL Net_791_8 : bit;
SIGNAL Net_791_7 : bit;
SIGNAL Net_791_6 : bit;
SIGNAL Net_791_5 : bit;
SIGNAL Net_791_4 : bit;
SIGNAL Net_791_3 : bit;
SIGNAL Net_791_2 : bit;
SIGNAL Net_791_1 : bit;
SIGNAL Net_791_0 : bit;
SIGNAL PixClk : bit;
SIGNAL Net_787_9 : bit;
SIGNAL Net_788 : bit;
ATTRIBUTE soft of Net_788:SIGNAL IS '1';
SIGNAL lineClear : bit;
ATTRIBUTE soft of lineClear:SIGNAL IS '1';
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL Net_787_8 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL Net_787_7 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL Net_787_6 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL Net_787_5 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL Net_787_4 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL Net_787_3 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL Net_787_2 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL Net_787_1 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL Net_787_0 : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_31\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_30\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_29\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_28\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_27\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_26\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_25\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_24\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_23\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_22\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_21\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_20\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_19\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_18\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_17\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_16\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_15\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_14\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_13\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_12\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_11\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_10\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_9\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_8\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_7\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_6\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_5\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_4\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_3\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_2\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_1\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:b_0\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_9\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_8\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_7\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_6\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_5\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_4\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_3\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_2\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_1\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \VerticalCounter_1:MODIN1_0\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \VerticalCounter_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__RP_GPIO_17_net_0 : bit;
SIGNAL Net_601 : bit;
SIGNAL tmpIO_0__RP_GPIO_17_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_17_net_0 : bit;
SIGNAL Net_792 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL tmpOE__RP_GPIO_27_net_0 : bit;
SIGNAL Net_602 : bit;
SIGNAL tmpIO_0__RP_GPIO_27_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_27_net_0 : bit;
SIGNAL Net_657_2 : bit;
SIGNAL Net_657_1 : bit;
SIGNAL Net_657_0 : bit;
SIGNAL tmpOE__RP_GPIO_22_net_0 : bit;
SIGNAL Net_603 : bit;
SIGNAL tmpIO_0__RP_GPIO_22_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_22_net_0 : bit;
SIGNAL CharClk : bit;
ATTRIBUTE soft of CharClk:SIGNAL IS '1';
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL tmpOE__RP_GPIO_23_net_0 : bit;
SIGNAL Net_604 : bit;
SIGNAL tmpIO_0__RP_GPIO_23_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_23_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_23_net_0 : bit;
SIGNAL Net_794 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL tmpOE__RP_GPIO_24_net_0 : bit;
SIGNAL Net_605 : bit;
SIGNAL tmpIO_0__RP_GPIO_24_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_24_net_0 : bit;
SIGNAL Net_795_9 : bit;
SIGNAL Net_795_8 : bit;
SIGNAL Net_795_7 : bit;
SIGNAL Net_795_6 : bit;
SIGNAL Net_795_5 : bit;
SIGNAL Net_795_4 : bit;
SIGNAL Net_795_3 : bit;
SIGNAL Net_795_2 : bit;
SIGNAL Net_795_1 : bit;
SIGNAL Net_795_0 : bit;
SIGNAL tmpOE__RP_GPIO_25_net_0 : bit;
SIGNAL Net_606 : bit;
SIGNAL tmpIO_0__RP_GPIO_25_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_25_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_5_net_0 : bit;
SIGNAL Net_607 : bit;
SIGNAL tmpIO_0__RP_GPIO_5_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_5_net_0 : bit;
SIGNAL Net_655_2 : bit;
SIGNAL Net_444 : bit;
SIGNAL Net_442 : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL Net_655_1 : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL Net_655_0 : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_31\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_30\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_29\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_28\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_27\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_26\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_25\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_24\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_23\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_22\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_21\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_20\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_19\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_18\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_17\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_16\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_15\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_14\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_13\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_12\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_11\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_10\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_9\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_8\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_7\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_6\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_5\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_4\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_3\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_2\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_1\ : bit;
SIGNAL \CharacterCounter:MODULE_2:b_0\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \CharacterCounter:MODIN2_2\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \CharacterCounter:MODIN2_1\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \CharacterCounter:MODIN2_0\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \CharacterCounter:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__RP_GPIO_6_net_0 : bit;
SIGNAL Net_609 : bit;
SIGNAL tmpIO_0__RP_GPIO_6_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_6_net_0 : bit;
SIGNAL Net_810 : bit;
SIGNAL tmpOE__RP_GPIO_12_net_0 : bit;
SIGNAL Net_610 : bit;
SIGNAL tmpIO_0__RP_GPIO_12_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_12_net_0 : bit;
SIGNAL Net_793_9 : bit;
SIGNAL Net_793_8 : bit;
SIGNAL Net_793_7 : bit;
SIGNAL Net_793_6 : bit;
SIGNAL Net_793_5 : bit;
SIGNAL Net_793_4 : bit;
SIGNAL Net_793_3 : bit;
SIGNAL Net_793_2 : bit;
SIGNAL Net_793_1 : bit;
SIGNAL Net_793_0 : bit;
SIGNAL tmpOE__RP_GPIO_13_net_0 : bit;
SIGNAL Net_611 : bit;
SIGNAL tmpIO_0__RP_GPIO_13_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_13_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_19_net_0 : bit;
SIGNAL Net_612 : bit;
SIGNAL tmpIO_0__RP_GPIO_19_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_19_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_16_net_0 : bit;
SIGNAL Net_613 : bit;
SIGNAL tmpIO_0__RP_GPIO_16_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_16_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_26_net_0 : bit;
SIGNAL Net_614 : bit;
SIGNAL tmpIO_0__RP_GPIO_26_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_26_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_20_net_0 : bit;
SIGNAL Net_615 : bit;
SIGNAL tmpIO_0__RP_GPIO_20_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_20_net_0 : bit;
SIGNAL tmpOE__RP_GPIO_21_net_0 : bit;
SIGNAL Net_616 : bit;
SIGNAL tmpIO_0__RP_GPIO_21_net_0 : bit;
TERMINAL tmpSIOVREF__RP_GPIO_21_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RP_GPIO_21_net_0 : bit;
SIGNAL Net_790_9 : bit;
SIGNAL Net_790_8 : bit;
SIGNAL Net_790_7 : bit;
SIGNAL Net_790_6 : bit;
SIGNAL Net_790_5 : bit;
SIGNAL Net_790_4 : bit;
SIGNAL Net_790_3 : bit;
SIGNAL Net_790_2 : bit;
SIGNAL Net_790_1 : bit;
SIGNAL Net_790_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL Net_608 : bit;
ATTRIBUTE soft of Net_608:SIGNAL IS '1';
SIGNAL CUBEtmp0 : bit;
SIGNAL Net_619 : bit;
ATTRIBUTE soft of Net_619:SIGNAL IS '1';
SIGNAL CUBEtmp1 : bit;
SIGNAL cydff_3 : bit;
SIGNAL Net_757 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL ColCount_5 : bit;
SIGNAL ColCount_4 : bit;
SIGNAL Net_722 : bit;
ATTRIBUTE soft of Net_722:SIGNAL IS '1';
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL Net_804 : bit;
SIGNAL Net_748 : bit;
SIGNAL Net_780 : bit;
SIGNAL VBlank : bit;
SIGNAL HorBlank : bit;
SIGNAL cydff_1 : bit;
SIGNAL cydff_2 : bit;
SIGNAL cydff_4 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL ColCount_6 : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL ColCount_3 : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL ColCount_2 : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL ColCount_1 : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL ColCount_0 : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_31\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_30\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_29\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_28\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_27\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_26\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_25\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_24\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_23\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_22\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_21\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_20\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_19\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_18\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_17\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_16\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_15\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_14\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_13\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_12\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_11\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_10\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_9\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_8\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_7\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_6\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_5\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_4\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_3\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_2\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_1\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:b_0\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_6\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_5\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_4\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_3\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_2\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_1\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \HorizontalCounter_1:MODIN3_0\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \HorizontalCounter_1:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL Net_770_6 : bit;
SIGNAL Net_770_5 : bit;
SIGNAL Net_770_4 : bit;
SIGNAL Net_770_3 : bit;
SIGNAL Net_770_2 : bit;
SIGNAL Net_770_1 : bit;
SIGNAL Net_770_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL Net_772_6 : bit;
SIGNAL Net_772_5 : bit;
SIGNAL Net_772_4 : bit;
SIGNAL Net_772_3 : bit;
SIGNAL Net_772_2 : bit;
SIGNAL Net_772_1 : bit;
SIGNAL Net_772_0 : bit;
SIGNAL Net_773 : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL Net_775 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL Net_774_6 : bit;
SIGNAL Net_774_5 : bit;
SIGNAL Net_774_4 : bit;
SIGNAL Net_774_3 : bit;
SIGNAL Net_774_2 : bit;
SIGNAL Net_774_1 : bit;
SIGNAL Net_774_0 : bit;
SIGNAL Net_776_6 : bit;
SIGNAL Net_776_5 : bit;
SIGNAL Net_776_4 : bit;
SIGNAL Net_776_3 : bit;
SIGNAL Net_776_2 : bit;
SIGNAL Net_776_1 : bit;
SIGNAL Net_776_0 : bit;
SIGNAL \MODULE_4:g1:a0:newa_9\ : bit;
SIGNAL MODIN4_9 : bit;
SIGNAL \MODULE_4:g1:a0:newa_8\ : bit;
SIGNAL MODIN4_8 : bit;
SIGNAL \MODULE_4:g1:a0:newa_7\ : bit;
SIGNAL MODIN4_7 : bit;
SIGNAL \MODULE_4:g1:a0:newa_6\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \MODULE_4:g1:a0:newa_5\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \MODULE_4:g1:a0:newa_4\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \MODULE_4:g1:a0:newa_3\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \MODULE_4:g1:a0:newa_2\ : bit;
SIGNAL MODIN4_2 : bit;
SIGNAL \MODULE_4:g1:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \MODULE_4:g1:a0:newb_9\ : bit;
SIGNAL MODIN5_9 : bit;
SIGNAL \MODULE_4:g1:a0:newb_8\ : bit;
SIGNAL MODIN5_8 : bit;
SIGNAL \MODULE_4:g1:a0:newb_7\ : bit;
SIGNAL MODIN5_7 : bit;
SIGNAL \MODULE_4:g1:a0:newb_6\ : bit;
SIGNAL MODIN5_6 : bit;
SIGNAL \MODULE_4:g1:a0:newb_5\ : bit;
SIGNAL MODIN5_5 : bit;
SIGNAL \MODULE_4:g1:a0:newb_4\ : bit;
SIGNAL MODIN5_4 : bit;
SIGNAL \MODULE_4:g1:a0:newb_3\ : bit;
SIGNAL MODIN5_3 : bit;
SIGNAL \MODULE_4:g1:a0:newb_2\ : bit;
SIGNAL MODIN5_2 : bit;
SIGNAL \MODULE_4:g1:a0:newb_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \MODULE_4:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \MODULE_4:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:eq\:SIGNAL IS 2;
SIGNAL \MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:neq\:SIGNAL IS 2;
SIGNAL \MODULE_5:g1:a0:newa_2\ : bit;
SIGNAL MODIN6_2 : bit;
SIGNAL \MODULE_5:g1:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \MODULE_5:g1:a0:newb_2\ : bit;
SIGNAL MODIN7_2 : bit;
SIGNAL \MODULE_5:g1:a0:newb_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_5:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \MODULE_5:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:neq\:SIGNAL IS 2;
SIGNAL \MODULE_6:g1:a0:newa_9\ : bit;
SIGNAL MODIN8_9 : bit;
SIGNAL \MODULE_6:g1:a0:newa_8\ : bit;
SIGNAL MODIN8_8 : bit;
SIGNAL \MODULE_6:g1:a0:newa_7\ : bit;
SIGNAL MODIN8_7 : bit;
SIGNAL \MODULE_6:g1:a0:newa_6\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \MODULE_6:g1:a0:newa_5\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \MODULE_6:g1:a0:newa_4\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \MODULE_6:g1:a0:newa_3\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \MODULE_6:g1:a0:newa_2\ : bit;
SIGNAL MODIN8_2 : bit;
SIGNAL \MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_6:g1:a0:newb_9\ : bit;
SIGNAL MODIN9_9 : bit;
SIGNAL \MODULE_6:g1:a0:newb_8\ : bit;
SIGNAL MODIN9_8 : bit;
SIGNAL \MODULE_6:g1:a0:newb_7\ : bit;
SIGNAL MODIN9_7 : bit;
SIGNAL \MODULE_6:g1:a0:newb_6\ : bit;
SIGNAL MODIN9_6 : bit;
SIGNAL \MODULE_6:g1:a0:newb_5\ : bit;
SIGNAL MODIN9_5 : bit;
SIGNAL \MODULE_6:g1:a0:newb_4\ : bit;
SIGNAL MODIN9_4 : bit;
SIGNAL \MODULE_6:g1:a0:newb_3\ : bit;
SIGNAL MODIN9_3 : bit;
SIGNAL \MODULE_6:g1:a0:newb_2\ : bit;
SIGNAL MODIN9_2 : bit;
SIGNAL \MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_6:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:neq\:SIGNAL IS 2;
SIGNAL \MODULE_7:g1:a0:newa_9\ : bit;
SIGNAL MODIN10_9 : bit;
SIGNAL \MODULE_7:g1:a0:newa_8\ : bit;
SIGNAL MODIN10_8 : bit;
SIGNAL \MODULE_7:g1:a0:newa_7\ : bit;
SIGNAL MODIN10_7 : bit;
SIGNAL \MODULE_7:g1:a0:newa_6\ : bit;
SIGNAL MODIN10_6 : bit;
SIGNAL \MODULE_7:g1:a0:newa_5\ : bit;
SIGNAL MODIN10_5 : bit;
SIGNAL \MODULE_7:g1:a0:newa_4\ : bit;
SIGNAL MODIN10_4 : bit;
SIGNAL \MODULE_7:g1:a0:newa_3\ : bit;
SIGNAL MODIN10_3 : bit;
SIGNAL \MODULE_7:g1:a0:newa_2\ : bit;
SIGNAL MODIN10_2 : bit;
SIGNAL \MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \MODULE_7:g1:a0:newb_9\ : bit;
SIGNAL MODIN11_9 : bit;
SIGNAL \MODULE_7:g1:a0:newb_8\ : bit;
SIGNAL MODIN11_8 : bit;
SIGNAL \MODULE_7:g1:a0:newb_7\ : bit;
SIGNAL MODIN11_7 : bit;
SIGNAL \MODULE_7:g1:a0:newb_6\ : bit;
SIGNAL MODIN11_6 : bit;
SIGNAL \MODULE_7:g1:a0:newb_5\ : bit;
SIGNAL MODIN11_5 : bit;
SIGNAL \MODULE_7:g1:a0:newb_4\ : bit;
SIGNAL MODIN11_4 : bit;
SIGNAL \MODULE_7:g1:a0:newb_3\ : bit;
SIGNAL MODIN11_3 : bit;
SIGNAL \MODULE_7:g1:a0:newb_2\ : bit;
SIGNAL MODIN11_2 : bit;
SIGNAL \MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \MODULE_7:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \MODULE_8:g1:a0:newa_9\ : bit;
SIGNAL MODIN12_9 : bit;
SIGNAL \MODULE_8:g1:a0:newa_8\ : bit;
SIGNAL MODIN12_8 : bit;
SIGNAL \MODULE_8:g1:a0:newa_7\ : bit;
SIGNAL MODIN12_7 : bit;
SIGNAL \MODULE_8:g1:a0:newa_6\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \MODULE_8:g1:a0:newa_5\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \MODULE_8:g1:a0:newa_4\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \MODULE_8:g1:a0:newa_3\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \MODULE_8:g1:a0:newa_2\ : bit;
SIGNAL MODIN12_2 : bit;
SIGNAL \MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \MODULE_8:g1:a0:newb_9\ : bit;
SIGNAL MODIN13_9 : bit;
SIGNAL \MODULE_8:g1:a0:newb_8\ : bit;
SIGNAL MODIN13_8 : bit;
SIGNAL \MODULE_8:g1:a0:newb_7\ : bit;
SIGNAL MODIN13_7 : bit;
SIGNAL \MODULE_8:g1:a0:newb_6\ : bit;
SIGNAL MODIN13_6 : bit;
SIGNAL \MODULE_8:g1:a0:newb_5\ : bit;
SIGNAL MODIN13_5 : bit;
SIGNAL \MODULE_8:g1:a0:newb_4\ : bit;
SIGNAL MODIN13_4 : bit;
SIGNAL \MODULE_8:g1:a0:newb_3\ : bit;
SIGNAL MODIN13_3 : bit;
SIGNAL \MODULE_8:g1:a0:newb_2\ : bit;
SIGNAL MODIN13_2 : bit;
SIGNAL \MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \MODULE_8:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \MODULE_8:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:eq\:SIGNAL IS 2;
SIGNAL \MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:neq\:SIGNAL IS 2;
SIGNAL \MODULE_9:g1:a0:newa_6\ : bit;
SIGNAL MODIN14_6 : bit;
SIGNAL \MODULE_9:g1:a0:newa_5\ : bit;
SIGNAL MODIN14_5 : bit;
SIGNAL \MODULE_9:g1:a0:newa_4\ : bit;
SIGNAL MODIN14_4 : bit;
SIGNAL \MODULE_9:g1:a0:newa_3\ : bit;
SIGNAL MODIN14_3 : bit;
SIGNAL \MODULE_9:g1:a0:newa_2\ : bit;
SIGNAL MODIN14_2 : bit;
SIGNAL \MODULE_9:g1:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \MODULE_9:g1:a0:newb_6\ : bit;
SIGNAL MODIN15_6 : bit;
SIGNAL \MODULE_9:g1:a0:newb_5\ : bit;
SIGNAL MODIN15_5 : bit;
SIGNAL \MODULE_9:g1:a0:newb_4\ : bit;
SIGNAL MODIN15_4 : bit;
SIGNAL \MODULE_9:g1:a0:newb_3\ : bit;
SIGNAL MODIN15_3 : bit;
SIGNAL \MODULE_9:g1:a0:newb_2\ : bit;
SIGNAL MODIN15_2 : bit;
SIGNAL \MODULE_9:g1:a0:newb_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \MODULE_9:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \MODULE_9:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:neq\:SIGNAL IS 2;
SIGNAL \MODULE_10:g1:a0:newa_6\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \MODULE_10:g1:a0:newa_5\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \MODULE_10:g1:a0:newa_4\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \MODULE_10:g1:a0:newa_3\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \MODULE_10:g1:a0:newa_2\ : bit;
SIGNAL MODIN16_2 : bit;
SIGNAL \MODULE_10:g1:a0:newa_1\ : bit;
SIGNAL MODIN16_1 : bit;
SIGNAL \MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL MODIN16_0 : bit;
SIGNAL \MODULE_10:g1:a0:newb_6\ : bit;
SIGNAL MODIN17_6 : bit;
SIGNAL \MODULE_10:g1:a0:newb_5\ : bit;
SIGNAL MODIN17_5 : bit;
SIGNAL \MODULE_10:g1:a0:newb_4\ : bit;
SIGNAL MODIN17_4 : bit;
SIGNAL \MODULE_10:g1:a0:newb_3\ : bit;
SIGNAL MODIN17_3 : bit;
SIGNAL \MODULE_10:g1:a0:newb_2\ : bit;
SIGNAL MODIN17_2 : bit;
SIGNAL \MODULE_10:g1:a0:newb_1\ : bit;
SIGNAL MODIN17_1 : bit;
SIGNAL \MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL MODIN17_0 : bit;
SIGNAL \MODULE_10:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \MODULE_10:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:neq\:SIGNAL IS 2;
SIGNAL \MODULE_11:g1:a0:newa_6\ : bit;
SIGNAL MODIN18_6 : bit;
SIGNAL \MODULE_11:g1:a0:newa_5\ : bit;
SIGNAL MODIN18_5 : bit;
SIGNAL \MODULE_11:g1:a0:newa_4\ : bit;
SIGNAL MODIN18_4 : bit;
SIGNAL \MODULE_11:g1:a0:newa_3\ : bit;
SIGNAL MODIN18_3 : bit;
SIGNAL \MODULE_11:g1:a0:newa_2\ : bit;
SIGNAL MODIN18_2 : bit;
SIGNAL \MODULE_11:g1:a0:newa_1\ : bit;
SIGNAL MODIN18_1 : bit;
SIGNAL \MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL MODIN18_0 : bit;
SIGNAL \MODULE_11:g1:a0:newb_6\ : bit;
SIGNAL MODIN19_6 : bit;
SIGNAL \MODULE_11:g1:a0:newb_5\ : bit;
SIGNAL MODIN19_5 : bit;
SIGNAL \MODULE_11:g1:a0:newb_4\ : bit;
SIGNAL MODIN19_4 : bit;
SIGNAL \MODULE_11:g1:a0:newb_3\ : bit;
SIGNAL MODIN19_3 : bit;
SIGNAL \MODULE_11:g1:a0:newb_2\ : bit;
SIGNAL MODIN19_2 : bit;
SIGNAL \MODULE_11:g1:a0:newb_1\ : bit;
SIGNAL MODIN19_1 : bit;
SIGNAL \MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL MODIN19_0 : bit;
SIGNAL \MODULE_11:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \MODULE_11:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:eq\:SIGNAL IS 2;
SIGNAL \MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:lte\:SIGNAL IS 2;
SIGNAL \MODULE_11:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:neq\:SIGNAL IS 2;
SIGNAL \MODULE_12:g1:a0:newa_6\ : bit;
SIGNAL MODIN20_6 : bit;
SIGNAL \MODULE_12:g1:a0:newa_5\ : bit;
SIGNAL MODIN20_5 : bit;
SIGNAL \MODULE_12:g1:a0:newa_4\ : bit;
SIGNAL MODIN20_4 : bit;
SIGNAL \MODULE_12:g1:a0:newa_3\ : bit;
SIGNAL MODIN20_3 : bit;
SIGNAL \MODULE_12:g1:a0:newa_2\ : bit;
SIGNAL MODIN20_2 : bit;
SIGNAL \MODULE_12:g1:a0:newa_1\ : bit;
SIGNAL MODIN20_1 : bit;
SIGNAL \MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL MODIN20_0 : bit;
SIGNAL \MODULE_12:g1:a0:newb_6\ : bit;
SIGNAL MODIN21_6 : bit;
SIGNAL \MODULE_12:g1:a0:newb_5\ : bit;
SIGNAL MODIN21_5 : bit;
SIGNAL \MODULE_12:g1:a0:newb_4\ : bit;
SIGNAL MODIN21_4 : bit;
SIGNAL \MODULE_12:g1:a0:newb_3\ : bit;
SIGNAL MODIN21_3 : bit;
SIGNAL \MODULE_12:g1:a0:newb_2\ : bit;
SIGNAL MODIN21_2 : bit;
SIGNAL \MODULE_12:g1:a0:newb_1\ : bit;
SIGNAL MODIN21_1 : bit;
SIGNAL \MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL MODIN21_0 : bit;
SIGNAL \MODULE_12:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \MODULE_12:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:eq\:SIGNAL IS 2;
SIGNAL \MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \MODULE_12:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:neq\:SIGNAL IS 2;
SIGNAL Net_787_9D : bit;
SIGNAL Net_787_8D : bit;
SIGNAL Net_787_7D : bit;
SIGNAL Net_787_6D : bit;
SIGNAL Net_787_5D : bit;
SIGNAL Net_787_4D : bit;
SIGNAL Net_787_3D : bit;
SIGNAL Net_787_2D : bit;
SIGNAL Net_787_1D : bit;
SIGNAL Net_787_0D : bit;
SIGNAL Net_655_2D : bit;
SIGNAL Net_655_1D : bit;
SIGNAL Net_655_0D : bit;
SIGNAL cydff_3D : bit;
SIGNAL ColCount_5D : bit;
SIGNAL ColCount_4D : bit;
SIGNAL cydff_1D : bit;
SIGNAL cydff_2D : bit;
SIGNAL cydff_4D : bit;
SIGNAL ColCount_6D : bit;
SIGNAL ColCount_3D : bit;
SIGNAL ColCount_2D : bit;
SIGNAL ColCount_1D : bit;
SIGNAL ColCount_0D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LED5_4_net_0 <=  ('1') ;

Net_787_9D <= ((not Net_787_9 and not Net_788 and lineClear and Net_787_8 and \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_788 and not \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_787_9)
	OR (not Net_788 and not Net_787_8 and Net_787_9)
	OR (not Net_788 and not lineClear and Net_787_9));

Net_787_8D <= ((not Net_788 and not Net_787_8 and lineClear and \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_788 and not \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_787_8)
	OR (not Net_788 and not lineClear and Net_787_8));

Net_787_7D <= ((not Net_788 and not Net_787_7 and lineClear and Net_787_6 and Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_7)
	OR (not Net_788 and not Net_787_1 and Net_787_7)
	OR (not Net_788 and not Net_787_2 and Net_787_7)
	OR (not Net_788 and not Net_787_3 and Net_787_7)
	OR (not Net_788 and not Net_787_4 and Net_787_7)
	OR (not Net_788 and not Net_787_5 and Net_787_7)
	OR (not Net_788 and not Net_787_6 and Net_787_7)
	OR (not Net_788 and not lineClear and Net_787_7));

Net_787_6D <= ((not Net_788 and not Net_787_6 and lineClear and Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_6)
	OR (not Net_788 and not Net_787_1 and Net_787_6)
	OR (not Net_788 and not Net_787_2 and Net_787_6)
	OR (not Net_788 and not Net_787_3 and Net_787_6)
	OR (not Net_788 and not Net_787_4 and Net_787_6)
	OR (not Net_788 and not Net_787_5 and Net_787_6)
	OR (not Net_788 and not lineClear and Net_787_6));

Net_787_5D <= ((not Net_788 and not Net_787_5 and lineClear and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_5)
	OR (not Net_788 and not Net_787_1 and Net_787_5)
	OR (not Net_788 and not Net_787_2 and Net_787_5)
	OR (not Net_788 and not Net_787_3 and Net_787_5)
	OR (not Net_788 and not Net_787_4 and Net_787_5)
	OR (not Net_788 and not lineClear and Net_787_5));

Net_787_4D <= ((not Net_788 and not Net_787_4 and lineClear and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_4)
	OR (not Net_788 and not Net_787_1 and Net_787_4)
	OR (not Net_788 and not Net_787_2 and Net_787_4)
	OR (not Net_788 and not Net_787_3 and Net_787_4)
	OR (not Net_788 and not lineClear and Net_787_4));

Net_787_3D <= ((not Net_788 and not Net_787_3 and lineClear and Net_787_2 and Net_787_1 and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_3)
	OR (not Net_788 and not Net_787_1 and Net_787_3)
	OR (not Net_788 and not Net_787_2 and Net_787_3)
	OR (not Net_788 and not lineClear and Net_787_3));

Net_787_2D <= ((not Net_788 and not Net_787_2 and lineClear and Net_787_1 and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_2)
	OR (not Net_788 and not Net_787_1 and Net_787_2)
	OR (not Net_788 and not lineClear and Net_787_2));

Net_787_1D <= ((not Net_788 and not Net_787_1 and lineClear and Net_787_0)
	OR (not Net_788 and not Net_787_0 and Net_787_1)
	OR (not Net_788 and not lineClear and Net_787_1));

Net_787_0D <= ((not Net_788 and not Net_787_0 and lineClear)
	OR (not Net_788 and not lineClear and Net_787_0));

\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_787_7 and Net_787_6 and Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

CharClk <= ((Net_655_2 and Net_655_1 and Net_655_0));

Net_655_2D <= ((not Net_655_2 and Net_655_1 and Net_655_0)
	OR (not Net_655_0 and Net_655_2)
	OR (not Net_655_1 and Net_655_2));

Net_655_1D <= ((not Net_655_0 and Net_655_1)
	OR (not Net_655_1 and Net_655_0));

Net_655_0D <= (not Net_655_0);

Net_810 <= ((not VertSync and not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\ and ColCount_6)
	OR (not VertSync and not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (not VertSync and not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and ColCount_6 and \MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (not VertSync and not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\ and \MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_12:g1:a0:gx:u0:lti_1\ and VertSync and \MODULE_12:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_11:g1:a0:gx:u0:gti_1\ and VertSync and \MODULE_11:g1:a0:gx:u0:lti_0\)
	OR (VertSync and \MODULE_12:g1:a0:gx:u0:gti_1\)
	OR (VertSync and \MODULE_11:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and VertSync));

VertSync <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\ and \MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\ and \MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\ and \MODULE_4:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_3\));

Net_788 <= ((not Net_787_8 and Net_787_9 and \MODULE_7:g1:a0:gx:u0:eqi_0\));

Net_608 <= ((not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_602)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_602)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_603)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_603)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_602 and Net_603)
	OR (not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_604)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_602 and Net_604)
	OR (not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_605 and not Net_606 and not Net_607 and Net_603 and Net_604)
	OR (not Net_602 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_604)
	OR (not Net_601 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_604)
	OR (not Net_600 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_604)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_601 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_602 and Net_605)
	OR (not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_606 and not Net_607 and Net_603 and Net_605)
	OR (not Net_602 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_605)
	OR (not Net_601 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_605)
	OR (not Net_600 and not Net_604 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_606 and not Net_607 and Net_604 and Net_605)
	OR (not Net_602 and not Net_603 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_604 and Net_605)
	OR (not Net_601 and not Net_603 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_604 and Net_605)
	OR (not Net_600 and not Net_603 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_604 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_606 and not Net_607 and Net_600 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_606 and not Net_607 and Net_601 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_606 and not Net_607 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_601 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_602 and Net_606)
	OR (not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_607 and Net_603 and Net_606)
	OR (not Net_602 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_606)
	OR (not Net_601 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_606)
	OR (not Net_600 and not Net_604 and not Net_605 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_607 and Net_604 and Net_606)
	OR (not Net_602 and not Net_603 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_604 and Net_606)
	OR (not Net_601 and not Net_603 and not Net_605 and not Net_607 and Net_600 and Net_602 and Net_604 and Net_606)
	OR (not Net_600 and not Net_603 and not Net_605 and not Net_607 and Net_601 and Net_602 and Net_604 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_605 and not Net_607 and Net_600 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_605 and not Net_607 and Net_601 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_605 and not Net_607 and Net_602 and Net_603 and Net_604 and Net_606)
	OR (not Net_605 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_607 and Net_605 and Net_606)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_607 and Net_600 and Net_601 and Net_605 and Net_606)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_607 and Net_600 and Net_602 and Net_605 and Net_606)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_607 and Net_601 and Net_602 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_607 and Net_600 and Net_603 and Net_605 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_607 and Net_601 and Net_603 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_607 and Net_602 and Net_603 and Net_605 and Net_606)
	OR (not Net_604 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_607 and Net_600 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_607 and Net_601 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_607 and Net_602 and Net_604 and Net_605 and Net_606)
	OR (not Net_603 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_607 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_602 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_601 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_601 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_602 and Net_607)
	OR (not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and Net_603 and Net_607)
	OR (not Net_602 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_603 and Net_607)
	OR (not Net_601 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_602 and Net_603 and Net_607)
	OR (not Net_600 and not Net_604 and not Net_605 and not Net_606 and Net_601 and Net_602 and Net_603 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and Net_604 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_604 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_605 and not Net_606 and Net_600 and Net_602 and Net_604 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_605 and not Net_606 and Net_601 and Net_602 and Net_604 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_605 and not Net_606 and Net_600 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_605 and not Net_606 and Net_601 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_605 and not Net_606 and Net_602 and Net_603 and Net_604 and Net_607)
	OR (not Net_605 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and Net_605 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_606 and Net_600 and Net_601 and Net_605 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_606 and Net_600 and Net_602 and Net_605 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_606 and Net_601 and Net_602 and Net_605 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_606 and Net_600 and Net_603 and Net_605 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_606 and Net_601 and Net_603 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_606 and Net_602 and Net_603 and Net_605 and Net_607)
	OR (not Net_604 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_606 and Net_600 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_606 and Net_601 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_606 and Net_602 and Net_604 and Net_605 and Net_607)
	OR (not Net_603 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_606 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_602 and not Net_606 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_601 and not Net_606 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_606 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_606 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_602 and Net_606 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_605 and Net_601 and Net_602 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_605 and Net_600 and Net_603 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_605 and Net_601 and Net_603 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_605 and Net_602 and Net_603 and Net_606 and Net_607)
	OR (not Net_604 and not Net_605 and Net_600 and Net_601 and Net_602 and Net_603 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_605 and Net_600 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_605 and Net_601 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_605 and Net_602 and Net_604 and Net_606 and Net_607)
	OR (not Net_603 and not Net_605 and Net_600 and Net_601 and Net_602 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_605 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_602 and not Net_605 and Net_600 and Net_601 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_601 and not Net_605 and Net_600 and Net_602 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_605 and Net_601 and Net_602 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and Net_600 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and Net_601 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and Net_602 and Net_605 and Net_606 and Net_607)
	OR (not Net_603 and not Net_604 and Net_600 and Net_601 and Net_602 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_604 and Net_600 and Net_601 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_604 and Net_600 and Net_602 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_604 and Net_601 and Net_602 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_603 and Net_600 and Net_601 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_603 and Net_600 and Net_602 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_603 and Net_601 and Net_602 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and Net_600 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and Net_601 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607));

Net_619 <= ((not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_611)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_611)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_612)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_612)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_611 and Net_612)
	OR (not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_613)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_611 and Net_613)
	OR (not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_614 and not Net_615 and not Net_616 and Net_612 and Net_613)
	OR (not Net_611 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_613)
	OR (not Net_610 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_613)
	OR (not Net_609 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_613)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_610 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_611 and Net_614)
	OR (not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_615 and not Net_616 and Net_612 and Net_614)
	OR (not Net_611 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_614)
	OR (not Net_610 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_614)
	OR (not Net_609 and not Net_613 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_615 and not Net_616 and Net_613 and Net_614)
	OR (not Net_611 and not Net_612 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_613 and Net_614)
	OR (not Net_610 and not Net_612 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_613 and Net_614)
	OR (not Net_609 and not Net_612 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_613 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_615 and not Net_616 and Net_609 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_615 and not Net_616 and Net_610 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_615 and not Net_616 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_610 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_611 and Net_615)
	OR (not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_616 and Net_612 and Net_615)
	OR (not Net_611 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_615)
	OR (not Net_610 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_615)
	OR (not Net_609 and not Net_613 and not Net_614 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_616 and Net_613 and Net_615)
	OR (not Net_611 and not Net_612 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_613 and Net_615)
	OR (not Net_610 and not Net_612 and not Net_614 and not Net_616 and Net_609 and Net_611 and Net_613 and Net_615)
	OR (not Net_609 and not Net_612 and not Net_614 and not Net_616 and Net_610 and Net_611 and Net_613 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_614 and not Net_616 and Net_609 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_614 and not Net_616 and Net_610 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_614 and not Net_616 and Net_611 and Net_612 and Net_613 and Net_615)
	OR (not Net_614 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_616 and Net_614 and Net_615)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_616 and Net_609 and Net_610 and Net_614 and Net_615)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_616 and Net_609 and Net_611 and Net_614 and Net_615)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_616 and Net_610 and Net_611 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_616 and Net_609 and Net_612 and Net_614 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_616 and Net_610 and Net_612 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_616 and Net_611 and Net_612 and Net_614 and Net_615)
	OR (not Net_613 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_616 and Net_609 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_616 and Net_610 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_616 and Net_611 and Net_613 and Net_614 and Net_615)
	OR (not Net_612 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_616 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_611 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_610 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_610 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_611 and Net_616)
	OR (not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and Net_612 and Net_616)
	OR (not Net_611 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_612 and Net_616)
	OR (not Net_610 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_611 and Net_612 and Net_616)
	OR (not Net_609 and not Net_613 and not Net_614 and not Net_615 and Net_610 and Net_611 and Net_612 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and Net_613 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_613 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_614 and not Net_615 and Net_609 and Net_611 and Net_613 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_614 and not Net_615 and Net_610 and Net_611 and Net_613 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_614 and not Net_615 and Net_609 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_614 and not Net_615 and Net_610 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_614 and not Net_615 and Net_611 and Net_612 and Net_613 and Net_616)
	OR (not Net_614 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and Net_614 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_615 and Net_609 and Net_610 and Net_614 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_615 and Net_609 and Net_611 and Net_614 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_615 and Net_610 and Net_611 and Net_614 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_615 and Net_609 and Net_612 and Net_614 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_615 and Net_610 and Net_612 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_615 and Net_611 and Net_612 and Net_614 and Net_616)
	OR (not Net_613 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_615 and Net_609 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_615 and Net_610 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_615 and Net_611 and Net_613 and Net_614 and Net_616)
	OR (not Net_612 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_615 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_611 and not Net_615 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_610 and not Net_615 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_615 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_615 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_611 and Net_615 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_614 and Net_610 and Net_611 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_614 and Net_609 and Net_612 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_614 and Net_610 and Net_612 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_614 and Net_611 and Net_612 and Net_615 and Net_616)
	OR (not Net_613 and not Net_614 and Net_609 and Net_610 and Net_611 and Net_612 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_614 and Net_609 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_614 and Net_610 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_614 and Net_611 and Net_613 and Net_615 and Net_616)
	OR (not Net_612 and not Net_614 and Net_609 and Net_610 and Net_611 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_614 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_611 and not Net_614 and Net_609 and Net_610 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_610 and not Net_614 and Net_609 and Net_611 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_614 and Net_610 and Net_611 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and Net_609 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and Net_610 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and Net_611 and Net_614 and Net_615 and Net_616)
	OR (not Net_612 and not Net_613 and Net_609 and Net_610 and Net_611 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_613 and Net_609 and Net_610 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_613 and Net_609 and Net_611 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_613 and Net_610 and Net_611 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_612 and Net_609 and Net_610 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_612 and Net_609 and Net_611 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_612 and Net_610 and Net_611 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and Net_609 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and Net_610 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616));

Net_620 <= ((not Net_608 and not Net_619)
	OR (Net_608 and Net_619));

Net_748 <= ((not ColCount_5 and ColCount_4 and Net_722));

Net_780 <= ((not ColCount_4 and ColCount_5 and Net_722));

Net_757 <= ((ColCount_5 and ColCount_4 and Net_722));

Net_722 <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR (\MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and \MODULE_8:g1:a0:gx:u0:lti_3\));

ColCount_6D <= ((not lineClear and not ColCount_6 and CharClk and ColCount_5 and ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0)
	OR (not lineClear and not ColCount_0 and ColCount_6)
	OR (not lineClear and not ColCount_1 and ColCount_6)
	OR (not lineClear and not ColCount_2 and ColCount_6)
	OR (not lineClear and not ColCount_3 and ColCount_6)
	OR (not lineClear and not ColCount_4 and ColCount_6)
	OR (not lineClear and not ColCount_5 and ColCount_6)
	OR (not lineClear and not CharClk and ColCount_6));

ColCount_5D <= ((not lineClear and not ColCount_5 and CharClk and ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0)
	OR (not lineClear and not ColCount_0 and ColCount_5)
	OR (not lineClear and not ColCount_1 and ColCount_5)
	OR (not lineClear and not ColCount_2 and ColCount_5)
	OR (not lineClear and not ColCount_3 and ColCount_5)
	OR (not lineClear and not ColCount_4 and ColCount_5)
	OR (not lineClear and not CharClk and ColCount_5));

ColCount_4D <= ((not lineClear and not ColCount_4 and CharClk and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0)
	OR (not lineClear and not ColCount_0 and ColCount_4)
	OR (not lineClear and not ColCount_1 and ColCount_4)
	OR (not lineClear and not ColCount_2 and ColCount_4)
	OR (not lineClear and not ColCount_3 and ColCount_4)
	OR (not lineClear and not CharClk and ColCount_4));

ColCount_3D <= ((not lineClear and not ColCount_3 and CharClk and ColCount_2 and ColCount_1 and ColCount_0)
	OR (not lineClear and not ColCount_0 and ColCount_3)
	OR (not lineClear and not ColCount_1 and ColCount_3)
	OR (not lineClear and not ColCount_2 and ColCount_3)
	OR (not lineClear and not CharClk and ColCount_3));

ColCount_2D <= ((not lineClear and not ColCount_2 and CharClk and ColCount_1 and ColCount_0)
	OR (not lineClear and not ColCount_0 and ColCount_2)
	OR (not lineClear and not ColCount_1 and ColCount_2)
	OR (not lineClear and not CharClk and ColCount_2));

ColCount_1D <= ((not lineClear and not ColCount_1 and CharClk and ColCount_0)
	OR (not lineClear and not ColCount_0 and ColCount_1)
	OR (not lineClear and not CharClk and ColCount_1));

ColCount_0D <= ((not lineClear and not ColCount_0 and CharClk)
	OR (not lineClear and not CharClk and ColCount_0));

lineClear <= ((not ColCount_4 and not ColCount_3 and not ColCount_1 and not ColCount_0 and ColCount_5 and ColCount_6 and ColCount_2));

HorSync <= ((not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\ and ColCount_6)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and ColCount_6 and \MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\ and \MODULE_12:g1:a0:gx:u0:lti_1\));

\MODULE_4:g1:a0:gx:u0:eq_7\ <= ((not Net_787_4 and not Net_787_2 and not Net_787_0 and Net_787_7 and Net_787_6 and Net_787_5 and Net_787_3 and Net_787_1));

\MODULE_4:g1:a0:gx:u0:lt_8\ <= (not Net_787_6
	OR not Net_787_7
	OR not Net_787_8);

\MODULE_4:g1:a0:gx:u0:lt_5\ <= ((not Net_787_4 and not Net_787_3)
	OR not Net_787_5);

\MODULE_4:g1:a0:gx:u0:gt_5\ <= ((Net_787_5 and Net_787_4));

\MODULE_4:g1:a0:gx:u0:lt_2\ <= ((not Net_787_2 and not Net_787_1));

\MODULE_4:g1:a0:gx:u0:gt_2\ <= ((Net_787_1 and Net_787_0)
	OR Net_787_2);

\MODULE_6:g1:a0:gx:u0:eq_7\ <= ((not Net_787_4 and not Net_787_1 and not Net_787_0 and Net_787_7 and Net_787_6 and Net_787_5 and Net_787_3 and Net_787_2));

\MODULE_6:g1:a0:gx:u0:lt_2\ <= (not Net_787_2);

\MODULE_6:g1:a0:gx:u0:gt_2\ <= ((Net_787_2 and Net_787_0)
	OR (Net_787_2 and Net_787_1));

\MODULE_7:g1:a0:gx:u0:eq_7\ <= ((not Net_787_7 and not Net_787_6 and not Net_787_5 and not Net_787_4 and not Net_787_1 and Net_787_3 and Net_787_2 and Net_787_0));

\MODULE_7:g1:a0:gx:u0:lt_9\ <= (not Net_787_9);

\MODULE_7:g1:a0:gx:u0:gt_8\ <= (Net_787_6
	OR Net_787_7
	OR Net_787_8);

\MODULE_7:g1:a0:gx:u0:lt_5\ <= ((not Net_787_5 and not Net_787_4 and not Net_787_3));

\MODULE_7:g1:a0:gx:u0:gt_5\ <= (Net_787_4
	OR Net_787_5);

\MODULE_7:g1:a0:gx:u0:lt_2\ <= ((not Net_787_1 and not Net_787_0)
	OR not Net_787_2);

\MODULE_7:g1:a0:gx:u0:gt_2\ <= ((Net_787_2 and Net_787_1));

\MODULE_8:g1:a0:gx:u0:eq_7\ <= ((not Net_787_4 and not Net_787_3 and not Net_787_2 and not Net_787_1 and not Net_787_0 and Net_787_7 and Net_787_6 and Net_787_5));

\MODULE_8:g1:a0:gx:u0:lt_5\ <= (not Net_787_5);

\MODULE_8:g1:a0:gx:u0:gt_5\ <= ((Net_787_5 and Net_787_3)
	OR (Net_787_5 and Net_787_4));

\MODULE_8:g1:a0:gx:u0:gt_2\ <= (Net_787_0
	OR Net_787_1
	OR Net_787_2);

\MODULE_9:g1:a0:gx:u0:lt_5\ <= (not ColCount_5);

\MODULE_9:g1:a0:gx:u0:gt_5\ <= ((ColCount_5 and ColCount_3)
	OR (ColCount_5 and ColCount_4));

\MODULE_9:g1:a0:gx:u0:lt_2\ <= (not ColCount_2);

\MODULE_9:g1:a0:gx:u0:gt_2\ <= ((ColCount_2 and ColCount_0)
	OR (ColCount_2 and ColCount_1));

\MODULE_10:g1:a0:gx:u0:lt_5\ <= ((not ColCount_5 and not ColCount_4));

\MODULE_10:g1:a0:gx:u0:gt_5\ <= ((ColCount_4 and ColCount_3)
	OR ColCount_5);

\MODULE_10:g1:a0:gx:u0:gt_2\ <= (ColCount_0
	OR ColCount_1
	OR ColCount_2);

\MODULE_11:g1:a0:gx:u0:lt_2\ <= ((not ColCount_2 and not ColCount_1));

\MODULE_11:g1:a0:gx:u0:gt_2\ <= ((ColCount_1 and ColCount_0)
	OR ColCount_2);

\MODULE_12:g1:a0:gx:u0:lt_5\ <= ((not ColCount_5 and not ColCount_3)
	OR (not ColCount_5 and not ColCount_4));

LED5_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>Net_620,
		fb=>(tmpFB_0__LED5_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED5_4_net_0),
		siovref=>(tmpSIOVREF__LED5_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED5_4_net_0);
RP_GPIO_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_600,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_18_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_18_net_0);
COMP_SYNC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5b96afab-c92f-4255-80a2-b58df2ee206e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>Net_765,
		fb=>(tmpFB_0__COMP_SYNC_net_0),
		analog=>(open),
		io=>(tmpIO_0__COMP_SYNC_net_0),
		siovref=>(tmpSIOVREF__COMP_SYNC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COMP_SYNC_net_0);
P3_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"086cf1ac-f1c1-4f7c-b63d-78b10398e633",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_16_net_0),
		siovref=>(tmpSIOVREF__P3_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_16_net_0);
BLANK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2eed55c8-831a-4b33-9a1a-8ff42fcfe93a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__BLANK_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLANK_net_0),
		siovref=>(tmpSIOVREF__BLANK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLANK_net_0);
GRN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76e558d2-2e3d-451d-acb9-2b5ddd5d7dce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>Net_755,
		fb=>(tmpFB_0__GRN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GRN_net_0),
		siovref=>(tmpSIOVREF__GRN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GRN_net_0);
HSYNC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"54317922-cce0-423e-984b-732a65751c0f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>HorSync,
		fb=>(tmpFB_0__HSYNC_net_0),
		analog=>(open),
		io=>(tmpIO_0__HSYNC_net_0),
		siovref=>(tmpSIOVREF__HSYNC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HSYNC_net_0);
VSYNC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e806da70-a8af-4767-a0a9-a9c0027bc471",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>VertSync,
		fb=>(tmpFB_0__VSYNC_net_0),
		analog=>(open),
		io=>(tmpIO_0__VSYNC_net_0),
		siovref=>(tmpSIOVREF__VSYNC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VSYNC_net_0);
BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bb325d76-7bed-417f-8c61-72bc1234d028",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>Net_758,
		fb=>(tmpFB_0__BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_net_0),
		siovref=>(tmpSIOVREF__BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLUE_net_0);
RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e77c37d4-e451-4566-9879-0267aab1f775",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>Net_749,
		fb=>(tmpFB_0__RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_net_0),
		siovref=>(tmpSIOVREF__RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_net_0);
P3_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1910ca5-a32a-4f8b-867e-dd5443ef2200",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_4_net_0),
		siovref=>(tmpSIOVREF__P3_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_4_net_0);
P3_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"380433bb-53ec-469a-92da-43d60b137954",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_6_net_0),
		siovref=>(tmpSIOVREF__P3_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_6_net_0);
P3_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"213ea0d3-2b3e-458d-aa0e-5881483e2873",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_8_net_0),
		siovref=>(tmpSIOVREF__P3_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_8_net_0);
P3_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"82d9d0d5-0fb0-4410-a062-2a6916820511",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_10_net_0),
		siovref=>(tmpSIOVREF__P3_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_10_net_0);
P3_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"96c6f204-92d4-4b9d-99fa-7ca7ccd745f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_12_net_0),
		siovref=>(tmpSIOVREF__P3_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_12_net_0);
P3_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e461854-8d42-41a9-9004-427b2c4b4424",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P3_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__P3_14_net_0),
		siovref=>(tmpSIOVREF__P3_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P3_14_net_0);
P4_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90e59b48-ade1-4d83-b8d3-07e2ef7f8cc7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_3_net_0),
		siovref=>(tmpSIOVREF__P4_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_3_net_0);
P4_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"319df697-327f-497e-9c59-ce5932e7a58f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_5_net_0),
		siovref=>(tmpSIOVREF__P4_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_5_net_0);
P4_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"20cb1cab-4292-44e1-9e39-6d39d52f98cf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_7_net_0),
		siovref=>(tmpSIOVREF__P4_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_7_net_0);
P4_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03d181d6-c402-41c2-8aa4-579dcb1405a5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_9_net_0),
		siovref=>(tmpSIOVREF__P4_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_9_net_0);
P4_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b5144355-9e2e-42bd-9c2c-87707bfaae1f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_11_net_0),
		siovref=>(tmpSIOVREF__P4_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_11_net_0);
P4_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9d69c9b-0301-47c5-8f89-9c25945699e4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_13_net_0),
		siovref=>(tmpSIOVREF__P4_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_13_net_0);
P4_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7752152-6171-4295-8206-5c34e5102123",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_15_net_0),
		siovref=>(tmpSIOVREF__P4_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_15_net_0);
P4_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"95469529-e135-46b7-8604-214a243cf92e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_4_net_0),
		siovref=>(tmpSIOVREF__P4_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_4_net_0);
P4_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f3224f84-90fc-4c6d-ade0-9a2dd18fd8bf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_6_net_0),
		siovref=>(tmpSIOVREF__P4_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_6_net_0);
P4_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7feff13-d069-4717-a94b-42d7cb341b44",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_8_net_0),
		siovref=>(tmpSIOVREF__P4_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_8_net_0);
P4_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7cd7e39f-faf9-4e76-8291-f0901a72dd41",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_10_net_0),
		siovref=>(tmpSIOVREF__P4_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_10_net_0);
P4_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b071fe2c-b4c8-43e9-875e-f8b9b49fb4ea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_12_net_0),
		siovref=>(tmpSIOVREF__P4_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_12_net_0);
P4_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be297b59-a50f-4c87-ba44-63cf2663b23b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_14_net_0),
		siovref=>(tmpSIOVREF__P4_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_14_net_0);
P4_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c882a0-f6ca-4589-93d4-96f082564cdf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_16_net_0),
		siovref=>(tmpSIOVREF__P4_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_16_net_0);
P4_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c886023b-8880-46b1-9ffd-1d587b8773e7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_18_net_0),
		siovref=>(tmpSIOVREF__P4_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_18_net_0);
P4_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a5b14c5-d6c6-4f34-a72a-6ff36ef19d10",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>zero,
		fb=>(tmpFB_0__P4_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__P4_17_net_0),
		siovref=>(tmpSIOVREF__P4_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P4_17_net_0);
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
RP_GPIO_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57293c04-da7a-4312-8aca-765287d073f9",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_601,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_17_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_17_net_0);
RP_GPIO_27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02d9e824-927e-47ca-8a8f-2f3e8f93d0b3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_602,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_27_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_27_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_27_net_0);
RP_GPIO_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0442d18d-a01c-496d-a7aa-08d8ad57c8c7",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_603,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_22_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_22_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_22_net_0);
RP_GPIO_23:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8a976f6a-7079-4bca-a250-4d722bc6bd02",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_604,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_23_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_23_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_23_net_0);
RP_GPIO_24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"435aec2a-5ae9-40f1-b41c-0fc4c93f47d2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_605,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_24_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_24_net_0);
RP_GPIO_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8637ad47-76dc-45ab-be2b-55f9297ec436",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_606,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_25_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_25_net_0);
RP_GPIO_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c37d931-380c-4d58-89ad-55e1dc891202",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_607,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_5_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_5_net_0);
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
RP_GPIO_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ccfa861-47e2-4de9-aa0a-b5f54010b13c",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_609,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_6_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_6_net_0);
RP_GPIO_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af5db3c9-f1ce-4082-9d22-7652d364245e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_610,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_12_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_12_net_0);
RP_GPIO_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b52a5bf5-ccc2-4e93-8d05-c84b93239358",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_611,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_13_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_13_net_0);
PixelClock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b1d1719f-386e-4c48-bfa4-2c0feb2004da",
		source_clock_id=>"",
		divisor=>0,
		period=>"39721946.3753724",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>PixClk,
		dig_domain_out=>open);
RP_GPIO_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d7c5bdd-e10d-4799-88e1-ff7b7e68ce37",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_612,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_19_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_19_net_0);
RP_GPIO_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b5893083-4dc7-4433-bfe8-4c6d9d2ed0a6",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_613,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_16_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_16_net_0);
RP_GPIO_26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3452cf35-3204-4110-a95a-48e50291aec5",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_614,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_26_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_26_net_0);
RP_GPIO_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e128e4c3-3a7f-4e0b-a86d-63d480d4a5aa",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_615,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_20_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_20_net_0);
RP_GPIO_21:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"509be0a0-842e-4b1b-a60c-64fd1cdc0224",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED5_4_net_0),
		y=>(zero),
		fb=>Net_616,
		analog=>(open),
		io=>(tmpIO_0__RP_GPIO_21_net_0),
		siovref=>(tmpSIOVREF__RP_GPIO_21_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED5_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED5_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RP_GPIO_21_net_0);
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\MODULE_4:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_4:g1:a0:gx:u0:eqi_0\);
\MODULE_4:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_4:g1:a0:gx:u0:lti_3\);
\MODULE_4:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>Net_787_9,
		y=>\MODULE_4:g1:a0:gx:u0:gti_3\);
\MODULE_4:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_2\);
\MODULE_4:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_4:g1:a0:gx:u0:gti_2\);
\MODULE_4:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_1\);
\MODULE_4:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_1\);
\MODULE_4:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_0\);
\MODULE_4:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_0\);
\MODULE_6:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_6:g1:a0:gx:u0:eqi_0\);
\MODULE_6:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_6:g1:a0:gx:u0:lti_3\);
\MODULE_6:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>Net_787_9,
		y=>\MODULE_6:g1:a0:gx:u0:gti_3\);
\MODULE_6:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_2\);
\MODULE_6:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_6:g1:a0:gx:u0:gti_2\);
\MODULE_6:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_1\);
\MODULE_6:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_1\);
\MODULE_6:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_0\);
\MODULE_6:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_0\);
\MODULE_7:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_7:g1:a0:gx:u0:eqi_0\);
\MODULE_7:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_9\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_3\);
\MODULE_7:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_7:g1:a0:gx:u0:gti_3\);
\MODULE_7:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_7:g1:a0:gx:u0:lti_2\);
\MODULE_7:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_2\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_1\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_1\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_0\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_0\);
\MODULE_8:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_8:g1:a0:gx:u0:eqi_0\);
\MODULE_8:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_8:g1:a0:gx:u0:lti_3\);
\MODULE_8:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>Net_787_9,
		y=>\MODULE_8:g1:a0:gx:u0:gti_3\);
\MODULE_8:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_8:g1:a0:gx:u0:lti_2\);
\MODULE_8:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_8:g1:a0:gx:u0:gti_2\);
\MODULE_8:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_8:g1:a0:gx:u0:lti_1\);
\MODULE_8:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_8:g1:a0:gx:u0:gti_1\);
\MODULE_8:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_8:g1:a0:gx:u0:lti_0\);
\MODULE_8:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_8:g1:a0:gx:u0:gti_0\);
\MODULE_9:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_9:g1:a0:gx:u0:lti_1\);
\MODULE_9:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_9:g1:a0:gx:u0:gti_1\);
\MODULE_9:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_9:g1:a0:gx:u0:lti_0\);
\MODULE_9:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_9:g1:a0:gx:u0:gti_0\);
\MODULE_10:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_10:g1:a0:gx:u0:lti_1\);
\MODULE_10:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_10:g1:a0:gx:u0:gti_1\);
\MODULE_10:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_10:g1:a0:gx:u0:lti_0\);
\MODULE_10:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_10:g1:a0:gx:u0:gti_0\);
\MODULE_11:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_11:g1:a0:gx:u0:lti_1\);
\MODULE_11:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_11:g1:a0:gx:u0:gti_1\);
\MODULE_11:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_11:g1:a0:gx:u0:lti_0\);
\MODULE_11:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_11:g1:a0:gx:u0:gti_0\);
\MODULE_12:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_12:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_12:g1:a0:gx:u0:lti_1\);
\MODULE_12:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>ColCount_5,
		y=>\MODULE_12:g1:a0:gx:u0:gti_1\);
\MODULE_12:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_12:g1:a0:gx:u0:lti_0\);
\MODULE_12:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_12:g1:a0:gx:u0:gti_0\);
Net_787_9:cy_dff
	PORT MAP(d=>Net_787_9D,
		clk=>PixClk,
		q=>Net_787_9);
Net_787_8:cy_dff
	PORT MAP(d=>Net_787_8D,
		clk=>PixClk,
		q=>Net_787_8);
Net_787_7:cy_dff
	PORT MAP(d=>Net_787_7D,
		clk=>PixClk,
		q=>Net_787_7);
Net_787_6:cy_dff
	PORT MAP(d=>Net_787_6D,
		clk=>PixClk,
		q=>Net_787_6);
Net_787_5:cy_dff
	PORT MAP(d=>Net_787_5D,
		clk=>PixClk,
		q=>Net_787_5);
Net_787_4:cy_dff
	PORT MAP(d=>Net_787_4D,
		clk=>PixClk,
		q=>Net_787_4);
Net_787_3:cy_dff
	PORT MAP(d=>Net_787_3D,
		clk=>PixClk,
		q=>Net_787_3);
Net_787_2:cy_dff
	PORT MAP(d=>Net_787_2D,
		clk=>PixClk,
		q=>Net_787_2);
Net_787_1:cy_dff
	PORT MAP(d=>Net_787_1D,
		clk=>PixClk,
		q=>Net_787_1);
Net_787_0:cy_dff
	PORT MAP(d=>Net_787_0D,
		clk=>PixClk,
		q=>Net_787_0);
Net_655_2:cy_dff
	PORT MAP(d=>Net_655_2D,
		clk=>PixClk,
		q=>Net_655_2);
Net_655_1:cy_dff
	PORT MAP(d=>Net_655_1D,
		clk=>PixClk,
		q=>Net_655_1);
Net_655_0:cy_dff
	PORT MAP(d=>Net_655_0D,
		clk=>PixClk,
		q=>Net_655_0);
cydff_3:cy_dff
	PORT MAP(d=>Net_757,
		clk=>PixClk,
		q=>Net_758);
ColCount_5:cy_dff
	PORT MAP(d=>ColCount_5D,
		clk=>PixClk,
		q=>ColCount_5);
ColCount_4:cy_dff
	PORT MAP(d=>ColCount_4D,
		clk=>PixClk,
		q=>ColCount_4);
cydff_1:cy_dff
	PORT MAP(d=>Net_748,
		clk=>PixClk,
		q=>Net_749);
cydff_2:cy_dff
	PORT MAP(d=>Net_780,
		clk=>PixClk,
		q=>Net_755);
cydff_4:cy_dff
	PORT MAP(d=>Net_810,
		clk=>PixClk,
		q=>Net_765);
ColCount_6:cy_dff
	PORT MAP(d=>ColCount_6D,
		clk=>PixClk,
		q=>ColCount_6);
ColCount_3:cy_dff
	PORT MAP(d=>ColCount_3D,
		clk=>PixClk,
		q=>ColCount_3);
ColCount_2:cy_dff
	PORT MAP(d=>ColCount_2D,
		clk=>PixClk,
		q=>ColCount_2);
ColCount_1:cy_dff
	PORT MAP(d=>ColCount_1D,
		clk=>PixClk,
		q=>ColCount_1);
ColCount_0:cy_dff
	PORT MAP(d=>ColCount_0D,
		clk=>PixClk,
		q=>ColCount_0);

END R_T_L;
