{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578320671679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578320671679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:24:31 2020 " "Processing started: Mon Jan 06 22:24:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578320671679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578320671679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578320671680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1578320672179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a snake.v(240) " "Verilog HDL Declaration information at snake.v(240): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320672239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b snake.v(240) " "Verilog HDL Declaration information at snake.v(240): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320672240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c snake.v(240) " "Verilog HDL Declaration information at snake.v(240): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320672240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d snake.v(240) " "Verilog HDL Declaration information at snake.v(240): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320672240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 4 4 " "Found 4 design units, including 4 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320672242 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320672242 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq_mv " "Found entity 3: divfreq_mv" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320672242 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD2Seg " "Found entity 4: BCD2Seg" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320672242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578320672242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div snake.v(54) " "Verilog HDL Implicit Net warning at snake.v(54): created implicit net for \"clk_div\"" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320672243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_mv snake.v(55) " "Verilog HDL Implicit Net warning at snake.v(55): created implicit net for \"clk_mv\"" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320672243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578320672309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmpx snake.v(10) " "Verilog HDL or VHDL warning at snake.v(10): object \"tmpx\" assigned a value but never read" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578320672310 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmpy snake.v(10) " "Verilog HDL or VHDL warning at snake.v(10): object \"tmpy\" assigned a value but never read" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578320672311 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index snake.v(15) " "Verilog HDL or VHDL warning at snake.v(15): object \"index\" assigned a value but never read" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578320672314 "|snake"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "snakex snake.v(22) " "Verilog HDL warning at snake.v(22): initial value for variable snakex should be constant" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578320672316 "|snake"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "snakey snake.v(22) " "Verilog HDL warning at snake.v(22): initial value for variable snakey should be constant" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578320672316 "|snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 snake.v(69) " "Verilog HDL assignment warning at snake.v(69): truncated value with size 32 to match size of target (3)" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578320672317 "|snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "snake.v" "F0" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320694768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_mv divfreq_mv:F1 " "Elaborating entity \"divfreq_mv\" for hierarchy \"divfreq_mv:F1\"" {  } { { "snake.v" "F1" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320694817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2Seg BCD2Seg:bcd " "Elaborating entity \"BCD2Seg\" for hierarchy \"BCD2Seg:bcd\"" {  } { { "snake.v" "bcd" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320694870 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt snake.v(265) " "Verilog HDL Always Construct warning at snake.v(265): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1578320694873 "|snake|BCD2Seg:bcd"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "cnt snake.v(263) " "Verilog HDL warning at snake.v(263): assignments to cnt create a combinational loop" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 263 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1578320694873 "|snake|BCD2Seg:bcd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "snake.v" "Mult1" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713522 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "snake.v" "Mult0" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713522 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1578320713522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713580 ""}  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578320713580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b8t " "Found entity 1: mult_b8t" {  } { { "db/mult_b8t.tdf" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/db/mult_b8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320713665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578320713665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 63 " "Parameter \"LPM_WIDTHP\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 63 " "Parameter \"LPM_WIDTHR\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578320713677 ""}  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578320713677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d8t " "Found entity 1: mult_d8t" {  } { { "db/mult_d8t.tdf" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/db/mult_d8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320713765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578320713765 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_d8t.tdf" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/db/mult_d8t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 114 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713817 "|snake|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_d8t:auto_generated\|mac_out8\"" {  } { { "db/mult_d8t.tdf" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/db/mult_d8t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 114 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713817 "|snake|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_b8t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_b8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_b8t.tdf" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/db/mult_b8t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 115 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713817 "|snake|lpm_mult:Mult1|mult_b8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_b8t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_b8t:auto_generated\|mac_out8\"" {  } { { "db/mult_b8t.tdf" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/db/mult_b8t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 115 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320713817 "|snake|lpm_mult:Mult1|mult_b8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1578320713817 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1578320713817 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1578320714249 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1578320714249 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[0\] VCC " "Pin \"data_b\[0\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[1\] VCC " "Pin \"data_b\[1\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[2\] VCC " "Pin \"data_b\[2\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[3\] VCC " "Pin \"data_b\[3\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[4\] VCC " "Pin \"data_b\[4\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[5\] VCC " "Pin \"data_b\[5\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[6\] VCC " "Pin \"data_b\[6\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_b\[7\] VCC " "Pin \"data_b\[7\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|data_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "comm\[3\] VCC " "Pin \"comm\[3\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|comm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COM3 GND " "Pin \"COM3\" is stuck at GND" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|COM3"} { "Warning" "WMLS_MLS_STUCK_PIN" "COM4 GND " "Pin \"COM4\" is stuck at GND" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578320714777 "|snake|COM4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1578320714777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1578320715008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1578320716115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/output_files/snake.map.smsg " "Generated suppressed messages file C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578320716315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578320716838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320716838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1073 " "Implemented 1073 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578320717272 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578320717272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1018 " "Implemented 1018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578320717272 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1578320717272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578320717272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5639 " "Peak virtual memory: 5639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578320717361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:25:17 2020 " "Processing ended: Mon Jan 06 22:25:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578320717361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578320717361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578320717361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578320717361 ""}
