# Pipelined-Processor
Implementation of a 4-stage pipelined processor in Verilog. 
