[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-dev",
	"source": "yosys",
	"version": "0.52-2",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"tcl-dev",
		"libffi-dev",
		"libreadline-dev"
	],
	"installedSize": 660,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Framework for Verilog RTL synthesis (development files)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/universe/y/yosys/yosys-dev_0.52-2_amd64.deb",
	"size": 120456,
	"md5": "514bbdb7f0e3266828e40c8e2e679384",
	"sha1": "2add528c593a66b078722ddf11d45d64bf6dcbb9",
	"sha256": "f9798edf952cd6fb7186618492aa25a81ac106eb8a5e06bac60580aea0a53fcb",
	"sha512": "25cc6cccab815a22d817ad6ba0a26ae9305ef446c2d9cdce06c637bd0a1d64ccc50b8d2477cb72c9dd39ef9e394281efde22e7effca1daeb0bc2231bb95d5c7c",
	"descriptionMd5": "1046b72bf5b8ccf517ca1661cff5d331"
}]