# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testInterfaceAlu_time_synth.v" \
"../../../../../../tp1_input/inpu.srcs/sources_1/imports/TP1/alu.v" \
"../../../../../tp2_uart.srcs/sim_1/new/testInterfaceAlu.v" \

# Do not sort compile order
nosort
