;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @4, @22
	SLT 130, 7
	DAT #0, <2
	MOV -7, <-20
	MOV <547, @104
	CMP 12, @10
	SUB @27, @6
	DAT <774, <382
	MOV @4, @22
	MOV -7, <-20
	ADD @274, 66
	JMZ -77, -438
	SUB #0, -0
	ADD @274, 66
	JMZ -77, -438
	SPL <127, 106
	ADD 130, 9
	SLT 121, 71
	SPL 0, <-1
	SPL @-783, 801
	SUB 2, 30
	SLT 12, @10
	JMN 0, <-2
	SUB -783, 801
	SPL @127, 807
	CMP @127, 106
	SPL 0, <-2
	SLT 721, 10
	SLT 12, @10
	ADD 130, 9
	SUB 2, 30
	CMP -7, <-420
	ADD -630, 1
	SLT 12, @10
	SUB @127, 106
	CMP -7, <-420
	ADD 130, 9
	CMP 38, @401
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #2
	MOV -7, <-20
	ADD 270, 1
	SPL 0, #2
	CMP 12, @10
	CMP -7, <-420
	SUB #72, @201
	SUB @4, @22
