$date
	Sun Oct 23 06:09:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#609140
b1 !
1"
#609142
b1 &
b1 %
1$
#609143
0"
#609146
1#
#609150
b0 &
0#
b0 %
0$
#1628692
b100 !
1"
#1628694
b100 &
b100 %
1$
#1628695
0"
#1628698
b10 &
b10 %
#1628702
b1 &
1#
b1 %
#1628706
b0 &
b0 %
0#
0$
#2634959
b11 !
1"
#2634962
b11 &
b11 %
1$
#2634963
0"
#2634966
b1010 &
b1010 %
#2634970
b101 &
b101 %
#2634974
b10000 &
b10000 %
#2634978
b1000 &
b1000 %
#2634982
b100 &
b100 %
#2634986
b10 &
b10 %
#2634990
b1 &
1#
b1 %
#2634994
b0 &
b0 %
0#
0$
#4500012
