// Seed: 1413649382
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_4;
  wire id_5;
  assign id_4 = 1;
  xor (id_2, id_7, id_1, id_9);
  reg id_6, id_7, id_8, id_9, id_10;
  assign id_7 = 1;
  assign id_7 = 1;
  module_0(
      id_2, id_2, id_5
  );
  always @(negedge 1) begin
    id_10 <= id_6;
  end
endmodule
