// Seed: 2225743713
module module_0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    inout wor id_7,
    input wor id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wand id_14
);
  wire id_16;
  module_0();
  assign id_6 = 1'd0;
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wire id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    inout wire id_12,
    output tri id_13,
    input supply0 id_14,
    output tri id_15,
    input supply0 id_16,
    output supply0 id_17,
    input wire id_18,
    output uwire id_19,
    input tri id_20,
    output tri0 id_21,
    output tri1 id_22,
    input tri0 id_23,
    input wor id_24,
    input supply1 id_25,
    input tri id_26
);
  wire id_28;
  module_0();
endmodule
