--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Sep 12 22:12:12 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     adc_controller
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 26.315789 -name clk0 [get_nets ADC_CLK_c]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 24.770ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             RST_WAIT_SR_i0  (from ADC_CLK_c +)
   Destination:    FD1S3AX    D              RST_WAIT_SR_i1  (to ADC_CLK_c +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path RST_WAIT_SR_i0 to RST_WAIT_SR_i1 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.770ns

 Path Details: RST_WAIT_SR_i0 to RST_WAIT_SR_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              RST_WAIT_SR_i0 (from ADC_CLK_c)
Route         1   e 0.941                                  RST_WAIT_SR[0]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 24.770ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             RST_WAIT_SR_i3  (from ADC_CLK_c +)
   Destination:    FD1S3AX    D              RST_WAIT_SR_i4  (to ADC_CLK_c +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path RST_WAIT_SR_i3 to RST_WAIT_SR_i4 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.770ns

 Path Details: RST_WAIT_SR_i3 to RST_WAIT_SR_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              RST_WAIT_SR_i3 (from ADC_CLK_c)
Route         1   e 0.941                                  RST_WAIT_SR[3]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 24.770ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             RST_WAIT_SR_i2  (from ADC_CLK_c +)
   Destination:    FD1S3AX    D              RST_WAIT_SR_i3  (to ADC_CLK_c +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path RST_WAIT_SR_i2 to RST_WAIT_SR_i3 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.770ns

 Path Details: RST_WAIT_SR_i2 to RST_WAIT_SR_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              RST_WAIT_SR_i2 (from ADC_CLK_c)
Route         1   e 0.941                                  RST_WAIT_SR[2]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.545 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk0 [get_nets ADC_CLK_c]               |    26.315 ns|     1.545 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  4 paths, 5 nets, and 9 connections (69.2% coverage)


Peak memory: 75689984 bytes, TRCE: 1253376 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
