Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 25 01:26:54 2025
| Host         : unnath-popos running 64-bit Pop!_OS 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.034        0.000                      0                 8664        0.070        0.000                      0                 8664        3.750        0.000                       0                  4753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.034        0.000                      0                 8664        0.070        0.000                      0                 8664        3.750        0.000                       0                  4753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/add_ln297_reg_1344_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 4.496ns (56.486%)  route 3.463ns (43.514%))
  Logic Levels:           21  (CARRY4=18 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X8Y41          FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/add_ln297_reg_1344_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/add_ln297_reg_1344_reg[0]__0/Q
                         net (fo=2, routed)           0.590     2.081    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/shl_ln2_fu_833_p3[49]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.205 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371[2]_i_10/O
                         net (fo=1, routed)           0.000     2.205    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371[2]_i_10_n_3
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.755 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.755    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[2]_i_3_n_3
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.869 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.869    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[2]_i_2_n_3
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.983 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.983    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[6]_i_2_n_3
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.097 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.097    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[10]_i_2_n_3
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.211 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[14]_i_2_n_3
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.325 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.325    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[18]_i_2_n_3
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.439 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[22]_i_2_n_3
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.553 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.553    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[26]_i_2_n_3
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.667 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.668    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[30]_i_2_n_3
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[34]_i_2_n_3
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[38]_i_2_n_3
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[42]_i_2_n_3
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[46]_i_2_n_3
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[50]_i_2_n_3
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.477 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[51]_i_2/O[2]
                         net (fo=53, routed)          2.209     6.685    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/add_ln297_1_fu_843_p2[106]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.302     6.987 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354[1]_i_5/O
                         net (fo=1, routed)           0.000     6.987    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354[1]_i_5_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.519 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[1]_i_1_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.633    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[4]_i_1_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.962 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.664     8.626    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_17_fu_869_p4[1]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.306     8.932 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359[0]_i_1/O
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359[0]_i_1_n_3
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 3.387ns (45.989%)  route 3.978ns (54.011%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/Q
                         net (fo=1, routed)           0.889     2.380    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_0[0]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.504 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40/O
                         net (fo=1, routed)           0.000     2.504    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40_n_3
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.036 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.036    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20_n_3
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.150 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.009     3.159    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15_n_3
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.273    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10_n_3
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.387 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.387    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5_n_3
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.501 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     3.501    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_n_3
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.615 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     3.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0_n_3
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.729 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     3.729    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0_n_3
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.063 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0/O[1]
                         net (fo=2, routed)           0.583     4.646    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/zext_ln126_fu_717_p1[29]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     5.499 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.499    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0_n_3
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0_n_3
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.727    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0_n_3
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_1__0/CO[3]
                         net (fo=4, routed)           2.497     8.338    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/D[43]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.607ns (50.881%)  route 3.482ns (49.119%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/Q
                         net (fo=1, routed)           0.889     2.380    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_0[0]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.504 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40/O
                         net (fo=1, routed)           0.000     2.504    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40_n_3
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.036 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.036    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20_n_3
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.150 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.009     3.159    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15_n_3
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.273    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10_n_3
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.387 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.387    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5_n_3
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.501 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     3.501    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_n_3
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.615 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     3.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0_n_3
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.729 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     3.729    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0_n_3
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.063 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0/O[1]
                         net (fo=2, routed)           0.583     4.646    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/zext_ln126_fu_717_p1[29]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     5.499 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.499    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0_n_3
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0_n_3
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.727    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0_n_3
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.061 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_1__0/O[1]
                         net (fo=4, routed)           2.001     8.062    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/D[41]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.629    10.260    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 1.848ns (25.381%)  route 5.433ns (74.619%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/Q
                         net (fo=13, routed)          1.233     2.724    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/Q[9]
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.124     2.848 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/trunc_ln255_reg_1177[2]_i_3/O
                         net (fo=50, routed)          1.087     3.934    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[10]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     4.087 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85/O
                         net (fo=4, routed)           0.602     4.689    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85_n_3
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.353     5.042 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_7/O
                         net (fo=2, routed)           0.653     5.696    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[3]_31
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.374     6.070 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_3/O
                         net (fo=2, routed)           0.618     6.687    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.326     7.013 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_1/O
                         net (fo=16, routed)          1.241     8.254    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/A[15]
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 1.848ns (25.394%)  route 5.429ns (74.606%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/Q
                         net (fo=13, routed)          1.233     2.724    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/Q[9]
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.124     2.848 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/trunc_ln255_reg_1177[2]_i_3/O
                         net (fo=50, routed)          1.087     3.934    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[10]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     4.087 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85/O
                         net (fo=4, routed)           0.602     4.689    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85_n_3
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.353     5.042 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_7/O
                         net (fo=2, routed)           0.653     5.696    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[3]_31
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.374     6.070 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_3/O
                         net (fo=2, routed)           0.618     6.687    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.326     7.013 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_1/O
                         net (fo=16, routed)          1.237     8.250    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/A[15]
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.848ns (25.411%)  route 5.424ns (74.589%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/Q
                         net (fo=13, routed)          1.233     2.724    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/Q[9]
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.124     2.848 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/trunc_ln255_reg_1177[2]_i_3/O
                         net (fo=50, routed)          1.087     3.934    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[10]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     4.087 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85/O
                         net (fo=4, routed)           0.602     4.689    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85_n_3
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.353     5.042 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_7/O
                         net (fo=2, routed)           0.653     5.696    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[3]_31
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.374     6.070 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_3/O
                         net (fo=2, routed)           0.618     6.687    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.326     7.013 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_1/O
                         net (fo=16, routed)          1.232     8.245    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/A[15]
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 1.848ns (25.527%)  route 5.391ns (74.473%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/Q
                         net (fo=13, routed)          1.233     2.724    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/Q[9]
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.124     2.848 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/trunc_ln255_reg_1177[2]_i_3/O
                         net (fo=50, routed)          1.087     3.934    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[10]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.153     4.087 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85/O
                         net (fo=4, routed)           0.602     4.689    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85_n_3
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.353     5.042 f  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_7/O
                         net (fo=2, routed)           0.653     5.696    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[3]_31
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.374     6.070 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_3/O
                         net (fo=2, routed)           0.618     6.687    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/select_ln229_reg_1133_reg[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.326     7.013 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_1/O
                         net (fo=16, routed)          1.199     8.212    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/A[15]
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 3.493ns (50.295%)  route 3.452ns (49.705%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/Q
                         net (fo=1, routed)           0.889     2.380    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_0[0]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.504 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40/O
                         net (fo=1, routed)           0.000     2.504    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40_n_3
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.036 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.036    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20_n_3
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.150 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.009     3.159    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15_n_3
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.273    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10_n_3
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.387 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.387    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5_n_3
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.501 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     3.501    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_n_3
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.615 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     3.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0_n_3
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.729 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     3.729    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0_n_3
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.063 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0/O[1]
                         net (fo=2, routed)           0.583     4.646    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/zext_ln126_fu_717_p1[29]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     5.499 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.499    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0_n_3
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0_n_3
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.947 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0/O[1]
                         net (fo=4, routed)           1.971     7.918    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/D[37]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.629    10.260    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product__1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 3.267ns (47.049%)  route 3.677ns (52.951%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/Q
                         net (fo=1, routed)           0.889     2.380    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_0[0]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.504 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40/O
                         net (fo=1, routed)           0.000     2.504    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40_n_3
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.036 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.036    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20_n_3
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.150 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.009     3.159    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15_n_3
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.273    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10_n_3
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.387 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.387    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5_n_3
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.501 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     3.501    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_n_3
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.615 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     3.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0_n_3
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.729 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     3.729    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0_n_3
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.063 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0/O[1]
                         net (fo=2, routed)           0.583     4.646    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/zext_ln126_fu_717_p1[29]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     5.499 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.499    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0_n_3
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.721 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0/O[0]
                         net (fo=4, routed)           2.196     7.917    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/D[32]
    DSP48_X0Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product__1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/ap_clk
    DSP48_X0Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product__1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.625    10.264    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product__1
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 3.495ns (50.354%)  route 3.446ns (49.646%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/Q
                         net (fo=1, routed)           0.889     2.380    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_0[0]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.504 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40/O
                         net (fo=1, routed)           0.000     2.504    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40_n_3
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.036 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.036    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20_n_3
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.150 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.009     3.159    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15_n_3
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.273 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.273    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10_n_3
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.387 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.387    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5_n_3
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.501 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     3.501    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0_n_3
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.615 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     3.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0_n_3
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.729 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     3.729    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0_n_3
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.063 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0/O[1]
                         net (fo=2, routed)           0.583     4.646    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/zext_ln126_fu_717_p1[29]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     5.499 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.499    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0_n_3
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0_n_3
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.727    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0_n_3
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.949 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_1__0/O[0]
                         net (fo=4, routed)           1.965     7.914    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/D[40]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.625    10.264    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  2.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    <hidden>
    SLICE_X43Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  <hidden>
                         net (fo=3, routed)           0.068     0.619    <hidden>
    SLICE_X42Y76         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    <hidden>
    SLICE_X42Y76         SRL16E                                       r  <hidden>
                         clock pessimism              0.000     0.432    
    SLICE_X42Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[9]_srl21/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X55Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_reg[9]/Q
                         net (fo=1, routed)           0.170     0.721    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202[9]
    SLICE_X52Y52         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[9]_srl21/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X52Y52         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[9]_srl21/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X52Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[9]_srl21
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_clk
    SLICE_X43Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[135]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg_n_3_[135]
    SLICE_X42Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_clk
    SLICE_X42Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[136]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[136]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    <hidden>
    SLICE_X51Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  <hidden>
                         net (fo=3, routed)           0.068     0.619    <hidden>
    SLICE_X51Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    <hidden>
    SLICE_X51Y74         FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.432    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.071     0.503    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_pp0_iter26_reg_reg[0]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X57Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_reg[0]__0/Q
                         net (fo=1, routed)           0.116     0.667    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_reg[0]__0_n_3
    SLICE_X56Y53         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_pp0_iter26_reg_reg[0]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X56Y53         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_pp0_iter26_reg_reg[0]_srl26/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X56Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_reg_1138_pp0_iter26_reg_reg[0]_srl26
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_clk
    SLICE_X47Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[161]/Q
                         net (fo=2, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg_n_3_[161]
    SLICE_X46Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_clk
    SLICE_X46Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[162]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_reg[162]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_clk
    SLICE_X13Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1
    SLICE_X12Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_clk
    SLICE_X12Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[7]_srl21/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.883%)  route 0.188ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X55Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_reg[7]/Q
                         net (fo=1, routed)           0.188     0.739    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202[7]
    SLICE_X52Y50         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[7]_srl21/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X52Y50         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[7]_srl21/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X52Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_reg_1202_pp0_iter25_reg_reg[7]_srl21
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X11Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329_reg[21]/Q
                         net (fo=2, routed)           0.124     0.676    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329[21]
    SLICE_X10Y47         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X10Y47         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[29]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.547    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[29]_srl3
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X11Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329_reg[12]/Q
                         net (fo=2, routed)           0.128     0.680    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_hi_reg_1329[12]
    SLICE_X10Y46         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X10Y46         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[20]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/exp_Z1_reg_1319_pp0_iter24_reg_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_13s_71s_71_5_1_U10/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y13   bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_3_1_U11/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y11   bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_3_1_U11/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y9    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_3_1_U11/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12   bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y9    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y21   bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_99_5_1_U13/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y17   bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_99_5_1_U13/buff0_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U/q0_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y64  bd_0_i/hls_inst/inst/output_U/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[0]/Q
                         net (fo=0)                   0.973     2.464    led_out[0]
                                                                      r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[1]/Q
                         net (fo=0)                   0.973     2.464    led_out[1]
                                                                      r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[2]/Q
                         net (fo=0)                   0.973     2.402    led_out[2]
                                                                      r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[3]/Q
                         net (fo=0)                   0.973     2.402    led_out[3]
                                                                      r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[2]/Q
                         net (fo=0)                   0.410     0.961    led_out[2]
                                                                      r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[3]/Q
                         net (fo=0)                   0.410     0.961    led_out[3]
                                                                      r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[0]/Q
                         net (fo=0)                   0.410     0.984    led_out[0]
                                                                      r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y64         FDRE                                         r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/max_idx_loc_fu_86_reg[1]/Q
                         net (fo=0)                   0.410     0.984    led_out[1]
                                                                      r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.124ns (7.861%)  route 1.453ns (92.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X12Y59         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.480     1.577    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X10Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/ap_clk
    SLICE_X10Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.428ns  (logic 0.124ns (8.682%)  route 1.304ns (91.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__2/O
                         net (fo=1, routed)           0.331     1.428    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__2_n_3
    SLICE_X10Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X10Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.152ns (13.511%)  route 0.973ns (86.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, routed)           0.000     1.125    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_3
    SLICE_X13Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1__0/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U_n_40
    SLICE_X13Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_clk
    SLICE_X13Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X13Y59         LUT4 (Prop_lut4_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_3
    SLICE_X13Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X8Y64          LUT4 (Prop_lut4_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__1/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__1_n_3
    SLICE_X8Y64          FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X8Y64          FDRE                                         r  bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y61         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y61         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=294, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X8Y62          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y62          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y27          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4759, unset)         0.973     0.973    <hidden>
    DSP48_X0Y28          DSP48E1                                      r  <hidden>





